
ToteNummer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d44  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  08009ec8  08009ec8  0000aec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a340  0800a340  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a340  0800a340  0000b340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a348  0800a348  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a348  0800a348  0000b348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a34c  0800a34c  0000b34c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a350  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000152c  200001d4  0800a524  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001700  0800a524  0000c700  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019499  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004745  00000000  00000000  00025696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001638  00000000  00000000  00029de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010d3  00000000  00000000  0002b418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000237ae  00000000  00000000  0002c4eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dbcb  00000000  00000000  0004fc99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c37c6  00000000  00000000  0006d864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013102a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e84  00000000  00000000  00131070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00136ef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	200001d4 	.word	0x200001d4
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08009eb0 	.word	0x08009eb0

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	200001d8 	.word	0x200001d8
 80001c0:	08009eb0 	.word	0x08009eb0

080001c4 <strcmp>:
 80001c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001cc:	2a01      	cmp	r2, #1
 80001ce:	bf28      	it	cs
 80001d0:	429a      	cmpcs	r2, r3
 80001d2:	d0f7      	beq.n	80001c4 <strcmp>
 80001d4:	1ad0      	subs	r0, r2, r3
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b98c 	b.w	8000508 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	fa1f fc87 	uxth.w	ip, r7
 8000244:	fb0e 8811 	mls	r8, lr, r1, r8
 8000248:	fb01 f20c 	mul.w	r2, r1, ip
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80eb 	bcs.w	8000436 <__udivmoddi4+0x22e>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e8 	bls.w	8000436 <__udivmoddi4+0x22e>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	fbb2 f0fe 	udiv	r0, r2, lr
 8000270:	fb0e 2210 	mls	r2, lr, r0, r2
 8000274:	fb00 fc0c 	mul.w	ip, r0, ip
 8000278:	b2a3      	uxth	r3, r4
 800027a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d7 	bcs.w	800043a <__udivmoddi4+0x232>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d4 	bls.w	800043a <__udivmoddi4+0x232>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	eba3 030c 	sub.w	r3, r3, ip
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	2200      	movs	r2, #0
 80002a4:	40f3      	lsrs	r3, r6
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8108 	bhi.w	80004e0 <__udivmoddi4+0x2d8>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8091 	beq.w	800040c <__udivmoddi4+0x204>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a5 	bne.w	800043e <__udivmoddi4+0x236>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	2101      	movs	r1, #1
 80002f8:	0c03      	lsrs	r3, r0, #16
 80002fa:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fe:	b280      	uxth	r0, r0
 8000300:	b2bc      	uxth	r4, r7
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e3 	bhi.w	80004ea <__udivmoddi4+0x2e2>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80cd 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa2e fa06 	lsr.w	sl, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	fbba f8f9 	udiv	r8, sl, r9
 800036c:	fa0e fe01 	lsl.w	lr, lr, r1
 8000370:	fa20 f306 	lsr.w	r3, r0, r6
 8000374:	fb09 aa18 	mls	sl, r9, r8, sl
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	ea43 030e 	orr.w	r3, r3, lr
 8000380:	fa00 fe01 	lsl.w	lr, r0, r1
 8000384:	fb08 f00c 	mul.w	r0, r8, ip
 8000388:	0c1c      	lsrs	r4, r3, #16
 800038a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800038e:	42a0      	cmp	r0, r4
 8000390:	fa02 f201 	lsl.w	r2, r2, r1
 8000394:	d90a      	bls.n	80003ac <__udivmoddi4+0x1a4>
 8000396:	193c      	adds	r4, r7, r4
 8000398:	f108 3aff 	add.w	sl, r8, #4294967295
 800039c:	f080 809e 	bcs.w	80004dc <__udivmoddi4+0x2d4>
 80003a0:	42a0      	cmp	r0, r4
 80003a2:	f240 809b 	bls.w	80004dc <__udivmoddi4+0x2d4>
 80003a6:	f1a8 0802 	sub.w	r8, r8, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	1a24      	subs	r4, r4, r0
 80003ae:	b298      	uxth	r0, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1d0>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 30ff 	add.w	r0, r3, #4294967295
 80003ca:	f080 8085 	bcs.w	80004d8 <__udivmoddi4+0x2d0>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	f240 8082 	bls.w	80004d8 <__udivmoddi4+0x2d0>
 80003d4:	3b02      	subs	r3, #2
 80003d6:	443c      	add	r4, r7
 80003d8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003dc:	eba4 040c 	sub.w	r4, r4, ip
 80003e0:	fba0 8c02 	umull	r8, ip, r0, r2
 80003e4:	4564      	cmp	r4, ip
 80003e6:	4643      	mov	r3, r8
 80003e8:	46e1      	mov	r9, ip
 80003ea:	d364      	bcc.n	80004b6 <__udivmoddi4+0x2ae>
 80003ec:	d061      	beq.n	80004b2 <__udivmoddi4+0x2aa>
 80003ee:	b15d      	cbz	r5, 8000408 <__udivmoddi4+0x200>
 80003f0:	ebbe 0203 	subs.w	r2, lr, r3
 80003f4:	eb64 0409 	sbc.w	r4, r4, r9
 80003f8:	fa04 f606 	lsl.w	r6, r4, r6
 80003fc:	fa22 f301 	lsr.w	r3, r2, r1
 8000400:	431e      	orrs	r6, r3
 8000402:	40cc      	lsrs	r4, r1
 8000404:	e9c5 6400 	strd	r6, r4, [r5]
 8000408:	2100      	movs	r1, #0
 800040a:	e74e      	b.n	80002aa <__udivmoddi4+0xa2>
 800040c:	fbb1 fcf2 	udiv	ip, r1, r2
 8000410:	0c01      	lsrs	r1, r0, #16
 8000412:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000416:	b280      	uxth	r0, r0
 8000418:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041c:	463b      	mov	r3, r7
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	4638      	mov	r0, r7
 8000424:	463c      	mov	r4, r7
 8000426:	46b8      	mov	r8, r7
 8000428:	46be      	mov	lr, r7
 800042a:	2620      	movs	r6, #32
 800042c:	eba2 0208 	sub.w	r2, r2, r8
 8000430:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000434:	e765      	b.n	8000302 <__udivmoddi4+0xfa>
 8000436:	4601      	mov	r1, r0
 8000438:	e717      	b.n	800026a <__udivmoddi4+0x62>
 800043a:	4610      	mov	r0, r2
 800043c:	e72b      	b.n	8000296 <__udivmoddi4+0x8e>
 800043e:	f1c6 0120 	rsb	r1, r6, #32
 8000442:	fa2e fc01 	lsr.w	ip, lr, r1
 8000446:	40b7      	lsls	r7, r6
 8000448:	fa0e fe06 	lsl.w	lr, lr, r6
 800044c:	fa20 f101 	lsr.w	r1, r0, r1
 8000450:	ea41 010e 	orr.w	r1, r1, lr
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	fbbc f8fe 	udiv	r8, ip, lr
 800045c:	b2bc      	uxth	r4, r7
 800045e:	fb0e cc18 	mls	ip, lr, r8, ip
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	0c0a      	lsrs	r2, r1, #16
 8000468:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800046c:	40b0      	lsls	r0, r6
 800046e:	4591      	cmp	r9, r2
 8000470:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000474:	b280      	uxth	r0, r0
 8000476:	d93e      	bls.n	80004f6 <__udivmoddi4+0x2ee>
 8000478:	18ba      	adds	r2, r7, r2
 800047a:	f108 3cff 	add.w	ip, r8, #4294967295
 800047e:	d201      	bcs.n	8000484 <__udivmoddi4+0x27c>
 8000480:	4591      	cmp	r9, r2
 8000482:	d81f      	bhi.n	80004c4 <__udivmoddi4+0x2bc>
 8000484:	eba2 0209 	sub.w	r2, r2, r9
 8000488:	fbb2 f9fe 	udiv	r9, r2, lr
 800048c:	fb09 f804 	mul.w	r8, r9, r4
 8000490:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000494:	b28a      	uxth	r2, r1
 8000496:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800049a:	4542      	cmp	r2, r8
 800049c:	d229      	bcs.n	80004f2 <__udivmoddi4+0x2ea>
 800049e:	18ba      	adds	r2, r7, r2
 80004a0:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a4:	d2c2      	bcs.n	800042c <__udivmoddi4+0x224>
 80004a6:	4542      	cmp	r2, r8
 80004a8:	d2c0      	bcs.n	800042c <__udivmoddi4+0x224>
 80004aa:	f1a9 0102 	sub.w	r1, r9, #2
 80004ae:	443a      	add	r2, r7
 80004b0:	e7bc      	b.n	800042c <__udivmoddi4+0x224>
 80004b2:	45c6      	cmp	lr, r8
 80004b4:	d29b      	bcs.n	80003ee <__udivmoddi4+0x1e6>
 80004b6:	ebb8 0302 	subs.w	r3, r8, r2
 80004ba:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004be:	3801      	subs	r0, #1
 80004c0:	46e1      	mov	r9, ip
 80004c2:	e794      	b.n	80003ee <__udivmoddi4+0x1e6>
 80004c4:	eba7 0909 	sub.w	r9, r7, r9
 80004c8:	444a      	add	r2, r9
 80004ca:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ce:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d2:	fb09 f804 	mul.w	r8, r9, r4
 80004d6:	e7db      	b.n	8000490 <__udivmoddi4+0x288>
 80004d8:	4603      	mov	r3, r0
 80004da:	e77d      	b.n	80003d8 <__udivmoddi4+0x1d0>
 80004dc:	46d0      	mov	r8, sl
 80004de:	e765      	b.n	80003ac <__udivmoddi4+0x1a4>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e6fa      	b.n	80002da <__udivmoddi4+0xd2>
 80004e4:	443b      	add	r3, r7
 80004e6:	3a02      	subs	r2, #2
 80004e8:	e730      	b.n	800034c <__udivmoddi4+0x144>
 80004ea:	f1ac 0c02 	sub.w	ip, ip, #2
 80004ee:	443b      	add	r3, r7
 80004f0:	e719      	b.n	8000326 <__udivmoddi4+0x11e>
 80004f2:	4649      	mov	r1, r9
 80004f4:	e79a      	b.n	800042c <__udivmoddi4+0x224>
 80004f6:	eba2 0209 	sub.w	r2, r2, r9
 80004fa:	fbb2 f9fe 	udiv	r9, r2, lr
 80004fe:	46c4      	mov	ip, r8
 8000500:	fb09 f804 	mul.w	r8, r9, r4
 8000504:	e7c4      	b.n	8000490 <__udivmoddi4+0x288>
 8000506:	bf00      	nop

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <spi_write_array>:
 * @param len length of the data array
 * @param data pointer to the data array
 */

static inline void spi_write_array(uint8_t len, uint8_t data[])
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	4603      	mov	r3, r0
 8000514:	6039      	str	r1, [r7, #0]
 8000516:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi3, data, len, HAL_MAX_DELAY);
 8000518:	79fb      	ldrb	r3, [r7, #7]
 800051a:	b29a      	uxth	r2, r3
 800051c:	f04f 33ff 	mov.w	r3, #4294967295
 8000520:	6839      	ldr	r1, [r7, #0]
 8000522:	4803      	ldr	r0, [pc, #12]	@ (8000530 <spi_write_array+0x24>)
 8000524:	f004 fb81 	bl	8004c2a <HAL_SPI_Transmit>
}
 8000528:	bf00      	nop
 800052a:	3708      	adds	r7, #8
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	20000324 	.word	0x20000324

08000534 <spi_write_read>:
 * @param tx_len length of the data array to be transmitted
 * @param rx_data pointer to the data array to be received
 * @param rx_len length of the data array to be received
 */
static inline void spi_write_read(uint8_t tx_Data[], uint8_t tx_len, uint8_t *rx_data, uint8_t rx_len)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b084      	sub	sp, #16
 8000538:	af00      	add	r7, sp, #0
 800053a:	60f8      	str	r0, [r7, #12]
 800053c:	607a      	str	r2, [r7, #4]
 800053e:	461a      	mov	r2, r3
 8000540:	460b      	mov	r3, r1
 8000542:	72fb      	strb	r3, [r7, #11]
 8000544:	4613      	mov	r3, r2
 8000546:	72bb      	strb	r3, [r7, #10]
  HAL_SPI_Transmit(&hspi3, tx_Data, tx_len, HAL_MAX_DELAY);
 8000548:	7afb      	ldrb	r3, [r7, #11]
 800054a:	b29a      	uxth	r2, r3
 800054c:	f04f 33ff 	mov.w	r3, #4294967295
 8000550:	68f9      	ldr	r1, [r7, #12]
 8000552:	4807      	ldr	r0, [pc, #28]	@ (8000570 <spi_write_read+0x3c>)
 8000554:	f004 fb69 	bl	8004c2a <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3, rx_data, rx_len, HAL_MAX_DELAY);
 8000558:	7abb      	ldrb	r3, [r7, #10]
 800055a:	b29a      	uxth	r2, r3
 800055c:	f04f 33ff 	mov.w	r3, #4294967295
 8000560:	6879      	ldr	r1, [r7, #4]
 8000562:	4803      	ldr	r0, [pc, #12]	@ (8000570 <spi_write_read+0x3c>)
 8000564:	f004 fca5 	bl	8004eb2 <HAL_SPI_Receive>

}
 8000568:	bf00      	nop
 800056a:	3710      	adds	r7, #16
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	20000324 	.word	0x20000324

08000574 <Slave_control>:
uint8_t data [8];

/*@brief Initializes all command variables
 */

void Slave_control(uint8_t config_watch, uint8_t *data_shit){
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	6039      	str	r1, [r7, #0]
 800057e:	71fb      	strb	r3, [r7, #7]

	if(config_watch != 0){
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d003      	beq.n	800058e <Slave_control+0x1a>
		Config_setup(&config_watch);
 8000586:	1dfb      	adds	r3, r7, #7
 8000588:	4618      	mov	r0, r3
 800058a:	f000 f833 	bl	80005f4 <Config_setup>

	}

	LTC_cmd();																		// measure order/command
 800058e:	f000 f8a7 	bl	80006e0 <LTC_cmd>

	HAL_Delay(3);
 8000592:	2003      	movs	r0, #3
 8000594:	f001 f9b0 	bl	80018f8 <HAL_Delay>

	pec = LTC_readout(LTC_temp, data_shit);										// Read measuring|später dann zum testen via USB auslesen
 8000598:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <Slave_control+0x40>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	6839      	ldr	r1, [r7, #0]
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 f8e0 	bl	8000764 <LTC_readout>
 80005a4:	4603      	mov	r3, r0
 80005a6:	b2da      	uxtb	r2, r3
 80005a8:	4b03      	ldr	r3, [pc, #12]	@ (80005b8 <Slave_control+0x44>)
 80005aa:	701a      	strb	r2, [r3, #0]

}
 80005ac:	bf00      	nop
 80005ae:	3708      	adds	r7, #8
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	20000000 	.word	0x20000000
 80005b8:	200001ff 	.word	0x200001ff

080005bc <wakeup_idle>:
/*________________________________________________________________________________________________________*/
void wakeup_idle()
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80005c0:	2200      	movs	r2, #0
 80005c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80005c6:	4808      	ldr	r0, [pc, #32]	@ (80005e8 <wakeup_idle+0x2c>)
 80005c8:	f002 fc44 	bl	8002e54 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 80005cc:	2301      	movs	r3, #1
 80005ce:	2201      	movs	r2, #1
 80005d0:	4906      	ldr	r1, [pc, #24]	@ (80005ec <wakeup_idle+0x30>)
 80005d2:	4807      	ldr	r0, [pc, #28]	@ (80005f0 <wakeup_idle+0x34>)
 80005d4:	f004 fb29 	bl	8004c2a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80005d8:	2201      	movs	r2, #1
 80005da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80005de:	4802      	ldr	r0, [pc, #8]	@ (80005e8 <wakeup_idle+0x2c>)
 80005e0:	f002 fc38 	bl	8002e54 <HAL_GPIO_WritePin>
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	40020000 	.word	0x40020000
 80005ec:	200001fe 	.word	0x200001fe
 80005f0:	20000324 	.word	0x20000324

080005f4 <Config_setup>:
/*________________________________________________________________________________________________________*/
void Config_setup(uint8_t *config){
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af02      	add	r7, sp, #8
 80005fa:	6078      	str	r0, [r7, #4]
	//standard configuration for meassure Cell temperature and Cell voltage
	/*if(*config == 1){
		set_setup(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_SC);
	}*/
	//configuration for read LTC temperature -> Internal Die Temperature (ITMP) via ADC1 [datasheet p. 17/29]
	if(*config == 2){
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b02      	cmp	r3, #2
 8000602:	d107      	bne.n	8000614 <Config_setup+0x20>
		set_setup(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_ITMP);
 8000604:	2302      	movs	r3, #2
 8000606:	9300      	str	r3, [sp, #0]
 8000608:	2300      	movs	r3, #0
 800060a:	2200      	movs	r2, #0
 800060c:	2100      	movs	r1, #0
 800060e:	2002      	movs	r0, #2
 8000610:	f000 f808 	bl	8000624 <set_setup>
	}

	*config = 0;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2200      	movs	r2, #0
 8000618:	701a      	strb	r2, [r3, #0]
}
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <set_setup>:

void set_setup(uint8_t MD, uint8_t DCP, uint8_t CH, uint8_t CHG, uint8_t CHST)
{
 8000624:	b490      	push	{r4, r7}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0
 800062a:	4604      	mov	r4, r0
 800062c:	4608      	mov	r0, r1
 800062e:	4611      	mov	r1, r2
 8000630:	461a      	mov	r2, r3
 8000632:	4623      	mov	r3, r4
 8000634:	71fb      	strb	r3, [r7, #7]
 8000636:	4603      	mov	r3, r0
 8000638:	71bb      	strb	r3, [r7, #6]
 800063a:	460b      	mov	r3, r1
 800063c:	717b      	strb	r3, [r7, #5]
 800063e:	4613      	mov	r3, r2
 8000640:	713b      	strb	r3, [r7, #4]
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	105b      	asrs	r3, r3, #1
 8000646:	b2db      	uxtb	r3, r3
 8000648:	f003 0301 	and.w	r3, r3, #1
 800064c:	73fb      	strb	r3, [r7, #15]
	ADCV[0] = md_bits | 0x02;
 800064e:	7bfb      	ldrb	r3, [r7, #15]
 8000650:	f043 0302 	orr.w	r3, r3, #2
 8000654:	b2da      	uxtb	r2, r3
 8000656:	4b1e      	ldr	r3, [pc, #120]	@ (80006d0 <set_setup+0xac>)
 8000658:	701a      	strb	r2, [r3, #0]
	md_bits = (MD & 0x01) << 7;
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	01db      	lsls	r3, r3, #7
 800065e:	73fb      	strb	r3, [r7, #15]
	ADCV[1] = md_bits | 0x60 | (DCP << 4) | CH;
 8000660:	79bb      	ldrb	r3, [r7, #6]
 8000662:	011b      	lsls	r3, r3, #4
 8000664:	b2da      	uxtb	r2, r3
 8000666:	7bfb      	ldrb	r3, [r7, #15]
 8000668:	4313      	orrs	r3, r2
 800066a:	b2da      	uxtb	r2, r3
 800066c:	797b      	ldrb	r3, [r7, #5]
 800066e:	4313      	orrs	r3, r2
 8000670:	b2db      	uxtb	r3, r3
 8000672:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000676:	b2da      	uxtb	r2, r3
 8000678:	4b15      	ldr	r3, [pc, #84]	@ (80006d0 <set_setup+0xac>)
 800067a:	705a      	strb	r2, [r3, #1]

	md_bits = (MD & 0x02) >> 1;
 800067c:	79fb      	ldrb	r3, [r7, #7]
 800067e:	105b      	asrs	r3, r3, #1
 8000680:	b2db      	uxtb	r3, r3
 8000682:	f003 0301 	and.w	r3, r3, #1
 8000686:	73fb      	strb	r3, [r7, #15]
	ADAX[0] = md_bits | 0x04;
 8000688:	7bfb      	ldrb	r3, [r7, #15]
 800068a:	f043 0304 	orr.w	r3, r3, #4
 800068e:	b2da      	uxtb	r2, r3
 8000690:	4b10      	ldr	r3, [pc, #64]	@ (80006d4 <set_setup+0xb0>)
 8000692:	701a      	strb	r2, [r3, #0]
	md_bits = (MD & 0x01) << 7;
 8000694:	79fb      	ldrb	r3, [r7, #7]
 8000696:	01db      	lsls	r3, r3, #7
 8000698:	73fb      	strb	r3, [r7, #15]
	ADAX[1] = md_bits | 0x60 | CHG;
 800069a:	7bfa      	ldrb	r2, [r7, #15]
 800069c:	793b      	ldrb	r3, [r7, #4]
 800069e:	4313      	orrs	r3, r2
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	4b0a      	ldr	r3, [pc, #40]	@ (80006d4 <set_setup+0xb0>)
 80006aa:	705a      	strb	r2, [r3, #1]

	CLRAUX[0] = 0x07; //0x0E;
 80006ac:	4b0a      	ldr	r3, [pc, #40]	@ (80006d8 <set_setup+0xb4>)
 80006ae:	2207      	movs	r2, #7
 80006b0:	701a      	strb	r2, [r3, #0]
	CLRAUX[1] = 0x12;
 80006b2:	4b09      	ldr	r3, [pc, #36]	@ (80006d8 <set_setup+0xb4>)
 80006b4:	2212      	movs	r2, #18
 80006b6:	705a      	strb	r2, [r3, #1]
	ADAUXA[0] = md_bits | 0x04;
	md_bits = (MD & 0x01) << 7;
	ADAUXA[1] = md_bits | 0x68 | CHST;*/

	//md_bits = (MD & 0x02) >> 1;
	ADAX_ITMP[0] = 0x04;//md_bits | 0x04;
 80006b8:	4b08      	ldr	r3, [pc, #32]	@ (80006dc <set_setup+0xb8>)
 80006ba:	2204      	movs	r2, #4
 80006bc:	701a      	strb	r2, [r3, #0]
	//md_bits = (MD & 0x01) << 7;
	ADAX_ITMP[1] = 0x6E;//md_bits | 0x68 | CHST;
 80006be:	4b07      	ldr	r3, [pc, #28]	@ (80006dc <set_setup+0xb8>)
 80006c0:	226e      	movs	r2, #110	@ 0x6e
 80006c2:	705a      	strb	r2, [r3, #1]
}
 80006c4:	bf00      	nop
 80006c6:	3710      	adds	r7, #16
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bc90      	pop	{r4, r7}
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	200001f0 	.word	0x200001f0
 80006d4:	200001f4 	.word	0x200001f4
 80006d8:	200001fc 	.word	0x200001fc
 80006dc:	200001f8 	.word	0x200001f8

080006e0 <LTC_cmd>:
/*________________________________________________________________________________________________________*/
void LTC_cmd()
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;
	//1
	cmd[0] = ADAX_ITMP[0];
 80006e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000754 <LTC_cmd+0x74>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADAX_ITMP[1];
 80006ec:	4b19      	ldr	r3, [pc, #100]	@ (8000754 <LTC_cmd+0x74>)
 80006ee:	785b      	ldrb	r3, [r3, #1]
 80006f0:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, ADAX_ITMP);
 80006f2:	4918      	ldr	r1, [pc, #96]	@ (8000754 <LTC_cmd+0x74>)
 80006f4:	2002      	movs	r0, #2
 80006f6:	f000 f86b 	bl	80007d0 <pec15_calc>
 80006fa:	4603      	mov	r3, r0
 80006fc:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 80006fe:	88fb      	ldrh	r3, [r7, #6]
 8000700:	0a1b      	lsrs	r3, r3, #8
 8000702:	b29b      	uxth	r3, r3
 8000704:	b2db      	uxtb	r3, r3
 8000706:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 8000708:	88fb      	ldrh	r3, [r7, #6]
 800070a:	b2db      	uxtb	r3, r3
 800070c:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 800070e:	f7ff ff55 	bl	80005bc <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000718:	480f      	ldr	r0, [pc, #60]	@ (8000758 <LTC_cmd+0x78>)
 800071a:	f002 fb9b 	bl	8002e54 <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 800071e:	463b      	mov	r3, r7
 8000720:	4619      	mov	r1, r3
 8000722:	2004      	movs	r0, #4
 8000724:	f7ff fef2 	bl	800050c <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000728:	2201      	movs	r2, #1
 800072a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800072e:	480a      	ldr	r0, [pc, #40]	@ (8000758 <LTC_cmd+0x78>)
 8000730:	f002 fb90 	bl	8002e54 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000734:	2301      	movs	r3, #1
 8000736:	2201      	movs	r2, #1
 8000738:	4908      	ldr	r1, [pc, #32]	@ (800075c <LTC_cmd+0x7c>)
 800073a:	4809      	ldr	r0, [pc, #36]	@ (8000760 <LTC_cmd+0x80>)
 800073c:	f004 fa75 	bl	8004c2a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000740:	2301      	movs	r3, #1
 8000742:	2201      	movs	r2, #1
 8000744:	4905      	ldr	r1, [pc, #20]	@ (800075c <LTC_cmd+0x7c>)
 8000746:	4806      	ldr	r0, [pc, #24]	@ (8000760 <LTC_cmd+0x80>)
 8000748:	f004 fa6f 	bl	8004c2a <HAL_SPI_Transmit>

}
 800074c:	bf00      	nop
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	200001f8 	.word	0x200001f8
 8000758:	40020000 	.word	0x40020000
 800075c:	200001fe 	.word	0x200001fe
 8000760:	20000324 	.word	0x20000324

08000764 <LTC_readout>:

uint16_t LTC_readout(uint8_t reg, uint8_t *data)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	4603      	mov	r3, r0
 800076c:	6039      	str	r1, [r7, #0]
 800076e:	71fb      	strb	r3, [r7, #7]
	//if(reg == LTC_temp){
		uint8_t RDAUXA[4];
		uint16_t temp_pec;

		wakeup_idle();
 8000770:	f7ff ff24 	bl	80005bc <wakeup_idle>


		RDAUXA[0] = 0x00;			// RDAUXA = Read AUX A
 8000774:	2300      	movs	r3, #0
 8000776:	723b      	strb	r3, [r7, #8]
		RDAUXA[1] = 0x0C;
 8000778:	230c      	movs	r3, #12
 800077a:	727b      	strb	r3, [r7, #9]
		temp_pec = pec15_calc(2, RDAUXA);
 800077c:	f107 0308 	add.w	r3, r7, #8
 8000780:	4619      	mov	r1, r3
 8000782:	2002      	movs	r0, #2
 8000784:	f000 f824 	bl	80007d0 <pec15_calc>
 8000788:	4603      	mov	r3, r0
 800078a:	81fb      	strh	r3, [r7, #14]
		RDAUXA[2] = (uint8_t)(temp_pec >> 8);
 800078c:	89fb      	ldrh	r3, [r7, #14]
 800078e:	0a1b      	lsrs	r3, r3, #8
 8000790:	b29b      	uxth	r3, r3
 8000792:	b2db      	uxtb	r3, r3
 8000794:	72bb      	strb	r3, [r7, #10]
		RDAUXA[3] = (uint8_t)(temp_pec);
 8000796:	89fb      	ldrh	r3, [r7, #14]
 8000798:	b2db      	uxtb	r3, r3
 800079a:	72fb      	strb	r3, [r7, #11]
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800079c:	2200      	movs	r2, #0
 800079e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007a2:	480a      	ldr	r0, [pc, #40]	@ (80007cc <LTC_readout+0x68>)
 80007a4:	f002 fb56 	bl	8002e54 <HAL_GPIO_WritePin>
		spi_write_read(RDAUXA, 4, &data[0], 8);
 80007a8:	f107 0008 	add.w	r0, r7, #8
 80007ac:	2308      	movs	r3, #8
 80007ae:	683a      	ldr	r2, [r7, #0]
 80007b0:	2104      	movs	r1, #4
 80007b2:	f7ff febf 	bl	8000534 <spi_write_read>
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80007b6:	2201      	movs	r2, #1
 80007b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007bc:	4803      	ldr	r0, [pc, #12]	@ (80007cc <LTC_readout+0x68>)
 80007be:	f002 fb49 	bl	8002e54 <HAL_GPIO_WritePin>
	//}

		return temp_pec;
 80007c2:	89fb      	ldrh	r3, [r7, #14]
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	3710      	adds	r7, #16
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	40020000 	.word	0x40020000

080007d0 <pec15_calc>:

/*________________________________________________________________________________________________________*/
//char *data uint8_t *data , uint8_t len
uint16_t pec15_calc(uint8_t len, uint8_t *data)
 {
 80007d0:	b480      	push	{r7}
 80007d2:	b087      	sub	sp, #28
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	6039      	str	r1, [r7, #0]
 80007da:	71fb      	strb	r3, [r7, #7]
	 uint16_t remainder, address;

	 remainder = 16;//PEC seed
 80007dc:	2310      	movs	r3, #16
 80007de:	82fb      	strh	r3, [r7, #22]
	 for (int i = 0; i < len; i++)
 80007e0:	2300      	movs	r3, #0
 80007e2:	613b      	str	r3, [r7, #16]
 80007e4:	e017      	b.n	8000816 <pec15_calc+0x46>
	 {
		 address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 80007e6:	8afb      	ldrh	r3, [r7, #22]
 80007e8:	09db      	lsrs	r3, r3, #7
 80007ea:	b29b      	uxth	r3, r3
 80007ec:	693a      	ldr	r2, [r7, #16]
 80007ee:	6839      	ldr	r1, [r7, #0]
 80007f0:	440a      	add	r2, r1
 80007f2:	7812      	ldrb	r2, [r2, #0]
 80007f4:	4053      	eors	r3, r2
 80007f6:	b29b      	uxth	r3, r3
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	81fb      	strh	r3, [r7, #14]
		 remainder = (remainder << 8 ) ^ pec15Table[address];
 80007fc:	8afb      	ldrh	r3, [r7, #22]
 80007fe:	021b      	lsls	r3, r3, #8
 8000800:	b29a      	uxth	r2, r3
 8000802:	89fb      	ldrh	r3, [r7, #14]
 8000804:	490a      	ldr	r1, [pc, #40]	@ (8000830 <pec15_calc+0x60>)
 8000806:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800080a:	b29b      	uxth	r3, r3
 800080c:	4053      	eors	r3, r2
 800080e:	82fb      	strh	r3, [r7, #22]
	 for (int i = 0; i < len; i++)
 8000810:	693b      	ldr	r3, [r7, #16]
 8000812:	3301      	adds	r3, #1
 8000814:	613b      	str	r3, [r7, #16]
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	693a      	ldr	r2, [r7, #16]
 800081a:	429a      	cmp	r2, r3
 800081c:	dbe3      	blt.n	80007e6 <pec15_calc+0x16>
	 }
	 return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 800081e:	8afb      	ldrh	r3, [r7, #22]
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	b29b      	uxth	r3, r3
 }
 8000824:	4618      	mov	r0, r3
 8000826:	371c      	adds	r7, #28
 8000828:	46bd      	mov	sp, r7
 800082a:	bc80      	pop	{r7}
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	08009f30 	.word	0x08009f30

08000834 <TSAC_control>:

char broadcaster [10]= "";

/*Functions*/

void TSAC_control(){
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0

/*________________________________________________________________________________________________________*/
	CAN_transceive(&hcan1, &CAN1_exe, TxData);
 8000838:	4a0c      	ldr	r2, [pc, #48]	@ (800086c <TSAC_control+0x38>)
 800083a:	490d      	ldr	r1, [pc, #52]	@ (8000870 <TSAC_control+0x3c>)
 800083c:	480d      	ldr	r0, [pc, #52]	@ (8000874 <TSAC_control+0x40>)
 800083e:	f000 fa3f 	bl	8000cc0 <CAN_transceive>


/*________________________________________________________________________________________________________*/
	Slave_control(config_watch, data_shit);
 8000842:	4b0d      	ldr	r3, [pc, #52]	@ (8000878 <TSAC_control+0x44>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	490d      	ldr	r1, [pc, #52]	@ (800087c <TSAC_control+0x48>)
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff fe93 	bl	8000574 <Slave_control>

/*________________________________________________________________________________________________________*/
	//USB_control(data_shit);

	strcpy(broadcaster, "slave");
 800084e:	4b0c      	ldr	r3, [pc, #48]	@ (8000880 <TSAC_control+0x4c>)
 8000850:	4a0c      	ldr	r2, [pc, #48]	@ (8000884 <TSAC_control+0x50>)
 8000852:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000856:	6018      	str	r0, [r3, #0]
 8000858:	3304      	adds	r3, #4
 800085a:	8019      	strh	r1, [r3, #0]
	USB_control(broadcaster, &data_shit, (sizeof(data_shit) / 2));
 800085c:	2201      	movs	r2, #1
 800085e:	4907      	ldr	r1, [pc, #28]	@ (800087c <TSAC_control+0x48>)
 8000860:	4807      	ldr	r0, [pc, #28]	@ (8000880 <TSAC_control+0x4c>)
 8000862:	f000 f869 	bl	8000938 <USB_control>
}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	200002bc 	.word	0x200002bc
 8000870:	200002c8 	.word	0x200002c8
 8000874:	200002cc 	.word	0x200002cc
 8000878:	20000006 	.word	0x20000006
 800087c:	20000004 	.word	0x20000004
 8000880:	20000208 	.word	0x20000208
 8000884:	08009ec8 	.word	0x08009ec8

08000888 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
	    if (htim->Instance == TIM2) {
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000898:	d138      	bne.n	800090c <HAL_TIM_PeriodElapsedCallback+0x84>
	        // 200 ms-Zyklus
	        if (tim2_100ms >= 100) {
 800089a:	4b1e      	ldr	r3, [pc, #120]	@ (8000914 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	2b63      	cmp	r3, #99	@ 0x63
 80008a0:	d916      	bls.n	80008d0 <HAL_TIM_PeriodElapsedCallback+0x48>
	            if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0) {
 80008a2:	481d      	ldr	r0, [pc, #116]	@ (8000918 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80008a4:	f001 fda5 	bl	80023f2 <HAL_CAN_GetTxMailboxesFreeLevel>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d00d      	beq.n	80008ca <HAL_TIM_PeriodElapsedCallback+0x42>
	                if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 80008ae:	4b1b      	ldr	r3, [pc, #108]	@ (800091c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80008b0:	4a1b      	ldr	r2, [pc, #108]	@ (8000920 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80008b2:	491c      	ldr	r1, [pc, #112]	@ (8000924 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80008b4:	4818      	ldr	r0, [pc, #96]	@ (8000918 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80008b6:	f001 fccd 	bl	8002254 <HAL_CAN_AddTxMessage>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d004      	beq.n	80008ca <HAL_TIM_PeriodElapsedCallback+0x42>
	                    BMS_state = 1;
 80008c0:	4b19      	ldr	r3, [pc, #100]	@ (8000928 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80008c2:	2201      	movs	r2, #1
 80008c4:	701a      	strb	r2, [r3, #0]
	                    Error_Handler();
 80008c6:	f000 fcd7 	bl	8001278 <Error_Handler>
	                }
	            }

	            tim2_100ms = 0;
 80008ca:	4b12      	ldr	r3, [pc, #72]	@ (8000914 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	701a      	strb	r2, [r3, #0]
	        }

	        if (tim2_10ms >= 10) {
 80008d0:	4b16      	ldr	r3, [pc, #88]	@ (800092c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2b09      	cmp	r3, #9
 80008d6:	d90d      	bls.n	80008f4 <HAL_TIM_PeriodElapsedCallback+0x6c>
	        	HAL_GPIO_TogglePin(GPIOC, LED_GN_Pin);
 80008d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008dc:	4814      	ldr	r0, [pc, #80]	@ (8000930 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80008de:	f002 fad1 	bl	8002e84 <HAL_GPIO_TogglePin>
				LED_GN_state++;
 80008e2:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	3301      	adds	r3, #1
 80008e8:	b2da      	uxtb	r2, r3
 80008ea:	4b12      	ldr	r3, [pc, #72]	@ (8000934 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80008ec:	701a      	strb	r2, [r3, #0]

				tim2_10ms = 0;
 80008ee:	4b0f      	ldr	r3, [pc, #60]	@ (800092c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	701a      	strb	r2, [r3, #0]
	        }

	        tim2_100ms++;
 80008f4:	4b07      	ldr	r3, [pc, #28]	@ (8000914 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	3301      	adds	r3, #1
 80008fa:	b2da      	uxtb	r2, r3
 80008fc:	4b05      	ldr	r3, [pc, #20]	@ (8000914 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80008fe:	701a      	strb	r2, [r3, #0]
	        tim2_10ms++;
 8000900:	4b0a      	ldr	r3, [pc, #40]	@ (800092c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	3301      	adds	r3, #1
 8000906:	b2da      	uxtb	r2, r3
 8000908:	4b08      	ldr	r3, [pc, #32]	@ (800092c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800090a:	701a      	strb	r2, [r3, #0]
	    }
	}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000203 	.word	0x20000203
 8000918:	200002cc 	.word	0x200002cc
 800091c:	200002c4 	.word	0x200002c4
 8000920:	200002bc 	.word	0x200002bc
 8000924:	200002a4 	.word	0x200002a4
 8000928:	20000320 	.word	0x20000320
 800092c:	20000204 	.word	0x20000204
 8000930:	40020800 	.word	0x40020800
 8000934:	20000200 	.word	0x20000200

08000938 <USB_control>:
|		0x03	 | slave_temp			   |
|__________________________________________|
*/

void USB_control(const char *broadcaster, uint8_t *usb_data, uint8_t data_size)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af00      	add	r7, sp, #0
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	4613      	mov	r3, r2
 8000944:	71fb      	strb	r3, [r7, #7]
    uint8_t type = 0x00;
 8000946:	2300      	movs	r3, #0
 8000948:	75fb      	strb	r3, [r7, #23]

    if (strcmp(broadcaster, "slave") == 0) {
 800094a:	4913      	ldr	r1, [pc, #76]	@ (8000998 <USB_control+0x60>)
 800094c:	68f8      	ldr	r0, [r7, #12]
 800094e:	f7ff fc39 	bl	80001c4 <strcmp>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d102      	bne.n	800095e <USB_control+0x26>
        type = 0x03;   // Slave Telemetrie
 8000958:	2303      	movs	r3, #3
 800095a:	75fb      	strb	r3, [r7, #23]
 800095c:	e012      	b.n	8000984 <USB_control+0x4c>
    }
    else if (strcmp(broadcaster, "tsac") == 0) {
 800095e:	490f      	ldr	r1, [pc, #60]	@ (800099c <USB_control+0x64>)
 8000960:	68f8      	ldr	r0, [r7, #12]
 8000962:	f7ff fc2f 	bl	80001c4 <strcmp>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d102      	bne.n	8000972 <USB_control+0x3a>
        type = 0x01;   // TSAC Telemetrie
 800096c:	2301      	movs	r3, #1
 800096e:	75fb      	strb	r3, [r7, #23]
 8000970:	e008      	b.n	8000984 <USB_control+0x4c>
    }
    else if (strcmp(broadcaster, "debug") == 0) {
 8000972:	490b      	ldr	r1, [pc, #44]	@ (80009a0 <USB_control+0x68>)
 8000974:	68f8      	ldr	r0, [r7, #12]
 8000976:	f7ff fc25 	bl	80001c4 <strcmp>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d101      	bne.n	8000984 <USB_control+0x4c>
        type = 0x02;   // Debug
 8000980:	2302      	movs	r3, #2
 8000982:	75fb      	strb	r3, [r7, #23]
    }

    USB_transmit(type, usb_data, data_size);
 8000984:	7dfb      	ldrb	r3, [r7, #23]
 8000986:	79fa      	ldrb	r2, [r7, #7]
 8000988:	68b9      	ldr	r1, [r7, #8]
 800098a:	4618      	mov	r0, r3
 800098c:	f000 f80a 	bl	80009a4 <USB_transmit>
}
 8000990:	bf00      	nop
 8000992:	3718      	adds	r7, #24
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	08009ed0 	.word	0x08009ed0
 800099c:	08009ed8 	.word	0x08009ed8
 80009a0:	08009ee0 	.word	0x08009ee0

080009a4 <USB_transmit>:

void USB_transmit(uint8_t type, uint8_t *ids_values, uint8_t value_count)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b096      	sub	sp, #88	@ 0x58
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	6039      	str	r1, [r7, #0]
 80009ae:	71fb      	strb	r3, [r7, #7]
 80009b0:	4613      	mov	r3, r2
 80009b2:	71bb      	strb	r3, [r7, #6]
    uint8_t payload_len = value_count * 2;   // ID + VAL je Wert = 2 Bytes
 80009b4:	79bb      	ldrb	r3, [r7, #6]
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (payload_len > 60) {
 80009bc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80009c0:	2b3c      	cmp	r3, #60	@ 0x3c
 80009c2:	d903      	bls.n	80009cc <USB_transmit+0x28>
        BMS_state = 3;
 80009c4:	4b31      	ldr	r3, [pc, #196]	@ (8000a8c <USB_transmit+0xe8>)
 80009c6:	2203      	movs	r2, #3
 80009c8:	701a      	strb	r2, [r3, #0]
 80009ca:	e05b      	b.n	8000a84 <USB_transmit+0xe0>
        return;
    }

    uint8_t packet[64];
    uint8_t index = 0;
 80009cc:	2300      	movs	r3, #0
 80009ce:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    packet[index++] = 0xAA;          // Start
 80009d2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80009d6:	1c5a      	adds	r2, r3, #1
 80009d8:	f887 2057 	strb.w	r2, [r7, #87]	@ 0x57
 80009dc:	3358      	adds	r3, #88	@ 0x58
 80009de:	443b      	add	r3, r7
 80009e0:	22aa      	movs	r2, #170	@ 0xaa
 80009e2:	f803 2c4c 	strb.w	r2, [r3, #-76]
    packet[index++] = type;          // Type
 80009e6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80009ea:	1c5a      	adds	r2, r3, #1
 80009ec:	f887 2057 	strb.w	r2, [r7, #87]	@ 0x57
 80009f0:	3358      	adds	r3, #88	@ 0x58
 80009f2:	443b      	add	r3, r7
 80009f4:	79fa      	ldrb	r2, [r7, #7]
 80009f6:	f803 2c4c 	strb.w	r2, [r3, #-76]
    packet[index++] = payload_len;   // Payload length
 80009fa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80009fe:	1c5a      	adds	r2, r3, #1
 8000a00:	f887 2057 	strb.w	r2, [r7, #87]	@ 0x57
 8000a04:	3358      	adds	r3, #88	@ 0x58
 8000a06:	443b      	add	r3, r7
 8000a08:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8000a0c:	f803 2c4c 	strb.w	r2, [r3, #-76]

    // IDs und Werte übertragen
    for (int i = 0; i < value_count; i++) {
 8000a10:	2300      	movs	r3, #0
 8000a12:	653b      	str	r3, [r7, #80]	@ 0x50
 8000a14:	e020      	b.n	8000a58 <USB_transmit+0xb4>
        packet[index++] = ids_values[i*2];     // ID
 8000a16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000a18:	005b      	lsls	r3, r3, #1
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	441a      	add	r2, r3
 8000a20:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000a24:	1c59      	adds	r1, r3, #1
 8000a26:	f887 1057 	strb.w	r1, [r7, #87]	@ 0x57
 8000a2a:	7812      	ldrb	r2, [r2, #0]
 8000a2c:	3358      	adds	r3, #88	@ 0x58
 8000a2e:	443b      	add	r3, r7
 8000a30:	f803 2c4c 	strb.w	r2, [r3, #-76]
        packet[index++] = ids_values[i*2 + 1]; // Value
 8000a34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000a36:	005b      	lsls	r3, r3, #1
 8000a38:	3301      	adds	r3, #1
 8000a3a:	683a      	ldr	r2, [r7, #0]
 8000a3c:	441a      	add	r2, r3
 8000a3e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000a42:	1c59      	adds	r1, r3, #1
 8000a44:	f887 1057 	strb.w	r1, [r7, #87]	@ 0x57
 8000a48:	7812      	ldrb	r2, [r2, #0]
 8000a4a:	3358      	adds	r3, #88	@ 0x58
 8000a4c:	443b      	add	r3, r7
 8000a4e:	f803 2c4c 	strb.w	r2, [r3, #-76]
    for (int i = 0; i < value_count; i++) {
 8000a52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000a54:	3301      	adds	r3, #1
 8000a56:	653b      	str	r3, [r7, #80]	@ 0x50
 8000a58:	79bb      	ldrb	r3, [r7, #6]
 8000a5a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	dbda      	blt.n	8000a16 <USB_transmit+0x72>
    }

    packet[index++] = 0x55;          // End
 8000a60:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000a64:	1c5a      	adds	r2, r3, #1
 8000a66:	f887 2057 	strb.w	r2, [r7, #87]	@ 0x57
 8000a6a:	3358      	adds	r3, #88	@ 0x58
 8000a6c:	443b      	add	r3, r7
 8000a6e:	2255      	movs	r2, #85	@ 0x55
 8000a70:	f803 2c4c 	strb.w	r2, [r3, #-76]

    CDC_Transmit_FS(packet, index);	 //Übermittelte Daten müssen ein pointer sein
 8000a74:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8000a78:	f107 030c 	add.w	r3, r7, #12
 8000a7c:	4611      	mov	r1, r2
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f008 fc9c 	bl	80093bc <CDC_Transmit_FS>
}
 8000a84:	3758      	adds	r7, #88	@ 0x58
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000320 	.word	0x20000320

08000a90 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b084      	sub	sp, #16
 8000a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a96:	463b      	mov	r3, r7
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
 8000a9c:	605a      	str	r2, [r3, #4]
 8000a9e:	609a      	str	r2, [r3, #8]
 8000aa0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000aa2:	4b21      	ldr	r3, [pc, #132]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000aa4:	4a21      	ldr	r2, [pc, #132]	@ (8000b2c <MX_ADC1_Init+0x9c>)
 8000aa6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000aa8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000aae:	4b1e      	ldr	r3, [pc, #120]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000ab4:	4b1c      	ldr	r3, [pc, #112]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000aba:	4b1b      	ldr	r3, [pc, #108]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ac0:	4b19      	ldr	r3, [pc, #100]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ac8:	4b17      	ldr	r3, [pc, #92]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ace:	4b16      	ldr	r3, [pc, #88]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000ad0:	4a17      	ldr	r2, [pc, #92]	@ (8000b30 <MX_ADC1_Init+0xa0>)
 8000ad2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ad4:	4b14      	ldr	r3, [pc, #80]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000ada:	4b13      	ldr	r3, [pc, #76]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ae0:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000aee:	480e      	ldr	r0, [pc, #56]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000af0:	f000 ff26 	bl	8001940 <HAL_ADC_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000afa:	f000 fbbd 	bl	8001278 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000afe:	230a      	movs	r3, #10
 8000b00:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000b02:	2301      	movs	r3, #1
 8000b04:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b06:	2300      	movs	r3, #0
 8000b08:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b0a:	463b      	mov	r3, r7
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4806      	ldr	r0, [pc, #24]	@ (8000b28 <MX_ADC1_Init+0x98>)
 8000b10:	f000 ff5a 	bl	80019c8 <HAL_ADC_ConfigChannel>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000b1a:	f000 fbad 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b1e:	bf00      	nop
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000214 	.word	0x20000214
 8000b2c:	40012000 	.word	0x40012000
 8000b30:	0f000001 	.word	0x0f000001

08000b34 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b3a:	463b      	mov	r3, r7
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8000b46:	4b21      	ldr	r3, [pc, #132]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b48:	4a21      	ldr	r2, [pc, #132]	@ (8000bd0 <MX_ADC2_Init+0x9c>)
 8000b4a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000b52:	4b1e      	ldr	r3, [pc, #120]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8000b58:	4b1c      	ldr	r3, [pc, #112]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000b5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000b64:	4b19      	ldr	r3, [pc, #100]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b6c:	4b17      	ldr	r3, [pc, #92]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b72:	4b16      	ldr	r3, [pc, #88]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b74:	4a17      	ldr	r2, [pc, #92]	@ (8000bd4 <MX_ADC2_Init+0xa0>)
 8000b76:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b78:	4b14      	ldr	r3, [pc, #80]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000b7e:	4b13      	ldr	r3, [pc, #76]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000b84:	4b11      	ldr	r3, [pc, #68]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000b92:	480e      	ldr	r0, [pc, #56]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000b94:	f000 fed4 	bl	8001940 <HAL_ADC_Init>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8000b9e:	f000 fb6b 	bl	8001278 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000ba2:	230b      	movs	r3, #11
 8000ba4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000baa:	2300      	movs	r3, #0
 8000bac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000bae:	463b      	mov	r3, r7
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4806      	ldr	r0, [pc, #24]	@ (8000bcc <MX_ADC2_Init+0x98>)
 8000bb4:	f000 ff08 	bl	80019c8 <HAL_ADC_ConfigChannel>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8000bbe:	f000 fb5b 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000bc2:	bf00      	nop
 8000bc4:	3710      	adds	r7, #16
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	2000025c 	.word	0x2000025c
 8000bd0:	40012100 	.word	0x40012100
 8000bd4:	0f000001 	.word	0x0f000001

08000bd8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08c      	sub	sp, #48	@ 0x30
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be0:	f107 031c 	add.w	r3, r7, #28
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	60da      	str	r2, [r3, #12]
 8000bee:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a2e      	ldr	r2, [pc, #184]	@ (8000cb0 <HAL_ADC_MspInit+0xd8>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d128      	bne.n	8000c4c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	61bb      	str	r3, [r7, #24]
 8000bfe:	4b2d      	ldr	r3, [pc, #180]	@ (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c02:	4a2c      	ldr	r2, [pc, #176]	@ (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c12:	61bb      	str	r3, [r7, #24]
 8000c14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
 8000c1a:	4b26      	ldr	r3, [pc, #152]	@ (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	4a25      	ldr	r2, [pc, #148]	@ (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c20:	f043 0304 	orr.w	r3, r3, #4
 8000c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c26:	4b23      	ldr	r3, [pc, #140]	@ (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	f003 0304 	and.w	r3, r3, #4
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c32:	2301      	movs	r3, #1
 8000c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c36:	2303      	movs	r3, #3
 8000c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c3e:	f107 031c 	add.w	r3, r7, #28
 8000c42:	4619      	mov	r1, r3
 8000c44:	481c      	ldr	r0, [pc, #112]	@ (8000cb8 <HAL_ADC_MspInit+0xe0>)
 8000c46:	f001 ff67 	bl	8002b18 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000c4a:	e02c      	b.n	8000ca6 <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a1a      	ldr	r2, [pc, #104]	@ (8000cbc <HAL_ADC_MspInit+0xe4>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d127      	bne.n	8000ca6 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	613b      	str	r3, [r7, #16]
 8000c5a:	4b16      	ldr	r3, [pc, #88]	@ (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c5e:	4a15      	ldr	r2, [pc, #84]	@ (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c60:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c64:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c66:	4b13      	ldr	r3, [pc, #76]	@ (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000c6e:	613b      	str	r3, [r7, #16]
 8000c70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	60fb      	str	r3, [r7, #12]
 8000c76:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7a:	4a0e      	ldr	r2, [pc, #56]	@ (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c7c:	f043 0304 	orr.w	r3, r3, #4
 8000c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c82:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb4 <HAL_ADC_MspInit+0xdc>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	f003 0304 	and.w	r3, r3, #4
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c92:	2303      	movs	r3, #3
 8000c94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c9a:	f107 031c 	add.w	r3, r7, #28
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4805      	ldr	r0, [pc, #20]	@ (8000cb8 <HAL_ADC_MspInit+0xe0>)
 8000ca2:	f001 ff39 	bl	8002b18 <HAL_GPIO_Init>
}
 8000ca6:	bf00      	nop
 8000ca8:	3730      	adds	r7, #48	@ 0x30
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40012000 	.word	0x40012000
 8000cb4:	40023800 	.word	0x40023800
 8000cb8:	40020800 	.word	0x40020800
 8000cbc:	40012100 	.word	0x40012100

08000cc0 <CAN_transceive>:

uint8_t CAN1_exe = 0;
uint8_t CAN2_exe = 0;

/* Functions*/
void CAN_transceive(CAN_HandleTypeDef *hcan, uint8_t *can_exe_flag, uint8_t *TxData){
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	60f8      	str	r0, [r7, #12]
 8000cc8:	60b9      	str	r1, [r7, #8]
 8000cca:	607a      	str	r2, [r7, #4]
	if(*can_exe_flag == 0){
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d10c      	bne.n	8000cee <CAN_transceive+0x2e>
		HAL_CAN_Start(hcan);
 8000cd4:	68f8      	ldr	r0, [r7, #12]
 8000cd6:	f001 fa79 	bl	80021cc <HAL_CAN_Start>
		HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000cda:	2102      	movs	r1, #2
 8000cdc:	68f8      	ldr	r0, [r7, #12]
 8000cde:	f001 fbbc 	bl	800245a <HAL_CAN_ActivateNotification>

		(*can_exe_flag)++;
 8000ce2:	68bb      	ldr	r3, [r7, #8]
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	b2da      	uxtb	r2, r3
 8000cea:	68bb      	ldr	r3, [r7, #8]
 8000cec:	701a      	strb	r2, [r3, #0]
	}

	/*________________________________________________________________________________________________________*/

	TxData[0] = LED_GN_state;
 8000cee:	4b2a      	ldr	r3, [pc, #168]	@ (8000d98 <CAN_transceive+0xd8>)
 8000cf0:	781a      	ldrb	r2, [r3, #0]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	701a      	strb	r2, [r3, #0]
	TxData[1] = LED_YW_state;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	4a28      	ldr	r2, [pc, #160]	@ (8000d9c <CAN_transceive+0xdc>)
 8000cfc:	7812      	ldrb	r2, [r2, #0]
 8000cfe:	701a      	strb	r2, [r3, #0]
	TxData[2] = LED_RD_state;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	3302      	adds	r3, #2
 8000d04:	4a26      	ldr	r2, [pc, #152]	@ (8000da0 <CAN_transceive+0xe0>)
 8000d06:	7812      	ldrb	r2, [r2, #0]
 8000d08:	701a      	strb	r2, [r3, #0]
	TxData[3] = 0xCD;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	3303      	adds	r3, #3
 8000d0e:	22cd      	movs	r2, #205	@ 0xcd
 8000d10:	701a      	strb	r2, [r3, #0]
	TxData[4] = 0xAB;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	3304      	adds	r3, #4
 8000d16:	22ab      	movs	r2, #171	@ 0xab
 8000d18:	701a      	strb	r2, [r3, #0]
	TxData[5] = 0xCD;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	3305      	adds	r3, #5
 8000d1e:	22cd      	movs	r2, #205	@ 0xcd
 8000d20:	701a      	strb	r2, [r3, #0]
	TxData[6] = 0xAB;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	3306      	adds	r3, #6
 8000d26:	22ab      	movs	r2, #171	@ 0xab
 8000d28:	701a      	strb	r2, [r3, #0]
	TxData[7] = 0xCD;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	3307      	adds	r3, #7
 8000d2e:	22cd      	movs	r2, #205	@ 0xcd
 8000d30:	701a      	strb	r2, [r3, #0]

	if(hcan == &hcan1){
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	4a1b      	ldr	r2, [pc, #108]	@ (8000da4 <CAN_transceive+0xe4>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d10c      	bne.n	8000d54 <CAN_transceive+0x94>
			TxHeader.DLC = 8; // Data length
 8000d3a:	4b1b      	ldr	r3, [pc, #108]	@ (8000da8 <CAN_transceive+0xe8>)
 8000d3c:	2208      	movs	r2, #8
 8000d3e:	611a      	str	r2, [r3, #16]
			TxHeader.IDE = CAN_ID_STD; // Standard-ID (11-bit)
 8000d40:	4b19      	ldr	r3, [pc, #100]	@ (8000da8 <CAN_transceive+0xe8>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	609a      	str	r2, [r3, #8]
			TxHeader.RTR = CAN_RTR_DATA;
 8000d46:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <CAN_transceive+0xe8>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	60da      	str	r2, [r3, #12]
			TxHeader.StdId = 0x200; // ID
 8000d4c:	4b16      	ldr	r3, [pc, #88]	@ (8000da8 <CAN_transceive+0xe8>)
 8000d4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d52:	601a      	str	r2, [r3, #0]
		}
	if(hcan == &hcan2){
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	4a15      	ldr	r2, [pc, #84]	@ (8000dac <CAN_transceive+0xec>)
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d10c      	bne.n	8000d76 <CAN_transceive+0xb6>
			TxHeader.DLC = 2; // Data length
 8000d5c:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <CAN_transceive+0xe8>)
 8000d5e:	2202      	movs	r2, #2
 8000d60:	611a      	str	r2, [r3, #16]
			TxHeader.IDE = CAN_ID_STD; // Standard-ID (11-bit)
 8000d62:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <CAN_transceive+0xe8>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]
			TxHeader.RTR = CAN_RTR_DATA;
 8000d68:	4b0f      	ldr	r3, [pc, #60]	@ (8000da8 <CAN_transceive+0xe8>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	60da      	str	r2, [r3, #12]
			TxHeader.StdId = 0x200; // ID
 8000d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000da8 <CAN_transceive+0xe8>)
 8000d70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d74:	601a      	str	r2, [r3, #0]
		}

	/*________________________________________________________________________________________________________*/
	if(HAL_CAN_AddTxMessage(hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000d76:	4b0e      	ldr	r3, [pc, #56]	@ (8000db0 <CAN_transceive+0xf0>)
 8000d78:	687a      	ldr	r2, [r7, #4]
 8000d7a:	490b      	ldr	r1, [pc, #44]	@ (8000da8 <CAN_transceive+0xe8>)
 8000d7c:	68f8      	ldr	r0, [r7, #12]
 8000d7e:	f001 fa69 	bl	8002254 <HAL_CAN_AddTxMessage>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d002      	beq.n	8000d8e <CAN_transceive+0xce>
	    BMS_state = 1; //Enter Error_state
 8000d88:	4b0a      	ldr	r3, [pc, #40]	@ (8000db4 <CAN_transceive+0xf4>)
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	701a      	strb	r2, [r3, #0]
		//Error_Handler();
	}
}
 8000d8e:	bf00      	nop
 8000d90:	3710      	adds	r7, #16
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	20000200 	.word	0x20000200
 8000d9c:	20000201 	.word	0x20000201
 8000da0:	20000202 	.word	0x20000202
 8000da4:	200002cc 	.word	0x200002cc
 8000da8:	200002a4 	.word	0x200002a4
 8000dac:	200002f4 	.word	0x200002f4
 8000db0:	200002c4 	.word	0x200002c4
 8000db4:	20000320 	.word	0x20000320

08000db8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b08a      	sub	sp, #40	@ 0x28
 8000dbc:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000dbe:	4b26      	ldr	r3, [pc, #152]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000dc0:	4a26      	ldr	r2, [pc, #152]	@ (8000e5c <MX_CAN1_Init+0xa4>)
 8000dc2:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8000dc4:	4b24      	ldr	r3, [pc, #144]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000dc6:	2203      	movs	r2, #3
 8000dc8:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000dca:	4b23      	ldr	r3, [pc, #140]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000dd0:	4b21      	ldr	r3, [pc, #132]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000dd6:	4b20      	ldr	r3, [pc, #128]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000dd8:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8000ddc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000dde:	4b1e      	ldr	r3, [pc, #120]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000de0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000de4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000de6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000dec:	4b1a      	ldr	r3, [pc, #104]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000df2:	4b19      	ldr	r3, [pc, #100]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000df8:	4b17      	ldr	r3, [pc, #92]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000dfe:	4b16      	ldr	r3, [pc, #88]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000e04:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000e0a:	4813      	ldr	r0, [pc, #76]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000e0c:	f001 f802 	bl	8001e14 <HAL_CAN_Init>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000e16:	f000 fa2f 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  CAN_FilterTypeDef canfilterconfig1;

  canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	623b      	str	r3, [r7, #32]
  canfilterconfig1.FilterBank = 0;  // which filter bank to use from the assigned ones
 8000e1e:	2300      	movs	r3, #0
 8000e20:	617b      	str	r3, [r7, #20]
  canfilterconfig1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	613b      	str	r3, [r7, #16]
  canfilterconfig1.FilterIdHigh = 0x500<<5;
 8000e26:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000e2a:	603b      	str	r3, [r7, #0]
  canfilterconfig1.FilterIdLow = 0;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	607b      	str	r3, [r7, #4]
  canfilterconfig1.FilterMaskIdHigh = 0x7FF<<5;
 8000e30:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000e34:	60bb      	str	r3, [r7, #8]
  canfilterconfig1.FilterMaskIdLow = 0x0000;
 8000e36:	2300      	movs	r3, #0
 8000e38:	60fb      	str	r3, [r7, #12]
  canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61bb      	str	r3, [r7, #24]
  canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	61fb      	str	r3, [r7, #28]
  canfilterconfig1.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8000e42:	230e      	movs	r3, #14
 8000e44:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig1);
 8000e46:	463b      	mov	r3, r7
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4803      	ldr	r0, [pc, #12]	@ (8000e58 <MX_CAN1_Init+0xa0>)
 8000e4c:	f001 f8de 	bl	800200c <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8000e50:	bf00      	nop
 8000e52:	3728      	adds	r7, #40	@ 0x28
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	200002cc 	.word	0x200002cc
 8000e5c:	40006400 	.word	0x40006400

08000e60 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000e64:	4b16      	ldr	r3, [pc, #88]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000e66:	4a17      	ldr	r2, [pc, #92]	@ (8000ec4 <MX_CAN2_Init+0x64>)
 8000e68:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8000e6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000e6c:	2210      	movs	r2, #16
 8000e6e:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000e70:	4b13      	ldr	r3, [pc, #76]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000e76:	4b12      	ldr	r3, [pc, #72]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000e7c:	4b10      	ldr	r3, [pc, #64]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000e82:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000e88:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000e94:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000e9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000ea0:	4b07      	ldr	r3, [pc, #28]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000ea6:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000eac:	4804      	ldr	r0, [pc, #16]	@ (8000ec0 <MX_CAN2_Init+0x60>)
 8000eae:	f000 ffb1 	bl	8001e14 <HAL_CAN_Init>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8000eb8:	f000 f9de 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	200002f4 	.word	0x200002f4
 8000ec4:	40006800 	.word	0x40006800

08000ec8 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08c      	sub	sp, #48	@ 0x30
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed0:	f107 031c 	add.w	r3, r7, #28
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a53      	ldr	r2, [pc, #332]	@ (8001034 <HAL_CAN_MspInit+0x16c>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d146      	bne.n	8000f78 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000eea:	4b53      	ldr	r3, [pc, #332]	@ (8001038 <HAL_CAN_MspInit+0x170>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	3301      	adds	r3, #1
 8000ef0:	4a51      	ldr	r2, [pc, #324]	@ (8001038 <HAL_CAN_MspInit+0x170>)
 8000ef2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000ef4:	4b50      	ldr	r3, [pc, #320]	@ (8001038 <HAL_CAN_MspInit+0x170>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d10d      	bne.n	8000f18 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000efc:	2300      	movs	r3, #0
 8000efe:	61bb      	str	r3, [r7, #24]
 8000f00:	4b4e      	ldr	r3, [pc, #312]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f04:	4a4d      	ldr	r2, [pc, #308]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000f06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f0c:	4b4b      	ldr	r3, [pc, #300]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f14:	61bb      	str	r3, [r7, #24]
 8000f16:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]
 8000f1c:	4b47      	ldr	r3, [pc, #284]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f20:	4a46      	ldr	r2, [pc, #280]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000f22:	f043 0302 	orr.w	r3, r3, #2
 8000f26:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f28:	4b44      	ldr	r3, [pc, #272]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2c:	f003 0302 	and.w	r3, r3, #2
 8000f30:	617b      	str	r3, [r7, #20]
 8000f32:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f34:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f42:	2303      	movs	r3, #3
 8000f44:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000f46:	2309      	movs	r3, #9
 8000f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f4a:	f107 031c 	add.w	r3, r7, #28
 8000f4e:	4619      	mov	r1, r3
 8000f50:	483b      	ldr	r0, [pc, #236]	@ (8001040 <HAL_CAN_MspInit+0x178>)
 8000f52:	f001 fde1 	bl	8002b18 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2100      	movs	r1, #0
 8000f5a:	2013      	movs	r0, #19
 8000f5c:	f001 fda5 	bl	8002aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000f60:	2013      	movs	r0, #19
 8000f62:	f001 fdbe 	bl	8002ae2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2100      	movs	r1, #0
 8000f6a:	2014      	movs	r0, #20
 8000f6c:	f001 fd9d 	bl	8002aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000f70:	2014      	movs	r0, #20
 8000f72:	f001 fdb6 	bl	8002ae2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8000f76:	e058      	b.n	800102a <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a31      	ldr	r2, [pc, #196]	@ (8001044 <HAL_CAN_MspInit+0x17c>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d153      	bne.n	800102a <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	613b      	str	r3, [r7, #16]
 8000f86:	4b2d      	ldr	r3, [pc, #180]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8a:	4a2c      	ldr	r2, [pc, #176]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000f8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000f90:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f92:	4b2a      	ldr	r3, [pc, #168]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f96:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f9a:	613b      	str	r3, [r7, #16]
 8000f9c:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000f9e:	4b26      	ldr	r3, [pc, #152]	@ (8001038 <HAL_CAN_MspInit+0x170>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	4a24      	ldr	r2, [pc, #144]	@ (8001038 <HAL_CAN_MspInit+0x170>)
 8000fa6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000fa8:	4b23      	ldr	r3, [pc, #140]	@ (8001038 <HAL_CAN_MspInit+0x170>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d10d      	bne.n	8000fcc <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	4b21      	ldr	r3, [pc, #132]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb8:	4a20      	ldr	r2, [pc, #128]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000fba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000fbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fc0:	4b1e      	ldr	r3, [pc, #120]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fc8:	60fb      	str	r3, [r7, #12]
 8000fca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fcc:	2300      	movs	r3, #0
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd4:	4a19      	ldr	r2, [pc, #100]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000fd6:	f043 0302 	orr.w	r3, r3, #2
 8000fda:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fdc:	4b17      	ldr	r3, [pc, #92]	@ (800103c <HAL_CAN_MspInit+0x174>)
 8000fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe0:	f003 0302 	and.w	r3, r3, #2
 8000fe4:	60bb      	str	r3, [r7, #8]
 8000fe6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000fe8:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000fec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000ffa:	2309      	movs	r3, #9
 8000ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ffe:	f107 031c 	add.w	r3, r7, #28
 8001002:	4619      	mov	r1, r3
 8001004:	480e      	ldr	r0, [pc, #56]	@ (8001040 <HAL_CAN_MspInit+0x178>)
 8001006:	f001 fd87 	bl	8002b18 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 800100a:	2200      	movs	r2, #0
 800100c:	2100      	movs	r1, #0
 800100e:	203f      	movs	r0, #63	@ 0x3f
 8001010:	f001 fd4b 	bl	8002aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8001014:	203f      	movs	r0, #63	@ 0x3f
 8001016:	f001 fd64 	bl	8002ae2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800101a:	2200      	movs	r2, #0
 800101c:	2100      	movs	r1, #0
 800101e:	2040      	movs	r0, #64	@ 0x40
 8001020:	f001 fd43 	bl	8002aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001024:	2040      	movs	r0, #64	@ 0x40
 8001026:	f001 fd5c 	bl	8002ae2 <HAL_NVIC_EnableIRQ>
}
 800102a:	bf00      	nop
 800102c:	3730      	adds	r7, #48	@ 0x30
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40006400 	.word	0x40006400
 8001038:	2000031c 	.word	0x2000031c
 800103c:	40023800 	.word	0x40023800
 8001040:	40020400 	.word	0x40020400
 8001044:	40006800 	.word	0x40006800

08001048 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08a      	sub	sp, #40	@ 0x28
 800104c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	60da      	str	r2, [r3, #12]
 800105c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]
 8001062:	4b32      	ldr	r3, [pc, #200]	@ (800112c <MX_GPIO_Init+0xe4>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	4a31      	ldr	r2, [pc, #196]	@ (800112c <MX_GPIO_Init+0xe4>)
 8001068:	f043 0304 	orr.w	r3, r3, #4
 800106c:	6313      	str	r3, [r2, #48]	@ 0x30
 800106e:	4b2f      	ldr	r3, [pc, #188]	@ (800112c <MX_GPIO_Init+0xe4>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	f003 0304 	and.w	r3, r3, #4
 8001076:	613b      	str	r3, [r7, #16]
 8001078:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	4b2b      	ldr	r3, [pc, #172]	@ (800112c <MX_GPIO_Init+0xe4>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a2a      	ldr	r2, [pc, #168]	@ (800112c <MX_GPIO_Init+0xe4>)
 8001084:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b28      	ldr	r3, [pc, #160]	@ (800112c <MX_GPIO_Init+0xe4>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60bb      	str	r3, [r7, #8]
 800109a:	4b24      	ldr	r3, [pc, #144]	@ (800112c <MX_GPIO_Init+0xe4>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	4a23      	ldr	r2, [pc, #140]	@ (800112c <MX_GPIO_Init+0xe4>)
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a6:	4b21      	ldr	r3, [pc, #132]	@ (800112c <MX_GPIO_Init+0xe4>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	607b      	str	r3, [r7, #4]
 80010b6:	4b1d      	ldr	r3, [pc, #116]	@ (800112c <MX_GPIO_Init+0xe4>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	4a1c      	ldr	r2, [pc, #112]	@ (800112c <MX_GPIO_Init+0xe4>)
 80010bc:	f043 0302 	orr.w	r3, r3, #2
 80010c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c2:	4b1a      	ldr	r3, [pc, #104]	@ (800112c <MX_GPIO_Init+0xe4>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	f003 0302 	and.w	r3, r3, #2
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_RESET);
 80010ce:	2200      	movs	r2, #0
 80010d0:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80010d4:	4816      	ldr	r0, [pc, #88]	@ (8001130 <MX_GPIO_Init+0xe8>)
 80010d6:	f001 febd 	bl	8002e54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010e0:	4814      	ldr	r0, [pc, #80]	@ (8001134 <MX_GPIO_Init+0xec>)
 80010e2:	f001 feb7 	bl	8002e54 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin;
 80010e6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80010ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ec:	2301      	movs	r3, #1
 80010ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f4:	2300      	movs	r3, #0
 80010f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	4619      	mov	r1, r3
 80010fe:	480c      	ldr	r0, [pc, #48]	@ (8001130 <MX_GPIO_Init+0xe8>)
 8001100:	f001 fd0a 	bl	8002b18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8001104:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001108:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110a:	2301      	movs	r3, #1
 800110c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001112:	2300      	movs	r3, #0
 8001114:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8001116:	f107 0314 	add.w	r3, r7, #20
 800111a:	4619      	mov	r1, r3
 800111c:	4805      	ldr	r0, [pc, #20]	@ (8001134 <MX_GPIO_Init+0xec>)
 800111e:	f001 fcfb 	bl	8002b18 <HAL_GPIO_Init>

}
 8001122:	bf00      	nop
 8001124:	3728      	adds	r7, #40	@ 0x28
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	40023800 	.word	0x40023800
 8001130:	40020800 	.word	0x40020800
 8001134:	40020000 	.word	0x40020000

08001138 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800113c:	f000 fb6e 	bl	800181c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001140:	f000 f854 	bl	80011ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001144:	f7ff ff80 	bl	8001048 <MX_GPIO_Init>
  MX_TIM9_Init();
 8001148:	f000 fa4a 	bl	80015e0 <MX_TIM9_Init>
  MX_ADC1_Init();
 800114c:	f7ff fca0 	bl	8000a90 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001150:	f7ff fcf0 	bl	8000b34 <MX_ADC2_Init>
  MX_CAN1_Init();
 8001154:	f7ff fe30 	bl	8000db8 <MX_CAN1_Init>
  MX_CAN2_Init();
 8001158:	f7ff fe82 	bl	8000e60 <MX_CAN2_Init>
  MX_USB_DEVICE_Init();
 800115c:	f008 f870 	bl	8009240 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8001160:	f000 f9f2 	bl	8001548 <MX_TIM2_Init>
  MX_SPI3_Init();
 8001164:	f000 f89e 	bl	80012a4 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);		//start Timer
 8001168:	481d      	ldr	r0, [pc, #116]	@ (80011e0 <main+0xa8>)
 800116a:	f004 faa3 	bl	80056b4 <HAL_TIM_Base_Start_IT>
  |		2		| CAN receive failed      |	  102	  |
  |		3		| USB Massage too long	  |   103	  |
  |___________________________________________________|
  */

  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin, GPIO_PIN_SET);
 800116e:	2201      	movs	r2, #1
 8001170:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001174:	481b      	ldr	r0, [pc, #108]	@ (80011e4 <main+0xac>)
 8001176:	f001 fe6d 	bl	8002e54 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LED_YW_Pin, GPIO_PIN_SET);
 800117a:	2201      	movs	r2, #1
 800117c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001180:	4818      	ldr	r0, [pc, #96]	@ (80011e4 <main+0xac>)
 8001182:	f001 fe67 	bl	8002e54 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_SET);
 8001186:	2201      	movs	r2, #1
 8001188:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800118c:	4815      	ldr	r0, [pc, #84]	@ (80011e4 <main+0xac>)
 800118e:	f001 fe61 	bl	8002e54 <HAL_GPIO_WritePin>

  while(BMS_state == 0)
 8001192:	e001      	b.n	8001198 <main+0x60>
  {
	  TSAC_control();
 8001194:	f7ff fb4e 	bl	8000834 <TSAC_control>
  while(BMS_state == 0)
 8001198:	4b13      	ldr	r3, [pc, #76]	@ (80011e8 <main+0xb0>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b2db      	uxtb	r3, r3
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d0f8      	beq.n	8001194 <main+0x5c>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  if(BMS_state != 0){
 80011a2:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <main+0xb0>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d005      	beq.n	80011b8 <main+0x80>
	  HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_RESET);		// Red-LED on and join the Error_state
 80011ac:	2200      	movs	r2, #0
 80011ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011b2:	480c      	ldr	r0, [pc, #48]	@ (80011e4 <main+0xac>)
 80011b4:	f001 fe4e 	bl	8002e54 <HAL_GPIO_WritePin>
  }

  if(BMS_state == 1){
 80011b8:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <main+0xb0>)
 80011ba:	781b      	ldrb	r3, [r3, #0]

  }
  if(BMS_state == 2){
 80011bc:	4b0a      	ldr	r3, [pc, #40]	@ (80011e8 <main+0xb0>)
 80011be:	781b      	ldrb	r3, [r3, #0]

    }

  if((BMS_state >> 2) == 1){
 80011c0:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <main+0xb0>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	089b      	lsrs	r3, r3, #2
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d105      	bne.n	80011da <main+0xa2>
  	  HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_SET);		// Red-LED off and left the Error_state
 80011ce:	2201      	movs	r2, #1
 80011d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011d4:	4803      	ldr	r0, [pc, #12]	@ (80011e4 <main+0xac>)
 80011d6:	f001 fe3d 	bl	8002e54 <HAL_GPIO_WritePin>
 80011da:	2300      	movs	r3, #0
    }
  /* USER CODE END 3 */
}
 80011dc:	4618      	mov	r0, r3
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000380 	.word	0x20000380
 80011e4:	40020800 	.word	0x40020800
 80011e8:	20000320 	.word	0x20000320

080011ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b092      	sub	sp, #72	@ 0x48
 80011f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011f2:	f107 0318 	add.w	r3, r7, #24
 80011f6:	2230      	movs	r2, #48	@ 0x30
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f008 fdcc 	bl	8009d98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]
 800120c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800120e:	2301      	movs	r3, #1
 8001210:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001212:	2301      	movs	r3, #1
 8001214:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001216:	2302      	movs	r3, #2
 8001218:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800121a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800121e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001220:	2319      	movs	r3, #25
 8001222:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001224:	23c0      	movs	r3, #192	@ 0xc0
 8001226:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001228:	2302      	movs	r3, #2
 800122a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800122c:	2304      	movs	r3, #4
 800122e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001230:	f107 0318 	add.w	r3, r7, #24
 8001234:	4618      	mov	r0, r3
 8001236:	f003 f85f 	bl	80042f8 <HAL_RCC_OscConfig>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001240:	f000 f81a 	bl	8001278 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001244:	230f      	movs	r3, #15
 8001246:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001248:	2302      	movs	r3, #2
 800124a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001250:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001254:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001256:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800125a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800125c:	1d3b      	adds	r3, r7, #4
 800125e:	2103      	movs	r1, #3
 8001260:	4618      	mov	r0, r3
 8001262:	f003 fa9d 	bl	80047a0 <HAL_RCC_ClockConfig>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800126c:	f000 f804 	bl	8001278 <Error_Handler>
  }
}
 8001270:	bf00      	nop
 8001272:	3748      	adds	r7, #72	@ 0x48
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800127c:	b672      	cpsid	i
}
 800127e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_RESET);		// Red-LED on and join the Error_state
 8001280:	2200      	movs	r2, #0
 8001282:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001286:	4805      	ldr	r0, [pc, #20]	@ (800129c <Error_Handler+0x24>)
 8001288:	f001 fde4 	bl	8002e54 <HAL_GPIO_WritePin>
	  Error_Handler_state = true;
 800128c:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <Error_Handler+0x28>)
 800128e:	2201      	movs	r2, #1
 8001290:	701a      	strb	r2, [r3, #0]

	  TSAC_control();
 8001292:	f7ff facf 	bl	8000834 <TSAC_control>
  {
 8001296:	bf00      	nop
 8001298:	e7f2      	b.n	8001280 <Error_Handler+0x8>
 800129a:	bf00      	nop
 800129c:	40020800 	.word	0x40020800
 80012a0:	20000321 	.word	0x20000321

080012a4 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80012a8:	4b17      	ldr	r3, [pc, #92]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012aa:	4a18      	ldr	r2, [pc, #96]	@ (800130c <MX_SPI3_Init+0x68>)
 80012ac:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80012ae:	4b16      	ldr	r3, [pc, #88]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012b4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80012b6:	4b14      	ldr	r3, [pc, #80]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80012bc:	4b12      	ldr	r3, [pc, #72]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012be:	2200      	movs	r2, #0
 80012c0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012c2:	4b11      	ldr	r3, [pc, #68]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80012ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012d4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80012d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012d8:	2228      	movs	r2, #40	@ 0x28
 80012da:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012de:	2200      	movs	r2, #0
 80012e0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80012e2:	4b09      	ldr	r3, [pc, #36]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012e8:	4b07      	ldr	r3, [pc, #28]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80012ee:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012f0:	220a      	movs	r2, #10
 80012f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80012f4:	4804      	ldr	r0, [pc, #16]	@ (8001308 <MX_SPI3_Init+0x64>)
 80012f6:	f003 fc0f 	bl	8004b18 <HAL_SPI_Init>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001300:	f7ff ffba 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001304:	bf00      	nop
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20000324 	.word	0x20000324
 800130c:	40003c00 	.word	0x40003c00

08001310 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b08a      	sub	sp, #40	@ 0x28
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001318:	f107 0314 	add.w	r3, r7, #20
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	60da      	str	r2, [r3, #12]
 8001326:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a19      	ldr	r2, [pc, #100]	@ (8001394 <HAL_SPI_MspInit+0x84>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d12c      	bne.n	800138c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	613b      	str	r3, [r7, #16]
 8001336:	4b18      	ldr	r3, [pc, #96]	@ (8001398 <HAL_SPI_MspInit+0x88>)
 8001338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800133a:	4a17      	ldr	r2, [pc, #92]	@ (8001398 <HAL_SPI_MspInit+0x88>)
 800133c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001340:	6413      	str	r3, [r2, #64]	@ 0x40
 8001342:	4b15      	ldr	r3, [pc, #84]	@ (8001398 <HAL_SPI_MspInit+0x88>)
 8001344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001346:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800134a:	613b      	str	r3, [r7, #16]
 800134c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	60fb      	str	r3, [r7, #12]
 8001352:	4b11      	ldr	r3, [pc, #68]	@ (8001398 <HAL_SPI_MspInit+0x88>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001356:	4a10      	ldr	r2, [pc, #64]	@ (8001398 <HAL_SPI_MspInit+0x88>)
 8001358:	f043 0304 	orr.w	r3, r3, #4
 800135c:	6313      	str	r3, [r2, #48]	@ 0x30
 800135e:	4b0e      	ldr	r3, [pc, #56]	@ (8001398 <HAL_SPI_MspInit+0x88>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	f003 0304 	and.w	r3, r3, #4
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800136a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800136e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001370:	2302      	movs	r3, #2
 8001372:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001378:	2303      	movs	r3, #3
 800137a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800137c:	2306      	movs	r3, #6
 800137e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001380:	f107 0314 	add.w	r3, r7, #20
 8001384:	4619      	mov	r1, r3
 8001386:	4805      	ldr	r0, [pc, #20]	@ (800139c <HAL_SPI_MspInit+0x8c>)
 8001388:	f001 fbc6 	bl	8002b18 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800138c:	bf00      	nop
 800138e:	3728      	adds	r7, #40	@ 0x28
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40003c00 	.word	0x40003c00
 8001398:	40023800 	.word	0x40023800
 800139c:	40020800 	.word	0x40020800

080013a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	4b0f      	ldr	r3, [pc, #60]	@ (80013e8 <HAL_MspInit+0x48>)
 80013ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ae:	4a0e      	ldr	r2, [pc, #56]	@ (80013e8 <HAL_MspInit+0x48>)
 80013b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013b6:	4b0c      	ldr	r3, [pc, #48]	@ (80013e8 <HAL_MspInit+0x48>)
 80013b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	603b      	str	r3, [r7, #0]
 80013c6:	4b08      	ldr	r3, [pc, #32]	@ (80013e8 <HAL_MspInit+0x48>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ca:	4a07      	ldr	r2, [pc, #28]	@ (80013e8 <HAL_MspInit+0x48>)
 80013cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013d2:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <HAL_MspInit+0x48>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bc80      	pop	{r7}
 80013e6:	4770      	bx	lr
 80013e8:	40023800 	.word	0x40023800

080013ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013f0:	bf00      	nop
 80013f2:	e7fd      	b.n	80013f0 <NMI_Handler+0x4>

080013f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013f8:	bf00      	nop
 80013fa:	e7fd      	b.n	80013f8 <HardFault_Handler+0x4>

080013fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001400:	bf00      	nop
 8001402:	e7fd      	b.n	8001400 <MemManage_Handler+0x4>

08001404 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001408:	bf00      	nop
 800140a:	e7fd      	b.n	8001408 <BusFault_Handler+0x4>

0800140c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001410:	bf00      	nop
 8001412:	e7fd      	b.n	8001410 <UsageFault_Handler+0x4>

08001414 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr

08001420 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr

0800142c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr

08001438 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800143c:	f000 fa40 	bl	80018c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}

08001444 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001448:	4802      	ldr	r0, [pc, #8]	@ (8001454 <CAN1_TX_IRQHandler+0x10>)
 800144a:	f001 f82b 	bl	80024a4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	200002cc 	.word	0x200002cc

08001458 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800145c:	4802      	ldr	r0, [pc, #8]	@ (8001468 <CAN1_RX0_IRQHandler+0x10>)
 800145e:	f001 f821 	bl	80024a4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	200002cc 	.word	0x200002cc

0800146c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8001470:	4802      	ldr	r0, [pc, #8]	@ (800147c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8001472:	f004 f9e5 	bl	8005840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	200003c8 	.word	0x200003c8

08001480 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001484:	4802      	ldr	r0, [pc, #8]	@ (8001490 <TIM2_IRQHandler+0x10>)
 8001486:	f004 f9db 	bl	8005840 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000380 	.word	0x20000380

08001494 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001498:	4802      	ldr	r0, [pc, #8]	@ (80014a4 <CAN2_TX_IRQHandler+0x10>)
 800149a:	f001 f803 	bl	80024a4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200002f4 	.word	0x200002f4

080014a8 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80014ac:	4802      	ldr	r0, [pc, #8]	@ (80014b8 <CAN2_RX0_IRQHandler+0x10>)
 80014ae:	f000 fff9 	bl	80024a4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	200002f4 	.word	0x200002f4

080014bc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80014c0:	4802      	ldr	r0, [pc, #8]	@ (80014cc <OTG_FS_IRQHandler+0x10>)
 80014c2:	f001 fe29 	bl	8003118 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	200010dc 	.word	0x200010dc

080014d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014d8:	4a14      	ldr	r2, [pc, #80]	@ (800152c <_sbrk+0x5c>)
 80014da:	4b15      	ldr	r3, [pc, #84]	@ (8001530 <_sbrk+0x60>)
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014e4:	4b13      	ldr	r3, [pc, #76]	@ (8001534 <_sbrk+0x64>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d102      	bne.n	80014f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014ec:	4b11      	ldr	r3, [pc, #68]	@ (8001534 <_sbrk+0x64>)
 80014ee:	4a12      	ldr	r2, [pc, #72]	@ (8001538 <_sbrk+0x68>)
 80014f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014f2:	4b10      	ldr	r3, [pc, #64]	@ (8001534 <_sbrk+0x64>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4413      	add	r3, r2
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d207      	bcs.n	8001510 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001500:	f008 fc62 	bl	8009dc8 <__errno>
 8001504:	4603      	mov	r3, r0
 8001506:	220c      	movs	r2, #12
 8001508:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800150a:	f04f 33ff 	mov.w	r3, #4294967295
 800150e:	e009      	b.n	8001524 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001510:	4b08      	ldr	r3, [pc, #32]	@ (8001534 <_sbrk+0x64>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001516:	4b07      	ldr	r3, [pc, #28]	@ (8001534 <_sbrk+0x64>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4413      	add	r3, r2
 800151e:	4a05      	ldr	r2, [pc, #20]	@ (8001534 <_sbrk+0x64>)
 8001520:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001522:	68fb      	ldr	r3, [r7, #12]
}
 8001524:	4618      	mov	r0, r3
 8001526:	3718      	adds	r7, #24
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	2000c000 	.word	0x2000c000
 8001530:	00000400 	.word	0x00000400
 8001534:	2000037c 	.word	0x2000037c
 8001538:	20001700 	.word	0x20001700

0800153c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr

08001548 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800154e:	f107 0308 	add.w	r3, r7, #8
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	605a      	str	r2, [r3, #4]
 8001558:	609a      	str	r2, [r3, #8]
 800155a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800155c:	463b      	mov	r3, r7
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001564:	4b1d      	ldr	r3, [pc, #116]	@ (80015dc <MX_TIM2_Init+0x94>)
 8001566:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800156a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 800156c:	4b1b      	ldr	r3, [pc, #108]	@ (80015dc <MX_TIM2_Init+0x94>)
 800156e:	222f      	movs	r2, #47	@ 0x2f
 8001570:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001572:	4b1a      	ldr	r3, [pc, #104]	@ (80015dc <MX_TIM2_Init+0x94>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8001578:	4b18      	ldr	r3, [pc, #96]	@ (80015dc <MX_TIM2_Init+0x94>)
 800157a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800157e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001580:	4b16      	ldr	r3, [pc, #88]	@ (80015dc <MX_TIM2_Init+0x94>)
 8001582:	2200      	movs	r2, #0
 8001584:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001586:	4b15      	ldr	r3, [pc, #84]	@ (80015dc <MX_TIM2_Init+0x94>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800158c:	4813      	ldr	r0, [pc, #76]	@ (80015dc <MX_TIM2_Init+0x94>)
 800158e:	f004 f841 	bl	8005614 <HAL_TIM_Base_Init>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001598:	f7ff fe6e 	bl	8001278 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800159c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015a2:	f107 0308 	add.w	r3, r7, #8
 80015a6:	4619      	mov	r1, r3
 80015a8:	480c      	ldr	r0, [pc, #48]	@ (80015dc <MX_TIM2_Init+0x94>)
 80015aa:	f004 fad5 	bl	8005b58 <HAL_TIM_ConfigClockSource>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015b4:	f7ff fe60 	bl	8001278 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b8:	2300      	movs	r3, #0
 80015ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015bc:	2300      	movs	r3, #0
 80015be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015c0:	463b      	mov	r3, r7
 80015c2:	4619      	mov	r1, r3
 80015c4:	4805      	ldr	r0, [pc, #20]	@ (80015dc <MX_TIM2_Init+0x94>)
 80015c6:	f004 feed 	bl	80063a4 <HAL_TIMEx_MasterConfigSynchronization>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015d0:	f7ff fe52 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015d4:	bf00      	nop
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000380 	.word	0x20000380

080015e0 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08e      	sub	sp, #56	@ 0x38
 80015e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80015f4:	f107 0314 	add.w	r3, r7, #20
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
 80015fc:	605a      	str	r2, [r3, #4]
 80015fe:	609a      	str	r2, [r3, #8]
 8001600:	60da      	str	r2, [r3, #12]
 8001602:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001604:	1d3b      	adds	r3, r7, #4
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	605a      	str	r2, [r3, #4]
 800160c:	609a      	str	r2, [r3, #8]
 800160e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001610:	4b35      	ldr	r3, [pc, #212]	@ (80016e8 <MX_TIM9_Init+0x108>)
 8001612:	4a36      	ldr	r2, [pc, #216]	@ (80016ec <MX_TIM9_Init+0x10c>)
 8001614:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001616:	4b34      	ldr	r3, [pc, #208]	@ (80016e8 <MX_TIM9_Init+0x108>)
 8001618:	2200      	movs	r2, #0
 800161a:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800161c:	4b32      	ldr	r3, [pc, #200]	@ (80016e8 <MX_TIM9_Init+0x108>)
 800161e:	2200      	movs	r2, #0
 8001620:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8001622:	4b31      	ldr	r3, [pc, #196]	@ (80016e8 <MX_TIM9_Init+0x108>)
 8001624:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001628:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800162a:	4b2f      	ldr	r3, [pc, #188]	@ (80016e8 <MX_TIM9_Init+0x108>)
 800162c:	2200      	movs	r2, #0
 800162e:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001630:	4b2d      	ldr	r3, [pc, #180]	@ (80016e8 <MX_TIM9_Init+0x108>)
 8001632:	2200      	movs	r2, #0
 8001634:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001636:	482c      	ldr	r0, [pc, #176]	@ (80016e8 <MX_TIM9_Init+0x108>)
 8001638:	f003 ffec 	bl	8005614 <HAL_TIM_Base_Init>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 8001642:	f7ff fe19 	bl	8001278 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001646:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800164a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800164c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001650:	4619      	mov	r1, r3
 8001652:	4825      	ldr	r0, [pc, #148]	@ (80016e8 <MX_TIM9_Init+0x108>)
 8001654:	f004 fa80 	bl	8005b58 <HAL_TIM_ConfigClockSource>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 800165e:	f7ff fe0b 	bl	8001278 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8001662:	4821      	ldr	r0, [pc, #132]	@ (80016e8 <MX_TIM9_Init+0x108>)
 8001664:	f004 f894 	bl	8005790 <HAL_TIM_IC_Init>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_TIM9_Init+0x92>
  {
    Error_Handler();
 800166e:	f7ff fe03 	bl	8001278 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001672:	2304      	movs	r3, #4
 8001674:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8001676:	2360      	movs	r3, #96	@ 0x60
 8001678:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800167a:	2302      	movs	r3, #2
 800167c:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800167e:	2300      	movs	r3, #0
 8001680:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 8001686:	f107 0314 	add.w	r3, r7, #20
 800168a:	4619      	mov	r1, r3
 800168c:	4816      	ldr	r0, [pc, #88]	@ (80016e8 <MX_TIM9_Init+0x108>)
 800168e:	f004 fb2a 	bl	8005ce6 <HAL_TIM_SlaveConfigSynchro>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM9_Init+0xbc>
  {
    Error_Handler();
 8001698:	f7ff fdee 	bl	8001278 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800169c:	2300      	movs	r3, #0
 800169e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80016a0:	2302      	movs	r3, #2
 80016a2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80016a4:	2300      	movs	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80016ac:	1d3b      	adds	r3, r7, #4
 80016ae:	2200      	movs	r2, #0
 80016b0:	4619      	mov	r1, r3
 80016b2:	480d      	ldr	r0, [pc, #52]	@ (80016e8 <MX_TIM9_Init+0x108>)
 80016b4:	f004 f9b4 	bl	8005a20 <HAL_TIM_IC_ConfigChannel>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_TIM9_Init+0xe2>
  {
    Error_Handler();
 80016be:	f7ff fddb 	bl	8001278 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80016c2:	2302      	movs	r3, #2
 80016c4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80016c6:	2301      	movs	r3, #1
 80016c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	2204      	movs	r2, #4
 80016ce:	4619      	mov	r1, r3
 80016d0:	4805      	ldr	r0, [pc, #20]	@ (80016e8 <MX_TIM9_Init+0x108>)
 80016d2:	f004 f9a5 	bl	8005a20 <HAL_TIM_IC_ConfigChannel>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_TIM9_Init+0x100>
  {
    Error_Handler();
 80016dc:	f7ff fdcc 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80016e0:	bf00      	nop
 80016e2:	3738      	adds	r7, #56	@ 0x38
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	200003c8 	.word	0x200003c8
 80016ec:	40014000 	.word	0x40014000

080016f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08a      	sub	sp, #40	@ 0x28
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001710:	d116      	bne.n	8001740 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	613b      	str	r3, [r7, #16]
 8001716:	4b29      	ldr	r3, [pc, #164]	@ (80017bc <HAL_TIM_Base_MspInit+0xcc>)
 8001718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171a:	4a28      	ldr	r2, [pc, #160]	@ (80017bc <HAL_TIM_Base_MspInit+0xcc>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	6413      	str	r3, [r2, #64]	@ 0x40
 8001722:	4b26      	ldr	r3, [pc, #152]	@ (80017bc <HAL_TIM_Base_MspInit+0xcc>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	613b      	str	r3, [r7, #16]
 800172c:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800172e:	2200      	movs	r2, #0
 8001730:	2100      	movs	r1, #0
 8001732:	201c      	movs	r0, #28
 8001734:	f001 f9b9 	bl	8002aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001738:	201c      	movs	r0, #28
 800173a:	f001 f9d2 	bl	8002ae2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 800173e:	e038      	b.n	80017b2 <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM9)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a1e      	ldr	r2, [pc, #120]	@ (80017c0 <HAL_TIM_Base_MspInit+0xd0>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d133      	bne.n	80017b2 <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	60fb      	str	r3, [r7, #12]
 800174e:	4b1b      	ldr	r3, [pc, #108]	@ (80017bc <HAL_TIM_Base_MspInit+0xcc>)
 8001750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001752:	4a1a      	ldr	r2, [pc, #104]	@ (80017bc <HAL_TIM_Base_MspInit+0xcc>)
 8001754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001758:	6453      	str	r3, [r2, #68]	@ 0x44
 800175a:	4b18      	ldr	r3, [pc, #96]	@ (80017bc <HAL_TIM_Base_MspInit+0xcc>)
 800175c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001762:	60fb      	str	r3, [r7, #12]
 8001764:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	60bb      	str	r3, [r7, #8]
 800176a:	4b14      	ldr	r3, [pc, #80]	@ (80017bc <HAL_TIM_Base_MspInit+0xcc>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	4a13      	ldr	r2, [pc, #76]	@ (80017bc <HAL_TIM_Base_MspInit+0xcc>)
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6313      	str	r3, [r2, #48]	@ 0x30
 8001776:	4b11      	ldr	r3, [pc, #68]	@ (80017bc <HAL_TIM_Base_MspInit+0xcc>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	60bb      	str	r3, [r7, #8]
 8001780:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001782:	2308      	movs	r3, #8
 8001784:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001786:	2302      	movs	r3, #2
 8001788:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178a:	2300      	movs	r3, #0
 800178c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178e:	2300      	movs	r3, #0
 8001790:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001792:	2303      	movs	r3, #3
 8001794:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001796:	f107 0314 	add.w	r3, r7, #20
 800179a:	4619      	mov	r1, r3
 800179c:	4809      	ldr	r0, [pc, #36]	@ (80017c4 <HAL_TIM_Base_MspInit+0xd4>)
 800179e:	f001 f9bb 	bl	8002b18 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80017a2:	2200      	movs	r2, #0
 80017a4:	2100      	movs	r1, #0
 80017a6:	2018      	movs	r0, #24
 80017a8:	f001 f97f 	bl	8002aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80017ac:	2018      	movs	r0, #24
 80017ae:	f001 f998 	bl	8002ae2 <HAL_NVIC_EnableIRQ>
}
 80017b2:	bf00      	nop
 80017b4:	3728      	adds	r7, #40	@ 0x28
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40014000 	.word	0x40014000
 80017c4:	40020000 	.word	0x40020000

080017c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80017c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001800 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 80017cc:	f7ff feb6 	bl	800153c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017d0:	480c      	ldr	r0, [pc, #48]	@ (8001804 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017d2:	490d      	ldr	r1, [pc, #52]	@ (8001808 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017d4:	4a0d      	ldr	r2, [pc, #52]	@ (800180c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017d8:	e002      	b.n	80017e0 <LoopCopyDataInit>

080017da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017de:	3304      	adds	r3, #4

080017e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017e4:	d3f9      	bcc.n	80017da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001810 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001814 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017ec:	e001      	b.n	80017f2 <LoopFillZerobss>

080017ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017f0:	3204      	adds	r2, #4

080017f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017f4:	d3fb      	bcc.n	80017ee <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80017f6:	f008 faed 	bl	8009dd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017fa:	f7ff fc9d 	bl	8001138 <main>
  bx  lr    
 80017fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001800:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8001804:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001808:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800180c:	0800a350 	.word	0x0800a350
  ldr r2, =_sbss
 8001810:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001814:	20001700 	.word	0x20001700

08001818 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001818:	e7fe      	b.n	8001818 <ADC_IRQHandler>
	...

0800181c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001820:	4b0e      	ldr	r3, [pc, #56]	@ (800185c <HAL_Init+0x40>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a0d      	ldr	r2, [pc, #52]	@ (800185c <HAL_Init+0x40>)
 8001826:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800182a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800182c:	4b0b      	ldr	r3, [pc, #44]	@ (800185c <HAL_Init+0x40>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a0a      	ldr	r2, [pc, #40]	@ (800185c <HAL_Init+0x40>)
 8001832:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001836:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001838:	4b08      	ldr	r3, [pc, #32]	@ (800185c <HAL_Init+0x40>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a07      	ldr	r2, [pc, #28]	@ (800185c <HAL_Init+0x40>)
 800183e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001842:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001844:	2003      	movs	r0, #3
 8001846:	f001 f925 	bl	8002a94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800184a:	200f      	movs	r0, #15
 800184c:	f000 f808 	bl	8001860 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001850:	f7ff fda6 	bl	80013a0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40023c00 	.word	0x40023c00

08001860 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001868:	4b12      	ldr	r3, [pc, #72]	@ (80018b4 <HAL_InitTick+0x54>)
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	4b12      	ldr	r3, [pc, #72]	@ (80018b8 <HAL_InitTick+0x58>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	4619      	mov	r1, r3
 8001872:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001876:	fbb3 f3f1 	udiv	r3, r3, r1
 800187a:	fbb2 f3f3 	udiv	r3, r2, r3
 800187e:	4618      	mov	r0, r3
 8001880:	f001 f93d 	bl	8002afe <HAL_SYSTICK_Config>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e00e      	b.n	80018ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2b0f      	cmp	r3, #15
 8001892:	d80a      	bhi.n	80018aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001894:	2200      	movs	r2, #0
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	f04f 30ff 	mov.w	r0, #4294967295
 800189c:	f001 f905 	bl	8002aaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018a0:	4a06      	ldr	r2, [pc, #24]	@ (80018bc <HAL_InitTick+0x5c>)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018a6:	2300      	movs	r3, #0
 80018a8:	e000      	b.n	80018ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20000008 	.word	0x20000008
 80018b8:	20000010 	.word	0x20000010
 80018bc:	2000000c 	.word	0x2000000c

080018c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018c4:	4b05      	ldr	r3, [pc, #20]	@ (80018dc <HAL_IncTick+0x1c>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	461a      	mov	r2, r3
 80018ca:	4b05      	ldr	r3, [pc, #20]	@ (80018e0 <HAL_IncTick+0x20>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4413      	add	r3, r2
 80018d0:	4a03      	ldr	r2, [pc, #12]	@ (80018e0 <HAL_IncTick+0x20>)
 80018d2:	6013      	str	r3, [r2, #0]
}
 80018d4:	bf00      	nop
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bc80      	pop	{r7}
 80018da:	4770      	bx	lr
 80018dc:	20000010 	.word	0x20000010
 80018e0:	20000410 	.word	0x20000410

080018e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  return uwTick;
 80018e8:	4b02      	ldr	r3, [pc, #8]	@ (80018f4 <HAL_GetTick+0x10>)
 80018ea:	681b      	ldr	r3, [r3, #0]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bc80      	pop	{r7}
 80018f2:	4770      	bx	lr
 80018f4:	20000410 	.word	0x20000410

080018f8 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001900:	f7ff fff0 	bl	80018e4 <HAL_GetTick>
 8001904:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001910:	d005      	beq.n	800191e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001912:	4b0a      	ldr	r3, [pc, #40]	@ (800193c <HAL_Delay+0x44>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	461a      	mov	r2, r3
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4413      	add	r3, r2
 800191c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800191e:	bf00      	nop
 8001920:	f7ff ffe0 	bl	80018e4 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	68fa      	ldr	r2, [r7, #12]
 800192c:	429a      	cmp	r2, r3
 800192e:	d8f7      	bhi.n	8001920 <HAL_Delay+0x28>
  {
  }
}
 8001930:	bf00      	nop
 8001932:	bf00      	nop
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20000010 	.word	0x20000010

08001940 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001948:	2300      	movs	r3, #0
 800194a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d101      	bne.n	8001956 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e033      	b.n	80019be <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195a:	2b00      	cmp	r3, #0
 800195c:	d109      	bne.n	8001972 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f7ff f93a 	bl	8000bd8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001976:	f003 0310 	and.w	r3, r3, #16
 800197a:	2b00      	cmp	r3, #0
 800197c:	d118      	bne.n	80019b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001982:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001986:	f023 0302 	bic.w	r3, r3, #2
 800198a:	f043 0202 	orr.w	r2, r3, #2
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f000 f938 	bl	8001c08 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2200      	movs	r2, #0
 800199c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a2:	f023 0303 	bic.w	r3, r3, #3
 80019a6:	f043 0201 	orr.w	r2, r3, #1
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	641a      	str	r2, [r3, #64]	@ 0x40
 80019ae:	e001      	b.n	80019b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2200      	movs	r2, #0
 80019b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3710      	adds	r7, #16
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d101      	bne.n	80019e4 <HAL_ADC_ConfigChannel+0x1c>
 80019e0:	2302      	movs	r3, #2
 80019e2:	e103      	b.n	8001bec <HAL_ADC_ConfigChannel+0x224>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2b09      	cmp	r3, #9
 80019f2:	d925      	bls.n	8001a40 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	68d9      	ldr	r1, [r3, #12]
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	461a      	mov	r2, r3
 8001a02:	4613      	mov	r3, r2
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	4413      	add	r3, r2
 8001a08:	3b1e      	subs	r3, #30
 8001a0a:	2207      	movs	r2, #7
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	43da      	mvns	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	400a      	ands	r2, r1
 8001a18:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	68d9      	ldr	r1, [r3, #12]
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	4403      	add	r3, r0
 8001a32:	3b1e      	subs	r3, #30
 8001a34:	409a      	lsls	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	e022      	b.n	8001a86 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6919      	ldr	r1, [r3, #16]
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4613      	mov	r3, r2
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	4413      	add	r3, r2
 8001a54:	2207      	movs	r2, #7
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43da      	mvns	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	400a      	ands	r2, r1
 8001a62:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	6919      	ldr	r1, [r3, #16]
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	689a      	ldr	r2, [r3, #8]
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	4618      	mov	r0, r3
 8001a76:	4603      	mov	r3, r0
 8001a78:	005b      	lsls	r3, r3, #1
 8001a7a:	4403      	add	r3, r0
 8001a7c:	409a      	lsls	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	430a      	orrs	r2, r1
 8001a84:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	2b06      	cmp	r3, #6
 8001a8c:	d824      	bhi.n	8001ad8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685a      	ldr	r2, [r3, #4]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	4413      	add	r3, r2
 8001a9e:	3b05      	subs	r3, #5
 8001aa0:	221f      	movs	r2, #31
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	43da      	mvns	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	400a      	ands	r2, r1
 8001aae:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	4618      	mov	r0, r3
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685a      	ldr	r2, [r3, #4]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	3b05      	subs	r3, #5
 8001aca:	fa00 f203 	lsl.w	r2, r0, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	430a      	orrs	r2, r1
 8001ad4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ad6:	e04c      	b.n	8001b72 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	2b0c      	cmp	r3, #12
 8001ade:	d824      	bhi.n	8001b2a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685a      	ldr	r2, [r3, #4]
 8001aea:	4613      	mov	r3, r2
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	4413      	add	r3, r2
 8001af0:	3b23      	subs	r3, #35	@ 0x23
 8001af2:	221f      	movs	r2, #31
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	43da      	mvns	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	400a      	ands	r2, r1
 8001b00:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	4618      	mov	r0, r3
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685a      	ldr	r2, [r3, #4]
 8001b14:	4613      	mov	r3, r2
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	4413      	add	r3, r2
 8001b1a:	3b23      	subs	r3, #35	@ 0x23
 8001b1c:	fa00 f203 	lsl.w	r2, r0, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	430a      	orrs	r2, r1
 8001b26:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b28:	e023      	b.n	8001b72 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	4613      	mov	r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	4413      	add	r3, r2
 8001b3a:	3b41      	subs	r3, #65	@ 0x41
 8001b3c:	221f      	movs	r2, #31
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	43da      	mvns	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	400a      	ands	r2, r1
 8001b4a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	4618      	mov	r0, r3
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685a      	ldr	r2, [r3, #4]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	4413      	add	r3, r2
 8001b64:	3b41      	subs	r3, #65	@ 0x41
 8001b66:	fa00 f203 	lsl.w	r2, r0, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a20      	ldr	r2, [pc, #128]	@ (8001bf8 <HAL_ADC_ConfigChannel+0x230>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d109      	bne.n	8001b90 <HAL_ADC_ConfigChannel+0x1c8>
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2b12      	cmp	r3, #18
 8001b82:	d105      	bne.n	8001b90 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001b84:	4b1d      	ldr	r3, [pc, #116]	@ (8001bfc <HAL_ADC_ConfigChannel+0x234>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	4a1c      	ldr	r2, [pc, #112]	@ (8001bfc <HAL_ADC_ConfigChannel+0x234>)
 8001b8a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b8e:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a18      	ldr	r2, [pc, #96]	@ (8001bf8 <HAL_ADC_ConfigChannel+0x230>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d123      	bne.n	8001be2 <HAL_ADC_ConfigChannel+0x21a>
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2b10      	cmp	r3, #16
 8001ba0:	d003      	beq.n	8001baa <HAL_ADC_ConfigChannel+0x1e2>
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2b11      	cmp	r3, #17
 8001ba8:	d11b      	bne.n	8001be2 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001baa:	4b14      	ldr	r3, [pc, #80]	@ (8001bfc <HAL_ADC_ConfigChannel+0x234>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	4a13      	ldr	r2, [pc, #76]	@ (8001bfc <HAL_ADC_ConfigChannel+0x234>)
 8001bb0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001bb4:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2b10      	cmp	r3, #16
 8001bbc:	d111      	bne.n	8001be2 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001bbe:	4b10      	ldr	r3, [pc, #64]	@ (8001c00 <HAL_ADC_ConfigChannel+0x238>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a10      	ldr	r2, [pc, #64]	@ (8001c04 <HAL_ADC_ConfigChannel+0x23c>)
 8001bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc8:	0c9a      	lsrs	r2, r3, #18
 8001bca:	4613      	mov	r3, r2
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	4413      	add	r3, r2
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8001bd4:	e002      	b.n	8001bdc <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	3b01      	subs	r3, #1
 8001bda:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d1f9      	bne.n	8001bd6 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3714      	adds	r7, #20
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bc80      	pop	{r7}
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	40012000 	.word	0x40012000
 8001bfc:	40012300 	.word	0x40012300
 8001c00:	20000008 	.word	0x20000008
 8001c04:	431bde83 	.word	0x431bde83

08001c08 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001c10:	4b7e      	ldr	r3, [pc, #504]	@ (8001e0c <ADC_Init+0x204>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	4a7d      	ldr	r2, [pc, #500]	@ (8001e0c <ADC_Init+0x204>)
 8001c16:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001c1a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001c1c:	4b7b      	ldr	r3, [pc, #492]	@ (8001e0c <ADC_Init+0x204>)
 8001c1e:	685a      	ldr	r2, [r3, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	4979      	ldr	r1, [pc, #484]	@ (8001e0c <ADC_Init+0x204>)
 8001c26:	4313      	orrs	r3, r2
 8001c28:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	685a      	ldr	r2, [r3, #4]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	6859      	ldr	r1, [r3, #4]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	021a      	lsls	r2, r3, #8
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001c5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6859      	ldr	r1, [r3, #4]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	689a      	ldr	r2, [r3, #8]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c7e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	6899      	ldr	r1, [r3, #8]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	68da      	ldr	r2, [r3, #12]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c96:	4a5e      	ldr	r2, [pc, #376]	@ (8001e10 <ADC_Init+0x208>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d022      	beq.n	8001ce2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	689a      	ldr	r2, [r3, #8]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001caa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	6899      	ldr	r1, [r3, #8]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ccc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	6899      	ldr	r1, [r3, #8]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	430a      	orrs	r2, r1
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	e00f      	b.n	8001d02 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001cf0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689a      	ldr	r2, [r3, #8]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001d00:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	689a      	ldr	r2, [r3, #8]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f022 0202 	bic.w	r2, r2, #2
 8001d10:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	6899      	ldr	r1, [r3, #8]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	7e1b      	ldrb	r3, [r3, #24]
 8001d1c:	005a      	lsls	r2, r3, #1
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	430a      	orrs	r2, r1
 8001d24:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d027      	beq.n	8001d80 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d3e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001d4e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d54:	3b01      	subs	r3, #1
 8001d56:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8001d5a:	60ba      	str	r2, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5c:	68ba      	ldr	r2, [r7, #8]
 8001d5e:	fa92 f2a2 	rbit	r2, r2
 8001d62:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d64:	68fa      	ldr	r2, [r7, #12]
 8001d66:	fab2 f282 	clz	r2, r2
 8001d6a:	b2d2      	uxtb	r2, r2
 8001d6c:	fa03 f102 	lsl.w	r1, r3, r2
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	685a      	ldr	r2, [r3, #4]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	e007      	b.n	8001d90 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	685a      	ldr	r2, [r3, #4]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d8e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001d9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	3b01      	subs	r3, #1
 8001dac:	051a      	lsls	r2, r3, #20
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	430a      	orrs	r2, r1
 8001db4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001dc4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	6899      	ldr	r1, [r3, #8]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001dd2:	025a      	lsls	r2, r3, #9
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689a      	ldr	r2, [r3, #8]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001dea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	6899      	ldr	r1, [r3, #8]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	029a      	lsls	r2, r3, #10
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	609a      	str	r2, [r3, #8]
}
 8001e00:	bf00      	nop
 8001e02:	3714      	adds	r7, #20
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bc80      	pop	{r7}
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	40012300 	.word	0x40012300
 8001e10:	0f000001 	.word	0x0f000001

08001e14 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d101      	bne.n	8001e26 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e0ed      	b.n	8002002 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d102      	bne.n	8001e38 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff f848 	bl	8000ec8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f042 0201 	orr.w	r2, r2, #1
 8001e46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e48:	f7ff fd4c 	bl	80018e4 <HAL_GetTick>
 8001e4c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e4e:	e012      	b.n	8001e76 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e50:	f7ff fd48 	bl	80018e4 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b0a      	cmp	r3, #10
 8001e5c:	d90b      	bls.n	8001e76 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e62:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2205      	movs	r2, #5
 8001e6e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e0c5      	b.n	8002002 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 0301 	and.w	r3, r3, #1
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0e5      	beq.n	8001e50 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 0202 	bic.w	r2, r2, #2
 8001e92:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e94:	f7ff fd26 	bl	80018e4 <HAL_GetTick>
 8001e98:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e9a:	e012      	b.n	8001ec2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e9c:	f7ff fd22 	bl	80018e4 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b0a      	cmp	r3, #10
 8001ea8:	d90b      	bls.n	8001ec2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eae:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2205      	movs	r2, #5
 8001eba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e09f      	b.n	8002002 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d1e5      	bne.n	8001e9c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	7e1b      	ldrb	r3, [r3, #24]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d108      	bne.n	8001eea <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	e007      	b.n	8001efa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ef8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	7e5b      	ldrb	r3, [r3, #25]
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d108      	bne.n	8001f14 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001f10:	601a      	str	r2, [r3, #0]
 8001f12:	e007      	b.n	8001f24 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001f22:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	7e9b      	ldrb	r3, [r3, #26]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d108      	bne.n	8001f3e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f042 0220 	orr.w	r2, r2, #32
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	e007      	b.n	8001f4e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f022 0220 	bic.w	r2, r2, #32
 8001f4c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	7edb      	ldrb	r3, [r3, #27]
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d108      	bne.n	8001f68 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f022 0210 	bic.w	r2, r2, #16
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	e007      	b.n	8001f78 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f042 0210 	orr.w	r2, r2, #16
 8001f76:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	7f1b      	ldrb	r3, [r3, #28]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d108      	bne.n	8001f92 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f042 0208 	orr.w	r2, r2, #8
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	e007      	b.n	8001fa2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f022 0208 	bic.w	r2, r2, #8
 8001fa0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	7f5b      	ldrb	r3, [r3, #29]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d108      	bne.n	8001fbc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f042 0204 	orr.w	r2, r2, #4
 8001fb8:	601a      	str	r2, [r3, #0]
 8001fba:	e007      	b.n	8001fcc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f022 0204 	bic.w	r2, r2, #4
 8001fca:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	431a      	orrs	r2, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	695b      	ldr	r3, [r3, #20]
 8001fe0:	ea42 0103 	orr.w	r1, r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	1e5a      	subs	r2, r3, #1
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	430a      	orrs	r2, r1
 8001ff0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
	...

0800200c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800200c:	b480      	push	{r7}
 800200e:	b087      	sub	sp, #28
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002022:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002024:	7cfb      	ldrb	r3, [r7, #19]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d003      	beq.n	8002032 <HAL_CAN_ConfigFilter+0x26>
 800202a:	7cfb      	ldrb	r3, [r7, #19]
 800202c:	2b02      	cmp	r3, #2
 800202e:	f040 80be 	bne.w	80021ae <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002032:	4b65      	ldr	r3, [pc, #404]	@ (80021c8 <HAL_CAN_ConfigFilter+0x1bc>)
 8002034:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800203c:	f043 0201 	orr.w	r2, r3, #1
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800204c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002060:	021b      	lsls	r3, r3, #8
 8002062:	431a      	orrs	r2, r3
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	f003 031f 	and.w	r3, r3, #31
 8002072:	2201      	movs	r2, #1
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	43db      	mvns	r3, r3
 8002084:	401a      	ands	r2, r3
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	69db      	ldr	r3, [r3, #28]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d123      	bne.n	80020dc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	43db      	mvns	r3, r3
 800209e:	401a      	ands	r2, r3
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80020b2:	683a      	ldr	r2, [r7, #0]
 80020b4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80020b6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	3248      	adds	r2, #72	@ 0x48
 80020bc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020d0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80020d2:	6979      	ldr	r1, [r7, #20]
 80020d4:	3348      	adds	r3, #72	@ 0x48
 80020d6:	00db      	lsls	r3, r3, #3
 80020d8:	440b      	add	r3, r1
 80020da:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	69db      	ldr	r3, [r3, #28]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d122      	bne.n	800212a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	431a      	orrs	r2, r3
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002100:	683a      	ldr	r2, [r7, #0]
 8002102:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002104:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	3248      	adds	r2, #72	@ 0x48
 800210a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800211e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002120:	6979      	ldr	r1, [r7, #20]
 8002122:	3348      	adds	r3, #72	@ 0x48
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	440b      	add	r3, r1
 8002128:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	699b      	ldr	r3, [r3, #24]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d109      	bne.n	8002146 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	43db      	mvns	r3, r3
 800213c:	401a      	ands	r2, r3
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002144:	e007      	b.n	8002156 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	431a      	orrs	r2, r3
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d109      	bne.n	8002172 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	43db      	mvns	r3, r3
 8002168:	401a      	ands	r2, r3
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002170:	e007      	b.n	8002182 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	431a      	orrs	r2, r3
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	2b01      	cmp	r3, #1
 8002188:	d107      	bne.n	800219a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	431a      	orrs	r2, r3
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80021a0:	f023 0201 	bic.w	r2, r3, #1
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80021aa:	2300      	movs	r3, #0
 80021ac:	e006      	b.n	80021bc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
  }
}
 80021bc:	4618      	mov	r0, r3
 80021be:	371c      	adds	r7, #28
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bc80      	pop	{r7}
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40006400 	.word	0x40006400

080021cc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d12e      	bne.n	800223e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2202      	movs	r2, #2
 80021e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 0201 	bic.w	r2, r2, #1
 80021f6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80021f8:	f7ff fb74 	bl	80018e4 <HAL_GetTick>
 80021fc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80021fe:	e012      	b.n	8002226 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002200:	f7ff fb70 	bl	80018e4 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b0a      	cmp	r3, #10
 800220c:	d90b      	bls.n	8002226 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002212:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2205      	movs	r2, #5
 800221e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e012      	b.n	800224c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	2b00      	cmp	r3, #0
 8002232:	d1e5      	bne.n	8002200 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800223a:	2300      	movs	r3, #0
 800223c:	e006      	b.n	800224c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002242:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
  }
}
 800224c:	4618      	mov	r0, r3
 800224e:	3710      	adds	r7, #16
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002254:	b480      	push	{r7}
 8002256:	b089      	sub	sp, #36	@ 0x24
 8002258:	af00      	add	r7, sp, #0
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607a      	str	r2, [r7, #4]
 8002260:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002268:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002272:	7ffb      	ldrb	r3, [r7, #31]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d003      	beq.n	8002280 <HAL_CAN_AddTxMessage+0x2c>
 8002278:	7ffb      	ldrb	r3, [r7, #31]
 800227a:	2b02      	cmp	r3, #2
 800227c:	f040 80ad 	bne.w	80023da <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d10a      	bne.n	80022a0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002290:	2b00      	cmp	r3, #0
 8002292:	d105      	bne.n	80022a0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800229a:	2b00      	cmp	r3, #0
 800229c:	f000 8095 	beq.w	80023ca <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	0e1b      	lsrs	r3, r3, #24
 80022a4:	f003 0303 	and.w	r3, r3, #3
 80022a8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80022aa:	2201      	movs	r2, #1
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	409a      	lsls	r2, r3
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d10d      	bne.n	80022d8 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80022c6:	68f9      	ldr	r1, [r7, #12]
 80022c8:	6809      	ldr	r1, [r1, #0]
 80022ca:	431a      	orrs	r2, r3
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	3318      	adds	r3, #24
 80022d0:	011b      	lsls	r3, r3, #4
 80022d2:	440b      	add	r3, r1
 80022d4:	601a      	str	r2, [r3, #0]
 80022d6:	e00f      	b.n	80022f8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80022e2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80022e8:	68f9      	ldr	r1, [r7, #12]
 80022ea:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80022ec:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	3318      	adds	r3, #24
 80022f2:	011b      	lsls	r3, r3, #4
 80022f4:	440b      	add	r3, r1
 80022f6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6819      	ldr	r1, [r3, #0]
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	691a      	ldr	r2, [r3, #16]
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	3318      	adds	r3, #24
 8002304:	011b      	lsls	r3, r3, #4
 8002306:	440b      	add	r3, r1
 8002308:	3304      	adds	r3, #4
 800230a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	7d1b      	ldrb	r3, [r3, #20]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d111      	bne.n	8002338 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	3318      	adds	r3, #24
 800231c:	011b      	lsls	r3, r3, #4
 800231e:	4413      	add	r3, r2
 8002320:	3304      	adds	r3, #4
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	6811      	ldr	r1, [r2, #0]
 8002328:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	3318      	adds	r3, #24
 8002330:	011b      	lsls	r3, r3, #4
 8002332:	440b      	add	r3, r1
 8002334:	3304      	adds	r3, #4
 8002336:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3307      	adds	r3, #7
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	061a      	lsls	r2, r3, #24
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3306      	adds	r3, #6
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	041b      	lsls	r3, r3, #16
 8002348:	431a      	orrs	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	3305      	adds	r3, #5
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	021b      	lsls	r3, r3, #8
 8002352:	4313      	orrs	r3, r2
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	3204      	adds	r2, #4
 8002358:	7812      	ldrb	r2, [r2, #0]
 800235a:	4610      	mov	r0, r2
 800235c:	68fa      	ldr	r2, [r7, #12]
 800235e:	6811      	ldr	r1, [r2, #0]
 8002360:	ea43 0200 	orr.w	r2, r3, r0
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	011b      	lsls	r3, r3, #4
 8002368:	440b      	add	r3, r1
 800236a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800236e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3303      	adds	r3, #3
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	061a      	lsls	r2, r3, #24
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	3302      	adds	r3, #2
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	041b      	lsls	r3, r3, #16
 8002380:	431a      	orrs	r2, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3301      	adds	r3, #1
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	021b      	lsls	r3, r3, #8
 800238a:	4313      	orrs	r3, r2
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	7812      	ldrb	r2, [r2, #0]
 8002390:	4610      	mov	r0, r2
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	6811      	ldr	r1, [r2, #0]
 8002396:	ea43 0200 	orr.w	r2, r3, r0
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	011b      	lsls	r3, r3, #4
 800239e:	440b      	add	r3, r1
 80023a0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80023a4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	3318      	adds	r3, #24
 80023ae:	011b      	lsls	r3, r3, #4
 80023b0:	4413      	add	r3, r2
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	6811      	ldr	r1, [r2, #0]
 80023b8:	f043 0201 	orr.w	r2, r3, #1
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	3318      	adds	r3, #24
 80023c0:	011b      	lsls	r3, r3, #4
 80023c2:	440b      	add	r3, r1
 80023c4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80023c6:	2300      	movs	r3, #0
 80023c8:	e00e      	b.n	80023e8 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ce:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e006      	b.n	80023e8 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023de:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
  }
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3724      	adds	r7, #36	@ 0x24
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr

080023f2 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80023f2:	b480      	push	{r7}
 80023f4:	b085      	sub	sp, #20
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80023fa:	2300      	movs	r3, #0
 80023fc:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002404:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002406:	7afb      	ldrb	r3, [r7, #11]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d002      	beq.n	8002412 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800240c:	7afb      	ldrb	r3, [r7, #11]
 800240e:	2b02      	cmp	r3, #2
 8002410:	d11d      	bne.n	800244e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d002      	beq.n	8002426 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	3301      	adds	r3, #1
 8002424:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d002      	beq.n	800243a <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	3301      	adds	r3, #1
 8002438:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d002      	beq.n	800244e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	3301      	adds	r3, #1
 800244c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800244e:	68fb      	ldr	r3, [r7, #12]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3714      	adds	r7, #20
 8002454:	46bd      	mov	sp, r7
 8002456:	bc80      	pop	{r7}
 8002458:	4770      	bx	lr

0800245a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800245a:	b480      	push	{r7}
 800245c:	b085      	sub	sp, #20
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
 8002462:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 3020 	ldrb.w	r3, [r3, #32]
 800246a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800246c:	7bfb      	ldrb	r3, [r7, #15]
 800246e:	2b01      	cmp	r3, #1
 8002470:	d002      	beq.n	8002478 <HAL_CAN_ActivateNotification+0x1e>
 8002472:	7bfb      	ldrb	r3, [r7, #15]
 8002474:	2b02      	cmp	r3, #2
 8002476:	d109      	bne.n	800248c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6959      	ldr	r1, [r3, #20]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	683a      	ldr	r2, [r7, #0]
 8002484:	430a      	orrs	r2, r1
 8002486:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002488:	2300      	movs	r3, #0
 800248a:	e006      	b.n	800249a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002490:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
  }
}
 800249a:	4618      	mov	r0, r3
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	bc80      	pop	{r7}
 80024a2:	4770      	bx	lr

080024a4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08a      	sub	sp, #40	@ 0x28
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80024ac:	2300      	movs	r3, #0
 80024ae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	699b      	ldr	r3, [r3, #24]
 80024de:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80024e0:	6a3b      	ldr	r3, [r7, #32]
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d07c      	beq.n	80025e4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d023      	beq.n	800253c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2201      	movs	r2, #1
 80024fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d003      	beq.n	800250e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 f983 	bl	8002812 <HAL_CAN_TxMailbox0CompleteCallback>
 800250c:	e016      	b.n	800253c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	f003 0304 	and.w	r3, r3, #4
 8002514:	2b00      	cmp	r3, #0
 8002516:	d004      	beq.n	8002522 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800251e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002520:	e00c      	b.n	800253c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	f003 0308 	and.w	r3, r3, #8
 8002528:	2b00      	cmp	r3, #0
 800252a:	d004      	beq.n	8002536 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800252c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002532:	627b      	str	r3, [r7, #36]	@ 0x24
 8002534:	e002      	b.n	800253c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f986 	bl	8002848 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002542:	2b00      	cmp	r3, #0
 8002544:	d024      	beq.n	8002590 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800254e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f962 	bl	8002824 <HAL_CAN_TxMailbox1CompleteCallback>
 8002560:	e016      	b.n	8002590 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002568:	2b00      	cmp	r3, #0
 800256a:	d004      	beq.n	8002576 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800256c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002572:	627b      	str	r3, [r7, #36]	@ 0x24
 8002574:	e00c      	b.n	8002590 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800257c:	2b00      	cmp	r3, #0
 800257e:	d004      	beq.n	800258a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002582:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002586:	627b      	str	r3, [r7, #36]	@ 0x24
 8002588:	e002      	b.n	8002590 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 f965 	bl	800285a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002596:	2b00      	cmp	r3, #0
 8002598:	d024      	beq.n	80025e4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80025a2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d003      	beq.n	80025b6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f000 f941 	bl	8002836 <HAL_CAN_TxMailbox2CompleteCallback>
 80025b4:	e016      	b.n	80025e4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d004      	beq.n	80025ca <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80025c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80025c8:	e00c      	b.n	80025e4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d004      	beq.n	80025de <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80025d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025da:	627b      	str	r3, [r7, #36]	@ 0x24
 80025dc:	e002      	b.n	80025e4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f000 f944 	bl	800286c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80025e4:	6a3b      	ldr	r3, [r7, #32]
 80025e6:	f003 0308 	and.w	r3, r3, #8
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00c      	beq.n	8002608 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	f003 0310 	and.w	r3, r3, #16
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d007      	beq.n	8002608 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80025f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025fe:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2210      	movs	r2, #16
 8002606:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002608:	6a3b      	ldr	r3, [r7, #32]
 800260a:	f003 0304 	and.w	r3, r3, #4
 800260e:	2b00      	cmp	r3, #0
 8002610:	d00b      	beq.n	800262a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	f003 0308 	and.w	r3, r3, #8
 8002618:	2b00      	cmp	r3, #0
 800261a:	d006      	beq.n	800262a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2208      	movs	r2, #8
 8002622:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f000 f933 	bl	8002890 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800262a:	6a3b      	ldr	r3, [r7, #32]
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d009      	beq.n	8002648 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	f003 0303 	and.w	r3, r3, #3
 800263e:	2b00      	cmp	r3, #0
 8002640:	d002      	beq.n	8002648 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 f91b 	bl	800287e <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002648:	6a3b      	ldr	r3, [r7, #32]
 800264a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800264e:	2b00      	cmp	r3, #0
 8002650:	d00c      	beq.n	800266c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	f003 0310 	and.w	r3, r3, #16
 8002658:	2b00      	cmp	r3, #0
 800265a:	d007      	beq.n	800266c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800265c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002662:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2210      	movs	r2, #16
 800266a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800266c:	6a3b      	ldr	r3, [r7, #32]
 800266e:	f003 0320 	and.w	r3, r3, #32
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00b      	beq.n	800268e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	f003 0308 	and.w	r3, r3, #8
 800267c:	2b00      	cmp	r3, #0
 800267e:	d006      	beq.n	800268e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2208      	movs	r2, #8
 8002686:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f000 f913 	bl	80028b4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800268e:	6a3b      	ldr	r3, [r7, #32]
 8002690:	f003 0310 	and.w	r3, r3, #16
 8002694:	2b00      	cmp	r3, #0
 8002696:	d009      	beq.n	80026ac <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	691b      	ldr	r3, [r3, #16]
 800269e:	f003 0303 	and.w	r3, r3, #3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d002      	beq.n	80026ac <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f8fb 	bl	80028a2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80026ac:	6a3b      	ldr	r3, [r7, #32]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00b      	beq.n	80026ce <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	f003 0310 	and.w	r3, r3, #16
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d006      	beq.n	80026ce <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2210      	movs	r2, #16
 80026c6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f000 f8fc 	bl	80028c6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80026ce:	6a3b      	ldr	r3, [r7, #32]
 80026d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d00b      	beq.n	80026f0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d006      	beq.n	80026f0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2208      	movs	r2, #8
 80026e8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f000 f8f4 	bl	80028d8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80026f0:	6a3b      	ldr	r3, [r7, #32]
 80026f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d07b      	beq.n	80027f2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	f003 0304 	and.w	r3, r3, #4
 8002700:	2b00      	cmp	r3, #0
 8002702:	d072      	beq.n	80027ea <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002704:	6a3b      	ldr	r3, [r7, #32]
 8002706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800270a:	2b00      	cmp	r3, #0
 800270c:	d008      	beq.n	8002720 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002714:	2b00      	cmp	r3, #0
 8002716:	d003      	beq.n	8002720 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271a:	f043 0301 	orr.w	r3, r3, #1
 800271e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002720:	6a3b      	ldr	r3, [r7, #32]
 8002722:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002726:	2b00      	cmp	r3, #0
 8002728:	d008      	beq.n	800273c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002730:	2b00      	cmp	r3, #0
 8002732:	d003      	beq.n	800273c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002736:	f043 0302 	orr.w	r3, r3, #2
 800273a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800273c:	6a3b      	ldr	r3, [r7, #32]
 800273e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002742:	2b00      	cmp	r3, #0
 8002744:	d008      	beq.n	8002758 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800274c:	2b00      	cmp	r3, #0
 800274e:	d003      	beq.n	8002758 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002752:	f043 0304 	orr.w	r3, r3, #4
 8002756:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002758:	6a3b      	ldr	r3, [r7, #32]
 800275a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800275e:	2b00      	cmp	r3, #0
 8002760:	d043      	beq.n	80027ea <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002768:	2b00      	cmp	r3, #0
 800276a:	d03e      	beq.n	80027ea <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002772:	2b60      	cmp	r3, #96	@ 0x60
 8002774:	d02b      	beq.n	80027ce <HAL_CAN_IRQHandler+0x32a>
 8002776:	2b60      	cmp	r3, #96	@ 0x60
 8002778:	d82e      	bhi.n	80027d8 <HAL_CAN_IRQHandler+0x334>
 800277a:	2b50      	cmp	r3, #80	@ 0x50
 800277c:	d022      	beq.n	80027c4 <HAL_CAN_IRQHandler+0x320>
 800277e:	2b50      	cmp	r3, #80	@ 0x50
 8002780:	d82a      	bhi.n	80027d8 <HAL_CAN_IRQHandler+0x334>
 8002782:	2b40      	cmp	r3, #64	@ 0x40
 8002784:	d019      	beq.n	80027ba <HAL_CAN_IRQHandler+0x316>
 8002786:	2b40      	cmp	r3, #64	@ 0x40
 8002788:	d826      	bhi.n	80027d8 <HAL_CAN_IRQHandler+0x334>
 800278a:	2b30      	cmp	r3, #48	@ 0x30
 800278c:	d010      	beq.n	80027b0 <HAL_CAN_IRQHandler+0x30c>
 800278e:	2b30      	cmp	r3, #48	@ 0x30
 8002790:	d822      	bhi.n	80027d8 <HAL_CAN_IRQHandler+0x334>
 8002792:	2b10      	cmp	r3, #16
 8002794:	d002      	beq.n	800279c <HAL_CAN_IRQHandler+0x2f8>
 8002796:	2b20      	cmp	r3, #32
 8002798:	d005      	beq.n	80027a6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800279a:	e01d      	b.n	80027d8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800279c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279e:	f043 0308 	orr.w	r3, r3, #8
 80027a2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80027a4:	e019      	b.n	80027da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80027a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a8:	f043 0310 	orr.w	r3, r3, #16
 80027ac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80027ae:	e014      	b.n	80027da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80027b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b2:	f043 0320 	orr.w	r3, r3, #32
 80027b6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80027b8:	e00f      	b.n	80027da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80027ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027c0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80027c2:	e00a      	b.n	80027da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80027c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027ca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80027cc:	e005      	b.n	80027da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80027ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027d4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80027d6:	e000      	b.n	80027da <HAL_CAN_IRQHandler+0x336>
            break;
 80027d8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	699a      	ldr	r2, [r3, #24]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80027e8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2204      	movs	r2, #4
 80027f0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80027f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d008      	beq.n	800280a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027fe:	431a      	orrs	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f000 f870 	bl	80028ea <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800280a:	bf00      	nop
 800280c:	3728      	adds	r7, #40	@ 0x28
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002812:	b480      	push	{r7}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800281a:	bf00      	nop
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr

08002824 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800282c:	bf00      	nop
 800282e:	370c      	adds	r7, #12
 8002830:	46bd      	mov	sp, r7
 8002832:	bc80      	pop	{r7}
 8002834:	4770      	bx	lr

08002836 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002836:	b480      	push	{r7}
 8002838:	b083      	sub	sp, #12
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800283e:	bf00      	nop
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	bc80      	pop	{r7}
 8002846:	4770      	bx	lr

08002848 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	bc80      	pop	{r7}
 8002858:	4770      	bx	lr

0800285a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr

0800286c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002874:	bf00      	nop
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	bc80      	pop	{r7}
 800287c:	4770      	bx	lr

0800287e <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800287e:	b480      	push	{r7}
 8002880:	b083      	sub	sp, #12
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002886:	bf00      	nop
 8002888:	370c      	adds	r7, #12
 800288a:	46bd      	mov	sp, r7
 800288c:	bc80      	pop	{r7}
 800288e:	4770      	bx	lr

08002890 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	bc80      	pop	{r7}
 80028a0:	4770      	bx	lr

080028a2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80028a2:	b480      	push	{r7}
 80028a4:	b083      	sub	sp, #12
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80028aa:	bf00      	nop
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr

080028b4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bc80      	pop	{r7}
 80028c4:	4770      	bx	lr

080028c6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80028c6:	b480      	push	{r7}
 80028c8:	b083      	sub	sp, #12
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80028ce:	bf00      	nop
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr

080028d8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bc80      	pop	{r7}
 80028e8:	4770      	bx	lr

080028ea <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b083      	sub	sp, #12
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b085      	sub	sp, #20
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800290c:	4b0c      	ldr	r3, [pc, #48]	@ (8002940 <__NVIC_SetPriorityGrouping+0x44>)
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002912:	68ba      	ldr	r2, [r7, #8]
 8002914:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002918:	4013      	ands	r3, r2
 800291a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002924:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800292c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800292e:	4a04      	ldr	r2, [pc, #16]	@ (8002940 <__NVIC_SetPriorityGrouping+0x44>)
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	60d3      	str	r3, [r2, #12]
}
 8002934:	bf00      	nop
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	e000ed00 	.word	0xe000ed00

08002944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002948:	4b04      	ldr	r3, [pc, #16]	@ (800295c <__NVIC_GetPriorityGrouping+0x18>)
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	0a1b      	lsrs	r3, r3, #8
 800294e:	f003 0307 	and.w	r3, r3, #7
}
 8002952:	4618      	mov	r0, r3
 8002954:	46bd      	mov	sp, r7
 8002956:	bc80      	pop	{r7}
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	e000ed00 	.word	0xe000ed00

08002960 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	4603      	mov	r3, r0
 8002968:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800296a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296e:	2b00      	cmp	r3, #0
 8002970:	db0b      	blt.n	800298a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002972:	79fb      	ldrb	r3, [r7, #7]
 8002974:	f003 021f 	and.w	r2, r3, #31
 8002978:	4906      	ldr	r1, [pc, #24]	@ (8002994 <__NVIC_EnableIRQ+0x34>)
 800297a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297e:	095b      	lsrs	r3, r3, #5
 8002980:	2001      	movs	r0, #1
 8002982:	fa00 f202 	lsl.w	r2, r0, r2
 8002986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr
 8002994:	e000e100 	.word	0xe000e100

08002998 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	4603      	mov	r3, r0
 80029a0:	6039      	str	r1, [r7, #0]
 80029a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	db0a      	blt.n	80029c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	b2da      	uxtb	r2, r3
 80029b0:	490c      	ldr	r1, [pc, #48]	@ (80029e4 <__NVIC_SetPriority+0x4c>)
 80029b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b6:	0112      	lsls	r2, r2, #4
 80029b8:	b2d2      	uxtb	r2, r2
 80029ba:	440b      	add	r3, r1
 80029bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029c0:	e00a      	b.n	80029d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	b2da      	uxtb	r2, r3
 80029c6:	4908      	ldr	r1, [pc, #32]	@ (80029e8 <__NVIC_SetPriority+0x50>)
 80029c8:	79fb      	ldrb	r3, [r7, #7]
 80029ca:	f003 030f 	and.w	r3, r3, #15
 80029ce:	3b04      	subs	r3, #4
 80029d0:	0112      	lsls	r2, r2, #4
 80029d2:	b2d2      	uxtb	r2, r2
 80029d4:	440b      	add	r3, r1
 80029d6:	761a      	strb	r2, [r3, #24]
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	bc80      	pop	{r7}
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	e000e100 	.word	0xe000e100
 80029e8:	e000ed00 	.word	0xe000ed00

080029ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b089      	sub	sp, #36	@ 0x24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f003 0307 	and.w	r3, r3, #7
 80029fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	f1c3 0307 	rsb	r3, r3, #7
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	bf28      	it	cs
 8002a0a:	2304      	movcs	r3, #4
 8002a0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	3304      	adds	r3, #4
 8002a12:	2b06      	cmp	r3, #6
 8002a14:	d902      	bls.n	8002a1c <NVIC_EncodePriority+0x30>
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	3b03      	subs	r3, #3
 8002a1a:	e000      	b.n	8002a1e <NVIC_EncodePriority+0x32>
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a20:	f04f 32ff 	mov.w	r2, #4294967295
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	43da      	mvns	r2, r3
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	401a      	ands	r2, r3
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a34:	f04f 31ff 	mov.w	r1, #4294967295
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a3e:	43d9      	mvns	r1, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a44:	4313      	orrs	r3, r2
         );
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3724      	adds	r7, #36	@ 0x24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bc80      	pop	{r7}
 8002a4e:	4770      	bx	lr

08002a50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a60:	d301      	bcc.n	8002a66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a62:	2301      	movs	r3, #1
 8002a64:	e00f      	b.n	8002a86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a66:	4a0a      	ldr	r2, [pc, #40]	@ (8002a90 <SysTick_Config+0x40>)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a6e:	210f      	movs	r1, #15
 8002a70:	f04f 30ff 	mov.w	r0, #4294967295
 8002a74:	f7ff ff90 	bl	8002998 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a78:	4b05      	ldr	r3, [pc, #20]	@ (8002a90 <SysTick_Config+0x40>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a7e:	4b04      	ldr	r3, [pc, #16]	@ (8002a90 <SysTick_Config+0x40>)
 8002a80:	2207      	movs	r2, #7
 8002a82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	e000e010 	.word	0xe000e010

08002a94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f7ff ff2d 	bl	80028fc <__NVIC_SetPriorityGrouping>
}
 8002aa2:	bf00      	nop
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b086      	sub	sp, #24
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	60b9      	str	r1, [r7, #8]
 8002ab4:	607a      	str	r2, [r7, #4]
 8002ab6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002abc:	f7ff ff42 	bl	8002944 <__NVIC_GetPriorityGrouping>
 8002ac0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	68b9      	ldr	r1, [r7, #8]
 8002ac6:	6978      	ldr	r0, [r7, #20]
 8002ac8:	f7ff ff90 	bl	80029ec <NVIC_EncodePriority>
 8002acc:	4602      	mov	r2, r0
 8002ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff ff5f 	bl	8002998 <__NVIC_SetPriority>
}
 8002ada:	bf00      	nop
 8002adc:	3718      	adds	r7, #24
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b082      	sub	sp, #8
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	4603      	mov	r3, r0
 8002aea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff ff35 	bl	8002960 <__NVIC_EnableIRQ>
}
 8002af6:	bf00      	nop
 8002af8:	3708      	adds	r7, #8
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f7ff ffa2 	bl	8002a50 <SysTick_Config>
 8002b0c:	4603      	mov	r3, r0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b087      	sub	sp, #28
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b22:	2300      	movs	r3, #0
 8002b24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b26:	e16f      	b.n	8002e08 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	fa01 f303 	lsl.w	r3, r1, r3
 8002b34:	4013      	ands	r3, r2
 8002b36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f000 8161 	beq.w	8002e02 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f003 0303 	and.w	r3, r3, #3
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d005      	beq.n	8002b58 <HAL_GPIO_Init+0x40>
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f003 0303 	and.w	r3, r3, #3
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d130      	bne.n	8002bba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	2203      	movs	r2, #3
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	68da      	ldr	r2, [r3, #12]
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	693a      	ldr	r2, [r7, #16]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b8e:	2201      	movs	r2, #1
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	43db      	mvns	r3, r3
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	091b      	lsrs	r3, r3, #4
 8002ba4:	f003 0201 	and.w	r2, r3, #1
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	693a      	ldr	r2, [r7, #16]
 8002bb8:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f003 0303 	and.w	r3, r3, #3
 8002bc2:	2b03      	cmp	r3, #3
 8002bc4:	d017      	beq.n	8002bf6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	005b      	lsls	r3, r3, #1
 8002bd0:	2203      	movs	r2, #3
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	43db      	mvns	r3, r3
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	689a      	ldr	r2, [r3, #8]
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d123      	bne.n	8002c4a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	08da      	lsrs	r2, r3, #3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	3208      	adds	r2, #8
 8002c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	f003 0307 	and.w	r3, r3, #7
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	220f      	movs	r2, #15
 8002c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	4013      	ands	r3, r2
 8002c24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	691a      	ldr	r2, [r3, #16]
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	f003 0307 	and.w	r3, r3, #7
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	08da      	lsrs	r2, r3, #3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	3208      	adds	r2, #8
 8002c44:	6939      	ldr	r1, [r7, #16]
 8002c46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	2203      	movs	r2, #3
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f003 0203 	and.w	r2, r3, #3
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	f000 80bb 	beq.w	8002e02 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	60bb      	str	r3, [r7, #8]
 8002c90:	4b64      	ldr	r3, [pc, #400]	@ (8002e24 <HAL_GPIO_Init+0x30c>)
 8002c92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c94:	4a63      	ldr	r2, [pc, #396]	@ (8002e24 <HAL_GPIO_Init+0x30c>)
 8002c96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c9a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c9c:	4b61      	ldr	r3, [pc, #388]	@ (8002e24 <HAL_GPIO_Init+0x30c>)
 8002c9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ca4:	60bb      	str	r3, [r7, #8]
 8002ca6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ca8:	4a5f      	ldr	r2, [pc, #380]	@ (8002e28 <HAL_GPIO_Init+0x310>)
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	089b      	lsrs	r3, r3, #2
 8002cae:	3302      	adds	r3, #2
 8002cb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	f003 0303 	and.w	r3, r3, #3
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	220f      	movs	r2, #15
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a57      	ldr	r2, [pc, #348]	@ (8002e2c <HAL_GPIO_Init+0x314>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d031      	beq.n	8002d38 <HAL_GPIO_Init+0x220>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	4a56      	ldr	r2, [pc, #344]	@ (8002e30 <HAL_GPIO_Init+0x318>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d02b      	beq.n	8002d34 <HAL_GPIO_Init+0x21c>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a55      	ldr	r2, [pc, #340]	@ (8002e34 <HAL_GPIO_Init+0x31c>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d025      	beq.n	8002d30 <HAL_GPIO_Init+0x218>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a54      	ldr	r2, [pc, #336]	@ (8002e38 <HAL_GPIO_Init+0x320>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d01f      	beq.n	8002d2c <HAL_GPIO_Init+0x214>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a53      	ldr	r2, [pc, #332]	@ (8002e3c <HAL_GPIO_Init+0x324>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d019      	beq.n	8002d28 <HAL_GPIO_Init+0x210>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a52      	ldr	r2, [pc, #328]	@ (8002e40 <HAL_GPIO_Init+0x328>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d013      	beq.n	8002d24 <HAL_GPIO_Init+0x20c>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a51      	ldr	r2, [pc, #324]	@ (8002e44 <HAL_GPIO_Init+0x32c>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d00d      	beq.n	8002d20 <HAL_GPIO_Init+0x208>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a50      	ldr	r2, [pc, #320]	@ (8002e48 <HAL_GPIO_Init+0x330>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d007      	beq.n	8002d1c <HAL_GPIO_Init+0x204>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a4f      	ldr	r2, [pc, #316]	@ (8002e4c <HAL_GPIO_Init+0x334>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d101      	bne.n	8002d18 <HAL_GPIO_Init+0x200>
 8002d14:	2308      	movs	r3, #8
 8002d16:	e010      	b.n	8002d3a <HAL_GPIO_Init+0x222>
 8002d18:	2309      	movs	r3, #9
 8002d1a:	e00e      	b.n	8002d3a <HAL_GPIO_Init+0x222>
 8002d1c:	2307      	movs	r3, #7
 8002d1e:	e00c      	b.n	8002d3a <HAL_GPIO_Init+0x222>
 8002d20:	2306      	movs	r3, #6
 8002d22:	e00a      	b.n	8002d3a <HAL_GPIO_Init+0x222>
 8002d24:	2305      	movs	r3, #5
 8002d26:	e008      	b.n	8002d3a <HAL_GPIO_Init+0x222>
 8002d28:	2304      	movs	r3, #4
 8002d2a:	e006      	b.n	8002d3a <HAL_GPIO_Init+0x222>
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e004      	b.n	8002d3a <HAL_GPIO_Init+0x222>
 8002d30:	2302      	movs	r3, #2
 8002d32:	e002      	b.n	8002d3a <HAL_GPIO_Init+0x222>
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <HAL_GPIO_Init+0x222>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	f002 0203 	and.w	r2, r2, #3
 8002d40:	0092      	lsls	r2, r2, #2
 8002d42:	4093      	lsls	r3, r2
 8002d44:	461a      	mov	r2, r3
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d4c:	4936      	ldr	r1, [pc, #216]	@ (8002e28 <HAL_GPIO_Init+0x310>)
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	089b      	lsrs	r3, r3, #2
 8002d52:	3302      	adds	r3, #2
 8002d54:	693a      	ldr	r2, [r7, #16]
 8002d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d5a:	4b3d      	ldr	r3, [pc, #244]	@ (8002e50 <HAL_GPIO_Init+0x338>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	43db      	mvns	r3, r3
 8002d64:	693a      	ldr	r2, [r7, #16]
 8002d66:	4013      	ands	r3, r2
 8002d68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d003      	beq.n	8002d7e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002d76:	693a      	ldr	r2, [r7, #16]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002d7e:	4a34      	ldr	r2, [pc, #208]	@ (8002e50 <HAL_GPIO_Init+0x338>)
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d84:	4b32      	ldr	r3, [pc, #200]	@ (8002e50 <HAL_GPIO_Init+0x338>)
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	693a      	ldr	r2, [r7, #16]
 8002d90:	4013      	ands	r3, r2
 8002d92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d003      	beq.n	8002da8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002da0:	693a      	ldr	r2, [r7, #16]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002da8:	4a29      	ldr	r2, [pc, #164]	@ (8002e50 <HAL_GPIO_Init+0x338>)
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dae:	4b28      	ldr	r3, [pc, #160]	@ (8002e50 <HAL_GPIO_Init+0x338>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	43db      	mvns	r3, r3
 8002db8:	693a      	ldr	r2, [r7, #16]
 8002dba:	4013      	ands	r3, r2
 8002dbc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002dd2:	4a1f      	ldr	r2, [pc, #124]	@ (8002e50 <HAL_GPIO_Init+0x338>)
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e50 <HAL_GPIO_Init+0x338>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	43db      	mvns	r3, r3
 8002de2:	693a      	ldr	r2, [r7, #16]
 8002de4:	4013      	ands	r3, r2
 8002de6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d003      	beq.n	8002dfc <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8002df4:	693a      	ldr	r2, [r7, #16]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002dfc:	4a14      	ldr	r2, [pc, #80]	@ (8002e50 <HAL_GPIO_Init+0x338>)
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	3301      	adds	r3, #1
 8002e06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	f47f ae88 	bne.w	8002b28 <HAL_GPIO_Init+0x10>
  }
}
 8002e18:	bf00      	nop
 8002e1a:	bf00      	nop
 8002e1c:	371c      	adds	r7, #28
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr
 8002e24:	40023800 	.word	0x40023800
 8002e28:	40013800 	.word	0x40013800
 8002e2c:	40020000 	.word	0x40020000
 8002e30:	40020400 	.word	0x40020400
 8002e34:	40020800 	.word	0x40020800
 8002e38:	40020c00 	.word	0x40020c00
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	40021400 	.word	0x40021400
 8002e44:	40021800 	.word	0x40021800
 8002e48:	40021c00 	.word	0x40021c00
 8002e4c:	40022000 	.word	0x40022000
 8002e50:	40013c00 	.word	0x40013c00

08002e54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	807b      	strh	r3, [r7, #2]
 8002e60:	4613      	mov	r3, r2
 8002e62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e64:	787b      	ldrb	r3, [r7, #1]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d003      	beq.n	8002e72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e6a:	887a      	ldrh	r2, [r7, #2]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e70:	e003      	b.n	8002e7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e72:	887b      	ldrh	r3, [r7, #2]
 8002e74:	041a      	lsls	r2, r3, #16
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	619a      	str	r2, [r3, #24]
}
 8002e7a:	bf00      	nop
 8002e7c:	370c      	adds	r7, #12
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bc80      	pop	{r7}
 8002e82:	4770      	bx	lr

08002e84 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e96:	887a      	ldrh	r2, [r7, #2]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	041a      	lsls	r2, r3, #16
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	43d9      	mvns	r1, r3
 8002ea2:	887b      	ldrh	r3, [r7, #2]
 8002ea4:	400b      	ands	r3, r1
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	619a      	str	r2, [r3, #24]
}
 8002eac:	bf00      	nop
 8002eae:	3714      	adds	r7, #20
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b086      	sub	sp, #24
 8002eba:	af02      	add	r7, sp, #8
 8002ebc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d101      	bne.n	8002ec8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e101      	b.n	80030cc <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d106      	bne.n	8002ee8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f006 fb8e 	bl	8009604 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2203      	movs	r2, #3
 8002eec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ef6:	d102      	bne.n	8002efe <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f003 fbe6 	bl	80066d4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6818      	ldr	r0, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	7c1a      	ldrb	r2, [r3, #16]
 8002f10:	f88d 2000 	strb.w	r2, [sp]
 8002f14:	3304      	adds	r3, #4
 8002f16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f18:	f003 fad0 	bl	80064bc <USB_CoreInit>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d005      	beq.n	8002f2e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2202      	movs	r2, #2
 8002f26:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e0ce      	b.n	80030cc <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2100      	movs	r1, #0
 8002f34:	4618      	mov	r0, r3
 8002f36:	f003 fbdd 	bl	80066f4 <USB_SetCurrentMode>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d005      	beq.n	8002f4c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2202      	movs	r2, #2
 8002f44:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e0bf      	b.n	80030cc <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	73fb      	strb	r3, [r7, #15]
 8002f50:	e04a      	b.n	8002fe8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002f52:	7bfa      	ldrb	r2, [r7, #15]
 8002f54:	6879      	ldr	r1, [r7, #4]
 8002f56:	4613      	mov	r3, r2
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	440b      	add	r3, r1
 8002f60:	3315      	adds	r3, #21
 8002f62:	2201      	movs	r2, #1
 8002f64:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002f66:	7bfa      	ldrb	r2, [r7, #15]
 8002f68:	6879      	ldr	r1, [r7, #4]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	00db      	lsls	r3, r3, #3
 8002f6e:	4413      	add	r3, r2
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	440b      	add	r3, r1
 8002f74:	3314      	adds	r3, #20
 8002f76:	7bfa      	ldrb	r2, [r7, #15]
 8002f78:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002f7a:	7bfa      	ldrb	r2, [r7, #15]
 8002f7c:	7bfb      	ldrb	r3, [r7, #15]
 8002f7e:	b298      	uxth	r0, r3
 8002f80:	6879      	ldr	r1, [r7, #4]
 8002f82:	4613      	mov	r3, r2
 8002f84:	00db      	lsls	r3, r3, #3
 8002f86:	4413      	add	r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	440b      	add	r3, r1
 8002f8c:	332e      	adds	r3, #46	@ 0x2e
 8002f8e:	4602      	mov	r2, r0
 8002f90:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002f92:	7bfa      	ldrb	r2, [r7, #15]
 8002f94:	6879      	ldr	r1, [r7, #4]
 8002f96:	4613      	mov	r3, r2
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	4413      	add	r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	440b      	add	r3, r1
 8002fa0:	3318      	adds	r3, #24
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002fa6:	7bfa      	ldrb	r2, [r7, #15]
 8002fa8:	6879      	ldr	r1, [r7, #4]
 8002faa:	4613      	mov	r3, r2
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	4413      	add	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	440b      	add	r3, r1
 8002fb4:	331c      	adds	r3, #28
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002fba:	7bfa      	ldrb	r2, [r7, #15]
 8002fbc:	6879      	ldr	r1, [r7, #4]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	00db      	lsls	r3, r3, #3
 8002fc2:	4413      	add	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	3320      	adds	r3, #32
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002fce:	7bfa      	ldrb	r2, [r7, #15]
 8002fd0:	6879      	ldr	r1, [r7, #4]
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	4413      	add	r3, r2
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	440b      	add	r3, r1
 8002fdc:	3324      	adds	r3, #36	@ 0x24
 8002fde:	2200      	movs	r2, #0
 8002fe0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fe2:	7bfb      	ldrb	r3, [r7, #15]
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	73fb      	strb	r3, [r7, #15]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	791b      	ldrb	r3, [r3, #4]
 8002fec:	7bfa      	ldrb	r2, [r7, #15]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d3af      	bcc.n	8002f52 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	73fb      	strb	r3, [r7, #15]
 8002ff6:	e044      	b.n	8003082 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002ff8:	7bfa      	ldrb	r2, [r7, #15]
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	00db      	lsls	r3, r3, #3
 8003000:	4413      	add	r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	440b      	add	r3, r1
 8003006:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800300a:	2200      	movs	r2, #0
 800300c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800300e:	7bfa      	ldrb	r2, [r7, #15]
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	00db      	lsls	r3, r3, #3
 8003016:	4413      	add	r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	440b      	add	r3, r1
 800301c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003020:	7bfa      	ldrb	r2, [r7, #15]
 8003022:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003024:	7bfa      	ldrb	r2, [r7, #15]
 8003026:	6879      	ldr	r1, [r7, #4]
 8003028:	4613      	mov	r3, r2
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	4413      	add	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	440b      	add	r3, r1
 8003032:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003036:	2200      	movs	r2, #0
 8003038:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800303a:	7bfa      	ldrb	r2, [r7, #15]
 800303c:	6879      	ldr	r1, [r7, #4]
 800303e:	4613      	mov	r3, r2
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	4413      	add	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	440b      	add	r3, r1
 8003048:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003050:	7bfa      	ldrb	r2, [r7, #15]
 8003052:	6879      	ldr	r1, [r7, #4]
 8003054:	4613      	mov	r3, r2
 8003056:	00db      	lsls	r3, r3, #3
 8003058:	4413      	add	r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	440b      	add	r3, r1
 800305e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003062:	2200      	movs	r2, #0
 8003064:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003066:	7bfa      	ldrb	r2, [r7, #15]
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	4613      	mov	r3, r2
 800306c:	00db      	lsls	r3, r3, #3
 800306e:	4413      	add	r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	440b      	add	r3, r1
 8003074:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	3301      	adds	r3, #1
 8003080:	73fb      	strb	r3, [r7, #15]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	791b      	ldrb	r3, [r3, #4]
 8003086:	7bfa      	ldrb	r2, [r7, #15]
 8003088:	429a      	cmp	r2, r3
 800308a:	d3b5      	bcc.n	8002ff8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6818      	ldr	r0, [r3, #0]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	7c1a      	ldrb	r2, [r3, #16]
 8003094:	f88d 2000 	strb.w	r2, [sp]
 8003098:	3304      	adds	r3, #4
 800309a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800309c:	f003 fb76 	bl	800678c <USB_DevInit>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d005      	beq.n	80030b2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2202      	movs	r2, #2
 80030aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e00c      	b.n	80030cc <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f004 fbad 	bl	8007824 <USB_DevDisconnect>

  return HAL_OK;
 80030ca:	2300      	movs	r3, #0
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d101      	bne.n	80030ea <HAL_PCD_Start+0x16>
 80030e6:	2302      	movs	r3, #2
 80030e8:	e012      	b.n	8003110 <HAL_PCD_Start+0x3c>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2201      	movs	r2, #1
 80030ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4618      	mov	r0, r3
 80030f8:	f003 fadc 	bl	80066b4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4618      	mov	r0, r3
 8003102:	f004 fb6f 	bl	80077e4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3708      	adds	r7, #8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003118:	b590      	push	{r4, r7, lr}
 800311a:	b08d      	sub	sp, #52	@ 0x34
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003126:	6a3b      	ldr	r3, [r7, #32]
 8003128:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4618      	mov	r0, r3
 8003130:	f004 fc26 	bl	8007980 <USB_GetMode>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	f040 847e 	bne.w	8003a38 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4618      	mov	r0, r3
 8003142:	f004 fb8f 	bl	8007864 <USB_ReadInterrupts>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 8474 	beq.w	8003a36 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	0a1b      	lsrs	r3, r3, #8
 8003158:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4618      	mov	r0, r3
 8003168:	f004 fb7c 	bl	8007864 <USB_ReadInterrupts>
 800316c:	4603      	mov	r3, r0
 800316e:	f003 0302 	and.w	r3, r3, #2
 8003172:	2b02      	cmp	r3, #2
 8003174:	d107      	bne.n	8003186 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	695a      	ldr	r2, [r3, #20]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f002 0202 	and.w	r2, r2, #2
 8003184:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4618      	mov	r0, r3
 800318c:	f004 fb6a 	bl	8007864 <USB_ReadInterrupts>
 8003190:	4603      	mov	r3, r0
 8003192:	f003 0310 	and.w	r3, r3, #16
 8003196:	2b10      	cmp	r3, #16
 8003198:	d161      	bne.n	800325e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	699a      	ldr	r2, [r3, #24]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f022 0210 	bic.w	r2, r2, #16
 80031a8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80031aa:	6a3b      	ldr	r3, [r7, #32]
 80031ac:	6a1b      	ldr	r3, [r3, #32]
 80031ae:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	f003 020f 	and.w	r2, r3, #15
 80031b6:	4613      	mov	r3, r2
 80031b8:	00db      	lsls	r3, r3, #3
 80031ba:	4413      	add	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	4413      	add	r3, r2
 80031c6:	3304      	adds	r3, #4
 80031c8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80031d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80031d4:	d124      	bne.n	8003220 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80031dc:	4013      	ands	r3, r2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d035      	beq.n	800324e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	091b      	lsrs	r3, r3, #4
 80031ea:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80031ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	461a      	mov	r2, r3
 80031f4:	6a38      	ldr	r0, [r7, #32]
 80031f6:	f004 f9a7 	bl	8007548 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	68da      	ldr	r2, [r3, #12]
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	091b      	lsrs	r3, r3, #4
 8003202:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003206:	441a      	add	r2, r3
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	695a      	ldr	r2, [r3, #20]
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	091b      	lsrs	r3, r3, #4
 8003214:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003218:	441a      	add	r2, r3
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	615a      	str	r2, [r3, #20]
 800321e:	e016      	b.n	800324e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003226:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800322a:	d110      	bne.n	800324e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003232:	2208      	movs	r2, #8
 8003234:	4619      	mov	r1, r3
 8003236:	6a38      	ldr	r0, [r7, #32]
 8003238:	f004 f986 	bl	8007548 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	695a      	ldr	r2, [r3, #20]
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	091b      	lsrs	r3, r3, #4
 8003244:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003248:	441a      	add	r2, r3
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	699a      	ldr	r2, [r3, #24]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f042 0210 	orr.w	r2, r2, #16
 800325c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4618      	mov	r0, r3
 8003264:	f004 fafe 	bl	8007864 <USB_ReadInterrupts>
 8003268:	4603      	mov	r3, r0
 800326a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800326e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003272:	f040 80a7 	bne.w	80033c4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003276:	2300      	movs	r3, #0
 8003278:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4618      	mov	r0, r3
 8003280:	f004 fb02 	bl	8007888 <USB_ReadDevAllOutEpInterrupt>
 8003284:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003286:	e099      	b.n	80033bc <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b00      	cmp	r3, #0
 8003290:	f000 808e 	beq.w	80033b0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800329a:	b2d2      	uxtb	r2, r2
 800329c:	4611      	mov	r1, r2
 800329e:	4618      	mov	r0, r3
 80032a0:	f004 fb24 	bl	80078ec <USB_ReadDevOutEPInterrupt>
 80032a4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	f003 0301 	and.w	r3, r3, #1
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00c      	beq.n	80032ca <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80032b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b2:	015a      	lsls	r2, r3, #5
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	4413      	add	r3, r2
 80032b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032bc:	461a      	mov	r2, r3
 80032be:	2301      	movs	r3, #1
 80032c0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80032c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f000 fe93 	bl	8003ff0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	f003 0308 	and.w	r3, r3, #8
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00c      	beq.n	80032ee <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80032d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d6:	015a      	lsls	r2, r3, #5
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	4413      	add	r3, r2
 80032dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032e0:	461a      	mov	r2, r3
 80032e2:	2308      	movs	r3, #8
 80032e4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80032e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f000 ff69 	bl	80041c0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	f003 0310 	and.w	r3, r3, #16
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d008      	beq.n	800330a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80032f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032fa:	015a      	lsls	r2, r3, #5
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	4413      	add	r3, r2
 8003300:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003304:	461a      	mov	r2, r3
 8003306:	2310      	movs	r3, #16
 8003308:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	f003 0302 	and.w	r3, r3, #2
 8003310:	2b00      	cmp	r3, #0
 8003312:	d030      	beq.n	8003376 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003314:	6a3b      	ldr	r3, [r7, #32]
 8003316:	695b      	ldr	r3, [r3, #20]
 8003318:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800331c:	2b80      	cmp	r3, #128	@ 0x80
 800331e:	d109      	bne.n	8003334 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	69fa      	ldr	r2, [r7, #28]
 800332a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800332e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003332:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003336:	4613      	mov	r3, r2
 8003338:	00db      	lsls	r3, r3, #3
 800333a:	4413      	add	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	4413      	add	r3, r2
 8003346:	3304      	adds	r3, #4
 8003348:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	78db      	ldrb	r3, [r3, #3]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d108      	bne.n	8003364 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	2200      	movs	r2, #0
 8003356:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335a:	b2db      	uxtb	r3, r3
 800335c:	4619      	mov	r1, r3
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f006 fa64 	bl	800982c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003366:	015a      	lsls	r2, r3, #5
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	4413      	add	r3, r2
 800336c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003370:	461a      	mov	r2, r3
 8003372:	2302      	movs	r3, #2
 8003374:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	f003 0320 	and.w	r3, r3, #32
 800337c:	2b00      	cmp	r3, #0
 800337e:	d008      	beq.n	8003392 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003382:	015a      	lsls	r2, r3, #5
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	4413      	add	r3, r2
 8003388:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800338c:	461a      	mov	r2, r3
 800338e:	2320      	movs	r3, #32
 8003390:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d009      	beq.n	80033b0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800339c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339e:	015a      	lsls	r2, r3, #5
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	4413      	add	r3, r2
 80033a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033a8:	461a      	mov	r2, r3
 80033aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80033ae:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80033b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b2:	3301      	adds	r3, #1
 80033b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80033b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033b8:	085b      	lsrs	r3, r3, #1
 80033ba:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80033bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033be:	2b00      	cmp	r3, #0
 80033c0:	f47f af62 	bne.w	8003288 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f004 fa4b 	bl	8007864 <USB_ReadInterrupts>
 80033ce:	4603      	mov	r3, r0
 80033d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80033d8:	f040 80db 	bne.w	8003592 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f004 fa6a 	bl	80078ba <USB_ReadDevAllInEpInterrupt>
 80033e6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80033e8:	2300      	movs	r3, #0
 80033ea:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80033ec:	e0cd      	b.n	800358a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80033ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f000 80c2 	beq.w	800357e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003400:	b2d2      	uxtb	r2, r2
 8003402:	4611      	mov	r1, r2
 8003404:	4618      	mov	r0, r3
 8003406:	f004 fa8e 	bl	8007926 <USB_ReadDevInEPInterrupt>
 800340a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b00      	cmp	r3, #0
 8003414:	d057      	beq.n	80034c6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003418:	f003 030f 	and.w	r3, r3, #15
 800341c:	2201      	movs	r2, #1
 800341e:	fa02 f303 	lsl.w	r3, r2, r3
 8003422:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800342a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	43db      	mvns	r3, r3
 8003430:	69f9      	ldr	r1, [r7, #28]
 8003432:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003436:	4013      	ands	r3, r2
 8003438:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800343a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343c:	015a      	lsls	r2, r3, #5
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	4413      	add	r3, r2
 8003442:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003446:	461a      	mov	r2, r3
 8003448:	2301      	movs	r3, #1
 800344a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	799b      	ldrb	r3, [r3, #6]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d132      	bne.n	80034ba <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003454:	6879      	ldr	r1, [r7, #4]
 8003456:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003458:	4613      	mov	r3, r2
 800345a:	00db      	lsls	r3, r3, #3
 800345c:	4413      	add	r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	3320      	adds	r3, #32
 8003464:	6819      	ldr	r1, [r3, #0]
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800346a:	4613      	mov	r3, r2
 800346c:	00db      	lsls	r3, r3, #3
 800346e:	4413      	add	r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	4403      	add	r3, r0
 8003474:	331c      	adds	r3, #28
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4419      	add	r1, r3
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800347e:	4613      	mov	r3, r2
 8003480:	00db      	lsls	r3, r3, #3
 8003482:	4413      	add	r3, r2
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	4403      	add	r3, r0
 8003488:	3320      	adds	r3, #32
 800348a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800348c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348e:	2b00      	cmp	r3, #0
 8003490:	d113      	bne.n	80034ba <HAL_PCD_IRQHandler+0x3a2>
 8003492:	6879      	ldr	r1, [r7, #4]
 8003494:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003496:	4613      	mov	r3, r2
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	4413      	add	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	440b      	add	r3, r1
 80034a0:	3324      	adds	r3, #36	@ 0x24
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d108      	bne.n	80034ba <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6818      	ldr	r0, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034b2:	461a      	mov	r2, r3
 80034b4:	2101      	movs	r1, #1
 80034b6:	f004 fa93 	bl	80079e0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80034ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	4619      	mov	r1, r3
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f006 f92e 	bl	8009722 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	f003 0308 	and.w	r3, r3, #8
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d008      	beq.n	80034e2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80034d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d2:	015a      	lsls	r2, r3, #5
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	4413      	add	r3, r2
 80034d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034dc:	461a      	mov	r2, r3
 80034de:	2308      	movs	r3, #8
 80034e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	f003 0310 	and.w	r3, r3, #16
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d008      	beq.n	80034fe <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80034ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ee:	015a      	lsls	r2, r3, #5
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	4413      	add	r3, r2
 80034f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034f8:	461a      	mov	r2, r3
 80034fa:	2310      	movs	r3, #16
 80034fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003504:	2b00      	cmp	r3, #0
 8003506:	d008      	beq.n	800351a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350a:	015a      	lsls	r2, r3, #5
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	4413      	add	r3, r2
 8003510:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003514:	461a      	mov	r2, r3
 8003516:	2340      	movs	r3, #64	@ 0x40
 8003518:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	f003 0302 	and.w	r3, r3, #2
 8003520:	2b00      	cmp	r3, #0
 8003522:	d023      	beq.n	800356c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003524:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003526:	6a38      	ldr	r0, [r7, #32]
 8003528:	f003 fa94 	bl	8006a54 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800352c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800352e:	4613      	mov	r3, r2
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	4413      	add	r3, r2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	3310      	adds	r3, #16
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	4413      	add	r3, r2
 800353c:	3304      	adds	r3, #4
 800353e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	78db      	ldrb	r3, [r3, #3]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d108      	bne.n	800355a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	2200      	movs	r2, #0
 800354c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800354e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003550:	b2db      	uxtb	r3, r3
 8003552:	4619      	mov	r1, r3
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f006 f97b 	bl	8009850 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800355a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355c:	015a      	lsls	r2, r3, #5
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	4413      	add	r3, r2
 8003562:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003566:	461a      	mov	r2, r3
 8003568:	2302      	movs	r3, #2
 800356a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003576:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 fcac 	bl	8003ed6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800357e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003580:	3301      	adds	r3, #1
 8003582:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003586:	085b      	lsrs	r3, r3, #1
 8003588:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800358a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800358c:	2b00      	cmp	r3, #0
 800358e:	f47f af2e 	bne.w	80033ee <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4618      	mov	r0, r3
 8003598:	f004 f964 	bl	8007864 <USB_ReadInterrupts>
 800359c:	4603      	mov	r3, r0
 800359e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80035a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80035a6:	d114      	bne.n	80035d2 <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	69fa      	ldr	r2, [r7, #28]
 80035b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80035b6:	f023 0301 	bic.w	r3, r3, #1
 80035ba:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f006 f927 	bl	8009810 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	695a      	ldr	r2, [r3, #20]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80035d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4618      	mov	r0, r3
 80035d8:	f004 f944 	bl	8007864 <USB_ReadInterrupts>
 80035dc:	4603      	mov	r3, r0
 80035de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035e6:	d112      	bne.n	800360e <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d102      	bne.n	80035fe <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f006 f8e3 	bl	80097c4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	695a      	ldr	r2, [r3, #20]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800360c:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f004 f926 	bl	8007864 <USB_ReadInterrupts>
 8003618:	4603      	mov	r3, r0
 800361a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800361e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003622:	f040 80b7 	bne.w	8003794 <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	69fa      	ldr	r2, [r7, #28]
 8003630:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003634:	f023 0301 	bic.w	r3, r3, #1
 8003638:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2110      	movs	r1, #16
 8003640:	4618      	mov	r0, r3
 8003642:	f003 fa07 	bl	8006a54 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003646:	2300      	movs	r3, #0
 8003648:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800364a:	e046      	b.n	80036da <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800364c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800364e:	015a      	lsls	r2, r3, #5
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	4413      	add	r3, r2
 8003654:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003658:	461a      	mov	r2, r3
 800365a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800365e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003662:	015a      	lsls	r2, r3, #5
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	4413      	add	r3, r2
 8003668:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003670:	0151      	lsls	r1, r2, #5
 8003672:	69fa      	ldr	r2, [r7, #28]
 8003674:	440a      	add	r2, r1
 8003676:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800367a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800367e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003682:	015a      	lsls	r2, r3, #5
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	4413      	add	r3, r2
 8003688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800368c:	461a      	mov	r2, r3
 800368e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003692:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003696:	015a      	lsls	r2, r3, #5
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	4413      	add	r3, r2
 800369c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036a4:	0151      	lsls	r1, r2, #5
 80036a6:	69fa      	ldr	r2, [r7, #28]
 80036a8:	440a      	add	r2, r1
 80036aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80036ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80036b2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80036b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036b6:	015a      	lsls	r2, r3, #5
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	4413      	add	r3, r2
 80036bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036c4:	0151      	lsls	r1, r2, #5
 80036c6:	69fa      	ldr	r2, [r7, #28]
 80036c8:	440a      	add	r2, r1
 80036ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80036ce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80036d2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036d6:	3301      	adds	r3, #1
 80036d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	791b      	ldrb	r3, [r3, #4]
 80036de:	461a      	mov	r2, r3
 80036e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d3b2      	bcc.n	800364c <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	69fa      	ldr	r2, [r7, #28]
 80036f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036f4:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80036f8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	7bdb      	ldrb	r3, [r3, #15]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d016      	beq.n	8003730 <HAL_PCD_IRQHandler+0x618>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003708:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800370c:	69fa      	ldr	r2, [r7, #28]
 800370e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003712:	f043 030b 	orr.w	r3, r3, #11
 8003716:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003722:	69fa      	ldr	r2, [r7, #28]
 8003724:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003728:	f043 030b 	orr.w	r3, r3, #11
 800372c:	6453      	str	r3, [r2, #68]	@ 0x44
 800372e:	e015      	b.n	800375c <HAL_PCD_IRQHandler+0x644>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003736:	695b      	ldr	r3, [r3, #20]
 8003738:	69fa      	ldr	r2, [r7, #28]
 800373a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800373e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003742:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003746:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800374e:	691b      	ldr	r3, [r3, #16]
 8003750:	69fa      	ldr	r2, [r7, #28]
 8003752:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003756:	f043 030b 	orr.w	r3, r3, #11
 800375a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	69fa      	ldr	r2, [r7, #28]
 8003766:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800376a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800376e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6818      	ldr	r0, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800377e:	461a      	mov	r2, r3
 8003780:	f004 f92e 	bl	80079e0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	695a      	ldr	r2, [r3, #20]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003792:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4618      	mov	r0, r3
 800379a:	f004 f863 	bl	8007864 <USB_ReadInterrupts>
 800379e:	4603      	mov	r3, r0
 80037a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037a8:	d123      	bne.n	80037f2 <HAL_PCD_IRQHandler+0x6da>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4618      	mov	r0, r3
 80037b0:	f004 f8f3 	bl	800799a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f003 f9c1 	bl	8006b40 <USB_GetDevSpeed>
 80037be:	4603      	mov	r3, r0
 80037c0:	461a      	mov	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681c      	ldr	r4, [r3, #0]
 80037ca:	f001 f99b 	bl	8004b04 <HAL_RCC_GetHCLKFreq>
 80037ce:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80037d4:	461a      	mov	r2, r3
 80037d6:	4620      	mov	r0, r4
 80037d8:	f002 feca 	bl	8006570 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f005 ffc8 	bl	8009772 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	695a      	ldr	r2, [r3, #20]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80037f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f004 f834 	bl	8007864 <USB_ReadInterrupts>
 80037fc:	4603      	mov	r3, r0
 80037fe:	f003 0308 	and.w	r3, r3, #8
 8003802:	2b08      	cmp	r3, #8
 8003804:	d10a      	bne.n	800381c <HAL_PCD_IRQHandler+0x704>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f005 ffa5 	bl	8009756 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	695a      	ldr	r2, [r3, #20]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f002 0208 	and.w	r2, r2, #8
 800381a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4618      	mov	r0, r3
 8003822:	f004 f81f 	bl	8007864 <USB_ReadInterrupts>
 8003826:	4603      	mov	r3, r0
 8003828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800382c:	2b80      	cmp	r3, #128	@ 0x80
 800382e:	d123      	bne.n	8003878 <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003830:	6a3b      	ldr	r3, [r7, #32]
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003838:	6a3b      	ldr	r3, [r7, #32]
 800383a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800383c:	2301      	movs	r3, #1
 800383e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003840:	e014      	b.n	800386c <HAL_PCD_IRQHandler+0x754>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003842:	6879      	ldr	r1, [r7, #4]
 8003844:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003846:	4613      	mov	r3, r2
 8003848:	00db      	lsls	r3, r3, #3
 800384a:	4413      	add	r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	440b      	add	r3, r1
 8003850:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	2b01      	cmp	r3, #1
 8003858:	d105      	bne.n	8003866 <HAL_PCD_IRQHandler+0x74e>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800385a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385c:	b2db      	uxtb	r3, r3
 800385e:	4619      	mov	r1, r3
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f000 fb07 	bl	8003e74 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003868:	3301      	adds	r3, #1
 800386a:	627b      	str	r3, [r7, #36]	@ 0x24
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	791b      	ldrb	r3, [r3, #4]
 8003870:	461a      	mov	r2, r3
 8003872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003874:	4293      	cmp	r3, r2
 8003876:	d3e4      	bcc.n	8003842 <HAL_PCD_IRQHandler+0x72a>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4618      	mov	r0, r3
 800387e:	f003 fff1 	bl	8007864 <USB_ReadInterrupts>
 8003882:	4603      	mov	r3, r0
 8003884:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003888:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800388c:	d13c      	bne.n	8003908 <HAL_PCD_IRQHandler+0x7f0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800388e:	2301      	movs	r3, #1
 8003890:	627b      	str	r3, [r7, #36]	@ 0x24
 8003892:	e02b      	b.n	80038ec <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003896:	015a      	lsls	r2, r3, #5
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	4413      	add	r3, r2
 800389c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038a8:	4613      	mov	r3, r2
 80038aa:	00db      	lsls	r3, r3, #3
 80038ac:	4413      	add	r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	440b      	add	r3, r1
 80038b2:	3318      	adds	r3, #24
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d115      	bne.n	80038e6 <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80038ba:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80038bc:	2b00      	cmp	r3, #0
 80038be:	da12      	bge.n	80038e6 <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80038c0:	6879      	ldr	r1, [r7, #4]
 80038c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038c4:	4613      	mov	r3, r2
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	4413      	add	r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	440b      	add	r3, r1
 80038ce:	3317      	adds	r3, #23
 80038d0:	2201      	movs	r2, #1
 80038d2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80038d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	4619      	mov	r1, r3
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 fac7 	bl	8003e74 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80038e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e8:	3301      	adds	r3, #1
 80038ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	791b      	ldrb	r3, [r3, #4]
 80038f0:	461a      	mov	r2, r3
 80038f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d3cd      	bcc.n	8003894 <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	695a      	ldr	r2, [r3, #20]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003906:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4618      	mov	r0, r3
 800390e:	f003 ffa9 	bl	8007864 <USB_ReadInterrupts>
 8003912:	4603      	mov	r3, r0
 8003914:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003918:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800391c:	d156      	bne.n	80039cc <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800391e:	2301      	movs	r3, #1
 8003920:	627b      	str	r3, [r7, #36]	@ 0x24
 8003922:	e045      	b.n	80039b0 <HAL_PCD_IRQHandler+0x898>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003926:	015a      	lsls	r2, r3, #5
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	4413      	add	r3, r2
 800392c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003934:	6879      	ldr	r1, [r7, #4]
 8003936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003938:	4613      	mov	r3, r2
 800393a:	00db      	lsls	r3, r3, #3
 800393c:	4413      	add	r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	440b      	add	r3, r1
 8003942:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d12e      	bne.n	80039aa <HAL_PCD_IRQHandler+0x892>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800394c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800394e:	2b00      	cmp	r3, #0
 8003950:	da2b      	bge.n	80039aa <HAL_PCD_IRQHandler+0x892>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800395e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003962:	429a      	cmp	r2, r3
 8003964:	d121      	bne.n	80039aa <HAL_PCD_IRQHandler+0x892>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003966:	6879      	ldr	r1, [r7, #4]
 8003968:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800396a:	4613      	mov	r3, r2
 800396c:	00db      	lsls	r3, r3, #3
 800396e:	4413      	add	r3, r2
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	440b      	add	r3, r1
 8003974:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003978:	2201      	movs	r2, #1
 800397a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800397c:	6a3b      	ldr	r3, [r7, #32]
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003984:	6a3b      	ldr	r3, [r7, #32]
 8003986:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003988:	6a3b      	ldr	r3, [r7, #32]
 800398a:	695b      	ldr	r3, [r3, #20]
 800398c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003990:	2b00      	cmp	r3, #0
 8003992:	d10a      	bne.n	80039aa <HAL_PCD_IRQHandler+0x892>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	69fa      	ldr	r2, [r7, #28]
 800399e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80039a6:	6053      	str	r3, [r2, #4]
            break;
 80039a8:	e008      	b.n	80039bc <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ac:	3301      	adds	r3, #1
 80039ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	791b      	ldrb	r3, [r3, #4]
 80039b4:	461a      	mov	r2, r3
 80039b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d3b3      	bcc.n	8003924 <HAL_PCD_IRQHandler+0x80c>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	695a      	ldr	r2, [r3, #20]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80039ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f003 ff47 	bl	8007864 <USB_ReadInterrupts>
 80039d6:	4603      	mov	r3, r0
 80039d8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80039dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039e0:	d10a      	bne.n	80039f8 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f005 ff46 	bl	8009874 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	695a      	ldr	r2, [r3, #20]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80039f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f003 ff31 	bl	8007864 <USB_ReadInterrupts>
 8003a02:	4603      	mov	r3, r0
 8003a04:	f003 0304 	and.w	r3, r3, #4
 8003a08:	2b04      	cmp	r3, #4
 8003a0a:	d115      	bne.n	8003a38 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	f003 0304 	and.w	r3, r3, #4
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d002      	beq.n	8003a24 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f005 ff36 	bl	8009890 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6859      	ldr	r1, [r3, #4]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	69ba      	ldr	r2, [r7, #24]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	605a      	str	r2, [r3, #4]
 8003a34:	e000      	b.n	8003a38 <HAL_PCD_IRQHandler+0x920>
      return;
 8003a36:	bf00      	nop
    }
  }
}
 8003a38:	3734      	adds	r7, #52	@ 0x34
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd90      	pop	{r4, r7, pc}

08003a3e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b082      	sub	sp, #8
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
 8003a46:	460b      	mov	r3, r1
 8003a48:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d101      	bne.n	8003a58 <HAL_PCD_SetAddress+0x1a>
 8003a54:	2302      	movs	r3, #2
 8003a56:	e012      	b.n	8003a7e <HAL_PCD_SetAddress+0x40>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	78fa      	ldrb	r2, [r7, #3]
 8003a64:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	78fa      	ldrb	r2, [r7, #3]
 8003a6c:	4611      	mov	r1, r2
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f003 fe93 	bl	800779a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b084      	sub	sp, #16
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
 8003a8e:	4608      	mov	r0, r1
 8003a90:	4611      	mov	r1, r2
 8003a92:	461a      	mov	r2, r3
 8003a94:	4603      	mov	r3, r0
 8003a96:	70fb      	strb	r3, [r7, #3]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	803b      	strh	r3, [r7, #0]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003aa4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	da0f      	bge.n	8003acc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003aac:	78fb      	ldrb	r3, [r7, #3]
 8003aae:	f003 020f 	and.w	r2, r3, #15
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	00db      	lsls	r3, r3, #3
 8003ab6:	4413      	add	r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	3310      	adds	r3, #16
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	4413      	add	r3, r2
 8003ac0:	3304      	adds	r3, #4
 8003ac2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	705a      	strb	r2, [r3, #1]
 8003aca:	e00f      	b.n	8003aec <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003acc:	78fb      	ldrb	r3, [r7, #3]
 8003ace:	f003 020f 	and.w	r2, r3, #15
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	00db      	lsls	r3, r3, #3
 8003ad6:	4413      	add	r3, r2
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	4413      	add	r3, r2
 8003ae2:	3304      	adds	r3, #4
 8003ae4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003aec:	78fb      	ldrb	r3, [r7, #3]
 8003aee:	f003 030f 	and.w	r3, r3, #15
 8003af2:	b2da      	uxtb	r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003af8:	883a      	ldrh	r2, [r7, #0]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	78ba      	ldrb	r2, [r7, #2]
 8003b02:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	785b      	ldrb	r3, [r3, #1]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d004      	beq.n	8003b16 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	461a      	mov	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003b16:	78bb      	ldrb	r3, [r7, #2]
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	d102      	bne.n	8003b22 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d101      	bne.n	8003b30 <HAL_PCD_EP_Open+0xaa>
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	e00e      	b.n	8003b4e <HAL_PCD_EP_Open+0xc8>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68f9      	ldr	r1, [r7, #12]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f003 f822 	bl	8006b88 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003b4c:	7afb      	ldrb	r3, [r7, #11]
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3710      	adds	r7, #16
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b084      	sub	sp, #16
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
 8003b5e:	460b      	mov	r3, r1
 8003b60:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003b62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	da0f      	bge.n	8003b8a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b6a:	78fb      	ldrb	r3, [r7, #3]
 8003b6c:	f003 020f 	and.w	r2, r3, #15
 8003b70:	4613      	mov	r3, r2
 8003b72:	00db      	lsls	r3, r3, #3
 8003b74:	4413      	add	r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	3310      	adds	r3, #16
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	4413      	add	r3, r2
 8003b7e:	3304      	adds	r3, #4
 8003b80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2201      	movs	r2, #1
 8003b86:	705a      	strb	r2, [r3, #1]
 8003b88:	e00f      	b.n	8003baa <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b8a:	78fb      	ldrb	r3, [r7, #3]
 8003b8c:	f003 020f 	and.w	r2, r3, #15
 8003b90:	4613      	mov	r3, r2
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	4413      	add	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	3304      	adds	r3, #4
 8003ba2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003baa:	78fb      	ldrb	r3, [r7, #3]
 8003bac:	f003 030f 	and.w	r3, r3, #15
 8003bb0:	b2da      	uxtb	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d101      	bne.n	8003bc4 <HAL_PCD_EP_Close+0x6e>
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	e00e      	b.n	8003be2 <HAL_PCD_EP_Close+0x8c>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68f9      	ldr	r1, [r7, #12]
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f003 f85e 	bl	8006c94 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}

08003bea <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b086      	sub	sp, #24
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	60f8      	str	r0, [r7, #12]
 8003bf2:	607a      	str	r2, [r7, #4]
 8003bf4:	603b      	str	r3, [r7, #0]
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003bfa:	7afb      	ldrb	r3, [r7, #11]
 8003bfc:	f003 020f 	and.w	r2, r3, #15
 8003c00:	4613      	mov	r3, r2
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	4413      	add	r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	4413      	add	r3, r2
 8003c10:	3304      	adds	r3, #4
 8003c12:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	683a      	ldr	r2, [r7, #0]
 8003c1e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	2200      	movs	r2, #0
 8003c24:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c2c:	7afb      	ldrb	r3, [r7, #11]
 8003c2e:	f003 030f 	and.w	r3, r3, #15
 8003c32:	b2da      	uxtb	r2, r3
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	799b      	ldrb	r3, [r3, #6]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d102      	bne.n	8003c46 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6818      	ldr	r0, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	799b      	ldrb	r3, [r3, #6]
 8003c4e:	461a      	mov	r2, r3
 8003c50:	6979      	ldr	r1, [r7, #20]
 8003c52:	f003 f8fb 	bl	8006e4c <USB_EPStartXfer>

  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	460b      	mov	r3, r1
 8003c6a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003c6c:	78fb      	ldrb	r3, [r7, #3]
 8003c6e:	f003 020f 	and.w	r2, r3, #15
 8003c72:	6879      	ldr	r1, [r7, #4]
 8003c74:	4613      	mov	r3, r2
 8003c76:	00db      	lsls	r3, r3, #3
 8003c78:	4413      	add	r3, r2
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	440b      	add	r3, r1
 8003c7e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003c82:	681b      	ldr	r3, [r3, #0]
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bc80      	pop	{r7}
 8003c8c:	4770      	bx	lr

08003c8e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b086      	sub	sp, #24
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	60f8      	str	r0, [r7, #12]
 8003c96:	607a      	str	r2, [r7, #4]
 8003c98:	603b      	str	r3, [r7, #0]
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c9e:	7afb      	ldrb	r3, [r7, #11]
 8003ca0:	f003 020f 	and.w	r2, r3, #15
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	00db      	lsls	r3, r3, #3
 8003ca8:	4413      	add	r3, r2
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	3310      	adds	r3, #16
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	4413      	add	r3, r2
 8003cb2:	3304      	adds	r3, #4
 8003cb4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	683a      	ldr	r2, [r7, #0]
 8003cc0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cce:	7afb      	ldrb	r3, [r7, #11]
 8003cd0:	f003 030f 	and.w	r3, r3, #15
 8003cd4:	b2da      	uxtb	r2, r3
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	799b      	ldrb	r3, [r3, #6]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d102      	bne.n	8003ce8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6818      	ldr	r0, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	799b      	ldrb	r3, [r3, #6]
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	6979      	ldr	r1, [r7, #20]
 8003cf4:	f003 f8aa 	bl	8006e4c <USB_EPStartXfer>

  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b084      	sub	sp, #16
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003d0e:	78fb      	ldrb	r3, [r7, #3]
 8003d10:	f003 030f 	and.w	r3, r3, #15
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	7912      	ldrb	r2, [r2, #4]
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d901      	bls.n	8003d20 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e04f      	b.n	8003dc0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003d20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	da0f      	bge.n	8003d48 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d28:	78fb      	ldrb	r3, [r7, #3]
 8003d2a:	f003 020f 	and.w	r2, r3, #15
 8003d2e:	4613      	mov	r3, r2
 8003d30:	00db      	lsls	r3, r3, #3
 8003d32:	4413      	add	r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	3310      	adds	r3, #16
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	3304      	adds	r3, #4
 8003d3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2201      	movs	r2, #1
 8003d44:	705a      	strb	r2, [r3, #1]
 8003d46:	e00d      	b.n	8003d64 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003d48:	78fa      	ldrb	r2, [r7, #3]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	4413      	add	r3, r2
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	4413      	add	r3, r2
 8003d5a:	3304      	adds	r3, #4
 8003d5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2201      	movs	r2, #1
 8003d68:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d6a:	78fb      	ldrb	r3, [r7, #3]
 8003d6c:	f003 030f 	and.w	r3, r3, #15
 8003d70:	b2da      	uxtb	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d101      	bne.n	8003d84 <HAL_PCD_EP_SetStall+0x82>
 8003d80:	2302      	movs	r3, #2
 8003d82:	e01d      	b.n	8003dc0 <HAL_PCD_EP_SetStall+0xbe>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68f9      	ldr	r1, [r7, #12]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f003 fc2f 	bl	80075f6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003d98:	78fb      	ldrb	r3, [r7, #3]
 8003d9a:	f003 030f 	and.w	r3, r3, #15
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d109      	bne.n	8003db6 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6818      	ldr	r0, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	7999      	ldrb	r1, [r3, #6]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003db0:	461a      	mov	r2, r3
 8003db2:	f003 fe15 	bl	80079e0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003dd4:	78fb      	ldrb	r3, [r7, #3]
 8003dd6:	f003 030f 	and.w	r3, r3, #15
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	7912      	ldrb	r2, [r2, #4]
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d901      	bls.n	8003de6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e042      	b.n	8003e6c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003de6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	da0f      	bge.n	8003e0e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003dee:	78fb      	ldrb	r3, [r7, #3]
 8003df0:	f003 020f 	and.w	r2, r3, #15
 8003df4:	4613      	mov	r3, r2
 8003df6:	00db      	lsls	r3, r3, #3
 8003df8:	4413      	add	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	3310      	adds	r3, #16
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	4413      	add	r3, r2
 8003e02:	3304      	adds	r3, #4
 8003e04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	705a      	strb	r2, [r3, #1]
 8003e0c:	e00f      	b.n	8003e2e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e0e:	78fb      	ldrb	r3, [r7, #3]
 8003e10:	f003 020f 	and.w	r2, r3, #15
 8003e14:	4613      	mov	r3, r2
 8003e16:	00db      	lsls	r3, r3, #3
 8003e18:	4413      	add	r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	4413      	add	r3, r2
 8003e24:	3304      	adds	r3, #4
 8003e26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e34:	78fb      	ldrb	r3, [r7, #3]
 8003e36:	f003 030f 	and.w	r3, r3, #15
 8003e3a:	b2da      	uxtb	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d101      	bne.n	8003e4e <HAL_PCD_EP_ClrStall+0x86>
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	e00e      	b.n	8003e6c <HAL_PCD_EP_ClrStall+0xa4>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2201      	movs	r2, #1
 8003e52:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68f9      	ldr	r1, [r7, #12]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f003 fc37 	bl	80076d0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3710      	adds	r7, #16
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003e80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	da0c      	bge.n	8003ea2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e88:	78fb      	ldrb	r3, [r7, #3]
 8003e8a:	f003 020f 	and.w	r2, r3, #15
 8003e8e:	4613      	mov	r3, r2
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	4413      	add	r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	3310      	adds	r3, #16
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	3304      	adds	r3, #4
 8003e9e:	60fb      	str	r3, [r7, #12]
 8003ea0:	e00c      	b.n	8003ebc <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ea2:	78fb      	ldrb	r3, [r7, #3]
 8003ea4:	f003 020f 	and.w	r2, r3, #15
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	00db      	lsls	r3, r3, #3
 8003eac:	4413      	add	r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	3304      	adds	r3, #4
 8003eba:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68f9      	ldr	r1, [r7, #12]
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f003 fa5a 	bl	800737c <USB_EPStopXfer>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003ecc:	7afb      	ldrb	r3, [r7, #11]
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b08a      	sub	sp, #40	@ 0x28
 8003eda:	af02      	add	r7, sp, #8
 8003edc:	6078      	str	r0, [r7, #4]
 8003ede:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	4613      	mov	r3, r2
 8003eee:	00db      	lsls	r3, r3, #3
 8003ef0:	4413      	add	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	3310      	adds	r3, #16
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	4413      	add	r3, r2
 8003efa:	3304      	adds	r3, #4
 8003efc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	695a      	ldr	r2, [r3, #20]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d901      	bls.n	8003f0e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e06b      	b.n	8003fe6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	691a      	ldr	r2, [r3, #16]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	69fa      	ldr	r2, [r7, #28]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d902      	bls.n	8003f2a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	3303      	adds	r3, #3
 8003f2e:	089b      	lsrs	r3, r3, #2
 8003f30:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f32:	e02a      	b.n	8003f8a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	691a      	ldr	r2, [r3, #16]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	69fa      	ldr	r2, [r7, #28]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d902      	bls.n	8003f50 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	3303      	adds	r3, #3
 8003f54:	089b      	lsrs	r3, r3, #2
 8003f56:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	68d9      	ldr	r1, [r3, #12]
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	b2da      	uxtb	r2, r3
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	6978      	ldr	r0, [r7, #20]
 8003f6e:	f003 faae 	bl	80074ce <USB_WritePacket>

    ep->xfer_buff  += len;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	68da      	ldr	r2, [r3, #12]
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	441a      	add	r2, r3
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	695a      	ldr	r2, [r3, #20]
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	441a      	add	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	015a      	lsls	r2, r3, #5
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	4413      	add	r3, r2
 8003f92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003f9a:	69ba      	ldr	r2, [r7, #24]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d809      	bhi.n	8003fb4 <PCD_WriteEmptyTxFifo+0xde>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	695a      	ldr	r2, [r3, #20]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d203      	bcs.n	8003fb4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1bf      	bne.n	8003f34 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	691a      	ldr	r2, [r3, #16]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	695b      	ldr	r3, [r3, #20]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d811      	bhi.n	8003fe4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	f003 030f 	and.w	r3, r3, #15
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	43db      	mvns	r3, r3
 8003fda:	6939      	ldr	r1, [r7, #16]
 8003fdc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3720      	adds	r7, #32
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
	...

08003ff0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b088      	sub	sp, #32
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	333c      	adds	r3, #60	@ 0x3c
 8004008:	3304      	adds	r3, #4
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	015a      	lsls	r2, r3, #5
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	4413      	add	r3, r2
 8004016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	799b      	ldrb	r3, [r3, #6]
 8004022:	2b01      	cmp	r3, #1
 8004024:	d17b      	bne.n	800411e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	f003 0308 	and.w	r3, r3, #8
 800402c:	2b00      	cmp	r3, #0
 800402e:	d015      	beq.n	800405c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	4a61      	ldr	r2, [pc, #388]	@ (80041b8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004034:	4293      	cmp	r3, r2
 8004036:	f240 80b9 	bls.w	80041ac <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004040:	2b00      	cmp	r3, #0
 8004042:	f000 80b3 	beq.w	80041ac <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	015a      	lsls	r2, r3, #5
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	4413      	add	r3, r2
 800404e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004052:	461a      	mov	r2, r3
 8004054:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004058:	6093      	str	r3, [r2, #8]
 800405a:	e0a7      	b.n	80041ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	f003 0320 	and.w	r3, r3, #32
 8004062:	2b00      	cmp	r3, #0
 8004064:	d009      	beq.n	800407a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	015a      	lsls	r2, r3, #5
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	4413      	add	r3, r2
 800406e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004072:	461a      	mov	r2, r3
 8004074:	2320      	movs	r3, #32
 8004076:	6093      	str	r3, [r2, #8]
 8004078:	e098      	b.n	80041ac <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004080:	2b00      	cmp	r3, #0
 8004082:	f040 8093 	bne.w	80041ac <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	4a4b      	ldr	r2, [pc, #300]	@ (80041b8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d90f      	bls.n	80040ae <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00a      	beq.n	80040ae <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	015a      	lsls	r2, r3, #5
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	4413      	add	r3, r2
 80040a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040a4:	461a      	mov	r2, r3
 80040a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040aa:	6093      	str	r3, [r2, #8]
 80040ac:	e07e      	b.n	80041ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80040ae:	683a      	ldr	r2, [r7, #0]
 80040b0:	4613      	mov	r3, r2
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	4413      	add	r3, r2
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	4413      	add	r3, r2
 80040c0:	3304      	adds	r3, #4
 80040c2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6a1a      	ldr	r2, [r3, #32]
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	0159      	lsls	r1, r3, #5
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	440b      	add	r3, r1
 80040d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040da:	1ad2      	subs	r2, r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d114      	bne.n	8004110 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d109      	bne.n	8004102 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6818      	ldr	r0, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80040f8:	461a      	mov	r2, r3
 80040fa:	2101      	movs	r1, #1
 80040fc:	f003 fc70 	bl	80079e0 <USB_EP0_OutStart>
 8004100:	e006      	b.n	8004110 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	68da      	ldr	r2, [r3, #12]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	441a      	add	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	b2db      	uxtb	r3, r3
 8004114:	4619      	mov	r1, r3
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f005 fae8 	bl	80096ec <HAL_PCD_DataOutStageCallback>
 800411c:	e046      	b.n	80041ac <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	4a26      	ldr	r2, [pc, #152]	@ (80041bc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d124      	bne.n	8004170 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00a      	beq.n	8004146 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	015a      	lsls	r2, r3, #5
 8004134:	69bb      	ldr	r3, [r7, #24]
 8004136:	4413      	add	r3, r2
 8004138:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800413c:	461a      	mov	r2, r3
 800413e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004142:	6093      	str	r3, [r2, #8]
 8004144:	e032      	b.n	80041ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	f003 0320 	and.w	r3, r3, #32
 800414c:	2b00      	cmp	r3, #0
 800414e:	d008      	beq.n	8004162 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	015a      	lsls	r2, r3, #5
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	4413      	add	r3, r2
 8004158:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800415c:	461a      	mov	r2, r3
 800415e:	2320      	movs	r3, #32
 8004160:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	b2db      	uxtb	r3, r3
 8004166:	4619      	mov	r1, r3
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f005 fabf 	bl	80096ec <HAL_PCD_DataOutStageCallback>
 800416e:	e01d      	b.n	80041ac <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d114      	bne.n	80041a0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004176:	6879      	ldr	r1, [r7, #4]
 8004178:	683a      	ldr	r2, [r7, #0]
 800417a:	4613      	mov	r3, r2
 800417c:	00db      	lsls	r3, r3, #3
 800417e:	4413      	add	r3, r2
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	440b      	add	r3, r1
 8004184:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d108      	bne.n	80041a0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6818      	ldr	r0, [r3, #0]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004198:	461a      	mov	r2, r3
 800419a:	2100      	movs	r1, #0
 800419c:	f003 fc20 	bl	80079e0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	4619      	mov	r1, r3
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f005 faa0 	bl	80096ec <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3720      	adds	r7, #32
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	4f54300a 	.word	0x4f54300a
 80041bc:	4f54310a 	.word	0x4f54310a

080041c0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	333c      	adds	r3, #60	@ 0x3c
 80041d8:	3304      	adds	r3, #4
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	015a      	lsls	r2, r3, #5
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	4413      	add	r3, r2
 80041e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	4a15      	ldr	r2, [pc, #84]	@ (8004248 <PCD_EP_OutSetupPacket_int+0x88>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d90e      	bls.n	8004214 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d009      	beq.n	8004214 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	015a      	lsls	r2, r3, #5
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	4413      	add	r3, r2
 8004208:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800420c:	461a      	mov	r2, r3
 800420e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004212:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f005 fa57 	bl	80096c8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	4a0a      	ldr	r2, [pc, #40]	@ (8004248 <PCD_EP_OutSetupPacket_int+0x88>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d90c      	bls.n	800423c <PCD_EP_OutSetupPacket_int+0x7c>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	799b      	ldrb	r3, [r3, #6]
 8004226:	2b01      	cmp	r3, #1
 8004228:	d108      	bne.n	800423c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6818      	ldr	r0, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004234:	461a      	mov	r2, r3
 8004236:	2101      	movs	r1, #1
 8004238:	f003 fbd2 	bl	80079e0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3718      	adds	r7, #24
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	4f54300a 	.word	0x4f54300a

0800424c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	460b      	mov	r3, r1
 8004256:	70fb      	strb	r3, [r7, #3]
 8004258:	4613      	mov	r3, r2
 800425a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004262:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004264:	78fb      	ldrb	r3, [r7, #3]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d107      	bne.n	800427a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800426a:	883b      	ldrh	r3, [r7, #0]
 800426c:	0419      	lsls	r1, r3, #16
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68ba      	ldr	r2, [r7, #8]
 8004274:	430a      	orrs	r2, r1
 8004276:	629a      	str	r2, [r3, #40]	@ 0x28
 8004278:	e028      	b.n	80042cc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004280:	0c1b      	lsrs	r3, r3, #16
 8004282:	68ba      	ldr	r2, [r7, #8]
 8004284:	4413      	add	r3, r2
 8004286:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004288:	2300      	movs	r3, #0
 800428a:	73fb      	strb	r3, [r7, #15]
 800428c:	e00d      	b.n	80042aa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	7bfb      	ldrb	r3, [r7, #15]
 8004294:	3340      	adds	r3, #64	@ 0x40
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	4413      	add	r3, r2
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	0c1b      	lsrs	r3, r3, #16
 800429e:	68ba      	ldr	r2, [r7, #8]
 80042a0:	4413      	add	r3, r2
 80042a2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80042a4:	7bfb      	ldrb	r3, [r7, #15]
 80042a6:	3301      	adds	r3, #1
 80042a8:	73fb      	strb	r3, [r7, #15]
 80042aa:	7bfa      	ldrb	r2, [r7, #15]
 80042ac:	78fb      	ldrb	r3, [r7, #3]
 80042ae:	3b01      	subs	r3, #1
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d3ec      	bcc.n	800428e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80042b4:	883b      	ldrh	r3, [r7, #0]
 80042b6:	0418      	lsls	r0, r3, #16
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6819      	ldr	r1, [r3, #0]
 80042bc:	78fb      	ldrb	r3, [r7, #3]
 80042be:	3b01      	subs	r3, #1
 80042c0:	68ba      	ldr	r2, [r7, #8]
 80042c2:	4302      	orrs	r2, r0
 80042c4:	3340      	adds	r3, #64	@ 0x40
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	440b      	add	r3, r1
 80042ca:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3714      	adds	r7, #20
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bc80      	pop	{r7}
 80042d6:	4770      	bx	lr

080042d8 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	460b      	mov	r3, r1
 80042e2:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	887a      	ldrh	r2, [r7, #2]
 80042ea:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	370c      	adds	r7, #12
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bc80      	pop	{r7}
 80042f6:	4770      	bx	lr

080042f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b08a      	sub	sp, #40	@ 0x28
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e23b      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	2b00      	cmp	r3, #0
 8004314:	d050      	beq.n	80043b8 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004316:	4b9e      	ldr	r3, [pc, #632]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f003 030c 	and.w	r3, r3, #12
 800431e:	2b04      	cmp	r3, #4
 8004320:	d00c      	beq.n	800433c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004322:	4b9b      	ldr	r3, [pc, #620]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800432a:	2b08      	cmp	r3, #8
 800432c:	d112      	bne.n	8004354 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800432e:	4b98      	ldr	r3, [pc, #608]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004336:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800433a:	d10b      	bne.n	8004354 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800433c:	4b94      	ldr	r3, [pc, #592]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d036      	beq.n	80043b6 <HAL_RCC_OscConfig+0xbe>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d132      	bne.n	80043b6 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e216      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	4b8e      	ldr	r3, [pc, #568]	@ (8004594 <HAL_RCC_OscConfig+0x29c>)
 800435a:	b2d2      	uxtb	r2, r2
 800435c:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d013      	beq.n	800438e <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004366:	f7fd fabd 	bl	80018e4 <HAL_GetTick>
 800436a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800436c:	e008      	b.n	8004380 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800436e:	f7fd fab9 	bl	80018e4 <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	6a3b      	ldr	r3, [r7, #32]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	2b64      	cmp	r3, #100	@ 0x64
 800437a:	d901      	bls.n	8004380 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e200      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004380:	4b83      	ldr	r3, [pc, #524]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d0f0      	beq.n	800436e <HAL_RCC_OscConfig+0x76>
 800438c:	e014      	b.n	80043b8 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800438e:	f7fd faa9 	bl	80018e4 <HAL_GetTick>
 8004392:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004394:	e008      	b.n	80043a8 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004396:	f7fd faa5 	bl	80018e4 <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	6a3b      	ldr	r3, [r7, #32]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	2b64      	cmp	r3, #100	@ 0x64
 80043a2:	d901      	bls.n	80043a8 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80043a4:	2303      	movs	r3, #3
 80043a6:	e1ec      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043a8:	4b79      	ldr	r3, [pc, #484]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d1f0      	bne.n	8004396 <HAL_RCC_OscConfig+0x9e>
 80043b4:	e000      	b.n	80043b8 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043b6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d077      	beq.n	80044b4 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043c4:	4b72      	ldr	r3, [pc, #456]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f003 030c 	and.w	r3, r3, #12
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00b      	beq.n	80043e8 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043d0:	4b6f      	ldr	r3, [pc, #444]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043d8:	2b08      	cmp	r3, #8
 80043da:	d126      	bne.n	800442a <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043dc:	4b6c      	ldr	r3, [pc, #432]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d120      	bne.n	800442a <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043e8:	4b69      	ldr	r3, [pc, #420]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0302 	and.w	r3, r3, #2
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d005      	beq.n	8004400 <HAL_RCC_OscConfig+0x108>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d001      	beq.n	8004400 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e1c0      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004400:	4b63      	ldr	r3, [pc, #396]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	691b      	ldr	r3, [r3, #16]
 800440c:	21f8      	movs	r1, #248	@ 0xf8
 800440e:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004410:	68f9      	ldr	r1, [r7, #12]
 8004412:	fa91 f1a1 	rbit	r1, r1
 8004416:	6139      	str	r1, [r7, #16]
  return result;
 8004418:	6939      	ldr	r1, [r7, #16]
 800441a:	fab1 f181 	clz	r1, r1
 800441e:	b2c9      	uxtb	r1, r1
 8004420:	408b      	lsls	r3, r1
 8004422:	495b      	ldr	r1, [pc, #364]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004424:	4313      	orrs	r3, r2
 8004426:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004428:	e044      	b.n	80044b4 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d02a      	beq.n	8004488 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004432:	4b59      	ldr	r3, [pc, #356]	@ (8004598 <HAL_RCC_OscConfig+0x2a0>)
 8004434:	2201      	movs	r2, #1
 8004436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004438:	f7fd fa54 	bl	80018e4 <HAL_GetTick>
 800443c:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800443e:	e008      	b.n	8004452 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004440:	f7fd fa50 	bl	80018e4 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	6a3b      	ldr	r3, [r7, #32]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d901      	bls.n	8004452 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e197      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004452:	4b4f      	ldr	r3, [pc, #316]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0302 	and.w	r3, r3, #2
 800445a:	2b00      	cmp	r3, #0
 800445c:	d0f0      	beq.n	8004440 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445e:	4b4c      	ldr	r3, [pc, #304]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	21f8      	movs	r1, #248	@ 0xf8
 800446c:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800446e:	6979      	ldr	r1, [r7, #20]
 8004470:	fa91 f1a1 	rbit	r1, r1
 8004474:	61b9      	str	r1, [r7, #24]
  return result;
 8004476:	69b9      	ldr	r1, [r7, #24]
 8004478:	fab1 f181 	clz	r1, r1
 800447c:	b2c9      	uxtb	r1, r1
 800447e:	408b      	lsls	r3, r1
 8004480:	4943      	ldr	r1, [pc, #268]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004482:	4313      	orrs	r3, r2
 8004484:	600b      	str	r3, [r1, #0]
 8004486:	e015      	b.n	80044b4 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004488:	4b43      	ldr	r3, [pc, #268]	@ (8004598 <HAL_RCC_OscConfig+0x2a0>)
 800448a:	2200      	movs	r2, #0
 800448c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800448e:	f7fd fa29 	bl	80018e4 <HAL_GetTick>
 8004492:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004494:	e008      	b.n	80044a8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004496:	f7fd fa25 	bl	80018e4 <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d901      	bls.n	80044a8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e16c      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044a8:	4b39      	ldr	r3, [pc, #228]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1f0      	bne.n	8004496 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0308 	and.w	r3, r3, #8
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d030      	beq.n	8004522 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	695b      	ldr	r3, [r3, #20]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d016      	beq.n	80044f6 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044c8:	4b34      	ldr	r3, [pc, #208]	@ (800459c <HAL_RCC_OscConfig+0x2a4>)
 80044ca:	2201      	movs	r2, #1
 80044cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044ce:	f7fd fa09 	bl	80018e4 <HAL_GetTick>
 80044d2:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044d4:	e008      	b.n	80044e8 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044d6:	f7fd fa05 	bl	80018e4 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	6a3b      	ldr	r3, [r7, #32]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d901      	bls.n	80044e8 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80044e4:	2303      	movs	r3, #3
 80044e6:	e14c      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044e8:	4b29      	ldr	r3, [pc, #164]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 80044ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ec:	f003 0302 	and.w	r3, r3, #2
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d0f0      	beq.n	80044d6 <HAL_RCC_OscConfig+0x1de>
 80044f4:	e015      	b.n	8004522 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044f6:	4b29      	ldr	r3, [pc, #164]	@ (800459c <HAL_RCC_OscConfig+0x2a4>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044fc:	f7fd f9f2 	bl	80018e4 <HAL_GetTick>
 8004500:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004504:	f7fd f9ee 	bl	80018e4 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	6a3b      	ldr	r3, [r7, #32]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b02      	cmp	r3, #2
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e135      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004516:	4b1e      	ldr	r3, [pc, #120]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1f0      	bne.n	8004504 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0304 	and.w	r3, r3, #4
 800452a:	2b00      	cmp	r3, #0
 800452c:	f000 8087 	beq.w	800463e <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004530:	2300      	movs	r3, #0
 8004532:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004536:	4b16      	ldr	r3, [pc, #88]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d110      	bne.n	8004564 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004542:	2300      	movs	r3, #0
 8004544:	60bb      	str	r3, [r7, #8]
 8004546:	4b12      	ldr	r3, [pc, #72]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454a:	4a11      	ldr	r2, [pc, #68]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 800454c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004550:	6413      	str	r3, [r2, #64]	@ 0x40
 8004552:	4b0f      	ldr	r3, [pc, #60]	@ (8004590 <HAL_RCC_OscConfig+0x298>)
 8004554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800455a:	60bb      	str	r3, [r7, #8]
 800455c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800455e:	2301      	movs	r3, #1
 8004560:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004564:	4b0e      	ldr	r3, [pc, #56]	@ (80045a0 <HAL_RCC_OscConfig+0x2a8>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a0d      	ldr	r2, [pc, #52]	@ (80045a0 <HAL_RCC_OscConfig+0x2a8>)
 800456a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800456e:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004570:	4b0b      	ldr	r3, [pc, #44]	@ (80045a0 <HAL_RCC_OscConfig+0x2a8>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004578:	2b00      	cmp	r3, #0
 800457a:	d122      	bne.n	80045c2 <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800457c:	4b08      	ldr	r3, [pc, #32]	@ (80045a0 <HAL_RCC_OscConfig+0x2a8>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a07      	ldr	r2, [pc, #28]	@ (80045a0 <HAL_RCC_OscConfig+0x2a8>)
 8004582:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004586:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004588:	f7fd f9ac 	bl	80018e4 <HAL_GetTick>
 800458c:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800458e:	e012      	b.n	80045b6 <HAL_RCC_OscConfig+0x2be>
 8004590:	40023800 	.word	0x40023800
 8004594:	40023802 	.word	0x40023802
 8004598:	42470000 	.word	0x42470000
 800459c:	42470e80 	.word	0x42470e80
 80045a0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045a4:	f7fd f99e 	bl	80018e4 <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	6a3b      	ldr	r3, [r7, #32]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d901      	bls.n	80045b6 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e0e5      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045b6:	4b75      	ldr	r3, [pc, #468]	@ (800478c <HAL_RCC_OscConfig+0x494>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d0f0      	beq.n	80045a4 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	689a      	ldr	r2, [r3, #8]
 80045c6:	4b72      	ldr	r3, [pc, #456]	@ (8004790 <HAL_RCC_OscConfig+0x498>)
 80045c8:	b2d2      	uxtb	r2, r2
 80045ca:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d015      	beq.n	8004600 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045d4:	f7fd f986 	bl	80018e4 <HAL_GetTick>
 80045d8:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045da:	e00a      	b.n	80045f2 <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045dc:	f7fd f982 	bl	80018e4 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e0c7      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f2:	4b68      	ldr	r3, [pc, #416]	@ (8004794 <HAL_RCC_OscConfig+0x49c>)
 80045f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d0ee      	beq.n	80045dc <HAL_RCC_OscConfig+0x2e4>
 80045fe:	e014      	b.n	800462a <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004600:	f7fd f970 	bl	80018e4 <HAL_GetTick>
 8004604:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004606:	e00a      	b.n	800461e <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004608:	f7fd f96c 	bl	80018e4 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	6a3b      	ldr	r3, [r7, #32]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004616:	4293      	cmp	r3, r2
 8004618:	d901      	bls.n	800461e <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e0b1      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800461e:	4b5d      	ldr	r3, [pc, #372]	@ (8004794 <HAL_RCC_OscConfig+0x49c>)
 8004620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1ee      	bne.n	8004608 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800462a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800462e:	2b01      	cmp	r3, #1
 8004630:	d105      	bne.n	800463e <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004632:	4b58      	ldr	r3, [pc, #352]	@ (8004794 <HAL_RCC_OscConfig+0x49c>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004636:	4a57      	ldr	r2, [pc, #348]	@ (8004794 <HAL_RCC_OscConfig+0x49c>)
 8004638:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800463c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	2b00      	cmp	r3, #0
 8004644:	f000 809c 	beq.w	8004780 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004648:	4b52      	ldr	r3, [pc, #328]	@ (8004794 <HAL_RCC_OscConfig+0x49c>)
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f003 030c 	and.w	r3, r3, #12
 8004650:	2b08      	cmp	r3, #8
 8004652:	d061      	beq.n	8004718 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	699b      	ldr	r3, [r3, #24]
 8004658:	2b02      	cmp	r3, #2
 800465a:	d146      	bne.n	80046ea <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800465c:	4b4e      	ldr	r3, [pc, #312]	@ (8004798 <HAL_RCC_OscConfig+0x4a0>)
 800465e:	2200      	movs	r2, #0
 8004660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004662:	f7fd f93f 	bl	80018e4 <HAL_GetTick>
 8004666:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004668:	e008      	b.n	800467c <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800466a:	f7fd f93b 	bl	80018e4 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	6a3b      	ldr	r3, [r7, #32]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	2b64      	cmp	r3, #100	@ 0x64
 8004676:	d901      	bls.n	800467c <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e082      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800467c:	4b45      	ldr	r3, [pc, #276]	@ (8004794 <HAL_RCC_OscConfig+0x49c>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d1f0      	bne.n	800466a <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004688:	4b42      	ldr	r3, [pc, #264]	@ (8004794 <HAL_RCC_OscConfig+0x49c>)
 800468a:	685a      	ldr	r2, [r3, #4]
 800468c:	4b43      	ldr	r3, [pc, #268]	@ (800479c <HAL_RCC_OscConfig+0x4a4>)
 800468e:	4013      	ands	r3, r2
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	69d1      	ldr	r1, [r2, #28]
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	6a12      	ldr	r2, [r2, #32]
 8004698:	4311      	orrs	r1, r2
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800469e:	0192      	lsls	r2, r2, #6
 80046a0:	4311      	orrs	r1, r2
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80046a6:	0612      	lsls	r2, r2, #24
 80046a8:	4311      	orrs	r1, r2
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80046ae:	0852      	lsrs	r2, r2, #1
 80046b0:	3a01      	subs	r2, #1
 80046b2:	0412      	lsls	r2, r2, #16
 80046b4:	430a      	orrs	r2, r1
 80046b6:	4937      	ldr	r1, [pc, #220]	@ (8004794 <HAL_RCC_OscConfig+0x49c>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046bc:	4b36      	ldr	r3, [pc, #216]	@ (8004798 <HAL_RCC_OscConfig+0x4a0>)
 80046be:	2201      	movs	r2, #1
 80046c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c2:	f7fd f90f 	bl	80018e4 <HAL_GetTick>
 80046c6:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046c8:	e008      	b.n	80046dc <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046ca:	f7fd f90b 	bl	80018e4 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	6a3b      	ldr	r3, [r7, #32]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	2b64      	cmp	r3, #100	@ 0x64
 80046d6:	d901      	bls.n	80046dc <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e052      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046dc:	4b2d      	ldr	r3, [pc, #180]	@ (8004794 <HAL_RCC_OscConfig+0x49c>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d0f0      	beq.n	80046ca <HAL_RCC_OscConfig+0x3d2>
 80046e8:	e04a      	b.n	8004780 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046ea:	4b2b      	ldr	r3, [pc, #172]	@ (8004798 <HAL_RCC_OscConfig+0x4a0>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046f0:	f7fd f8f8 	bl	80018e4 <HAL_GetTick>
 80046f4:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046f8:	f7fd f8f4 	bl	80018e4 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	6a3b      	ldr	r3, [r7, #32]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b64      	cmp	r3, #100	@ 0x64
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e03b      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800470a:	4b22      	ldr	r3, [pc, #136]	@ (8004794 <HAL_RCC_OscConfig+0x49c>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1f0      	bne.n	80046f8 <HAL_RCC_OscConfig+0x400>
 8004716:	e033      	b.n	8004780 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d101      	bne.n	8004724 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e02e      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8004724:	4b1b      	ldr	r3, [pc, #108]	@ (8004794 <HAL_RCC_OscConfig+0x49c>)
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	69db      	ldr	r3, [r3, #28]
 8004734:	429a      	cmp	r2, r3
 8004736:	d121      	bne.n	800477c <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004742:	429a      	cmp	r2, r3
 8004744:	d11a      	bne.n	800477c <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004746:	69fa      	ldr	r2, [r7, #28]
 8004748:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800474c:	4013      	ands	r3, r2
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004752:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004754:	4293      	cmp	r3, r2
 8004756:	d111      	bne.n	800477c <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004762:	085b      	lsrs	r3, r3, #1
 8004764:	3b01      	subs	r3, #1
 8004766:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004768:	429a      	cmp	r2, r3
 800476a:	d107      	bne.n	800477c <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004776:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004778:	429a      	cmp	r2, r3
 800477a:	d001      	beq.n	8004780 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e000      	b.n	8004782 <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3728      	adds	r7, #40	@ 0x28
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	40007000 	.word	0x40007000
 8004790:	40023870 	.word	0x40023870
 8004794:	40023800 	.word	0x40023800
 8004798:	42470060 	.word	0x42470060
 800479c:	f0bc8000 	.word	0xf0bc8000

080047a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b086      	sub	sp, #24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d101      	bne.n	80047b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e0d2      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047b4:	4b6b      	ldr	r3, [pc, #428]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 030f 	and.w	r3, r3, #15
 80047bc:	683a      	ldr	r2, [r7, #0]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d90c      	bls.n	80047dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047c2:	4b68      	ldr	r3, [pc, #416]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80047c4:	683a      	ldr	r2, [r7, #0]
 80047c6:	b2d2      	uxtb	r2, r2
 80047c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ca:	4b66      	ldr	r3, [pc, #408]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 030f 	and.w	r3, r3, #15
 80047d2:	683a      	ldr	r2, [r7, #0]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d001      	beq.n	80047dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e0be      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0302 	and.w	r3, r3, #2
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d020      	beq.n	800482a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0304 	and.w	r3, r3, #4
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d005      	beq.n	8004800 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047f4:	4b5c      	ldr	r3, [pc, #368]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	4a5b      	ldr	r2, [pc, #364]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 80047fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80047fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0308 	and.w	r3, r3, #8
 8004808:	2b00      	cmp	r3, #0
 800480a:	d005      	beq.n	8004818 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 800480c:	4b56      	ldr	r3, [pc, #344]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	4a55      	ldr	r2, [pc, #340]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004812:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004816:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004818:	4b53      	ldr	r3, [pc, #332]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	4950      	ldr	r1, [pc, #320]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004826:	4313      	orrs	r3, r2
 8004828:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0301 	and.w	r3, r3, #1
 8004832:	2b00      	cmp	r3, #0
 8004834:	d040      	beq.n	80048b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d107      	bne.n	800484e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800483e:	4b4a      	ldr	r3, [pc, #296]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d115      	bne.n	8004876 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e085      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	2b02      	cmp	r3, #2
 8004854:	d107      	bne.n	8004866 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004856:	4b44      	ldr	r3, [pc, #272]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d109      	bne.n	8004876 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e079      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004866:	4b40      	ldr	r3, [pc, #256]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d101      	bne.n	8004876 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e071      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004876:	4b3c      	ldr	r3, [pc, #240]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f023 0203 	bic.w	r2, r3, #3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	4939      	ldr	r1, [pc, #228]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004884:	4313      	orrs	r3, r2
 8004886:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004888:	f7fd f82c 	bl	80018e4 <HAL_GetTick>
 800488c:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800488e:	e00a      	b.n	80048a6 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004890:	f7fd f828 	bl	80018e4 <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800489e:	4293      	cmp	r3, r2
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e059      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048a6:	4b30      	ldr	r3, [pc, #192]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 020c 	and.w	r2, r3, #12
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d1eb      	bne.n	8004890 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048b8:	4b2a      	ldr	r3, [pc, #168]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 030f 	and.w	r3, r3, #15
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d20c      	bcs.n	80048e0 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048c6:	4b27      	ldr	r3, [pc, #156]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80048c8:	683a      	ldr	r2, [r7, #0]
 80048ca:	b2d2      	uxtb	r2, r2
 80048cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ce:	4b25      	ldr	r3, [pc, #148]	@ (8004964 <HAL_RCC_ClockConfig+0x1c4>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 030f 	and.w	r3, r3, #15
 80048d6:	683a      	ldr	r2, [r7, #0]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d001      	beq.n	80048e0 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e03c      	b.n	800495a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0304 	and.w	r3, r3, #4
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d008      	beq.n	80048fe <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048ec:	4b1e      	ldr	r3, [pc, #120]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	491b      	ldr	r1, [pc, #108]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0308 	and.w	r3, r3, #8
 8004906:	2b00      	cmp	r3, #0
 8004908:	d009      	beq.n	800491e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800490a:	4b17      	ldr	r3, [pc, #92]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	00db      	lsls	r3, r3, #3
 8004918:	4913      	ldr	r1, [pc, #76]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 800491a:	4313      	orrs	r3, r2
 800491c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800491e:	f000 f82b 	bl	8004978 <HAL_RCC_GetSysClockFreq>
 8004922:	4601      	mov	r1, r0
 8004924:	4b10      	ldr	r3, [pc, #64]	@ (8004968 <HAL_RCC_ClockConfig+0x1c8>)
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800492c:	22f0      	movs	r2, #240	@ 0xf0
 800492e:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	fa92 f2a2 	rbit	r2, r2
 8004936:	613a      	str	r2, [r7, #16]
  return result;
 8004938:	693a      	ldr	r2, [r7, #16]
 800493a:	fab2 f282 	clz	r2, r2
 800493e:	b2d2      	uxtb	r2, r2
 8004940:	40d3      	lsrs	r3, r2
 8004942:	4a0a      	ldr	r2, [pc, #40]	@ (800496c <HAL_RCC_ClockConfig+0x1cc>)
 8004944:	5cd3      	ldrb	r3, [r2, r3]
 8004946:	fa21 f303 	lsr.w	r3, r1, r3
 800494a:	4a09      	ldr	r2, [pc, #36]	@ (8004970 <HAL_RCC_ClockConfig+0x1d0>)
 800494c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800494e:	4b09      	ldr	r3, [pc, #36]	@ (8004974 <HAL_RCC_ClockConfig+0x1d4>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4618      	mov	r0, r3
 8004954:	f7fc ff84 	bl	8001860 <HAL_InitTick>

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3718      	adds	r7, #24
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40023c00 	.word	0x40023c00
 8004968:	40023800 	.word	0x40023800
 800496c:	0800a330 	.word	0x0800a330
 8004970:	20000008 	.word	0x20000008
 8004974:	2000000c 	.word	0x2000000c

08004978 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004978:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800497c:	b090      	sub	sp, #64	@ 0x40
 800497e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004980:	2300      	movs	r3, #0
 8004982:	637b      	str	r3, [r7, #52]	@ 0x34
 8004984:	2300      	movs	r3, #0
 8004986:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004988:	2300      	movs	r3, #0
 800498a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800498c:	2300      	movs	r3, #0
 800498e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004990:	4b59      	ldr	r3, [pc, #356]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f003 030c 	and.w	r3, r3, #12
 8004998:	2b08      	cmp	r3, #8
 800499a:	d00d      	beq.n	80049b8 <HAL_RCC_GetSysClockFreq+0x40>
 800499c:	2b08      	cmp	r3, #8
 800499e:	f200 80a2 	bhi.w	8004ae6 <HAL_RCC_GetSysClockFreq+0x16e>
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d002      	beq.n	80049ac <HAL_RCC_GetSysClockFreq+0x34>
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	d003      	beq.n	80049b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80049aa:	e09c      	b.n	8004ae6 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049ac:	4b53      	ldr	r3, [pc, #332]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x184>)
 80049ae:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80049b0:	e09c      	b.n	8004aec <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049b2:	4b53      	ldr	r3, [pc, #332]	@ (8004b00 <HAL_RCC_GetSysClockFreq+0x188>)
 80049b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049b6:	e099      	b.n	8004aec <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049b8:	4b4f      	ldr	r3, [pc, #316]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x180>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049c0:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049c2:	4b4d      	ldr	r3, [pc, #308]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x180>)
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d027      	beq.n	8004a1e <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049ce:	4b4a      	ldr	r3, [pc, #296]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x180>)
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	099b      	lsrs	r3, r3, #6
 80049d4:	2200      	movs	r2, #0
 80049d6:	623b      	str	r3, [r7, #32]
 80049d8:	627a      	str	r2, [r7, #36]	@ 0x24
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80049e0:	2100      	movs	r1, #0
 80049e2:	4b47      	ldr	r3, [pc, #284]	@ (8004b00 <HAL_RCC_GetSysClockFreq+0x188>)
 80049e4:	fb03 f201 	mul.w	r2, r3, r1
 80049e8:	2300      	movs	r3, #0
 80049ea:	fb00 f303 	mul.w	r3, r0, r3
 80049ee:	4413      	add	r3, r2
 80049f0:	4a43      	ldr	r2, [pc, #268]	@ (8004b00 <HAL_RCC_GetSysClockFreq+0x188>)
 80049f2:	fba0 2102 	umull	r2, r1, r0, r2
 80049f6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80049f8:	62ba      	str	r2, [r7, #40]	@ 0x28
 80049fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049fc:	4413      	add	r3, r2
 80049fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a02:	2200      	movs	r2, #0
 8004a04:	61bb      	str	r3, [r7, #24]
 8004a06:	61fa      	str	r2, [r7, #28]
 8004a08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a0c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004a10:	f7fb fbe2 	bl	80001d8 <__aeabi_uldivmod>
 8004a14:	4602      	mov	r2, r0
 8004a16:	460b      	mov	r3, r1
 8004a18:	4613      	mov	r3, r2
 8004a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a1c:	e055      	b.n	8004aca <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a1e:	4b36      	ldr	r3, [pc, #216]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	099b      	lsrs	r3, r3, #6
 8004a24:	2200      	movs	r2, #0
 8004a26:	613b      	str	r3, [r7, #16]
 8004a28:	617a      	str	r2, [r7, #20]
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004a30:	f04f 0b00 	mov.w	fp, #0
 8004a34:	4652      	mov	r2, sl
 8004a36:	465b      	mov	r3, fp
 8004a38:	f04f 0000 	mov.w	r0, #0
 8004a3c:	f04f 0100 	mov.w	r1, #0
 8004a40:	0159      	lsls	r1, r3, #5
 8004a42:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a46:	0150      	lsls	r0, r2, #5
 8004a48:	4602      	mov	r2, r0
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	ebb2 080a 	subs.w	r8, r2, sl
 8004a50:	eb63 090b 	sbc.w	r9, r3, fp
 8004a54:	f04f 0200 	mov.w	r2, #0
 8004a58:	f04f 0300 	mov.w	r3, #0
 8004a5c:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004a60:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004a64:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004a68:	ebb2 0408 	subs.w	r4, r2, r8
 8004a6c:	eb63 0509 	sbc.w	r5, r3, r9
 8004a70:	f04f 0200 	mov.w	r2, #0
 8004a74:	f04f 0300 	mov.w	r3, #0
 8004a78:	00eb      	lsls	r3, r5, #3
 8004a7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a7e:	00e2      	lsls	r2, r4, #3
 8004a80:	4614      	mov	r4, r2
 8004a82:	461d      	mov	r5, r3
 8004a84:	eb14 030a 	adds.w	r3, r4, sl
 8004a88:	603b      	str	r3, [r7, #0]
 8004a8a:	eb45 030b 	adc.w	r3, r5, fp
 8004a8e:	607b      	str	r3, [r7, #4]
 8004a90:	f04f 0200 	mov.w	r2, #0
 8004a94:	f04f 0300 	mov.w	r3, #0
 8004a98:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a9c:	4629      	mov	r1, r5
 8004a9e:	028b      	lsls	r3, r1, #10
 8004aa0:	4620      	mov	r0, r4
 8004aa2:	4629      	mov	r1, r5
 8004aa4:	4604      	mov	r4, r0
 8004aa6:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8004aaa:	4601      	mov	r1, r0
 8004aac:	028a      	lsls	r2, r1, #10
 8004aae:	4610      	mov	r0, r2
 8004ab0:	4619      	mov	r1, r3
 8004ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	60bb      	str	r3, [r7, #8]
 8004ab8:	60fa      	str	r2, [r7, #12]
 8004aba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004abe:	f7fb fb8b 	bl	80001d8 <__aeabi_uldivmod>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004aca:	4b0b      	ldr	r3, [pc, #44]	@ (8004af8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	0c1b      	lsrs	r3, r3, #16
 8004ad0:	f003 0303 	and.w	r3, r3, #3
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	005b      	lsls	r3, r3, #1
 8004ad8:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8004ada:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004ae4:	e002      	b.n	8004aec <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ae6:	4b05      	ldr	r3, [pc, #20]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x184>)
 8004ae8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004aea:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3740      	adds	r7, #64	@ 0x40
 8004af2:	46bd      	mov	sp, r7
 8004af4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004af8:	40023800 	.word	0x40023800
 8004afc:	00f42400 	.word	0x00f42400
 8004b00:	017d7840 	.word	0x017d7840

08004b04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b04:	b480      	push	{r7}
 8004b06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b08:	4b02      	ldr	r3, [pc, #8]	@ (8004b14 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bc80      	pop	{r7}
 8004b12:	4770      	bx	lr
 8004b14:	20000008 	.word	0x20000008

08004b18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e07b      	b.n	8004c22 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d108      	bne.n	8004b44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b3a:	d009      	beq.n	8004b50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	61da      	str	r2, [r3, #28]
 8004b42:	e005      	b.n	8004b50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d106      	bne.n	8004b70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f7fc fbd0 	bl	8001310 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2202      	movs	r2, #2
 8004b74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b86:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004b98:	431a      	orrs	r2, r3
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ba2:	431a      	orrs	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	f003 0302 	and.w	r3, r3, #2
 8004bac:	431a      	orrs	r2, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	699b      	ldr	r3, [r3, #24]
 8004bbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bc0:	431a      	orrs	r2, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bca:	431a      	orrs	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a1b      	ldr	r3, [r3, #32]
 8004bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bd4:	ea42 0103 	orr.w	r1, r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bdc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	430a      	orrs	r2, r1
 8004be6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	0c1b      	lsrs	r3, r3, #16
 8004bee:	f003 0104 	and.w	r1, r3, #4
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf6:	f003 0210 	and.w	r2, r3, #16
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	69da      	ldr	r2, [r3, #28]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3708      	adds	r7, #8
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}

08004c2a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c2a:	b580      	push	{r7, lr}
 8004c2c:	b088      	sub	sp, #32
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	60f8      	str	r0, [r7, #12]
 8004c32:	60b9      	str	r1, [r7, #8]
 8004c34:	603b      	str	r3, [r7, #0]
 8004c36:	4613      	mov	r3, r2
 8004c38:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c3a:	f7fc fe53 	bl	80018e4 <HAL_GetTick>
 8004c3e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004c40:	88fb      	ldrh	r3, [r7, #6]
 8004c42:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d001      	beq.n	8004c54 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004c50:	2302      	movs	r3, #2
 8004c52:	e12a      	b.n	8004eaa <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d002      	beq.n	8004c60 <HAL_SPI_Transmit+0x36>
 8004c5a:	88fb      	ldrh	r3, [r7, #6]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d101      	bne.n	8004c64 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e122      	b.n	8004eaa <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d101      	bne.n	8004c72 <HAL_SPI_Transmit+0x48>
 8004c6e:	2302      	movs	r3, #2
 8004c70:	e11b      	b.n	8004eaa <HAL_SPI_Transmit+0x280>
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2201      	movs	r2, #1
 8004c76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2203      	movs	r2, #3
 8004c7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	68ba      	ldr	r2, [r7, #8]
 8004c8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	88fa      	ldrh	r2, [r7, #6]
 8004c92:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	88fa      	ldrh	r2, [r7, #6]
 8004c98:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cc0:	d10f      	bne.n	8004ce2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cd0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ce0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cec:	2b40      	cmp	r3, #64	@ 0x40
 8004cee:	d007      	beq.n	8004d00 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004cfe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d08:	d152      	bne.n	8004db0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d002      	beq.n	8004d18 <HAL_SPI_Transmit+0xee>
 8004d12:	8b7b      	ldrh	r3, [r7, #26]
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d145      	bne.n	8004da4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d1c:	881a      	ldrh	r2, [r3, #0]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d28:	1c9a      	adds	r2, r3, #2
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	3b01      	subs	r3, #1
 8004d36:	b29a      	uxth	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004d3c:	e032      	b.n	8004da4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d112      	bne.n	8004d72 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d50:	881a      	ldrh	r2, [r3, #0]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d5c:	1c9a      	adds	r2, r3, #2
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004d70:	e018      	b.n	8004da4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d72:	f7fc fdb7 	bl	80018e4 <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	683a      	ldr	r2, [r7, #0]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d803      	bhi.n	8004d8a <HAL_SPI_Transmit+0x160>
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d88:	d102      	bne.n	8004d90 <HAL_SPI_Transmit+0x166>
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d109      	bne.n	8004da4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e082      	b.n	8004eaa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1c7      	bne.n	8004d3e <HAL_SPI_Transmit+0x114>
 8004dae:	e053      	b.n	8004e58 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d002      	beq.n	8004dbe <HAL_SPI_Transmit+0x194>
 8004db8:	8b7b      	ldrh	r3, [r7, #26]
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d147      	bne.n	8004e4e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	330c      	adds	r3, #12
 8004dc8:	7812      	ldrb	r2, [r2, #0]
 8004dca:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd0:	1c5a      	adds	r2, r3, #1
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	b29a      	uxth	r2, r3
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004de4:	e033      	b.n	8004e4e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f003 0302 	and.w	r3, r3, #2
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d113      	bne.n	8004e1c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	330c      	adds	r3, #12
 8004dfe:	7812      	ldrb	r2, [r2, #0]
 8004e00:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e06:	1c5a      	adds	r2, r3, #1
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	3b01      	subs	r3, #1
 8004e14:	b29a      	uxth	r2, r3
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004e1a:	e018      	b.n	8004e4e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e1c:	f7fc fd62 	bl	80018e4 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	683a      	ldr	r2, [r7, #0]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d803      	bhi.n	8004e34 <HAL_SPI_Transmit+0x20a>
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e32:	d102      	bne.n	8004e3a <HAL_SPI_Transmit+0x210>
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d109      	bne.n	8004e4e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e02d      	b.n	8004eaa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d1c6      	bne.n	8004de6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e58:	69fa      	ldr	r2, [r7, #28]
 8004e5a:	6839      	ldr	r1, [r7, #0]
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f000 fba8 	bl	80055b2 <SPI_EndRxTxTransaction>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d002      	beq.n	8004e6e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2220      	movs	r2, #32
 8004e6c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d10a      	bne.n	8004e8c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e76:	2300      	movs	r3, #0
 8004e78:	617b      	str	r3, [r7, #20]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	617b      	str	r3, [r7, #20]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	617b      	str	r3, [r7, #20]
 8004e8a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d001      	beq.n	8004ea8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e000      	b.n	8004eaa <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
  }
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3720      	adds	r7, #32
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b088      	sub	sp, #32
 8004eb6:	af02      	add	r7, sp, #8
 8004eb8:	60f8      	str	r0, [r7, #12]
 8004eba:	60b9      	str	r1, [r7, #8]
 8004ebc:	603b      	str	r3, [r7, #0]
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d001      	beq.n	8004ed2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004ece:	2302      	movs	r3, #2
 8004ed0:	e104      	b.n	80050dc <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004eda:	d112      	bne.n	8004f02 <HAL_SPI_Receive+0x50>
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d10e      	bne.n	8004f02 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2204      	movs	r2, #4
 8004ee8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004eec:	88fa      	ldrh	r2, [r7, #6]
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	9300      	str	r3, [sp, #0]
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	68ba      	ldr	r2, [r7, #8]
 8004ef6:	68b9      	ldr	r1, [r7, #8]
 8004ef8:	68f8      	ldr	r0, [r7, #12]
 8004efa:	f000 f8f3 	bl	80050e4 <HAL_SPI_TransmitReceive>
 8004efe:	4603      	mov	r3, r0
 8004f00:	e0ec      	b.n	80050dc <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f02:	f7fc fcef 	bl	80018e4 <HAL_GetTick>
 8004f06:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d002      	beq.n	8004f14 <HAL_SPI_Receive+0x62>
 8004f0e:	88fb      	ldrh	r3, [r7, #6]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d101      	bne.n	8004f18 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e0e1      	b.n	80050dc <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d101      	bne.n	8004f26 <HAL_SPI_Receive+0x74>
 8004f22:	2302      	movs	r3, #2
 8004f24:	e0da      	b.n	80050dc <HAL_SPI_Receive+0x22a>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2201      	movs	r2, #1
 8004f2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2204      	movs	r2, #4
 8004f32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	68ba      	ldr	r2, [r7, #8]
 8004f40:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	88fa      	ldrh	r2, [r7, #6]
 8004f46:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	88fa      	ldrh	r2, [r7, #6]
 8004f4c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2200      	movs	r2, #0
 8004f58:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2200      	movs	r2, #0
 8004f64:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f74:	d10f      	bne.n	8004f96 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f84:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004f94:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fa0:	2b40      	cmp	r3, #64	@ 0x40
 8004fa2:	d007      	beq.n	8004fb4 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004fb2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d170      	bne.n	800509e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004fbc:	e035      	b.n	800502a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f003 0301 	and.w	r3, r3, #1
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d115      	bne.n	8004ff8 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f103 020c 	add.w	r2, r3, #12
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd8:	7812      	ldrb	r2, [r2, #0]
 8004fda:	b2d2      	uxtb	r2, r2
 8004fdc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe2:	1c5a      	adds	r2, r3, #1
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ff6:	e018      	b.n	800502a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ff8:	f7fc fc74 	bl	80018e4 <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	683a      	ldr	r2, [r7, #0]
 8005004:	429a      	cmp	r2, r3
 8005006:	d803      	bhi.n	8005010 <HAL_SPI_Receive+0x15e>
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800500e:	d102      	bne.n	8005016 <HAL_SPI_Receive+0x164>
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d109      	bne.n	800502a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e058      	b.n	80050dc <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800502e:	b29b      	uxth	r3, r3
 8005030:	2b00      	cmp	r3, #0
 8005032:	d1c4      	bne.n	8004fbe <HAL_SPI_Receive+0x10c>
 8005034:	e038      	b.n	80050a8 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	f003 0301 	and.w	r3, r3, #1
 8005040:	2b01      	cmp	r3, #1
 8005042:	d113      	bne.n	800506c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68da      	ldr	r2, [r3, #12]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800504e:	b292      	uxth	r2, r2
 8005050:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005056:	1c9a      	adds	r2, r3, #2
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005060:	b29b      	uxth	r3, r3
 8005062:	3b01      	subs	r3, #1
 8005064:	b29a      	uxth	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800506a:	e018      	b.n	800509e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800506c:	f7fc fc3a 	bl	80018e4 <HAL_GetTick>
 8005070:	4602      	mov	r2, r0
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	1ad3      	subs	r3, r2, r3
 8005076:	683a      	ldr	r2, [r7, #0]
 8005078:	429a      	cmp	r2, r3
 800507a:	d803      	bhi.n	8005084 <HAL_SPI_Receive+0x1d2>
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005082:	d102      	bne.n	800508a <HAL_SPI_Receive+0x1d8>
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d109      	bne.n	800509e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2201      	movs	r2, #1
 800508e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e01e      	b.n	80050dc <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d1c6      	bne.n	8005036 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050a8:	697a      	ldr	r2, [r7, #20]
 80050aa:	6839      	ldr	r1, [r7, #0]
 80050ac:	68f8      	ldr	r0, [r7, #12]
 80050ae:	f000 fa4b 	bl	8005548 <SPI_EndRxTransaction>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d002      	beq.n	80050be <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2220      	movs	r2, #32
 80050bc:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d001      	beq.n	80050da <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e000      	b.n	80050dc <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80050da:	2300      	movs	r3, #0
  }
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3718      	adds	r7, #24
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b08a      	sub	sp, #40	@ 0x28
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]
 80050f0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80050f2:	2301      	movs	r3, #1
 80050f4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050f6:	f7fc fbf5 	bl	80018e4 <HAL_GetTick>
 80050fa:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005102:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800510a:	887b      	ldrh	r3, [r7, #2]
 800510c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800510e:	7ffb      	ldrb	r3, [r7, #31]
 8005110:	2b01      	cmp	r3, #1
 8005112:	d00c      	beq.n	800512e <HAL_SPI_TransmitReceive+0x4a>
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800511a:	d106      	bne.n	800512a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d102      	bne.n	800512a <HAL_SPI_TransmitReceive+0x46>
 8005124:	7ffb      	ldrb	r3, [r7, #31]
 8005126:	2b04      	cmp	r3, #4
 8005128:	d001      	beq.n	800512e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800512a:	2302      	movs	r3, #2
 800512c:	e17f      	b.n	800542e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d005      	beq.n	8005140 <HAL_SPI_TransmitReceive+0x5c>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d002      	beq.n	8005140 <HAL_SPI_TransmitReceive+0x5c>
 800513a:	887b      	ldrh	r3, [r7, #2]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e174      	b.n	800542e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800514a:	2b01      	cmp	r3, #1
 800514c:	d101      	bne.n	8005152 <HAL_SPI_TransmitReceive+0x6e>
 800514e:	2302      	movs	r3, #2
 8005150:	e16d      	b.n	800542e <HAL_SPI_TransmitReceive+0x34a>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b04      	cmp	r3, #4
 8005164:	d003      	beq.n	800516e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2205      	movs	r2, #5
 800516a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2200      	movs	r2, #0
 8005172:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	887a      	ldrh	r2, [r7, #2]
 800517e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	887a      	ldrh	r2, [r7, #2]
 8005184:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	887a      	ldrh	r2, [r7, #2]
 8005190:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	887a      	ldrh	r2, [r7, #2]
 8005196:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051ae:	2b40      	cmp	r3, #64	@ 0x40
 80051b0:	d007      	beq.n	80051c2 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80051c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051ca:	d17e      	bne.n	80052ca <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d002      	beq.n	80051da <HAL_SPI_TransmitReceive+0xf6>
 80051d4:	8afb      	ldrh	r3, [r7, #22]
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d16c      	bne.n	80052b4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051de:	881a      	ldrh	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ea:	1c9a      	adds	r2, r3, #2
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	3b01      	subs	r3, #1
 80051f8:	b29a      	uxth	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051fe:	e059      	b.n	80052b4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b02      	cmp	r3, #2
 800520c:	d11b      	bne.n	8005246 <HAL_SPI_TransmitReceive+0x162>
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005212:	b29b      	uxth	r3, r3
 8005214:	2b00      	cmp	r3, #0
 8005216:	d016      	beq.n	8005246 <HAL_SPI_TransmitReceive+0x162>
 8005218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521a:	2b01      	cmp	r3, #1
 800521c:	d113      	bne.n	8005246 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005222:	881a      	ldrh	r2, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800522e:	1c9a      	adds	r2, r3, #2
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005238:	b29b      	uxth	r3, r3
 800523a:	3b01      	subs	r3, #1
 800523c:	b29a      	uxth	r2, r3
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005242:	2300      	movs	r3, #0
 8005244:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f003 0301 	and.w	r3, r3, #1
 8005250:	2b01      	cmp	r3, #1
 8005252:	d119      	bne.n	8005288 <HAL_SPI_TransmitReceive+0x1a4>
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005258:	b29b      	uxth	r3, r3
 800525a:	2b00      	cmp	r3, #0
 800525c:	d014      	beq.n	8005288 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	68da      	ldr	r2, [r3, #12]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005268:	b292      	uxth	r2, r2
 800526a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005270:	1c9a      	adds	r2, r3, #2
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800527a:	b29b      	uxth	r3, r3
 800527c:	3b01      	subs	r3, #1
 800527e:	b29a      	uxth	r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005284:	2301      	movs	r3, #1
 8005286:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005288:	f7fc fb2c 	bl	80018e4 <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	6a3b      	ldr	r3, [r7, #32]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005294:	429a      	cmp	r2, r3
 8005296:	d80d      	bhi.n	80052b4 <HAL_SPI_TransmitReceive+0x1d0>
 8005298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800529a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800529e:	d009      	beq.n	80052b4 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80052b0:	2303      	movs	r3, #3
 80052b2:	e0bc      	b.n	800542e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1a0      	bne.n	8005200 <HAL_SPI_TransmitReceive+0x11c>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d19b      	bne.n	8005200 <HAL_SPI_TransmitReceive+0x11c>
 80052c8:	e082      	b.n	80053d0 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d002      	beq.n	80052d8 <HAL_SPI_TransmitReceive+0x1f4>
 80052d2:	8afb      	ldrh	r3, [r7, #22]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d171      	bne.n	80053bc <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	330c      	adds	r3, #12
 80052e2:	7812      	ldrb	r2, [r2, #0]
 80052e4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ea:	1c5a      	adds	r2, r3, #1
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	3b01      	subs	r3, #1
 80052f8:	b29a      	uxth	r2, r3
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052fe:	e05d      	b.n	80053bc <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b02      	cmp	r3, #2
 800530c:	d11c      	bne.n	8005348 <HAL_SPI_TransmitReceive+0x264>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005312:	b29b      	uxth	r3, r3
 8005314:	2b00      	cmp	r3, #0
 8005316:	d017      	beq.n	8005348 <HAL_SPI_TransmitReceive+0x264>
 8005318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800531a:	2b01      	cmp	r3, #1
 800531c:	d114      	bne.n	8005348 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	330c      	adds	r3, #12
 8005328:	7812      	ldrb	r2, [r2, #0]
 800532a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005330:	1c5a      	adds	r2, r3, #1
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800533a:	b29b      	uxth	r3, r3
 800533c:	3b01      	subs	r3, #1
 800533e:	b29a      	uxth	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005344:	2300      	movs	r3, #0
 8005346:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f003 0301 	and.w	r3, r3, #1
 8005352:	2b01      	cmp	r3, #1
 8005354:	d119      	bne.n	800538a <HAL_SPI_TransmitReceive+0x2a6>
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800535a:	b29b      	uxth	r3, r3
 800535c:	2b00      	cmp	r3, #0
 800535e:	d014      	beq.n	800538a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68da      	ldr	r2, [r3, #12]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800536a:	b2d2      	uxtb	r2, r2
 800536c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005372:	1c5a      	adds	r2, r3, #1
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800537c:	b29b      	uxth	r3, r3
 800537e:	3b01      	subs	r3, #1
 8005380:	b29a      	uxth	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005386:	2301      	movs	r3, #1
 8005388:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800538a:	f7fc faab 	bl	80018e4 <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	6a3b      	ldr	r3, [r7, #32]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005396:	429a      	cmp	r2, r3
 8005398:	d803      	bhi.n	80053a2 <HAL_SPI_TransmitReceive+0x2be>
 800539a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800539c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a0:	d102      	bne.n	80053a8 <HAL_SPI_TransmitReceive+0x2c4>
 80053a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d109      	bne.n	80053bc <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e038      	b.n	800542e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d19c      	bne.n	8005300 <HAL_SPI_TransmitReceive+0x21c>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d197      	bne.n	8005300 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053d0:	6a3a      	ldr	r2, [r7, #32]
 80053d2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 f8ec 	bl	80055b2 <SPI_EndRxTxTransaction>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d008      	beq.n	80053f2 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2220      	movs	r2, #32
 80053e4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e01d      	b.n	800542e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d10a      	bne.n	8005410 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053fa:	2300      	movs	r3, #0
 80053fc:	613b      	str	r3, [r7, #16]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	613b      	str	r3, [r7, #16]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	613b      	str	r3, [r7, #16]
 800540e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2200      	movs	r2, #0
 800541c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005424:	2b00      	cmp	r3, #0
 8005426:	d001      	beq.n	800542c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e000      	b.n	800542e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800542c:	2300      	movs	r3, #0
  }
}
 800542e:	4618      	mov	r0, r3
 8005430:	3728      	adds	r7, #40	@ 0x28
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
	...

08005438 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b088      	sub	sp, #32
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	603b      	str	r3, [r7, #0]
 8005444:	4613      	mov	r3, r2
 8005446:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005448:	f7fc fa4c 	bl	80018e4 <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005450:	1a9b      	subs	r3, r3, r2
 8005452:	683a      	ldr	r2, [r7, #0]
 8005454:	4413      	add	r3, r2
 8005456:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005458:	f7fc fa44 	bl	80018e4 <HAL_GetTick>
 800545c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800545e:	4b39      	ldr	r3, [pc, #228]	@ (8005544 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	015b      	lsls	r3, r3, #5
 8005464:	0d1b      	lsrs	r3, r3, #20
 8005466:	69fa      	ldr	r2, [r7, #28]
 8005468:	fb02 f303 	mul.w	r3, r2, r3
 800546c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800546e:	e054      	b.n	800551a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005476:	d050      	beq.n	800551a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005478:	f7fc fa34 	bl	80018e4 <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	69bb      	ldr	r3, [r7, #24]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	69fa      	ldr	r2, [r7, #28]
 8005484:	429a      	cmp	r2, r3
 8005486:	d902      	bls.n	800548e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d13d      	bne.n	800550a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	685a      	ldr	r2, [r3, #4]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800549c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054a6:	d111      	bne.n	80054cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054b0:	d004      	beq.n	80054bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054ba:	d107      	bne.n	80054cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054d4:	d10f      	bne.n	80054f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80054e4:	601a      	str	r2, [r3, #0]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80054f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2201      	movs	r2, #1
 80054fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e017      	b.n	800553a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d101      	bne.n	8005514 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005510:	2300      	movs	r3, #0
 8005512:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	3b01      	subs	r3, #1
 8005518:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	689a      	ldr	r2, [r3, #8]
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	4013      	ands	r3, r2
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	429a      	cmp	r2, r3
 8005528:	bf0c      	ite	eq
 800552a:	2301      	moveq	r3, #1
 800552c:	2300      	movne	r3, #0
 800552e:	b2db      	uxtb	r3, r3
 8005530:	461a      	mov	r2, r3
 8005532:	79fb      	ldrb	r3, [r7, #7]
 8005534:	429a      	cmp	r2, r3
 8005536:	d19b      	bne.n	8005470 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005538:	2300      	movs	r3, #0
}
 800553a:	4618      	mov	r0, r3
 800553c:	3720      	adds	r7, #32
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	20000008 	.word	0x20000008

08005548 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b086      	sub	sp, #24
 800554c:	af02      	add	r7, sp, #8
 800554e:	60f8      	str	r0, [r7, #12]
 8005550:	60b9      	str	r1, [r7, #8]
 8005552:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800555c:	d111      	bne.n	8005582 <SPI_EndRxTransaction+0x3a>
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005566:	d004      	beq.n	8005572 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005570:	d107      	bne.n	8005582 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005580:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	9300      	str	r3, [sp, #0]
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	2200      	movs	r2, #0
 800558a:	2180      	movs	r1, #128	@ 0x80
 800558c:	68f8      	ldr	r0, [r7, #12]
 800558e:	f7ff ff53 	bl	8005438 <SPI_WaitFlagStateUntilTimeout>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d007      	beq.n	80055a8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800559c:	f043 0220 	orr.w	r2, r3, #32
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80055a4:	2303      	movs	r3, #3
 80055a6:	e000      	b.n	80055aa <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b086      	sub	sp, #24
 80055b6:	af02      	add	r7, sp, #8
 80055b8:	60f8      	str	r0, [r7, #12]
 80055ba:	60b9      	str	r1, [r7, #8]
 80055bc:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	9300      	str	r3, [sp, #0]
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	2201      	movs	r2, #1
 80055c6:	2102      	movs	r1, #2
 80055c8:	68f8      	ldr	r0, [r7, #12]
 80055ca:	f7ff ff35 	bl	8005438 <SPI_WaitFlagStateUntilTimeout>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d007      	beq.n	80055e4 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055d8:	f043 0220 	orr.w	r2, r3, #32
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80055e0:	2303      	movs	r3, #3
 80055e2:	e013      	b.n	800560c <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	9300      	str	r3, [sp, #0]
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	2200      	movs	r2, #0
 80055ec:	2180      	movs	r1, #128	@ 0x80
 80055ee:	68f8      	ldr	r0, [r7, #12]
 80055f0:	f7ff ff22 	bl	8005438 <SPI_WaitFlagStateUntilTimeout>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d007      	beq.n	800560a <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055fe:	f043 0220 	orr.w	r2, r3, #32
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	e000      	b.n	800560c <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800560a:	2300      	movs	r3, #0
}
 800560c:	4618      	mov	r0, r3
 800560e:	3710      	adds	r7, #16
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d101      	bne.n	8005626 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e041      	b.n	80056aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800562c:	b2db      	uxtb	r3, r3
 800562e:	2b00      	cmp	r3, #0
 8005630:	d106      	bne.n	8005640 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f7fc f858 	bl	80016f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2202      	movs	r2, #2
 8005644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	3304      	adds	r3, #4
 8005650:	4619      	mov	r1, r3
 8005652:	4610      	mov	r0, r2
 8005654:	f000 fbae 	bl	8005db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3708      	adds	r7, #8
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
	...

080056b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d001      	beq.n	80056cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e04e      	b.n	800576a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2202      	movs	r2, #2
 80056d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68da      	ldr	r2, [r3, #12]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f042 0201 	orr.w	r2, r2, #1
 80056e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a22      	ldr	r2, [pc, #136]	@ (8005774 <HAL_TIM_Base_Start_IT+0xc0>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d022      	beq.n	8005734 <HAL_TIM_Base_Start_IT+0x80>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056f6:	d01d      	beq.n	8005734 <HAL_TIM_Base_Start_IT+0x80>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a1e      	ldr	r2, [pc, #120]	@ (8005778 <HAL_TIM_Base_Start_IT+0xc4>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d018      	beq.n	8005734 <HAL_TIM_Base_Start_IT+0x80>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a1d      	ldr	r2, [pc, #116]	@ (800577c <HAL_TIM_Base_Start_IT+0xc8>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d013      	beq.n	8005734 <HAL_TIM_Base_Start_IT+0x80>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a1b      	ldr	r2, [pc, #108]	@ (8005780 <HAL_TIM_Base_Start_IT+0xcc>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d00e      	beq.n	8005734 <HAL_TIM_Base_Start_IT+0x80>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a1a      	ldr	r2, [pc, #104]	@ (8005784 <HAL_TIM_Base_Start_IT+0xd0>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d009      	beq.n	8005734 <HAL_TIM_Base_Start_IT+0x80>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a18      	ldr	r2, [pc, #96]	@ (8005788 <HAL_TIM_Base_Start_IT+0xd4>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d004      	beq.n	8005734 <HAL_TIM_Base_Start_IT+0x80>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a17      	ldr	r2, [pc, #92]	@ (800578c <HAL_TIM_Base_Start_IT+0xd8>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d111      	bne.n	8005758 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f003 0307 	and.w	r3, r3, #7
 800573e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2b06      	cmp	r3, #6
 8005744:	d010      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f042 0201 	orr.w	r2, r2, #1
 8005754:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005756:	e007      	b.n	8005768 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f042 0201 	orr.w	r2, r2, #1
 8005766:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3714      	adds	r7, #20
 800576e:	46bd      	mov	sp, r7
 8005770:	bc80      	pop	{r7}
 8005772:	4770      	bx	lr
 8005774:	40010000 	.word	0x40010000
 8005778:	40000400 	.word	0x40000400
 800577c:	40000800 	.word	0x40000800
 8005780:	40000c00 	.word	0x40000c00
 8005784:	40010400 	.word	0x40010400
 8005788:	40014000 	.word	0x40014000
 800578c:	40001800 	.word	0x40001800

08005790 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e041      	b.n	8005826 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d106      	bne.n	80057bc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 f839 	bl	800582e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2202      	movs	r2, #2
 80057c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	3304      	adds	r3, #4
 80057cc:	4619      	mov	r1, r3
 80057ce:	4610      	mov	r0, r2
 80057d0:	f000 faf0 	bl	8005db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005824:	2300      	movs	r3, #0
}
 8005826:	4618      	mov	r0, r3
 8005828:	3708      	adds	r7, #8
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}

0800582e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800582e:	b480      	push	{r7}
 8005830:	b083      	sub	sp, #12
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005836:	bf00      	nop
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	bc80      	pop	{r7}
 800583e:	4770      	bx	lr

08005840 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	f003 0302 	and.w	r3, r3, #2
 800585e:	2b00      	cmp	r3, #0
 8005860:	d020      	beq.n	80058a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f003 0302 	and.w	r3, r3, #2
 8005868:	2b00      	cmp	r3, #0
 800586a:	d01b      	beq.n	80058a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f06f 0202 	mvn.w	r2, #2
 8005874:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	699b      	ldr	r3, [r3, #24]
 8005882:	f003 0303 	and.w	r3, r3, #3
 8005886:	2b00      	cmp	r3, #0
 8005888:	d003      	beq.n	8005892 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 fa76 	bl	8005d7c <HAL_TIM_IC_CaptureCallback>
 8005890:	e005      	b.n	800589e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 fa69 	bl	8005d6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 fa78 	bl	8005d8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	f003 0304 	and.w	r3, r3, #4
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d020      	beq.n	80058f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f003 0304 	and.w	r3, r3, #4
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d01b      	beq.n	80058f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f06f 0204 	mvn.w	r2, #4
 80058c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2202      	movs	r2, #2
 80058c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	699b      	ldr	r3, [r3, #24]
 80058ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d003      	beq.n	80058de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 fa50 	bl	8005d7c <HAL_TIM_IC_CaptureCallback>
 80058dc:	e005      	b.n	80058ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fa43 	bl	8005d6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 fa52 	bl	8005d8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	f003 0308 	and.w	r3, r3, #8
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d020      	beq.n	800593c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f003 0308 	and.w	r3, r3, #8
 8005900:	2b00      	cmp	r3, #0
 8005902:	d01b      	beq.n	800593c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f06f 0208 	mvn.w	r2, #8
 800590c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2204      	movs	r2, #4
 8005912:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	69db      	ldr	r3, [r3, #28]
 800591a:	f003 0303 	and.w	r3, r3, #3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d003      	beq.n	800592a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 fa2a 	bl	8005d7c <HAL_TIM_IC_CaptureCallback>
 8005928:	e005      	b.n	8005936 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 fa1d 	bl	8005d6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 fa2c 	bl	8005d8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	f003 0310 	and.w	r3, r3, #16
 8005942:	2b00      	cmp	r3, #0
 8005944:	d020      	beq.n	8005988 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f003 0310 	and.w	r3, r3, #16
 800594c:	2b00      	cmp	r3, #0
 800594e:	d01b      	beq.n	8005988 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f06f 0210 	mvn.w	r2, #16
 8005958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2208      	movs	r2, #8
 800595e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	69db      	ldr	r3, [r3, #28]
 8005966:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800596a:	2b00      	cmp	r3, #0
 800596c:	d003      	beq.n	8005976 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 fa04 	bl	8005d7c <HAL_TIM_IC_CaptureCallback>
 8005974:	e005      	b.n	8005982 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f9f7 	bl	8005d6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 fa06 	bl	8005d8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	2b00      	cmp	r3, #0
 8005990:	d00c      	beq.n	80059ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	2b00      	cmp	r3, #0
 800599a:	d007      	beq.n	80059ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f06f 0201 	mvn.w	r2, #1
 80059a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f7fa ff6e 	bl	8000888 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00c      	beq.n	80059d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d007      	beq.n	80059d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80059c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 fd6d 	bl	80064aa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00c      	beq.n	80059f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d007      	beq.n	80059f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80059ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f9d6 	bl	8005da0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	f003 0320 	and.w	r3, r3, #32
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00c      	beq.n	8005a18 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f003 0320 	and.w	r3, r3, #32
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d007      	beq.n	8005a18 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f06f 0220 	mvn.w	r2, #32
 8005a10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 fd40 	bl	8006498 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a18:	bf00      	nop
 8005a1a:	3710      	adds	r7, #16
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}

08005a20 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b086      	sub	sp, #24
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	60f8      	str	r0, [r7, #12]
 8005a28:	60b9      	str	r1, [r7, #8]
 8005a2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d101      	bne.n	8005a3e <HAL_TIM_IC_ConfigChannel+0x1e>
 8005a3a:	2302      	movs	r3, #2
 8005a3c:	e088      	b.n	8005b50 <HAL_TIM_IC_ConfigChannel+0x130>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d11b      	bne.n	8005a84 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005a5c:	f000 fae6 	bl	800602c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	699a      	ldr	r2, [r3, #24]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f022 020c 	bic.w	r2, r2, #12
 8005a6e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6999      	ldr	r1, [r3, #24]
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	689a      	ldr	r2, [r3, #8]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	619a      	str	r2, [r3, #24]
 8005a82:	e060      	b.n	8005b46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2b04      	cmp	r3, #4
 8005a88:	d11c      	bne.n	8005ac4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005a9a:	f000 fb67 	bl	800616c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	699a      	ldr	r2, [r3, #24]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005aac:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	6999      	ldr	r1, [r3, #24]
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	021a      	lsls	r2, r3, #8
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	430a      	orrs	r2, r1
 8005ac0:	619a      	str	r2, [r3, #24]
 8005ac2:	e040      	b.n	8005b46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2b08      	cmp	r3, #8
 8005ac8:	d11b      	bne.n	8005b02 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005ada:	f000 fbb2 	bl	8006242 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	69da      	ldr	r2, [r3, #28]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 020c 	bic.w	r2, r2, #12
 8005aec:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	69d9      	ldr	r1, [r3, #28]
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	430a      	orrs	r2, r1
 8005afe:	61da      	str	r2, [r3, #28]
 8005b00:	e021      	b.n	8005b46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2b0c      	cmp	r3, #12
 8005b06:	d11c      	bne.n	8005b42 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005b18:	f000 fbce 	bl	80062b8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	69da      	ldr	r2, [r3, #28]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005b2a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	69d9      	ldr	r1, [r3, #28]
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	021a      	lsls	r2, r3, #8
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	430a      	orrs	r2, r1
 8005b3e:	61da      	str	r2, [r3, #28]
 8005b40:	e001      	b.n	8005b46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3718      	adds	r7, #24
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b084      	sub	sp, #16
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b62:	2300      	movs	r3, #0
 8005b64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d101      	bne.n	8005b74 <HAL_TIM_ConfigClockSource+0x1c>
 8005b70:	2302      	movs	r3, #2
 8005b72:	e0b4      	b.n	8005cde <HAL_TIM_ConfigClockSource+0x186>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2202      	movs	r2, #2
 8005b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005b92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68ba      	ldr	r2, [r7, #8]
 8005ba2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bac:	d03e      	beq.n	8005c2c <HAL_TIM_ConfigClockSource+0xd4>
 8005bae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bb2:	f200 8087 	bhi.w	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bba:	f000 8086 	beq.w	8005cca <HAL_TIM_ConfigClockSource+0x172>
 8005bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bc2:	d87f      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bc4:	2b70      	cmp	r3, #112	@ 0x70
 8005bc6:	d01a      	beq.n	8005bfe <HAL_TIM_ConfigClockSource+0xa6>
 8005bc8:	2b70      	cmp	r3, #112	@ 0x70
 8005bca:	d87b      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bcc:	2b60      	cmp	r3, #96	@ 0x60
 8005bce:	d050      	beq.n	8005c72 <HAL_TIM_ConfigClockSource+0x11a>
 8005bd0:	2b60      	cmp	r3, #96	@ 0x60
 8005bd2:	d877      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bd4:	2b50      	cmp	r3, #80	@ 0x50
 8005bd6:	d03c      	beq.n	8005c52 <HAL_TIM_ConfigClockSource+0xfa>
 8005bd8:	2b50      	cmp	r3, #80	@ 0x50
 8005bda:	d873      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bdc:	2b40      	cmp	r3, #64	@ 0x40
 8005bde:	d058      	beq.n	8005c92 <HAL_TIM_ConfigClockSource+0x13a>
 8005be0:	2b40      	cmp	r3, #64	@ 0x40
 8005be2:	d86f      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005be4:	2b30      	cmp	r3, #48	@ 0x30
 8005be6:	d064      	beq.n	8005cb2 <HAL_TIM_ConfigClockSource+0x15a>
 8005be8:	2b30      	cmp	r3, #48	@ 0x30
 8005bea:	d86b      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bec:	2b20      	cmp	r3, #32
 8005bee:	d060      	beq.n	8005cb2 <HAL_TIM_ConfigClockSource+0x15a>
 8005bf0:	2b20      	cmp	r3, #32
 8005bf2:	d867      	bhi.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d05c      	beq.n	8005cb2 <HAL_TIM_ConfigClockSource+0x15a>
 8005bf8:	2b10      	cmp	r3, #16
 8005bfa:	d05a      	beq.n	8005cb2 <HAL_TIM_ConfigClockSource+0x15a>
 8005bfc:	e062      	b.n	8005cc4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c0e:	f000 fba9 	bl	8006364 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005c20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	68ba      	ldr	r2, [r7, #8]
 8005c28:	609a      	str	r2, [r3, #8]
      break;
 8005c2a:	e04f      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c3c:	f000 fb92 	bl	8006364 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	689a      	ldr	r2, [r3, #8]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c4e:	609a      	str	r2, [r3, #8]
      break;
 8005c50:	e03c      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c5e:	461a      	mov	r2, r3
 8005c60:	f000 fa56 	bl	8006110 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2150      	movs	r1, #80	@ 0x50
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f000 fb60 	bl	8006330 <TIM_ITRx_SetConfig>
      break;
 8005c70:	e02c      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c7e:	461a      	mov	r2, r3
 8005c80:	f000 fab0 	bl	80061e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2160      	movs	r1, #96	@ 0x60
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f000 fb50 	bl	8006330 <TIM_ITRx_SetConfig>
      break;
 8005c90:	e01c      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	f000 fa36 	bl	8006110 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2140      	movs	r1, #64	@ 0x40
 8005caa:	4618      	mov	r0, r3
 8005cac:	f000 fb40 	bl	8006330 <TIM_ITRx_SetConfig>
      break;
 8005cb0:	e00c      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4619      	mov	r1, r3
 8005cbc:	4610      	mov	r0, r2
 8005cbe:	f000 fb37 	bl	8006330 <TIM_ITRx_SetConfig>
      break;
 8005cc2:	e003      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	73fb      	strb	r3, [r7, #15]
      break;
 8005cc8:	e000      	b.n	8005ccc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005cca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}

08005ce6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005ce6:	b580      	push	{r7, lr}
 8005ce8:	b082      	sub	sp, #8
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	6078      	str	r0, [r7, #4]
 8005cee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cf6:	2b01      	cmp	r3, #1
 8005cf8:	d101      	bne.n	8005cfe <HAL_TIM_SlaveConfigSynchro+0x18>
 8005cfa:	2302      	movs	r3, #2
 8005cfc:	e031      	b.n	8005d62 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2202      	movs	r2, #2
 8005d0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005d0e:	6839      	ldr	r1, [r7, #0]
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f000 f8f9 	bl	8005f08 <TIM_SlaveTimer_SetConfig>
 8005d16:	4603      	mov	r3, r0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d009      	beq.n	8005d30 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e018      	b.n	8005d62 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68da      	ldr	r2, [r3, #12]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d3e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68da      	ldr	r2, [r3, #12]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005d4e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d60:	2300      	movs	r3, #0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3708      	adds	r7, #8
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}

08005d6a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d6a:	b480      	push	{r7}
 8005d6c:	b083      	sub	sp, #12
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d72:	bf00      	nop
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bc80      	pop	{r7}
 8005d7a:	4770      	bx	lr

08005d7c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bc80      	pop	{r7}
 8005d8c:	4770      	bx	lr

08005d8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d8e:	b480      	push	{r7}
 8005d90:	b083      	sub	sp, #12
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d96:	bf00      	nop
 8005d98:	370c      	adds	r7, #12
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bc80      	pop	{r7}
 8005d9e:	4770      	bx	lr

08005da0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bc80      	pop	{r7}
 8005db0:	4770      	bx	lr
	...

08005db4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b085      	sub	sp, #20
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a45      	ldr	r2, [pc, #276]	@ (8005edc <TIM_Base_SetConfig+0x128>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d013      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dd2:	d00f      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a42      	ldr	r2, [pc, #264]	@ (8005ee0 <TIM_Base_SetConfig+0x12c>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d00b      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a41      	ldr	r2, [pc, #260]	@ (8005ee4 <TIM_Base_SetConfig+0x130>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d007      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a40      	ldr	r2, [pc, #256]	@ (8005ee8 <TIM_Base_SetConfig+0x134>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d003      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a3f      	ldr	r2, [pc, #252]	@ (8005eec <TIM_Base_SetConfig+0x138>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d108      	bne.n	8005e06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a34      	ldr	r2, [pc, #208]	@ (8005edc <TIM_Base_SetConfig+0x128>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d02b      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e14:	d027      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a31      	ldr	r2, [pc, #196]	@ (8005ee0 <TIM_Base_SetConfig+0x12c>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d023      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a30      	ldr	r2, [pc, #192]	@ (8005ee4 <TIM_Base_SetConfig+0x130>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d01f      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a2f      	ldr	r2, [pc, #188]	@ (8005ee8 <TIM_Base_SetConfig+0x134>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d01b      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a2e      	ldr	r2, [pc, #184]	@ (8005eec <TIM_Base_SetConfig+0x138>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d017      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a2d      	ldr	r2, [pc, #180]	@ (8005ef0 <TIM_Base_SetConfig+0x13c>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d013      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a2c      	ldr	r2, [pc, #176]	@ (8005ef4 <TIM_Base_SetConfig+0x140>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d00f      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a2b      	ldr	r2, [pc, #172]	@ (8005ef8 <TIM_Base_SetConfig+0x144>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00b      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a2a      	ldr	r2, [pc, #168]	@ (8005efc <TIM_Base_SetConfig+0x148>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d007      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a29      	ldr	r2, [pc, #164]	@ (8005f00 <TIM_Base_SetConfig+0x14c>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d003      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a28      	ldr	r2, [pc, #160]	@ (8005f04 <TIM_Base_SetConfig+0x150>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d108      	bne.n	8005e78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	689a      	ldr	r2, [r3, #8]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a0f      	ldr	r2, [pc, #60]	@ (8005edc <TIM_Base_SetConfig+0x128>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d003      	beq.n	8005eac <TIM_Base_SetConfig+0xf8>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a11      	ldr	r2, [pc, #68]	@ (8005eec <TIM_Base_SetConfig+0x138>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d103      	bne.n	8005eb4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	691a      	ldr	r2, [r3, #16]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	691b      	ldr	r3, [r3, #16]
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d105      	bne.n	8005ed2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	f023 0201 	bic.w	r2, r3, #1
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	611a      	str	r2, [r3, #16]
  }
}
 8005ed2:	bf00      	nop
 8005ed4:	3714      	adds	r7, #20
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bc80      	pop	{r7}
 8005eda:	4770      	bx	lr
 8005edc:	40010000 	.word	0x40010000
 8005ee0:	40000400 	.word	0x40000400
 8005ee4:	40000800 	.word	0x40000800
 8005ee8:	40000c00 	.word	0x40000c00
 8005eec:	40010400 	.word	0x40010400
 8005ef0:	40014000 	.word	0x40014000
 8005ef4:	40014400 	.word	0x40014400
 8005ef8:	40014800 	.word	0x40014800
 8005efc:	40001800 	.word	0x40001800
 8005f00:	40001c00 	.word	0x40001c00
 8005f04:	40002000 	.word	0x40002000

08005f08 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b086      	sub	sp, #24
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f12:	2300      	movs	r3, #0
 8005f14:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f24:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	f023 0307 	bic.w	r3, r3, #7
 8005f36:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	693a      	ldr	r2, [r7, #16]
 8005f48:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	2b70      	cmp	r3, #112	@ 0x70
 8005f50:	d01a      	beq.n	8005f88 <TIM_SlaveTimer_SetConfig+0x80>
 8005f52:	2b70      	cmp	r3, #112	@ 0x70
 8005f54:	d860      	bhi.n	8006018 <TIM_SlaveTimer_SetConfig+0x110>
 8005f56:	2b60      	cmp	r3, #96	@ 0x60
 8005f58:	d054      	beq.n	8006004 <TIM_SlaveTimer_SetConfig+0xfc>
 8005f5a:	2b60      	cmp	r3, #96	@ 0x60
 8005f5c:	d85c      	bhi.n	8006018 <TIM_SlaveTimer_SetConfig+0x110>
 8005f5e:	2b50      	cmp	r3, #80	@ 0x50
 8005f60:	d046      	beq.n	8005ff0 <TIM_SlaveTimer_SetConfig+0xe8>
 8005f62:	2b50      	cmp	r3, #80	@ 0x50
 8005f64:	d858      	bhi.n	8006018 <TIM_SlaveTimer_SetConfig+0x110>
 8005f66:	2b40      	cmp	r3, #64	@ 0x40
 8005f68:	d019      	beq.n	8005f9e <TIM_SlaveTimer_SetConfig+0x96>
 8005f6a:	2b40      	cmp	r3, #64	@ 0x40
 8005f6c:	d854      	bhi.n	8006018 <TIM_SlaveTimer_SetConfig+0x110>
 8005f6e:	2b30      	cmp	r3, #48	@ 0x30
 8005f70:	d055      	beq.n	800601e <TIM_SlaveTimer_SetConfig+0x116>
 8005f72:	2b30      	cmp	r3, #48	@ 0x30
 8005f74:	d850      	bhi.n	8006018 <TIM_SlaveTimer_SetConfig+0x110>
 8005f76:	2b20      	cmp	r3, #32
 8005f78:	d051      	beq.n	800601e <TIM_SlaveTimer_SetConfig+0x116>
 8005f7a:	2b20      	cmp	r3, #32
 8005f7c:	d84c      	bhi.n	8006018 <TIM_SlaveTimer_SetConfig+0x110>
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d04d      	beq.n	800601e <TIM_SlaveTimer_SetConfig+0x116>
 8005f82:	2b10      	cmp	r3, #16
 8005f84:	d04b      	beq.n	800601e <TIM_SlaveTimer_SetConfig+0x116>
 8005f86:	e047      	b.n	8006018 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005f98:	f000 f9e4 	bl	8006364 <TIM_ETR_SetConfig>
      break;
 8005f9c:	e040      	b.n	8006020 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2b05      	cmp	r3, #5
 8005fa4:	d101      	bne.n	8005faa <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e03b      	b.n	8006022 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	6a1b      	ldr	r3, [r3, #32]
 8005fb0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	6a1a      	ldr	r2, [r3, #32]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f022 0201 	bic.w	r2, r2, #1
 8005fc0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	699b      	ldr	r3, [r3, #24]
 8005fc8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fd0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	011b      	lsls	r3, r3, #4
 8005fd8:	68ba      	ldr	r2, [r7, #8]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68fa      	ldr	r2, [r7, #12]
 8005fec:	621a      	str	r2, [r3, #32]
      break;
 8005fee:	e017      	b.n	8006020 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	f000 f887 	bl	8006110 <TIM_TI1_ConfigInputStage>
      break;
 8006002:	e00d      	b.n	8006020 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006010:	461a      	mov	r2, r3
 8006012:	f000 f8e7 	bl	80061e4 <TIM_TI2_ConfigInputStage>
      break;
 8006016:	e003      	b.n	8006020 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	75fb      	strb	r3, [r7, #23]
      break;
 800601c:	e000      	b.n	8006020 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800601e:	bf00      	nop
  }

  return status;
 8006020:	7dfb      	ldrb	r3, [r7, #23]
}
 8006022:	4618      	mov	r0, r3
 8006024:	3718      	adds	r7, #24
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
	...

0800602c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800602c:	b480      	push	{r7}
 800602e:	b087      	sub	sp, #28
 8006030:	af00      	add	r7, sp, #0
 8006032:	60f8      	str	r0, [r7, #12]
 8006034:	60b9      	str	r1, [r7, #8]
 8006036:	607a      	str	r2, [r7, #4]
 8006038:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	f023 0201 	bic.w	r2, r3, #1
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	699b      	ldr	r3, [r3, #24]
 8006050:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	4a27      	ldr	r2, [pc, #156]	@ (80060f4 <TIM_TI1_SetConfig+0xc8>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d01b      	beq.n	8006092 <TIM_TI1_SetConfig+0x66>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006060:	d017      	beq.n	8006092 <TIM_TI1_SetConfig+0x66>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	4a24      	ldr	r2, [pc, #144]	@ (80060f8 <TIM_TI1_SetConfig+0xcc>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d013      	beq.n	8006092 <TIM_TI1_SetConfig+0x66>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	4a23      	ldr	r2, [pc, #140]	@ (80060fc <TIM_TI1_SetConfig+0xd0>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d00f      	beq.n	8006092 <TIM_TI1_SetConfig+0x66>
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	4a22      	ldr	r2, [pc, #136]	@ (8006100 <TIM_TI1_SetConfig+0xd4>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d00b      	beq.n	8006092 <TIM_TI1_SetConfig+0x66>
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	4a21      	ldr	r2, [pc, #132]	@ (8006104 <TIM_TI1_SetConfig+0xd8>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d007      	beq.n	8006092 <TIM_TI1_SetConfig+0x66>
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	4a20      	ldr	r2, [pc, #128]	@ (8006108 <TIM_TI1_SetConfig+0xdc>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d003      	beq.n	8006092 <TIM_TI1_SetConfig+0x66>
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	4a1f      	ldr	r2, [pc, #124]	@ (800610c <TIM_TI1_SetConfig+0xe0>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d101      	bne.n	8006096 <TIM_TI1_SetConfig+0x6a>
 8006092:	2301      	movs	r3, #1
 8006094:	e000      	b.n	8006098 <TIM_TI1_SetConfig+0x6c>
 8006096:	2300      	movs	r3, #0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d008      	beq.n	80060ae <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	f023 0303 	bic.w	r3, r3, #3
 80060a2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80060a4:	697a      	ldr	r2, [r7, #20]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	617b      	str	r3, [r7, #20]
 80060ac:	e003      	b.n	80060b6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	f043 0301 	orr.w	r3, r3, #1
 80060b4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	011b      	lsls	r3, r3, #4
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	f023 030a 	bic.w	r3, r3, #10
 80060d0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	f003 030a 	and.w	r3, r3, #10
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	4313      	orrs	r3, r2
 80060dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	621a      	str	r2, [r3, #32]
}
 80060ea:	bf00      	nop
 80060ec:	371c      	adds	r7, #28
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bc80      	pop	{r7}
 80060f2:	4770      	bx	lr
 80060f4:	40010000 	.word	0x40010000
 80060f8:	40000400 	.word	0x40000400
 80060fc:	40000800 	.word	0x40000800
 8006100:	40000c00 	.word	0x40000c00
 8006104:	40010400 	.word	0x40010400
 8006108:	40014000 	.word	0x40014000
 800610c:	40001800 	.word	0x40001800

08006110 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006110:	b480      	push	{r7}
 8006112:	b087      	sub	sp, #28
 8006114:	af00      	add	r7, sp, #0
 8006116:	60f8      	str	r0, [r7, #12]
 8006118:	60b9      	str	r1, [r7, #8]
 800611a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6a1b      	ldr	r3, [r3, #32]
 8006120:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6a1b      	ldr	r3, [r3, #32]
 8006126:	f023 0201 	bic.w	r2, r3, #1
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	699b      	ldr	r3, [r3, #24]
 8006132:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800613a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	011b      	lsls	r3, r3, #4
 8006140:	693a      	ldr	r2, [r7, #16]
 8006142:	4313      	orrs	r3, r2
 8006144:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	f023 030a 	bic.w	r3, r3, #10
 800614c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	4313      	orrs	r3, r2
 8006154:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	693a      	ldr	r2, [r7, #16]
 800615a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	697a      	ldr	r2, [r7, #20]
 8006160:	621a      	str	r2, [r3, #32]
}
 8006162:	bf00      	nop
 8006164:	371c      	adds	r7, #28
 8006166:	46bd      	mov	sp, r7
 8006168:	bc80      	pop	{r7}
 800616a:	4770      	bx	lr

0800616c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800616c:	b480      	push	{r7}
 800616e:	b087      	sub	sp, #28
 8006170:	af00      	add	r7, sp, #0
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]
 8006178:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6a1b      	ldr	r3, [r3, #32]
 8006184:	f023 0210 	bic.w	r2, r3, #16
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006198:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	021b      	lsls	r3, r3, #8
 800619e:	693a      	ldr	r2, [r7, #16]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80061aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	031b      	lsls	r3, r3, #12
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80061be:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	011b      	lsls	r3, r3, #4
 80061c4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80061c8:	697a      	ldr	r2, [r7, #20]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	693a      	ldr	r2, [r7, #16]
 80061d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	621a      	str	r2, [r3, #32]
}
 80061da:	bf00      	nop
 80061dc:	371c      	adds	r7, #28
 80061de:	46bd      	mov	sp, r7
 80061e0:	bc80      	pop	{r7}
 80061e2:	4770      	bx	lr

080061e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b087      	sub	sp, #28
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6a1b      	ldr	r3, [r3, #32]
 80061f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	f023 0210 	bic.w	r2, r3, #16
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	699b      	ldr	r3, [r3, #24]
 8006206:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800620e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	031b      	lsls	r3, r3, #12
 8006214:	693a      	ldr	r2, [r7, #16]
 8006216:	4313      	orrs	r3, r2
 8006218:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006220:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	011b      	lsls	r3, r3, #4
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	4313      	orrs	r3, r2
 800622a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	693a      	ldr	r2, [r7, #16]
 8006230:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	697a      	ldr	r2, [r7, #20]
 8006236:	621a      	str	r2, [r3, #32]
}
 8006238:	bf00      	nop
 800623a:	371c      	adds	r7, #28
 800623c:	46bd      	mov	sp, r7
 800623e:	bc80      	pop	{r7}
 8006240:	4770      	bx	lr

08006242 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006242:	b480      	push	{r7}
 8006244:	b087      	sub	sp, #28
 8006246:	af00      	add	r7, sp, #0
 8006248:	60f8      	str	r0, [r7, #12]
 800624a:	60b9      	str	r1, [r7, #8]
 800624c:	607a      	str	r2, [r7, #4]
 800624e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6a1b      	ldr	r3, [r3, #32]
 8006254:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6a1b      	ldr	r3, [r3, #32]
 800625a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	69db      	ldr	r3, [r3, #28]
 8006266:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	f023 0303 	bic.w	r3, r3, #3
 800626e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006270:	693a      	ldr	r2, [r7, #16]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4313      	orrs	r3, r2
 8006276:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800627e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	011b      	lsls	r3, r3, #4
 8006284:	b2db      	uxtb	r3, r3
 8006286:	693a      	ldr	r2, [r7, #16]
 8006288:	4313      	orrs	r3, r2
 800628a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006292:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	021b      	lsls	r3, r3, #8
 8006298:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800629c:	697a      	ldr	r2, [r7, #20]
 800629e:	4313      	orrs	r3, r2
 80062a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	693a      	ldr	r2, [r7, #16]
 80062a6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	697a      	ldr	r2, [r7, #20]
 80062ac:	621a      	str	r2, [r3, #32]
}
 80062ae:	bf00      	nop
 80062b0:	371c      	adds	r7, #28
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bc80      	pop	{r7}
 80062b6:	4770      	bx	lr

080062b8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b087      	sub	sp, #28
 80062bc:	af00      	add	r7, sp, #0
 80062be:	60f8      	str	r0, [r7, #12]
 80062c0:	60b9      	str	r1, [r7, #8]
 80062c2:	607a      	str	r2, [r7, #4]
 80062c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6a1b      	ldr	r3, [r3, #32]
 80062ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6a1b      	ldr	r3, [r3, #32]
 80062d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	69db      	ldr	r3, [r3, #28]
 80062dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062e4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	021b      	lsls	r3, r3, #8
 80062ea:	693a      	ldr	r2, [r7, #16]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062f6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	031b      	lsls	r3, r3, #12
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	4313      	orrs	r3, r2
 8006302:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800630a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	031b      	lsls	r3, r3, #12
 8006310:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006314:	697a      	ldr	r2, [r7, #20]
 8006316:	4313      	orrs	r3, r2
 8006318:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	693a      	ldr	r2, [r7, #16]
 800631e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	697a      	ldr	r2, [r7, #20]
 8006324:	621a      	str	r2, [r3, #32]
}
 8006326:	bf00      	nop
 8006328:	371c      	adds	r7, #28
 800632a:	46bd      	mov	sp, r7
 800632c:	bc80      	pop	{r7}
 800632e:	4770      	bx	lr

08006330 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006346:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006348:	683a      	ldr	r2, [r7, #0]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	4313      	orrs	r3, r2
 800634e:	f043 0307 	orr.w	r3, r3, #7
 8006352:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	68fa      	ldr	r2, [r7, #12]
 8006358:	609a      	str	r2, [r3, #8]
}
 800635a:	bf00      	nop
 800635c:	3714      	adds	r7, #20
 800635e:	46bd      	mov	sp, r7
 8006360:	bc80      	pop	{r7}
 8006362:	4770      	bx	lr

08006364 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006364:	b480      	push	{r7}
 8006366:	b087      	sub	sp, #28
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]
 8006370:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800637e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	021a      	lsls	r2, r3, #8
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	431a      	orrs	r2, r3
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	4313      	orrs	r3, r2
 800638c:	697a      	ldr	r2, [r7, #20]
 800638e:	4313      	orrs	r3, r2
 8006390:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	697a      	ldr	r2, [r7, #20]
 8006396:	609a      	str	r2, [r3, #8]
}
 8006398:	bf00      	nop
 800639a:	371c      	adds	r7, #28
 800639c:	46bd      	mov	sp, r7
 800639e:	bc80      	pop	{r7}
 80063a0:	4770      	bx	lr
	...

080063a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b085      	sub	sp, #20
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d101      	bne.n	80063bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063b8:	2302      	movs	r3, #2
 80063ba:	e05a      	b.n	8006472 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2202      	movs	r2, #2
 80063c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a20      	ldr	r2, [pc, #128]	@ (800647c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d022      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006408:	d01d      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a1c      	ldr	r2, [pc, #112]	@ (8006480 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d018      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a1a      	ldr	r2, [pc, #104]	@ (8006484 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d013      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a19      	ldr	r2, [pc, #100]	@ (8006488 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d00e      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a17      	ldr	r2, [pc, #92]	@ (800648c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d009      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a16      	ldr	r2, [pc, #88]	@ (8006490 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d004      	beq.n	8006446 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a14      	ldr	r2, [pc, #80]	@ (8006494 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d10c      	bne.n	8006460 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800644c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	68ba      	ldr	r2, [r7, #8]
 8006454:	4313      	orrs	r3, r2
 8006456:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68ba      	ldr	r2, [r7, #8]
 800645e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3714      	adds	r7, #20
 8006476:	46bd      	mov	sp, r7
 8006478:	bc80      	pop	{r7}
 800647a:	4770      	bx	lr
 800647c:	40010000 	.word	0x40010000
 8006480:	40000400 	.word	0x40000400
 8006484:	40000800 	.word	0x40000800
 8006488:	40000c00 	.word	0x40000c00
 800648c:	40010400 	.word	0x40010400
 8006490:	40014000 	.word	0x40014000
 8006494:	40001800 	.word	0x40001800

08006498 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bc80      	pop	{r7}
 80064a8:	4770      	bx	lr

080064aa <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064aa:	b480      	push	{r7}
 80064ac:	b083      	sub	sp, #12
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064b2:	bf00      	nop
 80064b4:	370c      	adds	r7, #12
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bc80      	pop	{r7}
 80064ba:	4770      	bx	lr

080064bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80064bc:	b084      	sub	sp, #16
 80064be:	b580      	push	{r7, lr}
 80064c0:	b084      	sub	sp, #16
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	6078      	str	r0, [r7, #4]
 80064c6:	f107 001c 	add.w	r0, r7, #28
 80064ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80064ce:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d123      	bne.n	800651e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064da:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80064ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80064fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006502:	2b01      	cmp	r3, #1
 8006504:	d105      	bne.n	8006512 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f001 fac0 	bl	8007a98 <USB_CoreReset>
 8006518:	4603      	mov	r3, r0
 800651a:	73fb      	strb	r3, [r7, #15]
 800651c:	e010      	b.n	8006540 <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f001 fab4 	bl	8007a98 <USB_CoreReset>
 8006530:	4603      	mov	r3, r0
 8006532:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006538:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006540:	7fbb      	ldrb	r3, [r7, #30]
 8006542:	2b01      	cmp	r3, #1
 8006544:	d10b      	bne.n	800655e <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	f043 0206 	orr.w	r2, r3, #6
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f043 0220 	orr.w	r2, r3, #32
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800655e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006560:	4618      	mov	r0, r3
 8006562:	3710      	adds	r7, #16
 8006564:	46bd      	mov	sp, r7
 8006566:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800656a:	b004      	add	sp, #16
 800656c:	4770      	bx	lr
	...

08006570 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006570:	b480      	push	{r7}
 8006572:	b087      	sub	sp, #28
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	4613      	mov	r3, r2
 800657c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800657e:	79fb      	ldrb	r3, [r7, #7]
 8006580:	2b02      	cmp	r3, #2
 8006582:	d165      	bne.n	8006650 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	4a41      	ldr	r2, [pc, #260]	@ (800668c <USB_SetTurnaroundTime+0x11c>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d906      	bls.n	800659a <USB_SetTurnaroundTime+0x2a>
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	4a40      	ldr	r2, [pc, #256]	@ (8006690 <USB_SetTurnaroundTime+0x120>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d202      	bcs.n	800659a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006594:	230f      	movs	r3, #15
 8006596:	617b      	str	r3, [r7, #20]
 8006598:	e062      	b.n	8006660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	4a3c      	ldr	r2, [pc, #240]	@ (8006690 <USB_SetTurnaroundTime+0x120>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d306      	bcc.n	80065b0 <USB_SetTurnaroundTime+0x40>
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	4a3b      	ldr	r2, [pc, #236]	@ (8006694 <USB_SetTurnaroundTime+0x124>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d202      	bcs.n	80065b0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80065aa:	230e      	movs	r3, #14
 80065ac:	617b      	str	r3, [r7, #20]
 80065ae:	e057      	b.n	8006660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	4a38      	ldr	r2, [pc, #224]	@ (8006694 <USB_SetTurnaroundTime+0x124>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d306      	bcc.n	80065c6 <USB_SetTurnaroundTime+0x56>
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	4a37      	ldr	r2, [pc, #220]	@ (8006698 <USB_SetTurnaroundTime+0x128>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d202      	bcs.n	80065c6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80065c0:	230d      	movs	r3, #13
 80065c2:	617b      	str	r3, [r7, #20]
 80065c4:	e04c      	b.n	8006660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	4a33      	ldr	r2, [pc, #204]	@ (8006698 <USB_SetTurnaroundTime+0x128>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d306      	bcc.n	80065dc <USB_SetTurnaroundTime+0x6c>
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	4a32      	ldr	r2, [pc, #200]	@ (800669c <USB_SetTurnaroundTime+0x12c>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d802      	bhi.n	80065dc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80065d6:	230c      	movs	r3, #12
 80065d8:	617b      	str	r3, [r7, #20]
 80065da:	e041      	b.n	8006660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	4a2f      	ldr	r2, [pc, #188]	@ (800669c <USB_SetTurnaroundTime+0x12c>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d906      	bls.n	80065f2 <USB_SetTurnaroundTime+0x82>
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	4a2e      	ldr	r2, [pc, #184]	@ (80066a0 <USB_SetTurnaroundTime+0x130>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d802      	bhi.n	80065f2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80065ec:	230b      	movs	r3, #11
 80065ee:	617b      	str	r3, [r7, #20]
 80065f0:	e036      	b.n	8006660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	4a2a      	ldr	r2, [pc, #168]	@ (80066a0 <USB_SetTurnaroundTime+0x130>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d906      	bls.n	8006608 <USB_SetTurnaroundTime+0x98>
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	4a29      	ldr	r2, [pc, #164]	@ (80066a4 <USB_SetTurnaroundTime+0x134>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d802      	bhi.n	8006608 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006602:	230a      	movs	r3, #10
 8006604:	617b      	str	r3, [r7, #20]
 8006606:	e02b      	b.n	8006660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	4a26      	ldr	r2, [pc, #152]	@ (80066a4 <USB_SetTurnaroundTime+0x134>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d906      	bls.n	800661e <USB_SetTurnaroundTime+0xae>
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	4a25      	ldr	r2, [pc, #148]	@ (80066a8 <USB_SetTurnaroundTime+0x138>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d202      	bcs.n	800661e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006618:	2309      	movs	r3, #9
 800661a:	617b      	str	r3, [r7, #20]
 800661c:	e020      	b.n	8006660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	4a21      	ldr	r2, [pc, #132]	@ (80066a8 <USB_SetTurnaroundTime+0x138>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d306      	bcc.n	8006634 <USB_SetTurnaroundTime+0xc4>
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	4a20      	ldr	r2, [pc, #128]	@ (80066ac <USB_SetTurnaroundTime+0x13c>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d802      	bhi.n	8006634 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800662e:	2308      	movs	r3, #8
 8006630:	617b      	str	r3, [r7, #20]
 8006632:	e015      	b.n	8006660 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	4a1d      	ldr	r2, [pc, #116]	@ (80066ac <USB_SetTurnaroundTime+0x13c>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d906      	bls.n	800664a <USB_SetTurnaroundTime+0xda>
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	4a1c      	ldr	r2, [pc, #112]	@ (80066b0 <USB_SetTurnaroundTime+0x140>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d202      	bcs.n	800664a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006644:	2307      	movs	r3, #7
 8006646:	617b      	str	r3, [r7, #20]
 8006648:	e00a      	b.n	8006660 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800664a:	2306      	movs	r3, #6
 800664c:	617b      	str	r3, [r7, #20]
 800664e:	e007      	b.n	8006660 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006650:	79fb      	ldrb	r3, [r7, #7]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d102      	bne.n	800665c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006656:	2309      	movs	r3, #9
 8006658:	617b      	str	r3, [r7, #20]
 800665a:	e001      	b.n	8006660 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800665c:	2309      	movs	r3, #9
 800665e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	68da      	ldr	r2, [r3, #12]
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	029b      	lsls	r3, r3, #10
 8006674:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006678:	431a      	orrs	r2, r3
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800667e:	2300      	movs	r3, #0
}
 8006680:	4618      	mov	r0, r3
 8006682:	371c      	adds	r7, #28
 8006684:	46bd      	mov	sp, r7
 8006686:	bc80      	pop	{r7}
 8006688:	4770      	bx	lr
 800668a:	bf00      	nop
 800668c:	00d8acbf 	.word	0x00d8acbf
 8006690:	00e4e1c0 	.word	0x00e4e1c0
 8006694:	00f42400 	.word	0x00f42400
 8006698:	01067380 	.word	0x01067380
 800669c:	011a499f 	.word	0x011a499f
 80066a0:	01312cff 	.word	0x01312cff
 80066a4:	014ca43f 	.word	0x014ca43f
 80066a8:	016e3600 	.word	0x016e3600
 80066ac:	01a6ab1f 	.word	0x01a6ab1f
 80066b0:	01e84800 	.word	0x01e84800

080066b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	f043 0201 	orr.w	r2, r3, #1
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80066c8:	2300      	movs	r3, #0
}
 80066ca:	4618      	mov	r0, r3
 80066cc:	370c      	adds	r7, #12
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bc80      	pop	{r7}
 80066d2:	4770      	bx	lr

080066d4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b083      	sub	sp, #12
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	f023 0201 	bic.w	r2, r3, #1
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	370c      	adds	r7, #12
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bc80      	pop	{r7}
 80066f2:	4770      	bx	lr

080066f4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	460b      	mov	r3, r1
 80066fe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006700:	2300      	movs	r3, #0
 8006702:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006710:	78fb      	ldrb	r3, [r7, #3]
 8006712:	2b01      	cmp	r3, #1
 8006714:	d115      	bne.n	8006742 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	68db      	ldr	r3, [r3, #12]
 800671a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006722:	200a      	movs	r0, #10
 8006724:	f7fb f8e8 	bl	80018f8 <HAL_Delay>
      ms += 10U;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	330a      	adds	r3, #10
 800672c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f001 f926 	bl	8007980 <USB_GetMode>
 8006734:	4603      	mov	r3, r0
 8006736:	2b01      	cmp	r3, #1
 8006738:	d01e      	beq.n	8006778 <USB_SetCurrentMode+0x84>
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2bc7      	cmp	r3, #199	@ 0xc7
 800673e:	d9f0      	bls.n	8006722 <USB_SetCurrentMode+0x2e>
 8006740:	e01a      	b.n	8006778 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006742:	78fb      	ldrb	r3, [r7, #3]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d115      	bne.n	8006774 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006754:	200a      	movs	r0, #10
 8006756:	f7fb f8cf 	bl	80018f8 <HAL_Delay>
      ms += 10U;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	330a      	adds	r3, #10
 800675e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f001 f90d 	bl	8007980 <USB_GetMode>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d005      	beq.n	8006778 <USB_SetCurrentMode+0x84>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006770:	d9f0      	bls.n	8006754 <USB_SetCurrentMode+0x60>
 8006772:	e001      	b.n	8006778 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e005      	b.n	8006784 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2bc8      	cmp	r3, #200	@ 0xc8
 800677c:	d101      	bne.n	8006782 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e000      	b.n	8006784 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800678c:	b084      	sub	sp, #16
 800678e:	b580      	push	{r7, lr}
 8006790:	b086      	sub	sp, #24
 8006792:	af00      	add	r7, sp, #0
 8006794:	6078      	str	r0, [r7, #4]
 8006796:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800679a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800679e:	2300      	movs	r3, #0
 80067a0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80067a6:	2300      	movs	r3, #0
 80067a8:	613b      	str	r3, [r7, #16]
 80067aa:	e009      	b.n	80067c0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	3340      	adds	r3, #64	@ 0x40
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	4413      	add	r3, r2
 80067b6:	2200      	movs	r2, #0
 80067b8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	3301      	adds	r3, #1
 80067be:	613b      	str	r3, [r7, #16]
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	2b0e      	cmp	r3, #14
 80067c4:	d9f2      	bls.n	80067ac <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80067c6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d11c      	bne.n	8006808 <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067dc:	f043 0302 	orr.w	r3, r3, #2
 80067e0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067e6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067f2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067fe:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	639a      	str	r2, [r3, #56]	@ 0x38
 8006806:	e00b      	b.n	8006820 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800680c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006818:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006826:	461a      	mov	r2, r3
 8006828:	2300      	movs	r3, #0
 800682a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800682c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006830:	2b01      	cmp	r3, #1
 8006832:	d10d      	bne.n	8006850 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006834:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006838:	2b00      	cmp	r3, #0
 800683a:	d104      	bne.n	8006846 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800683c:	2100      	movs	r1, #0
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 f966 	bl	8006b10 <USB_SetDevSpeed>
 8006844:	e008      	b.n	8006858 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006846:	2101      	movs	r1, #1
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 f961 	bl	8006b10 <USB_SetDevSpeed>
 800684e:	e003      	b.n	8006858 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006850:	2103      	movs	r1, #3
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 f95c 	bl	8006b10 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006858:	2110      	movs	r1, #16
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f000 f8fa 	bl	8006a54 <USB_FlushTxFifo>
 8006860:	4603      	mov	r3, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d001      	beq.n	800686a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f000 f923 	bl	8006ab6 <USB_FlushRxFifo>
 8006870:	4603      	mov	r3, r0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d001      	beq.n	800687a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006880:	461a      	mov	r2, r3
 8006882:	2300      	movs	r3, #0
 8006884:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800688c:	461a      	mov	r2, r3
 800688e:	2300      	movs	r3, #0
 8006890:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006898:	461a      	mov	r2, r3
 800689a:	2300      	movs	r3, #0
 800689c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800689e:	2300      	movs	r3, #0
 80068a0:	613b      	str	r3, [r7, #16]
 80068a2:	e043      	b.n	800692c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	015a      	lsls	r2, r3, #5
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	4413      	add	r3, r2
 80068ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068ba:	d118      	bne.n	80068ee <USB_DevInit+0x162>
    {
      if (i == 0U)
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d10a      	bne.n	80068d8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	015a      	lsls	r2, r3, #5
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	4413      	add	r3, r2
 80068ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068ce:	461a      	mov	r2, r3
 80068d0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80068d4:	6013      	str	r3, [r2, #0]
 80068d6:	e013      	b.n	8006900 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	015a      	lsls	r2, r3, #5
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	4413      	add	r3, r2
 80068e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068e4:	461a      	mov	r2, r3
 80068e6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80068ea:	6013      	str	r3, [r2, #0]
 80068ec:	e008      	b.n	8006900 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	015a      	lsls	r2, r3, #5
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	4413      	add	r3, r2
 80068f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068fa:	461a      	mov	r2, r3
 80068fc:	2300      	movs	r3, #0
 80068fe:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	015a      	lsls	r2, r3, #5
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	4413      	add	r3, r2
 8006908:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800690c:	461a      	mov	r2, r3
 800690e:	2300      	movs	r3, #0
 8006910:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	015a      	lsls	r2, r3, #5
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	4413      	add	r3, r2
 800691a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800691e:	461a      	mov	r2, r3
 8006920:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006924:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	3301      	adds	r3, #1
 800692a:	613b      	str	r3, [r7, #16]
 800692c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006930:	461a      	mov	r2, r3
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	4293      	cmp	r3, r2
 8006936:	d3b5      	bcc.n	80068a4 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006938:	2300      	movs	r3, #0
 800693a:	613b      	str	r3, [r7, #16]
 800693c:	e043      	b.n	80069c6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	015a      	lsls	r2, r3, #5
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	4413      	add	r3, r2
 8006946:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006950:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006954:	d118      	bne.n	8006988 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d10a      	bne.n	8006972 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	015a      	lsls	r2, r3, #5
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	4413      	add	r3, r2
 8006964:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006968:	461a      	mov	r2, r3
 800696a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800696e:	6013      	str	r3, [r2, #0]
 8006970:	e013      	b.n	800699a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	015a      	lsls	r2, r3, #5
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	4413      	add	r3, r2
 800697a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800697e:	461a      	mov	r2, r3
 8006980:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006984:	6013      	str	r3, [r2, #0]
 8006986:	e008      	b.n	800699a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	015a      	lsls	r2, r3, #5
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	4413      	add	r3, r2
 8006990:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006994:	461a      	mov	r2, r3
 8006996:	2300      	movs	r3, #0
 8006998:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	015a      	lsls	r2, r3, #5
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	4413      	add	r3, r2
 80069a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069a6:	461a      	mov	r2, r3
 80069a8:	2300      	movs	r3, #0
 80069aa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	015a      	lsls	r2, r3, #5
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	4413      	add	r3, r2
 80069b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069b8:	461a      	mov	r2, r3
 80069ba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80069be:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	3301      	adds	r3, #1
 80069c4:	613b      	str	r3, [r7, #16]
 80069c6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80069ca:	461a      	mov	r2, r3
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d3b5      	bcc.n	800693e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069d8:	691b      	ldr	r3, [r3, #16]
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80069e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069e4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80069f2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80069f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d105      	bne.n	8006a08 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	699b      	ldr	r3, [r3, #24]
 8006a00:	f043 0210 	orr.w	r2, r3, #16
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	699a      	ldr	r2, [r3, #24]
 8006a0c:	4b10      	ldr	r3, [pc, #64]	@ (8006a50 <USB_DevInit+0x2c4>)
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006a14:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d005      	beq.n	8006a28 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	699b      	ldr	r3, [r3, #24]
 8006a20:	f043 0208 	orr.w	r2, r3, #8
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006a28:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d107      	bne.n	8006a40 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	699b      	ldr	r3, [r3, #24]
 8006a34:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006a38:	f043 0304 	orr.w	r3, r3, #4
 8006a3c:	687a      	ldr	r2, [r7, #4]
 8006a3e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3718      	adds	r7, #24
 8006a46:	46bd      	mov	sp, r7
 8006a48:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a4c:	b004      	add	sp, #16
 8006a4e:	4770      	bx	lr
 8006a50:	803c3800 	.word	0x803c3800

08006a54 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b085      	sub	sp, #20
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	3301      	adds	r3, #1
 8006a66:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006a6e:	d901      	bls.n	8006a74 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006a70:	2303      	movs	r3, #3
 8006a72:	e01b      	b.n	8006aac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	691b      	ldr	r3, [r3, #16]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	daf2      	bge.n	8006a62 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	019b      	lsls	r3, r3, #6
 8006a84:	f043 0220 	orr.w	r2, r3, #32
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	3301      	adds	r3, #1
 8006a90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006a98:	d901      	bls.n	8006a9e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	e006      	b.n	8006aac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	691b      	ldr	r3, [r3, #16]
 8006aa2:	f003 0320 	and.w	r3, r3, #32
 8006aa6:	2b20      	cmp	r3, #32
 8006aa8:	d0f0      	beq.n	8006a8c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006aaa:	2300      	movs	r3, #0
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3714      	adds	r7, #20
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bc80      	pop	{r7}
 8006ab4:	4770      	bx	lr

08006ab6 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006ab6:	b480      	push	{r7}
 8006ab8:	b085      	sub	sp, #20
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ace:	d901      	bls.n	8006ad4 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e018      	b.n	8006b06 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	daf2      	bge.n	8006ac2 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006adc:	2300      	movs	r3, #0
 8006ade:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2210      	movs	r2, #16
 8006ae4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	3301      	adds	r3, #1
 8006aea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006af2:	d901      	bls.n	8006af8 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006af4:	2303      	movs	r3, #3
 8006af6:	e006      	b.n	8006b06 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	691b      	ldr	r3, [r3, #16]
 8006afc:	f003 0310 	and.w	r3, r3, #16
 8006b00:	2b10      	cmp	r3, #16
 8006b02:	d0f0      	beq.n	8006ae6 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006b04:	2300      	movs	r3, #0
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3714      	adds	r7, #20
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bc80      	pop	{r7}
 8006b0e:	4770      	bx	lr

08006b10 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b085      	sub	sp, #20
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	460b      	mov	r3, r1
 8006b1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	78fb      	ldrb	r3, [r7, #3]
 8006b2a:	68f9      	ldr	r1, [r7, #12]
 8006b2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b30:	4313      	orrs	r3, r2
 8006b32:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3714      	adds	r7, #20
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bc80      	pop	{r7}
 8006b3e:	4770      	bx	lr

08006b40 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b087      	sub	sp, #28
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f003 0306 	and.w	r3, r3, #6
 8006b58:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d102      	bne.n	8006b66 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006b60:	2300      	movs	r3, #0
 8006b62:	75fb      	strb	r3, [r7, #23]
 8006b64:	e00a      	b.n	8006b7c <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	d002      	beq.n	8006b72 <USB_GetDevSpeed+0x32>
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2b06      	cmp	r3, #6
 8006b70:	d102      	bne.n	8006b78 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006b72:	2302      	movs	r3, #2
 8006b74:	75fb      	strb	r3, [r7, #23]
 8006b76:	e001      	b.n	8006b7c <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006b78:	230f      	movs	r3, #15
 8006b7a:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006b7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	371c      	adds	r7, #28
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bc80      	pop	{r7}
 8006b86:	4770      	bx	lr

08006b88 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b085      	sub	sp, #20
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	785b      	ldrb	r3, [r3, #1]
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d13a      	bne.n	8006c1a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006baa:	69da      	ldr	r2, [r3, #28]
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	781b      	ldrb	r3, [r3, #0]
 8006bb0:	f003 030f 	and.w	r3, r3, #15
 8006bb4:	2101      	movs	r1, #1
 8006bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	68f9      	ldr	r1, [r7, #12]
 8006bbe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	015a      	lsls	r2, r3, #5
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	4413      	add	r3, r2
 8006bce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d155      	bne.n	8006c88 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	015a      	lsls	r2, r3, #5
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	4413      	add	r3, r2
 8006be4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	791b      	ldrb	r3, [r3, #4]
 8006bf6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006bf8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	059b      	lsls	r3, r3, #22
 8006bfe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006c00:	4313      	orrs	r3, r2
 8006c02:	68ba      	ldr	r2, [r7, #8]
 8006c04:	0151      	lsls	r1, r2, #5
 8006c06:	68fa      	ldr	r2, [r7, #12]
 8006c08:	440a      	add	r2, r1
 8006c0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c16:	6013      	str	r3, [r2, #0]
 8006c18:	e036      	b.n	8006c88 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c20:	69da      	ldr	r2, [r3, #28]
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	f003 030f 	and.w	r3, r3, #15
 8006c2a:	2101      	movs	r1, #1
 8006c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c30:	041b      	lsls	r3, r3, #16
 8006c32:	68f9      	ldr	r1, [r7, #12]
 8006c34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	015a      	lsls	r2, r3, #5
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	4413      	add	r3, r2
 8006c44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d11a      	bne.n	8006c88 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	015a      	lsls	r2, r3, #5
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	4413      	add	r3, r2
 8006c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	791b      	ldrb	r3, [r3, #4]
 8006c6c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006c6e:	430b      	orrs	r3, r1
 8006c70:	4313      	orrs	r3, r2
 8006c72:	68ba      	ldr	r2, [r7, #8]
 8006c74:	0151      	lsls	r1, r2, #5
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	440a      	add	r2, r1
 8006c7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c86:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006c88:	2300      	movs	r3, #0
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3714      	adds	r7, #20
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bc80      	pop	{r7}
 8006c92:	4770      	bx	lr

08006c94 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b085      	sub	sp, #20
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	785b      	ldrb	r3, [r3, #1]
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d161      	bne.n	8006d74 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	015a      	lsls	r2, r3, #5
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	4413      	add	r3, r2
 8006cb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006cc2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006cc6:	d11f      	bne.n	8006d08 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	015a      	lsls	r2, r3, #5
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	4413      	add	r3, r2
 8006cd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	68ba      	ldr	r2, [r7, #8]
 8006cd8:	0151      	lsls	r1, r2, #5
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	440a      	add	r2, r1
 8006cde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ce2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006ce6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	015a      	lsls	r2, r3, #5
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	4413      	add	r3, r2
 8006cf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	68ba      	ldr	r2, [r7, #8]
 8006cf8:	0151      	lsls	r1, r2, #5
 8006cfa:	68fa      	ldr	r2, [r7, #12]
 8006cfc:	440a      	add	r2, r1
 8006cfe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d02:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006d06:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	f003 030f 	and.w	r3, r3, #15
 8006d18:	2101      	movs	r1, #1
 8006d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	43db      	mvns	r3, r3
 8006d22:	68f9      	ldr	r1, [r7, #12]
 8006d24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006d28:	4013      	ands	r3, r2
 8006d2a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d32:	69da      	ldr	r2, [r3, #28]
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	f003 030f 	and.w	r3, r3, #15
 8006d3c:	2101      	movs	r1, #1
 8006d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	43db      	mvns	r3, r3
 8006d46:	68f9      	ldr	r1, [r7, #12]
 8006d48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006d4c:	4013      	ands	r3, r2
 8006d4e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	015a      	lsls	r2, r3, #5
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	4413      	add	r3, r2
 8006d58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	0159      	lsls	r1, r3, #5
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	440b      	add	r3, r1
 8006d66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	4b35      	ldr	r3, [pc, #212]	@ (8006e44 <USB_DeactivateEndpoint+0x1b0>)
 8006d6e:	4013      	ands	r3, r2
 8006d70:	600b      	str	r3, [r1, #0]
 8006d72:	e060      	b.n	8006e36 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	015a      	lsls	r2, r3, #5
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	4413      	add	r3, r2
 8006d7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d8a:	d11f      	bne.n	8006dcc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	015a      	lsls	r2, r3, #5
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	4413      	add	r3, r2
 8006d94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	68ba      	ldr	r2, [r7, #8]
 8006d9c:	0151      	lsls	r1, r2, #5
 8006d9e:	68fa      	ldr	r2, [r7, #12]
 8006da0:	440a      	add	r2, r1
 8006da2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006da6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006daa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	015a      	lsls	r2, r3, #5
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	4413      	add	r3, r2
 8006db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	68ba      	ldr	r2, [r7, #8]
 8006dbc:	0151      	lsls	r1, r2, #5
 8006dbe:	68fa      	ldr	r2, [r7, #12]
 8006dc0:	440a      	add	r2, r1
 8006dc2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006dc6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006dca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	f003 030f 	and.w	r3, r3, #15
 8006ddc:	2101      	movs	r1, #1
 8006dde:	fa01 f303 	lsl.w	r3, r1, r3
 8006de2:	041b      	lsls	r3, r3, #16
 8006de4:	43db      	mvns	r3, r3
 8006de6:	68f9      	ldr	r1, [r7, #12]
 8006de8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006dec:	4013      	ands	r3, r2
 8006dee:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006df6:	69da      	ldr	r2, [r3, #28]
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	781b      	ldrb	r3, [r3, #0]
 8006dfc:	f003 030f 	and.w	r3, r3, #15
 8006e00:	2101      	movs	r1, #1
 8006e02:	fa01 f303 	lsl.w	r3, r1, r3
 8006e06:	041b      	lsls	r3, r3, #16
 8006e08:	43db      	mvns	r3, r3
 8006e0a:	68f9      	ldr	r1, [r7, #12]
 8006e0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e10:	4013      	ands	r3, r2
 8006e12:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	015a      	lsls	r2, r3, #5
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	4413      	add	r3, r2
 8006e1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	0159      	lsls	r1, r3, #5
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	440b      	add	r3, r1
 8006e2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e2e:	4619      	mov	r1, r3
 8006e30:	4b05      	ldr	r3, [pc, #20]	@ (8006e48 <USB_DeactivateEndpoint+0x1b4>)
 8006e32:	4013      	ands	r3, r2
 8006e34:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006e36:	2300      	movs	r3, #0
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3714      	adds	r7, #20
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bc80      	pop	{r7}
 8006e40:	4770      	bx	lr
 8006e42:	bf00      	nop
 8006e44:	ec337800 	.word	0xec337800
 8006e48:	eff37800 	.word	0xeff37800

08006e4c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b08a      	sub	sp, #40	@ 0x28
 8006e50:	af02      	add	r7, sp, #8
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	4613      	mov	r3, r2
 8006e58:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	785b      	ldrb	r3, [r3, #1]
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	f040 817a 	bne.w	8007162 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d132      	bne.n	8006edc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	015a      	lsls	r2, r3, #5
 8006e7a:	69fb      	ldr	r3, [r7, #28]
 8006e7c:	4413      	add	r3, r2
 8006e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	69ba      	ldr	r2, [r7, #24]
 8006e86:	0151      	lsls	r1, r2, #5
 8006e88:	69fa      	ldr	r2, [r7, #28]
 8006e8a:	440a      	add	r2, r1
 8006e8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e90:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006e94:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006e98:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006e9a:	69bb      	ldr	r3, [r7, #24]
 8006e9c:	015a      	lsls	r2, r3, #5
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	69ba      	ldr	r2, [r7, #24]
 8006eaa:	0151      	lsls	r1, r2, #5
 8006eac:	69fa      	ldr	r2, [r7, #28]
 8006eae:	440a      	add	r2, r1
 8006eb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006eb4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006eb8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	015a      	lsls	r2, r3, #5
 8006ebe:	69fb      	ldr	r3, [r7, #28]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ec6:	691b      	ldr	r3, [r3, #16]
 8006ec8:	69ba      	ldr	r2, [r7, #24]
 8006eca:	0151      	lsls	r1, r2, #5
 8006ecc:	69fa      	ldr	r2, [r7, #28]
 8006ece:	440a      	add	r2, r1
 8006ed0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ed4:	0cdb      	lsrs	r3, r3, #19
 8006ed6:	04db      	lsls	r3, r3, #19
 8006ed8:	6113      	str	r3, [r2, #16]
 8006eda:	e092      	b.n	8007002 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006edc:	69bb      	ldr	r3, [r7, #24]
 8006ede:	015a      	lsls	r2, r3, #5
 8006ee0:	69fb      	ldr	r3, [r7, #28]
 8006ee2:	4413      	add	r3, r2
 8006ee4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ee8:	691b      	ldr	r3, [r3, #16]
 8006eea:	69ba      	ldr	r2, [r7, #24]
 8006eec:	0151      	lsls	r1, r2, #5
 8006eee:	69fa      	ldr	r2, [r7, #28]
 8006ef0:	440a      	add	r2, r1
 8006ef2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ef6:	0cdb      	lsrs	r3, r3, #19
 8006ef8:	04db      	lsls	r3, r3, #19
 8006efa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	015a      	lsls	r2, r3, #5
 8006f00:	69fb      	ldr	r3, [r7, #28]
 8006f02:	4413      	add	r3, r2
 8006f04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f08:	691b      	ldr	r3, [r3, #16]
 8006f0a:	69ba      	ldr	r2, [r7, #24]
 8006f0c:	0151      	lsls	r1, r2, #5
 8006f0e:	69fa      	ldr	r2, [r7, #28]
 8006f10:	440a      	add	r2, r1
 8006f12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f16:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006f1a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006f1e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006f20:	69bb      	ldr	r3, [r7, #24]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d11a      	bne.n	8006f5c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	691a      	ldr	r2, [r3, #16]
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	429a      	cmp	r2, r3
 8006f30:	d903      	bls.n	8006f3a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	689a      	ldr	r2, [r3, #8]
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006f3a:	69bb      	ldr	r3, [r7, #24]
 8006f3c:	015a      	lsls	r2, r3, #5
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	4413      	add	r3, r2
 8006f42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f46:	691b      	ldr	r3, [r3, #16]
 8006f48:	69ba      	ldr	r2, [r7, #24]
 8006f4a:	0151      	lsls	r1, r2, #5
 8006f4c:	69fa      	ldr	r2, [r7, #28]
 8006f4e:	440a      	add	r2, r1
 8006f50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f54:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006f58:	6113      	str	r3, [r2, #16]
 8006f5a:	e01b      	b.n	8006f94 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	015a      	lsls	r2, r3, #5
 8006f60:	69fb      	ldr	r3, [r7, #28]
 8006f62:	4413      	add	r3, r2
 8006f64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f68:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	6919      	ldr	r1, [r3, #16]
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	440b      	add	r3, r1
 8006f74:	1e59      	subs	r1, r3, #1
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8006f7e:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006f80:	4ba2      	ldr	r3, [pc, #648]	@ (800720c <USB_EPStartXfer+0x3c0>)
 8006f82:	400b      	ands	r3, r1
 8006f84:	69b9      	ldr	r1, [r7, #24]
 8006f86:	0148      	lsls	r0, r1, #5
 8006f88:	69f9      	ldr	r1, [r7, #28]
 8006f8a:	4401      	add	r1, r0
 8006f8c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006f90:	4313      	orrs	r3, r2
 8006f92:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	015a      	lsls	r2, r3, #5
 8006f98:	69fb      	ldr	r3, [r7, #28]
 8006f9a:	4413      	add	r3, r2
 8006f9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fa0:	691a      	ldr	r2, [r3, #16]
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006faa:	69b9      	ldr	r1, [r7, #24]
 8006fac:	0148      	lsls	r0, r1, #5
 8006fae:	69f9      	ldr	r1, [r7, #28]
 8006fb0:	4401      	add	r1, r0
 8006fb2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	791b      	ldrb	r3, [r3, #4]
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d11f      	bne.n	8007002 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006fc2:	69bb      	ldr	r3, [r7, #24]
 8006fc4:	015a      	lsls	r2, r3, #5
 8006fc6:	69fb      	ldr	r3, [r7, #28]
 8006fc8:	4413      	add	r3, r2
 8006fca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fce:	691b      	ldr	r3, [r3, #16]
 8006fd0:	69ba      	ldr	r2, [r7, #24]
 8006fd2:	0151      	lsls	r1, r2, #5
 8006fd4:	69fa      	ldr	r2, [r7, #28]
 8006fd6:	440a      	add	r2, r1
 8006fd8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fdc:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006fe0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fee:	691b      	ldr	r3, [r3, #16]
 8006ff0:	69ba      	ldr	r2, [r7, #24]
 8006ff2:	0151      	lsls	r1, r2, #5
 8006ff4:	69fa      	ldr	r2, [r7, #28]
 8006ff6:	440a      	add	r2, r1
 8006ff8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ffc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007000:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007002:	79fb      	ldrb	r3, [r7, #7]
 8007004:	2b01      	cmp	r3, #1
 8007006:	d14b      	bne.n	80070a0 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	69db      	ldr	r3, [r3, #28]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d009      	beq.n	8007024 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	015a      	lsls	r2, r3, #5
 8007014:	69fb      	ldr	r3, [r7, #28]
 8007016:	4413      	add	r3, r2
 8007018:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800701c:	461a      	mov	r2, r3
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	69db      	ldr	r3, [r3, #28]
 8007022:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	791b      	ldrb	r3, [r3, #4]
 8007028:	2b01      	cmp	r3, #1
 800702a:	d128      	bne.n	800707e <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800702c:	69fb      	ldr	r3, [r7, #28]
 800702e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007038:	2b00      	cmp	r3, #0
 800703a:	d110      	bne.n	800705e <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	015a      	lsls	r2, r3, #5
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	4413      	add	r3, r2
 8007044:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	69ba      	ldr	r2, [r7, #24]
 800704c:	0151      	lsls	r1, r2, #5
 800704e:	69fa      	ldr	r2, [r7, #28]
 8007050:	440a      	add	r2, r1
 8007052:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007056:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800705a:	6013      	str	r3, [r2, #0]
 800705c:	e00f      	b.n	800707e <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	015a      	lsls	r2, r3, #5
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	4413      	add	r3, r2
 8007066:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	69ba      	ldr	r2, [r7, #24]
 800706e:	0151      	lsls	r1, r2, #5
 8007070:	69fa      	ldr	r2, [r7, #28]
 8007072:	440a      	add	r2, r1
 8007074:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800707c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800707e:	69bb      	ldr	r3, [r7, #24]
 8007080:	015a      	lsls	r2, r3, #5
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	4413      	add	r3, r2
 8007086:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	69ba      	ldr	r2, [r7, #24]
 800708e:	0151      	lsls	r1, r2, #5
 8007090:	69fa      	ldr	r2, [r7, #28]
 8007092:	440a      	add	r2, r1
 8007094:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007098:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800709c:	6013      	str	r3, [r2, #0]
 800709e:	e165      	b.n	800736c <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	015a      	lsls	r2, r3, #5
 80070a4:	69fb      	ldr	r3, [r7, #28]
 80070a6:	4413      	add	r3, r2
 80070a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	69ba      	ldr	r2, [r7, #24]
 80070b0:	0151      	lsls	r1, r2, #5
 80070b2:	69fa      	ldr	r2, [r7, #28]
 80070b4:	440a      	add	r2, r1
 80070b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070ba:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80070be:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	791b      	ldrb	r3, [r3, #4]
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d015      	beq.n	80070f4 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	691b      	ldr	r3, [r3, #16]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	f000 814d 	beq.w	800736c <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	781b      	ldrb	r3, [r3, #0]
 80070de:	f003 030f 	and.w	r3, r3, #15
 80070e2:	2101      	movs	r1, #1
 80070e4:	fa01 f303 	lsl.w	r3, r1, r3
 80070e8:	69f9      	ldr	r1, [r7, #28]
 80070ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80070ee:	4313      	orrs	r3, r2
 80070f0:	634b      	str	r3, [r1, #52]	@ 0x34
 80070f2:	e13b      	b.n	800736c <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80070f4:	69fb      	ldr	r3, [r7, #28]
 80070f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007100:	2b00      	cmp	r3, #0
 8007102:	d110      	bne.n	8007126 <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007104:	69bb      	ldr	r3, [r7, #24]
 8007106:	015a      	lsls	r2, r3, #5
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	4413      	add	r3, r2
 800710c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	69ba      	ldr	r2, [r7, #24]
 8007114:	0151      	lsls	r1, r2, #5
 8007116:	69fa      	ldr	r2, [r7, #28]
 8007118:	440a      	add	r2, r1
 800711a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800711e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007122:	6013      	str	r3, [r2, #0]
 8007124:	e00f      	b.n	8007146 <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007126:	69bb      	ldr	r3, [r7, #24]
 8007128:	015a      	lsls	r2, r3, #5
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	4413      	add	r3, r2
 800712e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	69ba      	ldr	r2, [r7, #24]
 8007136:	0151      	lsls	r1, r2, #5
 8007138:	69fa      	ldr	r2, [r7, #28]
 800713a:	440a      	add	r2, r1
 800713c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007144:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	68d9      	ldr	r1, [r3, #12]
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	781a      	ldrb	r2, [r3, #0]
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	691b      	ldr	r3, [r3, #16]
 8007152:	b298      	uxth	r0, r3
 8007154:	79fb      	ldrb	r3, [r7, #7]
 8007156:	9300      	str	r3, [sp, #0]
 8007158:	4603      	mov	r3, r0
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f000 f9b7 	bl	80074ce <USB_WritePacket>
 8007160:	e104      	b.n	800736c <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007162:	69bb      	ldr	r3, [r7, #24]
 8007164:	015a      	lsls	r2, r3, #5
 8007166:	69fb      	ldr	r3, [r7, #28]
 8007168:	4413      	add	r3, r2
 800716a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800716e:	691b      	ldr	r3, [r3, #16]
 8007170:	69ba      	ldr	r2, [r7, #24]
 8007172:	0151      	lsls	r1, r2, #5
 8007174:	69fa      	ldr	r2, [r7, #28]
 8007176:	440a      	add	r2, r1
 8007178:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800717c:	0cdb      	lsrs	r3, r3, #19
 800717e:	04db      	lsls	r3, r3, #19
 8007180:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	015a      	lsls	r2, r3, #5
 8007186:	69fb      	ldr	r3, [r7, #28]
 8007188:	4413      	add	r3, r2
 800718a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800718e:	691b      	ldr	r3, [r3, #16]
 8007190:	69ba      	ldr	r2, [r7, #24]
 8007192:	0151      	lsls	r1, r2, #5
 8007194:	69fa      	ldr	r2, [r7, #28]
 8007196:	440a      	add	r2, r1
 8007198:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800719c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80071a0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80071a4:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80071a6:	69bb      	ldr	r3, [r7, #24]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d131      	bne.n	8007210 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	691b      	ldr	r3, [r3, #16]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d003      	beq.n	80071bc <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	689a      	ldr	r2, [r3, #8]
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	689a      	ldr	r2, [r3, #8]
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80071c4:	69bb      	ldr	r3, [r7, #24]
 80071c6:	015a      	lsls	r2, r3, #5
 80071c8:	69fb      	ldr	r3, [r7, #28]
 80071ca:	4413      	add	r3, r2
 80071cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071d0:	691a      	ldr	r2, [r3, #16]
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	6a1b      	ldr	r3, [r3, #32]
 80071d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071da:	69b9      	ldr	r1, [r7, #24]
 80071dc:	0148      	lsls	r0, r1, #5
 80071de:	69f9      	ldr	r1, [r7, #28]
 80071e0:	4401      	add	r1, r0
 80071e2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80071e6:	4313      	orrs	r3, r2
 80071e8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	015a      	lsls	r2, r3, #5
 80071ee:	69fb      	ldr	r3, [r7, #28]
 80071f0:	4413      	add	r3, r2
 80071f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071f6:	691b      	ldr	r3, [r3, #16]
 80071f8:	69ba      	ldr	r2, [r7, #24]
 80071fa:	0151      	lsls	r1, r2, #5
 80071fc:	69fa      	ldr	r2, [r7, #28]
 80071fe:	440a      	add	r2, r1
 8007200:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007204:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007208:	6113      	str	r3, [r2, #16]
 800720a:	e061      	b.n	80072d0 <USB_EPStartXfer+0x484>
 800720c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	691b      	ldr	r3, [r3, #16]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d123      	bne.n	8007260 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	015a      	lsls	r2, r3, #5
 800721c:	69fb      	ldr	r3, [r7, #28]
 800721e:	4413      	add	r3, r2
 8007220:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007224:	691a      	ldr	r2, [r3, #16]
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800722e:	69b9      	ldr	r1, [r7, #24]
 8007230:	0148      	lsls	r0, r1, #5
 8007232:	69f9      	ldr	r1, [r7, #28]
 8007234:	4401      	add	r1, r0
 8007236:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800723a:	4313      	orrs	r3, r2
 800723c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800723e:	69bb      	ldr	r3, [r7, #24]
 8007240:	015a      	lsls	r2, r3, #5
 8007242:	69fb      	ldr	r3, [r7, #28]
 8007244:	4413      	add	r3, r2
 8007246:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800724a:	691b      	ldr	r3, [r3, #16]
 800724c:	69ba      	ldr	r2, [r7, #24]
 800724e:	0151      	lsls	r1, r2, #5
 8007250:	69fa      	ldr	r2, [r7, #28]
 8007252:	440a      	add	r2, r1
 8007254:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007258:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800725c:	6113      	str	r3, [r2, #16]
 800725e:	e037      	b.n	80072d0 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	691a      	ldr	r2, [r3, #16]
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	4413      	add	r3, r2
 800726a:	1e5a      	subs	r2, r3, #1
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	fbb2 f3f3 	udiv	r3, r2, r3
 8007274:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	8afa      	ldrh	r2, [r7, #22]
 800727c:	fb03 f202 	mul.w	r2, r3, r2
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007284:	69bb      	ldr	r3, [r7, #24]
 8007286:	015a      	lsls	r2, r3, #5
 8007288:	69fb      	ldr	r3, [r7, #28]
 800728a:	4413      	add	r3, r2
 800728c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007290:	691a      	ldr	r2, [r3, #16]
 8007292:	8afb      	ldrh	r3, [r7, #22]
 8007294:	04d9      	lsls	r1, r3, #19
 8007296:	4b38      	ldr	r3, [pc, #224]	@ (8007378 <USB_EPStartXfer+0x52c>)
 8007298:	400b      	ands	r3, r1
 800729a:	69b9      	ldr	r1, [r7, #24]
 800729c:	0148      	lsls	r0, r1, #5
 800729e:	69f9      	ldr	r1, [r7, #28]
 80072a0:	4401      	add	r1, r0
 80072a2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80072a6:	4313      	orrs	r3, r2
 80072a8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80072aa:	69bb      	ldr	r3, [r7, #24]
 80072ac:	015a      	lsls	r2, r3, #5
 80072ae:	69fb      	ldr	r3, [r7, #28]
 80072b0:	4413      	add	r3, r2
 80072b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072b6:	691a      	ldr	r2, [r3, #16]
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	6a1b      	ldr	r3, [r3, #32]
 80072bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072c0:	69b9      	ldr	r1, [r7, #24]
 80072c2:	0148      	lsls	r0, r1, #5
 80072c4:	69f9      	ldr	r1, [r7, #28]
 80072c6:	4401      	add	r1, r0
 80072c8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80072cc:	4313      	orrs	r3, r2
 80072ce:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80072d0:	79fb      	ldrb	r3, [r7, #7]
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d10d      	bne.n	80072f2 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	68db      	ldr	r3, [r3, #12]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d009      	beq.n	80072f2 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	68d9      	ldr	r1, [r3, #12]
 80072e2:	69bb      	ldr	r3, [r7, #24]
 80072e4:	015a      	lsls	r2, r3, #5
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	4413      	add	r3, r2
 80072ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072ee:	460a      	mov	r2, r1
 80072f0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	791b      	ldrb	r3, [r3, #4]
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d128      	bne.n	800734c <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80072fa:	69fb      	ldr	r3, [r7, #28]
 80072fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007306:	2b00      	cmp	r3, #0
 8007308:	d110      	bne.n	800732c <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800730a:	69bb      	ldr	r3, [r7, #24]
 800730c:	015a      	lsls	r2, r3, #5
 800730e:	69fb      	ldr	r3, [r7, #28]
 8007310:	4413      	add	r3, r2
 8007312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	69ba      	ldr	r2, [r7, #24]
 800731a:	0151      	lsls	r1, r2, #5
 800731c:	69fa      	ldr	r2, [r7, #28]
 800731e:	440a      	add	r2, r1
 8007320:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007324:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007328:	6013      	str	r3, [r2, #0]
 800732a:	e00f      	b.n	800734c <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800732c:	69bb      	ldr	r3, [r7, #24]
 800732e:	015a      	lsls	r2, r3, #5
 8007330:	69fb      	ldr	r3, [r7, #28]
 8007332:	4413      	add	r3, r2
 8007334:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	69ba      	ldr	r2, [r7, #24]
 800733c:	0151      	lsls	r1, r2, #5
 800733e:	69fa      	ldr	r2, [r7, #28]
 8007340:	440a      	add	r2, r1
 8007342:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007346:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800734a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	015a      	lsls	r2, r3, #5
 8007350:	69fb      	ldr	r3, [r7, #28]
 8007352:	4413      	add	r3, r2
 8007354:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	69ba      	ldr	r2, [r7, #24]
 800735c:	0151      	lsls	r1, r2, #5
 800735e:	69fa      	ldr	r2, [r7, #28]
 8007360:	440a      	add	r2, r1
 8007362:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007366:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800736a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800736c:	2300      	movs	r3, #0
}
 800736e:	4618      	mov	r0, r3
 8007370:	3720      	adds	r7, #32
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
 8007376:	bf00      	nop
 8007378:	1ff80000 	.word	0x1ff80000

0800737c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800737c:	b480      	push	{r7}
 800737e:	b087      	sub	sp, #28
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007386:	2300      	movs	r3, #0
 8007388:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800738a:	2300      	movs	r3, #0
 800738c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	785b      	ldrb	r3, [r3, #1]
 8007396:	2b01      	cmp	r3, #1
 8007398:	d14a      	bne.n	8007430 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	015a      	lsls	r2, r3, #5
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	4413      	add	r3, r2
 80073a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073b2:	f040 8086 	bne.w	80074c2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	015a      	lsls	r2, r3, #5
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	4413      	add	r3, r2
 80073c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	683a      	ldr	r2, [r7, #0]
 80073c8:	7812      	ldrb	r2, [r2, #0]
 80073ca:	0151      	lsls	r1, r2, #5
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	440a      	add	r2, r1
 80073d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073d4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80073d8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	781b      	ldrb	r3, [r3, #0]
 80073de:	015a      	lsls	r2, r3, #5
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	4413      	add	r3, r2
 80073e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	683a      	ldr	r2, [r7, #0]
 80073ec:	7812      	ldrb	r2, [r2, #0]
 80073ee:	0151      	lsls	r1, r2, #5
 80073f0:	693a      	ldr	r2, [r7, #16]
 80073f2:	440a      	add	r2, r1
 80073f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80073fc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	3301      	adds	r3, #1
 8007402:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f242 7210 	movw	r2, #10000	@ 0x2710
 800740a:	4293      	cmp	r3, r2
 800740c:	d902      	bls.n	8007414 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	75fb      	strb	r3, [r7, #23]
          break;
 8007412:	e056      	b.n	80074c2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	781b      	ldrb	r3, [r3, #0]
 8007418:	015a      	lsls	r2, r3, #5
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	4413      	add	r3, r2
 800741e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007428:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800742c:	d0e7      	beq.n	80073fe <USB_EPStopXfer+0x82>
 800742e:	e048      	b.n	80074c2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	781b      	ldrb	r3, [r3, #0]
 8007434:	015a      	lsls	r2, r3, #5
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	4413      	add	r3, r2
 800743a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007444:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007448:	d13b      	bne.n	80074c2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	015a      	lsls	r2, r3, #5
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	4413      	add	r3, r2
 8007454:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	683a      	ldr	r2, [r7, #0]
 800745c:	7812      	ldrb	r2, [r2, #0]
 800745e:	0151      	lsls	r1, r2, #5
 8007460:	693a      	ldr	r2, [r7, #16]
 8007462:	440a      	add	r2, r1
 8007464:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007468:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800746c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	015a      	lsls	r2, r3, #5
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	4413      	add	r3, r2
 8007478:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	683a      	ldr	r2, [r7, #0]
 8007480:	7812      	ldrb	r2, [r2, #0]
 8007482:	0151      	lsls	r1, r2, #5
 8007484:	693a      	ldr	r2, [r7, #16]
 8007486:	440a      	add	r2, r1
 8007488:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800748c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007490:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	3301      	adds	r3, #1
 8007496:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800749e:	4293      	cmp	r3, r2
 80074a0:	d902      	bls.n	80074a8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80074a2:	2301      	movs	r3, #1
 80074a4:	75fb      	strb	r3, [r7, #23]
          break;
 80074a6:	e00c      	b.n	80074c2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	015a      	lsls	r2, r3, #5
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	4413      	add	r3, r2
 80074b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074c0:	d0e7      	beq.n	8007492 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80074c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	371c      	adds	r7, #28
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bc80      	pop	{r7}
 80074cc:	4770      	bx	lr

080074ce <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80074ce:	b480      	push	{r7}
 80074d0:	b089      	sub	sp, #36	@ 0x24
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	60f8      	str	r0, [r7, #12]
 80074d6:	60b9      	str	r1, [r7, #8]
 80074d8:	4611      	mov	r1, r2
 80074da:	461a      	mov	r2, r3
 80074dc:	460b      	mov	r3, r1
 80074de:	71fb      	strb	r3, [r7, #7]
 80074e0:	4613      	mov	r3, r2
 80074e2:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80074ec:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d123      	bne.n	800753c <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80074f4:	88bb      	ldrh	r3, [r7, #4]
 80074f6:	3303      	adds	r3, #3
 80074f8:	089b      	lsrs	r3, r3, #2
 80074fa:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80074fc:	2300      	movs	r3, #0
 80074fe:	61bb      	str	r3, [r7, #24]
 8007500:	e018      	b.n	8007534 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007502:	79fb      	ldrb	r3, [r7, #7]
 8007504:	031a      	lsls	r2, r3, #12
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	4413      	add	r3, r2
 800750a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800750e:	461a      	mov	r2, r3
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	3301      	adds	r3, #1
 800751a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800751c:	69fb      	ldr	r3, [r7, #28]
 800751e:	3301      	adds	r3, #1
 8007520:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007522:	69fb      	ldr	r3, [r7, #28]
 8007524:	3301      	adds	r3, #1
 8007526:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007528:	69fb      	ldr	r3, [r7, #28]
 800752a:	3301      	adds	r3, #1
 800752c:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800752e:	69bb      	ldr	r3, [r7, #24]
 8007530:	3301      	adds	r3, #1
 8007532:	61bb      	str	r3, [r7, #24]
 8007534:	69ba      	ldr	r2, [r7, #24]
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	429a      	cmp	r2, r3
 800753a:	d3e2      	bcc.n	8007502 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3724      	adds	r7, #36	@ 0x24
 8007542:	46bd      	mov	sp, r7
 8007544:	bc80      	pop	{r7}
 8007546:	4770      	bx	lr

08007548 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007548:	b480      	push	{r7}
 800754a:	b08b      	sub	sp, #44	@ 0x2c
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	4613      	mov	r3, r2
 8007554:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800755e:	88fb      	ldrh	r3, [r7, #6]
 8007560:	089b      	lsrs	r3, r3, #2
 8007562:	b29b      	uxth	r3, r3
 8007564:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007566:	88fb      	ldrh	r3, [r7, #6]
 8007568:	f003 0303 	and.w	r3, r3, #3
 800756c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800756e:	2300      	movs	r3, #0
 8007570:	623b      	str	r3, [r7, #32]
 8007572:	e014      	b.n	800759e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007582:	3301      	adds	r3, #1
 8007584:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007588:	3301      	adds	r3, #1
 800758a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800758c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758e:	3301      	adds	r3, #1
 8007590:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007594:	3301      	adds	r3, #1
 8007596:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007598:	6a3b      	ldr	r3, [r7, #32]
 800759a:	3301      	adds	r3, #1
 800759c:	623b      	str	r3, [r7, #32]
 800759e:	6a3a      	ldr	r2, [r7, #32]
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	429a      	cmp	r2, r3
 80075a4:	d3e6      	bcc.n	8007574 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80075a6:	8bfb      	ldrh	r3, [r7, #30]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d01e      	beq.n	80075ea <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80075ac:	2300      	movs	r3, #0
 80075ae:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80075b0:	69bb      	ldr	r3, [r7, #24]
 80075b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80075b6:	461a      	mov	r2, r3
 80075b8:	f107 0310 	add.w	r3, r7, #16
 80075bc:	6812      	ldr	r2, [r2, #0]
 80075be:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80075c0:	693a      	ldr	r2, [r7, #16]
 80075c2:	6a3b      	ldr	r3, [r7, #32]
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	00db      	lsls	r3, r3, #3
 80075c8:	fa22 f303 	lsr.w	r3, r2, r3
 80075cc:	b2da      	uxtb	r2, r3
 80075ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d0:	701a      	strb	r2, [r3, #0]
      i++;
 80075d2:	6a3b      	ldr	r3, [r7, #32]
 80075d4:	3301      	adds	r3, #1
 80075d6:	623b      	str	r3, [r7, #32]
      pDest++;
 80075d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075da:	3301      	adds	r3, #1
 80075dc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80075de:	8bfb      	ldrh	r3, [r7, #30]
 80075e0:	3b01      	subs	r3, #1
 80075e2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80075e4:	8bfb      	ldrh	r3, [r7, #30]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d1ea      	bne.n	80075c0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80075ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	372c      	adds	r7, #44	@ 0x2c
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bc80      	pop	{r7}
 80075f4:	4770      	bx	lr

080075f6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80075f6:	b480      	push	{r7}
 80075f8:	b085      	sub	sp, #20
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]
 80075fe:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	781b      	ldrb	r3, [r3, #0]
 8007608:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	785b      	ldrb	r3, [r3, #1]
 800760e:	2b01      	cmp	r3, #1
 8007610:	d12c      	bne.n	800766c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	015a      	lsls	r2, r3, #5
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	4413      	add	r3, r2
 800761a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2b00      	cmp	r3, #0
 8007622:	db12      	blt.n	800764a <USB_EPSetStall+0x54>
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00f      	beq.n	800764a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	015a      	lsls	r2, r3, #5
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	4413      	add	r3, r2
 8007632:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68ba      	ldr	r2, [r7, #8]
 800763a:	0151      	lsls	r1, r2, #5
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	440a      	add	r2, r1
 8007640:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007644:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007648:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	015a      	lsls	r2, r3, #5
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	4413      	add	r3, r2
 8007652:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	68ba      	ldr	r2, [r7, #8]
 800765a:	0151      	lsls	r1, r2, #5
 800765c:	68fa      	ldr	r2, [r7, #12]
 800765e:	440a      	add	r2, r1
 8007660:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007664:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007668:	6013      	str	r3, [r2, #0]
 800766a:	e02b      	b.n	80076c4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	015a      	lsls	r2, r3, #5
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	4413      	add	r3, r2
 8007674:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	2b00      	cmp	r3, #0
 800767c:	db12      	blt.n	80076a4 <USB_EPSetStall+0xae>
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d00f      	beq.n	80076a4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	015a      	lsls	r2, r3, #5
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	4413      	add	r3, r2
 800768c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	68ba      	ldr	r2, [r7, #8]
 8007694:	0151      	lsls	r1, r2, #5
 8007696:	68fa      	ldr	r2, [r7, #12]
 8007698:	440a      	add	r2, r1
 800769a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800769e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80076a2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	015a      	lsls	r2, r3, #5
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	4413      	add	r3, r2
 80076ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68ba      	ldr	r2, [r7, #8]
 80076b4:	0151      	lsls	r1, r2, #5
 80076b6:	68fa      	ldr	r2, [r7, #12]
 80076b8:	440a      	add	r2, r1
 80076ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80076c2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3714      	adds	r7, #20
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bc80      	pop	{r7}
 80076ce:	4770      	bx	lr

080076d0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	785b      	ldrb	r3, [r3, #1]
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d128      	bne.n	800773e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	015a      	lsls	r2, r3, #5
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	4413      	add	r3, r2
 80076f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	68ba      	ldr	r2, [r7, #8]
 80076fc:	0151      	lsls	r1, r2, #5
 80076fe:	68fa      	ldr	r2, [r7, #12]
 8007700:	440a      	add	r2, r1
 8007702:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007706:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800770a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	791b      	ldrb	r3, [r3, #4]
 8007710:	2b03      	cmp	r3, #3
 8007712:	d003      	beq.n	800771c <USB_EPClearStall+0x4c>
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	791b      	ldrb	r3, [r3, #4]
 8007718:	2b02      	cmp	r3, #2
 800771a:	d138      	bne.n	800778e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	015a      	lsls	r2, r3, #5
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	4413      	add	r3, r2
 8007724:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	68ba      	ldr	r2, [r7, #8]
 800772c:	0151      	lsls	r1, r2, #5
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	440a      	add	r2, r1
 8007732:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007736:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800773a:	6013      	str	r3, [r2, #0]
 800773c:	e027      	b.n	800778e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	015a      	lsls	r2, r3, #5
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	4413      	add	r3, r2
 8007746:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	68ba      	ldr	r2, [r7, #8]
 800774e:	0151      	lsls	r1, r2, #5
 8007750:	68fa      	ldr	r2, [r7, #12]
 8007752:	440a      	add	r2, r1
 8007754:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007758:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800775c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	791b      	ldrb	r3, [r3, #4]
 8007762:	2b03      	cmp	r3, #3
 8007764:	d003      	beq.n	800776e <USB_EPClearStall+0x9e>
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	791b      	ldrb	r3, [r3, #4]
 800776a:	2b02      	cmp	r3, #2
 800776c:	d10f      	bne.n	800778e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	015a      	lsls	r2, r3, #5
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	4413      	add	r3, r2
 8007776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	68ba      	ldr	r2, [r7, #8]
 800777e:	0151      	lsls	r1, r2, #5
 8007780:	68fa      	ldr	r2, [r7, #12]
 8007782:	440a      	add	r2, r1
 8007784:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800778c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800778e:	2300      	movs	r3, #0
}
 8007790:	4618      	mov	r0, r3
 8007792:	3714      	adds	r7, #20
 8007794:	46bd      	mov	sp, r7
 8007796:	bc80      	pop	{r7}
 8007798:	4770      	bx	lr

0800779a <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800779a:	b480      	push	{r7}
 800779c:	b085      	sub	sp, #20
 800779e:	af00      	add	r7, sp, #0
 80077a0:	6078      	str	r0, [r7, #4]
 80077a2:	460b      	mov	r3, r1
 80077a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	68fa      	ldr	r2, [r7, #12]
 80077b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80077b8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80077bc:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077c4:	681a      	ldr	r2, [r3, #0]
 80077c6:	78fb      	ldrb	r3, [r7, #3]
 80077c8:	011b      	lsls	r3, r3, #4
 80077ca:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80077ce:	68f9      	ldr	r1, [r7, #12]
 80077d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077d4:	4313      	orrs	r3, r2
 80077d6:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80077d8:	2300      	movs	r3, #0
}
 80077da:	4618      	mov	r0, r3
 80077dc:	3714      	adds	r7, #20
 80077de:	46bd      	mov	sp, r7
 80077e0:	bc80      	pop	{r7}
 80077e2:	4770      	bx	lr

080077e4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b085      	sub	sp, #20
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68fa      	ldr	r2, [r7, #12]
 80077fa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80077fe:	f023 0303 	bic.w	r3, r3, #3
 8007802:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007812:	f023 0302 	bic.w	r3, r3, #2
 8007816:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007818:	2300      	movs	r3, #0
}
 800781a:	4618      	mov	r0, r3
 800781c:	3714      	adds	r7, #20
 800781e:	46bd      	mov	sp, r7
 8007820:	bc80      	pop	{r7}
 8007822:	4770      	bx	lr

08007824 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007824:	b480      	push	{r7}
 8007826:	b085      	sub	sp, #20
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68fa      	ldr	r2, [r7, #12]
 800783a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800783e:	f023 0303 	bic.w	r3, r3, #3
 8007842:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	68fa      	ldr	r2, [r7, #12]
 800784e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007852:	f043 0302 	orr.w	r3, r3, #2
 8007856:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007858:	2300      	movs	r3, #0
}
 800785a:	4618      	mov	r0, r3
 800785c:	3714      	adds	r7, #20
 800785e:	46bd      	mov	sp, r7
 8007860:	bc80      	pop	{r7}
 8007862:	4770      	bx	lr

08007864 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007864:	b480      	push	{r7}
 8007866:	b085      	sub	sp, #20
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	695b      	ldr	r3, [r3, #20]
 8007870:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	68fa      	ldr	r2, [r7, #12]
 8007878:	4013      	ands	r3, r2
 800787a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800787c:	68fb      	ldr	r3, [r7, #12]
}
 800787e:	4618      	mov	r0, r3
 8007880:	3714      	adds	r7, #20
 8007882:	46bd      	mov	sp, r7
 8007884:	bc80      	pop	{r7}
 8007886:	4770      	bx	lr

08007888 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007888:	b480      	push	{r7}
 800788a:	b085      	sub	sp, #20
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800789a:	699b      	ldr	r3, [r3, #24]
 800789c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078a4:	69db      	ldr	r3, [r3, #28]
 80078a6:	68ba      	ldr	r2, [r7, #8]
 80078a8:	4013      	ands	r3, r2
 80078aa:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	0c1b      	lsrs	r3, r3, #16
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3714      	adds	r7, #20
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bc80      	pop	{r7}
 80078b8:	4770      	bx	lr

080078ba <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80078ba:	b480      	push	{r7}
 80078bc:	b085      	sub	sp, #20
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078d6:	69db      	ldr	r3, [r3, #28]
 80078d8:	68ba      	ldr	r2, [r7, #8]
 80078da:	4013      	ands	r3, r2
 80078dc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	b29b      	uxth	r3, r3
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	3714      	adds	r7, #20
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bc80      	pop	{r7}
 80078ea:	4770      	bx	lr

080078ec <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b085      	sub	sp, #20
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	460b      	mov	r3, r1
 80078f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80078fc:	78fb      	ldrb	r3, [r7, #3]
 80078fe:	015a      	lsls	r2, r3, #5
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	4413      	add	r3, r2
 8007904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007908:	689b      	ldr	r3, [r3, #8]
 800790a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007912:	695b      	ldr	r3, [r3, #20]
 8007914:	68ba      	ldr	r2, [r7, #8]
 8007916:	4013      	ands	r3, r2
 8007918:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800791a:	68bb      	ldr	r3, [r7, #8]
}
 800791c:	4618      	mov	r0, r3
 800791e:	3714      	adds	r7, #20
 8007920:	46bd      	mov	sp, r7
 8007922:	bc80      	pop	{r7}
 8007924:	4770      	bx	lr

08007926 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007926:	b480      	push	{r7}
 8007928:	b087      	sub	sp, #28
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
 800792e:	460b      	mov	r3, r1
 8007930:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007936:	697b      	ldr	r3, [r7, #20]
 8007938:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800793c:	691b      	ldr	r3, [r3, #16]
 800793e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007948:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800794a:	78fb      	ldrb	r3, [r7, #3]
 800794c:	f003 030f 	and.w	r3, r3, #15
 8007950:	68fa      	ldr	r2, [r7, #12]
 8007952:	fa22 f303 	lsr.w	r3, r2, r3
 8007956:	01db      	lsls	r3, r3, #7
 8007958:	b2db      	uxtb	r3, r3
 800795a:	693a      	ldr	r2, [r7, #16]
 800795c:	4313      	orrs	r3, r2
 800795e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007960:	78fb      	ldrb	r3, [r7, #3]
 8007962:	015a      	lsls	r2, r3, #5
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	4413      	add	r3, r2
 8007968:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	693a      	ldr	r2, [r7, #16]
 8007970:	4013      	ands	r3, r2
 8007972:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007974:	68bb      	ldr	r3, [r7, #8]
}
 8007976:	4618      	mov	r0, r3
 8007978:	371c      	adds	r7, #28
 800797a:	46bd      	mov	sp, r7
 800797c:	bc80      	pop	{r7}
 800797e:	4770      	bx	lr

08007980 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007980:	b480      	push	{r7}
 8007982:	b083      	sub	sp, #12
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	695b      	ldr	r3, [r3, #20]
 800798c:	f003 0301 	and.w	r3, r3, #1
}
 8007990:	4618      	mov	r0, r3
 8007992:	370c      	adds	r7, #12
 8007994:	46bd      	mov	sp, r7
 8007996:	bc80      	pop	{r7}
 8007998:	4770      	bx	lr

0800799a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800799a:	b480      	push	{r7}
 800799c:	b085      	sub	sp, #20
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	68fa      	ldr	r2, [r7, #12]
 80079b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079b4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80079b8:	f023 0307 	bic.w	r3, r3, #7
 80079bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	68fa      	ldr	r2, [r7, #12]
 80079c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80079cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80079d2:	2300      	movs	r3, #0
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3714      	adds	r7, #20
 80079d8:	46bd      	mov	sp, r7
 80079da:	bc80      	pop	{r7}
 80079dc:	4770      	bx	lr
	...

080079e0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b087      	sub	sp, #28
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	460b      	mov	r3, r1
 80079ea:	607a      	str	r2, [r7, #4]
 80079ec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	333c      	adds	r3, #60	@ 0x3c
 80079f6:	3304      	adds	r3, #4
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	4a25      	ldr	r2, [pc, #148]	@ (8007a94 <USB_EP0_OutStart+0xb4>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d90a      	bls.n	8007a1a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a14:	d101      	bne.n	8007a1a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007a16:	2300      	movs	r3, #0
 8007a18:	e037      	b.n	8007a8a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a20:	461a      	mov	r2, r3
 8007a22:	2300      	movs	r3, #0
 8007a24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a2c:	691b      	ldr	r3, [r3, #16]
 8007a2e:	697a      	ldr	r2, [r7, #20]
 8007a30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a34:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a38:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	697a      	ldr	r2, [r7, #20]
 8007a44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a48:	f043 0318 	orr.w	r3, r3, #24
 8007a4c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a54:	691b      	ldr	r3, [r3, #16]
 8007a56:	697a      	ldr	r2, [r7, #20]
 8007a58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a5c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007a60:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007a62:	7afb      	ldrb	r3, [r7, #11]
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d10f      	bne.n	8007a88 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a6e:	461a      	mov	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a82:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007a86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a88:	2300      	movs	r3, #0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	371c      	adds	r7, #28
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bc80      	pop	{r7}
 8007a92:	4770      	bx	lr
 8007a94:	4f54300a 	.word	0x4f54300a

08007a98 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	3301      	adds	r3, #1
 8007aa8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ab0:	d901      	bls.n	8007ab6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007ab2:	2303      	movs	r3, #3
 8007ab4:	e01b      	b.n	8007aee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	691b      	ldr	r3, [r3, #16]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	daf2      	bge.n	8007aa4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	f043 0201 	orr.w	r2, r3, #1
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ada:	d901      	bls.n	8007ae0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007adc:	2303      	movs	r3, #3
 8007ade:	e006      	b.n	8007aee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	691b      	ldr	r3, [r3, #16]
 8007ae4:	f003 0301 	and.w	r3, r3, #1
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d0f0      	beq.n	8007ace <USB_CoreReset+0x36>

  return HAL_OK;
 8007aec:	2300      	movs	r3, #0
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3714      	adds	r7, #20
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bc80      	pop	{r7}
 8007af6:	4770      	bx	lr

08007af8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b084      	sub	sp, #16
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	460b      	mov	r3, r1
 8007b02:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007b04:	2300      	movs	r3, #0
 8007b06:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	7c1b      	ldrb	r3, [r3, #16]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d115      	bne.n	8007b3c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007b10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b14:	2202      	movs	r2, #2
 8007b16:	2181      	movs	r1, #129	@ 0x81
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f001 ff2c 	bl	8009976 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2201      	movs	r2, #1
 8007b22:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007b24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b28:	2202      	movs	r2, #2
 8007b2a:	2101      	movs	r1, #1
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f001 ff22 	bl	8009976 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2201      	movs	r2, #1
 8007b36:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8007b3a:	e012      	b.n	8007b62 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007b3c:	2340      	movs	r3, #64	@ 0x40
 8007b3e:	2202      	movs	r2, #2
 8007b40:	2181      	movs	r1, #129	@ 0x81
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f001 ff17 	bl	8009976 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007b4e:	2340      	movs	r3, #64	@ 0x40
 8007b50:	2202      	movs	r2, #2
 8007b52:	2101      	movs	r1, #1
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f001 ff0e 	bl	8009976 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007b62:	2308      	movs	r3, #8
 8007b64:	2203      	movs	r2, #3
 8007b66:	2182      	movs	r1, #130	@ 0x82
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f001 ff04 	bl	8009976 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2201      	movs	r2, #1
 8007b72:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007b74:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007b78:	f002 f850 	bl	8009c1c <malloc>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	461a      	mov	r2, r3
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d102      	bne.n	8007b96 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 8007b90:	2301      	movs	r3, #1
 8007b92:	73fb      	strb	r3, [r7, #15]
 8007b94:	e026      	b.n	8007be4 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b9c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	2200      	movs	r2, #0
 8007bac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	7c1b      	ldrb	r3, [r3, #16]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d109      	bne.n	8007bd4 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007bc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007bca:	2101      	movs	r1, #1
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f001 ffc2 	bl	8009b56 <USBD_LL_PrepareReceive>
 8007bd2:	e007      	b.n	8007be4 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007bda:	2340      	movs	r3, #64	@ 0x40
 8007bdc:	2101      	movs	r1, #1
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f001 ffb9 	bl	8009b56 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3710      	adds	r7, #16
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b084      	sub	sp, #16
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
 8007bf6:	460b      	mov	r3, r1
 8007bf8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007bfe:	2181      	movs	r1, #129	@ 0x81
 8007c00:	6878      	ldr	r0, [r7, #4]
 8007c02:	f001 fede 	bl	80099c2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007c0c:	2101      	movs	r1, #1
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f001 fed7 	bl	80099c2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007c1c:	2182      	movs	r1, #130	@ 0x82
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f001 fecf 	bl	80099c2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d00e      	beq.n	8007c52 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c44:	4618      	mov	r0, r3
 8007c46:	f001 fff1 	bl	8009c2c <free>
    pdev->pClassData = NULL;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8007c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3710      	adds	r7, #16
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b086      	sub	sp, #24
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
 8007c64:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c6c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007c72:	2300      	movs	r3, #0
 8007c74:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007c76:	2300      	movs	r3, #0
 8007c78:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	781b      	ldrb	r3, [r3, #0]
 8007c7e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d039      	beq.n	8007cfa <USBD_CDC_Setup+0x9e>
 8007c86:	2b20      	cmp	r3, #32
 8007c88:	d17f      	bne.n	8007d8a <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	88db      	ldrh	r3, [r3, #6]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d029      	beq.n	8007ce6 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	781b      	ldrb	r3, [r3, #0]
 8007c96:	b25b      	sxtb	r3, r3
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	da11      	bge.n	8007cc0 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	683a      	ldr	r2, [r7, #0]
 8007ca6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007ca8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007caa:	683a      	ldr	r2, [r7, #0]
 8007cac:	88d2      	ldrh	r2, [r2, #6]
 8007cae:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007cb0:	6939      	ldr	r1, [r7, #16]
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	88db      	ldrh	r3, [r3, #6]
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f001 fa3d 	bl	8009138 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007cbe:	e06b      	b.n	8007d98 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	785a      	ldrb	r2, [r3, #1]
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	88db      	ldrh	r3, [r3, #6]
 8007cce:	b2da      	uxtb	r2, r3
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007cd6:	6939      	ldr	r1, [r7, #16]
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	88db      	ldrh	r3, [r3, #6]
 8007cdc:	461a      	mov	r2, r3
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f001 fa58 	bl	8009194 <USBD_CtlPrepareRx>
      break;
 8007ce4:	e058      	b.n	8007d98 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	683a      	ldr	r2, [r7, #0]
 8007cf0:	7850      	ldrb	r0, [r2, #1]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	6839      	ldr	r1, [r7, #0]
 8007cf6:	4798      	blx	r3
      break;
 8007cf8:	e04e      	b.n	8007d98 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	785b      	ldrb	r3, [r3, #1]
 8007cfe:	2b0b      	cmp	r3, #11
 8007d00:	d02e      	beq.n	8007d60 <USBD_CDC_Setup+0x104>
 8007d02:	2b0b      	cmp	r3, #11
 8007d04:	dc38      	bgt.n	8007d78 <USBD_CDC_Setup+0x11c>
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d002      	beq.n	8007d10 <USBD_CDC_Setup+0xb4>
 8007d0a:	2b0a      	cmp	r3, #10
 8007d0c:	d014      	beq.n	8007d38 <USBD_CDC_Setup+0xdc>
 8007d0e:	e033      	b.n	8007d78 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d16:	2b03      	cmp	r3, #3
 8007d18:	d107      	bne.n	8007d2a <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007d1a:	f107 030c 	add.w	r3, r7, #12
 8007d1e:	2202      	movs	r2, #2
 8007d20:	4619      	mov	r1, r3
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f001 fa08 	bl	8009138 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007d28:	e02e      	b.n	8007d88 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007d2a:	6839      	ldr	r1, [r7, #0]
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	f001 f999 	bl	8009064 <USBD_CtlError>
            ret = USBD_FAIL;
 8007d32:	2302      	movs	r3, #2
 8007d34:	75fb      	strb	r3, [r7, #23]
          break;
 8007d36:	e027      	b.n	8007d88 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d3e:	2b03      	cmp	r3, #3
 8007d40:	d107      	bne.n	8007d52 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007d42:	f107 030f 	add.w	r3, r7, #15
 8007d46:	2201      	movs	r2, #1
 8007d48:	4619      	mov	r1, r3
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f001 f9f4 	bl	8009138 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007d50:	e01a      	b.n	8007d88 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007d52:	6839      	ldr	r1, [r7, #0]
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f001 f985 	bl	8009064 <USBD_CtlError>
            ret = USBD_FAIL;
 8007d5a:	2302      	movs	r3, #2
 8007d5c:	75fb      	strb	r3, [r7, #23]
          break;
 8007d5e:	e013      	b.n	8007d88 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d66:	2b03      	cmp	r3, #3
 8007d68:	d00d      	beq.n	8007d86 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007d6a:	6839      	ldr	r1, [r7, #0]
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f001 f979 	bl	8009064 <USBD_CtlError>
            ret = USBD_FAIL;
 8007d72:	2302      	movs	r3, #2
 8007d74:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007d76:	e006      	b.n	8007d86 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007d78:	6839      	ldr	r1, [r7, #0]
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f001 f972 	bl	8009064 <USBD_CtlError>
          ret = USBD_FAIL;
 8007d80:	2302      	movs	r3, #2
 8007d82:	75fb      	strb	r3, [r7, #23]
          break;
 8007d84:	e000      	b.n	8007d88 <USBD_CDC_Setup+0x12c>
          break;
 8007d86:	bf00      	nop
      }
      break;
 8007d88:	e006      	b.n	8007d98 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007d8a:	6839      	ldr	r1, [r7, #0]
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f001 f969 	bl	8009064 <USBD_CtlError>
      ret = USBD_FAIL;
 8007d92:	2302      	movs	r3, #2
 8007d94:	75fb      	strb	r3, [r7, #23]
      break;
 8007d96:	bf00      	nop
  }

  return ret;
 8007d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3718      	adds	r7, #24
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}

08007da2 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007da2:	b580      	push	{r7, lr}
 8007da4:	b084      	sub	sp, #16
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	6078      	str	r0, [r7, #4]
 8007daa:	460b      	mov	r3, r1
 8007dac:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007db4:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007dbc:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d03a      	beq.n	8007e3e <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007dc8:	78fa      	ldrb	r2, [r7, #3]
 8007dca:	6879      	ldr	r1, [r7, #4]
 8007dcc:	4613      	mov	r3, r2
 8007dce:	009b      	lsls	r3, r3, #2
 8007dd0:	4413      	add	r3, r2
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	440b      	add	r3, r1
 8007dd6:	331c      	adds	r3, #28
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d029      	beq.n	8007e32 <USBD_CDC_DataIn+0x90>
 8007dde:	78fa      	ldrb	r2, [r7, #3]
 8007de0:	6879      	ldr	r1, [r7, #4]
 8007de2:	4613      	mov	r3, r2
 8007de4:	009b      	lsls	r3, r3, #2
 8007de6:	4413      	add	r3, r2
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	440b      	add	r3, r1
 8007dec:	331c      	adds	r3, #28
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	78f9      	ldrb	r1, [r7, #3]
 8007df2:	68b8      	ldr	r0, [r7, #8]
 8007df4:	460b      	mov	r3, r1
 8007df6:	00db      	lsls	r3, r3, #3
 8007df8:	440b      	add	r3, r1
 8007dfa:	009b      	lsls	r3, r3, #2
 8007dfc:	4403      	add	r3, r0
 8007dfe:	331c      	adds	r3, #28
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	fbb2 f1f3 	udiv	r1, r2, r3
 8007e06:	fb01 f303 	mul.w	r3, r1, r3
 8007e0a:	1ad3      	subs	r3, r2, r3
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d110      	bne.n	8007e32 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007e10:	78fa      	ldrb	r2, [r7, #3]
 8007e12:	6879      	ldr	r1, [r7, #4]
 8007e14:	4613      	mov	r3, r2
 8007e16:	009b      	lsls	r3, r3, #2
 8007e18:	4413      	add	r3, r2
 8007e1a:	009b      	lsls	r3, r3, #2
 8007e1c:	440b      	add	r3, r1
 8007e1e:	331c      	adds	r3, #28
 8007e20:	2200      	movs	r2, #0
 8007e22:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007e24:	78f9      	ldrb	r1, [r7, #3]
 8007e26:	2300      	movs	r3, #0
 8007e28:	2200      	movs	r2, #0
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f001 fe70 	bl	8009b10 <USBD_LL_Transmit>
 8007e30:	e003      	b.n	8007e3a <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	e000      	b.n	8007e40 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007e3e:	2302      	movs	r3, #2
  }
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3710      	adds	r7, #16
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	460b      	mov	r3, r1
 8007e52:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e5a:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007e5c:	78fb      	ldrb	r3, [r7, #3]
 8007e5e:	4619      	mov	r1, r3
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f001 fe9b 	bl	8009b9c <USBD_LL_GetRxDataSize>
 8007e66:	4602      	mov	r2, r0
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00d      	beq.n	8007e94 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	68fa      	ldr	r2, [r7, #12]
 8007e82:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007e86:	68fa      	ldr	r2, [r7, #12]
 8007e88:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007e8c:	4611      	mov	r1, r2
 8007e8e:	4798      	blx	r3

    return USBD_OK;
 8007e90:	2300      	movs	r3, #0
 8007e92:	e000      	b.n	8007e96 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007e94:	2302      	movs	r3, #2
  }
}
 8007e96:	4618      	mov	r0, r3
 8007e98:	3710      	adds	r7, #16
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}

08007e9e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007e9e:	b580      	push	{r7, lr}
 8007ea0:	b084      	sub	sp, #16
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007eac:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d014      	beq.n	8007ee2 <USBD_CDC_EP0_RxReady+0x44>
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007ebe:	2bff      	cmp	r3, #255	@ 0xff
 8007ec0:	d00f      	beq.n	8007ee2 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007ed0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007ed2:	68fa      	ldr	r2, [r7, #12]
 8007ed4:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007ed8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	22ff      	movs	r2, #255	@ 0xff
 8007ede:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3710      	adds	r7, #16
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2243      	movs	r2, #67	@ 0x43
 8007ef8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007efa:	4b03      	ldr	r3, [pc, #12]	@ (8007f08 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	370c      	adds	r7, #12
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bc80      	pop	{r7}
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop
 8007f08:	2000009c 	.word	0x2000009c

08007f0c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2243      	movs	r2, #67	@ 0x43
 8007f18:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007f1a:	4b03      	ldr	r3, [pc, #12]	@ (8007f28 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	370c      	adds	r7, #12
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bc80      	pop	{r7}
 8007f24:	4770      	bx	lr
 8007f26:	bf00      	nop
 8007f28:	20000058 	.word	0x20000058

08007f2c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b083      	sub	sp, #12
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2243      	movs	r2, #67	@ 0x43
 8007f38:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007f3a:	4b03      	ldr	r3, [pc, #12]	@ (8007f48 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	370c      	adds	r7, #12
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bc80      	pop	{r7}
 8007f44:	4770      	bx	lr
 8007f46:	bf00      	nop
 8007f48:	200000e0 	.word	0x200000e0

08007f4c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	220a      	movs	r2, #10
 8007f58:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007f5a:	4b03      	ldr	r3, [pc, #12]	@ (8007f68 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	370c      	adds	r7, #12
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bc80      	pop	{r7}
 8007f64:	4770      	bx	lr
 8007f66:	bf00      	nop
 8007f68:	20000014 	.word	0x20000014

08007f6c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b085      	sub	sp, #20
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007f76:	2302      	movs	r3, #2
 8007f78:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d005      	beq.n	8007f8c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	683a      	ldr	r2, [r7, #0]
 8007f84:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3714      	adds	r7, #20
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bc80      	pop	{r7}
 8007f96:	4770      	bx	lr

08007f98 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b087      	sub	sp, #28
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	60f8      	str	r0, [r7, #12]
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fac:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	68ba      	ldr	r2, [r7, #8]
 8007fb2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007fb6:	88fa      	ldrh	r2, [r7, #6]
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8007fbe:	2300      	movs	r3, #0
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	371c      	adds	r7, #28
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	bc80      	pop	{r7}
 8007fc8:	4770      	bx	lr

08007fca <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007fca:	b480      	push	{r7}
 8007fcc:	b085      	sub	sp, #20
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
 8007fd2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fda:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	683a      	ldr	r2, [r7, #0]
 8007fe0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3714      	adds	r7, #20
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bc80      	pop	{r7}
 8007fee:	4770      	bx	lr

08007ff0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b084      	sub	sp, #16
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ffe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008006:	2b00      	cmp	r3, #0
 8008008:	d01c      	beq.n	8008044 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008010:	2b00      	cmp	r3, #0
 8008012:	d115      	bne.n	8008040 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2201      	movs	r2, #1
 8008018:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008032:	b29b      	uxth	r3, r3
 8008034:	2181      	movs	r1, #129	@ 0x81
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f001 fd6a 	bl	8009b10 <USBD_LL_Transmit>

      return USBD_OK;
 800803c:	2300      	movs	r3, #0
 800803e:	e002      	b.n	8008046 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8008040:	2301      	movs	r3, #1
 8008042:	e000      	b.n	8008046 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8008044:	2302      	movs	r3, #2
  }
}
 8008046:	4618      	mov	r0, r3
 8008048:	3710      	adds	r7, #16
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}

0800804e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800804e:	b580      	push	{r7, lr}
 8008050:	b084      	sub	sp, #16
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800805c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008064:	2b00      	cmp	r3, #0
 8008066:	d017      	beq.n	8008098 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	7c1b      	ldrb	r3, [r3, #16]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d109      	bne.n	8008084 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008076:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800807a:	2101      	movs	r1, #1
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f001 fd6a 	bl	8009b56 <USBD_LL_PrepareReceive>
 8008082:	e007      	b.n	8008094 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800808a:	2340      	movs	r3, #64	@ 0x40
 800808c:	2101      	movs	r1, #1
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f001 fd61 	bl	8009b56 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008094:	2300      	movs	r3, #0
 8008096:	e000      	b.n	800809a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008098:	2302      	movs	r3, #2
  }
}
 800809a:	4618      	mov	r0, r3
 800809c:	3710      	adds	r7, #16
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}

080080a2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80080a2:	b580      	push	{r7, lr}
 80080a4:	b084      	sub	sp, #16
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	60f8      	str	r0, [r7, #12]
 80080aa:	60b9      	str	r1, [r7, #8]
 80080ac:	4613      	mov	r3, r2
 80080ae:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d101      	bne.n	80080ba <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80080b6:	2302      	movs	r3, #2
 80080b8:	e01a      	b.n	80080f0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d003      	beq.n	80080cc <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2200      	movs	r2, #0
 80080c8:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d003      	beq.n	80080da <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	68ba      	ldr	r2, [r7, #8]
 80080d6:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2201      	movs	r2, #1
 80080de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	79fa      	ldrb	r2, [r7, #7]
 80080e6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80080e8:	68f8      	ldr	r0, [r7, #12]
 80080ea:	f001 fbdf 	bl	80098ac <USBD_LL_Init>

  return USBD_OK;
 80080ee:	2300      	movs	r3, #0
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3710      	adds	r7, #16
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80080f8:	b480      	push	{r7}
 80080fa:	b085      	sub	sp, #20
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008102:	2300      	movs	r3, #0
 8008104:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d006      	beq.n	800811a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	683a      	ldr	r2, [r7, #0]
 8008110:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8008114:	2300      	movs	r3, #0
 8008116:	73fb      	strb	r3, [r7, #15]
 8008118:	e001      	b.n	800811e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800811a:	2302      	movs	r3, #2
 800811c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800811e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008120:	4618      	mov	r0, r3
 8008122:	3714      	adds	r7, #20
 8008124:	46bd      	mov	sp, r7
 8008126:	bc80      	pop	{r7}
 8008128:	4770      	bx	lr

0800812a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800812a:	b580      	push	{r7, lr}
 800812c:	b082      	sub	sp, #8
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f001 fc04 	bl	8009940 <USBD_LL_Start>

  return USBD_OK;
 8008138:	2300      	movs	r3, #0
}
 800813a:	4618      	mov	r0, r3
 800813c:	3708      	adds	r7, #8
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}

08008142 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008142:	b480      	push	{r7}
 8008144:	b083      	sub	sp, #12
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800814a:	2300      	movs	r3, #0
}
 800814c:	4618      	mov	r0, r3
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	bc80      	pop	{r7}
 8008154:	4770      	bx	lr

08008156 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008156:	b580      	push	{r7, lr}
 8008158:	b084      	sub	sp, #16
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
 800815e:	460b      	mov	r3, r1
 8008160:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008162:	2302      	movs	r3, #2
 8008164:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800816c:	2b00      	cmp	r3, #0
 800816e:	d00c      	beq.n	800818a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	78fa      	ldrb	r2, [r7, #3]
 800817a:	4611      	mov	r1, r2
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	4798      	blx	r3
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d101      	bne.n	800818a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008186:	2300      	movs	r3, #0
 8008188:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800818a:	7bfb      	ldrb	r3, [r7, #15]
}
 800818c:	4618      	mov	r0, r3
 800818e:	3710      	adds	r7, #16
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}

08008194 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b082      	sub	sp, #8
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	460b      	mov	r3, r1
 800819e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	78fa      	ldrb	r2, [r7, #3]
 80081aa:	4611      	mov	r1, r2
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	4798      	blx	r3

  return USBD_OK;
 80081b0:	2300      	movs	r3, #0
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3708      	adds	r7, #8
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b082      	sub	sp, #8
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
 80081c2:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80081ca:	6839      	ldr	r1, [r7, #0]
 80081cc:	4618      	mov	r0, r3
 80081ce:	f000 ff10 	bl	8008ff2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2201      	movs	r2, #1
 80081d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80081e0:	461a      	mov	r2, r3
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80081ee:	f003 031f 	and.w	r3, r3, #31
 80081f2:	2b02      	cmp	r3, #2
 80081f4:	d016      	beq.n	8008224 <USBD_LL_SetupStage+0x6a>
 80081f6:	2b02      	cmp	r3, #2
 80081f8:	d81c      	bhi.n	8008234 <USBD_LL_SetupStage+0x7a>
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d002      	beq.n	8008204 <USBD_LL_SetupStage+0x4a>
 80081fe:	2b01      	cmp	r3, #1
 8008200:	d008      	beq.n	8008214 <USBD_LL_SetupStage+0x5a>
 8008202:	e017      	b.n	8008234 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800820a:	4619      	mov	r1, r3
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 fa03 	bl	8008618 <USBD_StdDevReq>
      break;
 8008212:	e01a      	b.n	800824a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800821a:	4619      	mov	r1, r3
 800821c:	6878      	ldr	r0, [r7, #4]
 800821e:	f000 fa65 	bl	80086ec <USBD_StdItfReq>
      break;
 8008222:	e012      	b.n	800824a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800822a:	4619      	mov	r1, r3
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f000 faa5 	bl	800877c <USBD_StdEPReq>
      break;
 8008232:	e00a      	b.n	800824a <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800823a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800823e:	b2db      	uxtb	r3, r3
 8008240:	4619      	mov	r1, r3
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f001 fbdc 	bl	8009a00 <USBD_LL_StallEP>
      break;
 8008248:	bf00      	nop
  }

  return USBD_OK;
 800824a:	2300      	movs	r3, #0
}
 800824c:	4618      	mov	r0, r3
 800824e:	3708      	adds	r7, #8
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}

08008254 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b086      	sub	sp, #24
 8008258:	af00      	add	r7, sp, #0
 800825a:	60f8      	str	r0, [r7, #12]
 800825c:	460b      	mov	r3, r1
 800825e:	607a      	str	r2, [r7, #4]
 8008260:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008262:	7afb      	ldrb	r3, [r7, #11]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d14b      	bne.n	8008300 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800826e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008276:	2b03      	cmp	r3, #3
 8008278:	d134      	bne.n	80082e4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	68da      	ldr	r2, [r3, #12]
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	691b      	ldr	r3, [r3, #16]
 8008282:	429a      	cmp	r2, r3
 8008284:	d919      	bls.n	80082ba <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	68da      	ldr	r2, [r3, #12]
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	691b      	ldr	r3, [r3, #16]
 800828e:	1ad2      	subs	r2, r2, r3
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008294:	697b      	ldr	r3, [r7, #20]
 8008296:	68da      	ldr	r2, [r3, #12]
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800829c:	429a      	cmp	r2, r3
 800829e:	d203      	bcs.n	80082a8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	e002      	b.n	80082ae <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	461a      	mov	r2, r3
 80082b0:	6879      	ldr	r1, [r7, #4]
 80082b2:	68f8      	ldr	r0, [r7, #12]
 80082b4:	f000 ff8c 	bl	80091d0 <USBD_CtlContinueRx>
 80082b8:	e038      	b.n	800832c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082c0:	691b      	ldr	r3, [r3, #16]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d00a      	beq.n	80082dc <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80082cc:	2b03      	cmp	r3, #3
 80082ce:	d105      	bne.n	80082dc <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082d6:	691b      	ldr	r3, [r3, #16]
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80082dc:	68f8      	ldr	r0, [r7, #12]
 80082de:	f000 ff89 	bl	80091f4 <USBD_CtlSendStatus>
 80082e2:	e023      	b.n	800832c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80082ea:	2b05      	cmp	r3, #5
 80082ec:	d11e      	bne.n	800832c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2200      	movs	r2, #0
 80082f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80082f6:	2100      	movs	r1, #0
 80082f8:	68f8      	ldr	r0, [r7, #12]
 80082fa:	f001 fb81 	bl	8009a00 <USBD_LL_StallEP>
 80082fe:	e015      	b.n	800832c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008306:	699b      	ldr	r3, [r3, #24]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d00d      	beq.n	8008328 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008312:	2b03      	cmp	r3, #3
 8008314:	d108      	bne.n	8008328 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800831c:	699b      	ldr	r3, [r3, #24]
 800831e:	7afa      	ldrb	r2, [r7, #11]
 8008320:	4611      	mov	r1, r2
 8008322:	68f8      	ldr	r0, [r7, #12]
 8008324:	4798      	blx	r3
 8008326:	e001      	b.n	800832c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008328:	2302      	movs	r3, #2
 800832a:	e000      	b.n	800832e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	3718      	adds	r7, #24
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}

08008336 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008336:	b580      	push	{r7, lr}
 8008338:	b086      	sub	sp, #24
 800833a:	af00      	add	r7, sp, #0
 800833c:	60f8      	str	r0, [r7, #12]
 800833e:	460b      	mov	r3, r1
 8008340:	607a      	str	r2, [r7, #4]
 8008342:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008344:	7afb      	ldrb	r3, [r7, #11]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d17f      	bne.n	800844a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	3314      	adds	r3, #20
 800834e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008356:	2b02      	cmp	r3, #2
 8008358:	d15c      	bne.n	8008414 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	68da      	ldr	r2, [r3, #12]
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	691b      	ldr	r3, [r3, #16]
 8008362:	429a      	cmp	r2, r3
 8008364:	d915      	bls.n	8008392 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	68da      	ldr	r2, [r3, #12]
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	691b      	ldr	r3, [r3, #16]
 800836e:	1ad2      	subs	r2, r2, r3
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	68db      	ldr	r3, [r3, #12]
 8008378:	b29b      	uxth	r3, r3
 800837a:	461a      	mov	r2, r3
 800837c:	6879      	ldr	r1, [r7, #4]
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f000 fef6 	bl	8009170 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008384:	2300      	movs	r3, #0
 8008386:	2200      	movs	r2, #0
 8008388:	2100      	movs	r1, #0
 800838a:	68f8      	ldr	r0, [r7, #12]
 800838c:	f001 fbe3 	bl	8009b56 <USBD_LL_PrepareReceive>
 8008390:	e04e      	b.n	8008430 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	689b      	ldr	r3, [r3, #8]
 8008396:	697a      	ldr	r2, [r7, #20]
 8008398:	6912      	ldr	r2, [r2, #16]
 800839a:	fbb3 f1f2 	udiv	r1, r3, r2
 800839e:	fb01 f202 	mul.w	r2, r1, r2
 80083a2:	1a9b      	subs	r3, r3, r2
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d11c      	bne.n	80083e2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	689a      	ldr	r2, [r3, #8]
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80083b0:	429a      	cmp	r2, r3
 80083b2:	d316      	bcc.n	80083e2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	689a      	ldr	r2, [r3, #8]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80083be:	429a      	cmp	r2, r3
 80083c0:	d20f      	bcs.n	80083e2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80083c2:	2200      	movs	r2, #0
 80083c4:	2100      	movs	r1, #0
 80083c6:	68f8      	ldr	r0, [r7, #12]
 80083c8:	f000 fed2 	bl	8009170 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2200      	movs	r2, #0
 80083d0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80083d4:	2300      	movs	r3, #0
 80083d6:	2200      	movs	r2, #0
 80083d8:	2100      	movs	r1, #0
 80083da:	68f8      	ldr	r0, [r7, #12]
 80083dc:	f001 fbbb 	bl	8009b56 <USBD_LL_PrepareReceive>
 80083e0:	e026      	b.n	8008430 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00a      	beq.n	8008404 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80083f4:	2b03      	cmp	r3, #3
 80083f6:	d105      	bne.n	8008404 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083fe:	68db      	ldr	r3, [r3, #12]
 8008400:	68f8      	ldr	r0, [r7, #12]
 8008402:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008404:	2180      	movs	r1, #128	@ 0x80
 8008406:	68f8      	ldr	r0, [r7, #12]
 8008408:	f001 fafa 	bl	8009a00 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800840c:	68f8      	ldr	r0, [r7, #12]
 800840e:	f000 ff04 	bl	800921a <USBD_CtlReceiveStatus>
 8008412:	e00d      	b.n	8008430 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800841a:	2b04      	cmp	r3, #4
 800841c:	d004      	beq.n	8008428 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008424:	2b00      	cmp	r3, #0
 8008426:	d103      	bne.n	8008430 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008428:	2180      	movs	r1, #128	@ 0x80
 800842a:	68f8      	ldr	r0, [r7, #12]
 800842c:	f001 fae8 	bl	8009a00 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008436:	2b01      	cmp	r3, #1
 8008438:	d11d      	bne.n	8008476 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800843a:	68f8      	ldr	r0, [r7, #12]
 800843c:	f7ff fe81 	bl	8008142 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2200      	movs	r2, #0
 8008444:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008448:	e015      	b.n	8008476 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008450:	695b      	ldr	r3, [r3, #20]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d00d      	beq.n	8008472 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800845c:	2b03      	cmp	r3, #3
 800845e:	d108      	bne.n	8008472 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008466:	695b      	ldr	r3, [r3, #20]
 8008468:	7afa      	ldrb	r2, [r7, #11]
 800846a:	4611      	mov	r1, r2
 800846c:	68f8      	ldr	r0, [r7, #12]
 800846e:	4798      	blx	r3
 8008470:	e001      	b.n	8008476 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008472:	2302      	movs	r3, #2
 8008474:	e000      	b.n	8008478 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008476:	2300      	movs	r3, #0
}
 8008478:	4618      	mov	r0, r3
 800847a:	3718      	adds	r7, #24
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}

08008480 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b082      	sub	sp, #8
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008488:	2340      	movs	r3, #64	@ 0x40
 800848a:	2200      	movs	r2, #0
 800848c:	2100      	movs	r1, #0
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f001 fa71 	bl	8009976 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2201      	movs	r2, #1
 8008498:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2240      	movs	r2, #64	@ 0x40
 80084a0:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80084a4:	2340      	movs	r3, #64	@ 0x40
 80084a6:	2200      	movs	r2, #0
 80084a8:	2180      	movs	r1, #128	@ 0x80
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f001 fa63 	bl	8009976 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2240      	movs	r2, #64	@ 0x40
 80084ba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2201      	movs	r2, #1
 80084c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2200      	movs	r2, #0
 80084d0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d009      	beq.n	80084f8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	687a      	ldr	r2, [r7, #4]
 80084ee:	6852      	ldr	r2, [r2, #4]
 80084f0:	b2d2      	uxtb	r2, r2
 80084f2:	4611      	mov	r1, r2
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	4798      	blx	r3
  }

  return USBD_OK;
 80084f8:	2300      	movs	r3, #0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3708      	adds	r7, #8
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}

08008502 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008502:	b480      	push	{r7}
 8008504:	b083      	sub	sp, #12
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
 800850a:	460b      	mov	r3, r1
 800850c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	78fa      	ldrb	r2, [r7, #3]
 8008512:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008514:	2300      	movs	r3, #0
}
 8008516:	4618      	mov	r0, r3
 8008518:	370c      	adds	r7, #12
 800851a:	46bd      	mov	sp, r7
 800851c:	bc80      	pop	{r7}
 800851e:	4770      	bx	lr

08008520 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2204      	movs	r2, #4
 8008538:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800853c:	2300      	movs	r3, #0
}
 800853e:	4618      	mov	r0, r3
 8008540:	370c      	adds	r7, #12
 8008542:	46bd      	mov	sp, r7
 8008544:	bc80      	pop	{r7}
 8008546:	4770      	bx	lr

08008548 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008556:	2b04      	cmp	r3, #4
 8008558:	d105      	bne.n	8008566 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008566:	2300      	movs	r3, #0
}
 8008568:	4618      	mov	r0, r3
 800856a:	370c      	adds	r7, #12
 800856c:	46bd      	mov	sp, r7
 800856e:	bc80      	pop	{r7}
 8008570:	4770      	bx	lr

08008572 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b082      	sub	sp, #8
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008580:	2b03      	cmp	r3, #3
 8008582:	d10b      	bne.n	800859c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800858a:	69db      	ldr	r3, [r3, #28]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d005      	beq.n	800859c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008596:	69db      	ldr	r3, [r3, #28]
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800859c:	2300      	movs	r3, #0
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3708      	adds	r7, #8
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80085a6:	b480      	push	{r7}
 80085a8:	b083      	sub	sp, #12
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
 80085ae:	460b      	mov	r3, r1
 80085b0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80085b2:	2300      	movs	r3, #0
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	370c      	adds	r7, #12
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bc80      	pop	{r7}
 80085bc:	4770      	bx	lr

080085be <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80085be:	b480      	push	{r7}
 80085c0:	b083      	sub	sp, #12
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
 80085c6:	460b      	mov	r3, r1
 80085c8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80085ca:	2300      	movs	r3, #0
}
 80085cc:	4618      	mov	r0, r3
 80085ce:	370c      	adds	r7, #12
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bc80      	pop	{r7}
 80085d4:	4770      	bx	lr

080085d6 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80085d6:	b480      	push	{r7}
 80085d8:	b083      	sub	sp, #12
 80085da:	af00      	add	r7, sp, #0
 80085dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80085de:	2300      	movs	r3, #0
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	370c      	adds	r7, #12
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bc80      	pop	{r7}
 80085e8:	4770      	bx	lr

080085ea <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80085ea:	b580      	push	{r7, lr}
 80085ec:	b082      	sub	sp, #8
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2201      	movs	r2, #1
 80085f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	687a      	ldr	r2, [r7, #4]
 8008604:	6852      	ldr	r2, [r2, #4]
 8008606:	b2d2      	uxtb	r2, r2
 8008608:	4611      	mov	r1, r2
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	4798      	blx	r3

  return USBD_OK;
 800860e:	2300      	movs	r3, #0
}
 8008610:	4618      	mov	r0, r3
 8008612:	3708      	adds	r7, #8
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b084      	sub	sp, #16
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
 8008620:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008622:	2300      	movs	r3, #0
 8008624:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	781b      	ldrb	r3, [r3, #0]
 800862a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800862e:	2b40      	cmp	r3, #64	@ 0x40
 8008630:	d005      	beq.n	800863e <USBD_StdDevReq+0x26>
 8008632:	2b40      	cmp	r3, #64	@ 0x40
 8008634:	d84f      	bhi.n	80086d6 <USBD_StdDevReq+0xbe>
 8008636:	2b00      	cmp	r3, #0
 8008638:	d009      	beq.n	800864e <USBD_StdDevReq+0x36>
 800863a:	2b20      	cmp	r3, #32
 800863c:	d14b      	bne.n	80086d6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	6839      	ldr	r1, [r7, #0]
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	4798      	blx	r3
      break;
 800864c:	e048      	b.n	80086e0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	785b      	ldrb	r3, [r3, #1]
 8008652:	2b09      	cmp	r3, #9
 8008654:	d839      	bhi.n	80086ca <USBD_StdDevReq+0xb2>
 8008656:	a201      	add	r2, pc, #4	@ (adr r2, 800865c <USBD_StdDevReq+0x44>)
 8008658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800865c:	080086ad 	.word	0x080086ad
 8008660:	080086c1 	.word	0x080086c1
 8008664:	080086cb 	.word	0x080086cb
 8008668:	080086b7 	.word	0x080086b7
 800866c:	080086cb 	.word	0x080086cb
 8008670:	0800868f 	.word	0x0800868f
 8008674:	08008685 	.word	0x08008685
 8008678:	080086cb 	.word	0x080086cb
 800867c:	080086a3 	.word	0x080086a3
 8008680:	08008699 	.word	0x08008699
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008684:	6839      	ldr	r1, [r7, #0]
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 f9dc 	bl	8008a44 <USBD_GetDescriptor>
          break;
 800868c:	e022      	b.n	80086d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800868e:	6839      	ldr	r1, [r7, #0]
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f000 fb3f 	bl	8008d14 <USBD_SetAddress>
          break;
 8008696:	e01d      	b.n	80086d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008698:	6839      	ldr	r1, [r7, #0]
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 fb7e 	bl	8008d9c <USBD_SetConfig>
          break;
 80086a0:	e018      	b.n	80086d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80086a2:	6839      	ldr	r1, [r7, #0]
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f000 fc07 	bl	8008eb8 <USBD_GetConfig>
          break;
 80086aa:	e013      	b.n	80086d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80086ac:	6839      	ldr	r1, [r7, #0]
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f000 fc37 	bl	8008f22 <USBD_GetStatus>
          break;
 80086b4:	e00e      	b.n	80086d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80086b6:	6839      	ldr	r1, [r7, #0]
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f000 fc65 	bl	8008f88 <USBD_SetFeature>
          break;
 80086be:	e009      	b.n	80086d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80086c0:	6839      	ldr	r1, [r7, #0]
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f000 fc74 	bl	8008fb0 <USBD_ClrFeature>
          break;
 80086c8:	e004      	b.n	80086d4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80086ca:	6839      	ldr	r1, [r7, #0]
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f000 fcc9 	bl	8009064 <USBD_CtlError>
          break;
 80086d2:	bf00      	nop
      }
      break;
 80086d4:	e004      	b.n	80086e0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80086d6:	6839      	ldr	r1, [r7, #0]
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f000 fcc3 	bl	8009064 <USBD_CtlError>
      break;
 80086de:	bf00      	nop
  }

  return ret;
 80086e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3710      	adds	r7, #16
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop

080086ec <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b084      	sub	sp, #16
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80086f6:	2300      	movs	r3, #0
 80086f8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	781b      	ldrb	r3, [r3, #0]
 80086fe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008702:	2b40      	cmp	r3, #64	@ 0x40
 8008704:	d005      	beq.n	8008712 <USBD_StdItfReq+0x26>
 8008706:	2b40      	cmp	r3, #64	@ 0x40
 8008708:	d82e      	bhi.n	8008768 <USBD_StdItfReq+0x7c>
 800870a:	2b00      	cmp	r3, #0
 800870c:	d001      	beq.n	8008712 <USBD_StdItfReq+0x26>
 800870e:	2b20      	cmp	r3, #32
 8008710:	d12a      	bne.n	8008768 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008718:	3b01      	subs	r3, #1
 800871a:	2b02      	cmp	r3, #2
 800871c:	d81d      	bhi.n	800875a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	889b      	ldrh	r3, [r3, #4]
 8008722:	b2db      	uxtb	r3, r3
 8008724:	2b01      	cmp	r3, #1
 8008726:	d813      	bhi.n	8008750 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800872e:	689b      	ldr	r3, [r3, #8]
 8008730:	6839      	ldr	r1, [r7, #0]
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	4798      	blx	r3
 8008736:	4603      	mov	r3, r0
 8008738:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	88db      	ldrh	r3, [r3, #6]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d110      	bne.n	8008764 <USBD_StdItfReq+0x78>
 8008742:	7bfb      	ldrb	r3, [r7, #15]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d10d      	bne.n	8008764 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 fd53 	bl	80091f4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800874e:	e009      	b.n	8008764 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8008750:	6839      	ldr	r1, [r7, #0]
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f000 fc86 	bl	8009064 <USBD_CtlError>
          break;
 8008758:	e004      	b.n	8008764 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800875a:	6839      	ldr	r1, [r7, #0]
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f000 fc81 	bl	8009064 <USBD_CtlError>
          break;
 8008762:	e000      	b.n	8008766 <USBD_StdItfReq+0x7a>
          break;
 8008764:	bf00      	nop
      }
      break;
 8008766:	e004      	b.n	8008772 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008768:	6839      	ldr	r1, [r7, #0]
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 fc7a 	bl	8009064 <USBD_CtlError>
      break;
 8008770:	bf00      	nop
  }

  return USBD_OK;
 8008772:	2300      	movs	r3, #0
}
 8008774:	4618      	mov	r0, r3
 8008776:	3710      	adds	r7, #16
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}

0800877c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b084      	sub	sp, #16
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008786:	2300      	movs	r3, #0
 8008788:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	889b      	ldrh	r3, [r3, #4]
 800878e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008798:	2b40      	cmp	r3, #64	@ 0x40
 800879a:	d007      	beq.n	80087ac <USBD_StdEPReq+0x30>
 800879c:	2b40      	cmp	r3, #64	@ 0x40
 800879e:	f200 8146 	bhi.w	8008a2e <USBD_StdEPReq+0x2b2>
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d00a      	beq.n	80087bc <USBD_StdEPReq+0x40>
 80087a6:	2b20      	cmp	r3, #32
 80087a8:	f040 8141 	bne.w	8008a2e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	6839      	ldr	r1, [r7, #0]
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	4798      	blx	r3
      break;
 80087ba:	e13d      	b.n	8008a38 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	781b      	ldrb	r3, [r3, #0]
 80087c0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80087c4:	2b20      	cmp	r3, #32
 80087c6:	d10a      	bne.n	80087de <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087ce:	689b      	ldr	r3, [r3, #8]
 80087d0:	6839      	ldr	r1, [r7, #0]
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	4798      	blx	r3
 80087d6:	4603      	mov	r3, r0
 80087d8:	73fb      	strb	r3, [r7, #15]

        return ret;
 80087da:	7bfb      	ldrb	r3, [r7, #15]
 80087dc:	e12d      	b.n	8008a3a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	785b      	ldrb	r3, [r3, #1]
 80087e2:	2b03      	cmp	r3, #3
 80087e4:	d007      	beq.n	80087f6 <USBD_StdEPReq+0x7a>
 80087e6:	2b03      	cmp	r3, #3
 80087e8:	f300 811b 	bgt.w	8008a22 <USBD_StdEPReq+0x2a6>
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d072      	beq.n	80088d6 <USBD_StdEPReq+0x15a>
 80087f0:	2b01      	cmp	r3, #1
 80087f2:	d03a      	beq.n	800886a <USBD_StdEPReq+0xee>
 80087f4:	e115      	b.n	8008a22 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087fc:	2b02      	cmp	r3, #2
 80087fe:	d002      	beq.n	8008806 <USBD_StdEPReq+0x8a>
 8008800:	2b03      	cmp	r3, #3
 8008802:	d015      	beq.n	8008830 <USBD_StdEPReq+0xb4>
 8008804:	e02b      	b.n	800885e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008806:	7bbb      	ldrb	r3, [r7, #14]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d00c      	beq.n	8008826 <USBD_StdEPReq+0xaa>
 800880c:	7bbb      	ldrb	r3, [r7, #14]
 800880e:	2b80      	cmp	r3, #128	@ 0x80
 8008810:	d009      	beq.n	8008826 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008812:	7bbb      	ldrb	r3, [r7, #14]
 8008814:	4619      	mov	r1, r3
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f001 f8f2 	bl	8009a00 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800881c:	2180      	movs	r1, #128	@ 0x80
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f001 f8ee 	bl	8009a00 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008824:	e020      	b.n	8008868 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008826:	6839      	ldr	r1, [r7, #0]
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f000 fc1b 	bl	8009064 <USBD_CtlError>
              break;
 800882e:	e01b      	b.n	8008868 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	885b      	ldrh	r3, [r3, #2]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d10e      	bne.n	8008856 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008838:	7bbb      	ldrb	r3, [r7, #14]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d00b      	beq.n	8008856 <USBD_StdEPReq+0xda>
 800883e:	7bbb      	ldrb	r3, [r7, #14]
 8008840:	2b80      	cmp	r3, #128	@ 0x80
 8008842:	d008      	beq.n	8008856 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	88db      	ldrh	r3, [r3, #6]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d104      	bne.n	8008856 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800884c:	7bbb      	ldrb	r3, [r7, #14]
 800884e:	4619      	mov	r1, r3
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f001 f8d5 	bl	8009a00 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 fccc 	bl	80091f4 <USBD_CtlSendStatus>

              break;
 800885c:	e004      	b.n	8008868 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800885e:	6839      	ldr	r1, [r7, #0]
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f000 fbff 	bl	8009064 <USBD_CtlError>
              break;
 8008866:	bf00      	nop
          }
          break;
 8008868:	e0e0      	b.n	8008a2c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008870:	2b02      	cmp	r3, #2
 8008872:	d002      	beq.n	800887a <USBD_StdEPReq+0xfe>
 8008874:	2b03      	cmp	r3, #3
 8008876:	d015      	beq.n	80088a4 <USBD_StdEPReq+0x128>
 8008878:	e026      	b.n	80088c8 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800887a:	7bbb      	ldrb	r3, [r7, #14]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d00c      	beq.n	800889a <USBD_StdEPReq+0x11e>
 8008880:	7bbb      	ldrb	r3, [r7, #14]
 8008882:	2b80      	cmp	r3, #128	@ 0x80
 8008884:	d009      	beq.n	800889a <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008886:	7bbb      	ldrb	r3, [r7, #14]
 8008888:	4619      	mov	r1, r3
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f001 f8b8 	bl	8009a00 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008890:	2180      	movs	r1, #128	@ 0x80
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f001 f8b4 	bl	8009a00 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008898:	e01c      	b.n	80088d4 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800889a:	6839      	ldr	r1, [r7, #0]
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 fbe1 	bl	8009064 <USBD_CtlError>
              break;
 80088a2:	e017      	b.n	80088d4 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	885b      	ldrh	r3, [r3, #2]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d112      	bne.n	80088d2 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80088ac:	7bbb      	ldrb	r3, [r7, #14]
 80088ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d004      	beq.n	80088c0 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80088b6:	7bbb      	ldrb	r3, [r7, #14]
 80088b8:	4619      	mov	r1, r3
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f001 f8bf 	bl	8009a3e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f000 fc97 	bl	80091f4 <USBD_CtlSendStatus>
              }
              break;
 80088c6:	e004      	b.n	80088d2 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80088c8:	6839      	ldr	r1, [r7, #0]
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f000 fbca 	bl	8009064 <USBD_CtlError>
              break;
 80088d0:	e000      	b.n	80088d4 <USBD_StdEPReq+0x158>
              break;
 80088d2:	bf00      	nop
          }
          break;
 80088d4:	e0aa      	b.n	8008a2c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088dc:	2b02      	cmp	r3, #2
 80088de:	d002      	beq.n	80088e6 <USBD_StdEPReq+0x16a>
 80088e0:	2b03      	cmp	r3, #3
 80088e2:	d032      	beq.n	800894a <USBD_StdEPReq+0x1ce>
 80088e4:	e097      	b.n	8008a16 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80088e6:	7bbb      	ldrb	r3, [r7, #14]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d007      	beq.n	80088fc <USBD_StdEPReq+0x180>
 80088ec:	7bbb      	ldrb	r3, [r7, #14]
 80088ee:	2b80      	cmp	r3, #128	@ 0x80
 80088f0:	d004      	beq.n	80088fc <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80088f2:	6839      	ldr	r1, [r7, #0]
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 fbb5 	bl	8009064 <USBD_CtlError>
                break;
 80088fa:	e091      	b.n	8008a20 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80088fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008900:	2b00      	cmp	r3, #0
 8008902:	da0b      	bge.n	800891c <USBD_StdEPReq+0x1a0>
 8008904:	7bbb      	ldrb	r3, [r7, #14]
 8008906:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800890a:	4613      	mov	r3, r2
 800890c:	009b      	lsls	r3, r3, #2
 800890e:	4413      	add	r3, r2
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	3310      	adds	r3, #16
 8008914:	687a      	ldr	r2, [r7, #4]
 8008916:	4413      	add	r3, r2
 8008918:	3304      	adds	r3, #4
 800891a:	e00b      	b.n	8008934 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800891c:	7bbb      	ldrb	r3, [r7, #14]
 800891e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008922:	4613      	mov	r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	4413      	add	r3, r2
 8008928:	009b      	lsls	r3, r3, #2
 800892a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	4413      	add	r3, r2
 8008932:	3304      	adds	r3, #4
 8008934:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	2200      	movs	r2, #0
 800893a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	2202      	movs	r2, #2
 8008940:	4619      	mov	r1, r3
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f000 fbf8 	bl	8009138 <USBD_CtlSendData>
              break;
 8008948:	e06a      	b.n	8008a20 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800894a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800894e:	2b00      	cmp	r3, #0
 8008950:	da11      	bge.n	8008976 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008952:	7bbb      	ldrb	r3, [r7, #14]
 8008954:	f003 020f 	and.w	r2, r3, #15
 8008958:	6879      	ldr	r1, [r7, #4]
 800895a:	4613      	mov	r3, r2
 800895c:	009b      	lsls	r3, r3, #2
 800895e:	4413      	add	r3, r2
 8008960:	009b      	lsls	r3, r3, #2
 8008962:	440b      	add	r3, r1
 8008964:	3318      	adds	r3, #24
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d117      	bne.n	800899c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800896c:	6839      	ldr	r1, [r7, #0]
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 fb78 	bl	8009064 <USBD_CtlError>
                  break;
 8008974:	e054      	b.n	8008a20 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008976:	7bbb      	ldrb	r3, [r7, #14]
 8008978:	f003 020f 	and.w	r2, r3, #15
 800897c:	6879      	ldr	r1, [r7, #4]
 800897e:	4613      	mov	r3, r2
 8008980:	009b      	lsls	r3, r3, #2
 8008982:	4413      	add	r3, r2
 8008984:	009b      	lsls	r3, r3, #2
 8008986:	440b      	add	r3, r1
 8008988:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d104      	bne.n	800899c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008992:	6839      	ldr	r1, [r7, #0]
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 fb65 	bl	8009064 <USBD_CtlError>
                  break;
 800899a:	e041      	b.n	8008a20 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800899c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	da0b      	bge.n	80089bc <USBD_StdEPReq+0x240>
 80089a4:	7bbb      	ldrb	r3, [r7, #14]
 80089a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80089aa:	4613      	mov	r3, r2
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	4413      	add	r3, r2
 80089b0:	009b      	lsls	r3, r3, #2
 80089b2:	3310      	adds	r3, #16
 80089b4:	687a      	ldr	r2, [r7, #4]
 80089b6:	4413      	add	r3, r2
 80089b8:	3304      	adds	r3, #4
 80089ba:	e00b      	b.n	80089d4 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80089bc:	7bbb      	ldrb	r3, [r7, #14]
 80089be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80089c2:	4613      	mov	r3, r2
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	4413      	add	r3, r2
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	4413      	add	r3, r2
 80089d2:	3304      	adds	r3, #4
 80089d4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80089d6:	7bbb      	ldrb	r3, [r7, #14]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d002      	beq.n	80089e2 <USBD_StdEPReq+0x266>
 80089dc:	7bbb      	ldrb	r3, [r7, #14]
 80089de:	2b80      	cmp	r3, #128	@ 0x80
 80089e0:	d103      	bne.n	80089ea <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	2200      	movs	r2, #0
 80089e6:	601a      	str	r2, [r3, #0]
 80089e8:	e00e      	b.n	8008a08 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80089ea:	7bbb      	ldrb	r3, [r7, #14]
 80089ec:	4619      	mov	r1, r3
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f001 f844 	bl	8009a7c <USBD_LL_IsStallEP>
 80089f4:	4603      	mov	r3, r0
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d003      	beq.n	8008a02 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	2201      	movs	r2, #1
 80089fe:	601a      	str	r2, [r3, #0]
 8008a00:	e002      	b.n	8008a08 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	2200      	movs	r2, #0
 8008a06:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	2202      	movs	r2, #2
 8008a0c:	4619      	mov	r1, r3
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 fb92 	bl	8009138 <USBD_CtlSendData>
              break;
 8008a14:	e004      	b.n	8008a20 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8008a16:	6839      	ldr	r1, [r7, #0]
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f000 fb23 	bl	8009064 <USBD_CtlError>
              break;
 8008a1e:	bf00      	nop
          }
          break;
 8008a20:	e004      	b.n	8008a2c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8008a22:	6839      	ldr	r1, [r7, #0]
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f000 fb1d 	bl	8009064 <USBD_CtlError>
          break;
 8008a2a:	bf00      	nop
      }
      break;
 8008a2c:	e004      	b.n	8008a38 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8008a2e:	6839      	ldr	r1, [r7, #0]
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 fb17 	bl	8009064 <USBD_CtlError>
      break;
 8008a36:	bf00      	nop
  }

  return ret;
 8008a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3710      	adds	r7, #16
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}
	...

08008a44 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b084      	sub	sp, #16
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008a52:	2300      	movs	r3, #0
 8008a54:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008a56:	2300      	movs	r3, #0
 8008a58:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	885b      	ldrh	r3, [r3, #2]
 8008a5e:	0a1b      	lsrs	r3, r3, #8
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	3b01      	subs	r3, #1
 8008a64:	2b06      	cmp	r3, #6
 8008a66:	f200 8128 	bhi.w	8008cba <USBD_GetDescriptor+0x276>
 8008a6a:	a201      	add	r2, pc, #4	@ (adr r2, 8008a70 <USBD_GetDescriptor+0x2c>)
 8008a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a70:	08008a8d 	.word	0x08008a8d
 8008a74:	08008aa5 	.word	0x08008aa5
 8008a78:	08008ae5 	.word	0x08008ae5
 8008a7c:	08008cbb 	.word	0x08008cbb
 8008a80:	08008cbb 	.word	0x08008cbb
 8008a84:	08008c5b 	.word	0x08008c5b
 8008a88:	08008c87 	.word	0x08008c87
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	7c12      	ldrb	r2, [r2, #16]
 8008a98:	f107 0108 	add.w	r1, r7, #8
 8008a9c:	4610      	mov	r0, r2
 8008a9e:	4798      	blx	r3
 8008aa0:	60f8      	str	r0, [r7, #12]
      break;
 8008aa2:	e112      	b.n	8008cca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	7c1b      	ldrb	r3, [r3, #16]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d10d      	bne.n	8008ac8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ab4:	f107 0208 	add.w	r2, r7, #8
 8008ab8:	4610      	mov	r0, r2
 8008aba:	4798      	blx	r3
 8008abc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	3301      	adds	r3, #1
 8008ac2:	2202      	movs	r2, #2
 8008ac4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008ac6:	e100      	b.n	8008cca <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ad0:	f107 0208 	add.w	r2, r7, #8
 8008ad4:	4610      	mov	r0, r2
 8008ad6:	4798      	blx	r3
 8008ad8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	3301      	adds	r3, #1
 8008ade:	2202      	movs	r2, #2
 8008ae0:	701a      	strb	r2, [r3, #0]
      break;
 8008ae2:	e0f2      	b.n	8008cca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	885b      	ldrh	r3, [r3, #2]
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	2b05      	cmp	r3, #5
 8008aec:	f200 80ac 	bhi.w	8008c48 <USBD_GetDescriptor+0x204>
 8008af0:	a201      	add	r2, pc, #4	@ (adr r2, 8008af8 <USBD_GetDescriptor+0xb4>)
 8008af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008af6:	bf00      	nop
 8008af8:	08008b11 	.word	0x08008b11
 8008afc:	08008b45 	.word	0x08008b45
 8008b00:	08008b79 	.word	0x08008b79
 8008b04:	08008bad 	.word	0x08008bad
 8008b08:	08008be1 	.word	0x08008be1
 8008b0c:	08008c15 	.word	0x08008c15
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d00b      	beq.n	8008b34 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	7c12      	ldrb	r2, [r2, #16]
 8008b28:	f107 0108 	add.w	r1, r7, #8
 8008b2c:	4610      	mov	r0, r2
 8008b2e:	4798      	blx	r3
 8008b30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b32:	e091      	b.n	8008c58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b34:	6839      	ldr	r1, [r7, #0]
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f000 fa94 	bl	8009064 <USBD_CtlError>
            err++;
 8008b3c:	7afb      	ldrb	r3, [r7, #11]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	72fb      	strb	r3, [r7, #11]
          break;
 8008b42:	e089      	b.n	8008c58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d00b      	beq.n	8008b68 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	687a      	ldr	r2, [r7, #4]
 8008b5a:	7c12      	ldrb	r2, [r2, #16]
 8008b5c:	f107 0108 	add.w	r1, r7, #8
 8008b60:	4610      	mov	r0, r2
 8008b62:	4798      	blx	r3
 8008b64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b66:	e077      	b.n	8008c58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b68:	6839      	ldr	r1, [r7, #0]
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 fa7a 	bl	8009064 <USBD_CtlError>
            err++;
 8008b70:	7afb      	ldrb	r3, [r7, #11]
 8008b72:	3301      	adds	r3, #1
 8008b74:	72fb      	strb	r3, [r7, #11]
          break;
 8008b76:	e06f      	b.n	8008c58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b7e:	68db      	ldr	r3, [r3, #12]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d00b      	beq.n	8008b9c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b8a:	68db      	ldr	r3, [r3, #12]
 8008b8c:	687a      	ldr	r2, [r7, #4]
 8008b8e:	7c12      	ldrb	r2, [r2, #16]
 8008b90:	f107 0108 	add.w	r1, r7, #8
 8008b94:	4610      	mov	r0, r2
 8008b96:	4798      	blx	r3
 8008b98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b9a:	e05d      	b.n	8008c58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b9c:	6839      	ldr	r1, [r7, #0]
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f000 fa60 	bl	8009064 <USBD_CtlError>
            err++;
 8008ba4:	7afb      	ldrb	r3, [r7, #11]
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	72fb      	strb	r3, [r7, #11]
          break;
 8008baa:	e055      	b.n	8008c58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008bb2:	691b      	ldr	r3, [r3, #16]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d00b      	beq.n	8008bd0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008bbe:	691b      	ldr	r3, [r3, #16]
 8008bc0:	687a      	ldr	r2, [r7, #4]
 8008bc2:	7c12      	ldrb	r2, [r2, #16]
 8008bc4:	f107 0108 	add.w	r1, r7, #8
 8008bc8:	4610      	mov	r0, r2
 8008bca:	4798      	blx	r3
 8008bcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bce:	e043      	b.n	8008c58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008bd0:	6839      	ldr	r1, [r7, #0]
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 fa46 	bl	8009064 <USBD_CtlError>
            err++;
 8008bd8:	7afb      	ldrb	r3, [r7, #11]
 8008bda:	3301      	adds	r3, #1
 8008bdc:	72fb      	strb	r3, [r7, #11]
          break;
 8008bde:	e03b      	b.n	8008c58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008be6:	695b      	ldr	r3, [r3, #20]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d00b      	beq.n	8008c04 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008bf2:	695b      	ldr	r3, [r3, #20]
 8008bf4:	687a      	ldr	r2, [r7, #4]
 8008bf6:	7c12      	ldrb	r2, [r2, #16]
 8008bf8:	f107 0108 	add.w	r1, r7, #8
 8008bfc:	4610      	mov	r0, r2
 8008bfe:	4798      	blx	r3
 8008c00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c02:	e029      	b.n	8008c58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c04:	6839      	ldr	r1, [r7, #0]
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f000 fa2c 	bl	8009064 <USBD_CtlError>
            err++;
 8008c0c:	7afb      	ldrb	r3, [r7, #11]
 8008c0e:	3301      	adds	r3, #1
 8008c10:	72fb      	strb	r3, [r7, #11]
          break;
 8008c12:	e021      	b.n	8008c58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008c1a:	699b      	ldr	r3, [r3, #24]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d00b      	beq.n	8008c38 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008c26:	699b      	ldr	r3, [r3, #24]
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	7c12      	ldrb	r2, [r2, #16]
 8008c2c:	f107 0108 	add.w	r1, r7, #8
 8008c30:	4610      	mov	r0, r2
 8008c32:	4798      	blx	r3
 8008c34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c36:	e00f      	b.n	8008c58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c38:	6839      	ldr	r1, [r7, #0]
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f000 fa12 	bl	8009064 <USBD_CtlError>
            err++;
 8008c40:	7afb      	ldrb	r3, [r7, #11]
 8008c42:	3301      	adds	r3, #1
 8008c44:	72fb      	strb	r3, [r7, #11]
          break;
 8008c46:	e007      	b.n	8008c58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008c48:	6839      	ldr	r1, [r7, #0]
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 fa0a 	bl	8009064 <USBD_CtlError>
          err++;
 8008c50:	7afb      	ldrb	r3, [r7, #11]
 8008c52:	3301      	adds	r3, #1
 8008c54:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008c56:	e038      	b.n	8008cca <USBD_GetDescriptor+0x286>
 8008c58:	e037      	b.n	8008cca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	7c1b      	ldrb	r3, [r3, #16]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d109      	bne.n	8008c76 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c6a:	f107 0208 	add.w	r2, r7, #8
 8008c6e:	4610      	mov	r0, r2
 8008c70:	4798      	blx	r3
 8008c72:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c74:	e029      	b.n	8008cca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008c76:	6839      	ldr	r1, [r7, #0]
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f000 f9f3 	bl	8009064 <USBD_CtlError>
        err++;
 8008c7e:	7afb      	ldrb	r3, [r7, #11]
 8008c80:	3301      	adds	r3, #1
 8008c82:	72fb      	strb	r3, [r7, #11]
      break;
 8008c84:	e021      	b.n	8008cca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	7c1b      	ldrb	r3, [r3, #16]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d10d      	bne.n	8008caa <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c96:	f107 0208 	add.w	r2, r7, #8
 8008c9a:	4610      	mov	r0, r2
 8008c9c:	4798      	blx	r3
 8008c9e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	2207      	movs	r2, #7
 8008ca6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ca8:	e00f      	b.n	8008cca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008caa:	6839      	ldr	r1, [r7, #0]
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f9d9 	bl	8009064 <USBD_CtlError>
        err++;
 8008cb2:	7afb      	ldrb	r3, [r7, #11]
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	72fb      	strb	r3, [r7, #11]
      break;
 8008cb8:	e007      	b.n	8008cca <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008cba:	6839      	ldr	r1, [r7, #0]
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 f9d1 	bl	8009064 <USBD_CtlError>
      err++;
 8008cc2:	7afb      	ldrb	r3, [r7, #11]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	72fb      	strb	r3, [r7, #11]
      break;
 8008cc8:	bf00      	nop
  }

  if (err != 0U)
 8008cca:	7afb      	ldrb	r3, [r7, #11]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d11c      	bne.n	8008d0a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008cd0:	893b      	ldrh	r3, [r7, #8]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d011      	beq.n	8008cfa <USBD_GetDescriptor+0x2b6>
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	88db      	ldrh	r3, [r3, #6]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d00d      	beq.n	8008cfa <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	88da      	ldrh	r2, [r3, #6]
 8008ce2:	893b      	ldrh	r3, [r7, #8]
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	bf28      	it	cs
 8008ce8:	4613      	movcs	r3, r2
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008cee:	893b      	ldrh	r3, [r7, #8]
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	68f9      	ldr	r1, [r7, #12]
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f000 fa1f 	bl	8009138 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	88db      	ldrh	r3, [r3, #6]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d104      	bne.n	8008d0c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f000 fa76 	bl	80091f4 <USBD_CtlSendStatus>
 8008d08:	e000      	b.n	8008d0c <USBD_GetDescriptor+0x2c8>
    return;
 8008d0a:	bf00      	nop
    }
  }
}
 8008d0c:	3710      	adds	r7, #16
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}
 8008d12:	bf00      	nop

08008d14 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b084      	sub	sp, #16
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
 8008d1c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	889b      	ldrh	r3, [r3, #4]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d130      	bne.n	8008d88 <USBD_SetAddress+0x74>
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	88db      	ldrh	r3, [r3, #6]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d12c      	bne.n	8008d88 <USBD_SetAddress+0x74>
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	885b      	ldrh	r3, [r3, #2]
 8008d32:	2b7f      	cmp	r3, #127	@ 0x7f
 8008d34:	d828      	bhi.n	8008d88 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	885b      	ldrh	r3, [r3, #2]
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d40:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d48:	2b03      	cmp	r3, #3
 8008d4a:	d104      	bne.n	8008d56 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008d4c:	6839      	ldr	r1, [r7, #0]
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f000 f988 	bl	8009064 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d54:	e01d      	b.n	8008d92 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	7bfa      	ldrb	r2, [r7, #15]
 8008d5a:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008d5e:	7bfb      	ldrb	r3, [r7, #15]
 8008d60:	4619      	mov	r1, r3
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f000 feb5 	bl	8009ad2 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 fa43 	bl	80091f4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008d6e:	7bfb      	ldrb	r3, [r7, #15]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d004      	beq.n	8008d7e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2202      	movs	r2, #2
 8008d78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d7c:	e009      	b.n	8008d92 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2201      	movs	r2, #1
 8008d82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d86:	e004      	b.n	8008d92 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008d88:	6839      	ldr	r1, [r7, #0]
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 f96a 	bl	8009064 <USBD_CtlError>
  }
}
 8008d90:	bf00      	nop
 8008d92:	bf00      	nop
 8008d94:	3710      	adds	r7, #16
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}
	...

08008d9c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b082      	sub	sp, #8
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	885b      	ldrh	r3, [r3, #2]
 8008daa:	b2da      	uxtb	r2, r3
 8008dac:	4b41      	ldr	r3, [pc, #260]	@ (8008eb4 <USBD_SetConfig+0x118>)
 8008dae:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008db0:	4b40      	ldr	r3, [pc, #256]	@ (8008eb4 <USBD_SetConfig+0x118>)
 8008db2:	781b      	ldrb	r3, [r3, #0]
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d904      	bls.n	8008dc2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008db8:	6839      	ldr	r1, [r7, #0]
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f000 f952 	bl	8009064 <USBD_CtlError>
 8008dc0:	e075      	b.n	8008eae <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dc8:	2b02      	cmp	r3, #2
 8008dca:	d002      	beq.n	8008dd2 <USBD_SetConfig+0x36>
 8008dcc:	2b03      	cmp	r3, #3
 8008dce:	d023      	beq.n	8008e18 <USBD_SetConfig+0x7c>
 8008dd0:	e062      	b.n	8008e98 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008dd2:	4b38      	ldr	r3, [pc, #224]	@ (8008eb4 <USBD_SetConfig+0x118>)
 8008dd4:	781b      	ldrb	r3, [r3, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d01a      	beq.n	8008e10 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008dda:	4b36      	ldr	r3, [pc, #216]	@ (8008eb4 <USBD_SetConfig+0x118>)
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	461a      	mov	r2, r3
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2203      	movs	r2, #3
 8008de8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008dec:	4b31      	ldr	r3, [pc, #196]	@ (8008eb4 <USBD_SetConfig+0x118>)
 8008dee:	781b      	ldrb	r3, [r3, #0]
 8008df0:	4619      	mov	r1, r3
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f7ff f9af 	bl	8008156 <USBD_SetClassConfig>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	2b02      	cmp	r3, #2
 8008dfc:	d104      	bne.n	8008e08 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008dfe:	6839      	ldr	r1, [r7, #0]
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f000 f92f 	bl	8009064 <USBD_CtlError>
            return;
 8008e06:	e052      	b.n	8008eae <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 f9f3 	bl	80091f4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008e0e:	e04e      	b.n	8008eae <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f000 f9ef 	bl	80091f4 <USBD_CtlSendStatus>
        break;
 8008e16:	e04a      	b.n	8008eae <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008e18:	4b26      	ldr	r3, [pc, #152]	@ (8008eb4 <USBD_SetConfig+0x118>)
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d112      	bne.n	8008e46 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2202      	movs	r2, #2
 8008e24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008e28:	4b22      	ldr	r3, [pc, #136]	@ (8008eb4 <USBD_SetConfig+0x118>)
 8008e2a:	781b      	ldrb	r3, [r3, #0]
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008e32:	4b20      	ldr	r3, [pc, #128]	@ (8008eb4 <USBD_SetConfig+0x118>)
 8008e34:	781b      	ldrb	r3, [r3, #0]
 8008e36:	4619      	mov	r1, r3
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f7ff f9ab 	bl	8008194 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 f9d8 	bl	80091f4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008e44:	e033      	b.n	8008eae <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008e46:	4b1b      	ldr	r3, [pc, #108]	@ (8008eb4 <USBD_SetConfig+0x118>)
 8008e48:	781b      	ldrb	r3, [r3, #0]
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d01d      	beq.n	8008e90 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f7ff f999 	bl	8008194 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008e62:	4b14      	ldr	r3, [pc, #80]	@ (8008eb4 <USBD_SetConfig+0x118>)
 8008e64:	781b      	ldrb	r3, [r3, #0]
 8008e66:	461a      	mov	r2, r3
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008e6c:	4b11      	ldr	r3, [pc, #68]	@ (8008eb4 <USBD_SetConfig+0x118>)
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	4619      	mov	r1, r3
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f7ff f96f 	bl	8008156 <USBD_SetClassConfig>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	2b02      	cmp	r3, #2
 8008e7c:	d104      	bne.n	8008e88 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008e7e:	6839      	ldr	r1, [r7, #0]
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f000 f8ef 	bl	8009064 <USBD_CtlError>
            return;
 8008e86:	e012      	b.n	8008eae <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 f9b3 	bl	80091f4 <USBD_CtlSendStatus>
        break;
 8008e8e:	e00e      	b.n	8008eae <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 f9af 	bl	80091f4 <USBD_CtlSendStatus>
        break;
 8008e96:	e00a      	b.n	8008eae <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008e98:	6839      	ldr	r1, [r7, #0]
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f000 f8e2 	bl	8009064 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008ea0:	4b04      	ldr	r3, [pc, #16]	@ (8008eb4 <USBD_SetConfig+0x118>)
 8008ea2:	781b      	ldrb	r3, [r3, #0]
 8008ea4:	4619      	mov	r1, r3
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f7ff f974 	bl	8008194 <USBD_ClrClassConfig>
        break;
 8008eac:	bf00      	nop
    }
  }
}
 8008eae:	3708      	adds	r7, #8
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}
 8008eb4:	20000414 	.word	0x20000414

08008eb8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b082      	sub	sp, #8
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	88db      	ldrh	r3, [r3, #6]
 8008ec6:	2b01      	cmp	r3, #1
 8008ec8:	d004      	beq.n	8008ed4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008eca:	6839      	ldr	r1, [r7, #0]
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f000 f8c9 	bl	8009064 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008ed2:	e022      	b.n	8008f1a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008eda:	2b02      	cmp	r3, #2
 8008edc:	dc02      	bgt.n	8008ee4 <USBD_GetConfig+0x2c>
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	dc03      	bgt.n	8008eea <USBD_GetConfig+0x32>
 8008ee2:	e015      	b.n	8008f10 <USBD_GetConfig+0x58>
 8008ee4:	2b03      	cmp	r3, #3
 8008ee6:	d00b      	beq.n	8008f00 <USBD_GetConfig+0x48>
 8008ee8:	e012      	b.n	8008f10 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2200      	movs	r2, #0
 8008eee:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	3308      	adds	r3, #8
 8008ef4:	2201      	movs	r2, #1
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f000 f91d 	bl	8009138 <USBD_CtlSendData>
        break;
 8008efe:	e00c      	b.n	8008f1a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	3304      	adds	r3, #4
 8008f04:	2201      	movs	r2, #1
 8008f06:	4619      	mov	r1, r3
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 f915 	bl	8009138 <USBD_CtlSendData>
        break;
 8008f0e:	e004      	b.n	8008f1a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008f10:	6839      	ldr	r1, [r7, #0]
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f000 f8a6 	bl	8009064 <USBD_CtlError>
        break;
 8008f18:	bf00      	nop
}
 8008f1a:	bf00      	nop
 8008f1c:	3708      	adds	r7, #8
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b082      	sub	sp, #8
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	6078      	str	r0, [r7, #4]
 8008f2a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f32:	3b01      	subs	r3, #1
 8008f34:	2b02      	cmp	r3, #2
 8008f36:	d81e      	bhi.n	8008f76 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	88db      	ldrh	r3, [r3, #6]
 8008f3c:	2b02      	cmp	r3, #2
 8008f3e:	d004      	beq.n	8008f4a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008f40:	6839      	ldr	r1, [r7, #0]
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f000 f88e 	bl	8009064 <USBD_CtlError>
        break;
 8008f48:	e01a      	b.n	8008f80 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d005      	beq.n	8008f66 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	68db      	ldr	r3, [r3, #12]
 8008f5e:	f043 0202 	orr.w	r2, r3, #2
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	330c      	adds	r3, #12
 8008f6a:	2202      	movs	r2, #2
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 f8e2 	bl	8009138 <USBD_CtlSendData>
      break;
 8008f74:	e004      	b.n	8008f80 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008f76:	6839      	ldr	r1, [r7, #0]
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f000 f873 	bl	8009064 <USBD_CtlError>
      break;
 8008f7e:	bf00      	nop
  }
}
 8008f80:	bf00      	nop
 8008f82:	3708      	adds	r7, #8
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b082      	sub	sp, #8
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
 8008f90:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	885b      	ldrh	r3, [r3, #2]
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d106      	bne.n	8008fa8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2201      	movs	r2, #1
 8008f9e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f000 f926 	bl	80091f4 <USBD_CtlSendStatus>
  }
}
 8008fa8:	bf00      	nop
 8008faa:	3708      	adds	r7, #8
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}

08008fb0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b082      	sub	sp, #8
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fc0:	3b01      	subs	r3, #1
 8008fc2:	2b02      	cmp	r3, #2
 8008fc4:	d80b      	bhi.n	8008fde <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	885b      	ldrh	r3, [r3, #2]
 8008fca:	2b01      	cmp	r3, #1
 8008fcc:	d10c      	bne.n	8008fe8 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f000 f90c 	bl	80091f4 <USBD_CtlSendStatus>
      }
      break;
 8008fdc:	e004      	b.n	8008fe8 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008fde:	6839      	ldr	r1, [r7, #0]
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f000 f83f 	bl	8009064 <USBD_CtlError>
      break;
 8008fe6:	e000      	b.n	8008fea <USBD_ClrFeature+0x3a>
      break;
 8008fe8:	bf00      	nop
  }
}
 8008fea:	bf00      	nop
 8008fec:	3708      	adds	r7, #8
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}

08008ff2 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008ff2:	b480      	push	{r7}
 8008ff4:	b083      	sub	sp, #12
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	6078      	str	r0, [r7, #4]
 8008ffa:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	781a      	ldrb	r2, [r3, #0]
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	785a      	ldrb	r2, [r3, #1]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	3302      	adds	r3, #2
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	461a      	mov	r2, r3
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	3303      	adds	r3, #3
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	021b      	lsls	r3, r3, #8
 800901c:	b29b      	uxth	r3, r3
 800901e:	4413      	add	r3, r2
 8009020:	b29a      	uxth	r2, r3
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	3304      	adds	r3, #4
 800902a:	781b      	ldrb	r3, [r3, #0]
 800902c:	461a      	mov	r2, r3
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	3305      	adds	r3, #5
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	021b      	lsls	r3, r3, #8
 8009036:	b29b      	uxth	r3, r3
 8009038:	4413      	add	r3, r2
 800903a:	b29a      	uxth	r2, r3
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	3306      	adds	r3, #6
 8009044:	781b      	ldrb	r3, [r3, #0]
 8009046:	461a      	mov	r2, r3
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	3307      	adds	r3, #7
 800904c:	781b      	ldrb	r3, [r3, #0]
 800904e:	021b      	lsls	r3, r3, #8
 8009050:	b29b      	uxth	r3, r3
 8009052:	4413      	add	r3, r2
 8009054:	b29a      	uxth	r2, r3
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	80da      	strh	r2, [r3, #6]

}
 800905a:	bf00      	nop
 800905c:	370c      	adds	r7, #12
 800905e:	46bd      	mov	sp, r7
 8009060:	bc80      	pop	{r7}
 8009062:	4770      	bx	lr

08009064 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b082      	sub	sp, #8
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800906e:	2180      	movs	r1, #128	@ 0x80
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 fcc5 	bl	8009a00 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009076:	2100      	movs	r1, #0
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f000 fcc1 	bl	8009a00 <USBD_LL_StallEP>
}
 800907e:	bf00      	nop
 8009080:	3708      	adds	r7, #8
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b086      	sub	sp, #24
 800908a:	af00      	add	r7, sp, #0
 800908c:	60f8      	str	r0, [r7, #12]
 800908e:	60b9      	str	r1, [r7, #8]
 8009090:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009092:	2300      	movs	r3, #0
 8009094:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d032      	beq.n	8009102 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800909c:	68f8      	ldr	r0, [r7, #12]
 800909e:	f000 f834 	bl	800910a <USBD_GetLen>
 80090a2:	4603      	mov	r3, r0
 80090a4:	3301      	adds	r3, #1
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	005b      	lsls	r3, r3, #1
 80090aa:	b29a      	uxth	r2, r3
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80090b0:	7dfb      	ldrb	r3, [r7, #23]
 80090b2:	1c5a      	adds	r2, r3, #1
 80090b4:	75fa      	strb	r2, [r7, #23]
 80090b6:	461a      	mov	r2, r3
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	4413      	add	r3, r2
 80090bc:	687a      	ldr	r2, [r7, #4]
 80090be:	7812      	ldrb	r2, [r2, #0]
 80090c0:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80090c2:	7dfb      	ldrb	r3, [r7, #23]
 80090c4:	1c5a      	adds	r2, r3, #1
 80090c6:	75fa      	strb	r2, [r7, #23]
 80090c8:	461a      	mov	r2, r3
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	4413      	add	r3, r2
 80090ce:	2203      	movs	r2, #3
 80090d0:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80090d2:	e012      	b.n	80090fa <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	1c5a      	adds	r2, r3, #1
 80090d8:	60fa      	str	r2, [r7, #12]
 80090da:	7dfa      	ldrb	r2, [r7, #23]
 80090dc:	1c51      	adds	r1, r2, #1
 80090de:	75f9      	strb	r1, [r7, #23]
 80090e0:	4611      	mov	r1, r2
 80090e2:	68ba      	ldr	r2, [r7, #8]
 80090e4:	440a      	add	r2, r1
 80090e6:	781b      	ldrb	r3, [r3, #0]
 80090e8:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80090ea:	7dfb      	ldrb	r3, [r7, #23]
 80090ec:	1c5a      	adds	r2, r3, #1
 80090ee:	75fa      	strb	r2, [r7, #23]
 80090f0:	461a      	mov	r2, r3
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	4413      	add	r3, r2
 80090f6:	2200      	movs	r2, #0
 80090f8:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	781b      	ldrb	r3, [r3, #0]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d1e8      	bne.n	80090d4 <USBD_GetString+0x4e>
    }
  }
}
 8009102:	bf00      	nop
 8009104:	3718      	adds	r7, #24
 8009106:	46bd      	mov	sp, r7
 8009108:	bd80      	pop	{r7, pc}

0800910a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800910a:	b480      	push	{r7}
 800910c:	b085      	sub	sp, #20
 800910e:	af00      	add	r7, sp, #0
 8009110:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009112:	2300      	movs	r3, #0
 8009114:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009116:	e005      	b.n	8009124 <USBD_GetLen+0x1a>
  {
    len++;
 8009118:	7bfb      	ldrb	r3, [r7, #15]
 800911a:	3301      	adds	r3, #1
 800911c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	3301      	adds	r3, #1
 8009122:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	781b      	ldrb	r3, [r3, #0]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1f5      	bne.n	8009118 <USBD_GetLen+0xe>
  }

  return len;
 800912c:	7bfb      	ldrb	r3, [r7, #15]
}
 800912e:	4618      	mov	r0, r3
 8009130:	3714      	adds	r7, #20
 8009132:	46bd      	mov	sp, r7
 8009134:	bc80      	pop	{r7}
 8009136:	4770      	bx	lr

08009138 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b084      	sub	sp, #16
 800913c:	af00      	add	r7, sp, #0
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	4613      	mov	r3, r2
 8009144:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2202      	movs	r2, #2
 800914a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800914e:	88fa      	ldrh	r2, [r7, #6]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009154:	88fa      	ldrh	r2, [r7, #6]
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800915a:	88fb      	ldrh	r3, [r7, #6]
 800915c:	68ba      	ldr	r2, [r7, #8]
 800915e:	2100      	movs	r1, #0
 8009160:	68f8      	ldr	r0, [r7, #12]
 8009162:	f000 fcd5 	bl	8009b10 <USBD_LL_Transmit>

  return USBD_OK;
 8009166:	2300      	movs	r3, #0
}
 8009168:	4618      	mov	r0, r3
 800916a:	3710      	adds	r7, #16
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b084      	sub	sp, #16
 8009174:	af00      	add	r7, sp, #0
 8009176:	60f8      	str	r0, [r7, #12]
 8009178:	60b9      	str	r1, [r7, #8]
 800917a:	4613      	mov	r3, r2
 800917c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800917e:	88fb      	ldrh	r3, [r7, #6]
 8009180:	68ba      	ldr	r2, [r7, #8]
 8009182:	2100      	movs	r1, #0
 8009184:	68f8      	ldr	r0, [r7, #12]
 8009186:	f000 fcc3 	bl	8009b10 <USBD_LL_Transmit>

  return USBD_OK;
 800918a:	2300      	movs	r3, #0
}
 800918c:	4618      	mov	r0, r3
 800918e:	3710      	adds	r7, #16
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	60f8      	str	r0, [r7, #12]
 800919c:	60b9      	str	r1, [r7, #8]
 800919e:	4613      	mov	r3, r2
 80091a0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	2203      	movs	r2, #3
 80091a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80091aa:	88fa      	ldrh	r2, [r7, #6]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 80091b2:	88fa      	ldrh	r2, [r7, #6]
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80091ba:	88fb      	ldrh	r3, [r7, #6]
 80091bc:	68ba      	ldr	r2, [r7, #8]
 80091be:	2100      	movs	r1, #0
 80091c0:	68f8      	ldr	r0, [r7, #12]
 80091c2:	f000 fcc8 	bl	8009b56 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80091c6:	2300      	movs	r3, #0
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3710      	adds	r7, #16
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b084      	sub	sp, #16
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	60f8      	str	r0, [r7, #12]
 80091d8:	60b9      	str	r1, [r7, #8]
 80091da:	4613      	mov	r3, r2
 80091dc:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80091de:	88fb      	ldrh	r3, [r7, #6]
 80091e0:	68ba      	ldr	r2, [r7, #8]
 80091e2:	2100      	movs	r1, #0
 80091e4:	68f8      	ldr	r0, [r7, #12]
 80091e6:	f000 fcb6 	bl	8009b56 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80091ea:	2300      	movs	r3, #0
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3710      	adds	r7, #16
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b082      	sub	sp, #8
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2204      	movs	r2, #4
 8009200:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009204:	2300      	movs	r3, #0
 8009206:	2200      	movs	r2, #0
 8009208:	2100      	movs	r1, #0
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f000 fc80 	bl	8009b10 <USBD_LL_Transmit>

  return USBD_OK;
 8009210:	2300      	movs	r3, #0
}
 8009212:	4618      	mov	r0, r3
 8009214:	3708      	adds	r7, #8
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}

0800921a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800921a:	b580      	push	{r7, lr}
 800921c:	b082      	sub	sp, #8
 800921e:	af00      	add	r7, sp, #0
 8009220:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2205      	movs	r2, #5
 8009226:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800922a:	2300      	movs	r3, #0
 800922c:	2200      	movs	r2, #0
 800922e:	2100      	movs	r1, #0
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f000 fc90 	bl	8009b56 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009236:	2300      	movs	r3, #0
}
 8009238:	4618      	mov	r0, r3
 800923a:	3708      	adds	r7, #8
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}

08009240 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009244:	2200      	movs	r2, #0
 8009246:	4912      	ldr	r1, [pc, #72]	@ (8009290 <MX_USB_DEVICE_Init+0x50>)
 8009248:	4812      	ldr	r0, [pc, #72]	@ (8009294 <MX_USB_DEVICE_Init+0x54>)
 800924a:	f7fe ff2a 	bl	80080a2 <USBD_Init>
 800924e:	4603      	mov	r3, r0
 8009250:	2b00      	cmp	r3, #0
 8009252:	d001      	beq.n	8009258 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009254:	f7f8 f810 	bl	8001278 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009258:	490f      	ldr	r1, [pc, #60]	@ (8009298 <MX_USB_DEVICE_Init+0x58>)
 800925a:	480e      	ldr	r0, [pc, #56]	@ (8009294 <MX_USB_DEVICE_Init+0x54>)
 800925c:	f7fe ff4c 	bl	80080f8 <USBD_RegisterClass>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d001      	beq.n	800926a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009266:	f7f8 f807 	bl	8001278 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800926a:	490c      	ldr	r1, [pc, #48]	@ (800929c <MX_USB_DEVICE_Init+0x5c>)
 800926c:	4809      	ldr	r0, [pc, #36]	@ (8009294 <MX_USB_DEVICE_Init+0x54>)
 800926e:	f7fe fe7d 	bl	8007f6c <USBD_CDC_RegisterInterface>
 8009272:	4603      	mov	r3, r0
 8009274:	2b00      	cmp	r3, #0
 8009276:	d001      	beq.n	800927c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009278:	f7f7 fffe 	bl	8001278 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800927c:	4805      	ldr	r0, [pc, #20]	@ (8009294 <MX_USB_DEVICE_Init+0x54>)
 800927e:	f7fe ff54 	bl	800812a <USBD_Start>
 8009282:	4603      	mov	r3, r0
 8009284:	2b00      	cmp	r3, #0
 8009286:	d001      	beq.n	800928c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009288:	f7f7 fff6 	bl	8001278 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800928c:	bf00      	nop
 800928e:	bd80      	pop	{r7, pc}
 8009290:	20000134 	.word	0x20000134
 8009294:	20000418 	.word	0x20000418
 8009298:	20000020 	.word	0x20000020
 800929c:	20000124 	.word	0x20000124

080092a0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80092a4:	2200      	movs	r2, #0
 80092a6:	4905      	ldr	r1, [pc, #20]	@ (80092bc <CDC_Init_FS+0x1c>)
 80092a8:	4805      	ldr	r0, [pc, #20]	@ (80092c0 <CDC_Init_FS+0x20>)
 80092aa:	f7fe fe75 	bl	8007f98 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80092ae:	4905      	ldr	r1, [pc, #20]	@ (80092c4 <CDC_Init_FS+0x24>)
 80092b0:	4803      	ldr	r0, [pc, #12]	@ (80092c0 <CDC_Init_FS+0x20>)
 80092b2:	f7fe fe8a 	bl	8007fca <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80092b6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	bd80      	pop	{r7, pc}
 80092bc:	20000adc 	.word	0x20000adc
 80092c0:	20000418 	.word	0x20000418
 80092c4:	200006dc 	.word	0x200006dc

080092c8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80092c8:	b480      	push	{r7}
 80092ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80092cc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bc80      	pop	{r7}
 80092d4:	4770      	bx	lr
	...

080092d8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
 80092de:	4603      	mov	r3, r0
 80092e0:	6039      	str	r1, [r7, #0]
 80092e2:	71fb      	strb	r3, [r7, #7]
 80092e4:	4613      	mov	r3, r2
 80092e6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80092e8:	79fb      	ldrb	r3, [r7, #7]
 80092ea:	2b23      	cmp	r3, #35	@ 0x23
 80092ec:	d84a      	bhi.n	8009384 <CDC_Control_FS+0xac>
 80092ee:	a201      	add	r2, pc, #4	@ (adr r2, 80092f4 <CDC_Control_FS+0x1c>)
 80092f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092f4:	08009385 	.word	0x08009385
 80092f8:	08009385 	.word	0x08009385
 80092fc:	08009385 	.word	0x08009385
 8009300:	08009385 	.word	0x08009385
 8009304:	08009385 	.word	0x08009385
 8009308:	08009385 	.word	0x08009385
 800930c:	08009385 	.word	0x08009385
 8009310:	08009385 	.word	0x08009385
 8009314:	08009385 	.word	0x08009385
 8009318:	08009385 	.word	0x08009385
 800931c:	08009385 	.word	0x08009385
 8009320:	08009385 	.word	0x08009385
 8009324:	08009385 	.word	0x08009385
 8009328:	08009385 	.word	0x08009385
 800932c:	08009385 	.word	0x08009385
 8009330:	08009385 	.word	0x08009385
 8009334:	08009385 	.word	0x08009385
 8009338:	08009385 	.word	0x08009385
 800933c:	08009385 	.word	0x08009385
 8009340:	08009385 	.word	0x08009385
 8009344:	08009385 	.word	0x08009385
 8009348:	08009385 	.word	0x08009385
 800934c:	08009385 	.word	0x08009385
 8009350:	08009385 	.word	0x08009385
 8009354:	08009385 	.word	0x08009385
 8009358:	08009385 	.word	0x08009385
 800935c:	08009385 	.word	0x08009385
 8009360:	08009385 	.word	0x08009385
 8009364:	08009385 	.word	0x08009385
 8009368:	08009385 	.word	0x08009385
 800936c:	08009385 	.word	0x08009385
 8009370:	08009385 	.word	0x08009385
 8009374:	08009385 	.word	0x08009385
 8009378:	08009385 	.word	0x08009385
 800937c:	08009385 	.word	0x08009385
 8009380:	08009385 	.word	0x08009385
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009384:	bf00      	nop
  }

  return (USBD_OK);
 8009386:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009388:	4618      	mov	r0, r3
 800938a:	370c      	adds	r7, #12
 800938c:	46bd      	mov	sp, r7
 800938e:	bc80      	pop	{r7}
 8009390:	4770      	bx	lr
 8009392:	bf00      	nop

08009394 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800939e:	6879      	ldr	r1, [r7, #4]
 80093a0:	4805      	ldr	r0, [pc, #20]	@ (80093b8 <CDC_Receive_FS+0x24>)
 80093a2:	f7fe fe12 	bl	8007fca <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80093a6:	4804      	ldr	r0, [pc, #16]	@ (80093b8 <CDC_Receive_FS+0x24>)
 80093a8:	f7fe fe51 	bl	800804e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80093ac:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3708      	adds	r7, #8
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}
 80093b6:	bf00      	nop
 80093b8:	20000418 	.word	0x20000418

080093bc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b084      	sub	sp, #16
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
 80093c4:	460b      	mov	r3, r1
 80093c6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80093c8:	2300      	movs	r3, #0
 80093ca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80093cc:	4b0d      	ldr	r3, [pc, #52]	@ (8009404 <CDC_Transmit_FS+0x48>)
 80093ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093d2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d001      	beq.n	80093e2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80093de:	2301      	movs	r3, #1
 80093e0:	e00b      	b.n	80093fa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80093e2:	887b      	ldrh	r3, [r7, #2]
 80093e4:	461a      	mov	r2, r3
 80093e6:	6879      	ldr	r1, [r7, #4]
 80093e8:	4806      	ldr	r0, [pc, #24]	@ (8009404 <CDC_Transmit_FS+0x48>)
 80093ea:	f7fe fdd5 	bl	8007f98 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80093ee:	4805      	ldr	r0, [pc, #20]	@ (8009404 <CDC_Transmit_FS+0x48>)
 80093f0:	f7fe fdfe 	bl	8007ff0 <USBD_CDC_TransmitPacket>
 80093f4:	4603      	mov	r3, r0
 80093f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80093f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	3710      	adds	r7, #16
 80093fe:	46bd      	mov	sp, r7
 8009400:	bd80      	pop	{r7, pc}
 8009402:	bf00      	nop
 8009404:	20000418 	.word	0x20000418

08009408 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009408:	b480      	push	{r7}
 800940a:	b083      	sub	sp, #12
 800940c:	af00      	add	r7, sp, #0
 800940e:	4603      	mov	r3, r0
 8009410:	6039      	str	r1, [r7, #0]
 8009412:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	2212      	movs	r2, #18
 8009418:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800941a:	4b03      	ldr	r3, [pc, #12]	@ (8009428 <USBD_FS_DeviceDescriptor+0x20>)
}
 800941c:	4618      	mov	r0, r3
 800941e:	370c      	adds	r7, #12
 8009420:	46bd      	mov	sp, r7
 8009422:	bc80      	pop	{r7}
 8009424:	4770      	bx	lr
 8009426:	bf00      	nop
 8009428:	20000150 	.word	0x20000150

0800942c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800942c:	b480      	push	{r7}
 800942e:	b083      	sub	sp, #12
 8009430:	af00      	add	r7, sp, #0
 8009432:	4603      	mov	r3, r0
 8009434:	6039      	str	r1, [r7, #0]
 8009436:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	2204      	movs	r2, #4
 800943c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800943e:	4b03      	ldr	r3, [pc, #12]	@ (800944c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009440:	4618      	mov	r0, r3
 8009442:	370c      	adds	r7, #12
 8009444:	46bd      	mov	sp, r7
 8009446:	bc80      	pop	{r7}
 8009448:	4770      	bx	lr
 800944a:	bf00      	nop
 800944c:	20000164 	.word	0x20000164

08009450 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
 8009456:	4603      	mov	r3, r0
 8009458:	6039      	str	r1, [r7, #0]
 800945a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800945c:	79fb      	ldrb	r3, [r7, #7]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d105      	bne.n	800946e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009462:	683a      	ldr	r2, [r7, #0]
 8009464:	4907      	ldr	r1, [pc, #28]	@ (8009484 <USBD_FS_ProductStrDescriptor+0x34>)
 8009466:	4808      	ldr	r0, [pc, #32]	@ (8009488 <USBD_FS_ProductStrDescriptor+0x38>)
 8009468:	f7ff fe0d 	bl	8009086 <USBD_GetString>
 800946c:	e004      	b.n	8009478 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800946e:	683a      	ldr	r2, [r7, #0]
 8009470:	4904      	ldr	r1, [pc, #16]	@ (8009484 <USBD_FS_ProductStrDescriptor+0x34>)
 8009472:	4805      	ldr	r0, [pc, #20]	@ (8009488 <USBD_FS_ProductStrDescriptor+0x38>)
 8009474:	f7ff fe07 	bl	8009086 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009478:	4b02      	ldr	r3, [pc, #8]	@ (8009484 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800947a:	4618      	mov	r0, r3
 800947c:	3708      	adds	r7, #8
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
 8009482:	bf00      	nop
 8009484:	20000edc 	.word	0x20000edc
 8009488:	08009ee8 	.word	0x08009ee8

0800948c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b082      	sub	sp, #8
 8009490:	af00      	add	r7, sp, #0
 8009492:	4603      	mov	r3, r0
 8009494:	6039      	str	r1, [r7, #0]
 8009496:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009498:	683a      	ldr	r2, [r7, #0]
 800949a:	4904      	ldr	r1, [pc, #16]	@ (80094ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800949c:	4804      	ldr	r0, [pc, #16]	@ (80094b0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800949e:	f7ff fdf2 	bl	8009086 <USBD_GetString>
  return USBD_StrDesc;
 80094a2:	4b02      	ldr	r3, [pc, #8]	@ (80094ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3708      	adds	r7, #8
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}
 80094ac:	20000edc 	.word	0x20000edc
 80094b0:	08009f00 	.word	0x08009f00

080094b4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b082      	sub	sp, #8
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	4603      	mov	r3, r0
 80094bc:	6039      	str	r1, [r7, #0]
 80094be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	221a      	movs	r2, #26
 80094c4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80094c6:	f000 f843 	bl	8009550 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80094ca:	4b02      	ldr	r3, [pc, #8]	@ (80094d4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3708      	adds	r7, #8
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}
 80094d4:	20000168 	.word	0x20000168

080094d8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b082      	sub	sp, #8
 80094dc:	af00      	add	r7, sp, #0
 80094de:	4603      	mov	r3, r0
 80094e0:	6039      	str	r1, [r7, #0]
 80094e2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80094e4:	79fb      	ldrb	r3, [r7, #7]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d105      	bne.n	80094f6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80094ea:	683a      	ldr	r2, [r7, #0]
 80094ec:	4907      	ldr	r1, [pc, #28]	@ (800950c <USBD_FS_ConfigStrDescriptor+0x34>)
 80094ee:	4808      	ldr	r0, [pc, #32]	@ (8009510 <USBD_FS_ConfigStrDescriptor+0x38>)
 80094f0:	f7ff fdc9 	bl	8009086 <USBD_GetString>
 80094f4:	e004      	b.n	8009500 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80094f6:	683a      	ldr	r2, [r7, #0]
 80094f8:	4904      	ldr	r1, [pc, #16]	@ (800950c <USBD_FS_ConfigStrDescriptor+0x34>)
 80094fa:	4805      	ldr	r0, [pc, #20]	@ (8009510 <USBD_FS_ConfigStrDescriptor+0x38>)
 80094fc:	f7ff fdc3 	bl	8009086 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009500:	4b02      	ldr	r3, [pc, #8]	@ (800950c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009502:	4618      	mov	r0, r3
 8009504:	3708      	adds	r7, #8
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}
 800950a:	bf00      	nop
 800950c:	20000edc 	.word	0x20000edc
 8009510:	08009f14 	.word	0x08009f14

08009514 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b082      	sub	sp, #8
 8009518:	af00      	add	r7, sp, #0
 800951a:	4603      	mov	r3, r0
 800951c:	6039      	str	r1, [r7, #0]
 800951e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009520:	79fb      	ldrb	r3, [r7, #7]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d105      	bne.n	8009532 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009526:	683a      	ldr	r2, [r7, #0]
 8009528:	4907      	ldr	r1, [pc, #28]	@ (8009548 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800952a:	4808      	ldr	r0, [pc, #32]	@ (800954c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800952c:	f7ff fdab 	bl	8009086 <USBD_GetString>
 8009530:	e004      	b.n	800953c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009532:	683a      	ldr	r2, [r7, #0]
 8009534:	4904      	ldr	r1, [pc, #16]	@ (8009548 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009536:	4805      	ldr	r0, [pc, #20]	@ (800954c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009538:	f7ff fda5 	bl	8009086 <USBD_GetString>
  }
  return USBD_StrDesc;
 800953c:	4b02      	ldr	r3, [pc, #8]	@ (8009548 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800953e:	4618      	mov	r0, r3
 8009540:	3708      	adds	r7, #8
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}
 8009546:	bf00      	nop
 8009548:	20000edc 	.word	0x20000edc
 800954c:	08009f20 	.word	0x08009f20

08009550 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 8009556:	68fa      	ldr	r2, [r7, #12]
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	4413      	add	r3, r2
 800955c:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d009      	beq.n	8009578 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009564:	2208      	movs	r2, #8
 8009566:	4906      	ldr	r1, [pc, #24]	@ (8009580 <Get_SerialNum+0x30>)
 8009568:	68f8      	ldr	r0, [r7, #12]
 800956a:	f000 f80d 	bl	8009588 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800956e:	2204      	movs	r2, #4
 8009570:	4904      	ldr	r1, [pc, #16]	@ (8009584 <Get_SerialNum+0x34>)
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f000 f808 	bl	8009588 <IntToUnicode>
  }
}
 8009578:	bf00      	nop
 800957a:	3710      	adds	r7, #16
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}
 8009580:	2000016a 	.word	0x2000016a
 8009584:	2000017a 	.word	0x2000017a

08009588 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009588:	b480      	push	{r7}
 800958a:	b087      	sub	sp, #28
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	4613      	mov	r3, r2
 8009594:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009596:	2300      	movs	r3, #0
 8009598:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800959a:	2300      	movs	r3, #0
 800959c:	75fb      	strb	r3, [r7, #23]
 800959e:	e027      	b.n	80095f0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	0f1b      	lsrs	r3, r3, #28
 80095a4:	2b09      	cmp	r3, #9
 80095a6:	d80b      	bhi.n	80095c0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	0f1b      	lsrs	r3, r3, #28
 80095ac:	b2da      	uxtb	r2, r3
 80095ae:	7dfb      	ldrb	r3, [r7, #23]
 80095b0:	005b      	lsls	r3, r3, #1
 80095b2:	4619      	mov	r1, r3
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	440b      	add	r3, r1
 80095b8:	3230      	adds	r2, #48	@ 0x30
 80095ba:	b2d2      	uxtb	r2, r2
 80095bc:	701a      	strb	r2, [r3, #0]
 80095be:	e00a      	b.n	80095d6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	0f1b      	lsrs	r3, r3, #28
 80095c4:	b2da      	uxtb	r2, r3
 80095c6:	7dfb      	ldrb	r3, [r7, #23]
 80095c8:	005b      	lsls	r3, r3, #1
 80095ca:	4619      	mov	r1, r3
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	440b      	add	r3, r1
 80095d0:	3237      	adds	r2, #55	@ 0x37
 80095d2:	b2d2      	uxtb	r2, r2
 80095d4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	011b      	lsls	r3, r3, #4
 80095da:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80095dc:	7dfb      	ldrb	r3, [r7, #23]
 80095de:	005b      	lsls	r3, r3, #1
 80095e0:	3301      	adds	r3, #1
 80095e2:	68ba      	ldr	r2, [r7, #8]
 80095e4:	4413      	add	r3, r2
 80095e6:	2200      	movs	r2, #0
 80095e8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80095ea:	7dfb      	ldrb	r3, [r7, #23]
 80095ec:	3301      	adds	r3, #1
 80095ee:	75fb      	strb	r3, [r7, #23]
 80095f0:	7dfa      	ldrb	r2, [r7, #23]
 80095f2:	79fb      	ldrb	r3, [r7, #7]
 80095f4:	429a      	cmp	r2, r3
 80095f6:	d3d3      	bcc.n	80095a0 <IntToUnicode+0x18>
  }
}
 80095f8:	bf00      	nop
 80095fa:	bf00      	nop
 80095fc:	371c      	adds	r7, #28
 80095fe:	46bd      	mov	sp, r7
 8009600:	bc80      	pop	{r7}
 8009602:	4770      	bx	lr

08009604 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b08a      	sub	sp, #40	@ 0x28
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800960c:	f107 0314 	add.w	r3, r7, #20
 8009610:	2200      	movs	r2, #0
 8009612:	601a      	str	r2, [r3, #0]
 8009614:	605a      	str	r2, [r3, #4]
 8009616:	609a      	str	r2, [r3, #8]
 8009618:	60da      	str	r2, [r3, #12]
 800961a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009624:	d147      	bne.n	80096b6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009626:	2300      	movs	r3, #0
 8009628:	613b      	str	r3, [r7, #16]
 800962a:	4b25      	ldr	r3, [pc, #148]	@ (80096c0 <HAL_PCD_MspInit+0xbc>)
 800962c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800962e:	4a24      	ldr	r2, [pc, #144]	@ (80096c0 <HAL_PCD_MspInit+0xbc>)
 8009630:	f043 0301 	orr.w	r3, r3, #1
 8009634:	6313      	str	r3, [r2, #48]	@ 0x30
 8009636:	4b22      	ldr	r3, [pc, #136]	@ (80096c0 <HAL_PCD_MspInit+0xbc>)
 8009638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800963a:	f003 0301 	and.w	r3, r3, #1
 800963e:	613b      	str	r3, [r7, #16]
 8009640:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8009642:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009646:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009648:	2300      	movs	r3, #0
 800964a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800964c:	2300      	movs	r3, #0
 800964e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009650:	f107 0314 	add.w	r3, r7, #20
 8009654:	4619      	mov	r1, r3
 8009656:	481b      	ldr	r0, [pc, #108]	@ (80096c4 <HAL_PCD_MspInit+0xc0>)
 8009658:	f7f9 fa5e 	bl	8002b18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800965c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009660:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009662:	2302      	movs	r3, #2
 8009664:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009666:	2300      	movs	r3, #0
 8009668:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800966a:	2303      	movs	r3, #3
 800966c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800966e:	230a      	movs	r3, #10
 8009670:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009672:	f107 0314 	add.w	r3, r7, #20
 8009676:	4619      	mov	r1, r3
 8009678:	4812      	ldr	r0, [pc, #72]	@ (80096c4 <HAL_PCD_MspInit+0xc0>)
 800967a:	f7f9 fa4d 	bl	8002b18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800967e:	4b10      	ldr	r3, [pc, #64]	@ (80096c0 <HAL_PCD_MspInit+0xbc>)
 8009680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009682:	4a0f      	ldr	r2, [pc, #60]	@ (80096c0 <HAL_PCD_MspInit+0xbc>)
 8009684:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009688:	6353      	str	r3, [r2, #52]	@ 0x34
 800968a:	2300      	movs	r3, #0
 800968c:	60fb      	str	r3, [r7, #12]
 800968e:	4b0c      	ldr	r3, [pc, #48]	@ (80096c0 <HAL_PCD_MspInit+0xbc>)
 8009690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009692:	4a0b      	ldr	r2, [pc, #44]	@ (80096c0 <HAL_PCD_MspInit+0xbc>)
 8009694:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009698:	6453      	str	r3, [r2, #68]	@ 0x44
 800969a:	4b09      	ldr	r3, [pc, #36]	@ (80096c0 <HAL_PCD_MspInit+0xbc>)
 800969c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800969e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80096a2:	60fb      	str	r3, [r7, #12]
 80096a4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80096a6:	2200      	movs	r2, #0
 80096a8:	2100      	movs	r1, #0
 80096aa:	2043      	movs	r0, #67	@ 0x43
 80096ac:	f7f9 f9fd 	bl	8002aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80096b0:	2043      	movs	r0, #67	@ 0x43
 80096b2:	f7f9 fa16 	bl	8002ae2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80096b6:	bf00      	nop
 80096b8:	3728      	adds	r7, #40	@ 0x28
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}
 80096be:	bf00      	nop
 80096c0:	40023800 	.word	0x40023800
 80096c4:	40020000 	.word	0x40020000

080096c8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b082      	sub	sp, #8
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f8d3 24d8 	ldr.w	r2, [r3, #1240]	@ 0x4d8
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80096dc:	4619      	mov	r1, r3
 80096de:	4610      	mov	r0, r2
 80096e0:	f7fe fd6b 	bl	80081ba <USBD_LL_SetupStage>
}
 80096e4:	bf00      	nop
 80096e6:	3708      	adds	r7, #8
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b082      	sub	sp, #8
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	460b      	mov	r3, r1
 80096f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 80096fe:	78fa      	ldrb	r2, [r7, #3]
 8009700:	6879      	ldr	r1, [r7, #4]
 8009702:	4613      	mov	r3, r2
 8009704:	00db      	lsls	r3, r3, #3
 8009706:	4413      	add	r3, r2
 8009708:	009b      	lsls	r3, r3, #2
 800970a:	440b      	add	r3, r1
 800970c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009710:	681a      	ldr	r2, [r3, #0]
 8009712:	78fb      	ldrb	r3, [r7, #3]
 8009714:	4619      	mov	r1, r3
 8009716:	f7fe fd9d 	bl	8008254 <USBD_LL_DataOutStage>
}
 800971a:	bf00      	nop
 800971c:	3708      	adds	r7, #8
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}

08009722 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009722:	b580      	push	{r7, lr}
 8009724:	b082      	sub	sp, #8
 8009726:	af00      	add	r7, sp, #0
 8009728:	6078      	str	r0, [r7, #4]
 800972a:	460b      	mov	r3, r1
 800972c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 8009734:	78fa      	ldrb	r2, [r7, #3]
 8009736:	6879      	ldr	r1, [r7, #4]
 8009738:	4613      	mov	r3, r2
 800973a:	00db      	lsls	r3, r3, #3
 800973c:	4413      	add	r3, r2
 800973e:	009b      	lsls	r3, r3, #2
 8009740:	440b      	add	r3, r1
 8009742:	3320      	adds	r3, #32
 8009744:	681a      	ldr	r2, [r3, #0]
 8009746:	78fb      	ldrb	r3, [r7, #3]
 8009748:	4619      	mov	r1, r3
 800974a:	f7fe fdf4 	bl	8008336 <USBD_LL_DataInStage>
}
 800974e:	bf00      	nop
 8009750:	3708      	adds	r7, #8
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}

08009756 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009756:	b580      	push	{r7, lr}
 8009758:	b082      	sub	sp, #8
 800975a:	af00      	add	r7, sp, #0
 800975c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009764:	4618      	mov	r0, r3
 8009766:	f7fe ff04 	bl	8008572 <USBD_LL_SOF>
}
 800976a:	bf00      	nop
 800976c:	3708      	adds	r7, #8
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}

08009772 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009772:	b580      	push	{r7, lr}
 8009774:	b084      	sub	sp, #16
 8009776:	af00      	add	r7, sp, #0
 8009778:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800977a:	2301      	movs	r3, #1
 800977c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	79db      	ldrb	r3, [r3, #7]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d102      	bne.n	800978c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009786:	2300      	movs	r3, #0
 8009788:	73fb      	strb	r3, [r7, #15]
 800978a:	e008      	b.n	800979e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	79db      	ldrb	r3, [r3, #7]
 8009790:	2b02      	cmp	r3, #2
 8009792:	d102      	bne.n	800979a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009794:	2301      	movs	r3, #1
 8009796:	73fb      	strb	r3, [r7, #15]
 8009798:	e001      	b.n	800979e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800979a:	f7f7 fd6d 	bl	8001278 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80097a4:	7bfa      	ldrb	r2, [r7, #15]
 80097a6:	4611      	mov	r1, r2
 80097a8:	4618      	mov	r0, r3
 80097aa:	f7fe feaa 	bl	8008502 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80097b4:	4618      	mov	r0, r3
 80097b6:	f7fe fe63 	bl	8008480 <USBD_LL_Reset>
}
 80097ba:	bf00      	nop
 80097bc:	3710      	adds	r7, #16
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
	...

080097c4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b082      	sub	sp, #8
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80097d2:	4618      	mov	r0, r3
 80097d4:	f7fe fea4 	bl	8008520 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	687a      	ldr	r2, [r7, #4]
 80097e4:	6812      	ldr	r2, [r2, #0]
 80097e6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80097ea:	f043 0301 	orr.w	r3, r3, #1
 80097ee:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	7adb      	ldrb	r3, [r3, #11]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d005      	beq.n	8009804 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80097f8:	4b04      	ldr	r3, [pc, #16]	@ (800980c <HAL_PCD_SuspendCallback+0x48>)
 80097fa:	691b      	ldr	r3, [r3, #16]
 80097fc:	4a03      	ldr	r2, [pc, #12]	@ (800980c <HAL_PCD_SuspendCallback+0x48>)
 80097fe:	f043 0306 	orr.w	r3, r3, #6
 8009802:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009804:	bf00      	nop
 8009806:	3708      	adds	r7, #8
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}
 800980c:	e000ed00 	.word	0xe000ed00

08009810 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800981e:	4618      	mov	r0, r3
 8009820:	f7fe fe92 	bl	8008548 <USBD_LL_Resume>
}
 8009824:	bf00      	nop
 8009826:	3708      	adds	r7, #8
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}

0800982c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b082      	sub	sp, #8
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
 8009834:	460b      	mov	r3, r1
 8009836:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800983e:	78fa      	ldrb	r2, [r7, #3]
 8009840:	4611      	mov	r1, r2
 8009842:	4618      	mov	r0, r3
 8009844:	f7fe febb 	bl	80085be <USBD_LL_IsoOUTIncomplete>
}
 8009848:	bf00      	nop
 800984a:	3708      	adds	r7, #8
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b082      	sub	sp, #8
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
 8009858:	460b      	mov	r3, r1
 800985a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009862:	78fa      	ldrb	r2, [r7, #3]
 8009864:	4611      	mov	r1, r2
 8009866:	4618      	mov	r0, r3
 8009868:	f7fe fe9d 	bl	80085a6 <USBD_LL_IsoINIncomplete>
}
 800986c:	bf00      	nop
 800986e:	3708      	adds	r7, #8
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}

08009874 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b082      	sub	sp, #8
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009882:	4618      	mov	r0, r3
 8009884:	f7fe fea7 	bl	80085d6 <USBD_LL_DevConnected>
}
 8009888:	bf00      	nop
 800988a:	3708      	adds	r7, #8
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}

08009890 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b082      	sub	sp, #8
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800989e:	4618      	mov	r0, r3
 80098a0:	f7fe fea3 	bl	80085ea <USBD_LL_DevDisconnected>
}
 80098a4:	bf00      	nop
 80098a6:	3708      	adds	r7, #8
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}

080098ac <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b082      	sub	sp, #8
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	781b      	ldrb	r3, [r3, #0]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d139      	bne.n	8009930 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80098bc:	4a1f      	ldr	r2, [pc, #124]	@ (800993c <USBD_LL_Init+0x90>)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f8c2 34d8 	str.w	r3, [r2, #1240]	@ 0x4d8
  pdev->pData = &hpcd_USB_OTG_FS;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	4a1d      	ldr	r2, [pc, #116]	@ (800993c <USBD_LL_Init+0x90>)
 80098c8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80098cc:	4b1b      	ldr	r3, [pc, #108]	@ (800993c <USBD_LL_Init+0x90>)
 80098ce:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80098d2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80098d4:	4b19      	ldr	r3, [pc, #100]	@ (800993c <USBD_LL_Init+0x90>)
 80098d6:	2204      	movs	r2, #4
 80098d8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80098da:	4b18      	ldr	r3, [pc, #96]	@ (800993c <USBD_LL_Init+0x90>)
 80098dc:	2202      	movs	r2, #2
 80098de:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80098e0:	4b16      	ldr	r3, [pc, #88]	@ (800993c <USBD_LL_Init+0x90>)
 80098e2:	2200      	movs	r2, #0
 80098e4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80098e6:	4b15      	ldr	r3, [pc, #84]	@ (800993c <USBD_LL_Init+0x90>)
 80098e8:	2202      	movs	r2, #2
 80098ea:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80098ec:	4b13      	ldr	r3, [pc, #76]	@ (800993c <USBD_LL_Init+0x90>)
 80098ee:	2200      	movs	r2, #0
 80098f0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80098f2:	4b12      	ldr	r3, [pc, #72]	@ (800993c <USBD_LL_Init+0x90>)
 80098f4:	2200      	movs	r2, #0
 80098f6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80098f8:	4b10      	ldr	r3, [pc, #64]	@ (800993c <USBD_LL_Init+0x90>)
 80098fa:	2201      	movs	r2, #1
 80098fc:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80098fe:	4b0f      	ldr	r3, [pc, #60]	@ (800993c <USBD_LL_Init+0x90>)
 8009900:	2200      	movs	r2, #0
 8009902:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009904:	480d      	ldr	r0, [pc, #52]	@ (800993c <USBD_LL_Init+0x90>)
 8009906:	f7f9 fad6 	bl	8002eb6 <HAL_PCD_Init>
 800990a:	4603      	mov	r3, r0
 800990c:	2b00      	cmp	r3, #0
 800990e:	d001      	beq.n	8009914 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8009910:	f7f7 fcb2 	bl	8001278 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009914:	2180      	movs	r1, #128	@ 0x80
 8009916:	4809      	ldr	r0, [pc, #36]	@ (800993c <USBD_LL_Init+0x90>)
 8009918:	f7fa fcde 	bl	80042d8 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800991c:	2240      	movs	r2, #64	@ 0x40
 800991e:	2100      	movs	r1, #0
 8009920:	4806      	ldr	r0, [pc, #24]	@ (800993c <USBD_LL_Init+0x90>)
 8009922:	f7fa fc93 	bl	800424c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009926:	2280      	movs	r2, #128	@ 0x80
 8009928:	2101      	movs	r1, #1
 800992a:	4804      	ldr	r0, [pc, #16]	@ (800993c <USBD_LL_Init+0x90>)
 800992c:	f7fa fc8e 	bl	800424c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009930:	2300      	movs	r3, #0
}
 8009932:	4618      	mov	r0, r3
 8009934:	3708      	adds	r7, #8
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}
 800993a:	bf00      	nop
 800993c:	200010dc 	.word	0x200010dc

08009940 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b084      	sub	sp, #16
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009948:	2300      	movs	r3, #0
 800994a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800994c:	2300      	movs	r3, #0
 800994e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009956:	4618      	mov	r0, r3
 8009958:	f7f9 fbbc 	bl	80030d4 <HAL_PCD_Start>
 800995c:	4603      	mov	r3, r0
 800995e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009960:	7bfb      	ldrb	r3, [r7, #15]
 8009962:	4618      	mov	r0, r3
 8009964:	f000 f92e 	bl	8009bc4 <USBD_Get_USB_Status>
 8009968:	4603      	mov	r3, r0
 800996a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800996c:	7bbb      	ldrb	r3, [r7, #14]
}
 800996e:	4618      	mov	r0, r3
 8009970:	3710      	adds	r7, #16
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}

08009976 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009976:	b580      	push	{r7, lr}
 8009978:	b084      	sub	sp, #16
 800997a:	af00      	add	r7, sp, #0
 800997c:	6078      	str	r0, [r7, #4]
 800997e:	4608      	mov	r0, r1
 8009980:	4611      	mov	r1, r2
 8009982:	461a      	mov	r2, r3
 8009984:	4603      	mov	r3, r0
 8009986:	70fb      	strb	r3, [r7, #3]
 8009988:	460b      	mov	r3, r1
 800998a:	70bb      	strb	r3, [r7, #2]
 800998c:	4613      	mov	r3, r2
 800998e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009990:	2300      	movs	r3, #0
 8009992:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009994:	2300      	movs	r3, #0
 8009996:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800999e:	78bb      	ldrb	r3, [r7, #2]
 80099a0:	883a      	ldrh	r2, [r7, #0]
 80099a2:	78f9      	ldrb	r1, [r7, #3]
 80099a4:	f7fa f86f 	bl	8003a86 <HAL_PCD_EP_Open>
 80099a8:	4603      	mov	r3, r0
 80099aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099ac:	7bfb      	ldrb	r3, [r7, #15]
 80099ae:	4618      	mov	r0, r3
 80099b0:	f000 f908 	bl	8009bc4 <USBD_Get_USB_Status>
 80099b4:	4603      	mov	r3, r0
 80099b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3710      	adds	r7, #16
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}

080099c2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099c2:	b580      	push	{r7, lr}
 80099c4:	b084      	sub	sp, #16
 80099c6:	af00      	add	r7, sp, #0
 80099c8:	6078      	str	r0, [r7, #4]
 80099ca:	460b      	mov	r3, r1
 80099cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099ce:	2300      	movs	r3, #0
 80099d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099d2:	2300      	movs	r3, #0
 80099d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80099dc:	78fa      	ldrb	r2, [r7, #3]
 80099de:	4611      	mov	r1, r2
 80099e0:	4618      	mov	r0, r3
 80099e2:	f7fa f8b8 	bl	8003b56 <HAL_PCD_EP_Close>
 80099e6:	4603      	mov	r3, r0
 80099e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099ea:	7bfb      	ldrb	r3, [r7, #15]
 80099ec:	4618      	mov	r0, r3
 80099ee:	f000 f8e9 	bl	8009bc4 <USBD_Get_USB_Status>
 80099f2:	4603      	mov	r3, r0
 80099f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3710      	adds	r7, #16
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd80      	pop	{r7, pc}

08009a00 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b084      	sub	sp, #16
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
 8009a08:	460b      	mov	r3, r1
 8009a0a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a10:	2300      	movs	r3, #0
 8009a12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009a1a:	78fa      	ldrb	r2, [r7, #3]
 8009a1c:	4611      	mov	r1, r2
 8009a1e:	4618      	mov	r0, r3
 8009a20:	f7fa f96f 	bl	8003d02 <HAL_PCD_EP_SetStall>
 8009a24:	4603      	mov	r3, r0
 8009a26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a28:	7bfb      	ldrb	r3, [r7, #15]
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	f000 f8ca 	bl	8009bc4 <USBD_Get_USB_Status>
 8009a30:	4603      	mov	r3, r0
 8009a32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a34:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	3710      	adds	r7, #16
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}

08009a3e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a3e:	b580      	push	{r7, lr}
 8009a40:	b084      	sub	sp, #16
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	6078      	str	r0, [r7, #4]
 8009a46:	460b      	mov	r3, r1
 8009a48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a4e:	2300      	movs	r3, #0
 8009a50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009a58:	78fa      	ldrb	r2, [r7, #3]
 8009a5a:	4611      	mov	r1, r2
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	f7fa f9b3 	bl	8003dc8 <HAL_PCD_EP_ClrStall>
 8009a62:	4603      	mov	r3, r0
 8009a64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a66:	7bfb      	ldrb	r3, [r7, #15]
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f000 f8ab 	bl	8009bc4 <USBD_Get_USB_Status>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a72:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3710      	adds	r7, #16
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}

08009a7c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b085      	sub	sp, #20
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
 8009a84:	460b      	mov	r3, r1
 8009a86:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009a8e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009a90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	da0b      	bge.n	8009ab0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009a98:	78fb      	ldrb	r3, [r7, #3]
 8009a9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a9e:	68f9      	ldr	r1, [r7, #12]
 8009aa0:	4613      	mov	r3, r2
 8009aa2:	00db      	lsls	r3, r3, #3
 8009aa4:	4413      	add	r3, r2
 8009aa6:	009b      	lsls	r3, r3, #2
 8009aa8:	440b      	add	r3, r1
 8009aaa:	3316      	adds	r3, #22
 8009aac:	781b      	ldrb	r3, [r3, #0]
 8009aae:	e00b      	b.n	8009ac8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009ab0:	78fb      	ldrb	r3, [r7, #3]
 8009ab2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009ab6:	68f9      	ldr	r1, [r7, #12]
 8009ab8:	4613      	mov	r3, r2
 8009aba:	00db      	lsls	r3, r3, #3
 8009abc:	4413      	add	r3, r2
 8009abe:	009b      	lsls	r3, r3, #2
 8009ac0:	440b      	add	r3, r1
 8009ac2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009ac6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009ac8:	4618      	mov	r0, r3
 8009aca:	3714      	adds	r7, #20
 8009acc:	46bd      	mov	sp, r7
 8009ace:	bc80      	pop	{r7}
 8009ad0:	4770      	bx	lr

08009ad2 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009ad2:	b580      	push	{r7, lr}
 8009ad4:	b084      	sub	sp, #16
 8009ad6:	af00      	add	r7, sp, #0
 8009ad8:	6078      	str	r0, [r7, #4]
 8009ada:	460b      	mov	r3, r1
 8009adc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009aec:	78fa      	ldrb	r2, [r7, #3]
 8009aee:	4611      	mov	r1, r2
 8009af0:	4618      	mov	r0, r3
 8009af2:	f7f9 ffa4 	bl	8003a3e <HAL_PCD_SetAddress>
 8009af6:	4603      	mov	r3, r0
 8009af8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009afa:	7bfb      	ldrb	r3, [r7, #15]
 8009afc:	4618      	mov	r0, r3
 8009afe:	f000 f861 	bl	8009bc4 <USBD_Get_USB_Status>
 8009b02:	4603      	mov	r3, r0
 8009b04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b06:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3710      	adds	r7, #16
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b086      	sub	sp, #24
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	60f8      	str	r0, [r7, #12]
 8009b18:	607a      	str	r2, [r7, #4]
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	460b      	mov	r3, r1
 8009b1e:	72fb      	strb	r3, [r7, #11]
 8009b20:	4613      	mov	r3, r2
 8009b22:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b24:	2300      	movs	r3, #0
 8009b26:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b28:	2300      	movs	r3, #0
 8009b2a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009b32:	893b      	ldrh	r3, [r7, #8]
 8009b34:	7af9      	ldrb	r1, [r7, #11]
 8009b36:	687a      	ldr	r2, [r7, #4]
 8009b38:	f7fa f8a9 	bl	8003c8e <HAL_PCD_EP_Transmit>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b40:	7dfb      	ldrb	r3, [r7, #23]
 8009b42:	4618      	mov	r0, r3
 8009b44:	f000 f83e 	bl	8009bc4 <USBD_Get_USB_Status>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009b4c:	7dbb      	ldrb	r3, [r7, #22]
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3718      	adds	r7, #24
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}

08009b56 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009b56:	b580      	push	{r7, lr}
 8009b58:	b086      	sub	sp, #24
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	60f8      	str	r0, [r7, #12]
 8009b5e:	607a      	str	r2, [r7, #4]
 8009b60:	461a      	mov	r2, r3
 8009b62:	460b      	mov	r3, r1
 8009b64:	72fb      	strb	r3, [r7, #11]
 8009b66:	4613      	mov	r3, r2
 8009b68:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009b78:	893b      	ldrh	r3, [r7, #8]
 8009b7a:	7af9      	ldrb	r1, [r7, #11]
 8009b7c:	687a      	ldr	r2, [r7, #4]
 8009b7e:	f7fa f834 	bl	8003bea <HAL_PCD_EP_Receive>
 8009b82:	4603      	mov	r3, r0
 8009b84:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b86:	7dfb      	ldrb	r3, [r7, #23]
 8009b88:	4618      	mov	r0, r3
 8009b8a:	f000 f81b 	bl	8009bc4 <USBD_Get_USB_Status>
 8009b8e:	4603      	mov	r3, r0
 8009b90:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009b92:	7dbb      	ldrb	r3, [r7, #22]
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3718      	adds	r7, #24
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	bd80      	pop	{r7, pc}

08009b9c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b082      	sub	sp, #8
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
 8009ba4:	460b      	mov	r3, r1
 8009ba6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009bae:	78fa      	ldrb	r2, [r7, #3]
 8009bb0:	4611      	mov	r1, r2
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	f7fa f854 	bl	8003c60 <HAL_PCD_EP_GetRxCount>
 8009bb8:	4603      	mov	r3, r0
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3708      	adds	r7, #8
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}
	...

08009bc4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b085      	sub	sp, #20
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	4603      	mov	r3, r0
 8009bcc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009bd2:	79fb      	ldrb	r3, [r7, #7]
 8009bd4:	2b03      	cmp	r3, #3
 8009bd6:	d817      	bhi.n	8009c08 <USBD_Get_USB_Status+0x44>
 8009bd8:	a201      	add	r2, pc, #4	@ (adr r2, 8009be0 <USBD_Get_USB_Status+0x1c>)
 8009bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bde:	bf00      	nop
 8009be0:	08009bf1 	.word	0x08009bf1
 8009be4:	08009bf7 	.word	0x08009bf7
 8009be8:	08009bfd 	.word	0x08009bfd
 8009bec:	08009c03 	.word	0x08009c03
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	73fb      	strb	r3, [r7, #15]
    break;
 8009bf4:	e00b      	b.n	8009c0e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009bf6:	2302      	movs	r3, #2
 8009bf8:	73fb      	strb	r3, [r7, #15]
    break;
 8009bfa:	e008      	b.n	8009c0e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	73fb      	strb	r3, [r7, #15]
    break;
 8009c00:	e005      	b.n	8009c0e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009c02:	2302      	movs	r3, #2
 8009c04:	73fb      	strb	r3, [r7, #15]
    break;
 8009c06:	e002      	b.n	8009c0e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009c08:	2302      	movs	r3, #2
 8009c0a:	73fb      	strb	r3, [r7, #15]
    break;
 8009c0c:	bf00      	nop
  }
  return usb_status;
 8009c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	3714      	adds	r7, #20
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bc80      	pop	{r7}
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop

08009c1c <malloc>:
 8009c1c:	4b02      	ldr	r3, [pc, #8]	@ (8009c28 <malloc+0xc>)
 8009c1e:	4601      	mov	r1, r0
 8009c20:	6818      	ldr	r0, [r3, #0]
 8009c22:	f000 b82d 	b.w	8009c80 <_malloc_r>
 8009c26:	bf00      	nop
 8009c28:	20000184 	.word	0x20000184

08009c2c <free>:
 8009c2c:	4b02      	ldr	r3, [pc, #8]	@ (8009c38 <free+0xc>)
 8009c2e:	4601      	mov	r1, r0
 8009c30:	6818      	ldr	r0, [r3, #0]
 8009c32:	f000 b8f5 	b.w	8009e20 <_free_r>
 8009c36:	bf00      	nop
 8009c38:	20000184 	.word	0x20000184

08009c3c <sbrk_aligned>:
 8009c3c:	b570      	push	{r4, r5, r6, lr}
 8009c3e:	4e0f      	ldr	r6, [pc, #60]	@ (8009c7c <sbrk_aligned+0x40>)
 8009c40:	460c      	mov	r4, r1
 8009c42:	6831      	ldr	r1, [r6, #0]
 8009c44:	4605      	mov	r5, r0
 8009c46:	b911      	cbnz	r1, 8009c4e <sbrk_aligned+0x12>
 8009c48:	f000 f8ae 	bl	8009da8 <_sbrk_r>
 8009c4c:	6030      	str	r0, [r6, #0]
 8009c4e:	4621      	mov	r1, r4
 8009c50:	4628      	mov	r0, r5
 8009c52:	f000 f8a9 	bl	8009da8 <_sbrk_r>
 8009c56:	1c43      	adds	r3, r0, #1
 8009c58:	d103      	bne.n	8009c62 <sbrk_aligned+0x26>
 8009c5a:	f04f 34ff 	mov.w	r4, #4294967295
 8009c5e:	4620      	mov	r0, r4
 8009c60:	bd70      	pop	{r4, r5, r6, pc}
 8009c62:	1cc4      	adds	r4, r0, #3
 8009c64:	f024 0403 	bic.w	r4, r4, #3
 8009c68:	42a0      	cmp	r0, r4
 8009c6a:	d0f8      	beq.n	8009c5e <sbrk_aligned+0x22>
 8009c6c:	1a21      	subs	r1, r4, r0
 8009c6e:	4628      	mov	r0, r5
 8009c70:	f000 f89a 	bl	8009da8 <_sbrk_r>
 8009c74:	3001      	adds	r0, #1
 8009c76:	d1f2      	bne.n	8009c5e <sbrk_aligned+0x22>
 8009c78:	e7ef      	b.n	8009c5a <sbrk_aligned+0x1e>
 8009c7a:	bf00      	nop
 8009c7c:	200015b8 	.word	0x200015b8

08009c80 <_malloc_r>:
 8009c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c84:	1ccd      	adds	r5, r1, #3
 8009c86:	f025 0503 	bic.w	r5, r5, #3
 8009c8a:	3508      	adds	r5, #8
 8009c8c:	2d0c      	cmp	r5, #12
 8009c8e:	bf38      	it	cc
 8009c90:	250c      	movcc	r5, #12
 8009c92:	2d00      	cmp	r5, #0
 8009c94:	4606      	mov	r6, r0
 8009c96:	db01      	blt.n	8009c9c <_malloc_r+0x1c>
 8009c98:	42a9      	cmp	r1, r5
 8009c9a:	d904      	bls.n	8009ca6 <_malloc_r+0x26>
 8009c9c:	230c      	movs	r3, #12
 8009c9e:	6033      	str	r3, [r6, #0]
 8009ca0:	2000      	movs	r0, #0
 8009ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ca6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009d7c <_malloc_r+0xfc>
 8009caa:	f000 f869 	bl	8009d80 <__malloc_lock>
 8009cae:	f8d8 3000 	ldr.w	r3, [r8]
 8009cb2:	461c      	mov	r4, r3
 8009cb4:	bb44      	cbnz	r4, 8009d08 <_malloc_r+0x88>
 8009cb6:	4629      	mov	r1, r5
 8009cb8:	4630      	mov	r0, r6
 8009cba:	f7ff ffbf 	bl	8009c3c <sbrk_aligned>
 8009cbe:	1c43      	adds	r3, r0, #1
 8009cc0:	4604      	mov	r4, r0
 8009cc2:	d158      	bne.n	8009d76 <_malloc_r+0xf6>
 8009cc4:	f8d8 4000 	ldr.w	r4, [r8]
 8009cc8:	4627      	mov	r7, r4
 8009cca:	2f00      	cmp	r7, #0
 8009ccc:	d143      	bne.n	8009d56 <_malloc_r+0xd6>
 8009cce:	2c00      	cmp	r4, #0
 8009cd0:	d04b      	beq.n	8009d6a <_malloc_r+0xea>
 8009cd2:	6823      	ldr	r3, [r4, #0]
 8009cd4:	4639      	mov	r1, r7
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	eb04 0903 	add.w	r9, r4, r3
 8009cdc:	f000 f864 	bl	8009da8 <_sbrk_r>
 8009ce0:	4581      	cmp	r9, r0
 8009ce2:	d142      	bne.n	8009d6a <_malloc_r+0xea>
 8009ce4:	6821      	ldr	r1, [r4, #0]
 8009ce6:	4630      	mov	r0, r6
 8009ce8:	1a6d      	subs	r5, r5, r1
 8009cea:	4629      	mov	r1, r5
 8009cec:	f7ff ffa6 	bl	8009c3c <sbrk_aligned>
 8009cf0:	3001      	adds	r0, #1
 8009cf2:	d03a      	beq.n	8009d6a <_malloc_r+0xea>
 8009cf4:	6823      	ldr	r3, [r4, #0]
 8009cf6:	442b      	add	r3, r5
 8009cf8:	6023      	str	r3, [r4, #0]
 8009cfa:	f8d8 3000 	ldr.w	r3, [r8]
 8009cfe:	685a      	ldr	r2, [r3, #4]
 8009d00:	bb62      	cbnz	r2, 8009d5c <_malloc_r+0xdc>
 8009d02:	f8c8 7000 	str.w	r7, [r8]
 8009d06:	e00f      	b.n	8009d28 <_malloc_r+0xa8>
 8009d08:	6822      	ldr	r2, [r4, #0]
 8009d0a:	1b52      	subs	r2, r2, r5
 8009d0c:	d420      	bmi.n	8009d50 <_malloc_r+0xd0>
 8009d0e:	2a0b      	cmp	r2, #11
 8009d10:	d917      	bls.n	8009d42 <_malloc_r+0xc2>
 8009d12:	1961      	adds	r1, r4, r5
 8009d14:	42a3      	cmp	r3, r4
 8009d16:	6025      	str	r5, [r4, #0]
 8009d18:	bf18      	it	ne
 8009d1a:	6059      	strne	r1, [r3, #4]
 8009d1c:	6863      	ldr	r3, [r4, #4]
 8009d1e:	bf08      	it	eq
 8009d20:	f8c8 1000 	streq.w	r1, [r8]
 8009d24:	5162      	str	r2, [r4, r5]
 8009d26:	604b      	str	r3, [r1, #4]
 8009d28:	4630      	mov	r0, r6
 8009d2a:	f000 f82f 	bl	8009d8c <__malloc_unlock>
 8009d2e:	f104 000b 	add.w	r0, r4, #11
 8009d32:	1d23      	adds	r3, r4, #4
 8009d34:	f020 0007 	bic.w	r0, r0, #7
 8009d38:	1ac2      	subs	r2, r0, r3
 8009d3a:	bf1c      	itt	ne
 8009d3c:	1a1b      	subne	r3, r3, r0
 8009d3e:	50a3      	strne	r3, [r4, r2]
 8009d40:	e7af      	b.n	8009ca2 <_malloc_r+0x22>
 8009d42:	6862      	ldr	r2, [r4, #4]
 8009d44:	42a3      	cmp	r3, r4
 8009d46:	bf0c      	ite	eq
 8009d48:	f8c8 2000 	streq.w	r2, [r8]
 8009d4c:	605a      	strne	r2, [r3, #4]
 8009d4e:	e7eb      	b.n	8009d28 <_malloc_r+0xa8>
 8009d50:	4623      	mov	r3, r4
 8009d52:	6864      	ldr	r4, [r4, #4]
 8009d54:	e7ae      	b.n	8009cb4 <_malloc_r+0x34>
 8009d56:	463c      	mov	r4, r7
 8009d58:	687f      	ldr	r7, [r7, #4]
 8009d5a:	e7b6      	b.n	8009cca <_malloc_r+0x4a>
 8009d5c:	461a      	mov	r2, r3
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	42a3      	cmp	r3, r4
 8009d62:	d1fb      	bne.n	8009d5c <_malloc_r+0xdc>
 8009d64:	2300      	movs	r3, #0
 8009d66:	6053      	str	r3, [r2, #4]
 8009d68:	e7de      	b.n	8009d28 <_malloc_r+0xa8>
 8009d6a:	230c      	movs	r3, #12
 8009d6c:	4630      	mov	r0, r6
 8009d6e:	6033      	str	r3, [r6, #0]
 8009d70:	f000 f80c 	bl	8009d8c <__malloc_unlock>
 8009d74:	e794      	b.n	8009ca0 <_malloc_r+0x20>
 8009d76:	6005      	str	r5, [r0, #0]
 8009d78:	e7d6      	b.n	8009d28 <_malloc_r+0xa8>
 8009d7a:	bf00      	nop
 8009d7c:	200015bc 	.word	0x200015bc

08009d80 <__malloc_lock>:
 8009d80:	4801      	ldr	r0, [pc, #4]	@ (8009d88 <__malloc_lock+0x8>)
 8009d82:	f000 b84b 	b.w	8009e1c <__retarget_lock_acquire_recursive>
 8009d86:	bf00      	nop
 8009d88:	200016fc 	.word	0x200016fc

08009d8c <__malloc_unlock>:
 8009d8c:	4801      	ldr	r0, [pc, #4]	@ (8009d94 <__malloc_unlock+0x8>)
 8009d8e:	f000 b846 	b.w	8009e1e <__retarget_lock_release_recursive>
 8009d92:	bf00      	nop
 8009d94:	200016fc 	.word	0x200016fc

08009d98 <memset>:
 8009d98:	4603      	mov	r3, r0
 8009d9a:	4402      	add	r2, r0
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d100      	bne.n	8009da2 <memset+0xa>
 8009da0:	4770      	bx	lr
 8009da2:	f803 1b01 	strb.w	r1, [r3], #1
 8009da6:	e7f9      	b.n	8009d9c <memset+0x4>

08009da8 <_sbrk_r>:
 8009da8:	b538      	push	{r3, r4, r5, lr}
 8009daa:	2300      	movs	r3, #0
 8009dac:	4d05      	ldr	r5, [pc, #20]	@ (8009dc4 <_sbrk_r+0x1c>)
 8009dae:	4604      	mov	r4, r0
 8009db0:	4608      	mov	r0, r1
 8009db2:	602b      	str	r3, [r5, #0]
 8009db4:	f7f7 fb8c 	bl	80014d0 <_sbrk>
 8009db8:	1c43      	adds	r3, r0, #1
 8009dba:	d102      	bne.n	8009dc2 <_sbrk_r+0x1a>
 8009dbc:	682b      	ldr	r3, [r5, #0]
 8009dbe:	b103      	cbz	r3, 8009dc2 <_sbrk_r+0x1a>
 8009dc0:	6023      	str	r3, [r4, #0]
 8009dc2:	bd38      	pop	{r3, r4, r5, pc}
 8009dc4:	200016f8 	.word	0x200016f8

08009dc8 <__errno>:
 8009dc8:	4b01      	ldr	r3, [pc, #4]	@ (8009dd0 <__errno+0x8>)
 8009dca:	6818      	ldr	r0, [r3, #0]
 8009dcc:	4770      	bx	lr
 8009dce:	bf00      	nop
 8009dd0:	20000184 	.word	0x20000184

08009dd4 <__libc_init_array>:
 8009dd4:	b570      	push	{r4, r5, r6, lr}
 8009dd6:	2600      	movs	r6, #0
 8009dd8:	4d0c      	ldr	r5, [pc, #48]	@ (8009e0c <__libc_init_array+0x38>)
 8009dda:	4c0d      	ldr	r4, [pc, #52]	@ (8009e10 <__libc_init_array+0x3c>)
 8009ddc:	1b64      	subs	r4, r4, r5
 8009dde:	10a4      	asrs	r4, r4, #2
 8009de0:	42a6      	cmp	r6, r4
 8009de2:	d109      	bne.n	8009df8 <__libc_init_array+0x24>
 8009de4:	f000 f864 	bl	8009eb0 <_init>
 8009de8:	2600      	movs	r6, #0
 8009dea:	4d0a      	ldr	r5, [pc, #40]	@ (8009e14 <__libc_init_array+0x40>)
 8009dec:	4c0a      	ldr	r4, [pc, #40]	@ (8009e18 <__libc_init_array+0x44>)
 8009dee:	1b64      	subs	r4, r4, r5
 8009df0:	10a4      	asrs	r4, r4, #2
 8009df2:	42a6      	cmp	r6, r4
 8009df4:	d105      	bne.n	8009e02 <__libc_init_array+0x2e>
 8009df6:	bd70      	pop	{r4, r5, r6, pc}
 8009df8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009dfc:	4798      	blx	r3
 8009dfe:	3601      	adds	r6, #1
 8009e00:	e7ee      	b.n	8009de0 <__libc_init_array+0xc>
 8009e02:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e06:	4798      	blx	r3
 8009e08:	3601      	adds	r6, #1
 8009e0a:	e7f2      	b.n	8009df2 <__libc_init_array+0x1e>
 8009e0c:	0800a348 	.word	0x0800a348
 8009e10:	0800a348 	.word	0x0800a348
 8009e14:	0800a348 	.word	0x0800a348
 8009e18:	0800a34c 	.word	0x0800a34c

08009e1c <__retarget_lock_acquire_recursive>:
 8009e1c:	4770      	bx	lr

08009e1e <__retarget_lock_release_recursive>:
 8009e1e:	4770      	bx	lr

08009e20 <_free_r>:
 8009e20:	b538      	push	{r3, r4, r5, lr}
 8009e22:	4605      	mov	r5, r0
 8009e24:	2900      	cmp	r1, #0
 8009e26:	d040      	beq.n	8009eaa <_free_r+0x8a>
 8009e28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e2c:	1f0c      	subs	r4, r1, #4
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	bfb8      	it	lt
 8009e32:	18e4      	addlt	r4, r4, r3
 8009e34:	f7ff ffa4 	bl	8009d80 <__malloc_lock>
 8009e38:	4a1c      	ldr	r2, [pc, #112]	@ (8009eac <_free_r+0x8c>)
 8009e3a:	6813      	ldr	r3, [r2, #0]
 8009e3c:	b933      	cbnz	r3, 8009e4c <_free_r+0x2c>
 8009e3e:	6063      	str	r3, [r4, #4]
 8009e40:	6014      	str	r4, [r2, #0]
 8009e42:	4628      	mov	r0, r5
 8009e44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e48:	f7ff bfa0 	b.w	8009d8c <__malloc_unlock>
 8009e4c:	42a3      	cmp	r3, r4
 8009e4e:	d908      	bls.n	8009e62 <_free_r+0x42>
 8009e50:	6820      	ldr	r0, [r4, #0]
 8009e52:	1821      	adds	r1, r4, r0
 8009e54:	428b      	cmp	r3, r1
 8009e56:	bf01      	itttt	eq
 8009e58:	6819      	ldreq	r1, [r3, #0]
 8009e5a:	685b      	ldreq	r3, [r3, #4]
 8009e5c:	1809      	addeq	r1, r1, r0
 8009e5e:	6021      	streq	r1, [r4, #0]
 8009e60:	e7ed      	b.n	8009e3e <_free_r+0x1e>
 8009e62:	461a      	mov	r2, r3
 8009e64:	685b      	ldr	r3, [r3, #4]
 8009e66:	b10b      	cbz	r3, 8009e6c <_free_r+0x4c>
 8009e68:	42a3      	cmp	r3, r4
 8009e6a:	d9fa      	bls.n	8009e62 <_free_r+0x42>
 8009e6c:	6811      	ldr	r1, [r2, #0]
 8009e6e:	1850      	adds	r0, r2, r1
 8009e70:	42a0      	cmp	r0, r4
 8009e72:	d10b      	bne.n	8009e8c <_free_r+0x6c>
 8009e74:	6820      	ldr	r0, [r4, #0]
 8009e76:	4401      	add	r1, r0
 8009e78:	1850      	adds	r0, r2, r1
 8009e7a:	4283      	cmp	r3, r0
 8009e7c:	6011      	str	r1, [r2, #0]
 8009e7e:	d1e0      	bne.n	8009e42 <_free_r+0x22>
 8009e80:	6818      	ldr	r0, [r3, #0]
 8009e82:	685b      	ldr	r3, [r3, #4]
 8009e84:	4408      	add	r0, r1
 8009e86:	6010      	str	r0, [r2, #0]
 8009e88:	6053      	str	r3, [r2, #4]
 8009e8a:	e7da      	b.n	8009e42 <_free_r+0x22>
 8009e8c:	d902      	bls.n	8009e94 <_free_r+0x74>
 8009e8e:	230c      	movs	r3, #12
 8009e90:	602b      	str	r3, [r5, #0]
 8009e92:	e7d6      	b.n	8009e42 <_free_r+0x22>
 8009e94:	6820      	ldr	r0, [r4, #0]
 8009e96:	1821      	adds	r1, r4, r0
 8009e98:	428b      	cmp	r3, r1
 8009e9a:	bf01      	itttt	eq
 8009e9c:	6819      	ldreq	r1, [r3, #0]
 8009e9e:	685b      	ldreq	r3, [r3, #4]
 8009ea0:	1809      	addeq	r1, r1, r0
 8009ea2:	6021      	streq	r1, [r4, #0]
 8009ea4:	6063      	str	r3, [r4, #4]
 8009ea6:	6054      	str	r4, [r2, #4]
 8009ea8:	e7cb      	b.n	8009e42 <_free_r+0x22>
 8009eaa:	bd38      	pop	{r3, r4, r5, pc}
 8009eac:	200015bc 	.word	0x200015bc

08009eb0 <_init>:
 8009eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eb2:	bf00      	nop
 8009eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009eb6:	bc08      	pop	{r3}
 8009eb8:	469e      	mov	lr, r3
 8009eba:	4770      	bx	lr

08009ebc <_fini>:
 8009ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ebe:	bf00      	nop
 8009ec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ec2:	bc08      	pop	{r3}
 8009ec4:	469e      	mov	lr, r3
 8009ec6:	4770      	bx	lr
