/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az505-596
+ date
Wed Sep  7 23:51:03 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1662594663
+ CACTUS_STARTTIME=1662594663
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.12.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.12.0
Compile date:      Sep 07 2022 (23:42:35)
Run date:          Sep 07 2022 (23:51:04+0000)
Run host:          fv-az505-596.g2e1luzo1moefklhgra4trf2va.dx.internal.cloudapp.net (pid=101064)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az505-596
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110660KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=853a1019-ee73-5444-b5ad-8879833660f9, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1019-azure, OSVersion="#24~20.04.1-Ubuntu SMP Tue Aug 23 15:52:52 UTC 2022", HostName=fv-az505-596, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110660KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00332331 sec
      iterations=10000000... time=0.0325244 sec
      iterations=100000000... time=0.324844 sec
      iterations=300000000... time=0.984098 sec
      iterations=600000000... time=1.97871 sec
      iterations=600000000... time=1.46962 sec
      result: 2.35714 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00373691 sec
      iterations=10000000... time=0.034783 sec
      iterations=100000000... time=0.342448 sec
      iterations=300000000... time=1.04523 sec
      result: 9.18457 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00213081 sec
      iterations=10000000... time=0.0214819 sec
      iterations=100000000... time=0.224396 sec
      iterations=500000000... time=1.08814 sec
      result: 7.35199 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000155401 sec
      iterations=10000... time=0.00175161 sec
      iterations=100000... time=0.0158555 sec
      iterations=1000000... time=0.1673 sec
      iterations=7000000... time=1.1583 sec
      result: 1.65471 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000604703 sec
      iterations=10000... time=0.00651853 sec
      iterations=100000... time=0.0591868 sec
      iterations=1000000... time=0.594608 sec
      iterations=2000000... time=1.21695 sec
      result: 6.08473 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.1e-06 sec
      iterations=100... time=2.86e-05 sec
      iterations=1000... time=0.000284701 sec
      iterations=10000... time=0.00300861 sec
      iterations=100000... time=0.0319899 sec
      iterations=1000000... time=0.313911 sec
      iterations=4000000... time=1.28069 sec
      result: 76.7588 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.4e-06 sec
      iterations=10... time=5.2e-05 sec
      iterations=100... time=0.000527102 sec
      iterations=1000... time=0.00536212 sec
      iterations=10000... time=0.0539038 sec
      iterations=100000... time=0.532794 sec
      iterations=200000... time=1.09089 sec
      result: 36.0454 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.0901e-05 sec
      iterations=100000... time=0.000747702 sec
      iterations=1000000... time=0.00335051 sec
      iterations=10000000... time=0.0323856 sec
      iterations=100000000... time=0.333142 sec
      iterations=300000000... time=0.993343 sec
      iterations=600000000... time=1.96108 sec
      result: 0.408559 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.25e-05 sec
      iterations=10000... time=0.000192201 sec
      iterations=100000... time=0.00190601 sec
      iterations=1000000... time=0.0195542 sec
      iterations=10000000... time=0.204857 sec
      iterations=50000000... time=0.995882 sec
      iterations=100000000... time=2.04218 sec
      result: 2.55272 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=6e-06 sec
      iterations=100... time=5.84e-05 sec
      iterations=1000... time=0.000713102 sec
      iterations=10000... time=0.00628562 sec
      iterations=100000... time=0.0601294 sec
      iterations=1000000... time=0.621476 sec
      iterations=2000000... time=1.29871 sec
      result: 37.8467 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.6e-06 sec
      iterations=10... time=9.49e-05 sec
      iterations=100... time=0.000986803 sec
      iterations=1000... time=0.0101504 sec
      iterations=10000... time=0.100593 sec
      iterations=100000... time=0.997943 sec
      iterations=200000... time=2.0183 sec
      result: 19.4825 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.03e-05 sec
      iterations=10... time=0.000225801 sec
      iterations=100... time=0.00249281 sec
      iterations=1000... time=0.0267311 sec
      iterations=10000... time=0.238288 sec
      iterations=50000... time=1.25592 sec
      result: 0.0687939 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000128001 sec
      iterations=10... time=0.000844602 sec
      iterations=100... time=0.00906673 sec
      iterations=1000... time=0.092971 sec
      iterations=10000... time=0.901412 sec
      iterations=20000... time=1.80836 sec
      result: 0.134564 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00624152 sec
      iterations=10... time=0.068374 sec
      iterations=100... time=0.700054 sec
      iterations=200... time=1.36902 sec
      result: 0.359436 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00331511 sec
      iterations=10000000... time=0.035461 sec
      iterations=100000000... time=0.331023 sec
      iterations=300000000... time=0.989936 sec
      iterations=600000000... time=1.93723 sec
      iterations=600000000... time=1.44638 sec
      result: 2.44475 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00346091 sec
      iterations=10000000... time=0.0359245 sec
      iterations=100000000... time=0.345575 sec
      iterations=300000000... time=1.03753 sec
      result: 9.25272 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00209576 sec
      iterations=10000000... time=0.0208907 sec
      iterations=100000000... time=0.228974 sec
      iterations=500000000... time=1.10082 sec
      result: 7.26731 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000154751 sec
      iterations=10000... time=0.0015624 sec
      iterations=100000... time=0.0168624 sec
      iterations=1000000... time=0.162599 sec
      iterations=7000000... time=1.13138 sec
      result: 1.61626 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000532351 sec
      iterations=10000... time=0.00504026 sec
      iterations=100000... time=0.0552 sec
      iterations=1000000... time=0.523528 sec
      iterations=2000000... time=1.07062 sec
      result: 5.35311 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.35e-06 sec
      iterations=100... time=3.075e-05 sec
      iterations=1000... time=0.000432952 sec
      iterations=10000... time=0.00324206 sec
      iterations=100000... time=0.0319959 sec
      iterations=1000000... time=0.322828 sec
      iterations=3000000... time=0.968737 sec
      iterations=6000000... time=1.95568 sec
      result: 75.3988 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.5e-06 sec
      iterations=10... time=4.7901e-05 sec
      iterations=100... time=0.000473951 sec
      iterations=1000... time=0.00491702 sec
      iterations=10000... time=0.0522905 sec
      iterations=100000... time=0.509617 sec
      iterations=200000... time=1.01793 sec
      result: 38.6291 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.1e-06 sec
      iterations=10000... time=3.12e-05 sec
      iterations=100000... time=0.000320001 sec
      iterations=1000000... time=0.00322686 sec
      iterations=10000000... time=0.0319212 sec
      iterations=100000000... time=0.331866 sec
      iterations=300000000... time=0.992284 sec
      iterations=600000000... time=1.95927 sec
      result: 0.408181 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.225e-05 sec
      iterations=10000... time=0.000191151 sec
      iterations=100000... time=0.00186781 sec
      iterations=1000000... time=0.0197861 sec
      iterations=10000000... time=0.211765 sec
      iterations=50000000... time=1.02626 sec
      result: 2.56564 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.5e-07 sec
      iterations=10... time=5e-06 sec
      iterations=100... time=4.695e-05 sec
      iterations=1000... time=0.000473102 sec
      iterations=10000... time=0.00507572 sec
      iterations=100000... time=0.0503996 sec
      iterations=1000000... time=0.493501 sec
      iterations=2000000... time=0.99433 sec
      iterations=4000000... time=1.97861 sec
      result: 49.6833 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.65e-06 sec
      iterations=10... time=9.55e-05 sec
      iterations=100... time=0.000986553 sec
      iterations=1000... time=0.0100683 sec
      iterations=10000... time=0.110017 sec
      iterations=100000... time=1.003 sec
      result: 19.6019 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.9e-06 sec
      iterations=10... time=2.69e-05 sec
      iterations=100... time=0.000279951 sec
      iterations=1000... time=0.00284581 sec
      iterations=10000... time=0.0298372 sec
      iterations=100000... time=0.293305 sec
      iterations=400000... time=1.24741 sec
      result: 0.233765 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.295e-05 sec
      iterations=10... time=0.00012925 sec
      iterations=100... time=0.00140545 sec
      iterations=1000... time=0.0134634 sec
      iterations=10000... time=0.150779 sec
      iterations=70000... time=1.03968 sec
      result: 0.392661 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00206406 sec
      iterations=10... time=0.018532 sec
      iterations=100... time=0.206203 sec
      iterations=500... time=1.01144 sec
      result: 1.21628 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Sep  7 23:52:11 UTC 2022
+ echo Done.
Done.
  Elapsed time: 67.2 s
