// Seed: 506227874
module module_0 (
    input tri1 id_0
);
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2, id_2
  );
  assign (strong1, strong0) id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    input uwire id_4,
    input supply0 id_5
);
  tri id_7 = id_1;
  module_0(
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6, id_7, id_8, id_9;
  supply1 id_10, id_11;
  initial id_10 = 1;
  assign id_11 = 1'b0 + ~id_1;
  wor id_12 = 1'b0, id_13;
  assign id_3 = 1;
  if (1) assign id_8 = id_2;
  else assign id_13 = 1;
  wire id_14;
  assign id_6 = 1'b0;
  wire id_15, id_16, id_17;
endmodule
