

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sat Jul 27 22:50:35 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.097 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      341|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      680|      474|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       78|    -|
|Register             |        -|     -|      282|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      962|      989|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |urem_11ns_4ns_8_15_1_U68  |urem_11ns_4ns_8_15_1  |        0|   0|  340|  237|    0|
    |urem_11ns_4ns_8_15_1_U69  |urem_11ns_4ns_8_15_1  |        0|   0|  340|  237|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                     |                      |        0|   0|  680|  474|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_18ns_20ns_37_4_1_U70  |mul_mul_18ns_20ns_37_4_1  |    i0 * i1|
    |mul_mul_18ns_20ns_37_4_1_U71  |mul_mul_18ns_20ns_37_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln870_10_fu_480_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln870_11_fu_489_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln870_1_fu_355_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln870_2_fu_280_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln870_3_fu_345_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln870_4_fu_177_p2   |         +|   0|  0|  19|          11|          11|
    |add_ln870_5_fu_183_p2   |         +|   0|  0|  19|          11|          11|
    |add_ln870_6_fu_222_p2   |         +|   0|  0|  19|          11|          11|
    |add_ln870_7_fu_228_p2   |         +|   0|  0|  19|          11|          11|
    |add_ln870_8_fu_421_p2   |         +|   0|  0|  19|           8|           8|
    |add_ln870_9_fu_430_p2   |         +|   0|  0|  19|           8|           8|
    |add_ln870_fu_290_p2     |         +|   0|  0|  25|          18|          18|
    |ap_condition_80         |       and|   0|  0|   2|           1|           1|
    |grp_fu_150_p2           |      icmp|   0|  0|  29|          64|          64|
    |or_ln870_1_fu_386_p2    |        or|   0|  0|  18|           7|          18|
    |or_ln870_2_fu_443_p2    |        or|   0|  0|  12|          12|           4|
    |or_ln870_3_fu_503_p2    |        or|   0|  0|  12|          12|           4|
    |or_ln870_fu_377_p2      |        or|   0|  0|  18|           7|          18|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 341|         248|         255|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9             |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_143_p4      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_reg_139  |   9|          2|    1|          2|
    |wsp1_2_address0                     |  14|          3|   12|         36|
    |wsp1_2_address1                     |  14|          3|   12|         36|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  78|         17|   29|         83|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln870_1_reg_576                 |  11|   0|   18|          7|
    |add_ln870_9_reg_601                 |   8|   0|    8|          0|
    |add_ln870_reg_566                   |  11|   0|   18|          7|
    |ap_CS_fsm                           |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_empty_reg_139  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_empty_reg_139  |   1|   0|    1|          0|
    |icmp_ln870_reg_562                  |   1|   0|    1|          0|
    |urem_ln870_1_reg_606                |   8|   0|    8|          0|
    |urem_ln870_reg_596                  |   8|   0|    8|          0|
    |wsp11_read_reg_541                  |   3|   0|    3|          0|
    |wsp1_read_reg_546                   |   8|   0|    8|          0|
    |wsp23_read_reg_530                  |   3|   0|    3|          0|
    |wsp2_read_reg_535                   |   8|   0|    8|          0|
    |add_ln870_1_reg_576                 |  64|  32|   18|          7|
    |add_ln870_reg_566                   |  64|  32|   18|          7|
    |icmp_ln870_reg_562                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 282|  96|  141|         28|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------+-----+-----+------------+--------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_return        |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|wsp1_2_address0  |  out|   12|   ap_memory|                    wsp1_2|         array|
|wsp1_2_ce0       |  out|    1|   ap_memory|                    wsp1_2|         array|
|wsp1_2_q0        |   in|   64|   ap_memory|                    wsp1_2|         array|
|wsp1_2_address1  |  out|   12|   ap_memory|                    wsp1_2|         array|
|wsp1_2_ce1       |  out|    1|   ap_memory|                    wsp1_2|         array|
|wsp1_2_q1        |   in|   64|   ap_memory|                    wsp1_2|         array|
|wsp1             |   in|    8|     ap_none|                      wsp1|        scalar|
|wsp11            |   in|    3|     ap_none|                     wsp11|        scalar|
|wsp2             |   in|    8|     ap_none|                      wsp2|        scalar|
|wsp23            |   in|    3|     ap_none|                     wsp23|        scalar|
+-----------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 2, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%wsp23_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp23"   --->   Operation 20 'read' 'wsp23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wsp2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp2"   --->   Operation 21 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11"   --->   Operation 22 'read' 'wsp11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wsp1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp1"   --->   Operation 23 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wsp23_cast = zext i3 %wsp23_read"   --->   Operation 24 'zext' 'wsp23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln870_4 = zext i8 %wsp2_read"   --->   Operation 25 'zext' 'zext_ln870_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %wsp2_read, i2 0"   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln870_5 = zext i10 %tmp"   --->   Operation 27 'zext' 'zext_ln870_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_4 = add i11 %zext_ln870_5, i11 %zext_ln870_4"   --->   Operation 28 'add' 'add_ln870_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 29 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln870_5 = add i11 %add_ln870_4, i11 %wsp23_cast"   --->   Operation 29 'add' 'add_ln870_5' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln870_5, i4 0"   --->   Operation 30 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln870_10 = zext i15 %tmp_45"   --->   Operation 31 'zext' 'zext_ln870_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%wsp1_2_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln870_10"   --->   Operation 32 'getelementptr' 'wsp1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wsp11_cast = zext i3 %wsp11_read"   --->   Operation 33 'zext' 'wsp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln870_11 = zext i8 %wsp1_read"   --->   Operation 34 'zext' 'zext_ln870_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %wsp1_read, i2 0"   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln870_12 = zext i10 %tmp_s"   --->   Operation 36 'zext' 'zext_ln870_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_6 = add i11 %zext_ln870_12, i11 %zext_ln870_11"   --->   Operation 37 'add' 'add_ln870_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 38 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln870_7 = add i11 %add_ln870_6, i11 %wsp11_cast"   --->   Operation 38 'add' 'add_ln870_7' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln870_7, i4 0"   --->   Operation 39 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln870_13 = zext i15 %tmp_46"   --->   Operation 40 'zext' 'zext_ln870_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%wsp1_2_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln870_13"   --->   Operation 41 'getelementptr' 'wsp1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.64ns)   --->   "%wsp1_2_load = load i12 %wsp1_2_addr_1"   --->   Operation 42 'load' 'wsp1_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_1 : Operation 43 [2/2] (1.64ns)   --->   "%wsp1_2_load_1 = load i12 %wsp1_2_addr"   --->   Operation 43 'load' 'wsp1_2_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 2 <SV = 1> <Delay = 3.09>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wsp1_2, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.64ns)   --->   "%wsp1_2_load = load i12 %wsp1_2_addr_1"   --->   Operation 45 'load' 'wsp1_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_2 : Operation 46 [1/2] (1.64ns)   --->   "%wsp1_2_load_1 = load i12 %wsp1_2_addr"   --->   Operation 46 'load' 'wsp1_2_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_2 : Operation 47 [1/1] (1.06ns)   --->   "%icmp_ln870 = icmp_eq  i64 %wsp1_2_load, i64 %wsp1_2_load_1"   --->   Operation 47 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln37 = br i1 %icmp_ln870, void %._crit_edge, void" [patchMaker.cpp:37]   --->   Operation 48 'br' 'br_ln37' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln870_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %wsp1_read, i9 0"   --->   Operation 49 'bitconcatenate' 'shl_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i17 %shl_ln870_2"   --->   Operation 50 'zext' 'zext_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln870_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %wsp1_read, i7 0"   --->   Operation 51 'bitconcatenate' 'shl_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i15 %shl_ln870_3"   --->   Operation 52 'zext' 'zext_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp11_read, i7 0"   --->   Operation 53 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln870_2 = zext i10 %shl_ln"   --->   Operation 54 'zext' 'zext_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.77ns)   --->   "%add_ln870_2 = add i16 %zext_ln870_1, i16 %zext_ln870_2"   --->   Operation 55 'add' 'add_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln870_3 = zext i16 %add_ln870_2"   --->   Operation 56 'zext' 'zext_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.79ns)   --->   "%add_ln870 = add i18 %zext_ln870_3, i18 %zext_ln870"   --->   Operation 57 'add' 'add_ln870' <Predicate = (icmp_ln870)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln870, i32 7, i32 17"   --->   Operation 58 'partselect' 'trunc_ln' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 59 [15/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 59 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 60 [14/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 60 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln870_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %wsp2_read, i9 0"   --->   Operation 61 'bitconcatenate' 'shl_ln870_4' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln870_6 = zext i17 %shl_ln870_4"   --->   Operation 62 'zext' 'zext_ln870_6' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln870_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %wsp2_read, i7 0"   --->   Operation 63 'bitconcatenate' 'shl_ln870_5' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln870_7 = zext i15 %shl_ln870_5"   --->   Operation 64 'zext' 'zext_ln870_7' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln870_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp23_read, i7 0"   --->   Operation 65 'bitconcatenate' 'shl_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln870_8 = zext i10 %shl_ln870_1"   --->   Operation 66 'zext' 'zext_ln870_8' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.77ns)   --->   "%add_ln870_3 = add i16 %zext_ln870_7, i16 %zext_ln870_8"   --->   Operation 67 'add' 'add_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln870_9 = zext i16 %add_ln870_3"   --->   Operation 68 'zext' 'zext_ln870_9' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.79ns)   --->   "%add_ln870_1 = add i18 %zext_ln870_9, i18 %zext_ln870_6"   --->   Operation 69 'add' 'add_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln870_1 = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln870_1, i32 7, i32 17"   --->   Operation 70 'partselect' 'trunc_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 71 [15/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 71 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.95>
ST_4 : Operation 72 [13/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 72 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [14/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 73 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.95>
ST_5 : Operation 74 [12/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 74 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [13/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 75 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.95>
ST_6 : Operation 76 [11/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 76 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [12/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 77 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.95>
ST_7 : Operation 78 [10/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 78 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [11/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 79 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.95>
ST_8 : Operation 80 [9/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 80 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [10/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 81 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.95>
ST_9 : Operation 82 [8/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 82 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [9/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 83 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 84 [7/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 84 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [8/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 85 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.95>
ST_11 : Operation 86 [6/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 86 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [7/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 87 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.95>
ST_12 : Operation 88 [5/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 88 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [6/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 89 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.95>
ST_13 : Operation 90 [4/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 90 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [5/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 91 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.95>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln870 = or i18 %add_ln870, i18 120"   --->   Operation 92 'or' 'or_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln870_14 = zext i18 %or_ln870"   --->   Operation 93 'zext' 'zext_ln870_14' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 94 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_14, i37 419431"   --->   Operation 94 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 95 [3/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 95 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [4/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 96 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 97 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_14, i37 419431"   --->   Operation 97 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 98 [2/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 98 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln870_1 = or i18 %add_ln870_1, i18 120"   --->   Operation 99 'or' 'or_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln870_16 = zext i18 %or_ln870_1"   --->   Operation 100 'zext' 'zext_ln870_16' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 101 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i37 %zext_ln870_16, i37 419431"   --->   Operation 101 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 102 [3/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 102 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.95>
ST_16 : Operation 103 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_14, i37 419431"   --->   Operation 103 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 104 [1/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 104 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 105 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i37 %zext_ln870_16, i37 419431"   --->   Operation 105 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 106 [2/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 106 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.95>
ST_17 : Operation 107 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_14, i37 419431"   --->   Operation 107 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i37.i32.i32, i37 %mul_ln870, i32 28, i32 35"   --->   Operation 108 'partselect' 'udiv_ln_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i6 @_ssdm_op_PartSelect.i6.i37.i32.i32, i37 %mul_ln870, i32 28, i32 33"   --->   Operation 109 'partselect' 'tmp_47' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_103_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_47, i2 0"   --->   Operation 110 'bitconcatenate' 'tmp_103_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_8 = add i8 %tmp_103_cast, i8 %udiv_ln_cast"   --->   Operation 111 'add' 'add_ln870_8' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln870 = trunc i8 %urem_ln870"   --->   Operation 112 'trunc' 'trunc_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_9 = add i8 %add_ln870_8, i8 %trunc_ln870"   --->   Operation 113 'add' 'add_ln870_9' <Predicate = (icmp_ln870)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 114 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i37 %zext_ln870_16, i37 419431"   --->   Operation 114 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 115 [1/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 115 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.48>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_105_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln870_9, i4 0"   --->   Operation 116 'bitconcatenate' 'tmp_105_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln870_2 = or i12 %tmp_105_cast, i12 15"   --->   Operation 117 'or' 'or_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln870_15 = zext i12 %or_ln870_2"   --->   Operation 118 'zext' 'zext_ln870_15' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%wsp2_1_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln870_15"   --->   Operation 119 'getelementptr' 'wsp2_1_addr' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 120 [2/2] (1.64ns)   --->   "%wsp2_1_load = load i12 %wsp2_1_addr"   --->   Operation 120 'load' 'wsp2_1_load' <Predicate = (icmp_ln870)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_18 : Operation 121 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i37 %zext_ln870_16, i37 419431"   --->   Operation 121 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%udiv_ln870_1_cast = partselect i8 @_ssdm_op_PartSelect.i8.i37.i32.i32, i37 %mul_ln870_1, i32 28, i32 35"   --->   Operation 122 'partselect' 'udiv_ln870_1_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i6 @_ssdm_op_PartSelect.i6.i37.i32.i32, i37 %mul_ln870_1, i32 28, i32 33"   --->   Operation 123 'partselect' 'tmp_48' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_107_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_48, i2 0"   --->   Operation 124 'bitconcatenate' 'tmp_107_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_10 = add i8 %tmp_107_cast, i8 %udiv_ln870_1_cast"   --->   Operation 125 'add' 'add_ln870_10' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln870_2 = trunc i8 %urem_ln870_1"   --->   Operation 126 'trunc' 'trunc_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_11 = add i8 %add_ln870_10, i8 %trunc_ln870_2"   --->   Operation 127 'add' 'add_ln870_11' <Predicate = (icmp_ln870)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_109_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln870_11, i4 0"   --->   Operation 128 'bitconcatenate' 'tmp_109_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln870_3 = or i12 %tmp_109_cast, i12 15"   --->   Operation 129 'or' 'or_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln870_17 = zext i12 %or_ln870_3"   --->   Operation 130 'zext' 'zext_ln870_17' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%wsp2_1_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln870_17"   --->   Operation 131 'getelementptr' 'wsp2_1_addr_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 132 [2/2] (1.64ns)   --->   "%wsp2_1_load_1 = load i12 %wsp2_1_addr_1"   --->   Operation 132 'load' 'wsp2_1_load_1' <Predicate = (icmp_ln870)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 19 <SV = 18> <Delay = 3.09>
ST_19 : Operation 133 [1/2] (1.64ns)   --->   "%wsp2_1_load = load i12 %wsp2_1_addr"   --->   Operation 133 'load' 'wsp2_1_load' <Predicate = (icmp_ln870)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_19 : Operation 134 [1/2] (1.64ns)   --->   "%wsp2_1_load_1 = load i12 %wsp2_1_addr_1"   --->   Operation 134 'load' 'wsp2_1_load_1' <Predicate = (icmp_ln870)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_19 : Operation 135 [1/1] (1.06ns)   --->   "%icmp_ln870_1 = icmp_eq  i64 %wsp2_1_load, i64 %wsp2_1_load_1"   --->   Operation 135 'icmp' 'icmp_ln870_1' <Predicate = (icmp_ln870)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 136 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.38>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%empty = phi i1 %icmp_ln870_1, void, i1 0, void"   --->   Operation 137 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i1 %empty" [patchMaker.cpp:37]   --->   Operation 138 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wsp1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ wsp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wsp23_read        (read          ) [ 01110000000000000000]
wsp2_read         (read          ) [ 01110000000000000000]
wsp11_read        (read          ) [ 00100000000000000000]
wsp1_read         (read          ) [ 00100000000000000000]
wsp23_cast        (zext          ) [ 00000000000000000000]
zext_ln870_4      (zext          ) [ 00000000000000000000]
tmp               (bitconcatenate) [ 00000000000000000000]
zext_ln870_5      (zext          ) [ 00000000000000000000]
add_ln870_4       (add           ) [ 00000000000000000000]
add_ln870_5       (add           ) [ 00000000000000000000]
tmp_45            (bitconcatenate) [ 00000000000000000000]
zext_ln870_10     (zext          ) [ 00000000000000000000]
wsp1_2_addr       (getelementptr ) [ 00100000000000000000]
wsp11_cast        (zext          ) [ 00000000000000000000]
zext_ln870_11     (zext          ) [ 00000000000000000000]
tmp_s             (bitconcatenate) [ 00000000000000000000]
zext_ln870_12     (zext          ) [ 00000000000000000000]
add_ln870_6       (add           ) [ 00000000000000000000]
add_ln870_7       (add           ) [ 00000000000000000000]
tmp_46            (bitconcatenate) [ 00000000000000000000]
zext_ln870_13     (zext          ) [ 00000000000000000000]
wsp1_2_addr_1     (getelementptr ) [ 00100000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000]
wsp1_2_load       (load          ) [ 00000000000000000000]
wsp1_2_load_1     (load          ) [ 00000000000000000000]
icmp_ln870        (icmp          ) [ 01111111111111111111]
br_ln37           (br            ) [ 01111111111111111111]
shl_ln870_2       (bitconcatenate) [ 00000000000000000000]
zext_ln870        (zext          ) [ 00000000000000000000]
shl_ln870_3       (bitconcatenate) [ 00000000000000000000]
zext_ln870_1      (zext          ) [ 00000000000000000000]
shl_ln            (bitconcatenate) [ 00000000000000000000]
zext_ln870_2      (zext          ) [ 00000000000000000000]
add_ln870_2       (add           ) [ 00000000000000000000]
zext_ln870_3      (zext          ) [ 00000000000000000000]
add_ln870         (add           ) [ 01111111111111100000]
trunc_ln          (partselect    ) [ 01111111111111111000]
shl_ln870_4       (bitconcatenate) [ 00000000000000000000]
zext_ln870_6      (zext          ) [ 00000000000000000000]
shl_ln870_5       (bitconcatenate) [ 00000000000000000000]
zext_ln870_7      (zext          ) [ 00000000000000000000]
shl_ln870_1       (bitconcatenate) [ 00000000000000000000]
zext_ln870_8      (zext          ) [ 00000000000000000000]
add_ln870_3       (add           ) [ 00000000000000000000]
zext_ln870_9      (zext          ) [ 00000000000000000000]
add_ln870_1       (add           ) [ 01101111111111110000]
trunc_ln870_1     (partselect    ) [ 01101111111111111100]
or_ln870          (or            ) [ 00000000000000000000]
zext_ln870_14     (zext          ) [ 01100000000000011100]
or_ln870_1        (or            ) [ 00000000000000000000]
zext_ln870_16     (zext          ) [ 01100000000000001110]
urem_ln870        (urem          ) [ 01000000000000000100]
mul_ln870         (mul           ) [ 00000000000000000000]
udiv_ln_cast      (partselect    ) [ 00000000000000000000]
tmp_47            (partselect    ) [ 00000000000000000000]
tmp_103_cast      (bitconcatenate) [ 00000000000000000000]
add_ln870_8       (add           ) [ 00000000000000000000]
trunc_ln870       (trunc         ) [ 00000000000000000000]
add_ln870_9       (add           ) [ 00100000000000000010]
urem_ln870_1      (urem          ) [ 00100000000000000010]
tmp_105_cast      (bitconcatenate) [ 00000000000000000000]
or_ln870_2        (or            ) [ 00000000000000000000]
zext_ln870_15     (zext          ) [ 00000000000000000000]
wsp2_1_addr       (getelementptr ) [ 01000000000000000001]
mul_ln870_1       (mul           ) [ 00000000000000000000]
udiv_ln870_1_cast (partselect    ) [ 00000000000000000000]
tmp_48            (partselect    ) [ 00000000000000000000]
tmp_107_cast      (bitconcatenate) [ 00000000000000000000]
add_ln870_10      (add           ) [ 00000000000000000000]
trunc_ln870_2     (trunc         ) [ 00000000000000000000]
add_ln870_11      (add           ) [ 00000000000000000000]
tmp_109_cast      (bitconcatenate) [ 00000000000000000000]
or_ln870_3        (or            ) [ 00000000000000000000]
zext_ln870_17     (zext          ) [ 00000000000000000000]
wsp2_1_addr_1     (getelementptr ) [ 01000000000000000001]
wsp2_1_load       (load          ) [ 00000000000000000000]
wsp2_1_load_1     (load          ) [ 00000000000000000000]
icmp_ln870_1      (icmp          ) [ 00000000000000000000]
br_ln0            (br            ) [ 00000000000000000000]
empty             (phi           ) [ 01111111111111111111]
ret_ln37          (ret           ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wsp1_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wsp1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wsp11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wsp2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wsp23">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp23"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="17"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="wsp23_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="3" slack="0"/>
<pin id="77" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp23_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="wsp2_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="wsp11_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp11_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="wsp1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="wsp1_2_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="15" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp1_2_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="wsp1_2_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="15" slack="0"/>
<pin id="109" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp1_2_addr_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="64" slack="0"/>
<pin id="120" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wsp1_2_load/1 wsp1_2_load_1/1 wsp2_1_load/18 wsp2_1_load_1/18 "/>
</bind>
</comp>

<comp id="123" class="1004" name="wsp2_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="12" slack="0"/>
<pin id="127" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_1_addr/18 "/>
</bind>
</comp>

<comp id="131" class="1004" name="wsp2_1_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wsp2_1_addr_1/18 "/>
</bind>
</comp>

<comp id="139" class="1005" name="empty_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="17"/>
<pin id="141" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="empty_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="17"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/19 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/2 icmp_ln870_1/19 "/>
</bind>
</comp>

<comp id="157" class="1004" name="wsp23_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp23_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln870_4_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_4/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln870_5_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_5/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln870_4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_4/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln870_5_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_5/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_45_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="15" slack="0"/>
<pin id="191" dir="0" index="1" bw="11" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln870_10_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="15" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_10/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="wsp11_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp11_cast/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln870_11_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_11/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln870_12_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_12/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln870_6_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_6/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln870_7_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_7/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_46_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="15" slack="0"/>
<pin id="236" dir="0" index="1" bw="11" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln870_13_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="15" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_13/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="shl_ln870_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="17" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="1"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_2/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln870_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="17" slack="0"/>
<pin id="256" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shl_ln870_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="15" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="1"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_3/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln870_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="15" slack="0"/>
<pin id="267" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_1/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="shl_ln_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="1"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln870_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_2/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln870_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="0"/>
<pin id="282" dir="0" index="1" bw="10" slack="0"/>
<pin id="283" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln870_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_3/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln870_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="17" slack="0"/>
<pin id="293" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="0" index="1" bw="18" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln870/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="shl_ln870_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="17" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="2"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_4/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln870_6_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="17" slack="0"/>
<pin id="321" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_6/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="shl_ln870_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="15" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="2"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_5/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln870_7_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="15" slack="0"/>
<pin id="332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_7/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="shl_ln870_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="2"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_1/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln870_8_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_8/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln870_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="15" slack="0"/>
<pin id="347" dir="0" index="1" bw="10" slack="0"/>
<pin id="348" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_3/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln870_9_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_9/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln870_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="17" slack="0"/>
<pin id="358" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln870_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="18" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="0" index="3" bw="6" slack="0"/>
<pin id="366" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln870_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln870_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln870_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="18" slack="12"/>
<pin id="379" dir="0" index="1" bw="18" slack="0"/>
<pin id="380" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln870/14 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln870_14_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="18" slack="0"/>
<pin id="384" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_14/14 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln870_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="18" slack="12"/>
<pin id="388" dir="0" index="1" bw="18" slack="0"/>
<pin id="389" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln870_1/15 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln870_16_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="18" slack="0"/>
<pin id="393" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_16/15 "/>
</bind>
</comp>

<comp id="395" class="1004" name="udiv_ln_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="37" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="0" index="3" bw="7" slack="0"/>
<pin id="400" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln_cast/17 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_47_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="0" index="1" bw="37" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/17 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_103_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="6" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_103_cast/17 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln870_8_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_8/17 "/>
</bind>
</comp>

<comp id="427" class="1004" name="trunc_ln870_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln870/17 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln870_9_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_9/17 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_105_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="1"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_105_cast/18 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_ln870_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="0" index="1" bw="12" slack="0"/>
<pin id="446" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln870_2/18 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln870_15_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_15/18 "/>
</bind>
</comp>

<comp id="454" class="1004" name="udiv_ln870_1_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="37" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="0" index="3" bw="7" slack="0"/>
<pin id="459" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln870_1_cast/18 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_48_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="0"/>
<pin id="465" dir="0" index="1" bw="37" slack="0"/>
<pin id="466" dir="0" index="2" bw="6" slack="0"/>
<pin id="467" dir="0" index="3" bw="7" slack="0"/>
<pin id="468" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/18 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_107_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="6" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_107_cast/18 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln870_10_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_10/18 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln870_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="1"/>
<pin id="488" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln870_2/18 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln870_11_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_11/18 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_109_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_109_cast/18 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_ln870_3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="12" slack="0"/>
<pin id="505" dir="0" index="1" bw="12" slack="0"/>
<pin id="506" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln870_3/18 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln870_17_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_17/18 "/>
</bind>
</comp>

<comp id="514" class="1007" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="18" slack="0"/>
<pin id="516" dir="0" index="1" bw="37" slack="0"/>
<pin id="517" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln870/14 "/>
</bind>
</comp>

<comp id="522" class="1007" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="18" slack="0"/>
<pin id="524" dir="0" index="1" bw="37" slack="0"/>
<pin id="525" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln870_1/15 "/>
</bind>
</comp>

<comp id="530" class="1005" name="wsp23_read_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="2"/>
<pin id="532" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="wsp23_read "/>
</bind>
</comp>

<comp id="535" class="1005" name="wsp2_read_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="2"/>
<pin id="537" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="wsp2_read "/>
</bind>
</comp>

<comp id="541" class="1005" name="wsp11_read_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="1"/>
<pin id="543" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wsp11_read "/>
</bind>
</comp>

<comp id="546" class="1005" name="wsp1_read_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="1"/>
<pin id="548" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="wsp1_read "/>
</bind>
</comp>

<comp id="552" class="1005" name="wsp1_2_addr_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="12" slack="1"/>
<pin id="554" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp1_2_addr "/>
</bind>
</comp>

<comp id="557" class="1005" name="wsp1_2_addr_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="12" slack="1"/>
<pin id="559" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp1_2_addr_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="icmp_ln870_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="566" class="1005" name="add_ln870_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="18" slack="12"/>
<pin id="568" dir="1" index="1" bw="18" slack="12"/>
</pin_list>
<bind>
<opset="add_ln870 "/>
</bind>
</comp>

<comp id="571" class="1005" name="trunc_ln_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="1"/>
<pin id="573" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="576" class="1005" name="add_ln870_1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="18" slack="12"/>
<pin id="578" dir="1" index="1" bw="18" slack="12"/>
</pin_list>
<bind>
<opset="add_ln870_1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="trunc_ln870_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="1"/>
<pin id="583" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln870_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="zext_ln870_14_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="37" slack="1"/>
<pin id="588" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln870_14 "/>
</bind>
</comp>

<comp id="591" class="1005" name="zext_ln870_16_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="37" slack="1"/>
<pin id="593" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln870_16 "/>
</bind>
</comp>

<comp id="596" class="1005" name="urem_ln870_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="1"/>
<pin id="598" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln870 "/>
</bind>
</comp>

<comp id="601" class="1005" name="add_ln870_9_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln870_9 "/>
</bind>
</comp>

<comp id="606" class="1005" name="urem_ln870_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="1"/>
<pin id="608" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln870_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="wsp2_1_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="12" slack="1"/>
<pin id="613" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_1_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="wsp2_1_addr_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="12" slack="1"/>
<pin id="618" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wsp2_1_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="121"><net_src comp="105" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="98" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="112" pin="7"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="112" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="160"><net_src comp="74" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="80" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="80" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="161" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="157" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="183" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="205"><net_src comp="86" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="92" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="92" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="206" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="202" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="269" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="265" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="254" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="310"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="38" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="40" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="330" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="319" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="48" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="375"><net_src comp="361" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="52" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="377" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="52" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="58" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="403"><net_src comp="60" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="410"><net_src comp="62" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="58" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="412"><net_src comp="64" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="418"><net_src comp="66" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="404" pin="4"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="16" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="395" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="434"><net_src comp="421" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="68" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="20" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="70" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="460"><net_src comp="56" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="58" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="60" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="469"><net_src comp="62" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="58" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="471"><net_src comp="64" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="477"><net_src comp="66" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="463" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="16" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="454" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="493"><net_src comp="480" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="68" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="489" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="20" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="70" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="518"><net_src comp="382" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="54" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="514" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="521"><net_src comp="514" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="526"><net_src comp="391" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="54" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="522" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="529"><net_src comp="522" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="533"><net_src comp="74" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="538"><net_src comp="80" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="544"><net_src comp="86" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="549"><net_src comp="92" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="555"><net_src comp="98" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="560"><net_src comp="105" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="565"><net_src comp="150" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="290" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="574"><net_src comp="296" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="579"><net_src comp="355" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="584"><net_src comp="361" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="589"><net_src comp="382" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="594"><net_src comp="391" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="599"><net_src comp="306" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="604"><net_src comp="430" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="609"><net_src comp="371" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="614"><net_src comp="123" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="619"><net_src comp="131" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wsp1_2 | {}
	Port: wsp1 | {}
	Port: wsp11 | {}
	Port: wsp2 | {}
	Port: wsp23 | {}
 - Input state : 
	Port: areWedgeSuperPointsEqual : wsp1_2 | {1 2 18 19 }
	Port: areWedgeSuperPointsEqual : wsp1 | {1 }
	Port: areWedgeSuperPointsEqual : wsp11 | {1 }
	Port: areWedgeSuperPointsEqual : wsp2 | {1 }
	Port: areWedgeSuperPointsEqual : wsp23 | {1 }
  - Chain level:
	State 1
		zext_ln870_5 : 1
		add_ln870_4 : 2
		add_ln870_5 : 3
		tmp_45 : 4
		zext_ln870_10 : 5
		wsp1_2_addr : 6
		zext_ln870_12 : 1
		add_ln870_6 : 2
		add_ln870_7 : 3
		tmp_46 : 4
		zext_ln870_13 : 5
		wsp1_2_addr_1 : 6
		wsp1_2_load : 7
		wsp1_2_load_1 : 7
	State 2
		icmp_ln870 : 1
		br_ln37 : 2
		zext_ln870 : 1
		zext_ln870_1 : 1
		zext_ln870_2 : 1
		add_ln870_2 : 2
		zext_ln870_3 : 3
		add_ln870 : 4
		trunc_ln : 5
		urem_ln870 : 6
	State 3
		zext_ln870_6 : 1
		zext_ln870_7 : 1
		zext_ln870_8 : 1
		add_ln870_3 : 2
		zext_ln870_9 : 3
		add_ln870_1 : 4
		trunc_ln870_1 : 5
		urem_ln870_1 : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		mul_ln870 : 1
	State 15
		mul_ln870_1 : 1
	State 16
	State 17
		udiv_ln_cast : 1
		tmp_47 : 1
		tmp_103_cast : 2
		add_ln870_8 : 3
		add_ln870_9 : 4
	State 18
		or_ln870_2 : 1
		zext_ln870_15 : 1
		wsp2_1_addr : 2
		wsp2_1_load : 3
		udiv_ln870_1_cast : 1
		tmp_48 : 1
		tmp_107_cast : 2
		add_ln870_10 : 3
		add_ln870_11 : 4
		tmp_109_cast : 5
		or_ln870_3 : 6
		zext_ln870_17 : 6
		wsp2_1_addr_1 : 7
		wsp2_1_load_1 : 8
	State 19
		icmp_ln870_1 : 1
		empty : 2
		ret_ln37 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   urem   |        grp_fu_306        |    0    |   340   |   237   |
|          |        grp_fu_371        |    0    |   340   |   237   |
|----------|--------------------------|---------|---------|---------|
|          |    add_ln870_4_fu_177    |    0    |    0    |    19   |
|          |    add_ln870_5_fu_183    |    0    |    0    |    19   |
|          |    add_ln870_6_fu_222    |    0    |    0    |    19   |
|          |    add_ln870_7_fu_228    |    0    |    0    |    19   |
|          |    add_ln870_2_fu_280    |    0    |    0    |    22   |
|    add   |     add_ln870_fu_290     |    0    |    0    |    24   |
|          |    add_ln870_3_fu_345    |    0    |    0    |    22   |
|          |    add_ln870_1_fu_355    |    0    |    0    |    24   |
|          |    add_ln870_8_fu_421    |    0    |    0    |    19   |
|          |    add_ln870_9_fu_430    |    0    |    0    |    19   |
|          |    add_ln870_10_fu_480   |    0    |    0    |    19   |
|          |    add_ln870_11_fu_489   |    0    |    0    |    19   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |        grp_fu_150        |    0    |    0    |    29   |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_514        |    1    |    0    |    0    |
|          |        grp_fu_522        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   wsp23_read_read_fu_74  |    0    |    0    |    0    |
|   read   |   wsp2_read_read_fu_80   |    0    |    0    |    0    |
|          |   wsp11_read_read_fu_86  |    0    |    0    |    0    |
|          |   wsp1_read_read_fu_92   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     wsp23_cast_fu_157    |    0    |    0    |    0    |
|          |    zext_ln870_4_fu_161   |    0    |    0    |    0    |
|          |    zext_ln870_5_fu_173   |    0    |    0    |    0    |
|          |   zext_ln870_10_fu_197   |    0    |    0    |    0    |
|          |     wsp11_cast_fu_202    |    0    |    0    |    0    |
|          |   zext_ln870_11_fu_206   |    0    |    0    |    0    |
|          |   zext_ln870_12_fu_218   |    0    |    0    |    0    |
|          |   zext_ln870_13_fu_242   |    0    |    0    |    0    |
|          |     zext_ln870_fu_254    |    0    |    0    |    0    |
|   zext   |    zext_ln870_1_fu_265   |    0    |    0    |    0    |
|          |    zext_ln870_2_fu_276   |    0    |    0    |    0    |
|          |    zext_ln870_3_fu_286   |    0    |    0    |    0    |
|          |    zext_ln870_6_fu_319   |    0    |    0    |    0    |
|          |    zext_ln870_7_fu_330   |    0    |    0    |    0    |
|          |    zext_ln870_8_fu_341   |    0    |    0    |    0    |
|          |    zext_ln870_9_fu_351   |    0    |    0    |    0    |
|          |   zext_ln870_14_fu_382   |    0    |    0    |    0    |
|          |   zext_ln870_16_fu_391   |    0    |    0    |    0    |
|          |   zext_ln870_15_fu_449   |    0    |    0    |    0    |
|          |   zext_ln870_17_fu_509   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_165        |    0    |    0    |    0    |
|          |       tmp_45_fu_189      |    0    |    0    |    0    |
|          |       tmp_s_fu_210       |    0    |    0    |    0    |
|          |       tmp_46_fu_234      |    0    |    0    |    0    |
|          |    shl_ln870_2_fu_247    |    0    |    0    |    0    |
|          |    shl_ln870_3_fu_258    |    0    |    0    |    0    |
|bitconcatenate|       shl_ln_fu_269      |    0    |    0    |    0    |
|          |    shl_ln870_4_fu_312    |    0    |    0    |    0    |
|          |    shl_ln870_5_fu_323    |    0    |    0    |    0    |
|          |    shl_ln870_1_fu_334    |    0    |    0    |    0    |
|          |    tmp_103_cast_fu_413   |    0    |    0    |    0    |
|          |    tmp_105_cast_fu_436   |    0    |    0    |    0    |
|          |    tmp_107_cast_fu_472   |    0    |    0    |    0    |
|          |    tmp_109_cast_fu_495   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      trunc_ln_fu_296     |    0    |    0    |    0    |
|          |   trunc_ln870_1_fu_361   |    0    |    0    |    0    |
|partselect|    udiv_ln_cast_fu_395   |    0    |    0    |    0    |
|          |       tmp_47_fu_404      |    0    |    0    |    0    |
|          | udiv_ln870_1_cast_fu_454 |    0    |    0    |    0    |
|          |       tmp_48_fu_463      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln870_fu_377     |    0    |    0    |    0    |
|    or    |     or_ln870_1_fu_386    |    0    |    0    |    0    |
|          |     or_ln870_2_fu_443    |    0    |    0    |    0    |
|          |     or_ln870_3_fu_503    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln870_fu_427    |    0    |    0    |    0    |
|          |   trunc_ln870_2_fu_486   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |   680   |   747   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln870_1_reg_576 |   18   |
| add_ln870_9_reg_601 |    8   |
|  add_ln870_reg_566  |   18   |
|    empty_reg_139    |    1   |
|  icmp_ln870_reg_562 |    1   |
|trunc_ln870_1_reg_581|   11   |
|   trunc_ln_reg_571  |   11   |
| urem_ln870_1_reg_606|    8   |
|  urem_ln870_reg_596 |    8   |
|  wsp11_read_reg_541 |    3   |
|wsp1_2_addr_1_reg_557|   12   |
| wsp1_2_addr_reg_552 |   12   |
|  wsp1_read_reg_546  |    8   |
|  wsp23_read_reg_530 |    3   |
|wsp2_1_addr_1_reg_616|   12   |
| wsp2_1_addr_reg_611 |   12   |
|  wsp2_read_reg_535  |    8   |
|zext_ln870_14_reg_586|   37   |
|zext_ln870_16_reg_591|   37   |
+---------------------+--------+
|        Total        |   228  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_112 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_306    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_371    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_514    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_522    |  p0  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  || 2.45343 ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   680  |   747  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   76   |
|  Register |    -   |    -   |   228  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   908  |   823  |
+-----------+--------+--------+--------+--------+
