
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readelf_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004018b8 <.init>:
  4018b8:	stp	x29, x30, [sp, #-16]!
  4018bc:	mov	x29, sp
  4018c0:	bl	401de0 <ferror@plt+0x60>
  4018c4:	ldp	x29, x30, [sp], #16
  4018c8:	ret

Disassembly of section .plt:

00000000004018d0 <mbrtowc@plt-0x20>:
  4018d0:	stp	x16, x30, [sp, #-16]!
  4018d4:	adrp	x16, 4c5000 <warn@@Base+0x5602c>
  4018d8:	ldr	x17, [x16, #4088]
  4018dc:	add	x16, x16, #0xff8
  4018e0:	br	x17
  4018e4:	nop
  4018e8:	nop
  4018ec:	nop

00000000004018f0 <mbrtowc@plt>:
  4018f0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16]
  4018f8:	add	x16, x16, #0x0
  4018fc:	br	x17

0000000000401900 <memcpy@plt>:
  401900:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #8]
  401908:	add	x16, x16, #0x8
  40190c:	br	x17

0000000000401910 <memmove@plt>:
  401910:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #16]
  401918:	add	x16, x16, #0x10
  40191c:	br	x17

0000000000401920 <ngettext@plt>:
  401920:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #24]
  401928:	add	x16, x16, #0x18
  40192c:	br	x17

0000000000401930 <strtoul@plt>:
  401930:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #32]
  401938:	add	x16, x16, #0x20
  40193c:	br	x17

0000000000401940 <strlen@plt>:
  401940:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #40]
  401948:	add	x16, x16, #0x28
  40194c:	br	x17

0000000000401950 <fputs@plt>:
  401950:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #48]
  401958:	add	x16, x16, #0x30
  40195c:	br	x17

0000000000401960 <exit@plt>:
  401960:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #56]
  401968:	add	x16, x16, #0x38
  40196c:	br	x17

0000000000401970 <sbrk@plt>:
  401970:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #64]
  401978:	add	x16, x16, #0x40
  40197c:	br	x17

0000000000401980 <strnlen@plt>:
  401980:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #72]
  401988:	add	x16, x16, #0x48
  40198c:	br	x17

0000000000401990 <inflate@plt>:
  401990:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #80]
  401998:	add	x16, x16, #0x50
  40199c:	br	x17

00000000004019a0 <ctf_errno@plt>:
  4019a0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #88]
  4019a8:	add	x16, x16, #0x58
  4019ac:	br	x17

00000000004019b0 <ftell@plt>:
  4019b0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #96]
  4019b8:	add	x16, x16, #0x60
  4019bc:	br	x17

00000000004019c0 <sprintf@plt>:
  4019c0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #104]
  4019c8:	add	x16, x16, #0x68
  4019cc:	br	x17

00000000004019d0 <putc@plt>:
  4019d0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #112]
  4019d8:	add	x16, x16, #0x70
  4019dc:	br	x17

00000000004019e0 <fputc@plt>:
  4019e0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #120]
  4019e8:	add	x16, x16, #0x78
  4019ec:	br	x17

00000000004019f0 <qsort@plt>:
  4019f0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #128]
  4019f8:	add	x16, x16, #0x80
  4019fc:	br	x17

0000000000401a00 <asprintf@plt>:
  401a00:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #136]
  401a08:	add	x16, x16, #0x88
  401a0c:	br	x17

0000000000401a10 <ctf_errmsg@plt>:
  401a10:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #144]
  401a18:	add	x16, x16, #0x90
  401a1c:	br	x17

0000000000401a20 <snprintf@plt>:
  401a20:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #152]
  401a28:	add	x16, x16, #0x98
  401a2c:	br	x17

0000000000401a30 <stpcpy@plt>:
  401a30:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #160]
  401a38:	add	x16, x16, #0xa0
  401a3c:	br	x17

0000000000401a40 <ctf_dump@plt>:
  401a40:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #168]
  401a48:	add	x16, x16, #0xa8
  401a4c:	br	x17

0000000000401a50 <fclose@plt>:
  401a50:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #176]
  401a58:	add	x16, x16, #0xb0
  401a5c:	br	x17

0000000000401a60 <fopen@plt>:
  401a60:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #184]
  401a68:	add	x16, x16, #0xb8
  401a6c:	br	x17

0000000000401a70 <malloc@plt>:
  401a70:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #192]
  401a78:	add	x16, x16, #0xc0
  401a7c:	br	x17

0000000000401a80 <__isoc99_fscanf@plt>:
  401a80:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #200]
  401a88:	add	x16, x16, #0xc8
  401a8c:	br	x17

0000000000401a90 <strncmp@plt>:
  401a90:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #208]
  401a98:	add	x16, x16, #0xd0
  401a9c:	br	x17

0000000000401aa0 <bindtextdomain@plt>:
  401aa0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #216]
  401aa8:	add	x16, x16, #0xd8
  401aac:	br	x17

0000000000401ab0 <__libc_start_main@plt>:
  401ab0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #224]
  401ab8:	add	x16, x16, #0xe0
  401abc:	br	x17

0000000000401ac0 <strcat@plt>:
  401ac0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #232]
  401ac8:	add	x16, x16, #0xe8
  401acc:	br	x17

0000000000401ad0 <memset@plt>:
  401ad0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #240]
  401ad8:	add	x16, x16, #0xf0
  401adc:	br	x17

0000000000401ae0 <calloc@plt>:
  401ae0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #248]
  401ae8:	add	x16, x16, #0xf8
  401aec:	br	x17

0000000000401af0 <gmtime@plt>:
  401af0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #256]
  401af8:	add	x16, x16, #0x100
  401afc:	br	x17

0000000000401b00 <realloc@plt>:
  401b00:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #264]
  401b08:	add	x16, x16, #0x108
  401b0c:	br	x17

0000000000401b10 <rewind@plt>:
  401b10:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #272]
  401b18:	add	x16, x16, #0x110
  401b1c:	br	x17

0000000000401b20 <getc@plt>:
  401b20:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #280]
  401b28:	add	x16, x16, #0x118
  401b2c:	br	x17

0000000000401b30 <strdup@plt>:
  401b30:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #288]
  401b38:	add	x16, x16, #0x120
  401b3c:	br	x17

0000000000401b40 <strerror@plt>:
  401b40:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #296]
  401b48:	add	x16, x16, #0x128
  401b4c:	br	x17

0000000000401b50 <strrchr@plt>:
  401b50:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #304]
  401b58:	add	x16, x16, #0x130
  401b5c:	br	x17

0000000000401b60 <__gmon_start__@plt>:
  401b60:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #312]
  401b68:	add	x16, x16, #0x138
  401b6c:	br	x17

0000000000401b70 <fseek@plt>:
  401b70:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #320]
  401b78:	add	x16, x16, #0x140
  401b7c:	br	x17

0000000000401b80 <abort@plt>:
  401b80:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #328]
  401b88:	add	x16, x16, #0x148
  401b8c:	br	x17

0000000000401b90 <ctf_bufopen@plt>:
  401b90:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #336]
  401b98:	add	x16, x16, #0x150
  401b9c:	br	x17

0000000000401ba0 <inflateEnd@plt>:
  401ba0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #344]
  401ba8:	add	x16, x16, #0x158
  401bac:	br	x17

0000000000401bb0 <puts@plt>:
  401bb0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #352]
  401bb8:	add	x16, x16, #0x160
  401bbc:	br	x17

0000000000401bc0 <memcmp@plt>:
  401bc0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #360]
  401bc8:	add	x16, x16, #0x168
  401bcc:	br	x17

0000000000401bd0 <textdomain@plt>:
  401bd0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #368]
  401bd8:	add	x16, x16, #0x170
  401bdc:	br	x17

0000000000401be0 <getopt_long@plt>:
  401be0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #376]
  401be8:	add	x16, x16, #0x178
  401bec:	br	x17

0000000000401bf0 <strcmp@plt>:
  401bf0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #384]
  401bf8:	add	x16, x16, #0x180
  401bfc:	br	x17

0000000000401c00 <fread@plt>:
  401c00:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #392]
  401c08:	add	x16, x16, #0x188
  401c0c:	br	x17

0000000000401c10 <free@plt>:
  401c10:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #400]
  401c18:	add	x16, x16, #0x190
  401c1c:	br	x17

0000000000401c20 <__ctype_get_mb_cur_max@plt>:
  401c20:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #408]
  401c28:	add	x16, x16, #0x198
  401c2c:	br	x17

0000000000401c30 <ctf_file_close@plt>:
  401c30:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #416]
  401c38:	add	x16, x16, #0x1a0
  401c3c:	br	x17

0000000000401c40 <strchr@plt>:
  401c40:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #424]
  401c48:	add	x16, x16, #0x1a8
  401c4c:	br	x17

0000000000401c50 <inflateInit_@plt>:
  401c50:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #432]
  401c58:	add	x16, x16, #0x1b0
  401c5c:	br	x17

0000000000401c60 <fwrite@plt>:
  401c60:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #440]
  401c68:	add	x16, x16, #0x1b8
  401c6c:	br	x17

0000000000401c70 <fflush@plt>:
  401c70:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #448]
  401c78:	add	x16, x16, #0x1c0
  401c7c:	br	x17

0000000000401c80 <strcpy@plt>:
  401c80:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #456]
  401c88:	add	x16, x16, #0x1c8
  401c8c:	br	x17

0000000000401c90 <strncat@plt>:
  401c90:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #464]
  401c98:	add	x16, x16, #0x1d0
  401c9c:	br	x17

0000000000401ca0 <strstr@plt>:
  401ca0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #472]
  401ca8:	add	x16, x16, #0x1d8
  401cac:	br	x17

0000000000401cb0 <inflateReset@plt>:
  401cb0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #480]
  401cb8:	add	x16, x16, #0x1e0
  401cbc:	br	x17

0000000000401cc0 <realpath@plt>:
  401cc0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #488]
  401cc8:	add	x16, x16, #0x1e8
  401ccc:	br	x17

0000000000401cd0 <strncpy@plt>:
  401cd0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #496]
  401cd8:	add	x16, x16, #0x1f0
  401cdc:	br	x17

0000000000401ce0 <vfprintf@plt>:
  401ce0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #504]
  401ce8:	add	x16, x16, #0x1f8
  401cec:	br	x17

0000000000401cf0 <printf@plt>:
  401cf0:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #512]
  401cf8:	add	x16, x16, #0x200
  401cfc:	br	x17

0000000000401d00 <__assert_fail@plt>:
  401d00:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #520]
  401d08:	add	x16, x16, #0x208
  401d0c:	br	x17

0000000000401d10 <__errno_location@plt>:
  401d10:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #528]
  401d18:	add	x16, x16, #0x210
  401d1c:	br	x17

0000000000401d20 <putchar@plt>:
  401d20:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #536]
  401d28:	add	x16, x16, #0x218
  401d2c:	br	x17

0000000000401d30 <__xstat@plt>:
  401d30:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #544]
  401d38:	add	x16, x16, #0x220
  401d3c:	br	x17

0000000000401d40 <gettext@plt>:
  401d40:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401d44:	ldr	x17, [x16, #552]
  401d48:	add	x16, x16, #0x228
  401d4c:	br	x17

0000000000401d50 <ctf_import@plt>:
  401d50:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401d54:	ldr	x17, [x16, #560]
  401d58:	add	x16, x16, #0x230
  401d5c:	br	x17

0000000000401d60 <fprintf@plt>:
  401d60:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401d64:	ldr	x17, [x16, #568]
  401d68:	add	x16, x16, #0x238
  401d6c:	br	x17

0000000000401d70 <setlocale@plt>:
  401d70:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401d74:	ldr	x17, [x16, #576]
  401d78:	add	x16, x16, #0x240
  401d7c:	br	x17

0000000000401d80 <ferror@plt>:
  401d80:	adrp	x16, 4c6000 <mbrtowc@GLIBC_2.17>
  401d84:	ldr	x17, [x16, #584]
  401d88:	add	x16, x16, #0x248
  401d8c:	br	x17

Disassembly of section .text:

0000000000401d90 <error@@Base-0x6d144>:
  401d90:	mov	x29, #0x0                   	// #0
  401d94:	mov	x30, #0x0                   	// #0
  401d98:	mov	x5, x0
  401d9c:	ldr	x1, [sp]
  401da0:	add	x2, sp, #0x8
  401da4:	mov	x6, sp
  401da8:	movz	x0, #0x0, lsl #48
  401dac:	movk	x0, #0x0, lsl #32
  401db0:	movk	x0, #0x44, lsl #16
  401db4:	movk	x0, #0x7218
  401db8:	movz	x3, #0x0, lsl #48
  401dbc:	movk	x3, #0x0, lsl #32
  401dc0:	movk	x3, #0x47, lsl #16
  401dc4:	movk	x3, #0x4888
  401dc8:	movz	x4, #0x0, lsl #48
  401dcc:	movk	x4, #0x0, lsl #32
  401dd0:	movk	x4, #0x47, lsl #16
  401dd4:	movk	x4, #0x4908
  401dd8:	bl	401ab0 <__libc_start_main@plt>
  401ddc:	bl	401b80 <abort@plt>
  401de0:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  401de4:	ldr	x0, [x0, #4048]
  401de8:	cbz	x0, 401df0 <ferror@plt+0x70>
  401dec:	b	401b60 <__gmon_start__@plt>
  401df0:	ret
  401df4:	nop
  401df8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  401dfc:	add	x0, x0, #0x6f0
  401e00:	adrp	x1, 4c8000 <warn@@Base+0x5902c>
  401e04:	add	x1, x1, #0x6f0
  401e08:	cmp	x1, x0
  401e0c:	b.eq	401e24 <ferror@plt+0xa4>  // b.none
  401e10:	adrp	x1, 474000 <warn@@Base+0x502c>
  401e14:	ldr	x1, [x1, #2360]
  401e18:	cbz	x1, 401e24 <ferror@plt+0xa4>
  401e1c:	mov	x16, x1
  401e20:	br	x16
  401e24:	ret
  401e28:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  401e2c:	add	x0, x0, #0x6f0
  401e30:	adrp	x1, 4c8000 <warn@@Base+0x5902c>
  401e34:	add	x1, x1, #0x6f0
  401e38:	sub	x1, x1, x0
  401e3c:	lsr	x2, x1, #63
  401e40:	add	x1, x2, x1, asr #3
  401e44:	cmp	xzr, x1, asr #1
  401e48:	asr	x1, x1, #1
  401e4c:	b.eq	401e64 <ferror@plt+0xe4>  // b.none
  401e50:	adrp	x2, 474000 <warn@@Base+0x502c>
  401e54:	ldr	x2, [x2, #2368]
  401e58:	cbz	x2, 401e64 <ferror@plt+0xe4>
  401e5c:	mov	x16, x2
  401e60:	br	x16
  401e64:	ret
  401e68:	stp	x29, x30, [sp, #-32]!
  401e6c:	mov	x29, sp
  401e70:	str	x19, [sp, #16]
  401e74:	adrp	x19, 4c8000 <warn@@Base+0x5902c>
  401e78:	ldrb	w0, [x19, #1808]
  401e7c:	cbnz	w0, 401e8c <ferror@plt+0x10c>
  401e80:	bl	401df8 <ferror@plt+0x78>
  401e84:	mov	w0, #0x1                   	// #1
  401e88:	strb	w0, [x19, #1808]
  401e8c:	ldr	x19, [sp, #16]
  401e90:	ldp	x29, x30, [sp], #32
  401e94:	ret
  401e98:	b	401e28 <ferror@plt+0xa8>
  401e9c:	stp	x29, x30, [sp, #-32]!
  401ea0:	mov	x29, sp
  401ea4:	str	w0, [sp, #28]
  401ea8:	ldr	w0, [sp, #28]
  401eac:	and	w0, w0, #0x1
  401eb0:	cmp	w0, #0x0
  401eb4:	b.eq	401ecc <ferror@plt+0x14c>  // b.none
  401eb8:	adrp	x0, 474000 <warn@@Base+0x502c>
  401ebc:	add	x0, x0, #0x9a8
  401ec0:	bl	401d40 <gettext@plt>
  401ec4:	bl	46eed4 <error@@Base>
  401ec8:	b	401eec <ferror@plt+0x16c>
  401ecc:	ldr	w0, [sp, #28]
  401ed0:	and	w0, w0, #0x2
  401ed4:	cmp	w0, #0x0
  401ed8:	b.eq	401eec <ferror@plt+0x16c>  // b.none
  401edc:	adrp	x0, 474000 <warn@@Base+0x502c>
  401ee0:	add	x0, x0, #0x9c0
  401ee4:	bl	401d40 <gettext@plt>
  401ee8:	bl	46eed4 <error@@Base>
  401eec:	nop
  401ef0:	ldp	x29, x30, [sp], #32
  401ef4:	ret
  401ef8:	sub	sp, sp, #0x10
  401efc:	str	x0, [sp, #8]
  401f00:	ldr	x0, [sp, #8]
  401f04:	add	x0, x0, #0x0
  401f08:	cmp	x0, #0x408
  401f0c:	b.hi	402860 <ferror@plt+0xae0>  // b.pmore
  401f10:	cmp	w0, #0x408
  401f14:	b.hi	402860 <ferror@plt+0xae0>  // b.pmore
  401f18:	adrp	x1, 476000 <warn@@Base+0x702c>
  401f1c:	add	x1, x1, #0x264
  401f20:	ldr	w0, [x1, w0, uxtw #2]
  401f24:	adr	x1, 401f30 <ferror@plt+0x1b0>
  401f28:	add	x0, x1, w0, sxtw #2
  401f2c:	br	x0
  401f30:	adrp	x0, 474000 <warn@@Base+0x502c>
  401f34:	add	x0, x0, #0x9d8
  401f38:	b	402864 <ferror@plt+0xae4>
  401f3c:	adrp	x0, 474000 <warn@@Base+0x502c>
  401f40:	add	x0, x0, #0x9e8
  401f44:	b	402864 <ferror@plt+0xae4>
  401f48:	adrp	x0, 474000 <warn@@Base+0x502c>
  401f4c:	add	x0, x0, #0xa00
  401f50:	b	402864 <ferror@plt+0xae4>
  401f54:	adrp	x0, 474000 <warn@@Base+0x502c>
  401f58:	add	x0, x0, #0xa18
  401f5c:	b	402864 <ferror@plt+0xae4>
  401f60:	adrp	x0, 474000 <warn@@Base+0x502c>
  401f64:	add	x0, x0, #0xa30
  401f68:	b	402864 <ferror@plt+0xae4>
  401f6c:	adrp	x0, 474000 <warn@@Base+0x502c>
  401f70:	add	x0, x0, #0xa48
  401f74:	b	402864 <ferror@plt+0xae4>
  401f78:	adrp	x0, 474000 <warn@@Base+0x502c>
  401f7c:	add	x0, x0, #0xa68
  401f80:	b	402864 <ferror@plt+0xae4>
  401f84:	adrp	x0, 474000 <warn@@Base+0x502c>
  401f88:	add	x0, x0, #0xa88
  401f8c:	b	402864 <ferror@plt+0xae4>
  401f90:	adrp	x0, 474000 <warn@@Base+0x502c>
  401f94:	add	x0, x0, #0xaa8
  401f98:	b	402864 <ferror@plt+0xae4>
  401f9c:	adrp	x0, 474000 <warn@@Base+0x502c>
  401fa0:	add	x0, x0, #0xac8
  401fa4:	b	402864 <ferror@plt+0xae4>
  401fa8:	adrp	x0, 474000 <warn@@Base+0x502c>
  401fac:	add	x0, x0, #0xae8
  401fb0:	b	402864 <ferror@plt+0xae4>
  401fb4:	adrp	x0, 474000 <warn@@Base+0x502c>
  401fb8:	add	x0, x0, #0xb08
  401fbc:	b	402864 <ferror@plt+0xae4>
  401fc0:	adrp	x0, 474000 <warn@@Base+0x502c>
  401fc4:	add	x0, x0, #0xb28
  401fc8:	b	402864 <ferror@plt+0xae4>
  401fcc:	adrp	x0, 474000 <warn@@Base+0x502c>
  401fd0:	add	x0, x0, #0xb48
  401fd4:	b	402864 <ferror@plt+0xae4>
  401fd8:	adrp	x0, 474000 <warn@@Base+0x502c>
  401fdc:	add	x0, x0, #0xb68
  401fe0:	b	402864 <ferror@plt+0xae4>
  401fe4:	adrp	x0, 474000 <warn@@Base+0x502c>
  401fe8:	add	x0, x0, #0xb90
  401fec:	b	402864 <ferror@plt+0xae4>
  401ff0:	adrp	x0, 474000 <warn@@Base+0x502c>
  401ff4:	add	x0, x0, #0xbb8
  401ff8:	b	402864 <ferror@plt+0xae4>
  401ffc:	adrp	x0, 474000 <warn@@Base+0x502c>
  402000:	add	x0, x0, #0xbe0
  402004:	b	402864 <ferror@plt+0xae4>
  402008:	adrp	x0, 474000 <warn@@Base+0x502c>
  40200c:	add	x0, x0, #0xc08
  402010:	b	402864 <ferror@plt+0xae4>
  402014:	adrp	x0, 474000 <warn@@Base+0x502c>
  402018:	add	x0, x0, #0xc20
  40201c:	b	402864 <ferror@plt+0xae4>
  402020:	adrp	x0, 474000 <warn@@Base+0x502c>
  402024:	add	x0, x0, #0xc38
  402028:	b	402864 <ferror@plt+0xae4>
  40202c:	adrp	x0, 474000 <warn@@Base+0x502c>
  402030:	add	x0, x0, #0xc50
  402034:	b	402864 <ferror@plt+0xae4>
  402038:	adrp	x0, 474000 <warn@@Base+0x502c>
  40203c:	add	x0, x0, #0xc68
  402040:	b	402864 <ferror@plt+0xae4>
  402044:	adrp	x0, 474000 <warn@@Base+0x502c>
  402048:	add	x0, x0, #0xc88
  40204c:	b	402864 <ferror@plt+0xae4>
  402050:	adrp	x0, 474000 <warn@@Base+0x502c>
  402054:	add	x0, x0, #0xca8
  402058:	b	402864 <ferror@plt+0xae4>
  40205c:	adrp	x0, 474000 <warn@@Base+0x502c>
  402060:	add	x0, x0, #0xcc8
  402064:	b	402864 <ferror@plt+0xae4>
  402068:	adrp	x0, 474000 <warn@@Base+0x502c>
  40206c:	add	x0, x0, #0xce8
  402070:	b	402864 <ferror@plt+0xae4>
  402074:	adrp	x0, 474000 <warn@@Base+0x502c>
  402078:	add	x0, x0, #0xd08
  40207c:	b	402864 <ferror@plt+0xae4>
  402080:	adrp	x0, 474000 <warn@@Base+0x502c>
  402084:	add	x0, x0, #0xd28
  402088:	b	402864 <ferror@plt+0xae4>
  40208c:	adrp	x0, 474000 <warn@@Base+0x502c>
  402090:	add	x0, x0, #0xd48
  402094:	b	402864 <ferror@plt+0xae4>
  402098:	adrp	x0, 474000 <warn@@Base+0x502c>
  40209c:	add	x0, x0, #0xd68
  4020a0:	b	402864 <ferror@plt+0xae4>
  4020a4:	adrp	x0, 474000 <warn@@Base+0x502c>
  4020a8:	add	x0, x0, #0xd88
  4020ac:	b	402864 <ferror@plt+0xae4>
  4020b0:	adrp	x0, 474000 <warn@@Base+0x502c>
  4020b4:	add	x0, x0, #0xda8
  4020b8:	b	402864 <ferror@plt+0xae4>
  4020bc:	adrp	x0, 474000 <warn@@Base+0x502c>
  4020c0:	add	x0, x0, #0xdc8
  4020c4:	b	402864 <ferror@plt+0xae4>
  4020c8:	adrp	x0, 474000 <warn@@Base+0x502c>
  4020cc:	add	x0, x0, #0xde8
  4020d0:	b	402864 <ferror@plt+0xae4>
  4020d4:	adrp	x0, 474000 <warn@@Base+0x502c>
  4020d8:	add	x0, x0, #0xe08
  4020dc:	b	402864 <ferror@plt+0xae4>
  4020e0:	adrp	x0, 474000 <warn@@Base+0x502c>
  4020e4:	add	x0, x0, #0xe30
  4020e8:	b	402864 <ferror@plt+0xae4>
  4020ec:	adrp	x0, 474000 <warn@@Base+0x502c>
  4020f0:	add	x0, x0, #0xe58
  4020f4:	b	402864 <ferror@plt+0xae4>
  4020f8:	adrp	x0, 474000 <warn@@Base+0x502c>
  4020fc:	add	x0, x0, #0xe80
  402100:	b	402864 <ferror@plt+0xae4>
  402104:	adrp	x0, 474000 <warn@@Base+0x502c>
  402108:	add	x0, x0, #0xea8
  40210c:	b	402864 <ferror@plt+0xae4>
  402110:	adrp	x0, 474000 <warn@@Base+0x502c>
  402114:	add	x0, x0, #0xed0
  402118:	b	402864 <ferror@plt+0xae4>
  40211c:	adrp	x0, 474000 <warn@@Base+0x502c>
  402120:	add	x0, x0, #0xef8
  402124:	b	402864 <ferror@plt+0xae4>
  402128:	adrp	x0, 474000 <warn@@Base+0x502c>
  40212c:	add	x0, x0, #0xf20
  402130:	b	402864 <ferror@plt+0xae4>
  402134:	adrp	x0, 474000 <warn@@Base+0x502c>
  402138:	add	x0, x0, #0xf50
  40213c:	b	402864 <ferror@plt+0xae4>
  402140:	adrp	x0, 474000 <warn@@Base+0x502c>
  402144:	add	x0, x0, #0xf78
  402148:	b	402864 <ferror@plt+0xae4>
  40214c:	adrp	x0, 474000 <warn@@Base+0x502c>
  402150:	add	x0, x0, #0xfa0
  402154:	b	402864 <ferror@plt+0xae4>
  402158:	adrp	x0, 474000 <warn@@Base+0x502c>
  40215c:	add	x0, x0, #0xfc8
  402160:	b	402864 <ferror@plt+0xae4>
  402164:	adrp	x0, 474000 <warn@@Base+0x502c>
  402168:	add	x0, x0, #0xff0
  40216c:	b	402864 <ferror@plt+0xae4>
  402170:	adrp	x0, 475000 <warn@@Base+0x602c>
  402174:	add	x0, x0, #0x18
  402178:	b	402864 <ferror@plt+0xae4>
  40217c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402180:	add	x0, x0, #0x40
  402184:	b	402864 <ferror@plt+0xae4>
  402188:	adrp	x0, 475000 <warn@@Base+0x602c>
  40218c:	add	x0, x0, #0x68
  402190:	b	402864 <ferror@plt+0xae4>
  402194:	adrp	x0, 475000 <warn@@Base+0x602c>
  402198:	add	x0, x0, #0x90
  40219c:	b	402864 <ferror@plt+0xae4>
  4021a0:	adrp	x0, 475000 <warn@@Base+0x602c>
  4021a4:	add	x0, x0, #0xb8
  4021a8:	b	402864 <ferror@plt+0xae4>
  4021ac:	adrp	x0, 475000 <warn@@Base+0x602c>
  4021b0:	add	x0, x0, #0xe0
  4021b4:	b	402864 <ferror@plt+0xae4>
  4021b8:	adrp	x0, 475000 <warn@@Base+0x602c>
  4021bc:	add	x0, x0, #0x110
  4021c0:	b	402864 <ferror@plt+0xae4>
  4021c4:	adrp	x0, 475000 <warn@@Base+0x602c>
  4021c8:	add	x0, x0, #0x138
  4021cc:	b	402864 <ferror@plt+0xae4>
  4021d0:	adrp	x0, 475000 <warn@@Base+0x602c>
  4021d4:	add	x0, x0, #0x168
  4021d8:	b	402864 <ferror@plt+0xae4>
  4021dc:	adrp	x0, 475000 <warn@@Base+0x602c>
  4021e0:	add	x0, x0, #0x190
  4021e4:	b	402864 <ferror@plt+0xae4>
  4021e8:	adrp	x0, 475000 <warn@@Base+0x602c>
  4021ec:	add	x0, x0, #0x1c0
  4021f0:	b	402864 <ferror@plt+0xae4>
  4021f4:	adrp	x0, 475000 <warn@@Base+0x602c>
  4021f8:	add	x0, x0, #0x1e0
  4021fc:	b	402864 <ferror@plt+0xae4>
  402200:	adrp	x0, 475000 <warn@@Base+0x602c>
  402204:	add	x0, x0, #0x208
  402208:	b	402864 <ferror@plt+0xae4>
  40220c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402210:	add	x0, x0, #0x230
  402214:	b	402864 <ferror@plt+0xae4>
  402218:	adrp	x0, 475000 <warn@@Base+0x602c>
  40221c:	add	x0, x0, #0x258
  402220:	b	402864 <ferror@plt+0xae4>
  402224:	adrp	x0, 475000 <warn@@Base+0x602c>
  402228:	add	x0, x0, #0x280
  40222c:	b	402864 <ferror@plt+0xae4>
  402230:	adrp	x0, 475000 <warn@@Base+0x602c>
  402234:	add	x0, x0, #0x2a0
  402238:	b	402864 <ferror@plt+0xae4>
  40223c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402240:	add	x0, x0, #0x2b8
  402244:	b	402864 <ferror@plt+0xae4>
  402248:	adrp	x0, 475000 <warn@@Base+0x602c>
  40224c:	add	x0, x0, #0x2d0
  402250:	b	402864 <ferror@plt+0xae4>
  402254:	adrp	x0, 475000 <warn@@Base+0x602c>
  402258:	add	x0, x0, #0x2e8
  40225c:	b	402864 <ferror@plt+0xae4>
  402260:	adrp	x0, 475000 <warn@@Base+0x602c>
  402264:	add	x0, x0, #0x300
  402268:	b	402864 <ferror@plt+0xae4>
  40226c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402270:	add	x0, x0, #0x320
  402274:	b	402864 <ferror@plt+0xae4>
  402278:	adrp	x0, 475000 <warn@@Base+0x602c>
  40227c:	add	x0, x0, #0x340
  402280:	b	402864 <ferror@plt+0xae4>
  402284:	adrp	x0, 475000 <warn@@Base+0x602c>
  402288:	add	x0, x0, #0x358
  40228c:	b	402864 <ferror@plt+0xae4>
  402290:	adrp	x0, 475000 <warn@@Base+0x602c>
  402294:	add	x0, x0, #0x370
  402298:	b	402864 <ferror@plt+0xae4>
  40229c:	adrp	x0, 475000 <warn@@Base+0x602c>
  4022a0:	add	x0, x0, #0x388
  4022a4:	b	402864 <ferror@plt+0xae4>
  4022a8:	adrp	x0, 475000 <warn@@Base+0x602c>
  4022ac:	add	x0, x0, #0x398
  4022b0:	b	402864 <ferror@plt+0xae4>
  4022b4:	adrp	x0, 475000 <warn@@Base+0x602c>
  4022b8:	add	x0, x0, #0x3a8
  4022bc:	b	402864 <ferror@plt+0xae4>
  4022c0:	adrp	x0, 475000 <warn@@Base+0x602c>
  4022c4:	add	x0, x0, #0x3b8
  4022c8:	b	402864 <ferror@plt+0xae4>
  4022cc:	adrp	x0, 475000 <warn@@Base+0x602c>
  4022d0:	add	x0, x0, #0x3c8
  4022d4:	b	402864 <ferror@plt+0xae4>
  4022d8:	adrp	x0, 475000 <warn@@Base+0x602c>
  4022dc:	add	x0, x0, #0x3e0
  4022e0:	b	402864 <ferror@plt+0xae4>
  4022e4:	adrp	x0, 475000 <warn@@Base+0x602c>
  4022e8:	add	x0, x0, #0x3f8
  4022ec:	b	402864 <ferror@plt+0xae4>
  4022f0:	adrp	x0, 475000 <warn@@Base+0x602c>
  4022f4:	add	x0, x0, #0x410
  4022f8:	b	402864 <ferror@plt+0xae4>
  4022fc:	adrp	x0, 475000 <warn@@Base+0x602c>
  402300:	add	x0, x0, #0x428
  402304:	b	402864 <ferror@plt+0xae4>
  402308:	adrp	x0, 475000 <warn@@Base+0x602c>
  40230c:	add	x0, x0, #0x448
  402310:	b	402864 <ferror@plt+0xae4>
  402314:	adrp	x0, 475000 <warn@@Base+0x602c>
  402318:	add	x0, x0, #0x460
  40231c:	b	402864 <ferror@plt+0xae4>
  402320:	adrp	x0, 475000 <warn@@Base+0x602c>
  402324:	add	x0, x0, #0x480
  402328:	b	402864 <ferror@plt+0xae4>
  40232c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402330:	add	x0, x0, #0x498
  402334:	b	402864 <ferror@plt+0xae4>
  402338:	adrp	x0, 475000 <warn@@Base+0x602c>
  40233c:	add	x0, x0, #0x4b8
  402340:	b	402864 <ferror@plt+0xae4>
  402344:	adrp	x0, 475000 <warn@@Base+0x602c>
  402348:	add	x0, x0, #0x4d0
  40234c:	b	402864 <ferror@plt+0xae4>
  402350:	adrp	x0, 475000 <warn@@Base+0x602c>
  402354:	add	x0, x0, #0x4e8
  402358:	b	402864 <ferror@plt+0xae4>
  40235c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402360:	add	x0, x0, #0x500
  402364:	b	402864 <ferror@plt+0xae4>
  402368:	adrp	x0, 475000 <warn@@Base+0x602c>
  40236c:	add	x0, x0, #0x518
  402370:	b	402864 <ferror@plt+0xae4>
  402374:	adrp	x0, 475000 <warn@@Base+0x602c>
  402378:	add	x0, x0, #0x530
  40237c:	b	402864 <ferror@plt+0xae4>
  402380:	adrp	x0, 475000 <warn@@Base+0x602c>
  402384:	add	x0, x0, #0x548
  402388:	b	402864 <ferror@plt+0xae4>
  40238c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402390:	add	x0, x0, #0x568
  402394:	b	402864 <ferror@plt+0xae4>
  402398:	adrp	x0, 475000 <warn@@Base+0x602c>
  40239c:	add	x0, x0, #0x588
  4023a0:	b	402864 <ferror@plt+0xae4>
  4023a4:	adrp	x0, 475000 <warn@@Base+0x602c>
  4023a8:	add	x0, x0, #0x5a8
  4023ac:	b	402864 <ferror@plt+0xae4>
  4023b0:	adrp	x0, 475000 <warn@@Base+0x602c>
  4023b4:	add	x0, x0, #0x5c8
  4023b8:	b	402864 <ferror@plt+0xae4>
  4023bc:	adrp	x0, 475000 <warn@@Base+0x602c>
  4023c0:	add	x0, x0, #0x5e0
  4023c4:	b	402864 <ferror@plt+0xae4>
  4023c8:	adrp	x0, 475000 <warn@@Base+0x602c>
  4023cc:	add	x0, x0, #0x5f8
  4023d0:	b	402864 <ferror@plt+0xae4>
  4023d4:	adrp	x0, 475000 <warn@@Base+0x602c>
  4023d8:	add	x0, x0, #0x610
  4023dc:	b	402864 <ferror@plt+0xae4>
  4023e0:	adrp	x0, 475000 <warn@@Base+0x602c>
  4023e4:	add	x0, x0, #0x628
  4023e8:	b	402864 <ferror@plt+0xae4>
  4023ec:	adrp	x0, 475000 <warn@@Base+0x602c>
  4023f0:	add	x0, x0, #0x648
  4023f4:	b	402864 <ferror@plt+0xae4>
  4023f8:	adrp	x0, 475000 <warn@@Base+0x602c>
  4023fc:	add	x0, x0, #0x668
  402400:	b	402864 <ferror@plt+0xae4>
  402404:	adrp	x0, 475000 <warn@@Base+0x602c>
  402408:	add	x0, x0, #0x688
  40240c:	b	402864 <ferror@plt+0xae4>
  402410:	adrp	x0, 475000 <warn@@Base+0x602c>
  402414:	add	x0, x0, #0x6a0
  402418:	b	402864 <ferror@plt+0xae4>
  40241c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402420:	add	x0, x0, #0x6c0
  402424:	b	402864 <ferror@plt+0xae4>
  402428:	adrp	x0, 475000 <warn@@Base+0x602c>
  40242c:	add	x0, x0, #0x6d8
  402430:	b	402864 <ferror@plt+0xae4>
  402434:	adrp	x0, 475000 <warn@@Base+0x602c>
  402438:	add	x0, x0, #0x6f8
  40243c:	b	402864 <ferror@plt+0xae4>
  402440:	adrp	x0, 475000 <warn@@Base+0x602c>
  402444:	add	x0, x0, #0x710
  402448:	b	402864 <ferror@plt+0xae4>
  40244c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402450:	add	x0, x0, #0x730
  402454:	b	402864 <ferror@plt+0xae4>
  402458:	adrp	x0, 475000 <warn@@Base+0x602c>
  40245c:	add	x0, x0, #0x748
  402460:	b	402864 <ferror@plt+0xae4>
  402464:	adrp	x0, 475000 <warn@@Base+0x602c>
  402468:	add	x0, x0, #0x768
  40246c:	b	402864 <ferror@plt+0xae4>
  402470:	adrp	x0, 475000 <warn@@Base+0x602c>
  402474:	add	x0, x0, #0x788
  402478:	b	402864 <ferror@plt+0xae4>
  40247c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402480:	add	x0, x0, #0x7a8
  402484:	b	402864 <ferror@plt+0xae4>
  402488:	adrp	x0, 475000 <warn@@Base+0x602c>
  40248c:	add	x0, x0, #0x7c8
  402490:	b	402864 <ferror@plt+0xae4>
  402494:	adrp	x0, 475000 <warn@@Base+0x602c>
  402498:	add	x0, x0, #0x7e8
  40249c:	b	402864 <ferror@plt+0xae4>
  4024a0:	adrp	x0, 475000 <warn@@Base+0x602c>
  4024a4:	add	x0, x0, #0x808
  4024a8:	b	402864 <ferror@plt+0xae4>
  4024ac:	adrp	x0, 475000 <warn@@Base+0x602c>
  4024b0:	add	x0, x0, #0x828
  4024b4:	b	402864 <ferror@plt+0xae4>
  4024b8:	adrp	x0, 475000 <warn@@Base+0x602c>
  4024bc:	add	x0, x0, #0x848
  4024c0:	b	402864 <ferror@plt+0xae4>
  4024c4:	adrp	x0, 475000 <warn@@Base+0x602c>
  4024c8:	add	x0, x0, #0x860
  4024cc:	b	402864 <ferror@plt+0xae4>
  4024d0:	adrp	x0, 475000 <warn@@Base+0x602c>
  4024d4:	add	x0, x0, #0x878
  4024d8:	b	402864 <ferror@plt+0xae4>
  4024dc:	adrp	x0, 475000 <warn@@Base+0x602c>
  4024e0:	add	x0, x0, #0x890
  4024e4:	b	402864 <ferror@plt+0xae4>
  4024e8:	adrp	x0, 475000 <warn@@Base+0x602c>
  4024ec:	add	x0, x0, #0x8b0
  4024f0:	b	402864 <ferror@plt+0xae4>
  4024f4:	adrp	x0, 475000 <warn@@Base+0x602c>
  4024f8:	add	x0, x0, #0x8c8
  4024fc:	b	402864 <ferror@plt+0xae4>
  402500:	adrp	x0, 475000 <warn@@Base+0x602c>
  402504:	add	x0, x0, #0x8e8
  402508:	b	402864 <ferror@plt+0xae4>
  40250c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402510:	add	x0, x0, #0x908
  402514:	b	402864 <ferror@plt+0xae4>
  402518:	adrp	x0, 475000 <warn@@Base+0x602c>
  40251c:	add	x0, x0, #0x928
  402520:	b	402864 <ferror@plt+0xae4>
  402524:	adrp	x0, 475000 <warn@@Base+0x602c>
  402528:	add	x0, x0, #0x948
  40252c:	b	402864 <ferror@plt+0xae4>
  402530:	adrp	x0, 475000 <warn@@Base+0x602c>
  402534:	add	x0, x0, #0x968
  402538:	b	402864 <ferror@plt+0xae4>
  40253c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402540:	add	x0, x0, #0x980
  402544:	b	402864 <ferror@plt+0xae4>
  402548:	adrp	x0, 475000 <warn@@Base+0x602c>
  40254c:	add	x0, x0, #0x9a0
  402550:	b	402864 <ferror@plt+0xae4>
  402554:	adrp	x0, 475000 <warn@@Base+0x602c>
  402558:	add	x0, x0, #0x9c0
  40255c:	b	402864 <ferror@plt+0xae4>
  402560:	adrp	x0, 475000 <warn@@Base+0x602c>
  402564:	add	x0, x0, #0x9e0
  402568:	b	402864 <ferror@plt+0xae4>
  40256c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402570:	add	x0, x0, #0xa00
  402574:	b	402864 <ferror@plt+0xae4>
  402578:	adrp	x0, 475000 <warn@@Base+0x602c>
  40257c:	add	x0, x0, #0xa18
  402580:	b	402864 <ferror@plt+0xae4>
  402584:	adrp	x0, 475000 <warn@@Base+0x602c>
  402588:	add	x0, x0, #0xa38
  40258c:	b	402864 <ferror@plt+0xae4>
  402590:	adrp	x0, 475000 <warn@@Base+0x602c>
  402594:	add	x0, x0, #0xa58
  402598:	b	402864 <ferror@plt+0xae4>
  40259c:	adrp	x0, 475000 <warn@@Base+0x602c>
  4025a0:	add	x0, x0, #0xa78
  4025a4:	b	402864 <ferror@plt+0xae4>
  4025a8:	adrp	x0, 475000 <warn@@Base+0x602c>
  4025ac:	add	x0, x0, #0xa98
  4025b0:	b	402864 <ferror@plt+0xae4>
  4025b4:	adrp	x0, 475000 <warn@@Base+0x602c>
  4025b8:	add	x0, x0, #0xac0
  4025bc:	b	402864 <ferror@plt+0xae4>
  4025c0:	adrp	x0, 475000 <warn@@Base+0x602c>
  4025c4:	add	x0, x0, #0xae0
  4025c8:	b	402864 <ferror@plt+0xae4>
  4025cc:	adrp	x0, 475000 <warn@@Base+0x602c>
  4025d0:	add	x0, x0, #0xb08
  4025d4:	b	402864 <ferror@plt+0xae4>
  4025d8:	adrp	x0, 475000 <warn@@Base+0x602c>
  4025dc:	add	x0, x0, #0xb28
  4025e0:	b	402864 <ferror@plt+0xae4>
  4025e4:	adrp	x0, 475000 <warn@@Base+0x602c>
  4025e8:	add	x0, x0, #0xb48
  4025ec:	b	402864 <ferror@plt+0xae4>
  4025f0:	adrp	x0, 475000 <warn@@Base+0x602c>
  4025f4:	add	x0, x0, #0xb70
  4025f8:	b	402864 <ferror@plt+0xae4>
  4025fc:	adrp	x0, 475000 <warn@@Base+0x602c>
  402600:	add	x0, x0, #0xb98
  402604:	b	402864 <ferror@plt+0xae4>
  402608:	adrp	x0, 475000 <warn@@Base+0x602c>
  40260c:	add	x0, x0, #0xbc0
  402610:	b	402864 <ferror@plt+0xae4>
  402614:	adrp	x0, 475000 <warn@@Base+0x602c>
  402618:	add	x0, x0, #0xbe8
  40261c:	b	402864 <ferror@plt+0xae4>
  402620:	adrp	x0, 475000 <warn@@Base+0x602c>
  402624:	add	x0, x0, #0xc10
  402628:	b	402864 <ferror@plt+0xae4>
  40262c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402630:	add	x0, x0, #0xc38
  402634:	b	402864 <ferror@plt+0xae4>
  402638:	adrp	x0, 475000 <warn@@Base+0x602c>
  40263c:	add	x0, x0, #0xc60
  402640:	b	402864 <ferror@plt+0xae4>
  402644:	adrp	x0, 475000 <warn@@Base+0x602c>
  402648:	add	x0, x0, #0xc88
  40264c:	b	402864 <ferror@plt+0xae4>
  402650:	adrp	x0, 475000 <warn@@Base+0x602c>
  402654:	add	x0, x0, #0xcb0
  402658:	b	402864 <ferror@plt+0xae4>
  40265c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402660:	add	x0, x0, #0xcd8
  402664:	b	402864 <ferror@plt+0xae4>
  402668:	adrp	x0, 475000 <warn@@Base+0x602c>
  40266c:	add	x0, x0, #0xd00
  402670:	b	402864 <ferror@plt+0xae4>
  402674:	adrp	x0, 475000 <warn@@Base+0x602c>
  402678:	add	x0, x0, #0xd28
  40267c:	b	402864 <ferror@plt+0xae4>
  402680:	adrp	x0, 475000 <warn@@Base+0x602c>
  402684:	add	x0, x0, #0xd50
  402688:	b	402864 <ferror@plt+0xae4>
  40268c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402690:	add	x0, x0, #0xd78
  402694:	b	402864 <ferror@plt+0xae4>
  402698:	adrp	x0, 475000 <warn@@Base+0x602c>
  40269c:	add	x0, x0, #0xd98
  4026a0:	b	402864 <ferror@plt+0xae4>
  4026a4:	adrp	x0, 475000 <warn@@Base+0x602c>
  4026a8:	add	x0, x0, #0xdb8
  4026ac:	b	402864 <ferror@plt+0xae4>
  4026b0:	adrp	x0, 475000 <warn@@Base+0x602c>
  4026b4:	add	x0, x0, #0xde0
  4026b8:	b	402864 <ferror@plt+0xae4>
  4026bc:	adrp	x0, 475000 <warn@@Base+0x602c>
  4026c0:	add	x0, x0, #0xe00
  4026c4:	b	402864 <ferror@plt+0xae4>
  4026c8:	adrp	x0, 475000 <warn@@Base+0x602c>
  4026cc:	add	x0, x0, #0xe28
  4026d0:	b	402864 <ferror@plt+0xae4>
  4026d4:	adrp	x0, 475000 <warn@@Base+0x602c>
  4026d8:	add	x0, x0, #0xe48
  4026dc:	b	402864 <ferror@plt+0xae4>
  4026e0:	adrp	x0, 475000 <warn@@Base+0x602c>
  4026e4:	add	x0, x0, #0xe68
  4026e8:	b	402864 <ferror@plt+0xae4>
  4026ec:	adrp	x0, 475000 <warn@@Base+0x602c>
  4026f0:	add	x0, x0, #0xe90
  4026f4:	b	402864 <ferror@plt+0xae4>
  4026f8:	adrp	x0, 475000 <warn@@Base+0x602c>
  4026fc:	add	x0, x0, #0xeb8
  402700:	b	402864 <ferror@plt+0xae4>
  402704:	adrp	x0, 475000 <warn@@Base+0x602c>
  402708:	add	x0, x0, #0xee0
  40270c:	b	402864 <ferror@plt+0xae4>
  402710:	adrp	x0, 475000 <warn@@Base+0x602c>
  402714:	add	x0, x0, #0xf08
  402718:	b	402864 <ferror@plt+0xae4>
  40271c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402720:	add	x0, x0, #0xf30
  402724:	b	402864 <ferror@plt+0xae4>
  402728:	adrp	x0, 475000 <warn@@Base+0x602c>
  40272c:	add	x0, x0, #0xf58
  402730:	b	402864 <ferror@plt+0xae4>
  402734:	adrp	x0, 475000 <warn@@Base+0x602c>
  402738:	add	x0, x0, #0xf80
  40273c:	b	402864 <ferror@plt+0xae4>
  402740:	adrp	x0, 475000 <warn@@Base+0x602c>
  402744:	add	x0, x0, #0xfa8
  402748:	b	402864 <ferror@plt+0xae4>
  40274c:	adrp	x0, 475000 <warn@@Base+0x602c>
  402750:	add	x0, x0, #0xfd0
  402754:	b	402864 <ferror@plt+0xae4>
  402758:	adrp	x0, 475000 <warn@@Base+0x602c>
  40275c:	add	x0, x0, #0xff0
  402760:	b	402864 <ferror@plt+0xae4>
  402764:	adrp	x0, 476000 <warn@@Base+0x702c>
  402768:	add	x0, x0, #0x10
  40276c:	b	402864 <ferror@plt+0xae4>
  402770:	adrp	x0, 476000 <warn@@Base+0x702c>
  402774:	add	x0, x0, #0x30
  402778:	b	402864 <ferror@plt+0xae4>
  40277c:	adrp	x0, 476000 <warn@@Base+0x702c>
  402780:	add	x0, x0, #0x50
  402784:	b	402864 <ferror@plt+0xae4>
  402788:	adrp	x0, 476000 <warn@@Base+0x702c>
  40278c:	add	x0, x0, #0x70
  402790:	b	402864 <ferror@plt+0xae4>
  402794:	adrp	x0, 476000 <warn@@Base+0x702c>
  402798:	add	x0, x0, #0x90
  40279c:	b	402864 <ferror@plt+0xae4>
  4027a0:	adrp	x0, 476000 <warn@@Base+0x702c>
  4027a4:	add	x0, x0, #0xb0
  4027a8:	b	402864 <ferror@plt+0xae4>
  4027ac:	adrp	x0, 476000 <warn@@Base+0x702c>
  4027b0:	add	x0, x0, #0xc8
  4027b4:	b	402864 <ferror@plt+0xae4>
  4027b8:	adrp	x0, 476000 <warn@@Base+0x702c>
  4027bc:	add	x0, x0, #0xe0
  4027c0:	b	402864 <ferror@plt+0xae4>
  4027c4:	adrp	x0, 476000 <warn@@Base+0x702c>
  4027c8:	add	x0, x0, #0xf8
  4027cc:	b	402864 <ferror@plt+0xae4>
  4027d0:	adrp	x0, 476000 <warn@@Base+0x702c>
  4027d4:	add	x0, x0, #0x120
  4027d8:	b	402864 <ferror@plt+0xae4>
  4027dc:	adrp	x0, 476000 <warn@@Base+0x702c>
  4027e0:	add	x0, x0, #0x148
  4027e4:	b	402864 <ferror@plt+0xae4>
  4027e8:	adrp	x0, 476000 <warn@@Base+0x702c>
  4027ec:	add	x0, x0, #0x170
  4027f0:	b	402864 <ferror@plt+0xae4>
  4027f4:	adrp	x0, 476000 <warn@@Base+0x702c>
  4027f8:	add	x0, x0, #0x198
  4027fc:	b	402864 <ferror@plt+0xae4>
  402800:	adrp	x0, 476000 <warn@@Base+0x702c>
  402804:	add	x0, x0, #0x1a8
  402808:	b	402864 <ferror@plt+0xae4>
  40280c:	adrp	x0, 476000 <warn@@Base+0x702c>
  402810:	add	x0, x0, #0x1c0
  402814:	b	402864 <ferror@plt+0xae4>
  402818:	adrp	x0, 476000 <warn@@Base+0x702c>
  40281c:	add	x0, x0, #0x1d8
  402820:	b	402864 <ferror@plt+0xae4>
  402824:	adrp	x0, 476000 <warn@@Base+0x702c>
  402828:	add	x0, x0, #0x1f0
  40282c:	b	402864 <ferror@plt+0xae4>
  402830:	adrp	x0, 476000 <warn@@Base+0x702c>
  402834:	add	x0, x0, #0x208
  402838:	b	402864 <ferror@plt+0xae4>
  40283c:	adrp	x0, 476000 <warn@@Base+0x702c>
  402840:	add	x0, x0, #0x220
  402844:	b	402864 <ferror@plt+0xae4>
  402848:	adrp	x0, 476000 <warn@@Base+0x702c>
  40284c:	add	x0, x0, #0x238
  402850:	b	402864 <ferror@plt+0xae4>
  402854:	adrp	x0, 476000 <warn@@Base+0x702c>
  402858:	add	x0, x0, #0x250
  40285c:	b	402864 <ferror@plt+0xae4>
  402860:	mov	x0, #0x0                   	// #0
  402864:	add	sp, sp, #0x10
  402868:	ret
  40286c:	sub	sp, sp, #0x10
  402870:	str	x0, [sp, #8]
  402874:	ldr	x0, [sp, #8]
  402878:	add	x0, x0, #0x0
  40287c:	cmp	x0, #0x29
  402880:	b.hi	402a30 <ferror@plt+0xcb0>  // b.pmore
  402884:	cmp	w0, #0x29
  402888:	b.hi	402a30 <ferror@plt+0xcb0>  // b.pmore
  40288c:	adrp	x1, 477000 <warn@@Base+0x802c>
  402890:	add	x1, x1, #0x4f8
  402894:	ldr	w0, [x1, w0, uxtw #2]
  402898:	adr	x1, 4028a4 <ferror@plt+0xb24>
  40289c:	add	x0, x1, w0, sxtw #2
  4028a0:	br	x0
  4028a4:	adrp	x0, 477000 <warn@@Base+0x802c>
  4028a8:	add	x0, x0, #0x288
  4028ac:	b	402a34 <ferror@plt+0xcb4>
  4028b0:	adrp	x0, 477000 <warn@@Base+0x802c>
  4028b4:	add	x0, x0, #0x298
  4028b8:	b	402a34 <ferror@plt+0xcb4>
  4028bc:	adrp	x0, 477000 <warn@@Base+0x802c>
  4028c0:	add	x0, x0, #0x2a8
  4028c4:	b	402a34 <ferror@plt+0xcb4>
  4028c8:	adrp	x0, 477000 <warn@@Base+0x802c>
  4028cc:	add	x0, x0, #0x2b8
  4028d0:	b	402a34 <ferror@plt+0xcb4>
  4028d4:	adrp	x0, 477000 <warn@@Base+0x802c>
  4028d8:	add	x0, x0, #0x2c8
  4028dc:	b	402a34 <ferror@plt+0xcb4>
  4028e0:	adrp	x0, 477000 <warn@@Base+0x802c>
  4028e4:	add	x0, x0, #0x2d8
  4028e8:	b	402a34 <ferror@plt+0xcb4>
  4028ec:	adrp	x0, 477000 <warn@@Base+0x802c>
  4028f0:	add	x0, x0, #0x2e8
  4028f4:	b	402a34 <ferror@plt+0xcb4>
  4028f8:	adrp	x0, 477000 <warn@@Base+0x802c>
  4028fc:	add	x0, x0, #0x2f8
  402900:	b	402a34 <ferror@plt+0xcb4>
  402904:	adrp	x0, 477000 <warn@@Base+0x802c>
  402908:	add	x0, x0, #0x308
  40290c:	b	402a34 <ferror@plt+0xcb4>
  402910:	adrp	x0, 477000 <warn@@Base+0x802c>
  402914:	add	x0, x0, #0x318
  402918:	b	402a34 <ferror@plt+0xcb4>
  40291c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402920:	add	x0, x0, #0x328
  402924:	b	402a34 <ferror@plt+0xcb4>
  402928:	adrp	x0, 477000 <warn@@Base+0x802c>
  40292c:	add	x0, x0, #0x338
  402930:	b	402a34 <ferror@plt+0xcb4>
  402934:	adrp	x0, 477000 <warn@@Base+0x802c>
  402938:	add	x0, x0, #0x348
  40293c:	b	402a34 <ferror@plt+0xcb4>
  402940:	adrp	x0, 477000 <warn@@Base+0x802c>
  402944:	add	x0, x0, #0x360
  402948:	b	402a34 <ferror@plt+0xcb4>
  40294c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402950:	add	x0, x0, #0x378
  402954:	b	402a34 <ferror@plt+0xcb4>
  402958:	adrp	x0, 477000 <warn@@Base+0x802c>
  40295c:	add	x0, x0, #0x388
  402960:	b	402a34 <ferror@plt+0xcb4>
  402964:	adrp	x0, 477000 <warn@@Base+0x802c>
  402968:	add	x0, x0, #0x398
  40296c:	b	402a34 <ferror@plt+0xcb4>
  402970:	adrp	x0, 477000 <warn@@Base+0x802c>
  402974:	add	x0, x0, #0x3b0
  402978:	b	402a34 <ferror@plt+0xcb4>
  40297c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402980:	add	x0, x0, #0x3c8
  402984:	b	402a34 <ferror@plt+0xcb4>
  402988:	adrp	x0, 477000 <warn@@Base+0x802c>
  40298c:	add	x0, x0, #0x3e0
  402990:	b	402a34 <ferror@plt+0xcb4>
  402994:	adrp	x0, 477000 <warn@@Base+0x802c>
  402998:	add	x0, x0, #0x3f0
  40299c:	b	402a34 <ferror@plt+0xcb4>
  4029a0:	adrp	x0, 477000 <warn@@Base+0x802c>
  4029a4:	add	x0, x0, #0x400
  4029a8:	b	402a34 <ferror@plt+0xcb4>
  4029ac:	adrp	x0, 477000 <warn@@Base+0x802c>
  4029b0:	add	x0, x0, #0x410
  4029b4:	b	402a34 <ferror@plt+0xcb4>
  4029b8:	adrp	x0, 477000 <warn@@Base+0x802c>
  4029bc:	add	x0, x0, #0x428
  4029c0:	b	402a34 <ferror@plt+0xcb4>
  4029c4:	adrp	x0, 477000 <warn@@Base+0x802c>
  4029c8:	add	x0, x0, #0x440
  4029cc:	b	402a34 <ferror@plt+0xcb4>
  4029d0:	adrp	x0, 477000 <warn@@Base+0x802c>
  4029d4:	add	x0, x0, #0x458
  4029d8:	b	402a34 <ferror@plt+0xcb4>
  4029dc:	adrp	x0, 477000 <warn@@Base+0x802c>
  4029e0:	add	x0, x0, #0x470
  4029e4:	b	402a34 <ferror@plt+0xcb4>
  4029e8:	adrp	x0, 477000 <warn@@Base+0x802c>
  4029ec:	add	x0, x0, #0x488
  4029f0:	b	402a34 <ferror@plt+0xcb4>
  4029f4:	adrp	x0, 477000 <warn@@Base+0x802c>
  4029f8:	add	x0, x0, #0x4a0
  4029fc:	b	402a34 <ferror@plt+0xcb4>
  402a00:	adrp	x0, 477000 <warn@@Base+0x802c>
  402a04:	add	x0, x0, #0x4b8
  402a08:	b	402a34 <ferror@plt+0xcb4>
  402a0c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402a10:	add	x0, x0, #0x4c8
  402a14:	b	402a34 <ferror@plt+0xcb4>
  402a18:	adrp	x0, 477000 <warn@@Base+0x802c>
  402a1c:	add	x0, x0, #0x4d8
  402a20:	b	402a34 <ferror@plt+0xcb4>
  402a24:	adrp	x0, 477000 <warn@@Base+0x802c>
  402a28:	add	x0, x0, #0x4e8
  402a2c:	b	402a34 <ferror@plt+0xcb4>
  402a30:	mov	x0, #0x0                   	// #0
  402a34:	add	sp, sp, #0x10
  402a38:	ret
  402a3c:	sub	sp, sp, #0x10
  402a40:	str	x0, [sp, #8]
  402a44:	ldr	x0, [sp, #8]
  402a48:	add	x0, x0, #0x0
  402a4c:	cmp	x0, #0x69
  402a50:	b.hi	402db0 <ferror@plt+0x1030>  // b.pmore
  402a54:	cmp	w0, #0x69
  402a58:	b.hi	402db0 <ferror@plt+0x1030>  // b.pmore
  402a5c:	adrp	x1, 477000 <warn@@Base+0x802c>
  402a60:	add	x1, x1, #0xa94
  402a64:	ldr	w0, [x1, w0, uxtw #2]
  402a68:	adr	x1, 402a74 <ferror@plt+0xcf4>
  402a6c:	add	x0, x1, w0, sxtw #2
  402a70:	br	x0
  402a74:	adrp	x0, 477000 <warn@@Base+0x802c>
  402a78:	add	x0, x0, #0x5a0
  402a7c:	b	402db4 <ferror@plt+0x1034>
  402a80:	adrp	x0, 477000 <warn@@Base+0x802c>
  402a84:	add	x0, x0, #0x5b0
  402a88:	b	402db4 <ferror@plt+0x1034>
  402a8c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402a90:	add	x0, x0, #0x5b8
  402a94:	b	402db4 <ferror@plt+0x1034>
  402a98:	adrp	x0, 477000 <warn@@Base+0x802c>
  402a9c:	add	x0, x0, #0x5c8
  402aa0:	b	402db4 <ferror@plt+0x1034>
  402aa4:	adrp	x0, 477000 <warn@@Base+0x802c>
  402aa8:	add	x0, x0, #0x5d8
  402aac:	b	402db4 <ferror@plt+0x1034>
  402ab0:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ab4:	add	x0, x0, #0x5e8
  402ab8:	b	402db4 <ferror@plt+0x1034>
  402abc:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ac0:	add	x0, x0, #0x5f8
  402ac4:	b	402db4 <ferror@plt+0x1034>
  402ac8:	adrp	x0, 477000 <warn@@Base+0x802c>
  402acc:	add	x0, x0, #0x608
  402ad0:	b	402db4 <ferror@plt+0x1034>
  402ad4:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ad8:	add	x0, x0, #0x618
  402adc:	b	402db4 <ferror@plt+0x1034>
  402ae0:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ae4:	add	x0, x0, #0x628
  402ae8:	b	402db4 <ferror@plt+0x1034>
  402aec:	adrp	x0, 477000 <warn@@Base+0x802c>
  402af0:	add	x0, x0, #0x638
  402af4:	b	402db4 <ferror@plt+0x1034>
  402af8:	adrp	x0, 477000 <warn@@Base+0x802c>
  402afc:	add	x0, x0, #0x648
  402b00:	b	402db4 <ferror@plt+0x1034>
  402b04:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b08:	add	x0, x0, #0x660
  402b0c:	b	402db4 <ferror@plt+0x1034>
  402b10:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b14:	add	x0, x0, #0x678
  402b18:	b	402db4 <ferror@plt+0x1034>
  402b1c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b20:	add	x0, x0, #0x690
  402b24:	b	402db4 <ferror@plt+0x1034>
  402b28:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b2c:	add	x0, x0, #0x6a8
  402b30:	b	402db4 <ferror@plt+0x1034>
  402b34:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b38:	add	x0, x0, #0x6b8
  402b3c:	b	402db4 <ferror@plt+0x1034>
  402b40:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b44:	add	x0, x0, #0x6c8
  402b48:	b	402db4 <ferror@plt+0x1034>
  402b4c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b50:	add	x0, x0, #0x6d8
  402b54:	b	402db4 <ferror@plt+0x1034>
  402b58:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b5c:	add	x0, x0, #0x6e8
  402b60:	b	402db4 <ferror@plt+0x1034>
  402b64:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b68:	add	x0, x0, #0x6f8
  402b6c:	b	402db4 <ferror@plt+0x1034>
  402b70:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b74:	add	x0, x0, #0x708
  402b78:	b	402db4 <ferror@plt+0x1034>
  402b7c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b80:	add	x0, x0, #0x718
  402b84:	b	402db4 <ferror@plt+0x1034>
  402b88:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b8c:	add	x0, x0, #0x728
  402b90:	b	402db4 <ferror@plt+0x1034>
  402b94:	adrp	x0, 477000 <warn@@Base+0x802c>
  402b98:	add	x0, x0, #0x730
  402b9c:	b	402db4 <ferror@plt+0x1034>
  402ba0:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ba4:	add	x0, x0, #0x740
  402ba8:	b	402db4 <ferror@plt+0x1034>
  402bac:	adrp	x0, 477000 <warn@@Base+0x802c>
  402bb0:	add	x0, x0, #0x750
  402bb4:	b	402db4 <ferror@plt+0x1034>
  402bb8:	adrp	x0, 477000 <warn@@Base+0x802c>
  402bbc:	add	x0, x0, #0x760
  402bc0:	b	402db4 <ferror@plt+0x1034>
  402bc4:	adrp	x0, 477000 <warn@@Base+0x802c>
  402bc8:	add	x0, x0, #0x778
  402bcc:	b	402db4 <ferror@plt+0x1034>
  402bd0:	adrp	x0, 477000 <warn@@Base+0x802c>
  402bd4:	add	x0, x0, #0x788
  402bd8:	b	402db4 <ferror@plt+0x1034>
  402bdc:	adrp	x0, 477000 <warn@@Base+0x802c>
  402be0:	add	x0, x0, #0x798
  402be4:	b	402db4 <ferror@plt+0x1034>
  402be8:	adrp	x0, 477000 <warn@@Base+0x802c>
  402bec:	add	x0, x0, #0x7a8
  402bf0:	b	402db4 <ferror@plt+0x1034>
  402bf4:	adrp	x0, 477000 <warn@@Base+0x802c>
  402bf8:	add	x0, x0, #0x7c0
  402bfc:	b	402db4 <ferror@plt+0x1034>
  402c00:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c04:	add	x0, x0, #0x7d8
  402c08:	b	402db4 <ferror@plt+0x1034>
  402c0c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c10:	add	x0, x0, #0x7e8
  402c14:	b	402db4 <ferror@plt+0x1034>
  402c18:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c1c:	add	x0, x0, #0x800
  402c20:	b	402db4 <ferror@plt+0x1034>
  402c24:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c28:	add	x0, x0, #0x818
  402c2c:	b	402db4 <ferror@plt+0x1034>
  402c30:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c34:	add	x0, x0, #0x830
  402c38:	b	402db4 <ferror@plt+0x1034>
  402c3c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c40:	add	x0, x0, #0x848
  402c44:	b	402db4 <ferror@plt+0x1034>
  402c48:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c4c:	add	x0, x0, #0x858
  402c50:	b	402db4 <ferror@plt+0x1034>
  402c54:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c58:	add	x0, x0, #0x868
  402c5c:	b	402db4 <ferror@plt+0x1034>
  402c60:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c64:	add	x0, x0, #0x878
  402c68:	b	402db4 <ferror@plt+0x1034>
  402c6c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c70:	add	x0, x0, #0x888
  402c74:	b	402db4 <ferror@plt+0x1034>
  402c78:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c7c:	add	x0, x0, #0x898
  402c80:	b	402db4 <ferror@plt+0x1034>
  402c84:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c88:	add	x0, x0, #0x8a8
  402c8c:	b	402db4 <ferror@plt+0x1034>
  402c90:	adrp	x0, 477000 <warn@@Base+0x802c>
  402c94:	add	x0, x0, #0x8b8
  402c98:	b	402db4 <ferror@plt+0x1034>
  402c9c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ca0:	add	x0, x0, #0x8c8
  402ca4:	b	402db4 <ferror@plt+0x1034>
  402ca8:	adrp	x0, 477000 <warn@@Base+0x802c>
  402cac:	add	x0, x0, #0x8d8
  402cb0:	b	402db4 <ferror@plt+0x1034>
  402cb4:	adrp	x0, 477000 <warn@@Base+0x802c>
  402cb8:	add	x0, x0, #0x8e8
  402cbc:	b	402db4 <ferror@plt+0x1034>
  402cc0:	adrp	x0, 477000 <warn@@Base+0x802c>
  402cc4:	add	x0, x0, #0x8f8
  402cc8:	b	402db4 <ferror@plt+0x1034>
  402ccc:	adrp	x0, 477000 <warn@@Base+0x802c>
  402cd0:	add	x0, x0, #0x908
  402cd4:	b	402db4 <ferror@plt+0x1034>
  402cd8:	adrp	x0, 477000 <warn@@Base+0x802c>
  402cdc:	add	x0, x0, #0x918
  402ce0:	b	402db4 <ferror@plt+0x1034>
  402ce4:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ce8:	add	x0, x0, #0x928
  402cec:	b	402db4 <ferror@plt+0x1034>
  402cf0:	adrp	x0, 477000 <warn@@Base+0x802c>
  402cf4:	add	x0, x0, #0x938
  402cf8:	b	402db4 <ferror@plt+0x1034>
  402cfc:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d00:	add	x0, x0, #0x950
  402d04:	b	402db4 <ferror@plt+0x1034>
  402d08:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d0c:	add	x0, x0, #0x968
  402d10:	b	402db4 <ferror@plt+0x1034>
  402d14:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d18:	add	x0, x0, #0x980
  402d1c:	b	402db4 <ferror@plt+0x1034>
  402d20:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d24:	add	x0, x0, #0x998
  402d28:	b	402db4 <ferror@plt+0x1034>
  402d2c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d30:	add	x0, x0, #0x9a8
  402d34:	b	402db4 <ferror@plt+0x1034>
  402d38:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d3c:	add	x0, x0, #0x9c0
  402d40:	b	402db4 <ferror@plt+0x1034>
  402d44:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d48:	add	x0, x0, #0x9d0
  402d4c:	b	402db4 <ferror@plt+0x1034>
  402d50:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d54:	add	x0, x0, #0x9e8
  402d58:	b	402db4 <ferror@plt+0x1034>
  402d5c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d60:	add	x0, x0, #0xa00
  402d64:	b	402db4 <ferror@plt+0x1034>
  402d68:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d6c:	add	x0, x0, #0xa18
  402d70:	b	402db4 <ferror@plt+0x1034>
  402d74:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d78:	add	x0, x0, #0xa30
  402d7c:	b	402db4 <ferror@plt+0x1034>
  402d80:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d84:	add	x0, x0, #0xa40
  402d88:	b	402db4 <ferror@plt+0x1034>
  402d8c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d90:	add	x0, x0, #0xa50
  402d94:	b	402db4 <ferror@plt+0x1034>
  402d98:	adrp	x0, 477000 <warn@@Base+0x802c>
  402d9c:	add	x0, x0, #0xa68
  402da0:	b	402db4 <ferror@plt+0x1034>
  402da4:	adrp	x0, 477000 <warn@@Base+0x802c>
  402da8:	add	x0, x0, #0xa80
  402dac:	b	402db4 <ferror@plt+0x1034>
  402db0:	mov	x0, #0x0                   	// #0
  402db4:	add	sp, sp, #0x10
  402db8:	ret
  402dbc:	sub	sp, sp, #0x10
  402dc0:	str	x0, [sp, #8]
  402dc4:	ldr	x0, [sp, #8]
  402dc8:	add	x0, x0, #0x0
  402dcc:	cmp	x0, #0xff
  402dd0:	b.hi	403454 <ferror@plt+0x16d4>  // b.pmore
  402dd4:	cmp	w0, #0xff
  402dd8:	b.hi	403454 <ferror@plt+0x16d4>  // b.pmore
  402ddc:	adrp	x1, 478000 <warn@@Base+0x902c>
  402de0:	add	x1, x1, #0x654
  402de4:	ldr	w0, [x1, w0, uxtw #2]
  402de8:	adr	x1, 402df4 <ferror@plt+0x1074>
  402dec:	add	x0, x1, w0, sxtw #2
  402df0:	br	x0
  402df4:	adrp	x0, 477000 <warn@@Base+0x802c>
  402df8:	add	x0, x0, #0xc40
  402dfc:	b	403458 <ferror@plt+0x16d8>
  402e00:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e04:	add	x0, x0, #0xc50
  402e08:	b	403458 <ferror@plt+0x16d8>
  402e0c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e10:	add	x0, x0, #0xc60
  402e14:	b	403458 <ferror@plt+0x16d8>
  402e18:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e1c:	add	x0, x0, #0xc70
  402e20:	b	403458 <ferror@plt+0x16d8>
  402e24:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e28:	add	x0, x0, #0xc80
  402e2c:	b	403458 <ferror@plt+0x16d8>
  402e30:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e34:	add	x0, x0, #0xc90
  402e38:	b	403458 <ferror@plt+0x16d8>
  402e3c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e40:	add	x0, x0, #0xca0
  402e44:	b	403458 <ferror@plt+0x16d8>
  402e48:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e4c:	add	x0, x0, #0xcb0
  402e50:	b	403458 <ferror@plt+0x16d8>
  402e54:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e58:	add	x0, x0, #0xcc0
  402e5c:	b	403458 <ferror@plt+0x16d8>
  402e60:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e64:	add	x0, x0, #0xcd0
  402e68:	b	403458 <ferror@plt+0x16d8>
  402e6c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e70:	add	x0, x0, #0xce0
  402e74:	b	403458 <ferror@plt+0x16d8>
  402e78:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e7c:	add	x0, x0, #0xcf0
  402e80:	b	403458 <ferror@plt+0x16d8>
  402e84:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e88:	add	x0, x0, #0xd00
  402e8c:	b	403458 <ferror@plt+0x16d8>
  402e90:	adrp	x0, 477000 <warn@@Base+0x802c>
  402e94:	add	x0, x0, #0xd10
  402e98:	b	403458 <ferror@plt+0x16d8>
  402e9c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ea0:	add	x0, x0, #0xd20
  402ea4:	b	403458 <ferror@plt+0x16d8>
  402ea8:	adrp	x0, 477000 <warn@@Base+0x802c>
  402eac:	add	x0, x0, #0xd30
  402eb0:	b	403458 <ferror@plt+0x16d8>
  402eb4:	adrp	x0, 477000 <warn@@Base+0x802c>
  402eb8:	add	x0, x0, #0xd40
  402ebc:	b	403458 <ferror@plt+0x16d8>
  402ec0:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ec4:	add	x0, x0, #0xd50
  402ec8:	b	403458 <ferror@plt+0x16d8>
  402ecc:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ed0:	add	x0, x0, #0xd68
  402ed4:	b	403458 <ferror@plt+0x16d8>
  402ed8:	adrp	x0, 477000 <warn@@Base+0x802c>
  402edc:	add	x0, x0, #0xd80
  402ee0:	b	403458 <ferror@plt+0x16d8>
  402ee4:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ee8:	add	x0, x0, #0xd98
  402eec:	b	403458 <ferror@plt+0x16d8>
  402ef0:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ef4:	add	x0, x0, #0xda8
  402ef8:	b	403458 <ferror@plt+0x16d8>
  402efc:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f00:	add	x0, x0, #0xdb8
  402f04:	b	403458 <ferror@plt+0x16d8>
  402f08:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f0c:	add	x0, x0, #0xdc8
  402f10:	b	403458 <ferror@plt+0x16d8>
  402f14:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f18:	add	x0, x0, #0xdd8
  402f1c:	b	403458 <ferror@plt+0x16d8>
  402f20:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f24:	add	x0, x0, #0xde8
  402f28:	b	403458 <ferror@plt+0x16d8>
  402f2c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f30:	add	x0, x0, #0xdf8
  402f34:	b	403458 <ferror@plt+0x16d8>
  402f38:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f3c:	add	x0, x0, #0xe08
  402f40:	b	403458 <ferror@plt+0x16d8>
  402f44:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f48:	add	x0, x0, #0xe18
  402f4c:	b	403458 <ferror@plt+0x16d8>
  402f50:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f54:	add	x0, x0, #0xe28
  402f58:	b	403458 <ferror@plt+0x16d8>
  402f5c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f60:	add	x0, x0, #0xe38
  402f64:	b	403458 <ferror@plt+0x16d8>
  402f68:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f6c:	add	x0, x0, #0xe50
  402f70:	b	403458 <ferror@plt+0x16d8>
  402f74:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f78:	add	x0, x0, #0xe60
  402f7c:	b	403458 <ferror@plt+0x16d8>
  402f80:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f84:	add	x0, x0, #0xe78
  402f88:	b	403458 <ferror@plt+0x16d8>
  402f8c:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f90:	add	x0, x0, #0xe90
  402f94:	b	403458 <ferror@plt+0x16d8>
  402f98:	adrp	x0, 477000 <warn@@Base+0x802c>
  402f9c:	add	x0, x0, #0xea8
  402fa0:	b	403458 <ferror@plt+0x16d8>
  402fa4:	adrp	x0, 477000 <warn@@Base+0x802c>
  402fa8:	add	x0, x0, #0xec0
  402fac:	b	403458 <ferror@plt+0x16d8>
  402fb0:	adrp	x0, 477000 <warn@@Base+0x802c>
  402fb4:	add	x0, x0, #0xed8
  402fb8:	b	403458 <ferror@plt+0x16d8>
  402fbc:	adrp	x0, 477000 <warn@@Base+0x802c>
  402fc0:	add	x0, x0, #0xef0
  402fc4:	b	403458 <ferror@plt+0x16d8>
  402fc8:	adrp	x0, 477000 <warn@@Base+0x802c>
  402fcc:	add	x0, x0, #0xf00
  402fd0:	b	403458 <ferror@plt+0x16d8>
  402fd4:	adrp	x0, 477000 <warn@@Base+0x802c>
  402fd8:	add	x0, x0, #0xf10
  402fdc:	b	403458 <ferror@plt+0x16d8>
  402fe0:	adrp	x0, 477000 <warn@@Base+0x802c>
  402fe4:	add	x0, x0, #0xf20
  402fe8:	b	403458 <ferror@plt+0x16d8>
  402fec:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ff0:	add	x0, x0, #0xf30
  402ff4:	b	403458 <ferror@plt+0x16d8>
  402ff8:	adrp	x0, 477000 <warn@@Base+0x802c>
  402ffc:	add	x0, x0, #0xf40
  403000:	b	403458 <ferror@plt+0x16d8>
  403004:	adrp	x0, 477000 <warn@@Base+0x802c>
  403008:	add	x0, x0, #0xf58
  40300c:	b	403458 <ferror@plt+0x16d8>
  403010:	adrp	x0, 477000 <warn@@Base+0x802c>
  403014:	add	x0, x0, #0xf68
  403018:	b	403458 <ferror@plt+0x16d8>
  40301c:	adrp	x0, 477000 <warn@@Base+0x802c>
  403020:	add	x0, x0, #0xf80
  403024:	b	403458 <ferror@plt+0x16d8>
  403028:	adrp	x0, 477000 <warn@@Base+0x802c>
  40302c:	add	x0, x0, #0xf90
  403030:	b	403458 <ferror@plt+0x16d8>
  403034:	adrp	x0, 477000 <warn@@Base+0x802c>
  403038:	add	x0, x0, #0xfa8
  40303c:	b	403458 <ferror@plt+0x16d8>
  403040:	adrp	x0, 477000 <warn@@Base+0x802c>
  403044:	add	x0, x0, #0xfc0
  403048:	b	403458 <ferror@plt+0x16d8>
  40304c:	adrp	x0, 477000 <warn@@Base+0x802c>
  403050:	add	x0, x0, #0xfd8
  403054:	b	403458 <ferror@plt+0x16d8>
  403058:	adrp	x0, 477000 <warn@@Base+0x802c>
  40305c:	add	x0, x0, #0xff0
  403060:	b	403458 <ferror@plt+0x16d8>
  403064:	adrp	x0, 478000 <warn@@Base+0x902c>
  403068:	add	x0, x0, #0x8
  40306c:	b	403458 <ferror@plt+0x16d8>
  403070:	adrp	x0, 478000 <warn@@Base+0x902c>
  403074:	add	x0, x0, #0x18
  403078:	b	403458 <ferror@plt+0x16d8>
  40307c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403080:	add	x0, x0, #0x30
  403084:	b	403458 <ferror@plt+0x16d8>
  403088:	adrp	x0, 478000 <warn@@Base+0x902c>
  40308c:	add	x0, x0, #0x40
  403090:	b	403458 <ferror@plt+0x16d8>
  403094:	adrp	x0, 478000 <warn@@Base+0x902c>
  403098:	add	x0, x0, #0x50
  40309c:	b	403458 <ferror@plt+0x16d8>
  4030a0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4030a4:	add	x0, x0, #0x60
  4030a8:	b	403458 <ferror@plt+0x16d8>
  4030ac:	adrp	x0, 478000 <warn@@Base+0x902c>
  4030b0:	add	x0, x0, #0x78
  4030b4:	b	403458 <ferror@plt+0x16d8>
  4030b8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4030bc:	add	x0, x0, #0x88
  4030c0:	b	403458 <ferror@plt+0x16d8>
  4030c4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4030c8:	add	x0, x0, #0xa0
  4030cc:	b	403458 <ferror@plt+0x16d8>
  4030d0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4030d4:	add	x0, x0, #0xb0
  4030d8:	b	403458 <ferror@plt+0x16d8>
  4030dc:	adrp	x0, 478000 <warn@@Base+0x902c>
  4030e0:	add	x0, x0, #0xc0
  4030e4:	b	403458 <ferror@plt+0x16d8>
  4030e8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4030ec:	add	x0, x0, #0xd0
  4030f0:	b	403458 <ferror@plt+0x16d8>
  4030f4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4030f8:	add	x0, x0, #0xe0
  4030fc:	b	403458 <ferror@plt+0x16d8>
  403100:	adrp	x0, 478000 <warn@@Base+0x902c>
  403104:	add	x0, x0, #0xf8
  403108:	b	403458 <ferror@plt+0x16d8>
  40310c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403110:	add	x0, x0, #0x110
  403114:	b	403458 <ferror@plt+0x16d8>
  403118:	adrp	x0, 478000 <warn@@Base+0x902c>
  40311c:	add	x0, x0, #0x128
  403120:	b	403458 <ferror@plt+0x16d8>
  403124:	adrp	x0, 478000 <warn@@Base+0x902c>
  403128:	add	x0, x0, #0x138
  40312c:	b	403458 <ferror@plt+0x16d8>
  403130:	adrp	x0, 478000 <warn@@Base+0x902c>
  403134:	add	x0, x0, #0x148
  403138:	b	403458 <ferror@plt+0x16d8>
  40313c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403140:	add	x0, x0, #0x158
  403144:	b	403458 <ferror@plt+0x16d8>
  403148:	adrp	x0, 478000 <warn@@Base+0x902c>
  40314c:	add	x0, x0, #0x170
  403150:	b	403458 <ferror@plt+0x16d8>
  403154:	adrp	x0, 478000 <warn@@Base+0x902c>
  403158:	add	x0, x0, #0x180
  40315c:	b	403458 <ferror@plt+0x16d8>
  403160:	adrp	x0, 478000 <warn@@Base+0x902c>
  403164:	add	x0, x0, #0x198
  403168:	b	403458 <ferror@plt+0x16d8>
  40316c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403170:	add	x0, x0, #0x1a8
  403174:	b	403458 <ferror@plt+0x16d8>
  403178:	adrp	x0, 478000 <warn@@Base+0x902c>
  40317c:	add	x0, x0, #0x1b8
  403180:	b	403458 <ferror@plt+0x16d8>
  403184:	adrp	x0, 478000 <warn@@Base+0x902c>
  403188:	add	x0, x0, #0x1c8
  40318c:	b	403458 <ferror@plt+0x16d8>
  403190:	adrp	x0, 478000 <warn@@Base+0x902c>
  403194:	add	x0, x0, #0x1d8
  403198:	b	403458 <ferror@plt+0x16d8>
  40319c:	adrp	x0, 478000 <warn@@Base+0x902c>
  4031a0:	add	x0, x0, #0x1e8
  4031a4:	b	403458 <ferror@plt+0x16d8>
  4031a8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4031ac:	add	x0, x0, #0x200
  4031b0:	b	403458 <ferror@plt+0x16d8>
  4031b4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4031b8:	add	x0, x0, #0x218
  4031bc:	b	403458 <ferror@plt+0x16d8>
  4031c0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4031c4:	add	x0, x0, #0x230
  4031c8:	b	403458 <ferror@plt+0x16d8>
  4031cc:	adrp	x0, 478000 <warn@@Base+0x902c>
  4031d0:	add	x0, x0, #0x240
  4031d4:	b	403458 <ferror@plt+0x16d8>
  4031d8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4031dc:	add	x0, x0, #0x250
  4031e0:	b	403458 <ferror@plt+0x16d8>
  4031e4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4031e8:	add	x0, x0, #0x260
  4031ec:	b	403458 <ferror@plt+0x16d8>
  4031f0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4031f4:	add	x0, x0, #0x278
  4031f8:	b	403458 <ferror@plt+0x16d8>
  4031fc:	adrp	x0, 478000 <warn@@Base+0x902c>
  403200:	add	x0, x0, #0x288
  403204:	b	403458 <ferror@plt+0x16d8>
  403208:	adrp	x0, 478000 <warn@@Base+0x902c>
  40320c:	add	x0, x0, #0x298
  403210:	b	403458 <ferror@plt+0x16d8>
  403214:	adrp	x0, 478000 <warn@@Base+0x902c>
  403218:	add	x0, x0, #0x2b0
  40321c:	b	403458 <ferror@plt+0x16d8>
  403220:	adrp	x0, 478000 <warn@@Base+0x902c>
  403224:	add	x0, x0, #0x2c8
  403228:	b	403458 <ferror@plt+0x16d8>
  40322c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403230:	add	x0, x0, #0x2e0
  403234:	b	403458 <ferror@plt+0x16d8>
  403238:	adrp	x0, 478000 <warn@@Base+0x902c>
  40323c:	add	x0, x0, #0x2f8
  403240:	b	403458 <ferror@plt+0x16d8>
  403244:	adrp	x0, 478000 <warn@@Base+0x902c>
  403248:	add	x0, x0, #0x308
  40324c:	b	403458 <ferror@plt+0x16d8>
  403250:	adrp	x0, 478000 <warn@@Base+0x902c>
  403254:	add	x0, x0, #0x320
  403258:	b	403458 <ferror@plt+0x16d8>
  40325c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403260:	add	x0, x0, #0x338
  403264:	b	403458 <ferror@plt+0x16d8>
  403268:	adrp	x0, 478000 <warn@@Base+0x902c>
  40326c:	add	x0, x0, #0x348
  403270:	b	403458 <ferror@plt+0x16d8>
  403274:	adrp	x0, 478000 <warn@@Base+0x902c>
  403278:	add	x0, x0, #0x358
  40327c:	b	403458 <ferror@plt+0x16d8>
  403280:	adrp	x0, 478000 <warn@@Base+0x902c>
  403284:	add	x0, x0, #0x368
  403288:	b	403458 <ferror@plt+0x16d8>
  40328c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403290:	add	x0, x0, #0x380
  403294:	b	403458 <ferror@plt+0x16d8>
  403298:	adrp	x0, 478000 <warn@@Base+0x902c>
  40329c:	add	x0, x0, #0x390
  4032a0:	b	403458 <ferror@plt+0x16d8>
  4032a4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4032a8:	add	x0, x0, #0x3a0
  4032ac:	b	403458 <ferror@plt+0x16d8>
  4032b0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4032b4:	add	x0, x0, #0x3b8
  4032b8:	b	403458 <ferror@plt+0x16d8>
  4032bc:	adrp	x0, 478000 <warn@@Base+0x902c>
  4032c0:	add	x0, x0, #0x3d0
  4032c4:	b	403458 <ferror@plt+0x16d8>
  4032c8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4032cc:	add	x0, x0, #0x3e8
  4032d0:	b	403458 <ferror@plt+0x16d8>
  4032d4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4032d8:	add	x0, x0, #0x3f8
  4032dc:	b	403458 <ferror@plt+0x16d8>
  4032e0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4032e4:	add	x0, x0, #0x408
  4032e8:	b	403458 <ferror@plt+0x16d8>
  4032ec:	adrp	x0, 478000 <warn@@Base+0x902c>
  4032f0:	add	x0, x0, #0x418
  4032f4:	b	403458 <ferror@plt+0x16d8>
  4032f8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4032fc:	add	x0, x0, #0x428
  403300:	b	403458 <ferror@plt+0x16d8>
  403304:	adrp	x0, 478000 <warn@@Base+0x902c>
  403308:	add	x0, x0, #0x438
  40330c:	b	403458 <ferror@plt+0x16d8>
  403310:	adrp	x0, 478000 <warn@@Base+0x902c>
  403314:	add	x0, x0, #0x448
  403318:	b	403458 <ferror@plt+0x16d8>
  40331c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403320:	add	x0, x0, #0x458
  403324:	b	403458 <ferror@plt+0x16d8>
  403328:	adrp	x0, 478000 <warn@@Base+0x902c>
  40332c:	add	x0, x0, #0x468
  403330:	b	403458 <ferror@plt+0x16d8>
  403334:	adrp	x0, 478000 <warn@@Base+0x902c>
  403338:	add	x0, x0, #0x480
  40333c:	b	403458 <ferror@plt+0x16d8>
  403340:	adrp	x0, 478000 <warn@@Base+0x902c>
  403344:	add	x0, x0, #0x490
  403348:	b	403458 <ferror@plt+0x16d8>
  40334c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403350:	add	x0, x0, #0x4a8
  403354:	b	403458 <ferror@plt+0x16d8>
  403358:	adrp	x0, 478000 <warn@@Base+0x902c>
  40335c:	add	x0, x0, #0x4c0
  403360:	b	403458 <ferror@plt+0x16d8>
  403364:	adrp	x0, 478000 <warn@@Base+0x902c>
  403368:	add	x0, x0, #0x4d8
  40336c:	b	403458 <ferror@plt+0x16d8>
  403370:	adrp	x0, 478000 <warn@@Base+0x902c>
  403374:	add	x0, x0, #0x4f0
  403378:	b	403458 <ferror@plt+0x16d8>
  40337c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403380:	add	x0, x0, #0x508
  403384:	b	403458 <ferror@plt+0x16d8>
  403388:	adrp	x0, 478000 <warn@@Base+0x902c>
  40338c:	add	x0, x0, #0x518
  403390:	b	403458 <ferror@plt+0x16d8>
  403394:	adrp	x0, 478000 <warn@@Base+0x902c>
  403398:	add	x0, x0, #0x528
  40339c:	b	403458 <ferror@plt+0x16d8>
  4033a0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4033a4:	add	x0, x0, #0x538
  4033a8:	b	403458 <ferror@plt+0x16d8>
  4033ac:	adrp	x0, 478000 <warn@@Base+0x902c>
  4033b0:	add	x0, x0, #0x548
  4033b4:	b	403458 <ferror@plt+0x16d8>
  4033b8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4033bc:	add	x0, x0, #0x560
  4033c0:	b	403458 <ferror@plt+0x16d8>
  4033c4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4033c8:	add	x0, x0, #0x578
  4033cc:	b	403458 <ferror@plt+0x16d8>
  4033d0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4033d4:	add	x0, x0, #0x588
  4033d8:	b	403458 <ferror@plt+0x16d8>
  4033dc:	adrp	x0, 478000 <warn@@Base+0x902c>
  4033e0:	add	x0, x0, #0x5a0
  4033e4:	b	403458 <ferror@plt+0x16d8>
  4033e8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4033ec:	add	x0, x0, #0x5b8
  4033f0:	b	403458 <ferror@plt+0x16d8>
  4033f4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4033f8:	add	x0, x0, #0x5d0
  4033fc:	b	403458 <ferror@plt+0x16d8>
  403400:	adrp	x0, 478000 <warn@@Base+0x902c>
  403404:	add	x0, x0, #0x5e8
  403408:	b	403458 <ferror@plt+0x16d8>
  40340c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403410:	add	x0, x0, #0x5f8
  403414:	b	403458 <ferror@plt+0x16d8>
  403418:	adrp	x0, 478000 <warn@@Base+0x902c>
  40341c:	add	x0, x0, #0x608
  403420:	b	403458 <ferror@plt+0x16d8>
  403424:	adrp	x0, 478000 <warn@@Base+0x902c>
  403428:	add	x0, x0, #0x618
  40342c:	b	403458 <ferror@plt+0x16d8>
  403430:	adrp	x0, 478000 <warn@@Base+0x902c>
  403434:	add	x0, x0, #0x628
  403438:	b	403458 <ferror@plt+0x16d8>
  40343c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403440:	add	x0, x0, #0x638
  403444:	b	403458 <ferror@plt+0x16d8>
  403448:	adrp	x0, 478000 <warn@@Base+0x902c>
  40344c:	add	x0, x0, #0x648
  403450:	b	403458 <ferror@plt+0x16d8>
  403454:	mov	x0, #0x0                   	// #0
  403458:	add	sp, sp, #0x10
  40345c:	ret
  403460:	sub	sp, sp, #0x10
  403464:	str	x0, [sp, #8]
  403468:	ldr	x0, [sp, #8]
  40346c:	add	x0, x0, #0x0
  403470:	cmp	x0, #0x24
  403474:	b.hi	403654 <ferror@plt+0x18d4>  // b.pmore
  403478:	cmp	w0, #0x24
  40347c:	b.hi	403654 <ferror@plt+0x18d4>  // b.pmore
  403480:	adrp	x1, 478000 <warn@@Base+0x902c>
  403484:	add	x1, x1, #0xd00
  403488:	ldr	w0, [x1, w0, uxtw #2]
  40348c:	adr	x1, 403498 <ferror@plt+0x1718>
  403490:	add	x0, x1, w0, sxtw #2
  403494:	br	x0
  403498:	adrp	x0, 478000 <warn@@Base+0x902c>
  40349c:	add	x0, x0, #0xa58
  4034a0:	b	403658 <ferror@plt+0x18d8>
  4034a4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4034a8:	add	x0, x0, #0xa68
  4034ac:	b	403658 <ferror@plt+0x18d8>
  4034b0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4034b4:	add	x0, x0, #0xa78
  4034b8:	b	403658 <ferror@plt+0x18d8>
  4034bc:	adrp	x0, 478000 <warn@@Base+0x902c>
  4034c0:	add	x0, x0, #0xa88
  4034c4:	b	403658 <ferror@plt+0x18d8>
  4034c8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4034cc:	add	x0, x0, #0xa98
  4034d0:	b	403658 <ferror@plt+0x18d8>
  4034d4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4034d8:	add	x0, x0, #0xaa8
  4034dc:	b	403658 <ferror@plt+0x18d8>
  4034e0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4034e4:	add	x0, x0, #0xab8
  4034e8:	b	403658 <ferror@plt+0x18d8>
  4034ec:	adrp	x0, 478000 <warn@@Base+0x902c>
  4034f0:	add	x0, x0, #0xac8
  4034f4:	b	403658 <ferror@plt+0x18d8>
  4034f8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4034fc:	add	x0, x0, #0xad8
  403500:	b	403658 <ferror@plt+0x18d8>
  403504:	adrp	x0, 478000 <warn@@Base+0x902c>
  403508:	add	x0, x0, #0xae8
  40350c:	b	403658 <ferror@plt+0x18d8>
  403510:	adrp	x0, 478000 <warn@@Base+0x902c>
  403514:	add	x0, x0, #0xb00
  403518:	b	403658 <ferror@plt+0x18d8>
  40351c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403520:	add	x0, x0, #0xb18
  403524:	b	403658 <ferror@plt+0x18d8>
  403528:	adrp	x0, 478000 <warn@@Base+0x902c>
  40352c:	add	x0, x0, #0xb30
  403530:	b	403658 <ferror@plt+0x18d8>
  403534:	adrp	x0, 478000 <warn@@Base+0x902c>
  403538:	add	x0, x0, #0xb48
  40353c:	b	403658 <ferror@plt+0x18d8>
  403540:	adrp	x0, 478000 <warn@@Base+0x902c>
  403544:	add	x0, x0, #0xb60
  403548:	b	403658 <ferror@plt+0x18d8>
  40354c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403550:	add	x0, x0, #0xb78
  403554:	b	403658 <ferror@plt+0x18d8>
  403558:	adrp	x0, 478000 <warn@@Base+0x902c>
  40355c:	add	x0, x0, #0xb90
  403560:	b	403658 <ferror@plt+0x18d8>
  403564:	adrp	x0, 478000 <warn@@Base+0x902c>
  403568:	add	x0, x0, #0xba8
  40356c:	b	403658 <ferror@plt+0x18d8>
  403570:	adrp	x0, 478000 <warn@@Base+0x902c>
  403574:	add	x0, x0, #0xbc0
  403578:	b	403658 <ferror@plt+0x18d8>
  40357c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403580:	add	x0, x0, #0xbd0
  403584:	b	403658 <ferror@plt+0x18d8>
  403588:	adrp	x0, 478000 <warn@@Base+0x902c>
  40358c:	add	x0, x0, #0xbe0
  403590:	b	403658 <ferror@plt+0x18d8>
  403594:	adrp	x0, 478000 <warn@@Base+0x902c>
  403598:	add	x0, x0, #0xbe8
  40359c:	b	403658 <ferror@plt+0x18d8>
  4035a0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4035a4:	add	x0, x0, #0xbf8
  4035a8:	b	403658 <ferror@plt+0x18d8>
  4035ac:	adrp	x0, 478000 <warn@@Base+0x902c>
  4035b0:	add	x0, x0, #0xc08
  4035b4:	b	403658 <ferror@plt+0x18d8>
  4035b8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4035bc:	add	x0, x0, #0xc20
  4035c0:	b	403658 <ferror@plt+0x18d8>
  4035c4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4035c8:	add	x0, x0, #0xc38
  4035cc:	b	403658 <ferror@plt+0x18d8>
  4035d0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4035d4:	add	x0, x0, #0xc50
  4035d8:	b	403658 <ferror@plt+0x18d8>
  4035dc:	adrp	x0, 478000 <warn@@Base+0x902c>
  4035e0:	add	x0, x0, #0xc58
  4035e4:	b	403658 <ferror@plt+0x18d8>
  4035e8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4035ec:	add	x0, x0, #0xc68
  4035f0:	b	403658 <ferror@plt+0x18d8>
  4035f4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4035f8:	add	x0, x0, #0xc78
  4035fc:	b	403658 <ferror@plt+0x18d8>
  403600:	adrp	x0, 478000 <warn@@Base+0x902c>
  403604:	add	x0, x0, #0xc88
  403608:	b	403658 <ferror@plt+0x18d8>
  40360c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403610:	add	x0, x0, #0xc98
  403614:	b	403658 <ferror@plt+0x18d8>
  403618:	adrp	x0, 478000 <warn@@Base+0x902c>
  40361c:	add	x0, x0, #0xca8
  403620:	b	403658 <ferror@plt+0x18d8>
  403624:	adrp	x0, 478000 <warn@@Base+0x902c>
  403628:	add	x0, x0, #0xcb8
  40362c:	b	403658 <ferror@plt+0x18d8>
  403630:	adrp	x0, 478000 <warn@@Base+0x902c>
  403634:	add	x0, x0, #0xcd0
  403638:	b	403658 <ferror@plt+0x18d8>
  40363c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403640:	add	x0, x0, #0xce0
  403644:	b	403658 <ferror@plt+0x18d8>
  403648:	adrp	x0, 478000 <warn@@Base+0x902c>
  40364c:	add	x0, x0, #0xcf0
  403650:	b	403658 <ferror@plt+0x18d8>
  403654:	mov	x0, #0x0                   	// #0
  403658:	add	sp, sp, #0x10
  40365c:	ret
  403660:	sub	sp, sp, #0x10
  403664:	str	x0, [sp, #8]
  403668:	ldr	x0, [sp, #8]
  40366c:	add	x0, x0, #0x0
  403670:	cmp	x0, #0xf3
  403674:	b.hi	403950 <ferror@plt+0x1bd0>  // b.pmore
  403678:	cmp	w0, #0xf3
  40367c:	b.hi	403950 <ferror@plt+0x1bd0>  // b.pmore
  403680:	adrp	x1, 479000 <warn@@Base+0xa02c>
  403684:	add	x1, x1, #0x1e4
  403688:	ldr	w0, [x1, w0, uxtw #2]
  40368c:	adr	x1, 403698 <ferror@plt+0x1918>
  403690:	add	x0, x1, w0, sxtw #2
  403694:	br	x0
  403698:	adrp	x0, 478000 <warn@@Base+0x902c>
  40369c:	add	x0, x0, #0xd98
  4036a0:	b	403954 <ferror@plt+0x1bd4>
  4036a4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4036a8:	add	x0, x0, #0xda8
  4036ac:	b	403954 <ferror@plt+0x1bd4>
  4036b0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4036b4:	add	x0, x0, #0xdb8
  4036b8:	b	403954 <ferror@plt+0x1bd4>
  4036bc:	adrp	x0, 478000 <warn@@Base+0x902c>
  4036c0:	add	x0, x0, #0xdc8
  4036c4:	b	403954 <ferror@plt+0x1bd4>
  4036c8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4036cc:	add	x0, x0, #0xdd8
  4036d0:	b	403954 <ferror@plt+0x1bd4>
  4036d4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4036d8:	add	x0, x0, #0xdf0
  4036dc:	b	403954 <ferror@plt+0x1bd4>
  4036e0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4036e4:	add	x0, x0, #0xe00
  4036e8:	b	403954 <ferror@plt+0x1bd4>
  4036ec:	adrp	x0, 478000 <warn@@Base+0x902c>
  4036f0:	add	x0, x0, #0xe10
  4036f4:	b	403954 <ferror@plt+0x1bd4>
  4036f8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4036fc:	add	x0, x0, #0xe20
  403700:	b	403954 <ferror@plt+0x1bd4>
  403704:	adrp	x0, 478000 <warn@@Base+0x902c>
  403708:	add	x0, x0, #0xe38
  40370c:	b	403954 <ferror@plt+0x1bd4>
  403710:	adrp	x0, 478000 <warn@@Base+0x902c>
  403714:	add	x0, x0, #0xe50
  403718:	b	403954 <ferror@plt+0x1bd4>
  40371c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403720:	add	x0, x0, #0xe60
  403724:	b	403954 <ferror@plt+0x1bd4>
  403728:	adrp	x0, 478000 <warn@@Base+0x902c>
  40372c:	add	x0, x0, #0xe70
  403730:	b	403954 <ferror@plt+0x1bd4>
  403734:	adrp	x0, 478000 <warn@@Base+0x902c>
  403738:	add	x0, x0, #0xe80
  40373c:	b	403954 <ferror@plt+0x1bd4>
  403740:	adrp	x0, 478000 <warn@@Base+0x902c>
  403744:	add	x0, x0, #0xe98
  403748:	b	403954 <ferror@plt+0x1bd4>
  40374c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403750:	add	x0, x0, #0xeb0
  403754:	b	403954 <ferror@plt+0x1bd4>
  403758:	adrp	x0, 478000 <warn@@Base+0x902c>
  40375c:	add	x0, x0, #0xec8
  403760:	b	403954 <ferror@plt+0x1bd4>
  403764:	adrp	x0, 478000 <warn@@Base+0x902c>
  403768:	add	x0, x0, #0xee0
  40376c:	b	403954 <ferror@plt+0x1bd4>
  403770:	adrp	x0, 478000 <warn@@Base+0x902c>
  403774:	add	x0, x0, #0xef8
  403778:	b	403954 <ferror@plt+0x1bd4>
  40377c:	adrp	x0, 478000 <warn@@Base+0x902c>
  403780:	add	x0, x0, #0xf10
  403784:	b	403954 <ferror@plt+0x1bd4>
  403788:	adrp	x0, 478000 <warn@@Base+0x902c>
  40378c:	add	x0, x0, #0xf20
  403790:	b	403954 <ferror@plt+0x1bd4>
  403794:	adrp	x0, 478000 <warn@@Base+0x902c>
  403798:	add	x0, x0, #0xf30
  40379c:	b	403954 <ferror@plt+0x1bd4>
  4037a0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4037a4:	add	x0, x0, #0xf40
  4037a8:	b	403954 <ferror@plt+0x1bd4>
  4037ac:	adrp	x0, 478000 <warn@@Base+0x902c>
  4037b0:	add	x0, x0, #0xf50
  4037b4:	b	403954 <ferror@plt+0x1bd4>
  4037b8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4037bc:	add	x0, x0, #0xf60
  4037c0:	b	403954 <ferror@plt+0x1bd4>
  4037c4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4037c8:	add	x0, x0, #0xf78
  4037cc:	b	403954 <ferror@plt+0x1bd4>
  4037d0:	adrp	x0, 478000 <warn@@Base+0x902c>
  4037d4:	add	x0, x0, #0xf90
  4037d8:	b	403954 <ferror@plt+0x1bd4>
  4037dc:	adrp	x0, 478000 <warn@@Base+0x902c>
  4037e0:	add	x0, x0, #0xfa8
  4037e4:	b	403954 <ferror@plt+0x1bd4>
  4037e8:	adrp	x0, 478000 <warn@@Base+0x902c>
  4037ec:	add	x0, x0, #0xfc0
  4037f0:	b	403954 <ferror@plt+0x1bd4>
  4037f4:	adrp	x0, 478000 <warn@@Base+0x902c>
  4037f8:	add	x0, x0, #0xfe0
  4037fc:	b	403954 <ferror@plt+0x1bd4>
  403800:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403804:	add	x0, x0, #0x0
  403808:	b	403954 <ferror@plt+0x1bd4>
  40380c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403810:	add	x0, x0, #0x20
  403814:	b	403954 <ferror@plt+0x1bd4>
  403818:	adrp	x0, 479000 <warn@@Base+0xa02c>
  40381c:	add	x0, x0, #0x38
  403820:	b	403954 <ferror@plt+0x1bd4>
  403824:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403828:	add	x0, x0, #0x48
  40382c:	b	403954 <ferror@plt+0x1bd4>
  403830:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403834:	add	x0, x0, #0x58
  403838:	b	403954 <ferror@plt+0x1bd4>
  40383c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403840:	add	x0, x0, #0x68
  403844:	b	403954 <ferror@plt+0x1bd4>
  403848:	adrp	x0, 479000 <warn@@Base+0xa02c>
  40384c:	add	x0, x0, #0x78
  403850:	b	403954 <ferror@plt+0x1bd4>
  403854:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403858:	add	x0, x0, #0x88
  40385c:	b	403954 <ferror@plt+0x1bd4>
  403860:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403864:	add	x0, x0, #0x98
  403868:	b	403954 <ferror@plt+0x1bd4>
  40386c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403870:	add	x0, x0, #0xa8
  403874:	b	403954 <ferror@plt+0x1bd4>
  403878:	adrp	x0, 479000 <warn@@Base+0xa02c>
  40387c:	add	x0, x0, #0xb8
  403880:	b	403954 <ferror@plt+0x1bd4>
  403884:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403888:	add	x0, x0, #0xc8
  40388c:	b	403954 <ferror@plt+0x1bd4>
  403890:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403894:	add	x0, x0, #0xd8
  403898:	b	403954 <ferror@plt+0x1bd4>
  40389c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4038a0:	add	x0, x0, #0xe8
  4038a4:	b	403954 <ferror@plt+0x1bd4>
  4038a8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4038ac:	add	x0, x0, #0xf8
  4038b0:	b	403954 <ferror@plt+0x1bd4>
  4038b4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4038b8:	add	x0, x0, #0x108
  4038bc:	b	403954 <ferror@plt+0x1bd4>
  4038c0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4038c4:	add	x0, x0, #0x118
  4038c8:	b	403954 <ferror@plt+0x1bd4>
  4038cc:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4038d0:	add	x0, x0, #0x128
  4038d4:	b	403954 <ferror@plt+0x1bd4>
  4038d8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4038dc:	add	x0, x0, #0x138
  4038e0:	b	403954 <ferror@plt+0x1bd4>
  4038e4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4038e8:	add	x0, x0, #0x148
  4038ec:	b	403954 <ferror@plt+0x1bd4>
  4038f0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4038f4:	add	x0, x0, #0x158
  4038f8:	b	403954 <ferror@plt+0x1bd4>
  4038fc:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403900:	add	x0, x0, #0x168
  403904:	b	403954 <ferror@plt+0x1bd4>
  403908:	adrp	x0, 479000 <warn@@Base+0xa02c>
  40390c:	add	x0, x0, #0x178
  403910:	b	403954 <ferror@plt+0x1bd4>
  403914:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403918:	add	x0, x0, #0x188
  40391c:	b	403954 <ferror@plt+0x1bd4>
  403920:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403924:	add	x0, x0, #0x198
  403928:	b	403954 <ferror@plt+0x1bd4>
  40392c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403930:	add	x0, x0, #0x1a8
  403934:	b	403954 <ferror@plt+0x1bd4>
  403938:	adrp	x0, 479000 <warn@@Base+0xa02c>
  40393c:	add	x0, x0, #0x1b8
  403940:	b	403954 <ferror@plt+0x1bd4>
  403944:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403948:	add	x0, x0, #0x1d0
  40394c:	b	403954 <ferror@plt+0x1bd4>
  403950:	mov	x0, #0x0                   	// #0
  403954:	add	sp, sp, #0x10
  403958:	ret
  40395c:	sub	sp, sp, #0x10
  403960:	str	x0, [sp, #8]
  403964:	ldr	x0, [sp, #8]
  403968:	add	x0, x0, #0x0
  40396c:	cmp	x0, #0x1f
  403970:	b.hi	403b14 <ferror@plt+0x1d94>  // b.pmore
  403974:	cmp	w0, #0x1f
  403978:	b.hi	403b14 <ferror@plt+0x1d94>  // b.pmore
  40397c:	adrp	x1, 479000 <warn@@Base+0xa02c>
  403980:	add	x1, x1, #0x7d8
  403984:	ldr	w0, [x1, w0, uxtw #2]
  403988:	adr	x1, 403994 <ferror@plt+0x1c14>
  40398c:	add	x0, x1, w0, sxtw #2
  403990:	br	x0
  403994:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403998:	add	x0, x0, #0x5b8
  40399c:	b	403b18 <ferror@plt+0x1d98>
  4039a0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4039a4:	add	x0, x0, #0x5c8
  4039a8:	b	403b18 <ferror@plt+0x1d98>
  4039ac:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4039b0:	add	x0, x0, #0x5d8
  4039b4:	b	403b18 <ferror@plt+0x1d98>
  4039b8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4039bc:	add	x0, x0, #0x5e8
  4039c0:	b	403b18 <ferror@plt+0x1d98>
  4039c4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4039c8:	add	x0, x0, #0x5f8
  4039cc:	b	403b18 <ferror@plt+0x1d98>
  4039d0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4039d4:	add	x0, x0, #0x608
  4039d8:	b	403b18 <ferror@plt+0x1d98>
  4039dc:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4039e0:	add	x0, x0, #0x618
  4039e4:	b	403b18 <ferror@plt+0x1d98>
  4039e8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4039ec:	add	x0, x0, #0x628
  4039f0:	b	403b18 <ferror@plt+0x1d98>
  4039f4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  4039f8:	add	x0, x0, #0x638
  4039fc:	b	403b18 <ferror@plt+0x1d98>
  403a00:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a04:	add	x0, x0, #0x650
  403a08:	b	403b18 <ferror@plt+0x1d98>
  403a0c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a10:	add	x0, x0, #0x660
  403a14:	b	403b18 <ferror@plt+0x1d98>
  403a18:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a1c:	add	x0, x0, #0x670
  403a20:	b	403b18 <ferror@plt+0x1d98>
  403a24:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a28:	add	x0, x0, #0x688
  403a2c:	b	403b18 <ferror@plt+0x1d98>
  403a30:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a34:	add	x0, x0, #0x698
  403a38:	b	403b18 <ferror@plt+0x1d98>
  403a3c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a40:	add	x0, x0, #0x6a8
  403a44:	b	403b18 <ferror@plt+0x1d98>
  403a48:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a4c:	add	x0, x0, #0x6b8
  403a50:	b	403b18 <ferror@plt+0x1d98>
  403a54:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a58:	add	x0, x0, #0x6c8
  403a5c:	b	403b18 <ferror@plt+0x1d98>
  403a60:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a64:	add	x0, x0, #0x6d8
  403a68:	b	403b18 <ferror@plt+0x1d98>
  403a6c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a70:	add	x0, x0, #0x6e8
  403a74:	b	403b18 <ferror@plt+0x1d98>
  403a78:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a7c:	add	x0, x0, #0x6f8
  403a80:	b	403b18 <ferror@plt+0x1d98>
  403a84:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a88:	add	x0, x0, #0x708
  403a8c:	b	403b18 <ferror@plt+0x1d98>
  403a90:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403a94:	add	x0, x0, #0x718
  403a98:	b	403b18 <ferror@plt+0x1d98>
  403a9c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403aa0:	add	x0, x0, #0x728
  403aa4:	b	403b18 <ferror@plt+0x1d98>
  403aa8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403aac:	add	x0, x0, #0x738
  403ab0:	b	403b18 <ferror@plt+0x1d98>
  403ab4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ab8:	add	x0, x0, #0x748
  403abc:	b	403b18 <ferror@plt+0x1d98>
  403ac0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ac4:	add	x0, x0, #0x758
  403ac8:	b	403b18 <ferror@plt+0x1d98>
  403acc:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ad0:	add	x0, x0, #0x768
  403ad4:	b	403b18 <ferror@plt+0x1d98>
  403ad8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403adc:	add	x0, x0, #0x778
  403ae0:	b	403b18 <ferror@plt+0x1d98>
  403ae4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ae8:	add	x0, x0, #0x788
  403aec:	b	403b18 <ferror@plt+0x1d98>
  403af0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403af4:	add	x0, x0, #0x798
  403af8:	b	403b18 <ferror@plt+0x1d98>
  403afc:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403b00:	add	x0, x0, #0x7b0
  403b04:	b	403b18 <ferror@plt+0x1d98>
  403b08:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403b0c:	add	x0, x0, #0x7c8
  403b10:	b	403b18 <ferror@plt+0x1d98>
  403b14:	mov	x0, #0x0                   	// #0
  403b18:	add	sp, sp, #0x10
  403b1c:	ret
  403b20:	sub	sp, sp, #0x10
  403b24:	str	x0, [sp, #8]
  403b28:	ldr	x0, [sp, #8]
  403b2c:	add	x0, x0, #0x0
  403b30:	cmp	x0, #0x1f
  403b34:	b.hi	403cd8 <ferror@plt+0x1f58>  // b.pmore
  403b38:	cmp	w0, #0x1f
  403b3c:	b.hi	403cd8 <ferror@plt+0x1f58>  // b.pmore
  403b40:	adrp	x1, 479000 <warn@@Base+0xa02c>
  403b44:	add	x1, x1, #0xac8
  403b48:	ldr	w0, [x1, w0, uxtw #2]
  403b4c:	adr	x1, 403b58 <ferror@plt+0x1dd8>
  403b50:	add	x0, x1, w0, sxtw #2
  403b54:	br	x0
  403b58:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403b5c:	add	x0, x0, #0x858
  403b60:	b	403cdc <ferror@plt+0x1f5c>
  403b64:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403b68:	add	x0, x0, #0x868
  403b6c:	b	403cdc <ferror@plt+0x1f5c>
  403b70:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403b74:	add	x0, x0, #0x878
  403b78:	b	403cdc <ferror@plt+0x1f5c>
  403b7c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403b80:	add	x0, x0, #0x888
  403b84:	b	403cdc <ferror@plt+0x1f5c>
  403b88:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403b8c:	add	x0, x0, #0x898
  403b90:	b	403cdc <ferror@plt+0x1f5c>
  403b94:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403b98:	add	x0, x0, #0x8a8
  403b9c:	b	403cdc <ferror@plt+0x1f5c>
  403ba0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ba4:	add	x0, x0, #0x8b8
  403ba8:	b	403cdc <ferror@plt+0x1f5c>
  403bac:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403bb0:	add	x0, x0, #0x8c8
  403bb4:	b	403cdc <ferror@plt+0x1f5c>
  403bb8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403bbc:	add	x0, x0, #0x8e0
  403bc0:	b	403cdc <ferror@plt+0x1f5c>
  403bc4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403bc8:	add	x0, x0, #0x8f8
  403bcc:	b	403cdc <ferror@plt+0x1f5c>
  403bd0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403bd4:	add	x0, x0, #0x908
  403bd8:	b	403cdc <ferror@plt+0x1f5c>
  403bdc:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403be0:	add	x0, x0, #0x918
  403be4:	b	403cdc <ferror@plt+0x1f5c>
  403be8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403bec:	add	x0, x0, #0x930
  403bf0:	b	403cdc <ferror@plt+0x1f5c>
  403bf4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403bf8:	add	x0, x0, #0x940
  403bfc:	b	403cdc <ferror@plt+0x1f5c>
  403c00:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c04:	add	x0, x0, #0x950
  403c08:	b	403cdc <ferror@plt+0x1f5c>
  403c0c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c10:	add	x0, x0, #0x960
  403c14:	b	403cdc <ferror@plt+0x1f5c>
  403c18:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c1c:	add	x0, x0, #0x978
  403c20:	b	403cdc <ferror@plt+0x1f5c>
  403c24:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c28:	add	x0, x0, #0x990
  403c2c:	b	403cdc <ferror@plt+0x1f5c>
  403c30:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c34:	add	x0, x0, #0x9a8
  403c38:	b	403cdc <ferror@plt+0x1f5c>
  403c3c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c40:	add	x0, x0, #0x9c0
  403c44:	b	403cdc <ferror@plt+0x1f5c>
  403c48:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c4c:	add	x0, x0, #0x9d8
  403c50:	b	403cdc <ferror@plt+0x1f5c>
  403c54:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c58:	add	x0, x0, #0x9f0
  403c5c:	b	403cdc <ferror@plt+0x1f5c>
  403c60:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c64:	add	x0, x0, #0xa08
  403c68:	b	403cdc <ferror@plt+0x1f5c>
  403c6c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c70:	add	x0, x0, #0xa18
  403c74:	b	403cdc <ferror@plt+0x1f5c>
  403c78:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c7c:	add	x0, x0, #0xa28
  403c80:	b	403cdc <ferror@plt+0x1f5c>
  403c84:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c88:	add	x0, x0, #0xa40
  403c8c:	b	403cdc <ferror@plt+0x1f5c>
  403c90:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403c94:	add	x0, x0, #0xa58
  403c98:	b	403cdc <ferror@plt+0x1f5c>
  403c9c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ca0:	add	x0, x0, #0xa70
  403ca4:	b	403cdc <ferror@plt+0x1f5c>
  403ca8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403cac:	add	x0, x0, #0xa88
  403cb0:	b	403cdc <ferror@plt+0x1f5c>
  403cb4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403cb8:	add	x0, x0, #0xa98
  403cbc:	b	403cdc <ferror@plt+0x1f5c>
  403cc0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403cc4:	add	x0, x0, #0xaa8
  403cc8:	b	403cdc <ferror@plt+0x1f5c>
  403ccc:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403cd0:	add	x0, x0, #0xab8
  403cd4:	b	403cdc <ferror@plt+0x1f5c>
  403cd8:	mov	x0, #0x0                   	// #0
  403cdc:	add	sp, sp, #0x10
  403ce0:	ret
  403ce4:	sub	sp, sp, #0x10
  403ce8:	str	x0, [sp, #8]
  403cec:	ldr	x0, [sp, #8]
  403cf0:	add	x0, x0, #0x0
  403cf4:	cmp	x0, #0x14
  403cf8:	b.hi	403e18 <ferror@plt+0x2098>  // b.pmore
  403cfc:	cmp	w0, #0x14
  403d00:	b.hi	403e18 <ferror@plt+0x2098>  // b.pmore
  403d04:	adrp	x1, 479000 <warn@@Base+0xa02c>
  403d08:	add	x1, x1, #0xc98
  403d0c:	ldr	w0, [x1, w0, uxtw #2]
  403d10:	adr	x1, 403d1c <ferror@plt+0x1f9c>
  403d14:	add	x0, x1, w0, sxtw #2
  403d18:	br	x0
  403d1c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403d20:	add	x0, x0, #0xb48
  403d24:	b	403e1c <ferror@plt+0x209c>
  403d28:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403d2c:	add	x0, x0, #0xb58
  403d30:	b	403e1c <ferror@plt+0x209c>
  403d34:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403d38:	add	x0, x0, #0xb68
  403d3c:	b	403e1c <ferror@plt+0x209c>
  403d40:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403d44:	add	x0, x0, #0xb78
  403d48:	b	403e1c <ferror@plt+0x209c>
  403d4c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403d50:	add	x0, x0, #0xb88
  403d54:	b	403e1c <ferror@plt+0x209c>
  403d58:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403d5c:	add	x0, x0, #0xb98
  403d60:	b	403e1c <ferror@plt+0x209c>
  403d64:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403d68:	add	x0, x0, #0xba8
  403d6c:	b	403e1c <ferror@plt+0x209c>
  403d70:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403d74:	add	x0, x0, #0xbb8
  403d78:	b	403e1c <ferror@plt+0x209c>
  403d7c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403d80:	add	x0, x0, #0xbc8
  403d84:	b	403e1c <ferror@plt+0x209c>
  403d88:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403d8c:	add	x0, x0, #0xbd8
  403d90:	b	403e1c <ferror@plt+0x209c>
  403d94:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403d98:	add	x0, x0, #0xbe8
  403d9c:	b	403e1c <ferror@plt+0x209c>
  403da0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403da4:	add	x0, x0, #0xbf8
  403da8:	b	403e1c <ferror@plt+0x209c>
  403dac:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403db0:	add	x0, x0, #0xc08
  403db4:	b	403e1c <ferror@plt+0x209c>
  403db8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403dbc:	add	x0, x0, #0xc18
  403dc0:	b	403e1c <ferror@plt+0x209c>
  403dc4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403dc8:	add	x0, x0, #0xc28
  403dcc:	b	403e1c <ferror@plt+0x209c>
  403dd0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403dd4:	add	x0, x0, #0xc38
  403dd8:	b	403e1c <ferror@plt+0x209c>
  403ddc:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403de0:	add	x0, x0, #0xc48
  403de4:	b	403e1c <ferror@plt+0x209c>
  403de8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403dec:	add	x0, x0, #0xc58
  403df0:	b	403e1c <ferror@plt+0x209c>
  403df4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403df8:	add	x0, x0, #0xc68
  403dfc:	b	403e1c <ferror@plt+0x209c>
  403e00:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403e04:	add	x0, x0, #0xc78
  403e08:	b	403e1c <ferror@plt+0x209c>
  403e0c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403e10:	add	x0, x0, #0xc88
  403e14:	b	403e1c <ferror@plt+0x209c>
  403e18:	mov	x0, #0x0                   	// #0
  403e1c:	add	sp, sp, #0x10
  403e20:	ret
  403e24:	sub	sp, sp, #0x10
  403e28:	str	x0, [sp, #8]
  403e2c:	ldr	x0, [sp, #8]
  403e30:	add	x0, x0, #0x0
  403e34:	cmp	x0, #0x40
  403e38:	b.hi	404168 <ferror@plt+0x23e8>  // b.pmore
  403e3c:	cmp	w0, #0x40
  403e40:	b.hi	404168 <ferror@plt+0x23e8>  // b.pmore
  403e44:	adrp	x1, 47a000 <warn@@Base+0xb02c>
  403e48:	add	x1, x1, #0x2f0
  403e4c:	ldr	w0, [x1, w0, uxtw #2]
  403e50:	adr	x1, 403e5c <ferror@plt+0x20dc>
  403e54:	add	x0, x1, w0, sxtw #2
  403e58:	br	x0
  403e5c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403e60:	add	x0, x0, #0xcf0
  403e64:	b	40416c <ferror@plt+0x23ec>
  403e68:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403e6c:	add	x0, x0, #0xd00
  403e70:	b	40416c <ferror@plt+0x23ec>
  403e74:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403e78:	add	x0, x0, #0xd10
  403e7c:	b	40416c <ferror@plt+0x23ec>
  403e80:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403e84:	add	x0, x0, #0xd28
  403e88:	b	40416c <ferror@plt+0x23ec>
  403e8c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403e90:	add	x0, x0, #0xd40
  403e94:	b	40416c <ferror@plt+0x23ec>
  403e98:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403e9c:	add	x0, x0, #0xd58
  403ea0:	b	40416c <ferror@plt+0x23ec>
  403ea4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ea8:	add	x0, x0, #0xd70
  403eac:	b	40416c <ferror@plt+0x23ec>
  403eb0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403eb4:	add	x0, x0, #0xd90
  403eb8:	b	40416c <ferror@plt+0x23ec>
  403ebc:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ec0:	add	x0, x0, #0xda8
  403ec4:	b	40416c <ferror@plt+0x23ec>
  403ec8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ecc:	add	x0, x0, #0xdc0
  403ed0:	b	40416c <ferror@plt+0x23ec>
  403ed4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ed8:	add	x0, x0, #0xdd8
  403edc:	b	40416c <ferror@plt+0x23ec>
  403ee0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ee4:	add	x0, x0, #0xde8
  403ee8:	b	40416c <ferror@plt+0x23ec>
  403eec:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ef0:	add	x0, x0, #0xe00
  403ef4:	b	40416c <ferror@plt+0x23ec>
  403ef8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403efc:	add	x0, x0, #0xe18
  403f00:	b	40416c <ferror@plt+0x23ec>
  403f04:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f08:	add	x0, x0, #0xe28
  403f0c:	b	40416c <ferror@plt+0x23ec>
  403f10:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f14:	add	x0, x0, #0xe38
  403f18:	b	40416c <ferror@plt+0x23ec>
  403f1c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f20:	add	x0, x0, #0xe48
  403f24:	b	40416c <ferror@plt+0x23ec>
  403f28:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f2c:	add	x0, x0, #0xe58
  403f30:	b	40416c <ferror@plt+0x23ec>
  403f34:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f38:	add	x0, x0, #0xe70
  403f3c:	b	40416c <ferror@plt+0x23ec>
  403f40:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f44:	add	x0, x0, #0xe88
  403f48:	b	40416c <ferror@plt+0x23ec>
  403f4c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f50:	add	x0, x0, #0xea0
  403f54:	b	40416c <ferror@plt+0x23ec>
  403f58:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f5c:	add	x0, x0, #0xeb8
  403f60:	b	40416c <ferror@plt+0x23ec>
  403f64:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f68:	add	x0, x0, #0xed0
  403f6c:	b	40416c <ferror@plt+0x23ec>
  403f70:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f74:	add	x0, x0, #0xee8
  403f78:	b	40416c <ferror@plt+0x23ec>
  403f7c:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f80:	add	x0, x0, #0xf00
  403f84:	b	40416c <ferror@plt+0x23ec>
  403f88:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f8c:	add	x0, x0, #0xf18
  403f90:	b	40416c <ferror@plt+0x23ec>
  403f94:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403f98:	add	x0, x0, #0xf30
  403f9c:	b	40416c <ferror@plt+0x23ec>
  403fa0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403fa4:	add	x0, x0, #0xf48
  403fa8:	b	40416c <ferror@plt+0x23ec>
  403fac:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403fb0:	add	x0, x0, #0xf60
  403fb4:	b	40416c <ferror@plt+0x23ec>
  403fb8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403fbc:	add	x0, x0, #0xf78
  403fc0:	b	40416c <ferror@plt+0x23ec>
  403fc4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403fc8:	add	x0, x0, #0xf90
  403fcc:	b	40416c <ferror@plt+0x23ec>
  403fd0:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403fd4:	add	x0, x0, #0xfa0
  403fd8:	b	40416c <ferror@plt+0x23ec>
  403fdc:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403fe0:	add	x0, x0, #0xfb8
  403fe4:	b	40416c <ferror@plt+0x23ec>
  403fe8:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403fec:	add	x0, x0, #0xfd0
  403ff0:	b	40416c <ferror@plt+0x23ec>
  403ff4:	adrp	x0, 479000 <warn@@Base+0xa02c>
  403ff8:	add	x0, x0, #0xfe0
  403ffc:	b	40416c <ferror@plt+0x23ec>
  404000:	adrp	x0, 479000 <warn@@Base+0xa02c>
  404004:	add	x0, x0, #0xff8
  404008:	b	40416c <ferror@plt+0x23ec>
  40400c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404010:	add	x0, x0, #0x10
  404014:	b	40416c <ferror@plt+0x23ec>
  404018:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40401c:	add	x0, x0, #0x28
  404020:	b	40416c <ferror@plt+0x23ec>
  404024:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404028:	add	x0, x0, #0x40
  40402c:	b	40416c <ferror@plt+0x23ec>
  404030:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404034:	add	x0, x0, #0x58
  404038:	b	40416c <ferror@plt+0x23ec>
  40403c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404040:	add	x0, x0, #0x70
  404044:	b	40416c <ferror@plt+0x23ec>
  404048:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40404c:	add	x0, x0, #0x90
  404050:	b	40416c <ferror@plt+0x23ec>
  404054:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404058:	add	x0, x0, #0xa8
  40405c:	b	40416c <ferror@plt+0x23ec>
  404060:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404064:	add	x0, x0, #0xc0
  404068:	b	40416c <ferror@plt+0x23ec>
  40406c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404070:	add	x0, x0, #0xd8
  404074:	b	40416c <ferror@plt+0x23ec>
  404078:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40407c:	add	x0, x0, #0xf0
  404080:	b	40416c <ferror@plt+0x23ec>
  404084:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404088:	add	x0, x0, #0x110
  40408c:	b	40416c <ferror@plt+0x23ec>
  404090:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404094:	add	x0, x0, #0x130
  404098:	b	40416c <ferror@plt+0x23ec>
  40409c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4040a0:	add	x0, x0, #0x148
  4040a4:	b	40416c <ferror@plt+0x23ec>
  4040a8:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4040ac:	add	x0, x0, #0x160
  4040b0:	b	40416c <ferror@plt+0x23ec>
  4040b4:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4040b8:	add	x0, x0, #0x178
  4040bc:	b	40416c <ferror@plt+0x23ec>
  4040c0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4040c4:	add	x0, x0, #0x190
  4040c8:	b	40416c <ferror@plt+0x23ec>
  4040cc:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4040d0:	add	x0, x0, #0x1a8
  4040d4:	b	40416c <ferror@plt+0x23ec>
  4040d8:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4040dc:	add	x0, x0, #0x1c0
  4040e0:	b	40416c <ferror@plt+0x23ec>
  4040e4:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4040e8:	add	x0, x0, #0x1d8
  4040ec:	b	40416c <ferror@plt+0x23ec>
  4040f0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4040f4:	add	x0, x0, #0x1f0
  4040f8:	b	40416c <ferror@plt+0x23ec>
  4040fc:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404100:	add	x0, x0, #0x208
  404104:	b	40416c <ferror@plt+0x23ec>
  404108:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40410c:	add	x0, x0, #0x220
  404110:	b	40416c <ferror@plt+0x23ec>
  404114:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404118:	add	x0, x0, #0x238
  40411c:	b	40416c <ferror@plt+0x23ec>
  404120:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404124:	add	x0, x0, #0x250
  404128:	b	40416c <ferror@plt+0x23ec>
  40412c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404130:	add	x0, x0, #0x270
  404134:	b	40416c <ferror@plt+0x23ec>
  404138:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40413c:	add	x0, x0, #0x280
  404140:	b	40416c <ferror@plt+0x23ec>
  404144:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404148:	add	x0, x0, #0x298
  40414c:	b	40416c <ferror@plt+0x23ec>
  404150:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404154:	add	x0, x0, #0x2b0
  404158:	b	40416c <ferror@plt+0x23ec>
  40415c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404160:	add	x0, x0, #0x2d0
  404164:	b	40416c <ferror@plt+0x23ec>
  404168:	mov	x0, #0x0                   	// #0
  40416c:	add	sp, sp, #0x10
  404170:	ret
  404174:	sub	sp, sp, #0x10
  404178:	str	x0, [sp, #8]
  40417c:	ldr	x0, [sp, #8]
  404180:	cmp	x0, #0x8
  404184:	b.eq	4042a0 <ferror@plt+0x2520>  // b.none
  404188:	ldr	x0, [sp, #8]
  40418c:	cmp	x0, #0x8
  404190:	b.hi	4042ac <ferror@plt+0x252c>  // b.pmore
  404194:	ldr	x0, [sp, #8]
  404198:	cmp	x0, #0x7
  40419c:	b.eq	404294 <ferror@plt+0x2514>  // b.none
  4041a0:	ldr	x0, [sp, #8]
  4041a4:	cmp	x0, #0x7
  4041a8:	b.hi	4042ac <ferror@plt+0x252c>  // b.pmore
  4041ac:	ldr	x0, [sp, #8]
  4041b0:	cmp	x0, #0x6
  4041b4:	b.eq	404288 <ferror@plt+0x2508>  // b.none
  4041b8:	ldr	x0, [sp, #8]
  4041bc:	cmp	x0, #0x6
  4041c0:	b.hi	4042ac <ferror@plt+0x252c>  // b.pmore
  4041c4:	ldr	x0, [sp, #8]
  4041c8:	cmp	x0, #0x5
  4041cc:	b.eq	40427c <ferror@plt+0x24fc>  // b.none
  4041d0:	ldr	x0, [sp, #8]
  4041d4:	cmp	x0, #0x5
  4041d8:	b.hi	4042ac <ferror@plt+0x252c>  // b.pmore
  4041dc:	ldr	x0, [sp, #8]
  4041e0:	cmp	x0, #0x4
  4041e4:	b.eq	404270 <ferror@plt+0x24f0>  // b.none
  4041e8:	ldr	x0, [sp, #8]
  4041ec:	cmp	x0, #0x4
  4041f0:	b.hi	4042ac <ferror@plt+0x252c>  // b.pmore
  4041f4:	ldr	x0, [sp, #8]
  4041f8:	cmp	x0, #0x3
  4041fc:	b.eq	404264 <ferror@plt+0x24e4>  // b.none
  404200:	ldr	x0, [sp, #8]
  404204:	cmp	x0, #0x3
  404208:	b.hi	4042ac <ferror@plt+0x252c>  // b.pmore
  40420c:	ldr	x0, [sp, #8]
  404210:	cmp	x0, #0x2
  404214:	b.eq	404258 <ferror@plt+0x24d8>  // b.none
  404218:	ldr	x0, [sp, #8]
  40421c:	cmp	x0, #0x2
  404220:	b.hi	4042ac <ferror@plt+0x252c>  // b.pmore
  404224:	ldr	x0, [sp, #8]
  404228:	cmp	x0, #0x0
  40422c:	b.eq	404240 <ferror@plt+0x24c0>  // b.none
  404230:	ldr	x0, [sp, #8]
  404234:	cmp	x0, #0x1
  404238:	b.eq	40424c <ferror@plt+0x24cc>  // b.none
  40423c:	b	4042ac <ferror@plt+0x252c>
  404240:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404244:	add	x0, x0, #0x3f8
  404248:	b	4042b0 <ferror@plt+0x2530>
  40424c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404250:	add	x0, x0, #0x408
  404254:	b	4042b0 <ferror@plt+0x2530>
  404258:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40425c:	add	x0, x0, #0x420
  404260:	b	4042b0 <ferror@plt+0x2530>
  404264:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404268:	add	x0, x0, #0x438
  40426c:	b	4042b0 <ferror@plt+0x2530>
  404270:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404274:	add	x0, x0, #0x448
  404278:	b	4042b0 <ferror@plt+0x2530>
  40427c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404280:	add	x0, x0, #0x458
  404284:	b	4042b0 <ferror@plt+0x2530>
  404288:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40428c:	add	x0, x0, #0x468
  404290:	b	4042b0 <ferror@plt+0x2530>
  404294:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404298:	add	x0, x0, #0x478
  40429c:	b	4042b0 <ferror@plt+0x2530>
  4042a0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4042a4:	add	x0, x0, #0x490
  4042a8:	b	4042b0 <ferror@plt+0x2530>
  4042ac:	mov	x0, #0x0                   	// #0
  4042b0:	add	sp, sp, #0x10
  4042b4:	ret
  4042b8:	sub	sp, sp, #0x10
  4042bc:	str	x0, [sp, #8]
  4042c0:	ldr	x0, [sp, #8]
  4042c4:	cmp	x0, #0xc
  4042c8:	b.eq	404474 <ferror@plt+0x26f4>  // b.none
  4042cc:	ldr	x0, [sp, #8]
  4042d0:	cmp	x0, #0xc
  4042d4:	b.hi	404480 <ferror@plt+0x2700>  // b.pmore
  4042d8:	ldr	x0, [sp, #8]
  4042dc:	cmp	x0, #0xb
  4042e0:	b.eq	404468 <ferror@plt+0x26e8>  // b.none
  4042e4:	ldr	x0, [sp, #8]
  4042e8:	cmp	x0, #0xb
  4042ec:	b.hi	404480 <ferror@plt+0x2700>  // b.pmore
  4042f0:	ldr	x0, [sp, #8]
  4042f4:	cmp	x0, #0xa
  4042f8:	b.eq	40445c <ferror@plt+0x26dc>  // b.none
  4042fc:	ldr	x0, [sp, #8]
  404300:	cmp	x0, #0xa
  404304:	b.hi	404480 <ferror@plt+0x2700>  // b.pmore
  404308:	ldr	x0, [sp, #8]
  40430c:	cmp	x0, #0x9
  404310:	b.eq	404450 <ferror@plt+0x26d0>  // b.none
  404314:	ldr	x0, [sp, #8]
  404318:	cmp	x0, #0x9
  40431c:	b.hi	404480 <ferror@plt+0x2700>  // b.pmore
  404320:	ldr	x0, [sp, #8]
  404324:	cmp	x0, #0x8
  404328:	b.eq	404444 <ferror@plt+0x26c4>  // b.none
  40432c:	ldr	x0, [sp, #8]
  404330:	cmp	x0, #0x8
  404334:	b.hi	404480 <ferror@plt+0x2700>  // b.pmore
  404338:	ldr	x0, [sp, #8]
  40433c:	cmp	x0, #0x7
  404340:	b.eq	404438 <ferror@plt+0x26b8>  // b.none
  404344:	ldr	x0, [sp, #8]
  404348:	cmp	x0, #0x7
  40434c:	b.hi	404480 <ferror@plt+0x2700>  // b.pmore
  404350:	ldr	x0, [sp, #8]
  404354:	cmp	x0, #0x6
  404358:	b.eq	40442c <ferror@plt+0x26ac>  // b.none
  40435c:	ldr	x0, [sp, #8]
  404360:	cmp	x0, #0x6
  404364:	b.hi	404480 <ferror@plt+0x2700>  // b.pmore
  404368:	ldr	x0, [sp, #8]
  40436c:	cmp	x0, #0x5
  404370:	b.eq	404420 <ferror@plt+0x26a0>  // b.none
  404374:	ldr	x0, [sp, #8]
  404378:	cmp	x0, #0x5
  40437c:	b.hi	404480 <ferror@plt+0x2700>  // b.pmore
  404380:	ldr	x0, [sp, #8]
  404384:	cmp	x0, #0x4
  404388:	b.eq	404414 <ferror@plt+0x2694>  // b.none
  40438c:	ldr	x0, [sp, #8]
  404390:	cmp	x0, #0x4
  404394:	b.hi	404480 <ferror@plt+0x2700>  // b.pmore
  404398:	ldr	x0, [sp, #8]
  40439c:	cmp	x0, #0x3
  4043a0:	b.eq	404408 <ferror@plt+0x2688>  // b.none
  4043a4:	ldr	x0, [sp, #8]
  4043a8:	cmp	x0, #0x3
  4043ac:	b.hi	404480 <ferror@plt+0x2700>  // b.pmore
  4043b0:	ldr	x0, [sp, #8]
  4043b4:	cmp	x0, #0x2
  4043b8:	b.eq	4043fc <ferror@plt+0x267c>  // b.none
  4043bc:	ldr	x0, [sp, #8]
  4043c0:	cmp	x0, #0x2
  4043c4:	b.hi	404480 <ferror@plt+0x2700>  // b.pmore
  4043c8:	ldr	x0, [sp, #8]
  4043cc:	cmp	x0, #0x0
  4043d0:	b.eq	4043e4 <ferror@plt+0x2664>  // b.none
  4043d4:	ldr	x0, [sp, #8]
  4043d8:	cmp	x0, #0x1
  4043dc:	b.eq	4043f0 <ferror@plt+0x2670>  // b.none
  4043e0:	b	404480 <ferror@plt+0x2700>
  4043e4:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4043e8:	add	x0, x0, #0x4a8
  4043ec:	b	404484 <ferror@plt+0x2704>
  4043f0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4043f4:	add	x0, x0, #0x4b8
  4043f8:	b	404484 <ferror@plt+0x2704>
  4043fc:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404400:	add	x0, x0, #0x4c8
  404404:	b	404484 <ferror@plt+0x2704>
  404408:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40440c:	add	x0, x0, #0x4d8
  404410:	b	404484 <ferror@plt+0x2704>
  404414:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404418:	add	x0, x0, #0x4f0
  40441c:	b	404484 <ferror@plt+0x2704>
  404420:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404424:	add	x0, x0, #0x500
  404428:	b	404484 <ferror@plt+0x2704>
  40442c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404430:	add	x0, x0, #0x510
  404434:	b	404484 <ferror@plt+0x2704>
  404438:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40443c:	add	x0, x0, #0x528
  404440:	b	404484 <ferror@plt+0x2704>
  404444:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404448:	add	x0, x0, #0x538
  40444c:	b	404484 <ferror@plt+0x2704>
  404450:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404454:	add	x0, x0, #0x548
  404458:	b	404484 <ferror@plt+0x2704>
  40445c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404460:	add	x0, x0, #0x560
  404464:	b	404484 <ferror@plt+0x2704>
  404468:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40446c:	add	x0, x0, #0x570
  404470:	b	404484 <ferror@plt+0x2704>
  404474:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404478:	add	x0, x0, #0x580
  40447c:	b	404484 <ferror@plt+0x2704>
  404480:	mov	x0, #0x0                   	// #0
  404484:	add	sp, sp, #0x10
  404488:	ret
  40448c:	sub	sp, sp, #0x10
  404490:	str	x0, [sp, #8]
  404494:	ldr	x0, [sp, #8]
  404498:	cmp	x0, #0x9
  40449c:	b.eq	4045dc <ferror@plt+0x285c>  // b.none
  4044a0:	ldr	x0, [sp, #8]
  4044a4:	cmp	x0, #0x9
  4044a8:	b.hi	4045e8 <ferror@plt+0x2868>  // b.pmore
  4044ac:	ldr	x0, [sp, #8]
  4044b0:	cmp	x0, #0x8
  4044b4:	b.eq	4045d0 <ferror@plt+0x2850>  // b.none
  4044b8:	ldr	x0, [sp, #8]
  4044bc:	cmp	x0, #0x8
  4044c0:	b.hi	4045e8 <ferror@plt+0x2868>  // b.pmore
  4044c4:	ldr	x0, [sp, #8]
  4044c8:	cmp	x0, #0x7
  4044cc:	b.eq	4045c4 <ferror@plt+0x2844>  // b.none
  4044d0:	ldr	x0, [sp, #8]
  4044d4:	cmp	x0, #0x7
  4044d8:	b.hi	4045e8 <ferror@plt+0x2868>  // b.pmore
  4044dc:	ldr	x0, [sp, #8]
  4044e0:	cmp	x0, #0x6
  4044e4:	b.eq	4045b8 <ferror@plt+0x2838>  // b.none
  4044e8:	ldr	x0, [sp, #8]
  4044ec:	cmp	x0, #0x6
  4044f0:	b.hi	4045e8 <ferror@plt+0x2868>  // b.pmore
  4044f4:	ldr	x0, [sp, #8]
  4044f8:	cmp	x0, #0x5
  4044fc:	b.eq	4045ac <ferror@plt+0x282c>  // b.none
  404500:	ldr	x0, [sp, #8]
  404504:	cmp	x0, #0x5
  404508:	b.hi	4045e8 <ferror@plt+0x2868>  // b.pmore
  40450c:	ldr	x0, [sp, #8]
  404510:	cmp	x0, #0x4
  404514:	b.eq	4045a0 <ferror@plt+0x2820>  // b.none
  404518:	ldr	x0, [sp, #8]
  40451c:	cmp	x0, #0x4
  404520:	b.hi	4045e8 <ferror@plt+0x2868>  // b.pmore
  404524:	ldr	x0, [sp, #8]
  404528:	cmp	x0, #0x3
  40452c:	b.eq	404594 <ferror@plt+0x2814>  // b.none
  404530:	ldr	x0, [sp, #8]
  404534:	cmp	x0, #0x3
  404538:	b.hi	4045e8 <ferror@plt+0x2868>  // b.pmore
  40453c:	ldr	x0, [sp, #8]
  404540:	cmp	x0, #0x2
  404544:	b.eq	404588 <ferror@plt+0x2808>  // b.none
  404548:	ldr	x0, [sp, #8]
  40454c:	cmp	x0, #0x2
  404550:	b.hi	4045e8 <ferror@plt+0x2868>  // b.pmore
  404554:	ldr	x0, [sp, #8]
  404558:	cmp	x0, #0x0
  40455c:	b.eq	404570 <ferror@plt+0x27f0>  // b.none
  404560:	ldr	x0, [sp, #8]
  404564:	cmp	x0, #0x1
  404568:	b.eq	40457c <ferror@plt+0x27fc>  // b.none
  40456c:	b	4045e8 <ferror@plt+0x2868>
  404570:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404574:	add	x0, x0, #0x598
  404578:	b	4045ec <ferror@plt+0x286c>
  40457c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404580:	add	x0, x0, #0x5a8
  404584:	b	4045ec <ferror@plt+0x286c>
  404588:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40458c:	add	x0, x0, #0x5b8
  404590:	b	4045ec <ferror@plt+0x286c>
  404594:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404598:	add	x0, x0, #0x5c8
  40459c:	b	4045ec <ferror@plt+0x286c>
  4045a0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4045a4:	add	x0, x0, #0x5d8
  4045a8:	b	4045ec <ferror@plt+0x286c>
  4045ac:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4045b0:	add	x0, x0, #0x5f0
  4045b4:	b	4045ec <ferror@plt+0x286c>
  4045b8:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4045bc:	add	x0, x0, #0x608
  4045c0:	b	4045ec <ferror@plt+0x286c>
  4045c4:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4045c8:	add	x0, x0, #0x620
  4045cc:	b	4045ec <ferror@plt+0x286c>
  4045d0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4045d4:	add	x0, x0, #0x638
  4045d8:	b	4045ec <ferror@plt+0x286c>
  4045dc:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4045e0:	add	x0, x0, #0x650
  4045e4:	b	4045ec <ferror@plt+0x286c>
  4045e8:	mov	x0, #0x0                   	// #0
  4045ec:	add	sp, sp, #0x10
  4045f0:	ret
  4045f4:	sub	sp, sp, #0x10
  4045f8:	str	x0, [sp, #8]
  4045fc:	ldr	x0, [sp, #8]
  404600:	cmp	x0, #0xd
  404604:	b.eq	4047d4 <ferror@plt+0x2a54>  // b.none
  404608:	ldr	x0, [sp, #8]
  40460c:	cmp	x0, #0xd
  404610:	b.hi	4047e0 <ferror@plt+0x2a60>  // b.pmore
  404614:	ldr	x0, [sp, #8]
  404618:	cmp	x0, #0xc
  40461c:	b.eq	4047c8 <ferror@plt+0x2a48>  // b.none
  404620:	ldr	x0, [sp, #8]
  404624:	cmp	x0, #0xc
  404628:	b.hi	4047e0 <ferror@plt+0x2a60>  // b.pmore
  40462c:	ldr	x0, [sp, #8]
  404630:	cmp	x0, #0xb
  404634:	b.eq	4047bc <ferror@plt+0x2a3c>  // b.none
  404638:	ldr	x0, [sp, #8]
  40463c:	cmp	x0, #0xb
  404640:	b.hi	4047e0 <ferror@plt+0x2a60>  // b.pmore
  404644:	ldr	x0, [sp, #8]
  404648:	cmp	x0, #0xa
  40464c:	b.eq	4047b0 <ferror@plt+0x2a30>  // b.none
  404650:	ldr	x0, [sp, #8]
  404654:	cmp	x0, #0xa
  404658:	b.hi	4047e0 <ferror@plt+0x2a60>  // b.pmore
  40465c:	ldr	x0, [sp, #8]
  404660:	cmp	x0, #0x9
  404664:	b.eq	4047a4 <ferror@plt+0x2a24>  // b.none
  404668:	ldr	x0, [sp, #8]
  40466c:	cmp	x0, #0x9
  404670:	b.hi	4047e0 <ferror@plt+0x2a60>  // b.pmore
  404674:	ldr	x0, [sp, #8]
  404678:	cmp	x0, #0x8
  40467c:	b.eq	404798 <ferror@plt+0x2a18>  // b.none
  404680:	ldr	x0, [sp, #8]
  404684:	cmp	x0, #0x8
  404688:	b.hi	4047e0 <ferror@plt+0x2a60>  // b.pmore
  40468c:	ldr	x0, [sp, #8]
  404690:	cmp	x0, #0x7
  404694:	b.eq	40478c <ferror@plt+0x2a0c>  // b.none
  404698:	ldr	x0, [sp, #8]
  40469c:	cmp	x0, #0x7
  4046a0:	b.hi	4047e0 <ferror@plt+0x2a60>  // b.pmore
  4046a4:	ldr	x0, [sp, #8]
  4046a8:	cmp	x0, #0x6
  4046ac:	b.eq	404780 <ferror@plt+0x2a00>  // b.none
  4046b0:	ldr	x0, [sp, #8]
  4046b4:	cmp	x0, #0x6
  4046b8:	b.hi	4047e0 <ferror@plt+0x2a60>  // b.pmore
  4046bc:	ldr	x0, [sp, #8]
  4046c0:	cmp	x0, #0x5
  4046c4:	b.eq	404774 <ferror@plt+0x29f4>  // b.none
  4046c8:	ldr	x0, [sp, #8]
  4046cc:	cmp	x0, #0x5
  4046d0:	b.hi	4047e0 <ferror@plt+0x2a60>  // b.pmore
  4046d4:	ldr	x0, [sp, #8]
  4046d8:	cmp	x0, #0x4
  4046dc:	b.eq	404768 <ferror@plt+0x29e8>  // b.none
  4046e0:	ldr	x0, [sp, #8]
  4046e4:	cmp	x0, #0x4
  4046e8:	b.hi	4047e0 <ferror@plt+0x2a60>  // b.pmore
  4046ec:	ldr	x0, [sp, #8]
  4046f0:	cmp	x0, #0x3
  4046f4:	b.eq	40475c <ferror@plt+0x29dc>  // b.none
  4046f8:	ldr	x0, [sp, #8]
  4046fc:	cmp	x0, #0x3
  404700:	b.hi	4047e0 <ferror@plt+0x2a60>  // b.pmore
  404704:	ldr	x0, [sp, #8]
  404708:	cmp	x0, #0x2
  40470c:	b.eq	404750 <ferror@plt+0x29d0>  // b.none
  404710:	ldr	x0, [sp, #8]
  404714:	cmp	x0, #0x2
  404718:	b.hi	4047e0 <ferror@plt+0x2a60>  // b.pmore
  40471c:	ldr	x0, [sp, #8]
  404720:	cmp	x0, #0x0
  404724:	b.eq	404738 <ferror@plt+0x29b8>  // b.none
  404728:	ldr	x0, [sp, #8]
  40472c:	cmp	x0, #0x1
  404730:	b.eq	404744 <ferror@plt+0x29c4>  // b.none
  404734:	b	4047e0 <ferror@plt+0x2a60>
  404738:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40473c:	add	x0, x0, #0x668
  404740:	b	4047e4 <ferror@plt+0x2a64>
  404744:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404748:	add	x0, x0, #0x678
  40474c:	b	4047e4 <ferror@plt+0x2a64>
  404750:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404754:	add	x0, x0, #0x688
  404758:	b	4047e4 <ferror@plt+0x2a64>
  40475c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404760:	add	x0, x0, #0x698
  404764:	b	4047e4 <ferror@plt+0x2a64>
  404768:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40476c:	add	x0, x0, #0x6a8
  404770:	b	4047e4 <ferror@plt+0x2a64>
  404774:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404778:	add	x0, x0, #0x6c0
  40477c:	b	4047e4 <ferror@plt+0x2a64>
  404780:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404784:	add	x0, x0, #0x6d8
  404788:	b	4047e4 <ferror@plt+0x2a64>
  40478c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404790:	add	x0, x0, #0x6f0
  404794:	b	4047e4 <ferror@plt+0x2a64>
  404798:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40479c:	add	x0, x0, #0x708
  4047a0:	b	4047e4 <ferror@plt+0x2a64>
  4047a4:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4047a8:	add	x0, x0, #0x718
  4047ac:	b	4047e4 <ferror@plt+0x2a64>
  4047b0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4047b4:	add	x0, x0, #0x728
  4047b8:	b	4047e4 <ferror@plt+0x2a64>
  4047bc:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4047c0:	add	x0, x0, #0x740
  4047c4:	b	4047e4 <ferror@plt+0x2a64>
  4047c8:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4047cc:	add	x0, x0, #0x750
  4047d0:	b	4047e4 <ferror@plt+0x2a64>
  4047d4:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4047d8:	add	x0, x0, #0x760
  4047dc:	b	4047e4 <ferror@plt+0x2a64>
  4047e0:	mov	x0, #0x0                   	// #0
  4047e4:	add	sp, sp, #0x10
  4047e8:	ret
  4047ec:	sub	sp, sp, #0x10
  4047f0:	str	x0, [sp, #8]
  4047f4:	ldr	x0, [sp, #8]
  4047f8:	cmp	x0, #0xd
  4047fc:	b.eq	4049cc <ferror@plt+0x2c4c>  // b.none
  404800:	ldr	x0, [sp, #8]
  404804:	cmp	x0, #0xd
  404808:	b.hi	4049d8 <ferror@plt+0x2c58>  // b.pmore
  40480c:	ldr	x0, [sp, #8]
  404810:	cmp	x0, #0xc
  404814:	b.eq	4049c0 <ferror@plt+0x2c40>  // b.none
  404818:	ldr	x0, [sp, #8]
  40481c:	cmp	x0, #0xc
  404820:	b.hi	4049d8 <ferror@plt+0x2c58>  // b.pmore
  404824:	ldr	x0, [sp, #8]
  404828:	cmp	x0, #0xb
  40482c:	b.eq	4049b4 <ferror@plt+0x2c34>  // b.none
  404830:	ldr	x0, [sp, #8]
  404834:	cmp	x0, #0xb
  404838:	b.hi	4049d8 <ferror@plt+0x2c58>  // b.pmore
  40483c:	ldr	x0, [sp, #8]
  404840:	cmp	x0, #0xa
  404844:	b.eq	4049a8 <ferror@plt+0x2c28>  // b.none
  404848:	ldr	x0, [sp, #8]
  40484c:	cmp	x0, #0xa
  404850:	b.hi	4049d8 <ferror@plt+0x2c58>  // b.pmore
  404854:	ldr	x0, [sp, #8]
  404858:	cmp	x0, #0x9
  40485c:	b.eq	40499c <ferror@plt+0x2c1c>  // b.none
  404860:	ldr	x0, [sp, #8]
  404864:	cmp	x0, #0x9
  404868:	b.hi	4049d8 <ferror@plt+0x2c58>  // b.pmore
  40486c:	ldr	x0, [sp, #8]
  404870:	cmp	x0, #0x8
  404874:	b.eq	404990 <ferror@plt+0x2c10>  // b.none
  404878:	ldr	x0, [sp, #8]
  40487c:	cmp	x0, #0x8
  404880:	b.hi	4049d8 <ferror@plt+0x2c58>  // b.pmore
  404884:	ldr	x0, [sp, #8]
  404888:	cmp	x0, #0x7
  40488c:	b.eq	404984 <ferror@plt+0x2c04>  // b.none
  404890:	ldr	x0, [sp, #8]
  404894:	cmp	x0, #0x7
  404898:	b.hi	4049d8 <ferror@plt+0x2c58>  // b.pmore
  40489c:	ldr	x0, [sp, #8]
  4048a0:	cmp	x0, #0x6
  4048a4:	b.eq	404978 <ferror@plt+0x2bf8>  // b.none
  4048a8:	ldr	x0, [sp, #8]
  4048ac:	cmp	x0, #0x6
  4048b0:	b.hi	4049d8 <ferror@plt+0x2c58>  // b.pmore
  4048b4:	ldr	x0, [sp, #8]
  4048b8:	cmp	x0, #0x5
  4048bc:	b.eq	40496c <ferror@plt+0x2bec>  // b.none
  4048c0:	ldr	x0, [sp, #8]
  4048c4:	cmp	x0, #0x5
  4048c8:	b.hi	4049d8 <ferror@plt+0x2c58>  // b.pmore
  4048cc:	ldr	x0, [sp, #8]
  4048d0:	cmp	x0, #0x4
  4048d4:	b.eq	404960 <ferror@plt+0x2be0>  // b.none
  4048d8:	ldr	x0, [sp, #8]
  4048dc:	cmp	x0, #0x4
  4048e0:	b.hi	4049d8 <ferror@plt+0x2c58>  // b.pmore
  4048e4:	ldr	x0, [sp, #8]
  4048e8:	cmp	x0, #0x3
  4048ec:	b.eq	404954 <ferror@plt+0x2bd4>  // b.none
  4048f0:	ldr	x0, [sp, #8]
  4048f4:	cmp	x0, #0x3
  4048f8:	b.hi	4049d8 <ferror@plt+0x2c58>  // b.pmore
  4048fc:	ldr	x0, [sp, #8]
  404900:	cmp	x0, #0x2
  404904:	b.eq	404948 <ferror@plt+0x2bc8>  // b.none
  404908:	ldr	x0, [sp, #8]
  40490c:	cmp	x0, #0x2
  404910:	b.hi	4049d8 <ferror@plt+0x2c58>  // b.pmore
  404914:	ldr	x0, [sp, #8]
  404918:	cmp	x0, #0x0
  40491c:	b.eq	404930 <ferror@plt+0x2bb0>  // b.none
  404920:	ldr	x0, [sp, #8]
  404924:	cmp	x0, #0x1
  404928:	b.eq	40493c <ferror@plt+0x2bbc>  // b.none
  40492c:	b	4049d8 <ferror@plt+0x2c58>
  404930:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404934:	add	x0, x0, #0x778
  404938:	b	4049dc <ferror@plt+0x2c5c>
  40493c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404940:	add	x0, x0, #0x788
  404944:	b	4049dc <ferror@plt+0x2c5c>
  404948:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40494c:	add	x0, x0, #0x798
  404950:	b	4049dc <ferror@plt+0x2c5c>
  404954:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404958:	add	x0, x0, #0x7a8
  40495c:	b	4049dc <ferror@plt+0x2c5c>
  404960:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404964:	add	x0, x0, #0x7b8
  404968:	b	4049dc <ferror@plt+0x2c5c>
  40496c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404970:	add	x0, x0, #0x7d0
  404974:	b	4049dc <ferror@plt+0x2c5c>
  404978:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  40497c:	add	x0, x0, #0x7e8
  404980:	b	4049dc <ferror@plt+0x2c5c>
  404984:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404988:	add	x0, x0, #0x800
  40498c:	b	4049dc <ferror@plt+0x2c5c>
  404990:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404994:	add	x0, x0, #0x818
  404998:	b	4049dc <ferror@plt+0x2c5c>
  40499c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4049a0:	add	x0, x0, #0x830
  4049a4:	b	4049dc <ferror@plt+0x2c5c>
  4049a8:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4049ac:	add	x0, x0, #0x840
  4049b0:	b	4049dc <ferror@plt+0x2c5c>
  4049b4:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4049b8:	add	x0, x0, #0x850
  4049bc:	b	4049dc <ferror@plt+0x2c5c>
  4049c0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4049c4:	add	x0, x0, #0x868
  4049c8:	b	4049dc <ferror@plt+0x2c5c>
  4049cc:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  4049d0:	add	x0, x0, #0x880
  4049d4:	b	4049dc <ferror@plt+0x2c5c>
  4049d8:	mov	x0, #0x0                   	// #0
  4049dc:	add	sp, sp, #0x10
  4049e0:	ret
  4049e4:	sub	sp, sp, #0x10
  4049e8:	str	x0, [sp, #8]
  4049ec:	ldr	x0, [sp, #8]
  4049f0:	cmp	x0, #0xc
  4049f4:	b.eq	404ba0 <ferror@plt+0x2e20>  // b.none
  4049f8:	ldr	x0, [sp, #8]
  4049fc:	cmp	x0, #0xc
  404a00:	b.hi	404bac <ferror@plt+0x2e2c>  // b.pmore
  404a04:	ldr	x0, [sp, #8]
  404a08:	cmp	x0, #0xb
  404a0c:	b.eq	404b94 <ferror@plt+0x2e14>  // b.none
  404a10:	ldr	x0, [sp, #8]
  404a14:	cmp	x0, #0xb
  404a18:	b.hi	404bac <ferror@plt+0x2e2c>  // b.pmore
  404a1c:	ldr	x0, [sp, #8]
  404a20:	cmp	x0, #0xa
  404a24:	b.eq	404b88 <ferror@plt+0x2e08>  // b.none
  404a28:	ldr	x0, [sp, #8]
  404a2c:	cmp	x0, #0xa
  404a30:	b.hi	404bac <ferror@plt+0x2e2c>  // b.pmore
  404a34:	ldr	x0, [sp, #8]
  404a38:	cmp	x0, #0x9
  404a3c:	b.eq	404b7c <ferror@plt+0x2dfc>  // b.none
  404a40:	ldr	x0, [sp, #8]
  404a44:	cmp	x0, #0x9
  404a48:	b.hi	404bac <ferror@plt+0x2e2c>  // b.pmore
  404a4c:	ldr	x0, [sp, #8]
  404a50:	cmp	x0, #0x8
  404a54:	b.eq	404b70 <ferror@plt+0x2df0>  // b.none
  404a58:	ldr	x0, [sp, #8]
  404a5c:	cmp	x0, #0x8
  404a60:	b.hi	404bac <ferror@plt+0x2e2c>  // b.pmore
  404a64:	ldr	x0, [sp, #8]
  404a68:	cmp	x0, #0x7
  404a6c:	b.eq	404b64 <ferror@plt+0x2de4>  // b.none
  404a70:	ldr	x0, [sp, #8]
  404a74:	cmp	x0, #0x7
  404a78:	b.hi	404bac <ferror@plt+0x2e2c>  // b.pmore
  404a7c:	ldr	x0, [sp, #8]
  404a80:	cmp	x0, #0x6
  404a84:	b.eq	404b58 <ferror@plt+0x2dd8>  // b.none
  404a88:	ldr	x0, [sp, #8]
  404a8c:	cmp	x0, #0x6
  404a90:	b.hi	404bac <ferror@plt+0x2e2c>  // b.pmore
  404a94:	ldr	x0, [sp, #8]
  404a98:	cmp	x0, #0x5
  404a9c:	b.eq	404b4c <ferror@plt+0x2dcc>  // b.none
  404aa0:	ldr	x0, [sp, #8]
  404aa4:	cmp	x0, #0x5
  404aa8:	b.hi	404bac <ferror@plt+0x2e2c>  // b.pmore
  404aac:	ldr	x0, [sp, #8]
  404ab0:	cmp	x0, #0x4
  404ab4:	b.eq	404b40 <ferror@plt+0x2dc0>  // b.none
  404ab8:	ldr	x0, [sp, #8]
  404abc:	cmp	x0, #0x4
  404ac0:	b.hi	404bac <ferror@plt+0x2e2c>  // b.pmore
  404ac4:	ldr	x0, [sp, #8]
  404ac8:	cmp	x0, #0x3
  404acc:	b.eq	404b34 <ferror@plt+0x2db4>  // b.none
  404ad0:	ldr	x0, [sp, #8]
  404ad4:	cmp	x0, #0x3
  404ad8:	b.hi	404bac <ferror@plt+0x2e2c>  // b.pmore
  404adc:	ldr	x0, [sp, #8]
  404ae0:	cmp	x0, #0x2
  404ae4:	b.eq	404b28 <ferror@plt+0x2da8>  // b.none
  404ae8:	ldr	x0, [sp, #8]
  404aec:	cmp	x0, #0x2
  404af0:	b.hi	404bac <ferror@plt+0x2e2c>  // b.pmore
  404af4:	ldr	x0, [sp, #8]
  404af8:	cmp	x0, #0x0
  404afc:	b.eq	404b10 <ferror@plt+0x2d90>  // b.none
  404b00:	ldr	x0, [sp, #8]
  404b04:	cmp	x0, #0x1
  404b08:	b.eq	404b1c <ferror@plt+0x2d9c>  // b.none
  404b0c:	b	404bac <ferror@plt+0x2e2c>
  404b10:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404b14:	add	x0, x0, #0x890
  404b18:	b	404bb0 <ferror@plt+0x2e30>
  404b1c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404b20:	add	x0, x0, #0x8a0
  404b24:	b	404bb0 <ferror@plt+0x2e30>
  404b28:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404b2c:	add	x0, x0, #0x8b0
  404b30:	b	404bb0 <ferror@plt+0x2e30>
  404b34:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404b38:	add	x0, x0, #0x8c0
  404b3c:	b	404bb0 <ferror@plt+0x2e30>
  404b40:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404b44:	add	x0, x0, #0x8d0
  404b48:	b	404bb0 <ferror@plt+0x2e30>
  404b4c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404b50:	add	x0, x0, #0x8e0
  404b54:	b	404bb0 <ferror@plt+0x2e30>
  404b58:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404b5c:	add	x0, x0, #0x8f0
  404b60:	b	404bb0 <ferror@plt+0x2e30>
  404b64:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404b68:	add	x0, x0, #0x900
  404b6c:	b	404bb0 <ferror@plt+0x2e30>
  404b70:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404b74:	add	x0, x0, #0x910
  404b78:	b	404bb0 <ferror@plt+0x2e30>
  404b7c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404b80:	add	x0, x0, #0x920
  404b84:	b	404bb0 <ferror@plt+0x2e30>
  404b88:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404b8c:	add	x0, x0, #0x930
  404b90:	b	404bb0 <ferror@plt+0x2e30>
  404b94:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404b98:	add	x0, x0, #0x940
  404b9c:	b	404bb0 <ferror@plt+0x2e30>
  404ba0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404ba4:	add	x0, x0, #0x958
  404ba8:	b	404bb0 <ferror@plt+0x2e30>
  404bac:	mov	x0, #0x0                   	// #0
  404bb0:	add	sp, sp, #0x10
  404bb4:	ret
  404bb8:	sub	sp, sp, #0x10
  404bbc:	str	x0, [sp, #8]
  404bc0:	ldr	x0, [sp, #8]
  404bc4:	add	x0, x0, #0x0
  404bc8:	cmp	x0, #0xc9
  404bcc:	b.hi	404df4 <ferror@plt+0x3074>  // b.pmore
  404bd0:	cmp	w0, #0xc9
  404bd4:	b.hi	404df4 <ferror@plt+0x3074>  // b.pmore
  404bd8:	adrp	x1, 47a000 <warn@@Base+0xb02c>
  404bdc:	add	x1, x1, #0xcb4
  404be0:	ldr	w0, [x1, w0, uxtw #2]
  404be4:	adr	x1, 404bf0 <ferror@plt+0x2e70>
  404be8:	add	x0, x1, w0, sxtw #2
  404bec:	br	x0
  404bf0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404bf4:	add	x0, x0, #0x970
  404bf8:	b	404df8 <ferror@plt+0x3078>
  404bfc:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c00:	add	x0, x0, #0x980
  404c04:	b	404df8 <ferror@plt+0x3078>
  404c08:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c0c:	add	x0, x0, #0x990
  404c10:	b	404df8 <ferror@plt+0x3078>
  404c14:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c18:	add	x0, x0, #0x9a0
  404c1c:	b	404df8 <ferror@plt+0x3078>
  404c20:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c24:	add	x0, x0, #0x9b0
  404c28:	b	404df8 <ferror@plt+0x3078>
  404c2c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c30:	add	x0, x0, #0x9c0
  404c34:	b	404df8 <ferror@plt+0x3078>
  404c38:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c3c:	add	x0, x0, #0x9d0
  404c40:	b	404df8 <ferror@plt+0x3078>
  404c44:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c48:	add	x0, x0, #0x9e0
  404c4c:	b	404df8 <ferror@plt+0x3078>
  404c50:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c54:	add	x0, x0, #0x9f0
  404c58:	b	404df8 <ferror@plt+0x3078>
  404c5c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c60:	add	x0, x0, #0xa00
  404c64:	b	404df8 <ferror@plt+0x3078>
  404c68:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c6c:	add	x0, x0, #0xa10
  404c70:	b	404df8 <ferror@plt+0x3078>
  404c74:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c78:	add	x0, x0, #0xa20
  404c7c:	b	404df8 <ferror@plt+0x3078>
  404c80:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c84:	add	x0, x0, #0xa30
  404c88:	b	404df8 <ferror@plt+0x3078>
  404c8c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c90:	add	x0, x0, #0xa40
  404c94:	b	404df8 <ferror@plt+0x3078>
  404c98:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404c9c:	add	x0, x0, #0xa50
  404ca0:	b	404df8 <ferror@plt+0x3078>
  404ca4:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404ca8:	add	x0, x0, #0xa60
  404cac:	b	404df8 <ferror@plt+0x3078>
  404cb0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404cb4:	add	x0, x0, #0xa78
  404cb8:	b	404df8 <ferror@plt+0x3078>
  404cbc:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404cc0:	add	x0, x0, #0xa90
  404cc4:	b	404df8 <ferror@plt+0x3078>
  404cc8:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404ccc:	add	x0, x0, #0xaa8
  404cd0:	b	404df8 <ferror@plt+0x3078>
  404cd4:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404cd8:	add	x0, x0, #0xac0
  404cdc:	b	404df8 <ferror@plt+0x3078>
  404ce0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404ce4:	add	x0, x0, #0xad8
  404ce8:	b	404df8 <ferror@plt+0x3078>
  404cec:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404cf0:	add	x0, x0, #0xaf0
  404cf4:	b	404df8 <ferror@plt+0x3078>
  404cf8:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404cfc:	add	x0, x0, #0xb08
  404d00:	b	404df8 <ferror@plt+0x3078>
  404d04:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d08:	add	x0, x0, #0xb18
  404d0c:	b	404df8 <ferror@plt+0x3078>
  404d10:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d14:	add	x0, x0, #0xb28
  404d18:	b	404df8 <ferror@plt+0x3078>
  404d1c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d20:	add	x0, x0, #0xb38
  404d24:	b	404df8 <ferror@plt+0x3078>
  404d28:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d2c:	add	x0, x0, #0xb48
  404d30:	b	404df8 <ferror@plt+0x3078>
  404d34:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d38:	add	x0, x0, #0xb60
  404d3c:	b	404df8 <ferror@plt+0x3078>
  404d40:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d44:	add	x0, x0, #0xb78
  404d48:	b	404df8 <ferror@plt+0x3078>
  404d4c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d50:	add	x0, x0, #0xb90
  404d54:	b	404df8 <ferror@plt+0x3078>
  404d58:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d5c:	add	x0, x0, #0xba8
  404d60:	b	404df8 <ferror@plt+0x3078>
  404d64:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d68:	add	x0, x0, #0xbb8
  404d6c:	b	404df8 <ferror@plt+0x3078>
  404d70:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d74:	add	x0, x0, #0xbc8
  404d78:	b	404df8 <ferror@plt+0x3078>
  404d7c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d80:	add	x0, x0, #0xbd8
  404d84:	b	404df8 <ferror@plt+0x3078>
  404d88:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d8c:	add	x0, x0, #0xbf0
  404d90:	b	404df8 <ferror@plt+0x3078>
  404d94:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404d98:	add	x0, x0, #0xc08
  404d9c:	b	404df8 <ferror@plt+0x3078>
  404da0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404da4:	add	x0, x0, #0xc20
  404da8:	b	404df8 <ferror@plt+0x3078>
  404dac:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404db0:	add	x0, x0, #0xc30
  404db4:	b	404df8 <ferror@plt+0x3078>
  404db8:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404dbc:	add	x0, x0, #0xc48
  404dc0:	b	404df8 <ferror@plt+0x3078>
  404dc4:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404dc8:	add	x0, x0, #0xc60
  404dcc:	b	404df8 <ferror@plt+0x3078>
  404dd0:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404dd4:	add	x0, x0, #0xc78
  404dd8:	b	404df8 <ferror@plt+0x3078>
  404ddc:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404de0:	add	x0, x0, #0xc88
  404de4:	b	404df8 <ferror@plt+0x3078>
  404de8:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404dec:	add	x0, x0, #0xca0
  404df0:	b	404df8 <ferror@plt+0x3078>
  404df4:	mov	x0, #0x0                   	// #0
  404df8:	add	sp, sp, #0x10
  404dfc:	ret
  404e00:	sub	sp, sp, #0x10
  404e04:	str	x0, [sp, #8]
  404e08:	ldr	x0, [sp, #8]
  404e0c:	cmp	x0, #0xc
  404e10:	b.eq	404fbc <ferror@plt+0x323c>  // b.none
  404e14:	ldr	x0, [sp, #8]
  404e18:	cmp	x0, #0xc
  404e1c:	b.hi	404fc8 <ferror@plt+0x3248>  // b.pmore
  404e20:	ldr	x0, [sp, #8]
  404e24:	cmp	x0, #0xb
  404e28:	b.eq	404fb0 <ferror@plt+0x3230>  // b.none
  404e2c:	ldr	x0, [sp, #8]
  404e30:	cmp	x0, #0xb
  404e34:	b.hi	404fc8 <ferror@plt+0x3248>  // b.pmore
  404e38:	ldr	x0, [sp, #8]
  404e3c:	cmp	x0, #0xa
  404e40:	b.eq	404fa4 <ferror@plt+0x3224>  // b.none
  404e44:	ldr	x0, [sp, #8]
  404e48:	cmp	x0, #0xa
  404e4c:	b.hi	404fc8 <ferror@plt+0x3248>  // b.pmore
  404e50:	ldr	x0, [sp, #8]
  404e54:	cmp	x0, #0x9
  404e58:	b.eq	404f98 <ferror@plt+0x3218>  // b.none
  404e5c:	ldr	x0, [sp, #8]
  404e60:	cmp	x0, #0x9
  404e64:	b.hi	404fc8 <ferror@plt+0x3248>  // b.pmore
  404e68:	ldr	x0, [sp, #8]
  404e6c:	cmp	x0, #0x8
  404e70:	b.eq	404f8c <ferror@plt+0x320c>  // b.none
  404e74:	ldr	x0, [sp, #8]
  404e78:	cmp	x0, #0x8
  404e7c:	b.hi	404fc8 <ferror@plt+0x3248>  // b.pmore
  404e80:	ldr	x0, [sp, #8]
  404e84:	cmp	x0, #0x7
  404e88:	b.eq	404f80 <ferror@plt+0x3200>  // b.none
  404e8c:	ldr	x0, [sp, #8]
  404e90:	cmp	x0, #0x7
  404e94:	b.hi	404fc8 <ferror@plt+0x3248>  // b.pmore
  404e98:	ldr	x0, [sp, #8]
  404e9c:	cmp	x0, #0x6
  404ea0:	b.eq	404f74 <ferror@plt+0x31f4>  // b.none
  404ea4:	ldr	x0, [sp, #8]
  404ea8:	cmp	x0, #0x6
  404eac:	b.hi	404fc8 <ferror@plt+0x3248>  // b.pmore
  404eb0:	ldr	x0, [sp, #8]
  404eb4:	cmp	x0, #0x5
  404eb8:	b.eq	404f68 <ferror@plt+0x31e8>  // b.none
  404ebc:	ldr	x0, [sp, #8]
  404ec0:	cmp	x0, #0x5
  404ec4:	b.hi	404fc8 <ferror@plt+0x3248>  // b.pmore
  404ec8:	ldr	x0, [sp, #8]
  404ecc:	cmp	x0, #0x4
  404ed0:	b.eq	404f5c <ferror@plt+0x31dc>  // b.none
  404ed4:	ldr	x0, [sp, #8]
  404ed8:	cmp	x0, #0x4
  404edc:	b.hi	404fc8 <ferror@plt+0x3248>  // b.pmore
  404ee0:	ldr	x0, [sp, #8]
  404ee4:	cmp	x0, #0x3
  404ee8:	b.eq	404f50 <ferror@plt+0x31d0>  // b.none
  404eec:	ldr	x0, [sp, #8]
  404ef0:	cmp	x0, #0x3
  404ef4:	b.hi	404fc8 <ferror@plt+0x3248>  // b.pmore
  404ef8:	ldr	x0, [sp, #8]
  404efc:	cmp	x0, #0x2
  404f00:	b.eq	404f44 <ferror@plt+0x31c4>  // b.none
  404f04:	ldr	x0, [sp, #8]
  404f08:	cmp	x0, #0x2
  404f0c:	b.hi	404fc8 <ferror@plt+0x3248>  // b.pmore
  404f10:	ldr	x0, [sp, #8]
  404f14:	cmp	x0, #0x0
  404f18:	b.eq	404f2c <ferror@plt+0x31ac>  // b.none
  404f1c:	ldr	x0, [sp, #8]
  404f20:	cmp	x0, #0x1
  404f24:	b.eq	404f38 <ferror@plt+0x31b8>  // b.none
  404f28:	b	404fc8 <ferror@plt+0x3248>
  404f2c:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404f30:	add	x0, x0, #0xfe0
  404f34:	b	404fcc <ferror@plt+0x324c>
  404f38:	adrp	x0, 47a000 <warn@@Base+0xb02c>
  404f3c:	add	x0, x0, #0xff0
  404f40:	b	404fcc <ferror@plt+0x324c>
  404f44:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  404f48:	add	x0, x0, #0x0
  404f4c:	b	404fcc <ferror@plt+0x324c>
  404f50:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  404f54:	add	x0, x0, #0x10
  404f58:	b	404fcc <ferror@plt+0x324c>
  404f5c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  404f60:	add	x0, x0, #0x20
  404f64:	b	404fcc <ferror@plt+0x324c>
  404f68:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  404f6c:	add	x0, x0, #0x30
  404f70:	b	404fcc <ferror@plt+0x324c>
  404f74:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  404f78:	add	x0, x0, #0x40
  404f7c:	b	404fcc <ferror@plt+0x324c>
  404f80:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  404f84:	add	x0, x0, #0x50
  404f88:	b	404fcc <ferror@plt+0x324c>
  404f8c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  404f90:	add	x0, x0, #0x60
  404f94:	b	404fcc <ferror@plt+0x324c>
  404f98:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  404f9c:	add	x0, x0, #0x70
  404fa0:	b	404fcc <ferror@plt+0x324c>
  404fa4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  404fa8:	add	x0, x0, #0x80
  404fac:	b	404fcc <ferror@plt+0x324c>
  404fb0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  404fb4:	add	x0, x0, #0x90
  404fb8:	b	404fcc <ferror@plt+0x324c>
  404fbc:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  404fc0:	add	x0, x0, #0xa0
  404fc4:	b	404fcc <ferror@plt+0x324c>
  404fc8:	mov	x0, #0x0                   	// #0
  404fcc:	add	sp, sp, #0x10
  404fd0:	ret
  404fd4:	sub	sp, sp, #0x10
  404fd8:	str	x0, [sp, #8]
  404fdc:	ldr	x0, [sp, #8]
  404fe0:	add	x0, x0, #0x0
  404fe4:	cmp	x0, #0x8d
  404fe8:	b.hi	4052a0 <ferror@plt+0x3520>  // b.pmore
  404fec:	cmp	w0, #0x8d
  404ff0:	b.hi	4052a0 <ferror@plt+0x3520>  // b.pmore
  404ff4:	adrp	x1, 47b000 <warn@@Base+0xc02c>
  404ff8:	add	x1, x1, #0x420
  404ffc:	ldr	w0, [x1, w0, uxtw #2]
  405000:	adr	x1, 40500c <ferror@plt+0x328c>
  405004:	add	x0, x1, w0, sxtw #2
  405008:	br	x0
  40500c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405010:	add	x0, x0, #0xb0
  405014:	b	4052a4 <ferror@plt+0x3524>
  405018:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40501c:	add	x0, x0, #0xc0
  405020:	b	4052a4 <ferror@plt+0x3524>
  405024:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405028:	add	x0, x0, #0xd0
  40502c:	b	4052a4 <ferror@plt+0x3524>
  405030:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405034:	add	x0, x0, #0xe0
  405038:	b	4052a4 <ferror@plt+0x3524>
  40503c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405040:	add	x0, x0, #0xf0
  405044:	b	4052a4 <ferror@plt+0x3524>
  405048:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40504c:	add	x0, x0, #0x100
  405050:	b	4052a4 <ferror@plt+0x3524>
  405054:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405058:	add	x0, x0, #0x110
  40505c:	b	4052a4 <ferror@plt+0x3524>
  405060:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405064:	add	x0, x0, #0x120
  405068:	b	4052a4 <ferror@plt+0x3524>
  40506c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405070:	add	x0, x0, #0x130
  405074:	b	4052a4 <ferror@plt+0x3524>
  405078:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40507c:	add	x0, x0, #0x140
  405080:	b	4052a4 <ferror@plt+0x3524>
  405084:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405088:	add	x0, x0, #0x150
  40508c:	b	4052a4 <ferror@plt+0x3524>
  405090:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405094:	add	x0, x0, #0x160
  405098:	b	4052a4 <ferror@plt+0x3524>
  40509c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4050a0:	add	x0, x0, #0x170
  4050a4:	b	4052a4 <ferror@plt+0x3524>
  4050a8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4050ac:	add	x0, x0, #0x180
  4050b0:	b	4052a4 <ferror@plt+0x3524>
  4050b4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4050b8:	add	x0, x0, #0x190
  4050bc:	b	4052a4 <ferror@plt+0x3524>
  4050c0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4050c4:	add	x0, x0, #0x1a0
  4050c8:	b	4052a4 <ferror@plt+0x3524>
  4050cc:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4050d0:	add	x0, x0, #0x1b0
  4050d4:	b	4052a4 <ferror@plt+0x3524>
  4050d8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4050dc:	add	x0, x0, #0x1c0
  4050e0:	b	4052a4 <ferror@plt+0x3524>
  4050e4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4050e8:	add	x0, x0, #0x1d0
  4050ec:	b	4052a4 <ferror@plt+0x3524>
  4050f0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4050f4:	add	x0, x0, #0x1e0
  4050f8:	b	4052a4 <ferror@plt+0x3524>
  4050fc:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405100:	add	x0, x0, #0x1f0
  405104:	b	4052a4 <ferror@plt+0x3524>
  405108:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40510c:	add	x0, x0, #0x200
  405110:	b	4052a4 <ferror@plt+0x3524>
  405114:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405118:	add	x0, x0, #0x210
  40511c:	b	4052a4 <ferror@plt+0x3524>
  405120:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405124:	add	x0, x0, #0x220
  405128:	b	4052a4 <ferror@plt+0x3524>
  40512c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405130:	add	x0, x0, #0x230
  405134:	b	4052a4 <ferror@plt+0x3524>
  405138:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40513c:	add	x0, x0, #0x240
  405140:	b	4052a4 <ferror@plt+0x3524>
  405144:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405148:	add	x0, x0, #0x250
  40514c:	b	4052a4 <ferror@plt+0x3524>
  405150:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405154:	add	x0, x0, #0x260
  405158:	b	4052a4 <ferror@plt+0x3524>
  40515c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405160:	add	x0, x0, #0x270
  405164:	b	4052a4 <ferror@plt+0x3524>
  405168:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40516c:	add	x0, x0, #0x280
  405170:	b	4052a4 <ferror@plt+0x3524>
  405174:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405178:	add	x0, x0, #0x290
  40517c:	b	4052a4 <ferror@plt+0x3524>
  405180:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405184:	add	x0, x0, #0x2a0
  405188:	b	4052a4 <ferror@plt+0x3524>
  40518c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405190:	add	x0, x0, #0x2b0
  405194:	b	4052a4 <ferror@plt+0x3524>
  405198:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40519c:	add	x0, x0, #0x2c0
  4051a0:	b	4052a4 <ferror@plt+0x3524>
  4051a4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4051a8:	add	x0, x0, #0x2d0
  4051ac:	b	4052a4 <ferror@plt+0x3524>
  4051b0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4051b4:	add	x0, x0, #0x2e0
  4051b8:	b	4052a4 <ferror@plt+0x3524>
  4051bc:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4051c0:	add	x0, x0, #0x2f0
  4051c4:	b	4052a4 <ferror@plt+0x3524>
  4051c8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4051cc:	add	x0, x0, #0x300
  4051d0:	b	4052a4 <ferror@plt+0x3524>
  4051d4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4051d8:	add	x0, x0, #0x310
  4051dc:	b	4052a4 <ferror@plt+0x3524>
  4051e0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4051e4:	add	x0, x0, #0x320
  4051e8:	b	4052a4 <ferror@plt+0x3524>
  4051ec:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4051f0:	add	x0, x0, #0x330
  4051f4:	b	4052a4 <ferror@plt+0x3524>
  4051f8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4051fc:	add	x0, x0, #0x340
  405200:	b	4052a4 <ferror@plt+0x3524>
  405204:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405208:	add	x0, x0, #0x350
  40520c:	b	4052a4 <ferror@plt+0x3524>
  405210:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405214:	add	x0, x0, #0x360
  405218:	b	4052a4 <ferror@plt+0x3524>
  40521c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405220:	add	x0, x0, #0x370
  405224:	b	4052a4 <ferror@plt+0x3524>
  405228:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40522c:	add	x0, x0, #0x380
  405230:	b	4052a4 <ferror@plt+0x3524>
  405234:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405238:	add	x0, x0, #0x390
  40523c:	b	4052a4 <ferror@plt+0x3524>
  405240:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405244:	add	x0, x0, #0x3a0
  405248:	b	4052a4 <ferror@plt+0x3524>
  40524c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405250:	add	x0, x0, #0x3b0
  405254:	b	4052a4 <ferror@plt+0x3524>
  405258:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40525c:	add	x0, x0, #0x3c0
  405260:	b	4052a4 <ferror@plt+0x3524>
  405264:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405268:	add	x0, x0, #0x3d0
  40526c:	b	4052a4 <ferror@plt+0x3524>
  405270:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405274:	add	x0, x0, #0x3e0
  405278:	b	4052a4 <ferror@plt+0x3524>
  40527c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405280:	add	x0, x0, #0x3f0
  405284:	b	4052a4 <ferror@plt+0x3524>
  405288:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40528c:	add	x0, x0, #0x400
  405290:	b	4052a4 <ferror@plt+0x3524>
  405294:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405298:	add	x0, x0, #0x410
  40529c:	b	4052a4 <ferror@plt+0x3524>
  4052a0:	mov	x0, #0x0                   	// #0
  4052a4:	add	sp, sp, #0x10
  4052a8:	ret
  4052ac:	sub	sp, sp, #0x10
  4052b0:	str	x0, [sp, #8]
  4052b4:	ldr	x0, [sp, #8]
  4052b8:	add	x0, x0, #0x0
  4052bc:	cmp	x0, #0xf5
  4052c0:	b.hi	405890 <ferror@plt+0x3b10>  // b.pmore
  4052c4:	cmp	w0, #0xf5
  4052c8:	b.hi	405890 <ferror@plt+0x3b10>  // b.pmore
  4052cc:	adrp	x1, 47c000 <warn@@Base+0xd02c>
  4052d0:	add	x1, x1, #0x148
  4052d4:	ldr	w0, [x1, w0, uxtw #2]
  4052d8:	adr	x1, 4052e4 <ferror@plt+0x3564>
  4052dc:	add	x0, x1, w0, sxtw #2
  4052e0:	br	x0
  4052e4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4052e8:	add	x0, x0, #0x658
  4052ec:	b	405894 <ferror@plt+0x3b14>
  4052f0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4052f4:	add	x0, x0, #0x668
  4052f8:	b	405894 <ferror@plt+0x3b14>
  4052fc:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405300:	add	x0, x0, #0x678
  405304:	b	405894 <ferror@plt+0x3b14>
  405308:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40530c:	add	x0, x0, #0x688
  405310:	b	405894 <ferror@plt+0x3b14>
  405314:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405318:	add	x0, x0, #0x698
  40531c:	b	405894 <ferror@plt+0x3b14>
  405320:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405324:	add	x0, x0, #0x6a8
  405328:	b	405894 <ferror@plt+0x3b14>
  40532c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405330:	add	x0, x0, #0x6b8
  405334:	b	405894 <ferror@plt+0x3b14>
  405338:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40533c:	add	x0, x0, #0x6c8
  405340:	b	405894 <ferror@plt+0x3b14>
  405344:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405348:	add	x0, x0, #0x6e0
  40534c:	b	405894 <ferror@plt+0x3b14>
  405350:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405354:	add	x0, x0, #0x6f8
  405358:	b	405894 <ferror@plt+0x3b14>
  40535c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405360:	add	x0, x0, #0x710
  405364:	b	405894 <ferror@plt+0x3b14>
  405368:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40536c:	add	x0, x0, #0x728
  405370:	b	405894 <ferror@plt+0x3b14>
  405374:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405378:	add	x0, x0, #0x740
  40537c:	b	405894 <ferror@plt+0x3b14>
  405380:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405384:	add	x0, x0, #0x758
  405388:	b	405894 <ferror@plt+0x3b14>
  40538c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405390:	add	x0, x0, #0x770
  405394:	b	405894 <ferror@plt+0x3b14>
  405398:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40539c:	add	x0, x0, #0x788
  4053a0:	b	405894 <ferror@plt+0x3b14>
  4053a4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4053a8:	add	x0, x0, #0x7a0
  4053ac:	b	405894 <ferror@plt+0x3b14>
  4053b0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4053b4:	add	x0, x0, #0x7b8
  4053b8:	b	405894 <ferror@plt+0x3b14>
  4053bc:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4053c0:	add	x0, x0, #0x7d0
  4053c4:	b	405894 <ferror@plt+0x3b14>
  4053c8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4053cc:	add	x0, x0, #0x7e8
  4053d0:	b	405894 <ferror@plt+0x3b14>
  4053d4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4053d8:	add	x0, x0, #0x800
  4053dc:	b	405894 <ferror@plt+0x3b14>
  4053e0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4053e4:	add	x0, x0, #0x818
  4053e8:	b	405894 <ferror@plt+0x3b14>
  4053ec:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4053f0:	add	x0, x0, #0x830
  4053f4:	b	405894 <ferror@plt+0x3b14>
  4053f8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4053fc:	add	x0, x0, #0x848
  405400:	b	405894 <ferror@plt+0x3b14>
  405404:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405408:	add	x0, x0, #0x860
  40540c:	b	405894 <ferror@plt+0x3b14>
  405410:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405414:	add	x0, x0, #0x878
  405418:	b	405894 <ferror@plt+0x3b14>
  40541c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405420:	add	x0, x0, #0x890
  405424:	b	405894 <ferror@plt+0x3b14>
  405428:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40542c:	add	x0, x0, #0x8a8
  405430:	b	405894 <ferror@plt+0x3b14>
  405434:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405438:	add	x0, x0, #0x8c0
  40543c:	b	405894 <ferror@plt+0x3b14>
  405440:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405444:	add	x0, x0, #0x8d8
  405448:	b	405894 <ferror@plt+0x3b14>
  40544c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405450:	add	x0, x0, #0x8f0
  405454:	b	405894 <ferror@plt+0x3b14>
  405458:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40545c:	add	x0, x0, #0x908
  405460:	b	405894 <ferror@plt+0x3b14>
  405464:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405468:	add	x0, x0, #0x920
  40546c:	b	405894 <ferror@plt+0x3b14>
  405470:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405474:	add	x0, x0, #0x938
  405478:	b	405894 <ferror@plt+0x3b14>
  40547c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405480:	add	x0, x0, #0x950
  405484:	b	405894 <ferror@plt+0x3b14>
  405488:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40548c:	add	x0, x0, #0x968
  405490:	b	405894 <ferror@plt+0x3b14>
  405494:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405498:	add	x0, x0, #0x980
  40549c:	b	405894 <ferror@plt+0x3b14>
  4054a0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4054a4:	add	x0, x0, #0x998
  4054a8:	b	405894 <ferror@plt+0x3b14>
  4054ac:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4054b0:	add	x0, x0, #0x9b0
  4054b4:	b	405894 <ferror@plt+0x3b14>
  4054b8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4054bc:	add	x0, x0, #0x9c8
  4054c0:	b	405894 <ferror@plt+0x3b14>
  4054c4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4054c8:	add	x0, x0, #0x9e0
  4054cc:	b	405894 <ferror@plt+0x3b14>
  4054d0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4054d4:	add	x0, x0, #0x9f8
  4054d8:	b	405894 <ferror@plt+0x3b14>
  4054dc:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4054e0:	add	x0, x0, #0xa08
  4054e4:	b	405894 <ferror@plt+0x3b14>
  4054e8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4054ec:	add	x0, x0, #0xa20
  4054f0:	b	405894 <ferror@plt+0x3b14>
  4054f4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4054f8:	add	x0, x0, #0xa38
  4054fc:	b	405894 <ferror@plt+0x3b14>
  405500:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405504:	add	x0, x0, #0xa50
  405508:	b	405894 <ferror@plt+0x3b14>
  40550c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405510:	add	x0, x0, #0xa68
  405514:	b	405894 <ferror@plt+0x3b14>
  405518:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40551c:	add	x0, x0, #0xa80
  405520:	b	405894 <ferror@plt+0x3b14>
  405524:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405528:	add	x0, x0, #0xa98
  40552c:	b	405894 <ferror@plt+0x3b14>
  405530:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405534:	add	x0, x0, #0xab0
  405538:	b	405894 <ferror@plt+0x3b14>
  40553c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405540:	add	x0, x0, #0xac8
  405544:	b	405894 <ferror@plt+0x3b14>
  405548:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40554c:	add	x0, x0, #0xae0
  405550:	b	405894 <ferror@plt+0x3b14>
  405554:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405558:	add	x0, x0, #0xaf8
  40555c:	b	405894 <ferror@plt+0x3b14>
  405560:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405564:	add	x0, x0, #0xb10
  405568:	b	405894 <ferror@plt+0x3b14>
  40556c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405570:	add	x0, x0, #0xb20
  405574:	b	405894 <ferror@plt+0x3b14>
  405578:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40557c:	add	x0, x0, #0xb38
  405580:	b	405894 <ferror@plt+0x3b14>
  405584:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405588:	add	x0, x0, #0xb50
  40558c:	b	405894 <ferror@plt+0x3b14>
  405590:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405594:	add	x0, x0, #0xb60
  405598:	b	405894 <ferror@plt+0x3b14>
  40559c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4055a0:	add	x0, x0, #0xb78
  4055a4:	b	405894 <ferror@plt+0x3b14>
  4055a8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4055ac:	add	x0, x0, #0xb90
  4055b0:	b	405894 <ferror@plt+0x3b14>
  4055b4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4055b8:	add	x0, x0, #0xba8
  4055bc:	b	405894 <ferror@plt+0x3b14>
  4055c0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4055c4:	add	x0, x0, #0xbc0
  4055c8:	b	405894 <ferror@plt+0x3b14>
  4055cc:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4055d0:	add	x0, x0, #0xbd8
  4055d4:	b	405894 <ferror@plt+0x3b14>
  4055d8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4055dc:	add	x0, x0, #0xbf0
  4055e0:	b	405894 <ferror@plt+0x3b14>
  4055e4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4055e8:	add	x0, x0, #0xc08
  4055ec:	b	405894 <ferror@plt+0x3b14>
  4055f0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4055f4:	add	x0, x0, #0xc20
  4055f8:	b	405894 <ferror@plt+0x3b14>
  4055fc:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405600:	add	x0, x0, #0xc38
  405604:	b	405894 <ferror@plt+0x3b14>
  405608:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40560c:	add	x0, x0, #0xc50
  405610:	b	405894 <ferror@plt+0x3b14>
  405614:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405618:	add	x0, x0, #0xc68
  40561c:	b	405894 <ferror@plt+0x3b14>
  405620:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405624:	add	x0, x0, #0xc80
  405628:	b	405894 <ferror@plt+0x3b14>
  40562c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405630:	add	x0, x0, #0xc98
  405634:	b	405894 <ferror@plt+0x3b14>
  405638:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40563c:	add	x0, x0, #0xcb0
  405640:	b	405894 <ferror@plt+0x3b14>
  405644:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405648:	add	x0, x0, #0xcc8
  40564c:	b	405894 <ferror@plt+0x3b14>
  405650:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405654:	add	x0, x0, #0xce0
  405658:	b	405894 <ferror@plt+0x3b14>
  40565c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405660:	add	x0, x0, #0xcf8
  405664:	b	405894 <ferror@plt+0x3b14>
  405668:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40566c:	add	x0, x0, #0xd10
  405670:	b	405894 <ferror@plt+0x3b14>
  405674:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405678:	add	x0, x0, #0xd28
  40567c:	b	405894 <ferror@plt+0x3b14>
  405680:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405684:	add	x0, x0, #0xd40
  405688:	b	405894 <ferror@plt+0x3b14>
  40568c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405690:	add	x0, x0, #0xd58
  405694:	b	405894 <ferror@plt+0x3b14>
  405698:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40569c:	add	x0, x0, #0xd70
  4056a0:	b	405894 <ferror@plt+0x3b14>
  4056a4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4056a8:	add	x0, x0, #0xd88
  4056ac:	b	405894 <ferror@plt+0x3b14>
  4056b0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4056b4:	add	x0, x0, #0xda0
  4056b8:	b	405894 <ferror@plt+0x3b14>
  4056bc:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4056c0:	add	x0, x0, #0xdb8
  4056c4:	b	405894 <ferror@plt+0x3b14>
  4056c8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4056cc:	add	x0, x0, #0xdd0
  4056d0:	b	405894 <ferror@plt+0x3b14>
  4056d4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4056d8:	add	x0, x0, #0xde8
  4056dc:	b	405894 <ferror@plt+0x3b14>
  4056e0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4056e4:	add	x0, x0, #0xe00
  4056e8:	b	405894 <ferror@plt+0x3b14>
  4056ec:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4056f0:	add	x0, x0, #0xe18
  4056f4:	b	405894 <ferror@plt+0x3b14>
  4056f8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4056fc:	add	x0, x0, #0xe28
  405700:	b	405894 <ferror@plt+0x3b14>
  405704:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405708:	add	x0, x0, #0xe38
  40570c:	b	405894 <ferror@plt+0x3b14>
  405710:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405714:	add	x0, x0, #0xe48
  405718:	b	405894 <ferror@plt+0x3b14>
  40571c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405720:	add	x0, x0, #0xe60
  405724:	b	405894 <ferror@plt+0x3b14>
  405728:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40572c:	add	x0, x0, #0xe78
  405730:	b	405894 <ferror@plt+0x3b14>
  405734:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405738:	add	x0, x0, #0xe90
  40573c:	b	405894 <ferror@plt+0x3b14>
  405740:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405744:	add	x0, x0, #0xea8
  405748:	b	405894 <ferror@plt+0x3b14>
  40574c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405750:	add	x0, x0, #0xec0
  405754:	b	405894 <ferror@plt+0x3b14>
  405758:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40575c:	add	x0, x0, #0xed8
  405760:	b	405894 <ferror@plt+0x3b14>
  405764:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405768:	add	x0, x0, #0xef0
  40576c:	b	405894 <ferror@plt+0x3b14>
  405770:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405774:	add	x0, x0, #0xf08
  405778:	b	405894 <ferror@plt+0x3b14>
  40577c:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405780:	add	x0, x0, #0xf20
  405784:	b	405894 <ferror@plt+0x3b14>
  405788:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  40578c:	add	x0, x0, #0xf38
  405790:	b	405894 <ferror@plt+0x3b14>
  405794:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  405798:	add	x0, x0, #0xf50
  40579c:	b	405894 <ferror@plt+0x3b14>
  4057a0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4057a4:	add	x0, x0, #0xf68
  4057a8:	b	405894 <ferror@plt+0x3b14>
  4057ac:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4057b0:	add	x0, x0, #0xf80
  4057b4:	b	405894 <ferror@plt+0x3b14>
  4057b8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4057bc:	add	x0, x0, #0xf98
  4057c0:	b	405894 <ferror@plt+0x3b14>
  4057c4:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4057c8:	add	x0, x0, #0xfb0
  4057cc:	b	405894 <ferror@plt+0x3b14>
  4057d0:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4057d4:	add	x0, x0, #0xfc8
  4057d8:	b	405894 <ferror@plt+0x3b14>
  4057dc:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4057e0:	add	x0, x0, #0xfe0
  4057e4:	b	405894 <ferror@plt+0x3b14>
  4057e8:	adrp	x0, 47b000 <warn@@Base+0xc02c>
  4057ec:	add	x0, x0, #0xff8
  4057f0:	b	405894 <ferror@plt+0x3b14>
  4057f4:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4057f8:	add	x0, x0, #0x10
  4057fc:	b	405894 <ferror@plt+0x3b14>
  405800:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405804:	add	x0, x0, #0x28
  405808:	b	405894 <ferror@plt+0x3b14>
  40580c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405810:	add	x0, x0, #0x40
  405814:	b	405894 <ferror@plt+0x3b14>
  405818:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  40581c:	add	x0, x0, #0x58
  405820:	b	405894 <ferror@plt+0x3b14>
  405824:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405828:	add	x0, x0, #0x70
  40582c:	b	405894 <ferror@plt+0x3b14>
  405830:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405834:	add	x0, x0, #0x88
  405838:	b	405894 <ferror@plt+0x3b14>
  40583c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405840:	add	x0, x0, #0xa0
  405844:	b	405894 <ferror@plt+0x3b14>
  405848:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  40584c:	add	x0, x0, #0xb8
  405850:	b	405894 <ferror@plt+0x3b14>
  405854:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405858:	add	x0, x0, #0xd0
  40585c:	b	405894 <ferror@plt+0x3b14>
  405860:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405864:	add	x0, x0, #0xe8
  405868:	b	405894 <ferror@plt+0x3b14>
  40586c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405870:	add	x0, x0, #0x100
  405874:	b	405894 <ferror@plt+0x3b14>
  405878:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  40587c:	add	x0, x0, #0x118
  405880:	b	405894 <ferror@plt+0x3b14>
  405884:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405888:	add	x0, x0, #0x130
  40588c:	b	405894 <ferror@plt+0x3b14>
  405890:	mov	x0, #0x0                   	// #0
  405894:	add	sp, sp, #0x10
  405898:	ret
  40589c:	sub	sp, sp, #0x10
  4058a0:	str	x0, [sp, #8]
  4058a4:	ldr	x0, [sp, #8]
  4058a8:	add	x0, x0, #0x0
  4058ac:	cmp	x0, #0xfb
  4058b0:	b.hi	405af0 <ferror@plt+0x3d70>  // b.pmore
  4058b4:	cmp	w0, #0xfb
  4058b8:	b.hi	405af0 <ferror@plt+0x3d70>  // b.pmore
  4058bc:	adrp	x1, 47c000 <warn@@Base+0xd02c>
  4058c0:	add	x1, x1, #0x864
  4058c4:	ldr	w0, [x1, w0, uxtw #2]
  4058c8:	adr	x1, 4058d4 <ferror@plt+0x3b54>
  4058cc:	add	x0, x1, w0, sxtw #2
  4058d0:	br	x0
  4058d4:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4058d8:	add	x0, x0, #0x520
  4058dc:	b	405af4 <ferror@plt+0x3d74>
  4058e0:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4058e4:	add	x0, x0, #0x530
  4058e8:	b	405af4 <ferror@plt+0x3d74>
  4058ec:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4058f0:	add	x0, x0, #0x540
  4058f4:	b	405af4 <ferror@plt+0x3d74>
  4058f8:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4058fc:	add	x0, x0, #0x550
  405900:	b	405af4 <ferror@plt+0x3d74>
  405904:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405908:	add	x0, x0, #0x560
  40590c:	b	405af4 <ferror@plt+0x3d74>
  405910:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405914:	add	x0, x0, #0x570
  405918:	b	405af4 <ferror@plt+0x3d74>
  40591c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405920:	add	x0, x0, #0x580
  405924:	b	405af4 <ferror@plt+0x3d74>
  405928:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  40592c:	add	x0, x0, #0x590
  405930:	b	405af4 <ferror@plt+0x3d74>
  405934:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405938:	add	x0, x0, #0x5a0
  40593c:	b	405af4 <ferror@plt+0x3d74>
  405940:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405944:	add	x0, x0, #0x5b0
  405948:	b	405af4 <ferror@plt+0x3d74>
  40594c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405950:	add	x0, x0, #0x5c0
  405954:	b	405af4 <ferror@plt+0x3d74>
  405958:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  40595c:	add	x0, x0, #0x5d0
  405960:	b	405af4 <ferror@plt+0x3d74>
  405964:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405968:	add	x0, x0, #0x5e0
  40596c:	b	405af4 <ferror@plt+0x3d74>
  405970:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405974:	add	x0, x0, #0x5f0
  405978:	b	405af4 <ferror@plt+0x3d74>
  40597c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405980:	add	x0, x0, #0x600
  405984:	b	405af4 <ferror@plt+0x3d74>
  405988:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  40598c:	add	x0, x0, #0x610
  405990:	b	405af4 <ferror@plt+0x3d74>
  405994:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405998:	add	x0, x0, #0x620
  40599c:	b	405af4 <ferror@plt+0x3d74>
  4059a0:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4059a4:	add	x0, x0, #0x630
  4059a8:	b	405af4 <ferror@plt+0x3d74>
  4059ac:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4059b0:	add	x0, x0, #0x640
  4059b4:	b	405af4 <ferror@plt+0x3d74>
  4059b8:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4059bc:	add	x0, x0, #0x650
  4059c0:	b	405af4 <ferror@plt+0x3d74>
  4059c4:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4059c8:	add	x0, x0, #0x660
  4059cc:	b	405af4 <ferror@plt+0x3d74>
  4059d0:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4059d4:	add	x0, x0, #0x668
  4059d8:	b	405af4 <ferror@plt+0x3d74>
  4059dc:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4059e0:	add	x0, x0, #0x678
  4059e4:	b	405af4 <ferror@plt+0x3d74>
  4059e8:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4059ec:	add	x0, x0, #0x688
  4059f0:	b	405af4 <ferror@plt+0x3d74>
  4059f4:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  4059f8:	add	x0, x0, #0x6a0
  4059fc:	b	405af4 <ferror@plt+0x3d74>
  405a00:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a04:	add	x0, x0, #0x6b8
  405a08:	b	405af4 <ferror@plt+0x3d74>
  405a0c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a10:	add	x0, x0, #0x6d0
  405a14:	b	405af4 <ferror@plt+0x3d74>
  405a18:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a1c:	add	x0, x0, #0x6e8
  405a20:	b	405af4 <ferror@plt+0x3d74>
  405a24:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a28:	add	x0, x0, #0x700
  405a2c:	b	405af4 <ferror@plt+0x3d74>
  405a30:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a34:	add	x0, x0, #0x718
  405a38:	b	405af4 <ferror@plt+0x3d74>
  405a3c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a40:	add	x0, x0, #0x730
  405a44:	b	405af4 <ferror@plt+0x3d74>
  405a48:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a4c:	add	x0, x0, #0x748
  405a50:	b	405af4 <ferror@plt+0x3d74>
  405a54:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a58:	add	x0, x0, #0x758
  405a5c:	b	405af4 <ferror@plt+0x3d74>
  405a60:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a64:	add	x0, x0, #0x768
  405a68:	b	405af4 <ferror@plt+0x3d74>
  405a6c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a70:	add	x0, x0, #0x780
  405a74:	b	405af4 <ferror@plt+0x3d74>
  405a78:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a7c:	add	x0, x0, #0x798
  405a80:	b	405af4 <ferror@plt+0x3d74>
  405a84:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a88:	add	x0, x0, #0x7b0
  405a8c:	b	405af4 <ferror@plt+0x3d74>
  405a90:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405a94:	add	x0, x0, #0x7c0
  405a98:	b	405af4 <ferror@plt+0x3d74>
  405a9c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405aa0:	add	x0, x0, #0x7d8
  405aa4:	b	405af4 <ferror@plt+0x3d74>
  405aa8:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405aac:	add	x0, x0, #0x7f0
  405ab0:	b	405af4 <ferror@plt+0x3d74>
  405ab4:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405ab8:	add	x0, x0, #0x800
  405abc:	b	405af4 <ferror@plt+0x3d74>
  405ac0:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405ac4:	add	x0, x0, #0x810
  405ac8:	b	405af4 <ferror@plt+0x3d74>
  405acc:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405ad0:	add	x0, x0, #0x820
  405ad4:	b	405af4 <ferror@plt+0x3d74>
  405ad8:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405adc:	add	x0, x0, #0x838
  405ae0:	b	405af4 <ferror@plt+0x3d74>
  405ae4:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405ae8:	add	x0, x0, #0x850
  405aec:	b	405af4 <ferror@plt+0x3d74>
  405af0:	mov	x0, #0x0                   	// #0
  405af4:	add	sp, sp, #0x10
  405af8:	ret
  405afc:	sub	sp, sp, #0x10
  405b00:	str	x0, [sp, #8]
  405b04:	ldr	x0, [sp, #8]
  405b08:	cmp	x0, #0xb
  405b0c:	b.eq	405c94 <ferror@plt+0x3f14>  // b.none
  405b10:	ldr	x0, [sp, #8]
  405b14:	cmp	x0, #0xb
  405b18:	b.hi	405ca0 <ferror@plt+0x3f20>  // b.pmore
  405b1c:	ldr	x0, [sp, #8]
  405b20:	cmp	x0, #0xa
  405b24:	b.eq	405c88 <ferror@plt+0x3f08>  // b.none
  405b28:	ldr	x0, [sp, #8]
  405b2c:	cmp	x0, #0xa
  405b30:	b.hi	405ca0 <ferror@plt+0x3f20>  // b.pmore
  405b34:	ldr	x0, [sp, #8]
  405b38:	cmp	x0, #0x9
  405b3c:	b.eq	405c7c <ferror@plt+0x3efc>  // b.none
  405b40:	ldr	x0, [sp, #8]
  405b44:	cmp	x0, #0x9
  405b48:	b.hi	405ca0 <ferror@plt+0x3f20>  // b.pmore
  405b4c:	ldr	x0, [sp, #8]
  405b50:	cmp	x0, #0x8
  405b54:	b.eq	405c70 <ferror@plt+0x3ef0>  // b.none
  405b58:	ldr	x0, [sp, #8]
  405b5c:	cmp	x0, #0x8
  405b60:	b.hi	405ca0 <ferror@plt+0x3f20>  // b.pmore
  405b64:	ldr	x0, [sp, #8]
  405b68:	cmp	x0, #0x7
  405b6c:	b.eq	405c64 <ferror@plt+0x3ee4>  // b.none
  405b70:	ldr	x0, [sp, #8]
  405b74:	cmp	x0, #0x7
  405b78:	b.hi	405ca0 <ferror@plt+0x3f20>  // b.pmore
  405b7c:	ldr	x0, [sp, #8]
  405b80:	cmp	x0, #0x6
  405b84:	b.eq	405c58 <ferror@plt+0x3ed8>  // b.none
  405b88:	ldr	x0, [sp, #8]
  405b8c:	cmp	x0, #0x6
  405b90:	b.hi	405ca0 <ferror@plt+0x3f20>  // b.pmore
  405b94:	ldr	x0, [sp, #8]
  405b98:	cmp	x0, #0x5
  405b9c:	b.eq	405c4c <ferror@plt+0x3ecc>  // b.none
  405ba0:	ldr	x0, [sp, #8]
  405ba4:	cmp	x0, #0x5
  405ba8:	b.hi	405ca0 <ferror@plt+0x3f20>  // b.pmore
  405bac:	ldr	x0, [sp, #8]
  405bb0:	cmp	x0, #0x4
  405bb4:	b.eq	405c40 <ferror@plt+0x3ec0>  // b.none
  405bb8:	ldr	x0, [sp, #8]
  405bbc:	cmp	x0, #0x4
  405bc0:	b.hi	405ca0 <ferror@plt+0x3f20>  // b.pmore
  405bc4:	ldr	x0, [sp, #8]
  405bc8:	cmp	x0, #0x3
  405bcc:	b.eq	405c34 <ferror@plt+0x3eb4>  // b.none
  405bd0:	ldr	x0, [sp, #8]
  405bd4:	cmp	x0, #0x3
  405bd8:	b.hi	405ca0 <ferror@plt+0x3f20>  // b.pmore
  405bdc:	ldr	x0, [sp, #8]
  405be0:	cmp	x0, #0x2
  405be4:	b.eq	405c28 <ferror@plt+0x3ea8>  // b.none
  405be8:	ldr	x0, [sp, #8]
  405bec:	cmp	x0, #0x2
  405bf0:	b.hi	405ca0 <ferror@plt+0x3f20>  // b.pmore
  405bf4:	ldr	x0, [sp, #8]
  405bf8:	cmp	x0, #0x0
  405bfc:	b.eq	405c10 <ferror@plt+0x3e90>  // b.none
  405c00:	ldr	x0, [sp, #8]
  405c04:	cmp	x0, #0x1
  405c08:	b.eq	405c1c <ferror@plt+0x3e9c>  // b.none
  405c0c:	b	405ca0 <ferror@plt+0x3f20>
  405c10:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405c14:	add	x0, x0, #0xc58
  405c18:	b	405ca4 <ferror@plt+0x3f24>
  405c1c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405c20:	add	x0, x0, #0xc68
  405c24:	b	405ca4 <ferror@plt+0x3f24>
  405c28:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405c2c:	add	x0, x0, #0xc78
  405c30:	b	405ca4 <ferror@plt+0x3f24>
  405c34:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405c38:	add	x0, x0, #0xc88
  405c3c:	b	405ca4 <ferror@plt+0x3f24>
  405c40:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405c44:	add	x0, x0, #0xc98
  405c48:	b	405ca4 <ferror@plt+0x3f24>
  405c4c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405c50:	add	x0, x0, #0xca8
  405c54:	b	405ca4 <ferror@plt+0x3f24>
  405c58:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405c5c:	add	x0, x0, #0xcb8
  405c60:	b	405ca4 <ferror@plt+0x3f24>
  405c64:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405c68:	add	x0, x0, #0xcc8
  405c6c:	b	405ca4 <ferror@plt+0x3f24>
  405c70:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405c74:	add	x0, x0, #0xcd8
  405c78:	b	405ca4 <ferror@plt+0x3f24>
  405c7c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405c80:	add	x0, x0, #0xce8
  405c84:	b	405ca4 <ferror@plt+0x3f24>
  405c88:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405c8c:	add	x0, x0, #0xcf8
  405c90:	b	405ca4 <ferror@plt+0x3f24>
  405c94:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405c98:	add	x0, x0, #0xd08
  405c9c:	b	405ca4 <ferror@plt+0x3f24>
  405ca0:	mov	x0, #0x0                   	// #0
  405ca4:	add	sp, sp, #0x10
  405ca8:	ret
  405cac:	sub	sp, sp, #0x10
  405cb0:	str	x0, [sp, #8]
  405cb4:	ldr	x0, [sp, #8]
  405cb8:	add	x0, x0, #0x0
  405cbc:	cmp	x0, #0xe0
  405cc0:	b.hi	405e7c <ferror@plt+0x40fc>  // b.pmore
  405cc4:	cmp	w0, #0xe0
  405cc8:	b.hi	405e7c <ferror@plt+0x40fc>  // b.pmore
  405ccc:	adrp	x1, 47c000 <warn@@Base+0xd02c>
  405cd0:	add	x1, x1, #0xf38
  405cd4:	ldr	w0, [x1, w0, uxtw #2]
  405cd8:	adr	x1, 405ce4 <ferror@plt+0x3f64>
  405cdc:	add	x0, x1, w0, sxtw #2
  405ce0:	br	x0
  405ce4:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405ce8:	add	x0, x0, #0xd18
  405cec:	b	405e80 <ferror@plt+0x4100>
  405cf0:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405cf4:	add	x0, x0, #0xd28
  405cf8:	b	405e80 <ferror@plt+0x4100>
  405cfc:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d00:	add	x0, x0, #0xd38
  405d04:	b	405e80 <ferror@plt+0x4100>
  405d08:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d0c:	add	x0, x0, #0xd48
  405d10:	b	405e80 <ferror@plt+0x4100>
  405d14:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d18:	add	x0, x0, #0xd58
  405d1c:	b	405e80 <ferror@plt+0x4100>
  405d20:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d24:	add	x0, x0, #0xd68
  405d28:	b	405e80 <ferror@plt+0x4100>
  405d2c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d30:	add	x0, x0, #0xd78
  405d34:	b	405e80 <ferror@plt+0x4100>
  405d38:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d3c:	add	x0, x0, #0xd88
  405d40:	b	405e80 <ferror@plt+0x4100>
  405d44:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d48:	add	x0, x0, #0xd98
  405d4c:	b	405e80 <ferror@plt+0x4100>
  405d50:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d54:	add	x0, x0, #0xda8
  405d58:	b	405e80 <ferror@plt+0x4100>
  405d5c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d60:	add	x0, x0, #0xdb8
  405d64:	b	405e80 <ferror@plt+0x4100>
  405d68:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d6c:	add	x0, x0, #0xdc8
  405d70:	b	405e80 <ferror@plt+0x4100>
  405d74:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d78:	add	x0, x0, #0xdd8
  405d7c:	b	405e80 <ferror@plt+0x4100>
  405d80:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d84:	add	x0, x0, #0xde8
  405d88:	b	405e80 <ferror@plt+0x4100>
  405d8c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d90:	add	x0, x0, #0xdf8
  405d94:	b	405e80 <ferror@plt+0x4100>
  405d98:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405d9c:	add	x0, x0, #0xe08
  405da0:	b	405e80 <ferror@plt+0x4100>
  405da4:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405da8:	add	x0, x0, #0xe18
  405dac:	b	405e80 <ferror@plt+0x4100>
  405db0:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405db4:	add	x0, x0, #0xe28
  405db8:	b	405e80 <ferror@plt+0x4100>
  405dbc:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405dc0:	add	x0, x0, #0xe38
  405dc4:	b	405e80 <ferror@plt+0x4100>
  405dc8:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405dcc:	add	x0, x0, #0xe48
  405dd0:	b	405e80 <ferror@plt+0x4100>
  405dd4:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405dd8:	add	x0, x0, #0xe58
  405ddc:	b	405e80 <ferror@plt+0x4100>
  405de0:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405de4:	add	x0, x0, #0xe68
  405de8:	b	405e80 <ferror@plt+0x4100>
  405dec:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405df0:	add	x0, x0, #0xe78
  405df4:	b	405e80 <ferror@plt+0x4100>
  405df8:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405dfc:	add	x0, x0, #0xe88
  405e00:	b	405e80 <ferror@plt+0x4100>
  405e04:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405e08:	add	x0, x0, #0xe98
  405e0c:	b	405e80 <ferror@plt+0x4100>
  405e10:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405e14:	add	x0, x0, #0xea8
  405e18:	b	405e80 <ferror@plt+0x4100>
  405e1c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405e20:	add	x0, x0, #0xeb8
  405e24:	b	405e80 <ferror@plt+0x4100>
  405e28:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405e2c:	add	x0, x0, #0xec8
  405e30:	b	405e80 <ferror@plt+0x4100>
  405e34:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405e38:	add	x0, x0, #0xed8
  405e3c:	b	405e80 <ferror@plt+0x4100>
  405e40:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405e44:	add	x0, x0, #0xee8
  405e48:	b	405e80 <ferror@plt+0x4100>
  405e4c:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405e50:	add	x0, x0, #0xef8
  405e54:	b	405e80 <ferror@plt+0x4100>
  405e58:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405e5c:	add	x0, x0, #0xf08
  405e60:	b	405e80 <ferror@plt+0x4100>
  405e64:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405e68:	add	x0, x0, #0xf18
  405e6c:	b	405e80 <ferror@plt+0x4100>
  405e70:	adrp	x0, 47c000 <warn@@Base+0xd02c>
  405e74:	add	x0, x0, #0xf28
  405e78:	b	405e80 <ferror@plt+0x4100>
  405e7c:	mov	x0, #0x0                   	// #0
  405e80:	add	sp, sp, #0x10
  405e84:	ret
  405e88:	sub	sp, sp, #0x10
  405e8c:	str	x0, [sp, #8]
  405e90:	ldr	x0, [sp, #8]
  405e94:	cmp	x0, #0x7
  405e98:	b.eq	405f90 <ferror@plt+0x4210>  // b.none
  405e9c:	ldr	x0, [sp, #8]
  405ea0:	cmp	x0, #0x7
  405ea4:	b.hi	405f9c <ferror@plt+0x421c>  // b.pmore
  405ea8:	ldr	x0, [sp, #8]
  405eac:	cmp	x0, #0x6
  405eb0:	b.eq	405f84 <ferror@plt+0x4204>  // b.none
  405eb4:	ldr	x0, [sp, #8]
  405eb8:	cmp	x0, #0x6
  405ebc:	b.hi	405f9c <ferror@plt+0x421c>  // b.pmore
  405ec0:	ldr	x0, [sp, #8]
  405ec4:	cmp	x0, #0x5
  405ec8:	b.eq	405f78 <ferror@plt+0x41f8>  // b.none
  405ecc:	ldr	x0, [sp, #8]
  405ed0:	cmp	x0, #0x5
  405ed4:	b.hi	405f9c <ferror@plt+0x421c>  // b.pmore
  405ed8:	ldr	x0, [sp, #8]
  405edc:	cmp	x0, #0x4
  405ee0:	b.eq	405f6c <ferror@plt+0x41ec>  // b.none
  405ee4:	ldr	x0, [sp, #8]
  405ee8:	cmp	x0, #0x4
  405eec:	b.hi	405f9c <ferror@plt+0x421c>  // b.pmore
  405ef0:	ldr	x0, [sp, #8]
  405ef4:	cmp	x0, #0x3
  405ef8:	b.eq	405f60 <ferror@plt+0x41e0>  // b.none
  405efc:	ldr	x0, [sp, #8]
  405f00:	cmp	x0, #0x3
  405f04:	b.hi	405f9c <ferror@plt+0x421c>  // b.pmore
  405f08:	ldr	x0, [sp, #8]
  405f0c:	cmp	x0, #0x2
  405f10:	b.eq	405f54 <ferror@plt+0x41d4>  // b.none
  405f14:	ldr	x0, [sp, #8]
  405f18:	cmp	x0, #0x2
  405f1c:	b.hi	405f9c <ferror@plt+0x421c>  // b.pmore
  405f20:	ldr	x0, [sp, #8]
  405f24:	cmp	x0, #0x0
  405f28:	b.eq	405f3c <ferror@plt+0x41bc>  // b.none
  405f2c:	ldr	x0, [sp, #8]
  405f30:	cmp	x0, #0x1
  405f34:	b.eq	405f48 <ferror@plt+0x41c8>  // b.none
  405f38:	b	405f9c <ferror@plt+0x421c>
  405f3c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  405f40:	add	x0, x0, #0x2c0
  405f44:	b	405fa0 <ferror@plt+0x4220>
  405f48:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  405f4c:	add	x0, x0, #0x2d0
  405f50:	b	405fa0 <ferror@plt+0x4220>
  405f54:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  405f58:	add	x0, x0, #0x2e0
  405f5c:	b	405fa0 <ferror@plt+0x4220>
  405f60:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  405f64:	add	x0, x0, #0x2f0
  405f68:	b	405fa0 <ferror@plt+0x4220>
  405f6c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  405f70:	add	x0, x0, #0x300
  405f74:	b	405fa0 <ferror@plt+0x4220>
  405f78:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  405f7c:	add	x0, x0, #0x310
  405f80:	b	405fa0 <ferror@plt+0x4220>
  405f84:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  405f88:	add	x0, x0, #0x320
  405f8c:	b	405fa0 <ferror@plt+0x4220>
  405f90:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  405f94:	add	x0, x0, #0x330
  405f98:	b	405fa0 <ferror@plt+0x4220>
  405f9c:	mov	x0, #0x0                   	// #0
  405fa0:	add	sp, sp, #0x10
  405fa4:	ret
  405fa8:	sub	sp, sp, #0x10
  405fac:	str	x0, [sp, #8]
  405fb0:	ldr	x0, [sp, #8]
  405fb4:	cmp	x0, #0xba
  405fb8:	b.hi	406028 <ferror@plt+0x42a8>  // b.pmore
  405fbc:	b	405ff8 <ferror@plt+0x4278>
  405fc0:	ldr	x1, [sp, #8]
  405fc4:	mov	x0, #0xffffffffffff0000    	// #-65536
  405fc8:	movk	x0, #0x9000, lsl #16
  405fcc:	add	x0, x1, x0
  405fd0:	cmp	x0, #0x17
  405fd4:	b.hi	406524 <ferror@plt+0x47a4>  // b.pmore
  405fd8:	cmp	w0, #0x17
  405fdc:	b.hi	406524 <ferror@plt+0x47a4>  // b.pmore
  405fe0:	adrp	x1, 47d000 <warn@@Base+0xe02c>
  405fe4:	add	x1, x1, #0xbb0
  405fe8:	ldr	w0, [x1, w0, uxtw #2]
  405fec:	adr	x1, 405ff8 <ferror@plt+0x4278>
  405ff0:	add	x0, x1, w0, sxtw #2
  405ff4:	br	x0
  405ff8:	ldr	x0, [sp, #8]
  405ffc:	add	x0, x0, #0x0
  406000:	cmp	x0, #0xba
  406004:	b.hi	406524 <ferror@plt+0x47a4>  // b.pmore
  406008:	cmp	w0, #0xba
  40600c:	b.hi	406524 <ferror@plt+0x47a4>  // b.pmore
  406010:	adrp	x1, 47d000 <warn@@Base+0xe02c>
  406014:	add	x1, x1, #0xc10
  406018:	ldr	w0, [x1, w0, uxtw #2]
  40601c:	adr	x1, 406028 <ferror@plt+0x42a8>
  406020:	add	x0, x1, w0, sxtw #2
  406024:	br	x0
  406028:	ldr	x1, [sp, #8]
  40602c:	mov	x0, #0x17                  	// #23
  406030:	movk	x0, #0x7000, lsl #16
  406034:	cmp	x1, x0
  406038:	b.hi	406524 <ferror@plt+0x47a4>  // b.pmore
  40603c:	ldr	x1, [sp, #8]
  406040:	mov	x0, #0x70000000            	// #1879048192
  406044:	cmp	x1, x0
  406048:	b.cs	405fc0 <ferror@plt+0x4240>  // b.hs, b.nlast
  40604c:	b	406524 <ferror@plt+0x47a4>
  406050:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406054:	add	x0, x0, #0x340
  406058:	b	406528 <ferror@plt+0x47a8>
  40605c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406060:	add	x0, x0, #0x350
  406064:	b	406528 <ferror@plt+0x47a8>
  406068:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40606c:	add	x0, x0, #0x360
  406070:	b	406528 <ferror@plt+0x47a8>
  406074:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406078:	add	x0, x0, #0x370
  40607c:	b	406528 <ferror@plt+0x47a8>
  406080:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406084:	add	x0, x0, #0x380
  406088:	b	406528 <ferror@plt+0x47a8>
  40608c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406090:	add	x0, x0, #0x390
  406094:	b	406528 <ferror@plt+0x47a8>
  406098:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40609c:	add	x0, x0, #0x3a0
  4060a0:	b	406528 <ferror@plt+0x47a8>
  4060a4:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4060a8:	add	x0, x0, #0x3b0
  4060ac:	b	406528 <ferror@plt+0x47a8>
  4060b0:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4060b4:	add	x0, x0, #0x3c0
  4060b8:	b	406528 <ferror@plt+0x47a8>
  4060bc:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4060c0:	add	x0, x0, #0x3d0
  4060c4:	b	406528 <ferror@plt+0x47a8>
  4060c8:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4060cc:	add	x0, x0, #0x3e0
  4060d0:	b	406528 <ferror@plt+0x47a8>
  4060d4:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4060d8:	add	x0, x0, #0x3f8
  4060dc:	b	406528 <ferror@plt+0x47a8>
  4060e0:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4060e4:	add	x0, x0, #0x410
  4060e8:	b	406528 <ferror@plt+0x47a8>
  4060ec:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4060f0:	add	x0, x0, #0x428
  4060f4:	b	406528 <ferror@plt+0x47a8>
  4060f8:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4060fc:	add	x0, x0, #0x440
  406100:	b	406528 <ferror@plt+0x47a8>
  406104:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406108:	add	x0, x0, #0x450
  40610c:	b	406528 <ferror@plt+0x47a8>
  406110:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406114:	add	x0, x0, #0x460
  406118:	b	406528 <ferror@plt+0x47a8>
  40611c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406120:	add	x0, x0, #0x470
  406124:	b	406528 <ferror@plt+0x47a8>
  406128:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40612c:	add	x0, x0, #0x488
  406130:	b	406528 <ferror@plt+0x47a8>
  406134:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406138:	add	x0, x0, #0x4a0
  40613c:	b	406528 <ferror@plt+0x47a8>
  406140:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406144:	add	x0, x0, #0x4b8
  406148:	b	406528 <ferror@plt+0x47a8>
  40614c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406150:	add	x0, x0, #0x4c8
  406154:	b	406528 <ferror@plt+0x47a8>
  406158:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40615c:	add	x0, x0, #0x4e0
  406160:	b	406528 <ferror@plt+0x47a8>
  406164:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406168:	add	x0, x0, #0x4f8
  40616c:	b	406528 <ferror@plt+0x47a8>
  406170:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406174:	add	x0, x0, #0x510
  406178:	b	406528 <ferror@plt+0x47a8>
  40617c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406180:	add	x0, x0, #0x528
  406184:	b	406528 <ferror@plt+0x47a8>
  406188:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40618c:	add	x0, x0, #0x538
  406190:	b	406528 <ferror@plt+0x47a8>
  406194:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406198:	add	x0, x0, #0x548
  40619c:	b	406528 <ferror@plt+0x47a8>
  4061a0:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4061a4:	add	x0, x0, #0x558
  4061a8:	b	406528 <ferror@plt+0x47a8>
  4061ac:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4061b0:	add	x0, x0, #0x568
  4061b4:	b	406528 <ferror@plt+0x47a8>
  4061b8:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4061bc:	add	x0, x0, #0x580
  4061c0:	b	406528 <ferror@plt+0x47a8>
  4061c4:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4061c8:	add	x0, x0, #0x598
  4061cc:	b	406528 <ferror@plt+0x47a8>
  4061d0:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4061d4:	add	x0, x0, #0x5b0
  4061d8:	b	406528 <ferror@plt+0x47a8>
  4061dc:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4061e0:	add	x0, x0, #0x5c8
  4061e4:	b	406528 <ferror@plt+0x47a8>
  4061e8:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4061ec:	add	x0, x0, #0x5e0
  4061f0:	b	406528 <ferror@plt+0x47a8>
  4061f4:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4061f8:	add	x0, x0, #0x5f8
  4061fc:	b	406528 <ferror@plt+0x47a8>
  406200:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406204:	add	x0, x0, #0x610
  406208:	b	406528 <ferror@plt+0x47a8>
  40620c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406210:	add	x0, x0, #0x628
  406214:	b	406528 <ferror@plt+0x47a8>
  406218:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40621c:	add	x0, x0, #0x640
  406220:	b	406528 <ferror@plt+0x47a8>
  406224:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406228:	add	x0, x0, #0x658
  40622c:	b	406528 <ferror@plt+0x47a8>
  406230:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406234:	add	x0, x0, #0x670
  406238:	b	406528 <ferror@plt+0x47a8>
  40623c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406240:	add	x0, x0, #0x688
  406244:	b	406528 <ferror@plt+0x47a8>
  406248:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40624c:	add	x0, x0, #0x6a0
  406250:	b	406528 <ferror@plt+0x47a8>
  406254:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406258:	add	x0, x0, #0x6b8
  40625c:	b	406528 <ferror@plt+0x47a8>
  406260:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406264:	add	x0, x0, #0x6d0
  406268:	b	406528 <ferror@plt+0x47a8>
  40626c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406270:	add	x0, x0, #0x6e8
  406274:	b	406528 <ferror@plt+0x47a8>
  406278:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40627c:	add	x0, x0, #0x700
  406280:	b	406528 <ferror@plt+0x47a8>
  406284:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406288:	add	x0, x0, #0x718
  40628c:	b	406528 <ferror@plt+0x47a8>
  406290:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406294:	add	x0, x0, #0x728
  406298:	b	406528 <ferror@plt+0x47a8>
  40629c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4062a0:	add	x0, x0, #0x738
  4062a4:	b	406528 <ferror@plt+0x47a8>
  4062a8:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4062ac:	add	x0, x0, #0x748
  4062b0:	b	406528 <ferror@plt+0x47a8>
  4062b4:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4062b8:	add	x0, x0, #0x758
  4062bc:	b	406528 <ferror@plt+0x47a8>
  4062c0:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4062c4:	add	x0, x0, #0x768
  4062c8:	b	406528 <ferror@plt+0x47a8>
  4062cc:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4062d0:	add	x0, x0, #0x778
  4062d4:	b	406528 <ferror@plt+0x47a8>
  4062d8:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4062dc:	add	x0, x0, #0x788
  4062e0:	b	406528 <ferror@plt+0x47a8>
  4062e4:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4062e8:	add	x0, x0, #0x798
  4062ec:	b	406528 <ferror@plt+0x47a8>
  4062f0:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4062f4:	add	x0, x0, #0x7b0
  4062f8:	b	406528 <ferror@plt+0x47a8>
  4062fc:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406300:	add	x0, x0, #0x7c0
  406304:	b	406528 <ferror@plt+0x47a8>
  406308:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40630c:	add	x0, x0, #0x7d0
  406310:	b	406528 <ferror@plt+0x47a8>
  406314:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406318:	add	x0, x0, #0x7e0
  40631c:	b	406528 <ferror@plt+0x47a8>
  406320:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406324:	add	x0, x0, #0x7f0
  406328:	b	406528 <ferror@plt+0x47a8>
  40632c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406330:	add	x0, x0, #0x800
  406334:	b	406528 <ferror@plt+0x47a8>
  406338:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40633c:	add	x0, x0, #0x810
  406340:	b	406528 <ferror@plt+0x47a8>
  406344:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406348:	add	x0, x0, #0x820
  40634c:	b	406528 <ferror@plt+0x47a8>
  406350:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406354:	add	x0, x0, #0x830
  406358:	b	406528 <ferror@plt+0x47a8>
  40635c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406360:	add	x0, x0, #0x840
  406364:	b	406528 <ferror@plt+0x47a8>
  406368:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40636c:	add	x0, x0, #0x850
  406370:	b	406528 <ferror@plt+0x47a8>
  406374:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406378:	add	x0, x0, #0x868
  40637c:	b	406528 <ferror@plt+0x47a8>
  406380:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406384:	add	x0, x0, #0x880
  406388:	b	406528 <ferror@plt+0x47a8>
  40638c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406390:	add	x0, x0, #0x898
  406394:	b	406528 <ferror@plt+0x47a8>
  406398:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40639c:	add	x0, x0, #0x8b0
  4063a0:	b	406528 <ferror@plt+0x47a8>
  4063a4:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4063a8:	add	x0, x0, #0x8c8
  4063ac:	b	406528 <ferror@plt+0x47a8>
  4063b0:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4063b4:	add	x0, x0, #0x8e0
  4063b8:	b	406528 <ferror@plt+0x47a8>
  4063bc:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4063c0:	add	x0, x0, #0x8f0
  4063c4:	b	406528 <ferror@plt+0x47a8>
  4063c8:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4063cc:	add	x0, x0, #0x900
  4063d0:	b	406528 <ferror@plt+0x47a8>
  4063d4:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4063d8:	add	x0, x0, #0x918
  4063dc:	b	406528 <ferror@plt+0x47a8>
  4063e0:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4063e4:	add	x0, x0, #0x930
  4063e8:	b	406528 <ferror@plt+0x47a8>
  4063ec:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4063f0:	add	x0, x0, #0x948
  4063f4:	b	406528 <ferror@plt+0x47a8>
  4063f8:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4063fc:	add	x0, x0, #0x960
  406400:	b	406528 <ferror@plt+0x47a8>
  406404:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406408:	add	x0, x0, #0x978
  40640c:	b	406528 <ferror@plt+0x47a8>
  406410:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406414:	add	x0, x0, #0x990
  406418:	b	406528 <ferror@plt+0x47a8>
  40641c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406420:	add	x0, x0, #0x9a0
  406424:	b	406528 <ferror@plt+0x47a8>
  406428:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40642c:	add	x0, x0, #0x9b8
  406430:	b	406528 <ferror@plt+0x47a8>
  406434:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406438:	add	x0, x0, #0x9d8
  40643c:	b	406528 <ferror@plt+0x47a8>
  406440:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406444:	add	x0, x0, #0x9f0
  406448:	b	406528 <ferror@plt+0x47a8>
  40644c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406450:	add	x0, x0, #0xa08
  406454:	b	406528 <ferror@plt+0x47a8>
  406458:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40645c:	add	x0, x0, #0xa18
  406460:	b	406528 <ferror@plt+0x47a8>
  406464:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406468:	add	x0, x0, #0xa30
  40646c:	b	406528 <ferror@plt+0x47a8>
  406470:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406474:	add	x0, x0, #0xa48
  406478:	b	406528 <ferror@plt+0x47a8>
  40647c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406480:	add	x0, x0, #0xa60
  406484:	b	406528 <ferror@plt+0x47a8>
  406488:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40648c:	add	x0, x0, #0xa78
  406490:	b	406528 <ferror@plt+0x47a8>
  406494:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406498:	add	x0, x0, #0xa90
  40649c:	b	406528 <ferror@plt+0x47a8>
  4064a0:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4064a4:	add	x0, x0, #0xaa8
  4064a8:	b	406528 <ferror@plt+0x47a8>
  4064ac:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4064b0:	add	x0, x0, #0xac0
  4064b4:	b	406528 <ferror@plt+0x47a8>
  4064b8:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4064bc:	add	x0, x0, #0xad8
  4064c0:	b	406528 <ferror@plt+0x47a8>
  4064c4:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4064c8:	add	x0, x0, #0xaf0
  4064cc:	b	406528 <ferror@plt+0x47a8>
  4064d0:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4064d4:	add	x0, x0, #0xb08
  4064d8:	b	406528 <ferror@plt+0x47a8>
  4064dc:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4064e0:	add	x0, x0, #0xb20
  4064e4:	b	406528 <ferror@plt+0x47a8>
  4064e8:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4064ec:	add	x0, x0, #0xb38
  4064f0:	b	406528 <ferror@plt+0x47a8>
  4064f4:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4064f8:	add	x0, x0, #0xb50
  4064fc:	b	406528 <ferror@plt+0x47a8>
  406500:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406504:	add	x0, x0, #0xb68
  406508:	b	406528 <ferror@plt+0x47a8>
  40650c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406510:	add	x0, x0, #0xb80
  406514:	b	406528 <ferror@plt+0x47a8>
  406518:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40651c:	add	x0, x0, #0xb98
  406520:	b	406528 <ferror@plt+0x47a8>
  406524:	mov	x0, #0x0                   	// #0
  406528:	add	sp, sp, #0x10
  40652c:	ret
  406530:	sub	sp, sp, #0x10
  406534:	str	x0, [sp, #8]
  406538:	ldr	x0, [sp, #8]
  40653c:	cmp	x0, #0xe
  406540:	b.eq	406734 <ferror@plt+0x49b4>  // b.none
  406544:	ldr	x0, [sp, #8]
  406548:	cmp	x0, #0xe
  40654c:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  406550:	ldr	x0, [sp, #8]
  406554:	cmp	x0, #0xd
  406558:	b.eq	406728 <ferror@plt+0x49a8>  // b.none
  40655c:	ldr	x0, [sp, #8]
  406560:	cmp	x0, #0xd
  406564:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  406568:	ldr	x0, [sp, #8]
  40656c:	cmp	x0, #0xc
  406570:	b.eq	40671c <ferror@plt+0x499c>  // b.none
  406574:	ldr	x0, [sp, #8]
  406578:	cmp	x0, #0xc
  40657c:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  406580:	ldr	x0, [sp, #8]
  406584:	cmp	x0, #0xb
  406588:	b.eq	406710 <ferror@plt+0x4990>  // b.none
  40658c:	ldr	x0, [sp, #8]
  406590:	cmp	x0, #0xb
  406594:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  406598:	ldr	x0, [sp, #8]
  40659c:	cmp	x0, #0xa
  4065a0:	b.eq	406704 <ferror@plt+0x4984>  // b.none
  4065a4:	ldr	x0, [sp, #8]
  4065a8:	cmp	x0, #0xa
  4065ac:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  4065b0:	ldr	x0, [sp, #8]
  4065b4:	cmp	x0, #0x9
  4065b8:	b.eq	4066f8 <ferror@plt+0x4978>  // b.none
  4065bc:	ldr	x0, [sp, #8]
  4065c0:	cmp	x0, #0x9
  4065c4:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  4065c8:	ldr	x0, [sp, #8]
  4065cc:	cmp	x0, #0x8
  4065d0:	b.eq	4066ec <ferror@plt+0x496c>  // b.none
  4065d4:	ldr	x0, [sp, #8]
  4065d8:	cmp	x0, #0x8
  4065dc:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  4065e0:	ldr	x0, [sp, #8]
  4065e4:	cmp	x0, #0x7
  4065e8:	b.eq	4066e0 <ferror@plt+0x4960>  // b.none
  4065ec:	ldr	x0, [sp, #8]
  4065f0:	cmp	x0, #0x7
  4065f4:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  4065f8:	ldr	x0, [sp, #8]
  4065fc:	cmp	x0, #0x6
  406600:	b.eq	4066d4 <ferror@plt+0x4954>  // b.none
  406604:	ldr	x0, [sp, #8]
  406608:	cmp	x0, #0x6
  40660c:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  406610:	ldr	x0, [sp, #8]
  406614:	cmp	x0, #0x5
  406618:	b.eq	4066c8 <ferror@plt+0x4948>  // b.none
  40661c:	ldr	x0, [sp, #8]
  406620:	cmp	x0, #0x5
  406624:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  406628:	ldr	x0, [sp, #8]
  40662c:	cmp	x0, #0x4
  406630:	b.eq	4066bc <ferror@plt+0x493c>  // b.none
  406634:	ldr	x0, [sp, #8]
  406638:	cmp	x0, #0x4
  40663c:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  406640:	ldr	x0, [sp, #8]
  406644:	cmp	x0, #0x3
  406648:	b.eq	4066b0 <ferror@plt+0x4930>  // b.none
  40664c:	ldr	x0, [sp, #8]
  406650:	cmp	x0, #0x3
  406654:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  406658:	ldr	x0, [sp, #8]
  40665c:	cmp	x0, #0x2
  406660:	b.eq	4066a4 <ferror@plt+0x4924>  // b.none
  406664:	ldr	x0, [sp, #8]
  406668:	cmp	x0, #0x2
  40666c:	b.hi	406740 <ferror@plt+0x49c0>  // b.pmore
  406670:	ldr	x0, [sp, #8]
  406674:	cmp	x0, #0x0
  406678:	b.eq	40668c <ferror@plt+0x490c>  // b.none
  40667c:	ldr	x0, [sp, #8]
  406680:	cmp	x0, #0x1
  406684:	b.eq	406698 <ferror@plt+0x4918>  // b.none
  406688:	b	406740 <ferror@plt+0x49c0>
  40668c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406690:	add	x0, x0, #0xf00
  406694:	b	406744 <ferror@plt+0x49c4>
  406698:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40669c:	add	x0, x0, #0xf10
  4066a0:	b	406744 <ferror@plt+0x49c4>
  4066a4:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4066a8:	add	x0, x0, #0xf20
  4066ac:	b	406744 <ferror@plt+0x49c4>
  4066b0:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4066b4:	add	x0, x0, #0xf30
  4066b8:	b	406744 <ferror@plt+0x49c4>
  4066bc:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4066c0:	add	x0, x0, #0xf40
  4066c4:	b	406744 <ferror@plt+0x49c4>
  4066c8:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4066cc:	add	x0, x0, #0xf50
  4066d0:	b	406744 <ferror@plt+0x49c4>
  4066d4:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4066d8:	add	x0, x0, #0xf68
  4066dc:	b	406744 <ferror@plt+0x49c4>
  4066e0:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4066e4:	add	x0, x0, #0xf78
  4066e8:	b	406744 <ferror@plt+0x49c4>
  4066ec:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4066f0:	add	x0, x0, #0xf88
  4066f4:	b	406744 <ferror@plt+0x49c4>
  4066f8:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  4066fc:	add	x0, x0, #0xf98
  406700:	b	406744 <ferror@plt+0x49c4>
  406704:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406708:	add	x0, x0, #0xfa8
  40670c:	b	406744 <ferror@plt+0x49c4>
  406710:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406714:	add	x0, x0, #0xfb8
  406718:	b	406744 <ferror@plt+0x49c4>
  40671c:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406720:	add	x0, x0, #0xfc8
  406724:	b	406744 <ferror@plt+0x49c4>
  406728:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  40672c:	add	x0, x0, #0xfd8
  406730:	b	406744 <ferror@plt+0x49c4>
  406734:	adrp	x0, 47d000 <warn@@Base+0xe02c>
  406738:	add	x0, x0, #0xff0
  40673c:	b	406744 <ferror@plt+0x49c4>
  406740:	mov	x0, #0x0                   	// #0
  406744:	add	sp, sp, #0x10
  406748:	ret
  40674c:	sub	sp, sp, #0x10
  406750:	str	x0, [sp, #8]
  406754:	ldr	x0, [sp, #8]
  406758:	add	x0, x0, #0x0
  40675c:	cmp	x0, #0x11
  406760:	b.hi	40685c <ferror@plt+0x4adc>  // b.pmore
  406764:	cmp	w0, #0x11
  406768:	b.hi	40685c <ferror@plt+0x4adc>  // b.pmore
  40676c:	adrp	x1, 47e000 <warn@@Base+0xf02c>
  406770:	add	x1, x1, #0x140
  406774:	ldr	w0, [x1, w0, uxtw #2]
  406778:	adr	x1, 406784 <ferror@plt+0x4a04>
  40677c:	add	x0, x1, w0, sxtw #2
  406780:	br	x0
  406784:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406788:	add	x0, x0, #0x0
  40678c:	b	406860 <ferror@plt+0x4ae0>
  406790:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406794:	add	x0, x0, #0x10
  406798:	b	406860 <ferror@plt+0x4ae0>
  40679c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4067a0:	add	x0, x0, #0x20
  4067a4:	b	406860 <ferror@plt+0x4ae0>
  4067a8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4067ac:	add	x0, x0, #0x30
  4067b0:	b	406860 <ferror@plt+0x4ae0>
  4067b4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4067b8:	add	x0, x0, #0x40
  4067bc:	b	406860 <ferror@plt+0x4ae0>
  4067c0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4067c4:	add	x0, x0, #0x50
  4067c8:	b	406860 <ferror@plt+0x4ae0>
  4067cc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4067d0:	add	x0, x0, #0x60
  4067d4:	b	406860 <ferror@plt+0x4ae0>
  4067d8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4067dc:	add	x0, x0, #0x70
  4067e0:	b	406860 <ferror@plt+0x4ae0>
  4067e4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4067e8:	add	x0, x0, #0x80
  4067ec:	b	406860 <ferror@plt+0x4ae0>
  4067f0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4067f4:	add	x0, x0, #0x90
  4067f8:	b	406860 <ferror@plt+0x4ae0>
  4067fc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406800:	add	x0, x0, #0xa8
  406804:	b	406860 <ferror@plt+0x4ae0>
  406808:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40680c:	add	x0, x0, #0xc0
  406810:	b	406860 <ferror@plt+0x4ae0>
  406814:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406818:	add	x0, x0, #0xd0
  40681c:	b	406860 <ferror@plt+0x4ae0>
  406820:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406824:	add	x0, x0, #0xe8
  406828:	b	406860 <ferror@plt+0x4ae0>
  40682c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406830:	add	x0, x0, #0x100
  406834:	b	406860 <ferror@plt+0x4ae0>
  406838:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40683c:	add	x0, x0, #0x110
  406840:	b	406860 <ferror@plt+0x4ae0>
  406844:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406848:	add	x0, x0, #0x120
  40684c:	b	406860 <ferror@plt+0x4ae0>
  406850:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406854:	add	x0, x0, #0x130
  406858:	b	406860 <ferror@plt+0x4ae0>
  40685c:	mov	x0, #0x0                   	// #0
  406860:	add	sp, sp, #0x10
  406864:	ret
  406868:	sub	sp, sp, #0x10
  40686c:	str	x0, [sp, #8]
  406870:	ldr	x0, [sp, #8]
  406874:	cmp	x0, #0xc9
  406878:	b.eq	406a24 <ferror@plt+0x4ca4>  // b.none
  40687c:	ldr	x0, [sp, #8]
  406880:	cmp	x0, #0xc9
  406884:	b.hi	406a30 <ferror@plt+0x4cb0>  // b.pmore
  406888:	ldr	x0, [sp, #8]
  40688c:	cmp	x0, #0xc8
  406890:	b.eq	406a18 <ferror@plt+0x4c98>  // b.none
  406894:	ldr	x0, [sp, #8]
  406898:	cmp	x0, #0xc8
  40689c:	b.hi	406a30 <ferror@plt+0x4cb0>  // b.pmore
  4068a0:	ldr	x0, [sp, #8]
  4068a4:	cmp	x0, #0xa
  4068a8:	b.eq	406a0c <ferror@plt+0x4c8c>  // b.none
  4068ac:	ldr	x0, [sp, #8]
  4068b0:	cmp	x0, #0xa
  4068b4:	b.hi	406a30 <ferror@plt+0x4cb0>  // b.pmore
  4068b8:	ldr	x0, [sp, #8]
  4068bc:	cmp	x0, #0x9
  4068c0:	b.eq	406a00 <ferror@plt+0x4c80>  // b.none
  4068c4:	ldr	x0, [sp, #8]
  4068c8:	cmp	x0, #0x9
  4068cc:	b.hi	406a30 <ferror@plt+0x4cb0>  // b.pmore
  4068d0:	ldr	x0, [sp, #8]
  4068d4:	cmp	x0, #0x8
  4068d8:	b.eq	4069f4 <ferror@plt+0x4c74>  // b.none
  4068dc:	ldr	x0, [sp, #8]
  4068e0:	cmp	x0, #0x8
  4068e4:	b.hi	406a30 <ferror@plt+0x4cb0>  // b.pmore
  4068e8:	ldr	x0, [sp, #8]
  4068ec:	cmp	x0, #0x7
  4068f0:	b.eq	4069e8 <ferror@plt+0x4c68>  // b.none
  4068f4:	ldr	x0, [sp, #8]
  4068f8:	cmp	x0, #0x7
  4068fc:	b.hi	406a30 <ferror@plt+0x4cb0>  // b.pmore
  406900:	ldr	x0, [sp, #8]
  406904:	cmp	x0, #0x6
  406908:	b.eq	4069dc <ferror@plt+0x4c5c>  // b.none
  40690c:	ldr	x0, [sp, #8]
  406910:	cmp	x0, #0x6
  406914:	b.hi	406a30 <ferror@plt+0x4cb0>  // b.pmore
  406918:	ldr	x0, [sp, #8]
  40691c:	cmp	x0, #0x5
  406920:	b.eq	4069d0 <ferror@plt+0x4c50>  // b.none
  406924:	ldr	x0, [sp, #8]
  406928:	cmp	x0, #0x5
  40692c:	b.hi	406a30 <ferror@plt+0x4cb0>  // b.pmore
  406930:	ldr	x0, [sp, #8]
  406934:	cmp	x0, #0x4
  406938:	b.eq	4069c4 <ferror@plt+0x4c44>  // b.none
  40693c:	ldr	x0, [sp, #8]
  406940:	cmp	x0, #0x4
  406944:	b.hi	406a30 <ferror@plt+0x4cb0>  // b.pmore
  406948:	ldr	x0, [sp, #8]
  40694c:	cmp	x0, #0x3
  406950:	b.eq	4069b8 <ferror@plt+0x4c38>  // b.none
  406954:	ldr	x0, [sp, #8]
  406958:	cmp	x0, #0x3
  40695c:	b.hi	406a30 <ferror@plt+0x4cb0>  // b.pmore
  406960:	ldr	x0, [sp, #8]
  406964:	cmp	x0, #0x2
  406968:	b.eq	4069ac <ferror@plt+0x4c2c>  // b.none
  40696c:	ldr	x0, [sp, #8]
  406970:	cmp	x0, #0x2
  406974:	b.hi	406a30 <ferror@plt+0x4cb0>  // b.pmore
  406978:	ldr	x0, [sp, #8]
  40697c:	cmp	x0, #0x0
  406980:	b.eq	406994 <ferror@plt+0x4c14>  // b.none
  406984:	ldr	x0, [sp, #8]
  406988:	cmp	x0, #0x1
  40698c:	b.eq	4069a0 <ferror@plt+0x4c20>  // b.none
  406990:	b	406a30 <ferror@plt+0x4cb0>
  406994:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406998:	add	x0, x0, #0x188
  40699c:	b	406a34 <ferror@plt+0x4cb4>
  4069a0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4069a4:	add	x0, x0, #0x198
  4069a8:	b	406a34 <ferror@plt+0x4cb4>
  4069ac:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4069b0:	add	x0, x0, #0x1a8
  4069b4:	b	406a34 <ferror@plt+0x4cb4>
  4069b8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4069bc:	add	x0, x0, #0x1b8
  4069c0:	b	406a34 <ferror@plt+0x4cb4>
  4069c4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4069c8:	add	x0, x0, #0x1c8
  4069cc:	b	406a34 <ferror@plt+0x4cb4>
  4069d0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4069d4:	add	x0, x0, #0x1d8
  4069d8:	b	406a34 <ferror@plt+0x4cb4>
  4069dc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4069e0:	add	x0, x0, #0x1e8
  4069e4:	b	406a34 <ferror@plt+0x4cb4>
  4069e8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4069ec:	add	x0, x0, #0x1f8
  4069f0:	b	406a34 <ferror@plt+0x4cb4>
  4069f4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4069f8:	add	x0, x0, #0x210
  4069fc:	b	406a34 <ferror@plt+0x4cb4>
  406a00:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406a04:	add	x0, x0, #0x228
  406a08:	b	406a34 <ferror@plt+0x4cb4>
  406a0c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406a10:	add	x0, x0, #0x238
  406a14:	b	406a34 <ferror@plt+0x4cb4>
  406a18:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406a1c:	add	x0, x0, #0x250
  406a20:	b	406a34 <ferror@plt+0x4cb4>
  406a24:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406a28:	add	x0, x0, #0x268
  406a2c:	b	406a34 <ferror@plt+0x4cb4>
  406a30:	mov	x0, #0x0                   	// #0
  406a34:	add	sp, sp, #0x10
  406a38:	ret
  406a3c:	sub	sp, sp, #0x10
  406a40:	str	x0, [sp, #8]
  406a44:	ldr	x0, [sp, #8]
  406a48:	cmp	x0, #0xc
  406a4c:	b.eq	406bf8 <ferror@plt+0x4e78>  // b.none
  406a50:	ldr	x0, [sp, #8]
  406a54:	cmp	x0, #0xc
  406a58:	b.hi	406c04 <ferror@plt+0x4e84>  // b.pmore
  406a5c:	ldr	x0, [sp, #8]
  406a60:	cmp	x0, #0xb
  406a64:	b.eq	406bec <ferror@plt+0x4e6c>  // b.none
  406a68:	ldr	x0, [sp, #8]
  406a6c:	cmp	x0, #0xb
  406a70:	b.hi	406c04 <ferror@plt+0x4e84>  // b.pmore
  406a74:	ldr	x0, [sp, #8]
  406a78:	cmp	x0, #0xa
  406a7c:	b.eq	406be0 <ferror@plt+0x4e60>  // b.none
  406a80:	ldr	x0, [sp, #8]
  406a84:	cmp	x0, #0xa
  406a88:	b.hi	406c04 <ferror@plt+0x4e84>  // b.pmore
  406a8c:	ldr	x0, [sp, #8]
  406a90:	cmp	x0, #0x9
  406a94:	b.eq	406bd4 <ferror@plt+0x4e54>  // b.none
  406a98:	ldr	x0, [sp, #8]
  406a9c:	cmp	x0, #0x9
  406aa0:	b.hi	406c04 <ferror@plt+0x4e84>  // b.pmore
  406aa4:	ldr	x0, [sp, #8]
  406aa8:	cmp	x0, #0x8
  406aac:	b.eq	406bc8 <ferror@plt+0x4e48>  // b.none
  406ab0:	ldr	x0, [sp, #8]
  406ab4:	cmp	x0, #0x8
  406ab8:	b.hi	406c04 <ferror@plt+0x4e84>  // b.pmore
  406abc:	ldr	x0, [sp, #8]
  406ac0:	cmp	x0, #0x7
  406ac4:	b.eq	406bbc <ferror@plt+0x4e3c>  // b.none
  406ac8:	ldr	x0, [sp, #8]
  406acc:	cmp	x0, #0x7
  406ad0:	b.hi	406c04 <ferror@plt+0x4e84>  // b.pmore
  406ad4:	ldr	x0, [sp, #8]
  406ad8:	cmp	x0, #0x6
  406adc:	b.eq	406bb0 <ferror@plt+0x4e30>  // b.none
  406ae0:	ldr	x0, [sp, #8]
  406ae4:	cmp	x0, #0x6
  406ae8:	b.hi	406c04 <ferror@plt+0x4e84>  // b.pmore
  406aec:	ldr	x0, [sp, #8]
  406af0:	cmp	x0, #0x5
  406af4:	b.eq	406ba4 <ferror@plt+0x4e24>  // b.none
  406af8:	ldr	x0, [sp, #8]
  406afc:	cmp	x0, #0x5
  406b00:	b.hi	406c04 <ferror@plt+0x4e84>  // b.pmore
  406b04:	ldr	x0, [sp, #8]
  406b08:	cmp	x0, #0x4
  406b0c:	b.eq	406b98 <ferror@plt+0x4e18>  // b.none
  406b10:	ldr	x0, [sp, #8]
  406b14:	cmp	x0, #0x4
  406b18:	b.hi	406c04 <ferror@plt+0x4e84>  // b.pmore
  406b1c:	ldr	x0, [sp, #8]
  406b20:	cmp	x0, #0x3
  406b24:	b.eq	406b8c <ferror@plt+0x4e0c>  // b.none
  406b28:	ldr	x0, [sp, #8]
  406b2c:	cmp	x0, #0x3
  406b30:	b.hi	406c04 <ferror@plt+0x4e84>  // b.pmore
  406b34:	ldr	x0, [sp, #8]
  406b38:	cmp	x0, #0x2
  406b3c:	b.eq	406b80 <ferror@plt+0x4e00>  // b.none
  406b40:	ldr	x0, [sp, #8]
  406b44:	cmp	x0, #0x2
  406b48:	b.hi	406c04 <ferror@plt+0x4e84>  // b.pmore
  406b4c:	ldr	x0, [sp, #8]
  406b50:	cmp	x0, #0x0
  406b54:	b.eq	406b68 <ferror@plt+0x4de8>  // b.none
  406b58:	ldr	x0, [sp, #8]
  406b5c:	cmp	x0, #0x1
  406b60:	b.eq	406b74 <ferror@plt+0x4df4>  // b.none
  406b64:	b	406c04 <ferror@plt+0x4e84>
  406b68:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406b6c:	add	x0, x0, #0x280
  406b70:	b	406c08 <ferror@plt+0x4e88>
  406b74:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406b78:	add	x0, x0, #0x290
  406b7c:	b	406c08 <ferror@plt+0x4e88>
  406b80:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406b84:	add	x0, x0, #0x2a0
  406b88:	b	406c08 <ferror@plt+0x4e88>
  406b8c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406b90:	add	x0, x0, #0x2b0
  406b94:	b	406c08 <ferror@plt+0x4e88>
  406b98:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406b9c:	add	x0, x0, #0x2c0
  406ba0:	b	406c08 <ferror@plt+0x4e88>
  406ba4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406ba8:	add	x0, x0, #0x2d0
  406bac:	b	406c08 <ferror@plt+0x4e88>
  406bb0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406bb4:	add	x0, x0, #0x2e0
  406bb8:	b	406c08 <ferror@plt+0x4e88>
  406bbc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406bc0:	add	x0, x0, #0x2f0
  406bc4:	b	406c08 <ferror@plt+0x4e88>
  406bc8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406bcc:	add	x0, x0, #0x300
  406bd0:	b	406c08 <ferror@plt+0x4e88>
  406bd4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406bd8:	add	x0, x0, #0x310
  406bdc:	b	406c08 <ferror@plt+0x4e88>
  406be0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406be4:	add	x0, x0, #0x320
  406be8:	b	406c08 <ferror@plt+0x4e88>
  406bec:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406bf0:	add	x0, x0, #0x330
  406bf4:	b	406c08 <ferror@plt+0x4e88>
  406bf8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406bfc:	add	x0, x0, #0x340
  406c00:	b	406c08 <ferror@plt+0x4e88>
  406c04:	mov	x0, #0x0                   	// #0
  406c08:	add	sp, sp, #0x10
  406c0c:	ret
  406c10:	sub	sp, sp, #0x10
  406c14:	str	x0, [sp, #8]
  406c18:	ldr	x0, [sp, #8]
  406c1c:	add	x0, x0, #0x0
  406c20:	cmp	x0, #0x40
  406c24:	b.hi	406e4c <ferror@plt+0x50cc>  // b.pmore
  406c28:	cmp	w0, #0x40
  406c2c:	b.hi	406e4c <ferror@plt+0x50cc>  // b.pmore
  406c30:	adrp	x1, 47e000 <warn@@Base+0xf02c>
  406c34:	add	x1, x1, #0x69c
  406c38:	ldr	w0, [x1, w0, uxtw #2]
  406c3c:	adr	x1, 406c48 <ferror@plt+0x4ec8>
  406c40:	add	x0, x1, w0, sxtw #2
  406c44:	br	x0
  406c48:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406c4c:	add	x0, x0, #0x350
  406c50:	b	406e50 <ferror@plt+0x50d0>
  406c54:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406c58:	add	x0, x0, #0x360
  406c5c:	b	406e50 <ferror@plt+0x50d0>
  406c60:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406c64:	add	x0, x0, #0x370
  406c68:	b	406e50 <ferror@plt+0x50d0>
  406c6c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406c70:	add	x0, x0, #0x380
  406c74:	b	406e50 <ferror@plt+0x50d0>
  406c78:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406c7c:	add	x0, x0, #0x390
  406c80:	b	406e50 <ferror@plt+0x50d0>
  406c84:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406c88:	add	x0, x0, #0x3a0
  406c8c:	b	406e50 <ferror@plt+0x50d0>
  406c90:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406c94:	add	x0, x0, #0x3b0
  406c98:	b	406e50 <ferror@plt+0x50d0>
  406c9c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406ca0:	add	x0, x0, #0x3c0
  406ca4:	b	406e50 <ferror@plt+0x50d0>
  406ca8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406cac:	add	x0, x0, #0x3d0
  406cb0:	b	406e50 <ferror@plt+0x50d0>
  406cb4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406cb8:	add	x0, x0, #0x3e0
  406cbc:	b	406e50 <ferror@plt+0x50d0>
  406cc0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406cc4:	add	x0, x0, #0x3f0
  406cc8:	b	406e50 <ferror@plt+0x50d0>
  406ccc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406cd0:	add	x0, x0, #0x400
  406cd4:	b	406e50 <ferror@plt+0x50d0>
  406cd8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406cdc:	add	x0, x0, #0x418
  406ce0:	b	406e50 <ferror@plt+0x50d0>
  406ce4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406ce8:	add	x0, x0, #0x430
  406cec:	b	406e50 <ferror@plt+0x50d0>
  406cf0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406cf4:	add	x0, x0, #0x440
  406cf8:	b	406e50 <ferror@plt+0x50d0>
  406cfc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d00:	add	x0, x0, #0x450
  406d04:	b	406e50 <ferror@plt+0x50d0>
  406d08:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d0c:	add	x0, x0, #0x460
  406d10:	b	406e50 <ferror@plt+0x50d0>
  406d14:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d18:	add	x0, x0, #0x478
  406d1c:	b	406e50 <ferror@plt+0x50d0>
  406d20:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d24:	add	x0, x0, #0x490
  406d28:	b	406e50 <ferror@plt+0x50d0>
  406d2c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d30:	add	x0, x0, #0x4a8
  406d34:	b	406e50 <ferror@plt+0x50d0>
  406d38:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d3c:	add	x0, x0, #0x4c0
  406d40:	b	406e50 <ferror@plt+0x50d0>
  406d44:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d48:	add	x0, x0, #0x4d8
  406d4c:	b	406e50 <ferror@plt+0x50d0>
  406d50:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d54:	add	x0, x0, #0x4f0
  406d58:	b	406e50 <ferror@plt+0x50d0>
  406d5c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d60:	add	x0, x0, #0x508
  406d64:	b	406e50 <ferror@plt+0x50d0>
  406d68:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d6c:	add	x0, x0, #0x528
  406d70:	b	406e50 <ferror@plt+0x50d0>
  406d74:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d78:	add	x0, x0, #0x540
  406d7c:	b	406e50 <ferror@plt+0x50d0>
  406d80:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d84:	add	x0, x0, #0x550
  406d88:	b	406e50 <ferror@plt+0x50d0>
  406d8c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d90:	add	x0, x0, #0x560
  406d94:	b	406e50 <ferror@plt+0x50d0>
  406d98:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406d9c:	add	x0, x0, #0x578
  406da0:	b	406e50 <ferror@plt+0x50d0>
  406da4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406da8:	add	x0, x0, #0x588
  406dac:	b	406e50 <ferror@plt+0x50d0>
  406db0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406db4:	add	x0, x0, #0x598
  406db8:	b	406e50 <ferror@plt+0x50d0>
  406dbc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406dc0:	add	x0, x0, #0x5a8
  406dc4:	b	406e50 <ferror@plt+0x50d0>
  406dc8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406dcc:	add	x0, x0, #0x5b8
  406dd0:	b	406e50 <ferror@plt+0x50d0>
  406dd4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406dd8:	add	x0, x0, #0x5c8
  406ddc:	b	406e50 <ferror@plt+0x50d0>
  406de0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406de4:	add	x0, x0, #0x5d8
  406de8:	b	406e50 <ferror@plt+0x50d0>
  406dec:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406df0:	add	x0, x0, #0x5f0
  406df4:	b	406e50 <ferror@plt+0x50d0>
  406df8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406dfc:	add	x0, x0, #0x608
  406e00:	b	406e50 <ferror@plt+0x50d0>
  406e04:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406e08:	add	x0, x0, #0x618
  406e0c:	b	406e50 <ferror@plt+0x50d0>
  406e10:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406e14:	add	x0, x0, #0x630
  406e18:	b	406e50 <ferror@plt+0x50d0>
  406e1c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406e20:	add	x0, x0, #0x648
  406e24:	b	406e50 <ferror@plt+0x50d0>
  406e28:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406e2c:	add	x0, x0, #0x658
  406e30:	b	406e50 <ferror@plt+0x50d0>
  406e34:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406e38:	add	x0, x0, #0x670
  406e3c:	b	406e50 <ferror@plt+0x50d0>
  406e40:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406e44:	add	x0, x0, #0x688
  406e48:	b	406e50 <ferror@plt+0x50d0>
  406e4c:	mov	x0, #0x0                   	// #0
  406e50:	add	sp, sp, #0x10
  406e54:	ret
  406e58:	sub	sp, sp, #0x10
  406e5c:	str	x0, [sp, #8]
  406e60:	ldr	x0, [sp, #8]
  406e64:	add	x0, x0, #0x0
  406e68:	cmp	x0, #0x2a
  406e6c:	b.hi	407094 <ferror@plt+0x5314>  // b.pmore
  406e70:	cmp	w0, #0x2a
  406e74:	b.hi	407094 <ferror@plt+0x5314>  // b.pmore
  406e78:	adrp	x1, 47e000 <warn@@Base+0xf02c>
  406e7c:	add	x1, x1, #0xa6c
  406e80:	ldr	w0, [x1, w0, uxtw #2]
  406e84:	adr	x1, 406e90 <ferror@plt+0x5110>
  406e88:	add	x0, x1, w0, sxtw #2
  406e8c:	br	x0
  406e90:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406e94:	add	x0, x0, #0x7a0
  406e98:	b	407098 <ferror@plt+0x5318>
  406e9c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406ea0:	add	x0, x0, #0x7b0
  406ea4:	b	407098 <ferror@plt+0x5318>
  406ea8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406eac:	add	x0, x0, #0x7c0
  406eb0:	b	407098 <ferror@plt+0x5318>
  406eb4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406eb8:	add	x0, x0, #0x7d0
  406ebc:	b	407098 <ferror@plt+0x5318>
  406ec0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406ec4:	add	x0, x0, #0x7d8
  406ec8:	b	407098 <ferror@plt+0x5318>
  406ecc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406ed0:	add	x0, x0, #0x7e8
  406ed4:	b	407098 <ferror@plt+0x5318>
  406ed8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406edc:	add	x0, x0, #0x7f8
  406ee0:	b	407098 <ferror@plt+0x5318>
  406ee4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406ee8:	add	x0, x0, #0x808
  406eec:	b	407098 <ferror@plt+0x5318>
  406ef0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406ef4:	add	x0, x0, #0x818
  406ef8:	b	407098 <ferror@plt+0x5318>
  406efc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f00:	add	x0, x0, #0x828
  406f04:	b	407098 <ferror@plt+0x5318>
  406f08:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f0c:	add	x0, x0, #0x838
  406f10:	b	407098 <ferror@plt+0x5318>
  406f14:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f18:	add	x0, x0, #0x848
  406f1c:	b	407098 <ferror@plt+0x5318>
  406f20:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f24:	add	x0, x0, #0x858
  406f28:	b	407098 <ferror@plt+0x5318>
  406f2c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f30:	add	x0, x0, #0x868
  406f34:	b	407098 <ferror@plt+0x5318>
  406f38:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f3c:	add	x0, x0, #0x878
  406f40:	b	407098 <ferror@plt+0x5318>
  406f44:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f48:	add	x0, x0, #0x888
  406f4c:	b	407098 <ferror@plt+0x5318>
  406f50:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f54:	add	x0, x0, #0x898
  406f58:	b	407098 <ferror@plt+0x5318>
  406f5c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f60:	add	x0, x0, #0x8a8
  406f64:	b	407098 <ferror@plt+0x5318>
  406f68:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f6c:	add	x0, x0, #0x8b8
  406f70:	b	407098 <ferror@plt+0x5318>
  406f74:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f78:	add	x0, x0, #0x8c8
  406f7c:	b	407098 <ferror@plt+0x5318>
  406f80:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f84:	add	x0, x0, #0x8d8
  406f88:	b	407098 <ferror@plt+0x5318>
  406f8c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f90:	add	x0, x0, #0x8e8
  406f94:	b	407098 <ferror@plt+0x5318>
  406f98:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406f9c:	add	x0, x0, #0x8f8
  406fa0:	b	407098 <ferror@plt+0x5318>
  406fa4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406fa8:	add	x0, x0, #0x908
  406fac:	b	407098 <ferror@plt+0x5318>
  406fb0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406fb4:	add	x0, x0, #0x920
  406fb8:	b	407098 <ferror@plt+0x5318>
  406fbc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406fc0:	add	x0, x0, #0x938
  406fc4:	b	407098 <ferror@plt+0x5318>
  406fc8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406fcc:	add	x0, x0, #0x948
  406fd0:	b	407098 <ferror@plt+0x5318>
  406fd4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406fd8:	add	x0, x0, #0x958
  406fdc:	b	407098 <ferror@plt+0x5318>
  406fe0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406fe4:	add	x0, x0, #0x968
  406fe8:	b	407098 <ferror@plt+0x5318>
  406fec:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406ff0:	add	x0, x0, #0x978
  406ff4:	b	407098 <ferror@plt+0x5318>
  406ff8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  406ffc:	add	x0, x0, #0x988
  407000:	b	407098 <ferror@plt+0x5318>
  407004:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407008:	add	x0, x0, #0x998
  40700c:	b	407098 <ferror@plt+0x5318>
  407010:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407014:	add	x0, x0, #0x9a8
  407018:	b	407098 <ferror@plt+0x5318>
  40701c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407020:	add	x0, x0, #0x9b8
  407024:	b	407098 <ferror@plt+0x5318>
  407028:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40702c:	add	x0, x0, #0x9c8
  407030:	b	407098 <ferror@plt+0x5318>
  407034:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407038:	add	x0, x0, #0x9d8
  40703c:	b	407098 <ferror@plt+0x5318>
  407040:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407044:	add	x0, x0, #0x9e8
  407048:	b	407098 <ferror@plt+0x5318>
  40704c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407050:	add	x0, x0, #0x9f8
  407054:	b	407098 <ferror@plt+0x5318>
  407058:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40705c:	add	x0, x0, #0xa08
  407060:	b	407098 <ferror@plt+0x5318>
  407064:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407068:	add	x0, x0, #0xa18
  40706c:	b	407098 <ferror@plt+0x5318>
  407070:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407074:	add	x0, x0, #0xa28
  407078:	b	407098 <ferror@plt+0x5318>
  40707c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407080:	add	x0, x0, #0xa40
  407084:	b	407098 <ferror@plt+0x5318>
  407088:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40708c:	add	x0, x0, #0xa58
  407090:	b	407098 <ferror@plt+0x5318>
  407094:	mov	x0, #0x0                   	// #0
  407098:	add	sp, sp, #0x10
  40709c:	ret
  4070a0:	sub	sp, sp, #0x10
  4070a4:	str	x0, [sp, #8]
  4070a8:	ldr	x0, [sp, #8]
  4070ac:	add	x0, x0, #0x0
  4070b0:	cmp	x0, #0x15
  4070b4:	b.hi	4071d4 <ferror@plt+0x5454>  // b.pmore
  4070b8:	cmp	w0, #0x15
  4070bc:	b.hi	4071d4 <ferror@plt+0x5454>  // b.pmore
  4070c0:	adrp	x1, 47e000 <warn@@Base+0xf02c>
  4070c4:	add	x1, x1, #0xca4
  4070c8:	ldr	w0, [x1, w0, uxtw #2]
  4070cc:	adr	x1, 4070d8 <ferror@plt+0x5358>
  4070d0:	add	x0, x1, w0, sxtw #2
  4070d4:	br	x0
  4070d8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4070dc:	add	x0, x0, #0xb18
  4070e0:	b	4071d8 <ferror@plt+0x5458>
  4070e4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4070e8:	add	x0, x0, #0xb28
  4070ec:	b	4071d8 <ferror@plt+0x5458>
  4070f0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4070f4:	add	x0, x0, #0xb38
  4070f8:	b	4071d8 <ferror@plt+0x5458>
  4070fc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407100:	add	x0, x0, #0xb48
  407104:	b	4071d8 <ferror@plt+0x5458>
  407108:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40710c:	add	x0, x0, #0xb58
  407110:	b	4071d8 <ferror@plt+0x5458>
  407114:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407118:	add	x0, x0, #0xb70
  40711c:	b	4071d8 <ferror@plt+0x5458>
  407120:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407124:	add	x0, x0, #0xb80
  407128:	b	4071d8 <ferror@plt+0x5458>
  40712c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407130:	add	x0, x0, #0xb90
  407134:	b	4071d8 <ferror@plt+0x5458>
  407138:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40713c:	add	x0, x0, #0xba0
  407140:	b	4071d8 <ferror@plt+0x5458>
  407144:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407148:	add	x0, x0, #0xbb8
  40714c:	b	4071d8 <ferror@plt+0x5458>
  407150:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407154:	add	x0, x0, #0xbd0
  407158:	b	4071d8 <ferror@plt+0x5458>
  40715c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407160:	add	x0, x0, #0xbe8
  407164:	b	4071d8 <ferror@plt+0x5458>
  407168:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40716c:	add	x0, x0, #0xbf8
  407170:	b	4071d8 <ferror@plt+0x5458>
  407174:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407178:	add	x0, x0, #0xc08
  40717c:	b	4071d8 <ferror@plt+0x5458>
  407180:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407184:	add	x0, x0, #0xc18
  407188:	b	4071d8 <ferror@plt+0x5458>
  40718c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407190:	add	x0, x0, #0xc28
  407194:	b	4071d8 <ferror@plt+0x5458>
  407198:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40719c:	add	x0, x0, #0xc40
  4071a0:	b	4071d8 <ferror@plt+0x5458>
  4071a4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4071a8:	add	x0, x0, #0xc58
  4071ac:	b	4071d8 <ferror@plt+0x5458>
  4071b0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4071b4:	add	x0, x0, #0xc68
  4071b8:	b	4071d8 <ferror@plt+0x5458>
  4071bc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4071c0:	add	x0, x0, #0xc78
  4071c4:	b	4071d8 <ferror@plt+0x5458>
  4071c8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4071cc:	add	x0, x0, #0xc90
  4071d0:	b	4071d8 <ferror@plt+0x5458>
  4071d4:	mov	x0, #0x0                   	// #0
  4071d8:	add	sp, sp, #0x10
  4071dc:	ret
  4071e0:	sub	sp, sp, #0x10
  4071e4:	str	x0, [sp, #8]
  4071e8:	ldr	x0, [sp, #8]
  4071ec:	cmp	x0, #0x7
  4071f0:	b.eq	4072e8 <ferror@plt+0x5568>  // b.none
  4071f4:	ldr	x0, [sp, #8]
  4071f8:	cmp	x0, #0x7
  4071fc:	b.hi	4072f4 <ferror@plt+0x5574>  // b.pmore
  407200:	ldr	x0, [sp, #8]
  407204:	cmp	x0, #0x6
  407208:	b.eq	4072dc <ferror@plt+0x555c>  // b.none
  40720c:	ldr	x0, [sp, #8]
  407210:	cmp	x0, #0x6
  407214:	b.hi	4072f4 <ferror@plt+0x5574>  // b.pmore
  407218:	ldr	x0, [sp, #8]
  40721c:	cmp	x0, #0x5
  407220:	b.eq	4072d0 <ferror@plt+0x5550>  // b.none
  407224:	ldr	x0, [sp, #8]
  407228:	cmp	x0, #0x5
  40722c:	b.hi	4072f4 <ferror@plt+0x5574>  // b.pmore
  407230:	ldr	x0, [sp, #8]
  407234:	cmp	x0, #0x4
  407238:	b.eq	4072c4 <ferror@plt+0x5544>  // b.none
  40723c:	ldr	x0, [sp, #8]
  407240:	cmp	x0, #0x4
  407244:	b.hi	4072f4 <ferror@plt+0x5574>  // b.pmore
  407248:	ldr	x0, [sp, #8]
  40724c:	cmp	x0, #0x3
  407250:	b.eq	4072b8 <ferror@plt+0x5538>  // b.none
  407254:	ldr	x0, [sp, #8]
  407258:	cmp	x0, #0x3
  40725c:	b.hi	4072f4 <ferror@plt+0x5574>  // b.pmore
  407260:	ldr	x0, [sp, #8]
  407264:	cmp	x0, #0x2
  407268:	b.eq	4072ac <ferror@plt+0x552c>  // b.none
  40726c:	ldr	x0, [sp, #8]
  407270:	cmp	x0, #0x2
  407274:	b.hi	4072f4 <ferror@plt+0x5574>  // b.pmore
  407278:	ldr	x0, [sp, #8]
  40727c:	cmp	x0, #0x0
  407280:	b.eq	407294 <ferror@plt+0x5514>  // b.none
  407284:	ldr	x0, [sp, #8]
  407288:	cmp	x0, #0x1
  40728c:	b.eq	4072a0 <ferror@plt+0x5520>  // b.none
  407290:	b	4072f4 <ferror@plt+0x5574>
  407294:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407298:	add	x0, x0, #0xd00
  40729c:	b	4072f8 <ferror@plt+0x5578>
  4072a0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4072a4:	add	x0, x0, #0xd10
  4072a8:	b	4072f8 <ferror@plt+0x5578>
  4072ac:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4072b0:	add	x0, x0, #0xd20
  4072b4:	b	4072f8 <ferror@plt+0x5578>
  4072b8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4072bc:	add	x0, x0, #0xd30
  4072c0:	b	4072f8 <ferror@plt+0x5578>
  4072c4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4072c8:	add	x0, x0, #0xd48
  4072cc:	b	4072f8 <ferror@plt+0x5578>
  4072d0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4072d4:	add	x0, x0, #0xd58
  4072d8:	b	4072f8 <ferror@plt+0x5578>
  4072dc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4072e0:	add	x0, x0, #0xd68
  4072e4:	b	4072f8 <ferror@plt+0x5578>
  4072e8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4072ec:	add	x0, x0, #0xd78
  4072f0:	b	4072f8 <ferror@plt+0x5578>
  4072f4:	mov	x0, #0x0                   	// #0
  4072f8:	add	sp, sp, #0x10
  4072fc:	ret
  407300:	sub	sp, sp, #0x10
  407304:	str	x0, [sp, #8]
  407308:	ldr	x0, [sp, #8]
  40730c:	cmp	x0, #0xc
  407310:	b.eq	4074bc <ferror@plt+0x573c>  // b.none
  407314:	ldr	x0, [sp, #8]
  407318:	cmp	x0, #0xc
  40731c:	b.hi	4074c8 <ferror@plt+0x5748>  // b.pmore
  407320:	ldr	x0, [sp, #8]
  407324:	cmp	x0, #0xb
  407328:	b.eq	4074b0 <ferror@plt+0x5730>  // b.none
  40732c:	ldr	x0, [sp, #8]
  407330:	cmp	x0, #0xb
  407334:	b.hi	4074c8 <ferror@plt+0x5748>  // b.pmore
  407338:	ldr	x0, [sp, #8]
  40733c:	cmp	x0, #0xa
  407340:	b.eq	4074a4 <ferror@plt+0x5724>  // b.none
  407344:	ldr	x0, [sp, #8]
  407348:	cmp	x0, #0xa
  40734c:	b.hi	4074c8 <ferror@plt+0x5748>  // b.pmore
  407350:	ldr	x0, [sp, #8]
  407354:	cmp	x0, #0x9
  407358:	b.eq	407498 <ferror@plt+0x5718>  // b.none
  40735c:	ldr	x0, [sp, #8]
  407360:	cmp	x0, #0x9
  407364:	b.hi	4074c8 <ferror@plt+0x5748>  // b.pmore
  407368:	ldr	x0, [sp, #8]
  40736c:	cmp	x0, #0x8
  407370:	b.eq	40748c <ferror@plt+0x570c>  // b.none
  407374:	ldr	x0, [sp, #8]
  407378:	cmp	x0, #0x8
  40737c:	b.hi	4074c8 <ferror@plt+0x5748>  // b.pmore
  407380:	ldr	x0, [sp, #8]
  407384:	cmp	x0, #0x7
  407388:	b.eq	407480 <ferror@plt+0x5700>  // b.none
  40738c:	ldr	x0, [sp, #8]
  407390:	cmp	x0, #0x7
  407394:	b.hi	4074c8 <ferror@plt+0x5748>  // b.pmore
  407398:	ldr	x0, [sp, #8]
  40739c:	cmp	x0, #0x6
  4073a0:	b.eq	407474 <ferror@plt+0x56f4>  // b.none
  4073a4:	ldr	x0, [sp, #8]
  4073a8:	cmp	x0, #0x6
  4073ac:	b.hi	4074c8 <ferror@plt+0x5748>  // b.pmore
  4073b0:	ldr	x0, [sp, #8]
  4073b4:	cmp	x0, #0x5
  4073b8:	b.eq	407468 <ferror@plt+0x56e8>  // b.none
  4073bc:	ldr	x0, [sp, #8]
  4073c0:	cmp	x0, #0x5
  4073c4:	b.hi	4074c8 <ferror@plt+0x5748>  // b.pmore
  4073c8:	ldr	x0, [sp, #8]
  4073cc:	cmp	x0, #0x4
  4073d0:	b.eq	40745c <ferror@plt+0x56dc>  // b.none
  4073d4:	ldr	x0, [sp, #8]
  4073d8:	cmp	x0, #0x4
  4073dc:	b.hi	4074c8 <ferror@plt+0x5748>  // b.pmore
  4073e0:	ldr	x0, [sp, #8]
  4073e4:	cmp	x0, #0x3
  4073e8:	b.eq	407450 <ferror@plt+0x56d0>  // b.none
  4073ec:	ldr	x0, [sp, #8]
  4073f0:	cmp	x0, #0x3
  4073f4:	b.hi	4074c8 <ferror@plt+0x5748>  // b.pmore
  4073f8:	ldr	x0, [sp, #8]
  4073fc:	cmp	x0, #0x2
  407400:	b.eq	407444 <ferror@plt+0x56c4>  // b.none
  407404:	ldr	x0, [sp, #8]
  407408:	cmp	x0, #0x2
  40740c:	b.hi	4074c8 <ferror@plt+0x5748>  // b.pmore
  407410:	ldr	x0, [sp, #8]
  407414:	cmp	x0, #0x0
  407418:	b.eq	40742c <ferror@plt+0x56ac>  // b.none
  40741c:	ldr	x0, [sp, #8]
  407420:	cmp	x0, #0x1
  407424:	b.eq	407438 <ferror@plt+0x56b8>  // b.none
  407428:	b	4074c8 <ferror@plt+0x5748>
  40742c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407430:	add	x0, x0, #0xd88
  407434:	b	4074cc <ferror@plt+0x574c>
  407438:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40743c:	add	x0, x0, #0xd98
  407440:	b	4074cc <ferror@plt+0x574c>
  407444:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407448:	add	x0, x0, #0xda8
  40744c:	b	4074cc <ferror@plt+0x574c>
  407450:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407454:	add	x0, x0, #0xdc0
  407458:	b	4074cc <ferror@plt+0x574c>
  40745c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407460:	add	x0, x0, #0xdd8
  407464:	b	4074cc <ferror@plt+0x574c>
  407468:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40746c:	add	x0, x0, #0xdf0
  407470:	b	4074cc <ferror@plt+0x574c>
  407474:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407478:	add	x0, x0, #0xe00
  40747c:	b	4074cc <ferror@plt+0x574c>
  407480:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407484:	add	x0, x0, #0xe20
  407488:	b	4074cc <ferror@plt+0x574c>
  40748c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407490:	add	x0, x0, #0xe38
  407494:	b	4074cc <ferror@plt+0x574c>
  407498:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40749c:	add	x0, x0, #0xe50
  4074a0:	b	4074cc <ferror@plt+0x574c>
  4074a4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4074a8:	add	x0, x0, #0xe68
  4074ac:	b	4074cc <ferror@plt+0x574c>
  4074b0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4074b4:	add	x0, x0, #0xe78
  4074b8:	b	4074cc <ferror@plt+0x574c>
  4074bc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4074c0:	add	x0, x0, #0xe90
  4074c4:	b	4074cc <ferror@plt+0x574c>
  4074c8:	mov	x0, #0x0                   	// #0
  4074cc:	add	sp, sp, #0x10
  4074d0:	ret
  4074d4:	sub	sp, sp, #0x10
  4074d8:	str	x0, [sp, #8]
  4074dc:	ldr	x0, [sp, #8]
  4074e0:	add	x0, x0, #0x0
  4074e4:	cmp	x0, #0x15
  4074e8:	b.hi	407614 <ferror@plt+0x5894>  // b.pmore
  4074ec:	cmp	w0, #0x15
  4074f0:	b.hi	407614 <ferror@plt+0x5894>  // b.pmore
  4074f4:	adrp	x1, 47f000 <warn@@Base+0x1002c>
  4074f8:	add	x1, x1, #0x4
  4074fc:	ldr	w0, [x1, w0, uxtw #2]
  407500:	adr	x1, 40750c <ferror@plt+0x578c>
  407504:	add	x0, x1, w0, sxtw #2
  407508:	br	x0
  40750c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407510:	add	x0, x0, #0xea8
  407514:	b	407618 <ferror@plt+0x5898>
  407518:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40751c:	add	x0, x0, #0xeb8
  407520:	b	407618 <ferror@plt+0x5898>
  407524:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407528:	add	x0, x0, #0xec0
  40752c:	b	407618 <ferror@plt+0x5898>
  407530:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407534:	add	x0, x0, #0xec8
  407538:	b	407618 <ferror@plt+0x5898>
  40753c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407540:	add	x0, x0, #0xed8
  407544:	b	407618 <ferror@plt+0x5898>
  407548:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40754c:	add	x0, x0, #0xee8
  407550:	b	407618 <ferror@plt+0x5898>
  407554:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407558:	add	x0, x0, #0xef8
  40755c:	b	407618 <ferror@plt+0x5898>
  407560:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407564:	add	x0, x0, #0xf08
  407568:	b	407618 <ferror@plt+0x5898>
  40756c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407570:	add	x0, x0, #0xf18
  407574:	b	407618 <ferror@plt+0x5898>
  407578:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40757c:	add	x0, x0, #0xf28
  407580:	b	407618 <ferror@plt+0x5898>
  407584:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407588:	add	x0, x0, #0xf38
  40758c:	b	407618 <ferror@plt+0x5898>
  407590:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407594:	add	x0, x0, #0xf48
  407598:	b	407618 <ferror@plt+0x5898>
  40759c:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4075a0:	add	x0, x0, #0xf58
  4075a4:	b	407618 <ferror@plt+0x5898>
  4075a8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4075ac:	add	x0, x0, #0xf68
  4075b0:	b	407618 <ferror@plt+0x5898>
  4075b4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4075b8:	add	x0, x0, #0xf78
  4075bc:	b	407618 <ferror@plt+0x5898>
  4075c0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4075c4:	add	x0, x0, #0xf88
  4075c8:	b	407618 <ferror@plt+0x5898>
  4075cc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4075d0:	add	x0, x0, #0xf98
  4075d4:	b	407618 <ferror@plt+0x5898>
  4075d8:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4075dc:	add	x0, x0, #0xfa8
  4075e0:	b	407618 <ferror@plt+0x5898>
  4075e4:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4075e8:	add	x0, x0, #0xfb8
  4075ec:	b	407618 <ferror@plt+0x5898>
  4075f0:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  4075f4:	add	x0, x0, #0xfc8
  4075f8:	b	407618 <ferror@plt+0x5898>
  4075fc:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  407600:	add	x0, x0, #0xfd8
  407604:	b	407618 <ferror@plt+0x5898>
  407608:	adrp	x0, 47e000 <warn@@Base+0xf02c>
  40760c:	add	x0, x0, #0xff0
  407610:	b	407618 <ferror@plt+0x5898>
  407614:	mov	x0, #0x0                   	// #0
  407618:	add	sp, sp, #0x10
  40761c:	ret
  407620:	sub	sp, sp, #0x10
  407624:	str	x0, [sp, #8]
  407628:	ldr	x0, [sp, #8]
  40762c:	add	x0, x0, #0x0
  407630:	cmp	x0, #0x3d
  407634:	b.hi	4078a4 <ferror@plt+0x5b24>  // b.pmore
  407638:	cmp	w0, #0x3d
  40763c:	b.hi	4078a4 <ferror@plt+0x5b24>  // b.pmore
  407640:	adrp	x1, 47f000 <warn@@Base+0x1002c>
  407644:	add	x1, x1, #0x494
  407648:	ldr	w0, [x1, w0, uxtw #2]
  40764c:	adr	x1, 407658 <ferror@plt+0x58d8>
  407650:	add	x0, x1, w0, sxtw #2
  407654:	br	x0
  407658:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  40765c:	add	x0, x0, #0x60
  407660:	b	4078a8 <ferror@plt+0x5b28>
  407664:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407668:	add	x0, x0, #0x78
  40766c:	b	4078a8 <ferror@plt+0x5b28>
  407670:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407674:	add	x0, x0, #0x90
  407678:	b	4078a8 <ferror@plt+0x5b28>
  40767c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407680:	add	x0, x0, #0xa0
  407684:	b	4078a8 <ferror@plt+0x5b28>
  407688:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  40768c:	add	x0, x0, #0xb0
  407690:	b	4078a8 <ferror@plt+0x5b28>
  407694:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407698:	add	x0, x0, #0xc8
  40769c:	b	4078a8 <ferror@plt+0x5b28>
  4076a0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4076a4:	add	x0, x0, #0xe0
  4076a8:	b	4078a8 <ferror@plt+0x5b28>
  4076ac:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4076b0:	add	x0, x0, #0xf8
  4076b4:	b	4078a8 <ferror@plt+0x5b28>
  4076b8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4076bc:	add	x0, x0, #0x110
  4076c0:	b	4078a8 <ferror@plt+0x5b28>
  4076c4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4076c8:	add	x0, x0, #0x128
  4076cc:	b	4078a8 <ferror@plt+0x5b28>
  4076d0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4076d4:	add	x0, x0, #0x140
  4076d8:	b	4078a8 <ferror@plt+0x5b28>
  4076dc:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4076e0:	add	x0, x0, #0x158
  4076e4:	b	4078a8 <ferror@plt+0x5b28>
  4076e8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4076ec:	add	x0, x0, #0x170
  4076f0:	b	4078a8 <ferror@plt+0x5b28>
  4076f4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4076f8:	add	x0, x0, #0x188
  4076fc:	b	4078a8 <ferror@plt+0x5b28>
  407700:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407704:	add	x0, x0, #0x198
  407708:	b	4078a8 <ferror@plt+0x5b28>
  40770c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407710:	add	x0, x0, #0x1a8
  407714:	b	4078a8 <ferror@plt+0x5b28>
  407718:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  40771c:	add	x0, x0, #0x1b8
  407720:	b	4078a8 <ferror@plt+0x5b28>
  407724:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407728:	add	x0, x0, #0x1c8
  40772c:	b	4078a8 <ferror@plt+0x5b28>
  407730:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407734:	add	x0, x0, #0x1e0
  407738:	b	4078a8 <ferror@plt+0x5b28>
  40773c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407740:	add	x0, x0, #0x1f8
  407744:	b	4078a8 <ferror@plt+0x5b28>
  407748:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  40774c:	add	x0, x0, #0x210
  407750:	b	4078a8 <ferror@plt+0x5b28>
  407754:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407758:	add	x0, x0, #0x228
  40775c:	b	4078a8 <ferror@plt+0x5b28>
  407760:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407764:	add	x0, x0, #0x240
  407768:	b	4078a8 <ferror@plt+0x5b28>
  40776c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407770:	add	x0, x0, #0x258
  407774:	b	4078a8 <ferror@plt+0x5b28>
  407778:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  40777c:	add	x0, x0, #0x270
  407780:	b	4078a8 <ferror@plt+0x5b28>
  407784:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407788:	add	x0, x0, #0x288
  40778c:	b	4078a8 <ferror@plt+0x5b28>
  407790:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407794:	add	x0, x0, #0x2a0
  407798:	b	4078a8 <ferror@plt+0x5b28>
  40779c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4077a0:	add	x0, x0, #0x2b8
  4077a4:	b	4078a8 <ferror@plt+0x5b28>
  4077a8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4077ac:	add	x0, x0, #0x2d0
  4077b0:	b	4078a8 <ferror@plt+0x5b28>
  4077b4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4077b8:	add	x0, x0, #0x2e0
  4077bc:	b	4078a8 <ferror@plt+0x5b28>
  4077c0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4077c4:	add	x0, x0, #0x2f0
  4077c8:	b	4078a8 <ferror@plt+0x5b28>
  4077cc:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4077d0:	add	x0, x0, #0x300
  4077d4:	b	4078a8 <ferror@plt+0x5b28>
  4077d8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4077dc:	add	x0, x0, #0x318
  4077e0:	b	4078a8 <ferror@plt+0x5b28>
  4077e4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4077e8:	add	x0, x0, #0x330
  4077ec:	b	4078a8 <ferror@plt+0x5b28>
  4077f0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4077f4:	add	x0, x0, #0x348
  4077f8:	b	4078a8 <ferror@plt+0x5b28>
  4077fc:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407800:	add	x0, x0, #0x358
  407804:	b	4078a8 <ferror@plt+0x5b28>
  407808:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  40780c:	add	x0, x0, #0x368
  407810:	b	4078a8 <ferror@plt+0x5b28>
  407814:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407818:	add	x0, x0, #0x380
  40781c:	b	4078a8 <ferror@plt+0x5b28>
  407820:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407824:	add	x0, x0, #0x398
  407828:	b	4078a8 <ferror@plt+0x5b28>
  40782c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407830:	add	x0, x0, #0x3a8
  407834:	b	4078a8 <ferror@plt+0x5b28>
  407838:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  40783c:	add	x0, x0, #0x3b8
  407840:	b	4078a8 <ferror@plt+0x5b28>
  407844:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407848:	add	x0, x0, #0x3d0
  40784c:	b	4078a8 <ferror@plt+0x5b28>
  407850:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407854:	add	x0, x0, #0x3f0
  407858:	b	4078a8 <ferror@plt+0x5b28>
  40785c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407860:	add	x0, x0, #0x410
  407864:	b	4078a8 <ferror@plt+0x5b28>
  407868:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  40786c:	add	x0, x0, #0x428
  407870:	b	4078a8 <ferror@plt+0x5b28>
  407874:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407878:	add	x0, x0, #0x440
  40787c:	b	4078a8 <ferror@plt+0x5b28>
  407880:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407884:	add	x0, x0, #0x458
  407888:	b	4078a8 <ferror@plt+0x5b28>
  40788c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407890:	add	x0, x0, #0x468
  407894:	b	4078a8 <ferror@plt+0x5b28>
  407898:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  40789c:	add	x0, x0, #0x480
  4078a0:	b	4078a8 <ferror@plt+0x5b28>
  4078a4:	mov	x0, #0x0                   	// #0
  4078a8:	add	sp, sp, #0x10
  4078ac:	ret
  4078b0:	sub	sp, sp, #0x10
  4078b4:	str	x0, [sp, #8]
  4078b8:	ldr	x0, [sp, #8]
  4078bc:	add	x0, x0, #0x0
  4078c0:	cmp	x0, #0x20
  4078c4:	b.hi	407a74 <ferror@plt+0x5cf4>  // b.pmore
  4078c8:	cmp	w0, #0x20
  4078cc:	b.hi	407a74 <ferror@plt+0x5cf4>  // b.pmore
  4078d0:	adrp	x1, 47f000 <warn@@Base+0x1002c>
  4078d4:	add	x1, x1, #0x8e4
  4078d8:	ldr	w0, [x1, w0, uxtw #2]
  4078dc:	adr	x1, 4078e8 <ferror@plt+0x5b68>
  4078e0:	add	x0, x1, w0, sxtw #2
  4078e4:	br	x0
  4078e8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4078ec:	add	x0, x0, #0x590
  4078f0:	b	407a78 <ferror@plt+0x5cf8>
  4078f4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4078f8:	add	x0, x0, #0x5a8
  4078fc:	b	407a78 <ferror@plt+0x5cf8>
  407900:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407904:	add	x0, x0, #0x5b8
  407908:	b	407a78 <ferror@plt+0x5cf8>
  40790c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407910:	add	x0, x0, #0x5d0
  407914:	b	407a78 <ferror@plt+0x5cf8>
  407918:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  40791c:	add	x0, x0, #0x5e8
  407920:	b	407a78 <ferror@plt+0x5cf8>
  407924:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407928:	add	x0, x0, #0x608
  40792c:	b	407a78 <ferror@plt+0x5cf8>
  407930:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407934:	add	x0, x0, #0x618
  407938:	b	407a78 <ferror@plt+0x5cf8>
  40793c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407940:	add	x0, x0, #0x630
  407944:	b	407a78 <ferror@plt+0x5cf8>
  407948:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  40794c:	add	x0, x0, #0x648
  407950:	b	407a78 <ferror@plt+0x5cf8>
  407954:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407958:	add	x0, x0, #0x660
  40795c:	b	407a78 <ferror@plt+0x5cf8>
  407960:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407964:	add	x0, x0, #0x678
  407968:	b	407a78 <ferror@plt+0x5cf8>
  40796c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407970:	add	x0, x0, #0x698
  407974:	b	407a78 <ferror@plt+0x5cf8>
  407978:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  40797c:	add	x0, x0, #0x6b8
  407980:	b	407a78 <ferror@plt+0x5cf8>
  407984:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407988:	add	x0, x0, #0x6d8
  40798c:	b	407a78 <ferror@plt+0x5cf8>
  407990:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407994:	add	x0, x0, #0x6f0
  407998:	b	407a78 <ferror@plt+0x5cf8>
  40799c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4079a0:	add	x0, x0, #0x708
  4079a4:	b	407a78 <ferror@plt+0x5cf8>
  4079a8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4079ac:	add	x0, x0, #0x720
  4079b0:	b	407a78 <ferror@plt+0x5cf8>
  4079b4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4079b8:	add	x0, x0, #0x738
  4079bc:	b	407a78 <ferror@plt+0x5cf8>
  4079c0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4079c4:	add	x0, x0, #0x750
  4079c8:	b	407a78 <ferror@plt+0x5cf8>
  4079cc:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4079d0:	add	x0, x0, #0x768
  4079d4:	b	407a78 <ferror@plt+0x5cf8>
  4079d8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4079dc:	add	x0, x0, #0x780
  4079e0:	b	407a78 <ferror@plt+0x5cf8>
  4079e4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4079e8:	add	x0, x0, #0x798
  4079ec:	b	407a78 <ferror@plt+0x5cf8>
  4079f0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  4079f4:	add	x0, x0, #0x7b0
  4079f8:	b	407a78 <ferror@plt+0x5cf8>
  4079fc:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407a00:	add	x0, x0, #0x7c8
  407a04:	b	407a78 <ferror@plt+0x5cf8>
  407a08:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407a0c:	add	x0, x0, #0x7e0
  407a10:	b	407a78 <ferror@plt+0x5cf8>
  407a14:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407a18:	add	x0, x0, #0x7f8
  407a1c:	b	407a78 <ferror@plt+0x5cf8>
  407a20:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407a24:	add	x0, x0, #0x818
  407a28:	b	407a78 <ferror@plt+0x5cf8>
  407a2c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407a30:	add	x0, x0, #0x838
  407a34:	b	407a78 <ferror@plt+0x5cf8>
  407a38:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407a3c:	add	x0, x0, #0x858
  407a40:	b	407a78 <ferror@plt+0x5cf8>
  407a44:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407a48:	add	x0, x0, #0x878
  407a4c:	b	407a78 <ferror@plt+0x5cf8>
  407a50:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407a54:	add	x0, x0, #0x890
  407a58:	b	407a78 <ferror@plt+0x5cf8>
  407a5c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407a60:	add	x0, x0, #0x8b0
  407a64:	b	407a78 <ferror@plt+0x5cf8>
  407a68:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407a6c:	add	x0, x0, #0x8c8
  407a70:	b	407a78 <ferror@plt+0x5cf8>
  407a74:	mov	x0, #0x0                   	// #0
  407a78:	add	sp, sp, #0x10
  407a7c:	ret
  407a80:	sub	sp, sp, #0x10
  407a84:	str	x0, [sp, #8]
  407a88:	ldr	x0, [sp, #8]
  407a8c:	add	x0, x0, #0x0
  407a90:	cmp	x0, #0xfe
  407a94:	b.hi	407fec <ferror@plt+0x626c>  // b.pmore
  407a98:	cmp	w0, #0xfe
  407a9c:	b.hi	407fec <ferror@plt+0x626c>  // b.pmore
  407aa0:	adrp	x1, 480000 <warn@@Base+0x1102c>
  407aa4:	add	x1, x1, #0x24c
  407aa8:	ldr	w0, [x1, w0, uxtw #2]
  407aac:	adr	x1, 407ab8 <ferror@plt+0x5d38>
  407ab0:	add	x0, x1, w0, sxtw #2
  407ab4:	br	x0
  407ab8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407abc:	add	x0, x0, #0x968
  407ac0:	b	407ff0 <ferror@plt+0x6270>
  407ac4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407ac8:	add	x0, x0, #0x978
  407acc:	b	407ff0 <ferror@plt+0x6270>
  407ad0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407ad4:	add	x0, x0, #0x988
  407ad8:	b	407ff0 <ferror@plt+0x6270>
  407adc:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407ae0:	add	x0, x0, #0x998
  407ae4:	b	407ff0 <ferror@plt+0x6270>
  407ae8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407aec:	add	x0, x0, #0x9a8
  407af0:	b	407ff0 <ferror@plt+0x6270>
  407af4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407af8:	add	x0, x0, #0x9b8
  407afc:	b	407ff0 <ferror@plt+0x6270>
  407b00:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b04:	add	x0, x0, #0x9c8
  407b08:	b	407ff0 <ferror@plt+0x6270>
  407b0c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b10:	add	x0, x0, #0x9d8
  407b14:	b	407ff0 <ferror@plt+0x6270>
  407b18:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b1c:	add	x0, x0, #0x9e8
  407b20:	b	407ff0 <ferror@plt+0x6270>
  407b24:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b28:	add	x0, x0, #0x9f8
  407b2c:	b	407ff0 <ferror@plt+0x6270>
  407b30:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b34:	add	x0, x0, #0xa08
  407b38:	b	407ff0 <ferror@plt+0x6270>
  407b3c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b40:	add	x0, x0, #0xa18
  407b44:	b	407ff0 <ferror@plt+0x6270>
  407b48:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b4c:	add	x0, x0, #0xa28
  407b50:	b	407ff0 <ferror@plt+0x6270>
  407b54:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b58:	add	x0, x0, #0xa38
  407b5c:	b	407ff0 <ferror@plt+0x6270>
  407b60:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b64:	add	x0, x0, #0xa48
  407b68:	b	407ff0 <ferror@plt+0x6270>
  407b6c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b70:	add	x0, x0, #0xa58
  407b74:	b	407ff0 <ferror@plt+0x6270>
  407b78:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b7c:	add	x0, x0, #0xa68
  407b80:	b	407ff0 <ferror@plt+0x6270>
  407b84:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b88:	add	x0, x0, #0xa78
  407b8c:	b	407ff0 <ferror@plt+0x6270>
  407b90:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407b94:	add	x0, x0, #0xa88
  407b98:	b	407ff0 <ferror@plt+0x6270>
  407b9c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407ba0:	add	x0, x0, #0xa98
  407ba4:	b	407ff0 <ferror@plt+0x6270>
  407ba8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407bac:	add	x0, x0, #0xaa8
  407bb0:	b	407ff0 <ferror@plt+0x6270>
  407bb4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407bb8:	add	x0, x0, #0xab8
  407bbc:	b	407ff0 <ferror@plt+0x6270>
  407bc0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407bc4:	add	x0, x0, #0xac8
  407bc8:	b	407ff0 <ferror@plt+0x6270>
  407bcc:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407bd0:	add	x0, x0, #0xad8
  407bd4:	b	407ff0 <ferror@plt+0x6270>
  407bd8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407bdc:	add	x0, x0, #0xae8
  407be0:	b	407ff0 <ferror@plt+0x6270>
  407be4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407be8:	add	x0, x0, #0xaf8
  407bec:	b	407ff0 <ferror@plt+0x6270>
  407bf0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407bf4:	add	x0, x0, #0xb08
  407bf8:	b	407ff0 <ferror@plt+0x6270>
  407bfc:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c00:	add	x0, x0, #0xb18
  407c04:	b	407ff0 <ferror@plt+0x6270>
  407c08:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c0c:	add	x0, x0, #0xb28
  407c10:	b	407ff0 <ferror@plt+0x6270>
  407c14:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c18:	add	x0, x0, #0xb38
  407c1c:	b	407ff0 <ferror@plt+0x6270>
  407c20:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c24:	add	x0, x0, #0xb48
  407c28:	b	407ff0 <ferror@plt+0x6270>
  407c2c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c30:	add	x0, x0, #0xb60
  407c34:	b	407ff0 <ferror@plt+0x6270>
  407c38:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c3c:	add	x0, x0, #0xb78
  407c40:	b	407ff0 <ferror@plt+0x6270>
  407c44:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c48:	add	x0, x0, #0xb88
  407c4c:	b	407ff0 <ferror@plt+0x6270>
  407c50:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c54:	add	x0, x0, #0xb98
  407c58:	b	407ff0 <ferror@plt+0x6270>
  407c5c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c60:	add	x0, x0, #0xbb0
  407c64:	b	407ff0 <ferror@plt+0x6270>
  407c68:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c6c:	add	x0, x0, #0xbc0
  407c70:	b	407ff0 <ferror@plt+0x6270>
  407c74:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c78:	add	x0, x0, #0xbd0
  407c7c:	b	407ff0 <ferror@plt+0x6270>
  407c80:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c84:	add	x0, x0, #0xbe0
  407c88:	b	407ff0 <ferror@plt+0x6270>
  407c8c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c90:	add	x0, x0, #0xbf8
  407c94:	b	407ff0 <ferror@plt+0x6270>
  407c98:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407c9c:	add	x0, x0, #0xc10
  407ca0:	b	407ff0 <ferror@plt+0x6270>
  407ca4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407ca8:	add	x0, x0, #0xc28
  407cac:	b	407ff0 <ferror@plt+0x6270>
  407cb0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407cb4:	add	x0, x0, #0xc40
  407cb8:	b	407ff0 <ferror@plt+0x6270>
  407cbc:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407cc0:	add	x0, x0, #0xc50
  407cc4:	b	407ff0 <ferror@plt+0x6270>
  407cc8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407ccc:	add	x0, x0, #0xc60
  407cd0:	b	407ff0 <ferror@plt+0x6270>
  407cd4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407cd8:	add	x0, x0, #0xc78
  407cdc:	b	407ff0 <ferror@plt+0x6270>
  407ce0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407ce4:	add	x0, x0, #0xc90
  407ce8:	b	407ff0 <ferror@plt+0x6270>
  407cec:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407cf0:	add	x0, x0, #0xca8
  407cf4:	b	407ff0 <ferror@plt+0x6270>
  407cf8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407cfc:	add	x0, x0, #0xcc0
  407d00:	b	407ff0 <ferror@plt+0x6270>
  407d04:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d08:	add	x0, x0, #0xcd8
  407d0c:	b	407ff0 <ferror@plt+0x6270>
  407d10:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d14:	add	x0, x0, #0xcf0
  407d18:	b	407ff0 <ferror@plt+0x6270>
  407d1c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d20:	add	x0, x0, #0xd08
  407d24:	b	407ff0 <ferror@plt+0x6270>
  407d28:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d2c:	add	x0, x0, #0xd18
  407d30:	b	407ff0 <ferror@plt+0x6270>
  407d34:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d38:	add	x0, x0, #0xd28
  407d3c:	b	407ff0 <ferror@plt+0x6270>
  407d40:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d44:	add	x0, x0, #0xd38
  407d48:	b	407ff0 <ferror@plt+0x6270>
  407d4c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d50:	add	x0, x0, #0xd48
  407d54:	b	407ff0 <ferror@plt+0x6270>
  407d58:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d5c:	add	x0, x0, #0xd58
  407d60:	b	407ff0 <ferror@plt+0x6270>
  407d64:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d68:	add	x0, x0, #0xd68
  407d6c:	b	407ff0 <ferror@plt+0x6270>
  407d70:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d74:	add	x0, x0, #0xd78
  407d78:	b	407ff0 <ferror@plt+0x6270>
  407d7c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d80:	add	x0, x0, #0xd88
  407d84:	b	407ff0 <ferror@plt+0x6270>
  407d88:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d8c:	add	x0, x0, #0xd98
  407d90:	b	407ff0 <ferror@plt+0x6270>
  407d94:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407d98:	add	x0, x0, #0xda8
  407d9c:	b	407ff0 <ferror@plt+0x6270>
  407da0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407da4:	add	x0, x0, #0xdb8
  407da8:	b	407ff0 <ferror@plt+0x6270>
  407dac:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407db0:	add	x0, x0, #0xdc8
  407db4:	b	407ff0 <ferror@plt+0x6270>
  407db8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407dbc:	add	x0, x0, #0xdd8
  407dc0:	b	407ff0 <ferror@plt+0x6270>
  407dc4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407dc8:	add	x0, x0, #0xde8
  407dcc:	b	407ff0 <ferror@plt+0x6270>
  407dd0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407dd4:	add	x0, x0, #0xe00
  407dd8:	b	407ff0 <ferror@plt+0x6270>
  407ddc:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407de0:	add	x0, x0, #0xe20
  407de4:	b	407ff0 <ferror@plt+0x6270>
  407de8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407dec:	add	x0, x0, #0xe40
  407df0:	b	407ff0 <ferror@plt+0x6270>
  407df4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407df8:	add	x0, x0, #0xe58
  407dfc:	b	407ff0 <ferror@plt+0x6270>
  407e00:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e04:	add	x0, x0, #0xe70
  407e08:	b	407ff0 <ferror@plt+0x6270>
  407e0c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e10:	add	x0, x0, #0xe88
  407e14:	b	407ff0 <ferror@plt+0x6270>
  407e18:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e1c:	add	x0, x0, #0xea0
  407e20:	b	407ff0 <ferror@plt+0x6270>
  407e24:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e28:	add	x0, x0, #0xeb0
  407e2c:	b	407ff0 <ferror@plt+0x6270>
  407e30:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e34:	add	x0, x0, #0xec8
  407e38:	b	407ff0 <ferror@plt+0x6270>
  407e3c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e40:	add	x0, x0, #0xee0
  407e44:	b	407ff0 <ferror@plt+0x6270>
  407e48:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e4c:	add	x0, x0, #0xef8
  407e50:	b	407ff0 <ferror@plt+0x6270>
  407e54:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e58:	add	x0, x0, #0xf10
  407e5c:	b	407ff0 <ferror@plt+0x6270>
  407e60:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e64:	add	x0, x0, #0xf28
  407e68:	b	407ff0 <ferror@plt+0x6270>
  407e6c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e70:	add	x0, x0, #0xf40
  407e74:	b	407ff0 <ferror@plt+0x6270>
  407e78:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e7c:	add	x0, x0, #0xf58
  407e80:	b	407ff0 <ferror@plt+0x6270>
  407e84:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e88:	add	x0, x0, #0xf70
  407e8c:	b	407ff0 <ferror@plt+0x6270>
  407e90:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407e94:	add	x0, x0, #0xf88
  407e98:	b	407ff0 <ferror@plt+0x6270>
  407e9c:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407ea0:	add	x0, x0, #0xfa0
  407ea4:	b	407ff0 <ferror@plt+0x6270>
  407ea8:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407eac:	add	x0, x0, #0xfb8
  407eb0:	b	407ff0 <ferror@plt+0x6270>
  407eb4:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407eb8:	add	x0, x0, #0xfd0
  407ebc:	b	407ff0 <ferror@plt+0x6270>
  407ec0:	adrp	x0, 47f000 <warn@@Base+0x1002c>
  407ec4:	add	x0, x0, #0xfe8
  407ec8:	b	407ff0 <ferror@plt+0x6270>
  407ecc:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407ed0:	add	x0, x0, #0x0
  407ed4:	b	407ff0 <ferror@plt+0x6270>
  407ed8:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407edc:	add	x0, x0, #0x18
  407ee0:	b	407ff0 <ferror@plt+0x6270>
  407ee4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407ee8:	add	x0, x0, #0x30
  407eec:	b	407ff0 <ferror@plt+0x6270>
  407ef0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407ef4:	add	x0, x0, #0x40
  407ef8:	b	407ff0 <ferror@plt+0x6270>
  407efc:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f00:	add	x0, x0, #0x58
  407f04:	b	407ff0 <ferror@plt+0x6270>
  407f08:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f0c:	add	x0, x0, #0x70
  407f10:	b	407ff0 <ferror@plt+0x6270>
  407f14:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f18:	add	x0, x0, #0x88
  407f1c:	b	407ff0 <ferror@plt+0x6270>
  407f20:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f24:	add	x0, x0, #0xa0
  407f28:	b	407ff0 <ferror@plt+0x6270>
  407f2c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f30:	add	x0, x0, #0xb8
  407f34:	b	407ff0 <ferror@plt+0x6270>
  407f38:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f3c:	add	x0, x0, #0xd0
  407f40:	b	407ff0 <ferror@plt+0x6270>
  407f44:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f48:	add	x0, x0, #0xe8
  407f4c:	b	407ff0 <ferror@plt+0x6270>
  407f50:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f54:	add	x0, x0, #0x100
  407f58:	b	407ff0 <ferror@plt+0x6270>
  407f5c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f60:	add	x0, x0, #0x118
  407f64:	b	407ff0 <ferror@plt+0x6270>
  407f68:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f6c:	add	x0, x0, #0x138
  407f70:	b	407ff0 <ferror@plt+0x6270>
  407f74:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f78:	add	x0, x0, #0x158
  407f7c:	b	407ff0 <ferror@plt+0x6270>
  407f80:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f84:	add	x0, x0, #0x178
  407f88:	b	407ff0 <ferror@plt+0x6270>
  407f8c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f90:	add	x0, x0, #0x198
  407f94:	b	407ff0 <ferror@plt+0x6270>
  407f98:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407f9c:	add	x0, x0, #0x1b8
  407fa0:	b	407ff0 <ferror@plt+0x6270>
  407fa4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407fa8:	add	x0, x0, #0x1d0
  407fac:	b	407ff0 <ferror@plt+0x6270>
  407fb0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407fb4:	add	x0, x0, #0x1e8
  407fb8:	b	407ff0 <ferror@plt+0x6270>
  407fbc:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407fc0:	add	x0, x0, #0x1f8
  407fc4:	b	407ff0 <ferror@plt+0x6270>
  407fc8:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407fcc:	add	x0, x0, #0x208
  407fd0:	b	407ff0 <ferror@plt+0x6270>
  407fd4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407fd8:	add	x0, x0, #0x220
  407fdc:	b	407ff0 <ferror@plt+0x6270>
  407fe0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  407fe4:	add	x0, x0, #0x238
  407fe8:	b	407ff0 <ferror@plt+0x6270>
  407fec:	mov	x0, #0x0                   	// #0
  407ff0:	add	sp, sp, #0x10
  407ff4:	ret
  407ff8:	sub	sp, sp, #0x10
  407ffc:	str	x0, [sp, #8]
  408000:	ldr	x0, [sp, #8]
  408004:	add	x0, x0, #0x0
  408008:	cmp	x0, #0x24
  40800c:	b.hi	4081ec <ferror@plt+0x646c>  // b.pmore
  408010:	cmp	w0, #0x24
  408014:	b.hi	4081ec <ferror@plt+0x646c>  // b.pmore
  408018:	adrp	x1, 480000 <warn@@Base+0x1102c>
  40801c:	add	x1, x1, #0x8e0
  408020:	ldr	w0, [x1, w0, uxtw #2]
  408024:	adr	x1, 408030 <ferror@plt+0x62b0>
  408028:	add	x0, x1, w0, sxtw #2
  40802c:	br	x0
  408030:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408034:	add	x0, x0, #0x648
  408038:	b	4081f0 <ferror@plt+0x6470>
  40803c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408040:	add	x0, x0, #0x658
  408044:	b	4081f0 <ferror@plt+0x6470>
  408048:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40804c:	add	x0, x0, #0x668
  408050:	b	4081f0 <ferror@plt+0x6470>
  408054:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408058:	add	x0, x0, #0x678
  40805c:	b	4081f0 <ferror@plt+0x6470>
  408060:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408064:	add	x0, x0, #0x688
  408068:	b	4081f0 <ferror@plt+0x6470>
  40806c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408070:	add	x0, x0, #0x698
  408074:	b	4081f0 <ferror@plt+0x6470>
  408078:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40807c:	add	x0, x0, #0x6a8
  408080:	b	4081f0 <ferror@plt+0x6470>
  408084:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408088:	add	x0, x0, #0x6b8
  40808c:	b	4081f0 <ferror@plt+0x6470>
  408090:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408094:	add	x0, x0, #0x6c8
  408098:	b	4081f0 <ferror@plt+0x6470>
  40809c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4080a0:	add	x0, x0, #0x6d8
  4080a4:	b	4081f0 <ferror@plt+0x6470>
  4080a8:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4080ac:	add	x0, x0, #0x6e8
  4080b0:	b	4081f0 <ferror@plt+0x6470>
  4080b4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4080b8:	add	x0, x0, #0x6f8
  4080bc:	b	4081f0 <ferror@plt+0x6470>
  4080c0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4080c4:	add	x0, x0, #0x710
  4080c8:	b	4081f0 <ferror@plt+0x6470>
  4080cc:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4080d0:	add	x0, x0, #0x728
  4080d4:	b	4081f0 <ferror@plt+0x6470>
  4080d8:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4080dc:	add	x0, x0, #0x738
  4080e0:	b	4081f0 <ferror@plt+0x6470>
  4080e4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4080e8:	add	x0, x0, #0x748
  4080ec:	b	4081f0 <ferror@plt+0x6470>
  4080f0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4080f4:	add	x0, x0, #0x758
  4080f8:	b	4081f0 <ferror@plt+0x6470>
  4080fc:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408100:	add	x0, x0, #0x768
  408104:	b	4081f0 <ferror@plt+0x6470>
  408108:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40810c:	add	x0, x0, #0x778
  408110:	b	4081f0 <ferror@plt+0x6470>
  408114:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408118:	add	x0, x0, #0x790
  40811c:	b	4081f0 <ferror@plt+0x6470>
  408120:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408124:	add	x0, x0, #0x7a8
  408128:	b	4081f0 <ferror@plt+0x6470>
  40812c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408130:	add	x0, x0, #0x7c0
  408134:	b	4081f0 <ferror@plt+0x6470>
  408138:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40813c:	add	x0, x0, #0x7d8
  408140:	b	4081f0 <ferror@plt+0x6470>
  408144:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408148:	add	x0, x0, #0x7e8
  40814c:	b	4081f0 <ferror@plt+0x6470>
  408150:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408154:	add	x0, x0, #0x7f8
  408158:	b	4081f0 <ferror@plt+0x6470>
  40815c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408160:	add	x0, x0, #0x808
  408164:	b	4081f0 <ferror@plt+0x6470>
  408168:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40816c:	add	x0, x0, #0x818
  408170:	b	4081f0 <ferror@plt+0x6470>
  408174:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408178:	add	x0, x0, #0x828
  40817c:	b	4081f0 <ferror@plt+0x6470>
  408180:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408184:	add	x0, x0, #0x838
  408188:	b	4081f0 <ferror@plt+0x6470>
  40818c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408190:	add	x0, x0, #0x848
  408194:	b	4081f0 <ferror@plt+0x6470>
  408198:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40819c:	add	x0, x0, #0x858
  4081a0:	b	4081f0 <ferror@plt+0x6470>
  4081a4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4081a8:	add	x0, x0, #0x868
  4081ac:	b	4081f0 <ferror@plt+0x6470>
  4081b0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4081b4:	add	x0, x0, #0x878
  4081b8:	b	4081f0 <ferror@plt+0x6470>
  4081bc:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4081c0:	add	x0, x0, #0x890
  4081c4:	b	4081f0 <ferror@plt+0x6470>
  4081c8:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4081cc:	add	x0, x0, #0x8a0
  4081d0:	b	4081f0 <ferror@plt+0x6470>
  4081d4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4081d8:	add	x0, x0, #0x8b8
  4081dc:	b	4081f0 <ferror@plt+0x6470>
  4081e0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4081e4:	add	x0, x0, #0x8c8
  4081e8:	b	4081f0 <ferror@plt+0x6470>
  4081ec:	mov	x0, #0x0                   	// #0
  4081f0:	add	sp, sp, #0x10
  4081f4:	ret
  4081f8:	sub	sp, sp, #0x10
  4081fc:	str	x0, [sp, #8]
  408200:	ldr	x0, [sp, #8]
  408204:	cmp	x0, #0x7
  408208:	b.eq	408300 <ferror@plt+0x6580>  // b.none
  40820c:	ldr	x0, [sp, #8]
  408210:	cmp	x0, #0x7
  408214:	b.hi	40830c <ferror@plt+0x658c>  // b.pmore
  408218:	ldr	x0, [sp, #8]
  40821c:	cmp	x0, #0x6
  408220:	b.eq	4082f4 <ferror@plt+0x6574>  // b.none
  408224:	ldr	x0, [sp, #8]
  408228:	cmp	x0, #0x6
  40822c:	b.hi	40830c <ferror@plt+0x658c>  // b.pmore
  408230:	ldr	x0, [sp, #8]
  408234:	cmp	x0, #0x5
  408238:	b.eq	4082e8 <ferror@plt+0x6568>  // b.none
  40823c:	ldr	x0, [sp, #8]
  408240:	cmp	x0, #0x5
  408244:	b.hi	40830c <ferror@plt+0x658c>  // b.pmore
  408248:	ldr	x0, [sp, #8]
  40824c:	cmp	x0, #0x4
  408250:	b.eq	4082dc <ferror@plt+0x655c>  // b.none
  408254:	ldr	x0, [sp, #8]
  408258:	cmp	x0, #0x4
  40825c:	b.hi	40830c <ferror@plt+0x658c>  // b.pmore
  408260:	ldr	x0, [sp, #8]
  408264:	cmp	x0, #0x3
  408268:	b.eq	4082d0 <ferror@plt+0x6550>  // b.none
  40826c:	ldr	x0, [sp, #8]
  408270:	cmp	x0, #0x3
  408274:	b.hi	40830c <ferror@plt+0x658c>  // b.pmore
  408278:	ldr	x0, [sp, #8]
  40827c:	cmp	x0, #0x2
  408280:	b.eq	4082c4 <ferror@plt+0x6544>  // b.none
  408284:	ldr	x0, [sp, #8]
  408288:	cmp	x0, #0x2
  40828c:	b.hi	40830c <ferror@plt+0x658c>  // b.pmore
  408290:	ldr	x0, [sp, #8]
  408294:	cmp	x0, #0x0
  408298:	b.eq	4082ac <ferror@plt+0x652c>  // b.none
  40829c:	ldr	x0, [sp, #8]
  4082a0:	cmp	x0, #0x1
  4082a4:	b.eq	4082b8 <ferror@plt+0x6538>  // b.none
  4082a8:	b	40830c <ferror@plt+0x658c>
  4082ac:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4082b0:	add	x0, x0, #0x978
  4082b4:	b	408310 <ferror@plt+0x6590>
  4082b8:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4082bc:	add	x0, x0, #0x988
  4082c0:	b	408310 <ferror@plt+0x6590>
  4082c4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4082c8:	add	x0, x0, #0x998
  4082cc:	b	408310 <ferror@plt+0x6590>
  4082d0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4082d4:	add	x0, x0, #0x9a8
  4082d8:	b	408310 <ferror@plt+0x6590>
  4082dc:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4082e0:	add	x0, x0, #0x9b8
  4082e4:	b	408310 <ferror@plt+0x6590>
  4082e8:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4082ec:	add	x0, x0, #0x9c8
  4082f0:	b	408310 <ferror@plt+0x6590>
  4082f4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4082f8:	add	x0, x0, #0x9e0
  4082fc:	b	408310 <ferror@plt+0x6590>
  408300:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408304:	add	x0, x0, #0x9f8
  408308:	b	408310 <ferror@plt+0x6590>
  40830c:	mov	x0, #0x0                   	// #0
  408310:	add	sp, sp, #0x10
  408314:	ret
  408318:	sub	sp, sp, #0x10
  40831c:	str	x0, [sp, #8]
  408320:	ldr	x0, [sp, #8]
  408324:	add	x0, x0, #0x0
  408328:	cmp	x0, #0x22
  40832c:	b.hi	4084f4 <ferror@plt+0x6774>  // b.pmore
  408330:	cmp	w0, #0x22
  408334:	b.hi	4084f4 <ferror@plt+0x6774>  // b.pmore
  408338:	adrp	x1, 480000 <warn@@Base+0x1102c>
  40833c:	add	x1, x1, #0xcf8
  408340:	ldr	w0, [x1, w0, uxtw #2]
  408344:	adr	x1, 408350 <ferror@plt+0x65d0>
  408348:	add	x0, x1, w0, sxtw #2
  40834c:	br	x0
  408350:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408354:	add	x0, x0, #0xa10
  408358:	b	4084f8 <ferror@plt+0x6778>
  40835c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408360:	add	x0, x0, #0xa20
  408364:	b	4084f8 <ferror@plt+0x6778>
  408368:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40836c:	add	x0, x0, #0xa30
  408370:	b	4084f8 <ferror@plt+0x6778>
  408374:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408378:	add	x0, x0, #0xa40
  40837c:	b	4084f8 <ferror@plt+0x6778>
  408380:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408384:	add	x0, x0, #0xa50
  408388:	b	4084f8 <ferror@plt+0x6778>
  40838c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408390:	add	x0, x0, #0xa68
  408394:	b	4084f8 <ferror@plt+0x6778>
  408398:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40839c:	add	x0, x0, #0xa80
  4083a0:	b	4084f8 <ferror@plt+0x6778>
  4083a4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4083a8:	add	x0, x0, #0xa98
  4083ac:	b	4084f8 <ferror@plt+0x6778>
  4083b0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4083b4:	add	x0, x0, #0xab0
  4083b8:	b	4084f8 <ferror@plt+0x6778>
  4083bc:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4083c0:	add	x0, x0, #0xac8
  4083c4:	b	4084f8 <ferror@plt+0x6778>
  4083c8:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4083cc:	add	x0, x0, #0xad8
  4083d0:	b	4084f8 <ferror@plt+0x6778>
  4083d4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4083d8:	add	x0, x0, #0xaf0
  4083dc:	b	4084f8 <ferror@plt+0x6778>
  4083e0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4083e4:	add	x0, x0, #0xb08
  4083e8:	b	4084f8 <ferror@plt+0x6778>
  4083ec:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4083f0:	add	x0, x0, #0xb20
  4083f4:	b	4084f8 <ferror@plt+0x6778>
  4083f8:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4083fc:	add	x0, x0, #0xb38
  408400:	b	4084f8 <ferror@plt+0x6778>
  408404:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408408:	add	x0, x0, #0xb50
  40840c:	b	4084f8 <ferror@plt+0x6778>
  408410:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408414:	add	x0, x0, #0xb60
  408418:	b	4084f8 <ferror@plt+0x6778>
  40841c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408420:	add	x0, x0, #0xb70
  408424:	b	4084f8 <ferror@plt+0x6778>
  408428:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40842c:	add	x0, x0, #0xb80
  408430:	b	4084f8 <ferror@plt+0x6778>
  408434:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408438:	add	x0, x0, #0xb90
  40843c:	b	4084f8 <ferror@plt+0x6778>
  408440:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408444:	add	x0, x0, #0xba0
  408448:	b	4084f8 <ferror@plt+0x6778>
  40844c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408450:	add	x0, x0, #0xbb0
  408454:	b	4084f8 <ferror@plt+0x6778>
  408458:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40845c:	add	x0, x0, #0xbc8
  408460:	b	4084f8 <ferror@plt+0x6778>
  408464:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408468:	add	x0, x0, #0xbe0
  40846c:	b	4084f8 <ferror@plt+0x6778>
  408470:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408474:	add	x0, x0, #0xbf8
  408478:	b	4084f8 <ferror@plt+0x6778>
  40847c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408480:	add	x0, x0, #0xc10
  408484:	b	4084f8 <ferror@plt+0x6778>
  408488:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40848c:	add	x0, x0, #0xc28
  408490:	b	4084f8 <ferror@plt+0x6778>
  408494:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408498:	add	x0, x0, #0xc40
  40849c:	b	4084f8 <ferror@plt+0x6778>
  4084a0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4084a4:	add	x0, x0, #0xc58
  4084a8:	b	4084f8 <ferror@plt+0x6778>
  4084ac:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4084b0:	add	x0, x0, #0xc70
  4084b4:	b	4084f8 <ferror@plt+0x6778>
  4084b8:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4084bc:	add	x0, x0, #0xc88
  4084c0:	b	4084f8 <ferror@plt+0x6778>
  4084c4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4084c8:	add	x0, x0, #0xca0
  4084cc:	b	4084f8 <ferror@plt+0x6778>
  4084d0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4084d4:	add	x0, x0, #0xcb8
  4084d8:	b	4084f8 <ferror@plt+0x6778>
  4084dc:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4084e0:	add	x0, x0, #0xcd0
  4084e4:	b	4084f8 <ferror@plt+0x6778>
  4084e8:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4084ec:	add	x0, x0, #0xce8
  4084f0:	b	4084f8 <ferror@plt+0x6778>
  4084f4:	mov	x0, #0x0                   	// #0
  4084f8:	add	sp, sp, #0x10
  4084fc:	ret
  408500:	sub	sp, sp, #0x10
  408504:	str	x0, [sp, #8]
  408508:	ldr	x0, [sp, #8]
  40850c:	cmp	x0, #0x2
  408510:	b.eq	408554 <ferror@plt+0x67d4>  // b.none
  408514:	ldr	x0, [sp, #8]
  408518:	cmp	x0, #0x2
  40851c:	b.hi	408560 <ferror@plt+0x67e0>  // b.pmore
  408520:	ldr	x0, [sp, #8]
  408524:	cmp	x0, #0x0
  408528:	b.eq	40853c <ferror@plt+0x67bc>  // b.none
  40852c:	ldr	x0, [sp, #8]
  408530:	cmp	x0, #0x1
  408534:	b.eq	408548 <ferror@plt+0x67c8>  // b.none
  408538:	b	408560 <ferror@plt+0x67e0>
  40853c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408540:	add	x0, x0, #0xd88
  408544:	b	408564 <ferror@plt+0x67e4>
  408548:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40854c:	add	x0, x0, #0xd98
  408550:	b	408564 <ferror@plt+0x67e4>
  408554:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408558:	add	x0, x0, #0xda8
  40855c:	b	408564 <ferror@plt+0x67e4>
  408560:	mov	x0, #0x0                   	// #0
  408564:	add	sp, sp, #0x10
  408568:	ret
  40856c:	sub	sp, sp, #0x10
  408570:	str	x0, [sp, #8]
  408574:	ldr	x0, [sp, #8]
  408578:	cmp	x0, #0x6
  40857c:	b.eq	408650 <ferror@plt+0x68d0>  // b.none
  408580:	ldr	x0, [sp, #8]
  408584:	cmp	x0, #0x6
  408588:	b.hi	40865c <ferror@plt+0x68dc>  // b.pmore
  40858c:	ldr	x0, [sp, #8]
  408590:	cmp	x0, #0x5
  408594:	b.eq	408644 <ferror@plt+0x68c4>  // b.none
  408598:	ldr	x0, [sp, #8]
  40859c:	cmp	x0, #0x5
  4085a0:	b.hi	40865c <ferror@plt+0x68dc>  // b.pmore
  4085a4:	ldr	x0, [sp, #8]
  4085a8:	cmp	x0, #0x4
  4085ac:	b.eq	408638 <ferror@plt+0x68b8>  // b.none
  4085b0:	ldr	x0, [sp, #8]
  4085b4:	cmp	x0, #0x4
  4085b8:	b.hi	40865c <ferror@plt+0x68dc>  // b.pmore
  4085bc:	ldr	x0, [sp, #8]
  4085c0:	cmp	x0, #0x3
  4085c4:	b.eq	40862c <ferror@plt+0x68ac>  // b.none
  4085c8:	ldr	x0, [sp, #8]
  4085cc:	cmp	x0, #0x3
  4085d0:	b.hi	40865c <ferror@plt+0x68dc>  // b.pmore
  4085d4:	ldr	x0, [sp, #8]
  4085d8:	cmp	x0, #0x2
  4085dc:	b.eq	408620 <ferror@plt+0x68a0>  // b.none
  4085e0:	ldr	x0, [sp, #8]
  4085e4:	cmp	x0, #0x2
  4085e8:	b.hi	40865c <ferror@plt+0x68dc>  // b.pmore
  4085ec:	ldr	x0, [sp, #8]
  4085f0:	cmp	x0, #0x0
  4085f4:	b.eq	408608 <ferror@plt+0x6888>  // b.none
  4085f8:	ldr	x0, [sp, #8]
  4085fc:	cmp	x0, #0x1
  408600:	b.eq	408614 <ferror@plt+0x6894>  // b.none
  408604:	b	40865c <ferror@plt+0x68dc>
  408608:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40860c:	add	x0, x0, #0xdb8
  408610:	b	408660 <ferror@plt+0x68e0>
  408614:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408618:	add	x0, x0, #0xdc8
  40861c:	b	408660 <ferror@plt+0x68e0>
  408620:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408624:	add	x0, x0, #0xdd0
  408628:	b	408660 <ferror@plt+0x68e0>
  40862c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408630:	add	x0, x0, #0xdd8
  408634:	b	408660 <ferror@plt+0x68e0>
  408638:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40863c:	add	x0, x0, #0xde8
  408640:	b	408660 <ferror@plt+0x68e0>
  408644:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408648:	add	x0, x0, #0xdf8
  40864c:	b	408660 <ferror@plt+0x68e0>
  408650:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408654:	add	x0, x0, #0xe08
  408658:	b	408660 <ferror@plt+0x68e0>
  40865c:	mov	x0, #0x0                   	// #0
  408660:	add	sp, sp, #0x10
  408664:	ret
  408668:	sub	sp, sp, #0x10
  40866c:	str	x0, [sp, #8]
  408670:	ldr	x0, [sp, #8]
  408674:	cmp	x0, #0xa
  408678:	b.eq	4087dc <ferror@plt+0x6a5c>  // b.none
  40867c:	ldr	x0, [sp, #8]
  408680:	cmp	x0, #0xa
  408684:	b.hi	4087e8 <ferror@plt+0x6a68>  // b.pmore
  408688:	ldr	x0, [sp, #8]
  40868c:	cmp	x0, #0x9
  408690:	b.eq	4087d0 <ferror@plt+0x6a50>  // b.none
  408694:	ldr	x0, [sp, #8]
  408698:	cmp	x0, #0x9
  40869c:	b.hi	4087e8 <ferror@plt+0x6a68>  // b.pmore
  4086a0:	ldr	x0, [sp, #8]
  4086a4:	cmp	x0, #0x8
  4086a8:	b.eq	4087c4 <ferror@plt+0x6a44>  // b.none
  4086ac:	ldr	x0, [sp, #8]
  4086b0:	cmp	x0, #0x8
  4086b4:	b.hi	4087e8 <ferror@plt+0x6a68>  // b.pmore
  4086b8:	ldr	x0, [sp, #8]
  4086bc:	cmp	x0, #0x7
  4086c0:	b.eq	4087b8 <ferror@plt+0x6a38>  // b.none
  4086c4:	ldr	x0, [sp, #8]
  4086c8:	cmp	x0, #0x7
  4086cc:	b.hi	4087e8 <ferror@plt+0x6a68>  // b.pmore
  4086d0:	ldr	x0, [sp, #8]
  4086d4:	cmp	x0, #0x6
  4086d8:	b.eq	4087ac <ferror@plt+0x6a2c>  // b.none
  4086dc:	ldr	x0, [sp, #8]
  4086e0:	cmp	x0, #0x6
  4086e4:	b.hi	4087e8 <ferror@plt+0x6a68>  // b.pmore
  4086e8:	ldr	x0, [sp, #8]
  4086ec:	cmp	x0, #0x5
  4086f0:	b.eq	4087a0 <ferror@plt+0x6a20>  // b.none
  4086f4:	ldr	x0, [sp, #8]
  4086f8:	cmp	x0, #0x5
  4086fc:	b.hi	4087e8 <ferror@plt+0x6a68>  // b.pmore
  408700:	ldr	x0, [sp, #8]
  408704:	cmp	x0, #0x4
  408708:	b.eq	408794 <ferror@plt+0x6a14>  // b.none
  40870c:	ldr	x0, [sp, #8]
  408710:	cmp	x0, #0x4
  408714:	b.hi	4087e8 <ferror@plt+0x6a68>  // b.pmore
  408718:	ldr	x0, [sp, #8]
  40871c:	cmp	x0, #0x3
  408720:	b.eq	408788 <ferror@plt+0x6a08>  // b.none
  408724:	ldr	x0, [sp, #8]
  408728:	cmp	x0, #0x3
  40872c:	b.hi	4087e8 <ferror@plt+0x6a68>  // b.pmore
  408730:	ldr	x0, [sp, #8]
  408734:	cmp	x0, #0x2
  408738:	b.eq	40877c <ferror@plt+0x69fc>  // b.none
  40873c:	ldr	x0, [sp, #8]
  408740:	cmp	x0, #0x2
  408744:	b.hi	4087e8 <ferror@plt+0x6a68>  // b.pmore
  408748:	ldr	x0, [sp, #8]
  40874c:	cmp	x0, #0x0
  408750:	b.eq	408764 <ferror@plt+0x69e4>  // b.none
  408754:	ldr	x0, [sp, #8]
  408758:	cmp	x0, #0x1
  40875c:	b.eq	408770 <ferror@plt+0x69f0>  // b.none
  408760:	b	4087e8 <ferror@plt+0x6a68>
  408764:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408768:	add	x0, x0, #0xe18
  40876c:	b	4087ec <ferror@plt+0x6a6c>
  408770:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408774:	add	x0, x0, #0xe28
  408778:	b	4087ec <ferror@plt+0x6a6c>
  40877c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408780:	add	x0, x0, #0xe38
  408784:	b	4087ec <ferror@plt+0x6a6c>
  408788:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40878c:	add	x0, x0, #0xe50
  408790:	b	4087ec <ferror@plt+0x6a6c>
  408794:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408798:	add	x0, x0, #0xe60
  40879c:	b	4087ec <ferror@plt+0x6a6c>
  4087a0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4087a4:	add	x0, x0, #0xe78
  4087a8:	b	4087ec <ferror@plt+0x6a6c>
  4087ac:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4087b0:	add	x0, x0, #0xe90
  4087b4:	b	4087ec <ferror@plt+0x6a6c>
  4087b8:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4087bc:	add	x0, x0, #0xea8
  4087c0:	b	4087ec <ferror@plt+0x6a6c>
  4087c4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4087c8:	add	x0, x0, #0xec0
  4087cc:	b	4087ec <ferror@plt+0x6a6c>
  4087d0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4087d4:	add	x0, x0, #0xed8
  4087d8:	b	4087ec <ferror@plt+0x6a6c>
  4087dc:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4087e0:	add	x0, x0, #0xee8
  4087e4:	b	4087ec <ferror@plt+0x6a6c>
  4087e8:	mov	x0, #0x0                   	// #0
  4087ec:	add	sp, sp, #0x10
  4087f0:	ret
  4087f4:	sub	sp, sp, #0x10
  4087f8:	str	x0, [sp, #8]
  4087fc:	ldr	x0, [sp, #8]
  408800:	sub	x0, x0, #0x1
  408804:	cmp	x0, #0x14
  408808:	b.hi	408928 <ferror@plt+0x6ba8>  // b.pmore
  40880c:	cmp	w0, #0x14
  408810:	b.hi	408928 <ferror@plt+0x6ba8>  // b.pmore
  408814:	adrp	x1, 481000 <warn@@Base+0x1202c>
  408818:	add	x1, x1, #0xc4
  40881c:	ldr	w0, [x1, w0, uxtw #2]
  408820:	adr	x1, 40882c <ferror@plt+0x6aac>
  408824:	add	x0, x1, w0, sxtw #2
  408828:	br	x0
  40882c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408830:	add	x0, x0, #0xf00
  408834:	b	40892c <ferror@plt+0x6bac>
  408838:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40883c:	add	x0, x0, #0xf10
  408840:	b	40892c <ferror@plt+0x6bac>
  408844:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408848:	add	x0, x0, #0xf20
  40884c:	b	40892c <ferror@plt+0x6bac>
  408850:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408854:	add	x0, x0, #0xf30
  408858:	b	40892c <ferror@plt+0x6bac>
  40885c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408860:	add	x0, x0, #0xf40
  408864:	b	40892c <ferror@plt+0x6bac>
  408868:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40886c:	add	x0, x0, #0xf58
  408870:	b	40892c <ferror@plt+0x6bac>
  408874:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408878:	add	x0, x0, #0xf70
  40887c:	b	40892c <ferror@plt+0x6bac>
  408880:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408884:	add	x0, x0, #0xf90
  408888:	b	40892c <ferror@plt+0x6bac>
  40888c:	adrp	x0, 480000 <warn@@Base+0x1102c>
  408890:	add	x0, x0, #0xfa8
  408894:	b	40892c <ferror@plt+0x6bac>
  408898:	adrp	x0, 480000 <warn@@Base+0x1102c>
  40889c:	add	x0, x0, #0xfc0
  4088a0:	b	40892c <ferror@plt+0x6bac>
  4088a4:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4088a8:	add	x0, x0, #0xfe0
  4088ac:	b	40892c <ferror@plt+0x6bac>
  4088b0:	adrp	x0, 480000 <warn@@Base+0x1102c>
  4088b4:	add	x0, x0, #0xff8
  4088b8:	b	40892c <ferror@plt+0x6bac>
  4088bc:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4088c0:	add	x0, x0, #0x10
  4088c4:	b	40892c <ferror@plt+0x6bac>
  4088c8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4088cc:	add	x0, x0, #0x20
  4088d0:	b	40892c <ferror@plt+0x6bac>
  4088d4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4088d8:	add	x0, x0, #0x38
  4088dc:	b	40892c <ferror@plt+0x6bac>
  4088e0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4088e4:	add	x0, x0, #0x48
  4088e8:	b	40892c <ferror@plt+0x6bac>
  4088ec:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4088f0:	add	x0, x0, #0x60
  4088f4:	b	40892c <ferror@plt+0x6bac>
  4088f8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4088fc:	add	x0, x0, #0x70
  408900:	b	40892c <ferror@plt+0x6bac>
  408904:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408908:	add	x0, x0, #0x80
  40890c:	b	40892c <ferror@plt+0x6bac>
  408910:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408914:	add	x0, x0, #0x98
  408918:	b	40892c <ferror@plt+0x6bac>
  40891c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408920:	add	x0, x0, #0xb0
  408924:	b	40892c <ferror@plt+0x6bac>
  408928:	mov	x0, #0x0                   	// #0
  40892c:	add	sp, sp, #0x10
  408930:	ret
  408934:	sub	sp, sp, #0x10
  408938:	str	x0, [sp, #8]
  40893c:	ldr	x0, [sp, #8]
  408940:	add	x0, x0, #0x0
  408944:	cmp	x0, #0xdd
  408948:	b.hi	409098 <ferror@plt+0x7318>  // b.pmore
  40894c:	cmp	w0, #0xdd
  408950:	b.hi	409098 <ferror@plt+0x7318>  // b.pmore
  408954:	adrp	x1, 481000 <warn@@Base+0x1202c>
  408958:	add	x1, x1, #0xea4
  40895c:	ldr	w0, [x1, w0, uxtw #2]
  408960:	adr	x1, 40896c <ferror@plt+0x6bec>
  408964:	add	x0, x1, w0, sxtw #2
  408968:	br	x0
  40896c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408970:	add	x0, x0, #0x118
  408974:	b	40909c <ferror@plt+0x731c>
  408978:	adrp	x0, 481000 <warn@@Base+0x1202c>
  40897c:	add	x0, x0, #0x128
  408980:	b	40909c <ferror@plt+0x731c>
  408984:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408988:	add	x0, x0, #0x138
  40898c:	b	40909c <ferror@plt+0x731c>
  408990:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408994:	add	x0, x0, #0x148
  408998:	b	40909c <ferror@plt+0x731c>
  40899c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4089a0:	add	x0, x0, #0x158
  4089a4:	b	40909c <ferror@plt+0x731c>
  4089a8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4089ac:	add	x0, x0, #0x168
  4089b0:	b	40909c <ferror@plt+0x731c>
  4089b4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4089b8:	add	x0, x0, #0x180
  4089bc:	b	40909c <ferror@plt+0x731c>
  4089c0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4089c4:	add	x0, x0, #0x198
  4089c8:	b	40909c <ferror@plt+0x731c>
  4089cc:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4089d0:	add	x0, x0, #0x1b0
  4089d4:	b	40909c <ferror@plt+0x731c>
  4089d8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4089dc:	add	x0, x0, #0x1c0
  4089e0:	b	40909c <ferror@plt+0x731c>
  4089e4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4089e8:	add	x0, x0, #0x1d0
  4089ec:	b	40909c <ferror@plt+0x731c>
  4089f0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  4089f4:	add	x0, x0, #0x1e0
  4089f8:	b	40909c <ferror@plt+0x731c>
  4089fc:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a00:	add	x0, x0, #0x1f0
  408a04:	b	40909c <ferror@plt+0x731c>
  408a08:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a0c:	add	x0, x0, #0x200
  408a10:	b	40909c <ferror@plt+0x731c>
  408a14:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a18:	add	x0, x0, #0x210
  408a1c:	b	40909c <ferror@plt+0x731c>
  408a20:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a24:	add	x0, x0, #0x220
  408a28:	b	40909c <ferror@plt+0x731c>
  408a2c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a30:	add	x0, x0, #0x230
  408a34:	b	40909c <ferror@plt+0x731c>
  408a38:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a3c:	add	x0, x0, #0x240
  408a40:	b	40909c <ferror@plt+0x731c>
  408a44:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a48:	add	x0, x0, #0x258
  408a4c:	b	40909c <ferror@plt+0x731c>
  408a50:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a54:	add	x0, x0, #0x270
  408a58:	b	40909c <ferror@plt+0x731c>
  408a5c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a60:	add	x0, x0, #0x280
  408a64:	b	40909c <ferror@plt+0x731c>
  408a68:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a6c:	add	x0, x0, #0x290
  408a70:	b	40909c <ferror@plt+0x731c>
  408a74:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a78:	add	x0, x0, #0x2a0
  408a7c:	b	40909c <ferror@plt+0x731c>
  408a80:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a84:	add	x0, x0, #0x2b8
  408a88:	b	40909c <ferror@plt+0x731c>
  408a8c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a90:	add	x0, x0, #0x2d0
  408a94:	b	40909c <ferror@plt+0x731c>
  408a98:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408a9c:	add	x0, x0, #0x2e8
  408aa0:	b	40909c <ferror@plt+0x731c>
  408aa4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408aa8:	add	x0, x0, #0x300
  408aac:	b	40909c <ferror@plt+0x731c>
  408ab0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ab4:	add	x0, x0, #0x318
  408ab8:	b	40909c <ferror@plt+0x731c>
  408abc:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ac0:	add	x0, x0, #0x330
  408ac4:	b	40909c <ferror@plt+0x731c>
  408ac8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408acc:	add	x0, x0, #0x348
  408ad0:	b	40909c <ferror@plt+0x731c>
  408ad4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ad8:	add	x0, x0, #0x360
  408adc:	b	40909c <ferror@plt+0x731c>
  408ae0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ae4:	add	x0, x0, #0x378
  408ae8:	b	40909c <ferror@plt+0x731c>
  408aec:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408af0:	add	x0, x0, #0x390
  408af4:	b	40909c <ferror@plt+0x731c>
  408af8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408afc:	add	x0, x0, #0x3a8
  408b00:	b	40909c <ferror@plt+0x731c>
  408b04:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b08:	add	x0, x0, #0x3c0
  408b0c:	b	40909c <ferror@plt+0x731c>
  408b10:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b14:	add	x0, x0, #0x3d8
  408b18:	b	40909c <ferror@plt+0x731c>
  408b1c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b20:	add	x0, x0, #0x3f8
  408b24:	b	40909c <ferror@plt+0x731c>
  408b28:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b2c:	add	x0, x0, #0x418
  408b30:	b	40909c <ferror@plt+0x731c>
  408b34:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b38:	add	x0, x0, #0x428
  408b3c:	b	40909c <ferror@plt+0x731c>
  408b40:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b44:	add	x0, x0, #0x440
  408b48:	b	40909c <ferror@plt+0x731c>
  408b4c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b50:	add	x0, x0, #0x450
  408b54:	b	40909c <ferror@plt+0x731c>
  408b58:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b5c:	add	x0, x0, #0x468
  408b60:	b	40909c <ferror@plt+0x731c>
  408b64:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b68:	add	x0, x0, #0x480
  408b6c:	b	40909c <ferror@plt+0x731c>
  408b70:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b74:	add	x0, x0, #0x498
  408b78:	b	40909c <ferror@plt+0x731c>
  408b7c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b80:	add	x0, x0, #0x4a8
  408b84:	b	40909c <ferror@plt+0x731c>
  408b88:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b8c:	add	x0, x0, #0x4b8
  408b90:	b	40909c <ferror@plt+0x731c>
  408b94:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408b98:	add	x0, x0, #0x4d0
  408b9c:	b	40909c <ferror@plt+0x731c>
  408ba0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ba4:	add	x0, x0, #0x4e8
  408ba8:	b	40909c <ferror@plt+0x731c>
  408bac:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408bb0:	add	x0, x0, #0x500
  408bb4:	b	40909c <ferror@plt+0x731c>
  408bb8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408bbc:	add	x0, x0, #0x518
  408bc0:	b	40909c <ferror@plt+0x731c>
  408bc4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408bc8:	add	x0, x0, #0x530
  408bcc:	b	40909c <ferror@plt+0x731c>
  408bd0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408bd4:	add	x0, x0, #0x548
  408bd8:	b	40909c <ferror@plt+0x731c>
  408bdc:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408be0:	add	x0, x0, #0x558
  408be4:	b	40909c <ferror@plt+0x731c>
  408be8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408bec:	add	x0, x0, #0x568
  408bf0:	b	40909c <ferror@plt+0x731c>
  408bf4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408bf8:	add	x0, x0, #0x580
  408bfc:	b	40909c <ferror@plt+0x731c>
  408c00:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c04:	add	x0, x0, #0x598
  408c08:	b	40909c <ferror@plt+0x731c>
  408c0c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c10:	add	x0, x0, #0x5b0
  408c14:	b	40909c <ferror@plt+0x731c>
  408c18:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c1c:	add	x0, x0, #0x5c8
  408c20:	b	40909c <ferror@plt+0x731c>
  408c24:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c28:	add	x0, x0, #0x5e0
  408c2c:	b	40909c <ferror@plt+0x731c>
  408c30:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c34:	add	x0, x0, #0x5f8
  408c38:	b	40909c <ferror@plt+0x731c>
  408c3c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c40:	add	x0, x0, #0x610
  408c44:	b	40909c <ferror@plt+0x731c>
  408c48:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c4c:	add	x0, x0, #0x628
  408c50:	b	40909c <ferror@plt+0x731c>
  408c54:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c58:	add	x0, x0, #0x640
  408c5c:	b	40909c <ferror@plt+0x731c>
  408c60:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c64:	add	x0, x0, #0x658
  408c68:	b	40909c <ferror@plt+0x731c>
  408c6c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c70:	add	x0, x0, #0x670
  408c74:	b	40909c <ferror@plt+0x731c>
  408c78:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c7c:	add	x0, x0, #0x688
  408c80:	b	40909c <ferror@plt+0x731c>
  408c84:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c88:	add	x0, x0, #0x6a0
  408c8c:	b	40909c <ferror@plt+0x731c>
  408c90:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408c94:	add	x0, x0, #0x6b8
  408c98:	b	40909c <ferror@plt+0x731c>
  408c9c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ca0:	add	x0, x0, #0x6d0
  408ca4:	b	40909c <ferror@plt+0x731c>
  408ca8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408cac:	add	x0, x0, #0x6e8
  408cb0:	b	40909c <ferror@plt+0x731c>
  408cb4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408cb8:	add	x0, x0, #0x700
  408cbc:	b	40909c <ferror@plt+0x731c>
  408cc0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408cc4:	add	x0, x0, #0x718
  408cc8:	b	40909c <ferror@plt+0x731c>
  408ccc:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408cd0:	add	x0, x0, #0x730
  408cd4:	b	40909c <ferror@plt+0x731c>
  408cd8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408cdc:	add	x0, x0, #0x748
  408ce0:	b	40909c <ferror@plt+0x731c>
  408ce4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ce8:	add	x0, x0, #0x760
  408cec:	b	40909c <ferror@plt+0x731c>
  408cf0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408cf4:	add	x0, x0, #0x778
  408cf8:	b	40909c <ferror@plt+0x731c>
  408cfc:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d00:	add	x0, x0, #0x790
  408d04:	b	40909c <ferror@plt+0x731c>
  408d08:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d0c:	add	x0, x0, #0x7a8
  408d10:	b	40909c <ferror@plt+0x731c>
  408d14:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d18:	add	x0, x0, #0x7c0
  408d1c:	b	40909c <ferror@plt+0x731c>
  408d20:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d24:	add	x0, x0, #0x7d8
  408d28:	b	40909c <ferror@plt+0x731c>
  408d2c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d30:	add	x0, x0, #0x7f0
  408d34:	b	40909c <ferror@plt+0x731c>
  408d38:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d3c:	add	x0, x0, #0x808
  408d40:	b	40909c <ferror@plt+0x731c>
  408d44:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d48:	add	x0, x0, #0x820
  408d4c:	b	40909c <ferror@plt+0x731c>
  408d50:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d54:	add	x0, x0, #0x838
  408d58:	b	40909c <ferror@plt+0x731c>
  408d5c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d60:	add	x0, x0, #0x850
  408d64:	b	40909c <ferror@plt+0x731c>
  408d68:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d6c:	add	x0, x0, #0x868
  408d70:	b	40909c <ferror@plt+0x731c>
  408d74:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d78:	add	x0, x0, #0x880
  408d7c:	b	40909c <ferror@plt+0x731c>
  408d80:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d84:	add	x0, x0, #0x898
  408d88:	b	40909c <ferror@plt+0x731c>
  408d8c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d90:	add	x0, x0, #0x8b0
  408d94:	b	40909c <ferror@plt+0x731c>
  408d98:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408d9c:	add	x0, x0, #0x8c8
  408da0:	b	40909c <ferror@plt+0x731c>
  408da4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408da8:	add	x0, x0, #0x8e0
  408dac:	b	40909c <ferror@plt+0x731c>
  408db0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408db4:	add	x0, x0, #0x8f8
  408db8:	b	40909c <ferror@plt+0x731c>
  408dbc:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408dc0:	add	x0, x0, #0x908
  408dc4:	b	40909c <ferror@plt+0x731c>
  408dc8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408dcc:	add	x0, x0, #0x920
  408dd0:	b	40909c <ferror@plt+0x731c>
  408dd4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408dd8:	add	x0, x0, #0x938
  408ddc:	b	40909c <ferror@plt+0x731c>
  408de0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408de4:	add	x0, x0, #0x958
  408de8:	b	40909c <ferror@plt+0x731c>
  408dec:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408df0:	add	x0, x0, #0x970
  408df4:	b	40909c <ferror@plt+0x731c>
  408df8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408dfc:	add	x0, x0, #0x990
  408e00:	b	40909c <ferror@plt+0x731c>
  408e04:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e08:	add	x0, x0, #0x9b0
  408e0c:	b	40909c <ferror@plt+0x731c>
  408e10:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e14:	add	x0, x0, #0x9c8
  408e18:	b	40909c <ferror@plt+0x731c>
  408e1c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e20:	add	x0, x0, #0x9e0
  408e24:	b	40909c <ferror@plt+0x731c>
  408e28:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e2c:	add	x0, x0, #0x9f8
  408e30:	b	40909c <ferror@plt+0x731c>
  408e34:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e38:	add	x0, x0, #0xa10
  408e3c:	b	40909c <ferror@plt+0x731c>
  408e40:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e44:	add	x0, x0, #0xa28
  408e48:	b	40909c <ferror@plt+0x731c>
  408e4c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e50:	add	x0, x0, #0xa40
  408e54:	b	40909c <ferror@plt+0x731c>
  408e58:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e5c:	add	x0, x0, #0xa58
  408e60:	b	40909c <ferror@plt+0x731c>
  408e64:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e68:	add	x0, x0, #0xa70
  408e6c:	b	40909c <ferror@plt+0x731c>
  408e70:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e74:	add	x0, x0, #0xa88
  408e78:	b	40909c <ferror@plt+0x731c>
  408e7c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e80:	add	x0, x0, #0xaa0
  408e84:	b	40909c <ferror@plt+0x731c>
  408e88:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e8c:	add	x0, x0, #0xab8
  408e90:	b	40909c <ferror@plt+0x731c>
  408e94:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408e98:	add	x0, x0, #0xad0
  408e9c:	b	40909c <ferror@plt+0x731c>
  408ea0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ea4:	add	x0, x0, #0xae8
  408ea8:	b	40909c <ferror@plt+0x731c>
  408eac:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408eb0:	add	x0, x0, #0xb00
  408eb4:	b	40909c <ferror@plt+0x731c>
  408eb8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ebc:	add	x0, x0, #0xb18
  408ec0:	b	40909c <ferror@plt+0x731c>
  408ec4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ec8:	add	x0, x0, #0xb30
  408ecc:	b	40909c <ferror@plt+0x731c>
  408ed0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ed4:	add	x0, x0, #0xb48
  408ed8:	b	40909c <ferror@plt+0x731c>
  408edc:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ee0:	add	x0, x0, #0xb60
  408ee4:	b	40909c <ferror@plt+0x731c>
  408ee8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408eec:	add	x0, x0, #0xb78
  408ef0:	b	40909c <ferror@plt+0x731c>
  408ef4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ef8:	add	x0, x0, #0xb90
  408efc:	b	40909c <ferror@plt+0x731c>
  408f00:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f04:	add	x0, x0, #0xba8
  408f08:	b	40909c <ferror@plt+0x731c>
  408f0c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f10:	add	x0, x0, #0xbc0
  408f14:	b	40909c <ferror@plt+0x731c>
  408f18:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f1c:	add	x0, x0, #0xbd8
  408f20:	b	40909c <ferror@plt+0x731c>
  408f24:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f28:	add	x0, x0, #0xbf0
  408f2c:	b	40909c <ferror@plt+0x731c>
  408f30:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f34:	add	x0, x0, #0xc10
  408f38:	b	40909c <ferror@plt+0x731c>
  408f3c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f40:	add	x0, x0, #0xc28
  408f44:	b	40909c <ferror@plt+0x731c>
  408f48:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f4c:	add	x0, x0, #0xc40
  408f50:	b	40909c <ferror@plt+0x731c>
  408f54:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f58:	add	x0, x0, #0xc58
  408f5c:	b	40909c <ferror@plt+0x731c>
  408f60:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f64:	add	x0, x0, #0xc70
  408f68:	b	40909c <ferror@plt+0x731c>
  408f6c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f70:	add	x0, x0, #0xc88
  408f74:	b	40909c <ferror@plt+0x731c>
  408f78:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f7c:	add	x0, x0, #0xc98
  408f80:	b	40909c <ferror@plt+0x731c>
  408f84:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f88:	add	x0, x0, #0xcb0
  408f8c:	b	40909c <ferror@plt+0x731c>
  408f90:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408f94:	add	x0, x0, #0xcc8
  408f98:	b	40909c <ferror@plt+0x731c>
  408f9c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408fa0:	add	x0, x0, #0xce0
  408fa4:	b	40909c <ferror@plt+0x731c>
  408fa8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408fac:	add	x0, x0, #0xd00
  408fb0:	b	40909c <ferror@plt+0x731c>
  408fb4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408fb8:	add	x0, x0, #0xd20
  408fbc:	b	40909c <ferror@plt+0x731c>
  408fc0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408fc4:	add	x0, x0, #0xd30
  408fc8:	b	40909c <ferror@plt+0x731c>
  408fcc:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408fd0:	add	x0, x0, #0xd48
  408fd4:	b	40909c <ferror@plt+0x731c>
  408fd8:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408fdc:	add	x0, x0, #0xd58
  408fe0:	b	40909c <ferror@plt+0x731c>
  408fe4:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408fe8:	add	x0, x0, #0xd68
  408fec:	b	40909c <ferror@plt+0x731c>
  408ff0:	adrp	x0, 481000 <warn@@Base+0x1202c>
  408ff4:	add	x0, x0, #0xd78
  408ff8:	b	40909c <ferror@plt+0x731c>
  408ffc:	adrp	x0, 481000 <warn@@Base+0x1202c>
  409000:	add	x0, x0, #0xd90
  409004:	b	40909c <ferror@plt+0x731c>
  409008:	adrp	x0, 481000 <warn@@Base+0x1202c>
  40900c:	add	x0, x0, #0xda0
  409010:	b	40909c <ferror@plt+0x731c>
  409014:	adrp	x0, 481000 <warn@@Base+0x1202c>
  409018:	add	x0, x0, #0xdb0
  40901c:	b	40909c <ferror@plt+0x731c>
  409020:	adrp	x0, 481000 <warn@@Base+0x1202c>
  409024:	add	x0, x0, #0xdc8
  409028:	b	40909c <ferror@plt+0x731c>
  40902c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  409030:	add	x0, x0, #0xde0
  409034:	b	40909c <ferror@plt+0x731c>
  409038:	adrp	x0, 481000 <warn@@Base+0x1202c>
  40903c:	add	x0, x0, #0xdf0
  409040:	b	40909c <ferror@plt+0x731c>
  409044:	adrp	x0, 481000 <warn@@Base+0x1202c>
  409048:	add	x0, x0, #0xe08
  40904c:	b	40909c <ferror@plt+0x731c>
  409050:	adrp	x0, 481000 <warn@@Base+0x1202c>
  409054:	add	x0, x0, #0xe20
  409058:	b	40909c <ferror@plt+0x731c>
  40905c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  409060:	add	x0, x0, #0xe38
  409064:	b	40909c <ferror@plt+0x731c>
  409068:	adrp	x0, 481000 <warn@@Base+0x1202c>
  40906c:	add	x0, x0, #0xe50
  409070:	b	40909c <ferror@plt+0x731c>
  409074:	adrp	x0, 481000 <warn@@Base+0x1202c>
  409078:	add	x0, x0, #0xe68
  40907c:	b	40909c <ferror@plt+0x731c>
  409080:	adrp	x0, 481000 <warn@@Base+0x1202c>
  409084:	add	x0, x0, #0xe80
  409088:	b	40909c <ferror@plt+0x731c>
  40908c:	adrp	x0, 481000 <warn@@Base+0x1202c>
  409090:	add	x0, x0, #0xe98
  409094:	b	40909c <ferror@plt+0x731c>
  409098:	mov	x0, #0x0                   	// #0
  40909c:	add	sp, sp, #0x10
  4090a0:	ret
  4090a4:	sub	sp, sp, #0x10
  4090a8:	str	x0, [sp, #8]
  4090ac:	ldr	x0, [sp, #8]
  4090b0:	add	x0, x0, #0x0
  4090b4:	cmp	x0, #0x1f
  4090b8:	b.hi	40925c <ferror@plt+0x74dc>  // b.pmore
  4090bc:	cmp	w0, #0x1f
  4090c0:	b.hi	40925c <ferror@plt+0x74dc>  // b.pmore
  4090c4:	adrp	x1, 482000 <warn@@Base+0x1302c>
  4090c8:	add	x1, x1, #0x514
  4090cc:	ldr	w0, [x1, w0, uxtw #2]
  4090d0:	adr	x1, 4090dc <ferror@plt+0x735c>
  4090d4:	add	x0, x1, w0, sxtw #2
  4090d8:	br	x0
  4090dc:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4090e0:	add	x0, x0, #0x220
  4090e4:	b	409260 <ferror@plt+0x74e0>
  4090e8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4090ec:	add	x0, x0, #0x238
  4090f0:	b	409260 <ferror@plt+0x74e0>
  4090f4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4090f8:	add	x0, x0, #0x248
  4090fc:	b	409260 <ferror@plt+0x74e0>
  409100:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409104:	add	x0, x0, #0x260
  409108:	b	409260 <ferror@plt+0x74e0>
  40910c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409110:	add	x0, x0, #0x278
  409114:	b	409260 <ferror@plt+0x74e0>
  409118:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40911c:	add	x0, x0, #0x290
  409120:	b	409260 <ferror@plt+0x74e0>
  409124:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409128:	add	x0, x0, #0x2a0
  40912c:	b	409260 <ferror@plt+0x74e0>
  409130:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409134:	add	x0, x0, #0x2c0
  409138:	b	409260 <ferror@plt+0x74e0>
  40913c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409140:	add	x0, x0, #0x2e0
  409144:	b	409260 <ferror@plt+0x74e0>
  409148:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40914c:	add	x0, x0, #0x2f8
  409150:	b	409260 <ferror@plt+0x74e0>
  409154:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409158:	add	x0, x0, #0x310
  40915c:	b	409260 <ferror@plt+0x74e0>
  409160:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409164:	add	x0, x0, #0x328
  409168:	b	409260 <ferror@plt+0x74e0>
  40916c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409170:	add	x0, x0, #0x340
  409174:	b	409260 <ferror@plt+0x74e0>
  409178:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40917c:	add	x0, x0, #0x360
  409180:	b	409260 <ferror@plt+0x74e0>
  409184:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409188:	add	x0, x0, #0x380
  40918c:	b	409260 <ferror@plt+0x74e0>
  409190:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409194:	add	x0, x0, #0x398
  409198:	b	409260 <ferror@plt+0x74e0>
  40919c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4091a0:	add	x0, x0, #0x3b0
  4091a4:	b	409260 <ferror@plt+0x74e0>
  4091a8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4091ac:	add	x0, x0, #0x3c8
  4091b0:	b	409260 <ferror@plt+0x74e0>
  4091b4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4091b8:	add	x0, x0, #0x3e0
  4091bc:	b	409260 <ferror@plt+0x74e0>
  4091c0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4091c4:	add	x0, x0, #0x3f8
  4091c8:	b	409260 <ferror@plt+0x74e0>
  4091cc:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4091d0:	add	x0, x0, #0x410
  4091d4:	b	409260 <ferror@plt+0x74e0>
  4091d8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4091dc:	add	x0, x0, #0x428
  4091e0:	b	409260 <ferror@plt+0x74e0>
  4091e4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4091e8:	add	x0, x0, #0x438
  4091ec:	b	409260 <ferror@plt+0x74e0>
  4091f0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4091f4:	add	x0, x0, #0x448
  4091f8:	b	409260 <ferror@plt+0x74e0>
  4091fc:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409200:	add	x0, x0, #0x458
  409204:	b	409260 <ferror@plt+0x74e0>
  409208:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40920c:	add	x0, x0, #0x470
  409210:	b	409260 <ferror@plt+0x74e0>
  409214:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409218:	add	x0, x0, #0x488
  40921c:	b	409260 <ferror@plt+0x74e0>
  409220:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409224:	add	x0, x0, #0x4a0
  409228:	b	409260 <ferror@plt+0x74e0>
  40922c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409230:	add	x0, x0, #0x4b8
  409234:	b	409260 <ferror@plt+0x74e0>
  409238:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40923c:	add	x0, x0, #0x4d0
  409240:	b	409260 <ferror@plt+0x74e0>
  409244:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409248:	add	x0, x0, #0x4e8
  40924c:	b	409260 <ferror@plt+0x74e0>
  409250:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409254:	add	x0, x0, #0x500
  409258:	b	409260 <ferror@plt+0x74e0>
  40925c:	mov	x0, #0x0                   	// #0
  409260:	add	sp, sp, #0x10
  409264:	ret
  409268:	sub	sp, sp, #0x10
  40926c:	str	x0, [sp, #8]
  409270:	ldr	x0, [sp, #8]
  409274:	add	x0, x0, #0x0
  409278:	cmp	x0, #0x1a
  40927c:	b.hi	4093e4 <ferror@plt+0x7664>  // b.pmore
  409280:	cmp	w0, #0x1a
  409284:	b.hi	4093e4 <ferror@plt+0x7664>  // b.pmore
  409288:	adrp	x1, 482000 <warn@@Base+0x1302c>
  40928c:	add	x1, x1, #0x768
  409290:	ldr	w0, [x1, w0, uxtw #2]
  409294:	adr	x1, 4092a0 <ferror@plt+0x7520>
  409298:	add	x0, x1, w0, sxtw #2
  40929c:	br	x0
  4092a0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4092a4:	add	x0, x0, #0x598
  4092a8:	b	4093e8 <ferror@plt+0x7668>
  4092ac:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4092b0:	add	x0, x0, #0x5a8
  4092b4:	b	4093e8 <ferror@plt+0x7668>
  4092b8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4092bc:	add	x0, x0, #0x5b8
  4092c0:	b	4093e8 <ferror@plt+0x7668>
  4092c4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4092c8:	add	x0, x0, #0x5c8
  4092cc:	b	4093e8 <ferror@plt+0x7668>
  4092d0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4092d4:	add	x0, x0, #0x5d8
  4092d8:	b	4093e8 <ferror@plt+0x7668>
  4092dc:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4092e0:	add	x0, x0, #0x5e8
  4092e4:	b	4093e8 <ferror@plt+0x7668>
  4092e8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4092ec:	add	x0, x0, #0x5f8
  4092f0:	b	4093e8 <ferror@plt+0x7668>
  4092f4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4092f8:	add	x0, x0, #0x610
  4092fc:	b	4093e8 <ferror@plt+0x7668>
  409300:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409304:	add	x0, x0, #0x628
  409308:	b	4093e8 <ferror@plt+0x7668>
  40930c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409310:	add	x0, x0, #0x638
  409314:	b	4093e8 <ferror@plt+0x7668>
  409318:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40931c:	add	x0, x0, #0x648
  409320:	b	4093e8 <ferror@plt+0x7668>
  409324:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409328:	add	x0, x0, #0x658
  40932c:	b	4093e8 <ferror@plt+0x7668>
  409330:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409334:	add	x0, x0, #0x668
  409338:	b	4093e8 <ferror@plt+0x7668>
  40933c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409340:	add	x0, x0, #0x680
  409344:	b	4093e8 <ferror@plt+0x7668>
  409348:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40934c:	add	x0, x0, #0x698
  409350:	b	4093e8 <ferror@plt+0x7668>
  409354:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409358:	add	x0, x0, #0x6a8
  40935c:	b	4093e8 <ferror@plt+0x7668>
  409360:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409364:	add	x0, x0, #0x6b8
  409368:	b	4093e8 <ferror@plt+0x7668>
  40936c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409370:	add	x0, x0, #0x6c8
  409374:	b	4093e8 <ferror@plt+0x7668>
  409378:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40937c:	add	x0, x0, #0x6d8
  409380:	b	4093e8 <ferror@plt+0x7668>
  409384:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409388:	add	x0, x0, #0x6e8
  40938c:	b	4093e8 <ferror@plt+0x7668>
  409390:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409394:	add	x0, x0, #0x6f8
  409398:	b	4093e8 <ferror@plt+0x7668>
  40939c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4093a0:	add	x0, x0, #0x708
  4093a4:	b	4093e8 <ferror@plt+0x7668>
  4093a8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4093ac:	add	x0, x0, #0x718
  4093b0:	b	4093e8 <ferror@plt+0x7668>
  4093b4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4093b8:	add	x0, x0, #0x728
  4093bc:	b	4093e8 <ferror@plt+0x7668>
  4093c0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4093c4:	add	x0, x0, #0x738
  4093c8:	b	4093e8 <ferror@plt+0x7668>
  4093cc:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4093d0:	add	x0, x0, #0x748
  4093d4:	b	4093e8 <ferror@plt+0x7668>
  4093d8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4093dc:	add	x0, x0, #0x758
  4093e0:	b	4093e8 <ferror@plt+0x7668>
  4093e4:	mov	x0, #0x0                   	// #0
  4093e8:	add	sp, sp, #0x10
  4093ec:	ret
  4093f0:	sub	sp, sp, #0x10
  4093f4:	str	x0, [sp, #8]
  4093f8:	ldr	x0, [sp, #8]
  4093fc:	add	x0, x0, #0x0
  409400:	cmp	x0, #0x4d
  409404:	b.hi	4096f8 <ferror@plt+0x7978>  // b.pmore
  409408:	cmp	w0, #0x4d
  40940c:	b.hi	4096f8 <ferror@plt+0x7978>  // b.pmore
  409410:	adrp	x1, 482000 <warn@@Base+0x1302c>
  409414:	add	x1, x1, #0xc98
  409418:	ldr	w0, [x1, w0, uxtw #2]
  40941c:	adr	x1, 409428 <ferror@plt+0x76a8>
  409420:	add	x0, x1, w0, sxtw #2
  409424:	br	x0
  409428:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40942c:	add	x0, x0, #0x7d8
  409430:	b	4096fc <ferror@plt+0x797c>
  409434:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409438:	add	x0, x0, #0x7e8
  40943c:	b	4096fc <ferror@plt+0x797c>
  409440:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409444:	add	x0, x0, #0x7f8
  409448:	b	4096fc <ferror@plt+0x797c>
  40944c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409450:	add	x0, x0, #0x808
  409454:	b	4096fc <ferror@plt+0x797c>
  409458:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40945c:	add	x0, x0, #0x818
  409460:	b	4096fc <ferror@plt+0x797c>
  409464:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409468:	add	x0, x0, #0x828
  40946c:	b	4096fc <ferror@plt+0x797c>
  409470:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409474:	add	x0, x0, #0x838
  409478:	b	4096fc <ferror@plt+0x797c>
  40947c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409480:	add	x0, x0, #0x850
  409484:	b	4096fc <ferror@plt+0x797c>
  409488:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40948c:	add	x0, x0, #0x860
  409490:	b	4096fc <ferror@plt+0x797c>
  409494:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409498:	add	x0, x0, #0x870
  40949c:	b	4096fc <ferror@plt+0x797c>
  4094a0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4094a4:	add	x0, x0, #0x880
  4094a8:	b	4096fc <ferror@plt+0x797c>
  4094ac:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4094b0:	add	x0, x0, #0x890
  4094b4:	b	4096fc <ferror@plt+0x797c>
  4094b8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4094bc:	add	x0, x0, #0x8a0
  4094c0:	b	4096fc <ferror@plt+0x797c>
  4094c4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4094c8:	add	x0, x0, #0x8b8
  4094cc:	b	4096fc <ferror@plt+0x797c>
  4094d0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4094d4:	add	x0, x0, #0x8d0
  4094d8:	b	4096fc <ferror@plt+0x797c>
  4094dc:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4094e0:	add	x0, x0, #0x8e8
  4094e4:	b	4096fc <ferror@plt+0x797c>
  4094e8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4094ec:	add	x0, x0, #0x8f8
  4094f0:	b	4096fc <ferror@plt+0x797c>
  4094f4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4094f8:	add	x0, x0, #0x910
  4094fc:	b	4096fc <ferror@plt+0x797c>
  409500:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409504:	add	x0, x0, #0x928
  409508:	b	4096fc <ferror@plt+0x797c>
  40950c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409510:	add	x0, x0, #0x938
  409514:	b	4096fc <ferror@plt+0x797c>
  409518:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40951c:	add	x0, x0, #0x948
  409520:	b	4096fc <ferror@plt+0x797c>
  409524:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409528:	add	x0, x0, #0x958
  40952c:	b	4096fc <ferror@plt+0x797c>
  409530:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409534:	add	x0, x0, #0x968
  409538:	b	4096fc <ferror@plt+0x797c>
  40953c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409540:	add	x0, x0, #0x978
  409544:	b	4096fc <ferror@plt+0x797c>
  409548:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40954c:	add	x0, x0, #0x988
  409550:	b	4096fc <ferror@plt+0x797c>
  409554:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409558:	add	x0, x0, #0x9a0
  40955c:	b	4096fc <ferror@plt+0x797c>
  409560:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409564:	add	x0, x0, #0x9b8
  409568:	b	4096fc <ferror@plt+0x797c>
  40956c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409570:	add	x0, x0, #0x9d0
  409574:	b	4096fc <ferror@plt+0x797c>
  409578:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40957c:	add	x0, x0, #0x9e8
  409580:	b	4096fc <ferror@plt+0x797c>
  409584:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409588:	add	x0, x0, #0xa00
  40958c:	b	4096fc <ferror@plt+0x797c>
  409590:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409594:	add	x0, x0, #0xa18
  409598:	b	4096fc <ferror@plt+0x797c>
  40959c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4095a0:	add	x0, x0, #0xa30
  4095a4:	b	4096fc <ferror@plt+0x797c>
  4095a8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4095ac:	add	x0, x0, #0xa48
  4095b0:	b	4096fc <ferror@plt+0x797c>
  4095b4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4095b8:	add	x0, x0, #0xa60
  4095bc:	b	4096fc <ferror@plt+0x797c>
  4095c0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4095c4:	add	x0, x0, #0xa78
  4095c8:	b	4096fc <ferror@plt+0x797c>
  4095cc:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4095d0:	add	x0, x0, #0xa90
  4095d4:	b	4096fc <ferror@plt+0x797c>
  4095d8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4095dc:	add	x0, x0, #0xaa8
  4095e0:	b	4096fc <ferror@plt+0x797c>
  4095e4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4095e8:	add	x0, x0, #0xab8
  4095ec:	b	4096fc <ferror@plt+0x797c>
  4095f0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4095f4:	add	x0, x0, #0xad0
  4095f8:	b	4096fc <ferror@plt+0x797c>
  4095fc:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409600:	add	x0, x0, #0xae8
  409604:	b	4096fc <ferror@plt+0x797c>
  409608:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40960c:	add	x0, x0, #0xb00
  409610:	b	4096fc <ferror@plt+0x797c>
  409614:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409618:	add	x0, x0, #0xb10
  40961c:	b	4096fc <ferror@plt+0x797c>
  409620:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409624:	add	x0, x0, #0xb28
  409628:	b	4096fc <ferror@plt+0x797c>
  40962c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409630:	add	x0, x0, #0xb38
  409634:	b	4096fc <ferror@plt+0x797c>
  409638:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40963c:	add	x0, x0, #0xb48
  409640:	b	4096fc <ferror@plt+0x797c>
  409644:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409648:	add	x0, x0, #0xb58
  40964c:	b	4096fc <ferror@plt+0x797c>
  409650:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409654:	add	x0, x0, #0xb68
  409658:	b	4096fc <ferror@plt+0x797c>
  40965c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409660:	add	x0, x0, #0xb78
  409664:	b	4096fc <ferror@plt+0x797c>
  409668:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40966c:	add	x0, x0, #0xb90
  409670:	b	4096fc <ferror@plt+0x797c>
  409674:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409678:	add	x0, x0, #0xba8
  40967c:	b	4096fc <ferror@plt+0x797c>
  409680:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409684:	add	x0, x0, #0xbc0
  409688:	b	4096fc <ferror@plt+0x797c>
  40968c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409690:	add	x0, x0, #0xbd0
  409694:	b	4096fc <ferror@plt+0x797c>
  409698:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40969c:	add	x0, x0, #0xbe8
  4096a0:	b	4096fc <ferror@plt+0x797c>
  4096a4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4096a8:	add	x0, x0, #0xc00
  4096ac:	b	4096fc <ferror@plt+0x797c>
  4096b0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4096b4:	add	x0, x0, #0xc18
  4096b8:	b	4096fc <ferror@plt+0x797c>
  4096bc:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4096c0:	add	x0, x0, #0xc28
  4096c4:	b	4096fc <ferror@plt+0x797c>
  4096c8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4096cc:	add	x0, x0, #0xc40
  4096d0:	b	4096fc <ferror@plt+0x797c>
  4096d4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4096d8:	add	x0, x0, #0xc58
  4096dc:	b	4096fc <ferror@plt+0x797c>
  4096e0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4096e4:	add	x0, x0, #0xc70
  4096e8:	b	4096fc <ferror@plt+0x797c>
  4096ec:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4096f0:	add	x0, x0, #0xc88
  4096f4:	b	4096fc <ferror@plt+0x797c>
  4096f8:	mov	x0, #0x0                   	// #0
  4096fc:	add	sp, sp, #0x10
  409700:	ret
  409704:	sub	sp, sp, #0x10
  409708:	str	x0, [sp, #8]
  40970c:	ldr	x0, [sp, #8]
  409710:	add	x0, x0, #0x0
  409714:	cmp	x0, #0x35
  409718:	b.hi	4099c4 <ferror@plt+0x7c44>  // b.pmore
  40971c:	cmp	w0, #0x35
  409720:	b.hi	4099c4 <ferror@plt+0x7c44>  // b.pmore
  409724:	adrp	x1, 483000 <warn@@Base+0x1402c>
  409728:	add	x1, x1, #0x240
  40972c:	ldr	w0, [x1, w0, uxtw #2]
  409730:	adr	x1, 40973c <ferror@plt+0x79bc>
  409734:	add	x0, x1, w0, sxtw #2
  409738:	br	x0
  40973c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409740:	add	x0, x0, #0xdd0
  409744:	b	4099c8 <ferror@plt+0x7c48>
  409748:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40974c:	add	x0, x0, #0xde0
  409750:	b	4099c8 <ferror@plt+0x7c48>
  409754:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409758:	add	x0, x0, #0xdf0
  40975c:	b	4099c8 <ferror@plt+0x7c48>
  409760:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409764:	add	x0, x0, #0xe00
  409768:	b	4099c8 <ferror@plt+0x7c48>
  40976c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409770:	add	x0, x0, #0xe10
  409774:	b	4099c8 <ferror@plt+0x7c48>
  409778:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40977c:	add	x0, x0, #0xe28
  409780:	b	4099c8 <ferror@plt+0x7c48>
  409784:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409788:	add	x0, x0, #0xe40
  40978c:	b	4099c8 <ferror@plt+0x7c48>
  409790:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409794:	add	x0, x0, #0xe58
  409798:	b	4099c8 <ferror@plt+0x7c48>
  40979c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4097a0:	add	x0, x0, #0xe70
  4097a4:	b	4099c8 <ferror@plt+0x7c48>
  4097a8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4097ac:	add	x0, x0, #0xe88
  4097b0:	b	4099c8 <ferror@plt+0x7c48>
  4097b4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4097b8:	add	x0, x0, #0xe98
  4097bc:	b	4099c8 <ferror@plt+0x7c48>
  4097c0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4097c4:	add	x0, x0, #0xea8
  4097c8:	b	4099c8 <ferror@plt+0x7c48>
  4097cc:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4097d0:	add	x0, x0, #0xeb8
  4097d4:	b	4099c8 <ferror@plt+0x7c48>
  4097d8:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4097dc:	add	x0, x0, #0xed0
  4097e0:	b	4099c8 <ferror@plt+0x7c48>
  4097e4:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4097e8:	add	x0, x0, #0xee8
  4097ec:	b	4099c8 <ferror@plt+0x7c48>
  4097f0:	adrp	x0, 482000 <warn@@Base+0x1302c>
  4097f4:	add	x0, x0, #0xef8
  4097f8:	b	4099c8 <ferror@plt+0x7c48>
  4097fc:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409800:	add	x0, x0, #0xf08
  409804:	b	4099c8 <ferror@plt+0x7c48>
  409808:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40980c:	add	x0, x0, #0xf20
  409810:	b	4099c8 <ferror@plt+0x7c48>
  409814:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409818:	add	x0, x0, #0xf38
  40981c:	b	4099c8 <ferror@plt+0x7c48>
  409820:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409824:	add	x0, x0, #0xf48
  409828:	b	4099c8 <ferror@plt+0x7c48>
  40982c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409830:	add	x0, x0, #0xf58
  409834:	b	4099c8 <ferror@plt+0x7c48>
  409838:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40983c:	add	x0, x0, #0xf68
  409840:	b	4099c8 <ferror@plt+0x7c48>
  409844:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409848:	add	x0, x0, #0xf78
  40984c:	b	4099c8 <ferror@plt+0x7c48>
  409850:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409854:	add	x0, x0, #0xf90
  409858:	b	4099c8 <ferror@plt+0x7c48>
  40985c:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409860:	add	x0, x0, #0xfa8
  409864:	b	4099c8 <ferror@plt+0x7c48>
  409868:	adrp	x0, 482000 <warn@@Base+0x1302c>
  40986c:	add	x0, x0, #0xfc0
  409870:	b	4099c8 <ferror@plt+0x7c48>
  409874:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409878:	add	x0, x0, #0xfd8
  40987c:	b	4099c8 <ferror@plt+0x7c48>
  409880:	adrp	x0, 482000 <warn@@Base+0x1302c>
  409884:	add	x0, x0, #0xff0
  409888:	b	4099c8 <ferror@plt+0x7c48>
  40988c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409890:	add	x0, x0, #0x8
  409894:	b	4099c8 <ferror@plt+0x7c48>
  409898:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40989c:	add	x0, x0, #0x20
  4098a0:	b	4099c8 <ferror@plt+0x7c48>
  4098a4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  4098a8:	add	x0, x0, #0x38
  4098ac:	b	4099c8 <ferror@plt+0x7c48>
  4098b0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  4098b4:	add	x0, x0, #0x50
  4098b8:	b	4099c8 <ferror@plt+0x7c48>
  4098bc:	adrp	x0, 483000 <warn@@Base+0x1402c>
  4098c0:	add	x0, x0, #0x68
  4098c4:	b	4099c8 <ferror@plt+0x7c48>
  4098c8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  4098cc:	add	x0, x0, #0x80
  4098d0:	b	4099c8 <ferror@plt+0x7c48>
  4098d4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  4098d8:	add	x0, x0, #0x98
  4098dc:	b	4099c8 <ferror@plt+0x7c48>
  4098e0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  4098e4:	add	x0, x0, #0xb0
  4098e8:	b	4099c8 <ferror@plt+0x7c48>
  4098ec:	adrp	x0, 483000 <warn@@Base+0x1402c>
  4098f0:	add	x0, x0, #0xc0
  4098f4:	b	4099c8 <ferror@plt+0x7c48>
  4098f8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  4098fc:	add	x0, x0, #0xd8
  409900:	b	4099c8 <ferror@plt+0x7c48>
  409904:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409908:	add	x0, x0, #0xf0
  40990c:	b	4099c8 <ferror@plt+0x7c48>
  409910:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409914:	add	x0, x0, #0x108
  409918:	b	4099c8 <ferror@plt+0x7c48>
  40991c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409920:	add	x0, x0, #0x118
  409924:	b	4099c8 <ferror@plt+0x7c48>
  409928:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40992c:	add	x0, x0, #0x130
  409930:	b	4099c8 <ferror@plt+0x7c48>
  409934:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409938:	add	x0, x0, #0x148
  40993c:	b	4099c8 <ferror@plt+0x7c48>
  409940:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409944:	add	x0, x0, #0x160
  409948:	b	4099c8 <ferror@plt+0x7c48>
  40994c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409950:	add	x0, x0, #0x170
  409954:	b	4099c8 <ferror@plt+0x7c48>
  409958:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40995c:	add	x0, x0, #0x188
  409960:	b	4099c8 <ferror@plt+0x7c48>
  409964:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409968:	add	x0, x0, #0x1a0
  40996c:	b	4099c8 <ferror@plt+0x7c48>
  409970:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409974:	add	x0, x0, #0x1b8
  409978:	b	4099c8 <ferror@plt+0x7c48>
  40997c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409980:	add	x0, x0, #0x1c8
  409984:	b	4099c8 <ferror@plt+0x7c48>
  409988:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40998c:	add	x0, x0, #0x1d8
  409990:	b	4099c8 <ferror@plt+0x7c48>
  409994:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409998:	add	x0, x0, #0x1f0
  40999c:	b	4099c8 <ferror@plt+0x7c48>
  4099a0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  4099a4:	add	x0, x0, #0x208
  4099a8:	b	4099c8 <ferror@plt+0x7c48>
  4099ac:	adrp	x0, 483000 <warn@@Base+0x1402c>
  4099b0:	add	x0, x0, #0x220
  4099b4:	b	4099c8 <ferror@plt+0x7c48>
  4099b8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  4099bc:	add	x0, x0, #0x230
  4099c0:	b	4099c8 <ferror@plt+0x7c48>
  4099c4:	mov	x0, #0x0                   	// #0
  4099c8:	add	sp, sp, #0x10
  4099cc:	ret
  4099d0:	sub	sp, sp, #0x10
  4099d4:	str	x0, [sp, #8]
  4099d8:	ldr	x0, [sp, #8]
  4099dc:	cmp	x0, #0x10
  4099e0:	b.eq	409b20 <ferror@plt+0x7da0>  // b.none
  4099e4:	ldr	x0, [sp, #8]
  4099e8:	cmp	x0, #0x10
  4099ec:	b.hi	409b2c <ferror@plt+0x7dac>  // b.pmore
  4099f0:	ldr	x0, [sp, #8]
  4099f4:	cmp	x0, #0xf
  4099f8:	b.eq	409b14 <ferror@plt+0x7d94>  // b.none
  4099fc:	ldr	x0, [sp, #8]
  409a00:	cmp	x0, #0xf
  409a04:	b.hi	409b2c <ferror@plt+0x7dac>  // b.pmore
  409a08:	ldr	x0, [sp, #8]
  409a0c:	cmp	x0, #0xe
  409a10:	b.eq	409b08 <ferror@plt+0x7d88>  // b.none
  409a14:	ldr	x0, [sp, #8]
  409a18:	cmp	x0, #0xe
  409a1c:	b.hi	409b2c <ferror@plt+0x7dac>  // b.pmore
  409a20:	ldr	x0, [sp, #8]
  409a24:	cmp	x0, #0xd
  409a28:	b.eq	409afc <ferror@plt+0x7d7c>  // b.none
  409a2c:	ldr	x0, [sp, #8]
  409a30:	cmp	x0, #0xd
  409a34:	b.hi	409b2c <ferror@plt+0x7dac>  // b.pmore
  409a38:	ldr	x0, [sp, #8]
  409a3c:	cmp	x0, #0x7
  409a40:	b.eq	409af0 <ferror@plt+0x7d70>  // b.none
  409a44:	ldr	x0, [sp, #8]
  409a48:	cmp	x0, #0x7
  409a4c:	b.hi	409b2c <ferror@plt+0x7dac>  // b.pmore
  409a50:	ldr	x0, [sp, #8]
  409a54:	cmp	x0, #0x6
  409a58:	b.eq	409ae4 <ferror@plt+0x7d64>  // b.none
  409a5c:	ldr	x0, [sp, #8]
  409a60:	cmp	x0, #0x6
  409a64:	b.hi	409b2c <ferror@plt+0x7dac>  // b.pmore
  409a68:	ldr	x0, [sp, #8]
  409a6c:	cmp	x0, #0x3
  409a70:	b.eq	409ad8 <ferror@plt+0x7d58>  // b.none
  409a74:	ldr	x0, [sp, #8]
  409a78:	cmp	x0, #0x3
  409a7c:	b.hi	409b2c <ferror@plt+0x7dac>  // b.pmore
  409a80:	ldr	x0, [sp, #8]
  409a84:	cmp	x0, #0x2
  409a88:	b.eq	409acc <ferror@plt+0x7d4c>  // b.none
  409a8c:	ldr	x0, [sp, #8]
  409a90:	cmp	x0, #0x2
  409a94:	b.hi	409b2c <ferror@plt+0x7dac>  // b.pmore
  409a98:	ldr	x0, [sp, #8]
  409a9c:	cmp	x0, #0x0
  409aa0:	b.eq	409ab4 <ferror@plt+0x7d34>  // b.none
  409aa4:	ldr	x0, [sp, #8]
  409aa8:	cmp	x0, #0x1
  409aac:	b.eq	409ac0 <ferror@plt+0x7d40>  // b.none
  409ab0:	b	409b2c <ferror@plt+0x7dac>
  409ab4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ab8:	add	x0, x0, #0x318
  409abc:	b	409b30 <ferror@plt+0x7db0>
  409ac0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ac4:	add	x0, x0, #0x328
  409ac8:	b	409b30 <ferror@plt+0x7db0>
  409acc:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ad0:	add	x0, x0, #0x338
  409ad4:	b	409b30 <ferror@plt+0x7db0>
  409ad8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409adc:	add	x0, x0, #0x348
  409ae0:	b	409b30 <ferror@plt+0x7db0>
  409ae4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ae8:	add	x0, x0, #0x358
  409aec:	b	409b30 <ferror@plt+0x7db0>
  409af0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409af4:	add	x0, x0, #0x368
  409af8:	b	409b30 <ferror@plt+0x7db0>
  409afc:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409b00:	add	x0, x0, #0x378
  409b04:	b	409b30 <ferror@plt+0x7db0>
  409b08:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409b0c:	add	x0, x0, #0x388
  409b10:	b	409b30 <ferror@plt+0x7db0>
  409b14:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409b18:	add	x0, x0, #0x398
  409b1c:	b	409b30 <ferror@plt+0x7db0>
  409b20:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409b24:	add	x0, x0, #0x3b0
  409b28:	b	409b30 <ferror@plt+0x7db0>
  409b2c:	mov	x0, #0x0                   	// #0
  409b30:	add	sp, sp, #0x10
  409b34:	ret
  409b38:	sub	sp, sp, #0x10
  409b3c:	str	x0, [sp, #8]
  409b40:	ldr	x0, [sp, #8]
  409b44:	add	x0, x0, #0x0
  409b48:	cmp	x0, #0xff
  409b4c:	b.hi	40a0bc <ferror@plt+0x833c>  // b.pmore
  409b50:	cmp	w0, #0xff
  409b54:	b.hi	40a0bc <ferror@plt+0x833c>  // b.pmore
  409b58:	adrp	x1, 483000 <warn@@Base+0x1402c>
  409b5c:	add	x1, x1, #0xc8c
  409b60:	ldr	w0, [x1, w0, uxtw #2]
  409b64:	adr	x1, 409b70 <ferror@plt+0x7df0>
  409b68:	add	x0, x1, w0, sxtw #2
  409b6c:	br	x0
  409b70:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409b74:	add	x0, x0, #0x3c8
  409b78:	b	40a0c0 <ferror@plt+0x8340>
  409b7c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409b80:	add	x0, x0, #0x3d8
  409b84:	b	40a0c0 <ferror@plt+0x8340>
  409b88:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409b8c:	add	x0, x0, #0x3e8
  409b90:	b	40a0c0 <ferror@plt+0x8340>
  409b94:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409b98:	add	x0, x0, #0x3f8
  409b9c:	b	40a0c0 <ferror@plt+0x8340>
  409ba0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ba4:	add	x0, x0, #0x408
  409ba8:	b	40a0c0 <ferror@plt+0x8340>
  409bac:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409bb0:	add	x0, x0, #0x418
  409bb4:	b	40a0c0 <ferror@plt+0x8340>
  409bb8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409bbc:	add	x0, x0, #0x428
  409bc0:	b	40a0c0 <ferror@plt+0x8340>
  409bc4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409bc8:	add	x0, x0, #0x438
  409bcc:	b	40a0c0 <ferror@plt+0x8340>
  409bd0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409bd4:	add	x0, x0, #0x448
  409bd8:	b	40a0c0 <ferror@plt+0x8340>
  409bdc:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409be0:	add	x0, x0, #0x460
  409be4:	b	40a0c0 <ferror@plt+0x8340>
  409be8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409bec:	add	x0, x0, #0x478
  409bf0:	b	40a0c0 <ferror@plt+0x8340>
  409bf4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409bf8:	add	x0, x0, #0x488
  409bfc:	b	40a0c0 <ferror@plt+0x8340>
  409c00:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c04:	add	x0, x0, #0x498
  409c08:	b	40a0c0 <ferror@plt+0x8340>
  409c0c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c10:	add	x0, x0, #0x4b0
  409c14:	b	40a0c0 <ferror@plt+0x8340>
  409c18:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c1c:	add	x0, x0, #0x4c8
  409c20:	b	40a0c0 <ferror@plt+0x8340>
  409c24:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c28:	add	x0, x0, #0x4d8
  409c2c:	b	40a0c0 <ferror@plt+0x8340>
  409c30:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c34:	add	x0, x0, #0x4e8
  409c38:	b	40a0c0 <ferror@plt+0x8340>
  409c3c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c40:	add	x0, x0, #0x4f8
  409c44:	b	40a0c0 <ferror@plt+0x8340>
  409c48:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c4c:	add	x0, x0, #0x508
  409c50:	b	40a0c0 <ferror@plt+0x8340>
  409c54:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c58:	add	x0, x0, #0x518
  409c5c:	b	40a0c0 <ferror@plt+0x8340>
  409c60:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c64:	add	x0, x0, #0x528
  409c68:	b	40a0c0 <ferror@plt+0x8340>
  409c6c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c70:	add	x0, x0, #0x538
  409c74:	b	40a0c0 <ferror@plt+0x8340>
  409c78:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c7c:	add	x0, x0, #0x548
  409c80:	b	40a0c0 <ferror@plt+0x8340>
  409c84:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c88:	add	x0, x0, #0x558
  409c8c:	b	40a0c0 <ferror@plt+0x8340>
  409c90:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409c94:	add	x0, x0, #0x568
  409c98:	b	40a0c0 <ferror@plt+0x8340>
  409c9c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ca0:	add	x0, x0, #0x578
  409ca4:	b	40a0c0 <ferror@plt+0x8340>
  409ca8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409cac:	add	x0, x0, #0x588
  409cb0:	b	40a0c0 <ferror@plt+0x8340>
  409cb4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409cb8:	add	x0, x0, #0x598
  409cbc:	b	40a0c0 <ferror@plt+0x8340>
  409cc0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409cc4:	add	x0, x0, #0x5a8
  409cc8:	b	40a0c0 <ferror@plt+0x8340>
  409ccc:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409cd0:	add	x0, x0, #0x5b8
  409cd4:	b	40a0c0 <ferror@plt+0x8340>
  409cd8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409cdc:	add	x0, x0, #0x5c8
  409ce0:	b	40a0c0 <ferror@plt+0x8340>
  409ce4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ce8:	add	x0, x0, #0x5d8
  409cec:	b	40a0c0 <ferror@plt+0x8340>
  409cf0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409cf4:	add	x0, x0, #0x5e8
  409cf8:	b	40a0c0 <ferror@plt+0x8340>
  409cfc:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d00:	add	x0, x0, #0x5f8
  409d04:	b	40a0c0 <ferror@plt+0x8340>
  409d08:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d0c:	add	x0, x0, #0x608
  409d10:	b	40a0c0 <ferror@plt+0x8340>
  409d14:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d18:	add	x0, x0, #0x620
  409d1c:	b	40a0c0 <ferror@plt+0x8340>
  409d20:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d24:	add	x0, x0, #0x638
  409d28:	b	40a0c0 <ferror@plt+0x8340>
  409d2c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d30:	add	x0, x0, #0x650
  409d34:	b	40a0c0 <ferror@plt+0x8340>
  409d38:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d3c:	add	x0, x0, #0x660
  409d40:	b	40a0c0 <ferror@plt+0x8340>
  409d44:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d48:	add	x0, x0, #0x670
  409d4c:	b	40a0c0 <ferror@plt+0x8340>
  409d50:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d54:	add	x0, x0, #0x680
  409d58:	b	40a0c0 <ferror@plt+0x8340>
  409d5c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d60:	add	x0, x0, #0x690
  409d64:	b	40a0c0 <ferror@plt+0x8340>
  409d68:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d6c:	add	x0, x0, #0x6a8
  409d70:	b	40a0c0 <ferror@plt+0x8340>
  409d74:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d78:	add	x0, x0, #0x6c0
  409d7c:	b	40a0c0 <ferror@plt+0x8340>
  409d80:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d84:	add	x0, x0, #0x6d8
  409d88:	b	40a0c0 <ferror@plt+0x8340>
  409d8c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d90:	add	x0, x0, #0x6e8
  409d94:	b	40a0c0 <ferror@plt+0x8340>
  409d98:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409d9c:	add	x0, x0, #0x6f8
  409da0:	b	40a0c0 <ferror@plt+0x8340>
  409da4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409da8:	add	x0, x0, #0x710
  409dac:	b	40a0c0 <ferror@plt+0x8340>
  409db0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409db4:	add	x0, x0, #0x728
  409db8:	b	40a0c0 <ferror@plt+0x8340>
  409dbc:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409dc0:	add	x0, x0, #0x740
  409dc4:	b	40a0c0 <ferror@plt+0x8340>
  409dc8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409dcc:	add	x0, x0, #0x750
  409dd0:	b	40a0c0 <ferror@plt+0x8340>
  409dd4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409dd8:	add	x0, x0, #0x768
  409ddc:	b	40a0c0 <ferror@plt+0x8340>
  409de0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409de4:	add	x0, x0, #0x780
  409de8:	b	40a0c0 <ferror@plt+0x8340>
  409dec:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409df0:	add	x0, x0, #0x798
  409df4:	b	40a0c0 <ferror@plt+0x8340>
  409df8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409dfc:	add	x0, x0, #0x7b0
  409e00:	b	40a0c0 <ferror@plt+0x8340>
  409e04:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e08:	add	x0, x0, #0x7c8
  409e0c:	b	40a0c0 <ferror@plt+0x8340>
  409e10:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e14:	add	x0, x0, #0x7e0
  409e18:	b	40a0c0 <ferror@plt+0x8340>
  409e1c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e20:	add	x0, x0, #0x7f8
  409e24:	b	40a0c0 <ferror@plt+0x8340>
  409e28:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e2c:	add	x0, x0, #0x810
  409e30:	b	40a0c0 <ferror@plt+0x8340>
  409e34:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e38:	add	x0, x0, #0x828
  409e3c:	b	40a0c0 <ferror@plt+0x8340>
  409e40:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e44:	add	x0, x0, #0x840
  409e48:	b	40a0c0 <ferror@plt+0x8340>
  409e4c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e50:	add	x0, x0, #0x858
  409e54:	b	40a0c0 <ferror@plt+0x8340>
  409e58:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e5c:	add	x0, x0, #0x870
  409e60:	b	40a0c0 <ferror@plt+0x8340>
  409e64:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e68:	add	x0, x0, #0x888
  409e6c:	b	40a0c0 <ferror@plt+0x8340>
  409e70:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e74:	add	x0, x0, #0x8a0
  409e78:	b	40a0c0 <ferror@plt+0x8340>
  409e7c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e80:	add	x0, x0, #0x8b8
  409e84:	b	40a0c0 <ferror@plt+0x8340>
  409e88:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e8c:	add	x0, x0, #0x8d0
  409e90:	b	40a0c0 <ferror@plt+0x8340>
  409e94:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409e98:	add	x0, x0, #0x8e0
  409e9c:	b	40a0c0 <ferror@plt+0x8340>
  409ea0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ea4:	add	x0, x0, #0x8f0
  409ea8:	b	40a0c0 <ferror@plt+0x8340>
  409eac:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409eb0:	add	x0, x0, #0x908
  409eb4:	b	40a0c0 <ferror@plt+0x8340>
  409eb8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ebc:	add	x0, x0, #0x920
  409ec0:	b	40a0c0 <ferror@plt+0x8340>
  409ec4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ec8:	add	x0, x0, #0x938
  409ecc:	b	40a0c0 <ferror@plt+0x8340>
  409ed0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ed4:	add	x0, x0, #0x950
  409ed8:	b	40a0c0 <ferror@plt+0x8340>
  409edc:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ee0:	add	x0, x0, #0x968
  409ee4:	b	40a0c0 <ferror@plt+0x8340>
  409ee8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409eec:	add	x0, x0, #0x980
  409ef0:	b	40a0c0 <ferror@plt+0x8340>
  409ef4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ef8:	add	x0, x0, #0x998
  409efc:	b	40a0c0 <ferror@plt+0x8340>
  409f00:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f04:	add	x0, x0, #0x9b0
  409f08:	b	40a0c0 <ferror@plt+0x8340>
  409f0c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f10:	add	x0, x0, #0x9c0
  409f14:	b	40a0c0 <ferror@plt+0x8340>
  409f18:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f1c:	add	x0, x0, #0x9d8
  409f20:	b	40a0c0 <ferror@plt+0x8340>
  409f24:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f28:	add	x0, x0, #0x9f0
  409f2c:	b	40a0c0 <ferror@plt+0x8340>
  409f30:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f34:	add	x0, x0, #0xa08
  409f38:	b	40a0c0 <ferror@plt+0x8340>
  409f3c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f40:	add	x0, x0, #0xa20
  409f44:	b	40a0c0 <ferror@plt+0x8340>
  409f48:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f4c:	add	x0, x0, #0xa38
  409f50:	b	40a0c0 <ferror@plt+0x8340>
  409f54:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f58:	add	x0, x0, #0xa50
  409f5c:	b	40a0c0 <ferror@plt+0x8340>
  409f60:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f64:	add	x0, x0, #0xa68
  409f68:	b	40a0c0 <ferror@plt+0x8340>
  409f6c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f70:	add	x0, x0, #0xa78
  409f74:	b	40a0c0 <ferror@plt+0x8340>
  409f78:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f7c:	add	x0, x0, #0xa88
  409f80:	b	40a0c0 <ferror@plt+0x8340>
  409f84:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f88:	add	x0, x0, #0xa98
  409f8c:	b	40a0c0 <ferror@plt+0x8340>
  409f90:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409f94:	add	x0, x0, #0xaa8
  409f98:	b	40a0c0 <ferror@plt+0x8340>
  409f9c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409fa0:	add	x0, x0, #0xab8
  409fa4:	b	40a0c0 <ferror@plt+0x8340>
  409fa8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409fac:	add	x0, x0, #0xac8
  409fb0:	b	40a0c0 <ferror@plt+0x8340>
  409fb4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409fb8:	add	x0, x0, #0xad8
  409fbc:	b	40a0c0 <ferror@plt+0x8340>
  409fc0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409fc4:	add	x0, x0, #0xae8
  409fc8:	b	40a0c0 <ferror@plt+0x8340>
  409fcc:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409fd0:	add	x0, x0, #0xaf8
  409fd4:	b	40a0c0 <ferror@plt+0x8340>
  409fd8:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409fdc:	add	x0, x0, #0xb08
  409fe0:	b	40a0c0 <ferror@plt+0x8340>
  409fe4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409fe8:	add	x0, x0, #0xb18
  409fec:	b	40a0c0 <ferror@plt+0x8340>
  409ff0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  409ff4:	add	x0, x0, #0xb28
  409ff8:	b	40a0c0 <ferror@plt+0x8340>
  409ffc:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a000:	add	x0, x0, #0xb40
  40a004:	b	40a0c0 <ferror@plt+0x8340>
  40a008:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a00c:	add	x0, x0, #0xb58
  40a010:	b	40a0c0 <ferror@plt+0x8340>
  40a014:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a018:	add	x0, x0, #0xb70
  40a01c:	b	40a0c0 <ferror@plt+0x8340>
  40a020:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a024:	add	x0, x0, #0xb88
  40a028:	b	40a0c0 <ferror@plt+0x8340>
  40a02c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a030:	add	x0, x0, #0xba0
  40a034:	b	40a0c0 <ferror@plt+0x8340>
  40a038:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a03c:	add	x0, x0, #0xbb8
  40a040:	b	40a0c0 <ferror@plt+0x8340>
  40a044:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a048:	add	x0, x0, #0xbd0
  40a04c:	b	40a0c0 <ferror@plt+0x8340>
  40a050:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a054:	add	x0, x0, #0xbe8
  40a058:	b	40a0c0 <ferror@plt+0x8340>
  40a05c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a060:	add	x0, x0, #0xc00
  40a064:	b	40a0c0 <ferror@plt+0x8340>
  40a068:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a06c:	add	x0, x0, #0xc10
  40a070:	b	40a0c0 <ferror@plt+0x8340>
  40a074:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a078:	add	x0, x0, #0xc20
  40a07c:	b	40a0c0 <ferror@plt+0x8340>
  40a080:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a084:	add	x0, x0, #0xc30
  40a088:	b	40a0c0 <ferror@plt+0x8340>
  40a08c:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a090:	add	x0, x0, #0xc40
  40a094:	b	40a0c0 <ferror@plt+0x8340>
  40a098:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a09c:	add	x0, x0, #0xc50
  40a0a0:	b	40a0c0 <ferror@plt+0x8340>
  40a0a4:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a0a8:	add	x0, x0, #0xc68
  40a0ac:	b	40a0c0 <ferror@plt+0x8340>
  40a0b0:	adrp	x0, 483000 <warn@@Base+0x1402c>
  40a0b4:	add	x0, x0, #0xc80
  40a0b8:	b	40a0c0 <ferror@plt+0x8340>
  40a0bc:	mov	x0, #0x0                   	// #0
  40a0c0:	add	sp, sp, #0x10
  40a0c4:	ret
  40a0c8:	sub	sp, sp, #0x10
  40a0cc:	str	x0, [sp, #8]
  40a0d0:	ldr	x0, [sp, #8]
  40a0d4:	add	x0, x0, #0x0
  40a0d8:	cmp	x0, #0xfe
  40a0dc:	b.hi	40a880 <ferror@plt+0x8b00>  // b.pmore
  40a0e0:	cmp	w0, #0xfe
  40a0e4:	b.hi	40a880 <ferror@plt+0x8b00>  // b.pmore
  40a0e8:	adrp	x1, 484000 <warn@@Base+0x1502c>
  40a0ec:	add	x1, x1, #0xebc
  40a0f0:	ldr	w0, [x1, w0, uxtw #2]
  40a0f4:	adr	x1, 40a100 <ferror@plt+0x8380>
  40a0f8:	add	x0, x1, w0, sxtw #2
  40a0fc:	br	x0
  40a100:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a104:	add	x0, x0, #0x90
  40a108:	b	40a884 <ferror@plt+0x8b04>
  40a10c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a110:	add	x0, x0, #0xa0
  40a114:	b	40a884 <ferror@plt+0x8b04>
  40a118:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a11c:	add	x0, x0, #0xb0
  40a120:	b	40a884 <ferror@plt+0x8b04>
  40a124:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a128:	add	x0, x0, #0xc0
  40a12c:	b	40a884 <ferror@plt+0x8b04>
  40a130:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a134:	add	x0, x0, #0xd0
  40a138:	b	40a884 <ferror@plt+0x8b04>
  40a13c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a140:	add	x0, x0, #0xe8
  40a144:	b	40a884 <ferror@plt+0x8b04>
  40a148:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a14c:	add	x0, x0, #0x100
  40a150:	b	40a884 <ferror@plt+0x8b04>
  40a154:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a158:	add	x0, x0, #0x118
  40a15c:	b	40a884 <ferror@plt+0x8b04>
  40a160:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a164:	add	x0, x0, #0x128
  40a168:	b	40a884 <ferror@plt+0x8b04>
  40a16c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a170:	add	x0, x0, #0x140
  40a174:	b	40a884 <ferror@plt+0x8b04>
  40a178:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a17c:	add	x0, x0, #0x158
  40a180:	b	40a884 <ferror@plt+0x8b04>
  40a184:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a188:	add	x0, x0, #0x168
  40a18c:	b	40a884 <ferror@plt+0x8b04>
  40a190:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a194:	add	x0, x0, #0x178
  40a198:	b	40a884 <ferror@plt+0x8b04>
  40a19c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a1a0:	add	x0, x0, #0x190
  40a1a4:	b	40a884 <ferror@plt+0x8b04>
  40a1a8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a1ac:	add	x0, x0, #0x1a8
  40a1b0:	b	40a884 <ferror@plt+0x8b04>
  40a1b4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a1b8:	add	x0, x0, #0x1b8
  40a1bc:	b	40a884 <ferror@plt+0x8b04>
  40a1c0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a1c4:	add	x0, x0, #0x1d0
  40a1c8:	b	40a884 <ferror@plt+0x8b04>
  40a1cc:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a1d0:	add	x0, x0, #0x1e8
  40a1d4:	b	40a884 <ferror@plt+0x8b04>
  40a1d8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a1dc:	add	x0, x0, #0x200
  40a1e0:	b	40a884 <ferror@plt+0x8b04>
  40a1e4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a1e8:	add	x0, x0, #0x210
  40a1ec:	b	40a884 <ferror@plt+0x8b04>
  40a1f0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a1f4:	add	x0, x0, #0x228
  40a1f8:	b	40a884 <ferror@plt+0x8b04>
  40a1fc:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a200:	add	x0, x0, #0x240
  40a204:	b	40a884 <ferror@plt+0x8b04>
  40a208:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a20c:	add	x0, x0, #0x258
  40a210:	b	40a884 <ferror@plt+0x8b04>
  40a214:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a218:	add	x0, x0, #0x268
  40a21c:	b	40a884 <ferror@plt+0x8b04>
  40a220:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a224:	add	x0, x0, #0x278
  40a228:	b	40a884 <ferror@plt+0x8b04>
  40a22c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a230:	add	x0, x0, #0x288
  40a234:	b	40a884 <ferror@plt+0x8b04>
  40a238:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a23c:	add	x0, x0, #0x298
  40a240:	b	40a884 <ferror@plt+0x8b04>
  40a244:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a248:	add	x0, x0, #0x2b0
  40a24c:	b	40a884 <ferror@plt+0x8b04>
  40a250:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a254:	add	x0, x0, #0x2c8
  40a258:	b	40a884 <ferror@plt+0x8b04>
  40a25c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a260:	add	x0, x0, #0x2e0
  40a264:	b	40a884 <ferror@plt+0x8b04>
  40a268:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a26c:	add	x0, x0, #0x2f8
  40a270:	b	40a884 <ferror@plt+0x8b04>
  40a274:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a278:	add	x0, x0, #0x308
  40a27c:	b	40a884 <ferror@plt+0x8b04>
  40a280:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a284:	add	x0, x0, #0x320
  40a288:	b	40a884 <ferror@plt+0x8b04>
  40a28c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a290:	add	x0, x0, #0x338
  40a294:	b	40a884 <ferror@plt+0x8b04>
  40a298:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a29c:	add	x0, x0, #0x350
  40a2a0:	b	40a884 <ferror@plt+0x8b04>
  40a2a4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a2a8:	add	x0, x0, #0x360
  40a2ac:	b	40a884 <ferror@plt+0x8b04>
  40a2b0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a2b4:	add	x0, x0, #0x370
  40a2b8:	b	40a884 <ferror@plt+0x8b04>
  40a2bc:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a2c0:	add	x0, x0, #0x388
  40a2c4:	b	40a884 <ferror@plt+0x8b04>
  40a2c8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a2cc:	add	x0, x0, #0x3a0
  40a2d0:	b	40a884 <ferror@plt+0x8b04>
  40a2d4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a2d8:	add	x0, x0, #0x3b8
  40a2dc:	b	40a884 <ferror@plt+0x8b04>
  40a2e0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a2e4:	add	x0, x0, #0x3d0
  40a2e8:	b	40a884 <ferror@plt+0x8b04>
  40a2ec:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a2f0:	add	x0, x0, #0x3e0
  40a2f4:	b	40a884 <ferror@plt+0x8b04>
  40a2f8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a2fc:	add	x0, x0, #0x3f0
  40a300:	b	40a884 <ferror@plt+0x8b04>
  40a304:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a308:	add	x0, x0, #0x400
  40a30c:	b	40a884 <ferror@plt+0x8b04>
  40a310:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a314:	add	x0, x0, #0x418
  40a318:	b	40a884 <ferror@plt+0x8b04>
  40a31c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a320:	add	x0, x0, #0x428
  40a324:	b	40a884 <ferror@plt+0x8b04>
  40a328:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a32c:	add	x0, x0, #0x440
  40a330:	b	40a884 <ferror@plt+0x8b04>
  40a334:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a338:	add	x0, x0, #0x458
  40a33c:	b	40a884 <ferror@plt+0x8b04>
  40a340:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a344:	add	x0, x0, #0x470
  40a348:	b	40a884 <ferror@plt+0x8b04>
  40a34c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a350:	add	x0, x0, #0x480
  40a354:	b	40a884 <ferror@plt+0x8b04>
  40a358:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a35c:	add	x0, x0, #0x498
  40a360:	b	40a884 <ferror@plt+0x8b04>
  40a364:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a368:	add	x0, x0, #0x4b0
  40a36c:	b	40a884 <ferror@plt+0x8b04>
  40a370:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a374:	add	x0, x0, #0x4c8
  40a378:	b	40a884 <ferror@plt+0x8b04>
  40a37c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a380:	add	x0, x0, #0x4e0
  40a384:	b	40a884 <ferror@plt+0x8b04>
  40a388:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a38c:	add	x0, x0, #0x4f8
  40a390:	b	40a884 <ferror@plt+0x8b04>
  40a394:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a398:	add	x0, x0, #0x510
  40a39c:	b	40a884 <ferror@plt+0x8b04>
  40a3a0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a3a4:	add	x0, x0, #0x528
  40a3a8:	b	40a884 <ferror@plt+0x8b04>
  40a3ac:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a3b0:	add	x0, x0, #0x540
  40a3b4:	b	40a884 <ferror@plt+0x8b04>
  40a3b8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a3bc:	add	x0, x0, #0x558
  40a3c0:	b	40a884 <ferror@plt+0x8b04>
  40a3c4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a3c8:	add	x0, x0, #0x570
  40a3cc:	b	40a884 <ferror@plt+0x8b04>
  40a3d0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a3d4:	add	x0, x0, #0x588
  40a3d8:	b	40a884 <ferror@plt+0x8b04>
  40a3dc:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a3e0:	add	x0, x0, #0x5a0
  40a3e4:	b	40a884 <ferror@plt+0x8b04>
  40a3e8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a3ec:	add	x0, x0, #0x5b8
  40a3f0:	b	40a884 <ferror@plt+0x8b04>
  40a3f4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a3f8:	add	x0, x0, #0x5d0
  40a3fc:	b	40a884 <ferror@plt+0x8b04>
  40a400:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a404:	add	x0, x0, #0x5e8
  40a408:	b	40a884 <ferror@plt+0x8b04>
  40a40c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a410:	add	x0, x0, #0x5f8
  40a414:	b	40a884 <ferror@plt+0x8b04>
  40a418:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a41c:	add	x0, x0, #0x610
  40a420:	b	40a884 <ferror@plt+0x8b04>
  40a424:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a428:	add	x0, x0, #0x620
  40a42c:	b	40a884 <ferror@plt+0x8b04>
  40a430:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a434:	add	x0, x0, #0x638
  40a438:	b	40a884 <ferror@plt+0x8b04>
  40a43c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a440:	add	x0, x0, #0x650
  40a444:	b	40a884 <ferror@plt+0x8b04>
  40a448:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a44c:	add	x0, x0, #0x668
  40a450:	b	40a884 <ferror@plt+0x8b04>
  40a454:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a458:	add	x0, x0, #0x678
  40a45c:	b	40a884 <ferror@plt+0x8b04>
  40a460:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a464:	add	x0, x0, #0x690
  40a468:	b	40a884 <ferror@plt+0x8b04>
  40a46c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a470:	add	x0, x0, #0x6a8
  40a474:	b	40a884 <ferror@plt+0x8b04>
  40a478:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a47c:	add	x0, x0, #0x6c0
  40a480:	b	40a884 <ferror@plt+0x8b04>
  40a484:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a488:	add	x0, x0, #0x6d8
  40a48c:	b	40a884 <ferror@plt+0x8b04>
  40a490:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a494:	add	x0, x0, #0x6f0
  40a498:	b	40a884 <ferror@plt+0x8b04>
  40a49c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a4a0:	add	x0, x0, #0x708
  40a4a4:	b	40a884 <ferror@plt+0x8b04>
  40a4a8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a4ac:	add	x0, x0, #0x720
  40a4b0:	b	40a884 <ferror@plt+0x8b04>
  40a4b4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a4b8:	add	x0, x0, #0x738
  40a4bc:	b	40a884 <ferror@plt+0x8b04>
  40a4c0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a4c4:	add	x0, x0, #0x750
  40a4c8:	b	40a884 <ferror@plt+0x8b04>
  40a4cc:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a4d0:	add	x0, x0, #0x768
  40a4d4:	b	40a884 <ferror@plt+0x8b04>
  40a4d8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a4dc:	add	x0, x0, #0x780
  40a4e0:	b	40a884 <ferror@plt+0x8b04>
  40a4e4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a4e8:	add	x0, x0, #0x798
  40a4ec:	b	40a884 <ferror@plt+0x8b04>
  40a4f0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a4f4:	add	x0, x0, #0x7b0
  40a4f8:	b	40a884 <ferror@plt+0x8b04>
  40a4fc:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a500:	add	x0, x0, #0x7c8
  40a504:	b	40a884 <ferror@plt+0x8b04>
  40a508:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a50c:	add	x0, x0, #0x7e8
  40a510:	b	40a884 <ferror@plt+0x8b04>
  40a514:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a518:	add	x0, x0, #0x800
  40a51c:	b	40a884 <ferror@plt+0x8b04>
  40a520:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a524:	add	x0, x0, #0x818
  40a528:	b	40a884 <ferror@plt+0x8b04>
  40a52c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a530:	add	x0, x0, #0x830
  40a534:	b	40a884 <ferror@plt+0x8b04>
  40a538:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a53c:	add	x0, x0, #0x850
  40a540:	b	40a884 <ferror@plt+0x8b04>
  40a544:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a548:	add	x0, x0, #0x868
  40a54c:	b	40a884 <ferror@plt+0x8b04>
  40a550:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a554:	add	x0, x0, #0x880
  40a558:	b	40a884 <ferror@plt+0x8b04>
  40a55c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a560:	add	x0, x0, #0x898
  40a564:	b	40a884 <ferror@plt+0x8b04>
  40a568:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a56c:	add	x0, x0, #0x8b0
  40a570:	b	40a884 <ferror@plt+0x8b04>
  40a574:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a578:	add	x0, x0, #0x8c8
  40a57c:	b	40a884 <ferror@plt+0x8b04>
  40a580:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a584:	add	x0, x0, #0x8e0
  40a588:	b	40a884 <ferror@plt+0x8b04>
  40a58c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a590:	add	x0, x0, #0x8f8
  40a594:	b	40a884 <ferror@plt+0x8b04>
  40a598:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a59c:	add	x0, x0, #0x918
  40a5a0:	b	40a884 <ferror@plt+0x8b04>
  40a5a4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a5a8:	add	x0, x0, #0x930
  40a5ac:	b	40a884 <ferror@plt+0x8b04>
  40a5b0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a5b4:	add	x0, x0, #0x948
  40a5b8:	b	40a884 <ferror@plt+0x8b04>
  40a5bc:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a5c0:	add	x0, x0, #0x960
  40a5c4:	b	40a884 <ferror@plt+0x8b04>
  40a5c8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a5cc:	add	x0, x0, #0x980
  40a5d0:	b	40a884 <ferror@plt+0x8b04>
  40a5d4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a5d8:	add	x0, x0, #0x9a0
  40a5dc:	b	40a884 <ferror@plt+0x8b04>
  40a5e0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a5e4:	add	x0, x0, #0x9c0
  40a5e8:	b	40a884 <ferror@plt+0x8b04>
  40a5ec:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a5f0:	add	x0, x0, #0x9d0
  40a5f4:	b	40a884 <ferror@plt+0x8b04>
  40a5f8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a5fc:	add	x0, x0, #0x9e0
  40a600:	b	40a884 <ferror@plt+0x8b04>
  40a604:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a608:	add	x0, x0, #0x9f0
  40a60c:	b	40a884 <ferror@plt+0x8b04>
  40a610:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a614:	add	x0, x0, #0xa08
  40a618:	b	40a884 <ferror@plt+0x8b04>
  40a61c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a620:	add	x0, x0, #0xa20
  40a624:	b	40a884 <ferror@plt+0x8b04>
  40a628:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a62c:	add	x0, x0, #0xa38
  40a630:	b	40a884 <ferror@plt+0x8b04>
  40a634:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a638:	add	x0, x0, #0xa50
  40a63c:	b	40a884 <ferror@plt+0x8b04>
  40a640:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a644:	add	x0, x0, #0xa68
  40a648:	b	40a884 <ferror@plt+0x8b04>
  40a64c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a650:	add	x0, x0, #0xa80
  40a654:	b	40a884 <ferror@plt+0x8b04>
  40a658:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a65c:	add	x0, x0, #0xa98
  40a660:	b	40a884 <ferror@plt+0x8b04>
  40a664:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a668:	add	x0, x0, #0xab0
  40a66c:	b	40a884 <ferror@plt+0x8b04>
  40a670:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a674:	add	x0, x0, #0xac0
  40a678:	b	40a884 <ferror@plt+0x8b04>
  40a67c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a680:	add	x0, x0, #0xad0
  40a684:	b	40a884 <ferror@plt+0x8b04>
  40a688:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a68c:	add	x0, x0, #0xae0
  40a690:	b	40a884 <ferror@plt+0x8b04>
  40a694:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a698:	add	x0, x0, #0xaf8
  40a69c:	b	40a884 <ferror@plt+0x8b04>
  40a6a0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a6a4:	add	x0, x0, #0xb10
  40a6a8:	b	40a884 <ferror@plt+0x8b04>
  40a6ac:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a6b0:	add	x0, x0, #0xb28
  40a6b4:	b	40a884 <ferror@plt+0x8b04>
  40a6b8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a6bc:	add	x0, x0, #0xb38
  40a6c0:	b	40a884 <ferror@plt+0x8b04>
  40a6c4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a6c8:	add	x0, x0, #0xb48
  40a6cc:	b	40a884 <ferror@plt+0x8b04>
  40a6d0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a6d4:	add	x0, x0, #0xb60
  40a6d8:	b	40a884 <ferror@plt+0x8b04>
  40a6dc:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a6e0:	add	x0, x0, #0xb78
  40a6e4:	b	40a884 <ferror@plt+0x8b04>
  40a6e8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a6ec:	add	x0, x0, #0xb88
  40a6f0:	b	40a884 <ferror@plt+0x8b04>
  40a6f4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a6f8:	add	x0, x0, #0xba0
  40a6fc:	b	40a884 <ferror@plt+0x8b04>
  40a700:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a704:	add	x0, x0, #0xbb8
  40a708:	b	40a884 <ferror@plt+0x8b04>
  40a70c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a710:	add	x0, x0, #0xbd8
  40a714:	b	40a884 <ferror@plt+0x8b04>
  40a718:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a71c:	add	x0, x0, #0xbf0
  40a720:	b	40a884 <ferror@plt+0x8b04>
  40a724:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a728:	add	x0, x0, #0xc10
  40a72c:	b	40a884 <ferror@plt+0x8b04>
  40a730:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a734:	add	x0, x0, #0xc30
  40a738:	b	40a884 <ferror@plt+0x8b04>
  40a73c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a740:	add	x0, x0, #0xc50
  40a744:	b	40a884 <ferror@plt+0x8b04>
  40a748:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a74c:	add	x0, x0, #0xc68
  40a750:	b	40a884 <ferror@plt+0x8b04>
  40a754:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a758:	add	x0, x0, #0xc80
  40a75c:	b	40a884 <ferror@plt+0x8b04>
  40a760:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a764:	add	x0, x0, #0xc98
  40a768:	b	40a884 <ferror@plt+0x8b04>
  40a76c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a770:	add	x0, x0, #0xcb8
  40a774:	b	40a884 <ferror@plt+0x8b04>
  40a778:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a77c:	add	x0, x0, #0xcc8
  40a780:	b	40a884 <ferror@plt+0x8b04>
  40a784:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a788:	add	x0, x0, #0xcd8
  40a78c:	b	40a884 <ferror@plt+0x8b04>
  40a790:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a794:	add	x0, x0, #0xce8
  40a798:	b	40a884 <ferror@plt+0x8b04>
  40a79c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a7a0:	add	x0, x0, #0xd00
  40a7a4:	b	40a884 <ferror@plt+0x8b04>
  40a7a8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a7ac:	add	x0, x0, #0xd18
  40a7b0:	b	40a884 <ferror@plt+0x8b04>
  40a7b4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a7b8:	add	x0, x0, #0xd30
  40a7bc:	b	40a884 <ferror@plt+0x8b04>
  40a7c0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a7c4:	add	x0, x0, #0xd48
  40a7c8:	b	40a884 <ferror@plt+0x8b04>
  40a7cc:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a7d0:	add	x0, x0, #0xd60
  40a7d4:	b	40a884 <ferror@plt+0x8b04>
  40a7d8:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a7dc:	add	x0, x0, #0xd78
  40a7e0:	b	40a884 <ferror@plt+0x8b04>
  40a7e4:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a7e8:	add	x0, x0, #0xd90
  40a7ec:	b	40a884 <ferror@plt+0x8b04>
  40a7f0:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a7f4:	add	x0, x0, #0xda8
  40a7f8:	b	40a884 <ferror@plt+0x8b04>
  40a7fc:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a800:	add	x0, x0, #0xdc0
  40a804:	b	40a884 <ferror@plt+0x8b04>
  40a808:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a80c:	add	x0, x0, #0xdd8
  40a810:	b	40a884 <ferror@plt+0x8b04>
  40a814:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a818:	add	x0, x0, #0xdf0
  40a81c:	b	40a884 <ferror@plt+0x8b04>
  40a820:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a824:	add	x0, x0, #0xe08
  40a828:	b	40a884 <ferror@plt+0x8b04>
  40a82c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a830:	add	x0, x0, #0xe20
  40a834:	b	40a884 <ferror@plt+0x8b04>
  40a838:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a83c:	add	x0, x0, #0xe38
  40a840:	b	40a884 <ferror@plt+0x8b04>
  40a844:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a848:	add	x0, x0, #0xe48
  40a84c:	b	40a884 <ferror@plt+0x8b04>
  40a850:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a854:	add	x0, x0, #0xe60
  40a858:	b	40a884 <ferror@plt+0x8b04>
  40a85c:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a860:	add	x0, x0, #0xe78
  40a864:	b	40a884 <ferror@plt+0x8b04>
  40a868:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a86c:	add	x0, x0, #0xe90
  40a870:	b	40a884 <ferror@plt+0x8b04>
  40a874:	adrp	x0, 484000 <warn@@Base+0x1502c>
  40a878:	add	x0, x0, #0xea8
  40a87c:	b	40a884 <ferror@plt+0x8b04>
  40a880:	mov	x0, #0x0                   	// #0
  40a884:	add	sp, sp, #0x10
  40a888:	ret
  40a88c:	sub	sp, sp, #0x10
  40a890:	str	w0, [sp, #12]
  40a894:	ldr	w0, [sp, #12]
  40a898:	mov	w1, #0x1                   	// #1
  40a89c:	lsl	w0, w1, w0
  40a8a0:	and	w0, w0, #0xfffffffc
  40a8a4:	add	sp, sp, #0x10
  40a8a8:	ret
  40a8ac:	sub	sp, sp, #0x10
  40a8b0:	str	x0, [sp, #8]
  40a8b4:	ldr	x0, [sp, #8]
  40a8b8:	add	x0, x0, #0x0
  40a8bc:	cmp	x0, #0x46
  40a8c0:	b.hi	40a9b0 <ferror@plt+0x8c30>  // b.pmore
  40a8c4:	cmp	w0, #0x46
  40a8c8:	b.hi	40a9b0 <ferror@plt+0x8c30>  // b.pmore
  40a8cc:	adrp	x1, 485000 <warn@@Base+0x1602c>
  40a8d0:	add	x1, x1, #0x408
  40a8d4:	ldr	w0, [x1, w0, uxtw #2]
  40a8d8:	adr	x1, 40a8e4 <ferror@plt+0x8b64>
  40a8dc:	add	x0, x1, w0, sxtw #2
  40a8e0:	br	x0
  40a8e4:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a8e8:	add	x0, x0, #0x2b8
  40a8ec:	b	40a9b4 <ferror@plt+0x8c34>
  40a8f0:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a8f4:	add	x0, x0, #0x2c8
  40a8f8:	b	40a9b4 <ferror@plt+0x8c34>
  40a8fc:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a900:	add	x0, x0, #0x2d8
  40a904:	b	40a9b4 <ferror@plt+0x8c34>
  40a908:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a90c:	add	x0, x0, #0x2f0
  40a910:	b	40a9b4 <ferror@plt+0x8c34>
  40a914:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a918:	add	x0, x0, #0x308
  40a91c:	b	40a9b4 <ferror@plt+0x8c34>
  40a920:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a924:	add	x0, x0, #0x318
  40a928:	b	40a9b4 <ferror@plt+0x8c34>
  40a92c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a930:	add	x0, x0, #0x328
  40a934:	b	40a9b4 <ferror@plt+0x8c34>
  40a938:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a93c:	add	x0, x0, #0x340
  40a940:	b	40a9b4 <ferror@plt+0x8c34>
  40a944:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a948:	add	x0, x0, #0x350
  40a94c:	b	40a9b4 <ferror@plt+0x8c34>
  40a950:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a954:	add	x0, x0, #0x360
  40a958:	b	40a9b4 <ferror@plt+0x8c34>
  40a95c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a960:	add	x0, x0, #0x370
  40a964:	b	40a9b4 <ferror@plt+0x8c34>
  40a968:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a96c:	add	x0, x0, #0x388
  40a970:	b	40a9b4 <ferror@plt+0x8c34>
  40a974:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a978:	add	x0, x0, #0x398
  40a97c:	b	40a9b4 <ferror@plt+0x8c34>
  40a980:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a984:	add	x0, x0, #0x3b0
  40a988:	b	40a9b4 <ferror@plt+0x8c34>
  40a98c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a990:	add	x0, x0, #0x3c8
  40a994:	b	40a9b4 <ferror@plt+0x8c34>
  40a998:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a99c:	add	x0, x0, #0x3e0
  40a9a0:	b	40a9b4 <ferror@plt+0x8c34>
  40a9a4:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a9a8:	add	x0, x0, #0x3f8
  40a9ac:	b	40a9b4 <ferror@plt+0x8c34>
  40a9b0:	mov	x0, #0x0                   	// #0
  40a9b4:	add	sp, sp, #0x10
  40a9b8:	ret
  40a9bc:	sub	sp, sp, #0x10
  40a9c0:	str	x0, [sp, #8]
  40a9c4:	ldr	x0, [sp, #8]
  40a9c8:	add	x0, x0, #0x0
  40a9cc:	cmp	x0, #0x39
  40a9d0:	b.hi	40ac7c <ferror@plt+0x8efc>  // b.pmore
  40a9d4:	cmp	w0, #0x39
  40a9d8:	b.hi	40ac7c <ferror@plt+0x8efc>  // b.pmore
  40a9dc:	adrp	x1, 485000 <warn@@Base+0x1602c>
  40a9e0:	add	x1, x1, #0x944
  40a9e4:	ldr	w0, [x1, w0, uxtw #2]
  40a9e8:	adr	x1, 40a9f4 <ferror@plt+0x8c74>
  40a9ec:	add	x0, x1, w0, sxtw #2
  40a9f0:	br	x0
  40a9f4:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40a9f8:	add	x0, x0, #0x528
  40a9fc:	b	40ac80 <ferror@plt+0x8f00>
  40aa00:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa04:	add	x0, x0, #0x538
  40aa08:	b	40ac80 <ferror@plt+0x8f00>
  40aa0c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa10:	add	x0, x0, #0x548
  40aa14:	b	40ac80 <ferror@plt+0x8f00>
  40aa18:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa1c:	add	x0, x0, #0x558
  40aa20:	b	40ac80 <ferror@plt+0x8f00>
  40aa24:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa28:	add	x0, x0, #0x570
  40aa2c:	b	40ac80 <ferror@plt+0x8f00>
  40aa30:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa34:	add	x0, x0, #0x580
  40aa38:	b	40ac80 <ferror@plt+0x8f00>
  40aa3c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa40:	add	x0, x0, #0x598
  40aa44:	b	40ac80 <ferror@plt+0x8f00>
  40aa48:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa4c:	add	x0, x0, #0x5b0
  40aa50:	b	40ac80 <ferror@plt+0x8f00>
  40aa54:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa58:	add	x0, x0, #0x5c8
  40aa5c:	b	40ac80 <ferror@plt+0x8f00>
  40aa60:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa64:	add	x0, x0, #0x5e0
  40aa68:	b	40ac80 <ferror@plt+0x8f00>
  40aa6c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa70:	add	x0, x0, #0x5f8
  40aa74:	b	40ac80 <ferror@plt+0x8f00>
  40aa78:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa7c:	add	x0, x0, #0x610
  40aa80:	b	40ac80 <ferror@plt+0x8f00>
  40aa84:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa88:	add	x0, x0, #0x628
  40aa8c:	b	40ac80 <ferror@plt+0x8f00>
  40aa90:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aa94:	add	x0, x0, #0x638
  40aa98:	b	40ac80 <ferror@plt+0x8f00>
  40aa9c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aaa0:	add	x0, x0, #0x648
  40aaa4:	b	40ac80 <ferror@plt+0x8f00>
  40aaa8:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aaac:	add	x0, x0, #0x658
  40aab0:	b	40ac80 <ferror@plt+0x8f00>
  40aab4:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aab8:	add	x0, x0, #0x670
  40aabc:	b	40ac80 <ferror@plt+0x8f00>
  40aac0:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aac4:	add	x0, x0, #0x688
  40aac8:	b	40ac80 <ferror@plt+0x8f00>
  40aacc:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aad0:	add	x0, x0, #0x6a0
  40aad4:	b	40ac80 <ferror@plt+0x8f00>
  40aad8:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aadc:	add	x0, x0, #0x6b8
  40aae0:	b	40ac80 <ferror@plt+0x8f00>
  40aae4:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aae8:	add	x0, x0, #0x6d0
  40aaec:	b	40ac80 <ferror@plt+0x8f00>
  40aaf0:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aaf4:	add	x0, x0, #0x6e8
  40aaf8:	b	40ac80 <ferror@plt+0x8f00>
  40aafc:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab00:	add	x0, x0, #0x700
  40ab04:	b	40ac80 <ferror@plt+0x8f00>
  40ab08:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab0c:	add	x0, x0, #0x710
  40ab10:	b	40ac80 <ferror@plt+0x8f00>
  40ab14:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab18:	add	x0, x0, #0x720
  40ab1c:	b	40ac80 <ferror@plt+0x8f00>
  40ab20:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab24:	add	x0, x0, #0x730
  40ab28:	b	40ac80 <ferror@plt+0x8f00>
  40ab2c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab30:	add	x0, x0, #0x748
  40ab34:	b	40ac80 <ferror@plt+0x8f00>
  40ab38:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab3c:	add	x0, x0, #0x760
  40ab40:	b	40ac80 <ferror@plt+0x8f00>
  40ab44:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab48:	add	x0, x0, #0x778
  40ab4c:	b	40ac80 <ferror@plt+0x8f00>
  40ab50:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab54:	add	x0, x0, #0x790
  40ab58:	b	40ac80 <ferror@plt+0x8f00>
  40ab5c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab60:	add	x0, x0, #0x7a0
  40ab64:	b	40ac80 <ferror@plt+0x8f00>
  40ab68:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab6c:	add	x0, x0, #0x7b0
  40ab70:	b	40ac80 <ferror@plt+0x8f00>
  40ab74:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab78:	add	x0, x0, #0x7c0
  40ab7c:	b	40ac80 <ferror@plt+0x8f00>
  40ab80:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab84:	add	x0, x0, #0x7d0
  40ab88:	b	40ac80 <ferror@plt+0x8f00>
  40ab8c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab90:	add	x0, x0, #0x7e0
  40ab94:	b	40ac80 <ferror@plt+0x8f00>
  40ab98:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ab9c:	add	x0, x0, #0x7f0
  40aba0:	b	40ac80 <ferror@plt+0x8f00>
  40aba4:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aba8:	add	x0, x0, #0x800
  40abac:	b	40ac80 <ferror@plt+0x8f00>
  40abb0:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40abb4:	add	x0, x0, #0x810
  40abb8:	b	40ac80 <ferror@plt+0x8f00>
  40abbc:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40abc0:	add	x0, x0, #0x828
  40abc4:	b	40ac80 <ferror@plt+0x8f00>
  40abc8:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40abcc:	add	x0, x0, #0x840
  40abd0:	b	40ac80 <ferror@plt+0x8f00>
  40abd4:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40abd8:	add	x0, x0, #0x850
  40abdc:	b	40ac80 <ferror@plt+0x8f00>
  40abe0:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40abe4:	add	x0, x0, #0x868
  40abe8:	b	40ac80 <ferror@plt+0x8f00>
  40abec:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40abf0:	add	x0, x0, #0x880
  40abf4:	b	40ac80 <ferror@plt+0x8f00>
  40abf8:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40abfc:	add	x0, x0, #0x890
  40ac00:	b	40ac80 <ferror@plt+0x8f00>
  40ac04:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ac08:	add	x0, x0, #0x8a0
  40ac0c:	b	40ac80 <ferror@plt+0x8f00>
  40ac10:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ac14:	add	x0, x0, #0x8b0
  40ac18:	b	40ac80 <ferror@plt+0x8f00>
  40ac1c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ac20:	add	x0, x0, #0x8c0
  40ac24:	b	40ac80 <ferror@plt+0x8f00>
  40ac28:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ac2c:	add	x0, x0, #0x8d0
  40ac30:	b	40ac80 <ferror@plt+0x8f00>
  40ac34:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ac38:	add	x0, x0, #0x8e0
  40ac3c:	b	40ac80 <ferror@plt+0x8f00>
  40ac40:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ac44:	add	x0, x0, #0x8f0
  40ac48:	b	40ac80 <ferror@plt+0x8f00>
  40ac4c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ac50:	add	x0, x0, #0x900
  40ac54:	b	40ac80 <ferror@plt+0x8f00>
  40ac58:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ac5c:	add	x0, x0, #0x910
  40ac60:	b	40ac80 <ferror@plt+0x8f00>
  40ac64:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ac68:	add	x0, x0, #0x920
  40ac6c:	b	40ac80 <ferror@plt+0x8f00>
  40ac70:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ac74:	add	x0, x0, #0x930
  40ac78:	b	40ac80 <ferror@plt+0x8f00>
  40ac7c:	mov	x0, #0x0                   	// #0
  40ac80:	add	sp, sp, #0x10
  40ac84:	ret
  40ac88:	sub	sp, sp, #0x10
  40ac8c:	str	x0, [sp, #8]
  40ac90:	ldr	x0, [sp, #8]
  40ac94:	add	x0, x0, #0x0
  40ac98:	cmp	x0, #0x96
  40ac9c:	b.hi	40af60 <ferror@plt+0x91e0>  // b.pmore
  40aca0:	cmp	w0, #0x96
  40aca4:	b.hi	40af60 <ferror@plt+0x91e0>  // b.pmore
  40aca8:	adrp	x1, 485000 <warn@@Base+0x1602c>
  40acac:	add	x1, x1, #0xe10
  40acb0:	ldr	w0, [x1, w0, uxtw #2]
  40acb4:	adr	x1, 40acc0 <ferror@plt+0x8f40>
  40acb8:	add	x0, x1, w0, sxtw #2
  40acbc:	br	x0
  40acc0:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40acc4:	add	x0, x0, #0xa30
  40acc8:	b	40af64 <ferror@plt+0x91e4>
  40accc:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40acd0:	add	x0, x0, #0xa40
  40acd4:	b	40af64 <ferror@plt+0x91e4>
  40acd8:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40acdc:	add	x0, x0, #0xa50
  40ace0:	b	40af64 <ferror@plt+0x91e4>
  40ace4:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ace8:	add	x0, x0, #0xa60
  40acec:	b	40af64 <ferror@plt+0x91e4>
  40acf0:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40acf4:	add	x0, x0, #0xa70
  40acf8:	b	40af64 <ferror@plt+0x91e4>
  40acfc:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad00:	add	x0, x0, #0xa80
  40ad04:	b	40af64 <ferror@plt+0x91e4>
  40ad08:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad0c:	add	x0, x0, #0xa90
  40ad10:	b	40af64 <ferror@plt+0x91e4>
  40ad14:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad18:	add	x0, x0, #0xaa0
  40ad1c:	b	40af64 <ferror@plt+0x91e4>
  40ad20:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad24:	add	x0, x0, #0xab0
  40ad28:	b	40af64 <ferror@plt+0x91e4>
  40ad2c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad30:	add	x0, x0, #0xac0
  40ad34:	b	40af64 <ferror@plt+0x91e4>
  40ad38:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad3c:	add	x0, x0, #0xad8
  40ad40:	b	40af64 <ferror@plt+0x91e4>
  40ad44:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad48:	add	x0, x0, #0xaf0
  40ad4c:	b	40af64 <ferror@plt+0x91e4>
  40ad50:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad54:	add	x0, x0, #0xb08
  40ad58:	b	40af64 <ferror@plt+0x91e4>
  40ad5c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad60:	add	x0, x0, #0xb18
  40ad64:	b	40af64 <ferror@plt+0x91e4>
  40ad68:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad6c:	add	x0, x0, #0xb28
  40ad70:	b	40af64 <ferror@plt+0x91e4>
  40ad74:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad78:	add	x0, x0, #0xb38
  40ad7c:	b	40af64 <ferror@plt+0x91e4>
  40ad80:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad84:	add	x0, x0, #0xb48
  40ad88:	b	40af64 <ferror@plt+0x91e4>
  40ad8c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad90:	add	x0, x0, #0xb60
  40ad94:	b	40af64 <ferror@plt+0x91e4>
  40ad98:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ad9c:	add	x0, x0, #0xb78
  40ada0:	b	40af64 <ferror@plt+0x91e4>
  40ada4:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ada8:	add	x0, x0, #0xb90
  40adac:	b	40af64 <ferror@plt+0x91e4>
  40adb0:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40adb4:	add	x0, x0, #0xba0
  40adb8:	b	40af64 <ferror@plt+0x91e4>
  40adbc:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40adc0:	add	x0, x0, #0xbb0
  40adc4:	b	40af64 <ferror@plt+0x91e4>
  40adc8:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40adcc:	add	x0, x0, #0xbc0
  40add0:	b	40af64 <ferror@plt+0x91e4>
  40add4:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40add8:	add	x0, x0, #0xbd0
  40addc:	b	40af64 <ferror@plt+0x91e4>
  40ade0:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ade4:	add	x0, x0, #0xbe0
  40ade8:	b	40af64 <ferror@plt+0x91e4>
  40adec:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40adf0:	add	x0, x0, #0xbf0
  40adf4:	b	40af64 <ferror@plt+0x91e4>
  40adf8:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40adfc:	add	x0, x0, #0xc00
  40ae00:	b	40af64 <ferror@plt+0x91e4>
  40ae04:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae08:	add	x0, x0, #0xc10
  40ae0c:	b	40af64 <ferror@plt+0x91e4>
  40ae10:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae14:	add	x0, x0, #0xc20
  40ae18:	b	40af64 <ferror@plt+0x91e4>
  40ae1c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae20:	add	x0, x0, #0xc30
  40ae24:	b	40af64 <ferror@plt+0x91e4>
  40ae28:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae2c:	add	x0, x0, #0xc40
  40ae30:	b	40af64 <ferror@plt+0x91e4>
  40ae34:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae38:	add	x0, x0, #0xc58
  40ae3c:	b	40af64 <ferror@plt+0x91e4>
  40ae40:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae44:	add	x0, x0, #0xc70
  40ae48:	b	40af64 <ferror@plt+0x91e4>
  40ae4c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae50:	add	x0, x0, #0xc88
  40ae54:	b	40af64 <ferror@plt+0x91e4>
  40ae58:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae5c:	add	x0, x0, #0xc98
  40ae60:	b	40af64 <ferror@plt+0x91e4>
  40ae64:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae68:	add	x0, x0, #0xca8
  40ae6c:	b	40af64 <ferror@plt+0x91e4>
  40ae70:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae74:	add	x0, x0, #0xcb8
  40ae78:	b	40af64 <ferror@plt+0x91e4>
  40ae7c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae80:	add	x0, x0, #0xcc8
  40ae84:	b	40af64 <ferror@plt+0x91e4>
  40ae88:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae8c:	add	x0, x0, #0xce0
  40ae90:	b	40af64 <ferror@plt+0x91e4>
  40ae94:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40ae98:	add	x0, x0, #0xcf8
  40ae9c:	b	40af64 <ferror@plt+0x91e4>
  40aea0:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aea4:	add	x0, x0, #0xd08
  40aea8:	b	40af64 <ferror@plt+0x91e4>
  40aeac:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aeb0:	add	x0, x0, #0xd18
  40aeb4:	b	40af64 <ferror@plt+0x91e4>
  40aeb8:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aebc:	add	x0, x0, #0xd28
  40aec0:	b	40af64 <ferror@plt+0x91e4>
  40aec4:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aec8:	add	x0, x0, #0xd38
  40aecc:	b	40af64 <ferror@plt+0x91e4>
  40aed0:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aed4:	add	x0, x0, #0xd48
  40aed8:	b	40af64 <ferror@plt+0x91e4>
  40aedc:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aee0:	add	x0, x0, #0xd58
  40aee4:	b	40af64 <ferror@plt+0x91e4>
  40aee8:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aeec:	add	x0, x0, #0xd68
  40aef0:	b	40af64 <ferror@plt+0x91e4>
  40aef4:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40aef8:	add	x0, x0, #0xd78
  40aefc:	b	40af64 <ferror@plt+0x91e4>
  40af00:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40af04:	add	x0, x0, #0xd90
  40af08:	b	40af64 <ferror@plt+0x91e4>
  40af0c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40af10:	add	x0, x0, #0xda0
  40af14:	b	40af64 <ferror@plt+0x91e4>
  40af18:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40af1c:	add	x0, x0, #0xdb0
  40af20:	b	40af64 <ferror@plt+0x91e4>
  40af24:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40af28:	add	x0, x0, #0xdc0
  40af2c:	b	40af64 <ferror@plt+0x91e4>
  40af30:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40af34:	add	x0, x0, #0xdd0
  40af38:	b	40af64 <ferror@plt+0x91e4>
  40af3c:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40af40:	add	x0, x0, #0xde0
  40af44:	b	40af64 <ferror@plt+0x91e4>
  40af48:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40af4c:	add	x0, x0, #0xdf0
  40af50:	b	40af64 <ferror@plt+0x91e4>
  40af54:	adrp	x0, 485000 <warn@@Base+0x1602c>
  40af58:	add	x0, x0, #0xe00
  40af5c:	b	40af64 <ferror@plt+0x91e4>
  40af60:	mov	x0, #0x0                   	// #0
  40af64:	add	sp, sp, #0x10
  40af68:	ret
  40af6c:	sub	sp, sp, #0x10
  40af70:	str	x0, [sp, #8]
  40af74:	ldr	x0, [sp, #8]
  40af78:	add	x0, x0, #0x0
  40af7c:	cmp	x0, #0x96
  40af80:	b.hi	40b2c8 <ferror@plt+0x9548>  // b.pmore
  40af84:	cmp	w0, #0x96
  40af88:	b.hi	40b2c8 <ferror@plt+0x9548>  // b.pmore
  40af8c:	adrp	x1, 486000 <warn@@Base+0x1702c>
  40af90:	add	x1, x1, #0x4d8
  40af94:	ldr	w0, [x1, w0, uxtw #2]
  40af98:	adr	x1, 40afa4 <ferror@plt+0x9224>
  40af9c:	add	x0, x1, w0, sxtw #2
  40afa0:	br	x0
  40afa4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40afa8:	add	x0, x0, #0x70
  40afac:	b	40b2cc <ferror@plt+0x954c>
  40afb0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40afb4:	add	x0, x0, #0x80
  40afb8:	b	40b2cc <ferror@plt+0x954c>
  40afbc:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40afc0:	add	x0, x0, #0x90
  40afc4:	b	40b2cc <ferror@plt+0x954c>
  40afc8:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40afcc:	add	x0, x0, #0xa0
  40afd0:	b	40b2cc <ferror@plt+0x954c>
  40afd4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40afd8:	add	x0, x0, #0xb0
  40afdc:	b	40b2cc <ferror@plt+0x954c>
  40afe0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40afe4:	add	x0, x0, #0xc0
  40afe8:	b	40b2cc <ferror@plt+0x954c>
  40afec:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40aff0:	add	x0, x0, #0xd0
  40aff4:	b	40b2cc <ferror@plt+0x954c>
  40aff8:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40affc:	add	x0, x0, #0xe0
  40b000:	b	40b2cc <ferror@plt+0x954c>
  40b004:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b008:	add	x0, x0, #0xf0
  40b00c:	b	40b2cc <ferror@plt+0x954c>
  40b010:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b014:	add	x0, x0, #0x100
  40b018:	b	40b2cc <ferror@plt+0x954c>
  40b01c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b020:	add	x0, x0, #0x118
  40b024:	b	40b2cc <ferror@plt+0x954c>
  40b028:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b02c:	add	x0, x0, #0x130
  40b030:	b	40b2cc <ferror@plt+0x954c>
  40b034:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b038:	add	x0, x0, #0x148
  40b03c:	b	40b2cc <ferror@plt+0x954c>
  40b040:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b044:	add	x0, x0, #0x158
  40b048:	b	40b2cc <ferror@plt+0x954c>
  40b04c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b050:	add	x0, x0, #0x168
  40b054:	b	40b2cc <ferror@plt+0x954c>
  40b058:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b05c:	add	x0, x0, #0x178
  40b060:	b	40b2cc <ferror@plt+0x954c>
  40b064:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b068:	add	x0, x0, #0x188
  40b06c:	b	40b2cc <ferror@plt+0x954c>
  40b070:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b074:	add	x0, x0, #0x198
  40b078:	b	40b2cc <ferror@plt+0x954c>
  40b07c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b080:	add	x0, x0, #0x1a8
  40b084:	b	40b2cc <ferror@plt+0x954c>
  40b088:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b08c:	add	x0, x0, #0x1c0
  40b090:	b	40b2cc <ferror@plt+0x954c>
  40b094:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b098:	add	x0, x0, #0x1d0
  40b09c:	b	40b2cc <ferror@plt+0x954c>
  40b0a0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b0a4:	add	x0, x0, #0x1e0
  40b0a8:	b	40b2cc <ferror@plt+0x954c>
  40b0ac:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b0b0:	add	x0, x0, #0x1f0
  40b0b4:	b	40b2cc <ferror@plt+0x954c>
  40b0b8:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b0bc:	add	x0, x0, #0x200
  40b0c0:	b	40b2cc <ferror@plt+0x954c>
  40b0c4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b0c8:	add	x0, x0, #0x210
  40b0cc:	b	40b2cc <ferror@plt+0x954c>
  40b0d0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b0d4:	add	x0, x0, #0x220
  40b0d8:	b	40b2cc <ferror@plt+0x954c>
  40b0dc:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b0e0:	add	x0, x0, #0x230
  40b0e4:	b	40b2cc <ferror@plt+0x954c>
  40b0e8:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b0ec:	add	x0, x0, #0x240
  40b0f0:	b	40b2cc <ferror@plt+0x954c>
  40b0f4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b0f8:	add	x0, x0, #0x250
  40b0fc:	b	40b2cc <ferror@plt+0x954c>
  40b100:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b104:	add	x0, x0, #0x260
  40b108:	b	40b2cc <ferror@plt+0x954c>
  40b10c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b110:	add	x0, x0, #0x270
  40b114:	b	40b2cc <ferror@plt+0x954c>
  40b118:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b11c:	add	x0, x0, #0x280
  40b120:	b	40b2cc <ferror@plt+0x954c>
  40b124:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b128:	add	x0, x0, #0x290
  40b12c:	b	40b2cc <ferror@plt+0x954c>
  40b130:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b134:	add	x0, x0, #0x2a0
  40b138:	b	40b2cc <ferror@plt+0x954c>
  40b13c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b140:	add	x0, x0, #0x2b0
  40b144:	b	40b2cc <ferror@plt+0x954c>
  40b148:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b14c:	add	x0, x0, #0x2c0
  40b150:	b	40b2cc <ferror@plt+0x954c>
  40b154:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b158:	add	x0, x0, #0x2d0
  40b15c:	b	40b2cc <ferror@plt+0x954c>
  40b160:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b164:	add	x0, x0, #0x2e0
  40b168:	b	40b2cc <ferror@plt+0x954c>
  40b16c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b170:	add	x0, x0, #0x2f0
  40b174:	b	40b2cc <ferror@plt+0x954c>
  40b178:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b17c:	add	x0, x0, #0x300
  40b180:	b	40b2cc <ferror@plt+0x954c>
  40b184:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b188:	add	x0, x0, #0x310
  40b18c:	b	40b2cc <ferror@plt+0x954c>
  40b190:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b194:	add	x0, x0, #0x320
  40b198:	b	40b2cc <ferror@plt+0x954c>
  40b19c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b1a0:	add	x0, x0, #0x338
  40b1a4:	b	40b2cc <ferror@plt+0x954c>
  40b1a8:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b1ac:	add	x0, x0, #0x350
  40b1b0:	b	40b2cc <ferror@plt+0x954c>
  40b1b4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b1b8:	add	x0, x0, #0x368
  40b1bc:	b	40b2cc <ferror@plt+0x954c>
  40b1c0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b1c4:	add	x0, x0, #0x378
  40b1c8:	b	40b2cc <ferror@plt+0x954c>
  40b1cc:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b1d0:	add	x0, x0, #0x388
  40b1d4:	b	40b2cc <ferror@plt+0x954c>
  40b1d8:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b1dc:	add	x0, x0, #0x398
  40b1e0:	b	40b2cc <ferror@plt+0x954c>
  40b1e4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b1e8:	add	x0, x0, #0x3a8
  40b1ec:	b	40b2cc <ferror@plt+0x954c>
  40b1f0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b1f4:	add	x0, x0, #0x3b8
  40b1f8:	b	40b2cc <ferror@plt+0x954c>
  40b1fc:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b200:	add	x0, x0, #0x3c8
  40b204:	b	40b2cc <ferror@plt+0x954c>
  40b208:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b20c:	add	x0, x0, #0x3d8
  40b210:	b	40b2cc <ferror@plt+0x954c>
  40b214:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b218:	add	x0, x0, #0x3e8
  40b21c:	b	40b2cc <ferror@plt+0x954c>
  40b220:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b224:	add	x0, x0, #0x3f8
  40b228:	b	40b2cc <ferror@plt+0x954c>
  40b22c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b230:	add	x0, x0, #0x408
  40b234:	b	40b2cc <ferror@plt+0x954c>
  40b238:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b23c:	add	x0, x0, #0x418
  40b240:	b	40b2cc <ferror@plt+0x954c>
  40b244:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b248:	add	x0, x0, #0x428
  40b24c:	b	40b2cc <ferror@plt+0x954c>
  40b250:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b254:	add	x0, x0, #0x438
  40b258:	b	40b2cc <ferror@plt+0x954c>
  40b25c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b260:	add	x0, x0, #0x448
  40b264:	b	40b2cc <ferror@plt+0x954c>
  40b268:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b26c:	add	x0, x0, #0x458
  40b270:	b	40b2cc <ferror@plt+0x954c>
  40b274:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b278:	add	x0, x0, #0x468
  40b27c:	b	40b2cc <ferror@plt+0x954c>
  40b280:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b284:	add	x0, x0, #0x478
  40b288:	b	40b2cc <ferror@plt+0x954c>
  40b28c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b290:	add	x0, x0, #0x488
  40b294:	b	40b2cc <ferror@plt+0x954c>
  40b298:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b29c:	add	x0, x0, #0x498
  40b2a0:	b	40b2cc <ferror@plt+0x954c>
  40b2a4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b2a8:	add	x0, x0, #0x4a8
  40b2ac:	b	40b2cc <ferror@plt+0x954c>
  40b2b0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b2b4:	add	x0, x0, #0x4b8
  40b2b8:	b	40b2cc <ferror@plt+0x954c>
  40b2bc:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b2c0:	add	x0, x0, #0x4c8
  40b2c4:	b	40b2cc <ferror@plt+0x954c>
  40b2c8:	mov	x0, #0x0                   	// #0
  40b2cc:	add	sp, sp, #0x10
  40b2d0:	ret
  40b2d4:	sub	sp, sp, #0x10
  40b2d8:	str	x0, [sp, #8]
  40b2dc:	ldr	x0, [sp, #8]
  40b2e0:	add	x0, x0, #0x0
  40b2e4:	cmp	x0, #0xfb
  40b2e8:	b.hi	40b63c <ferror@plt+0x98bc>  // b.pmore
  40b2ec:	cmp	w0, #0xfb
  40b2f0:	b.hi	40b63c <ferror@plt+0x98bc>  // b.pmore
  40b2f4:	adrp	x1, 486000 <warn@@Base+0x1702c>
  40b2f8:	add	x1, x1, #0xbbc
  40b2fc:	ldr	w0, [x1, w0, uxtw #2]
  40b300:	adr	x1, 40b30c <ferror@plt+0x958c>
  40b304:	add	x0, x1, w0, sxtw #2
  40b308:	br	x0
  40b30c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b310:	add	x0, x0, #0x738
  40b314:	b	40b640 <ferror@plt+0x98c0>
  40b318:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b31c:	add	x0, x0, #0x748
  40b320:	b	40b640 <ferror@plt+0x98c0>
  40b324:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b328:	add	x0, x0, #0x750
  40b32c:	b	40b640 <ferror@plt+0x98c0>
  40b330:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b334:	add	x0, x0, #0x760
  40b338:	b	40b640 <ferror@plt+0x98c0>
  40b33c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b340:	add	x0, x0, #0x770
  40b344:	b	40b640 <ferror@plt+0x98c0>
  40b348:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b34c:	add	x0, x0, #0x780
  40b350:	b	40b640 <ferror@plt+0x98c0>
  40b354:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b358:	add	x0, x0, #0x790
  40b35c:	b	40b640 <ferror@plt+0x98c0>
  40b360:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b364:	add	x0, x0, #0x7a0
  40b368:	b	40b640 <ferror@plt+0x98c0>
  40b36c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b370:	add	x0, x0, #0x7b0
  40b374:	b	40b640 <ferror@plt+0x98c0>
  40b378:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b37c:	add	x0, x0, #0x7c0
  40b380:	b	40b640 <ferror@plt+0x98c0>
  40b384:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b388:	add	x0, x0, #0x7d0
  40b38c:	b	40b640 <ferror@plt+0x98c0>
  40b390:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b394:	add	x0, x0, #0x7e0
  40b398:	b	40b640 <ferror@plt+0x98c0>
  40b39c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b3a0:	add	x0, x0, #0x7f0
  40b3a4:	b	40b640 <ferror@plt+0x98c0>
  40b3a8:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b3ac:	add	x0, x0, #0x800
  40b3b0:	b	40b640 <ferror@plt+0x98c0>
  40b3b4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b3b8:	add	x0, x0, #0x810
  40b3bc:	b	40b640 <ferror@plt+0x98c0>
  40b3c0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b3c4:	add	x0, x0, #0x820
  40b3c8:	b	40b640 <ferror@plt+0x98c0>
  40b3cc:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b3d0:	add	x0, x0, #0x830
  40b3d4:	b	40b640 <ferror@plt+0x98c0>
  40b3d8:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b3dc:	add	x0, x0, #0x840
  40b3e0:	b	40b640 <ferror@plt+0x98c0>
  40b3e4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b3e8:	add	x0, x0, #0x850
  40b3ec:	b	40b640 <ferror@plt+0x98c0>
  40b3f0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b3f4:	add	x0, x0, #0x860
  40b3f8:	b	40b640 <ferror@plt+0x98c0>
  40b3fc:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b400:	add	x0, x0, #0x870
  40b404:	b	40b640 <ferror@plt+0x98c0>
  40b408:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b40c:	add	x0, x0, #0x880
  40b410:	b	40b640 <ferror@plt+0x98c0>
  40b414:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b418:	add	x0, x0, #0x890
  40b41c:	b	40b640 <ferror@plt+0x98c0>
  40b420:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b424:	add	x0, x0, #0x8a0
  40b428:	b	40b640 <ferror@plt+0x98c0>
  40b42c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b430:	add	x0, x0, #0x8b0
  40b434:	b	40b640 <ferror@plt+0x98c0>
  40b438:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b43c:	add	x0, x0, #0x8c0
  40b440:	b	40b640 <ferror@plt+0x98c0>
  40b444:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b448:	add	x0, x0, #0x8d0
  40b44c:	b	40b640 <ferror@plt+0x98c0>
  40b450:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b454:	add	x0, x0, #0x8e0
  40b458:	b	40b640 <ferror@plt+0x98c0>
  40b45c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b460:	add	x0, x0, #0x8f0
  40b464:	b	40b640 <ferror@plt+0x98c0>
  40b468:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b46c:	add	x0, x0, #0x900
  40b470:	b	40b640 <ferror@plt+0x98c0>
  40b474:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b478:	add	x0, x0, #0x910
  40b47c:	b	40b640 <ferror@plt+0x98c0>
  40b480:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b484:	add	x0, x0, #0x920
  40b488:	b	40b640 <ferror@plt+0x98c0>
  40b48c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b490:	add	x0, x0, #0x930
  40b494:	b	40b640 <ferror@plt+0x98c0>
  40b498:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b49c:	add	x0, x0, #0x940
  40b4a0:	b	40b640 <ferror@plt+0x98c0>
  40b4a4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b4a8:	add	x0, x0, #0x950
  40b4ac:	b	40b640 <ferror@plt+0x98c0>
  40b4b0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b4b4:	add	x0, x0, #0x960
  40b4b8:	b	40b640 <ferror@plt+0x98c0>
  40b4bc:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b4c0:	add	x0, x0, #0x970
  40b4c4:	b	40b640 <ferror@plt+0x98c0>
  40b4c8:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b4cc:	add	x0, x0, #0x980
  40b4d0:	b	40b640 <ferror@plt+0x98c0>
  40b4d4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b4d8:	add	x0, x0, #0x990
  40b4dc:	b	40b640 <ferror@plt+0x98c0>
  40b4e0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b4e4:	add	x0, x0, #0x9a0
  40b4e8:	b	40b640 <ferror@plt+0x98c0>
  40b4ec:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b4f0:	add	x0, x0, #0x9b0
  40b4f4:	b	40b640 <ferror@plt+0x98c0>
  40b4f8:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b4fc:	add	x0, x0, #0x9c0
  40b500:	b	40b640 <ferror@plt+0x98c0>
  40b504:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b508:	add	x0, x0, #0x9d0
  40b50c:	b	40b640 <ferror@plt+0x98c0>
  40b510:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b514:	add	x0, x0, #0x9e8
  40b518:	b	40b640 <ferror@plt+0x98c0>
  40b51c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b520:	add	x0, x0, #0xa00
  40b524:	b	40b640 <ferror@plt+0x98c0>
  40b528:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b52c:	add	x0, x0, #0xa10
  40b530:	b	40b640 <ferror@plt+0x98c0>
  40b534:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b538:	add	x0, x0, #0xa20
  40b53c:	b	40b640 <ferror@plt+0x98c0>
  40b540:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b544:	add	x0, x0, #0xa38
  40b548:	b	40b640 <ferror@plt+0x98c0>
  40b54c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b550:	add	x0, x0, #0xa50
  40b554:	b	40b640 <ferror@plt+0x98c0>
  40b558:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b55c:	add	x0, x0, #0xa68
  40b560:	b	40b640 <ferror@plt+0x98c0>
  40b564:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b568:	add	x0, x0, #0xa78
  40b56c:	b	40b640 <ferror@plt+0x98c0>
  40b570:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b574:	add	x0, x0, #0xa88
  40b578:	b	40b640 <ferror@plt+0x98c0>
  40b57c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b580:	add	x0, x0, #0xa98
  40b584:	b	40b640 <ferror@plt+0x98c0>
  40b588:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b58c:	add	x0, x0, #0xaa8
  40b590:	b	40b640 <ferror@plt+0x98c0>
  40b594:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b598:	add	x0, x0, #0xab8
  40b59c:	b	40b640 <ferror@plt+0x98c0>
  40b5a0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b5a4:	add	x0, x0, #0xac8
  40b5a8:	b	40b640 <ferror@plt+0x98c0>
  40b5ac:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b5b0:	add	x0, x0, #0xad8
  40b5b4:	b	40b640 <ferror@plt+0x98c0>
  40b5b8:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b5bc:	add	x0, x0, #0xae8
  40b5c0:	b	40b640 <ferror@plt+0x98c0>
  40b5c4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b5c8:	add	x0, x0, #0xaf8
  40b5cc:	b	40b640 <ferror@plt+0x98c0>
  40b5d0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b5d4:	add	x0, x0, #0xb10
  40b5d8:	b	40b640 <ferror@plt+0x98c0>
  40b5dc:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b5e0:	add	x0, x0, #0xb28
  40b5e4:	b	40b640 <ferror@plt+0x98c0>
  40b5e8:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b5ec:	add	x0, x0, #0xb38
  40b5f0:	b	40b640 <ferror@plt+0x98c0>
  40b5f4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b5f8:	add	x0, x0, #0xb48
  40b5fc:	b	40b640 <ferror@plt+0x98c0>
  40b600:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b604:	add	x0, x0, #0xb58
  40b608:	b	40b640 <ferror@plt+0x98c0>
  40b60c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b610:	add	x0, x0, #0xb68
  40b614:	b	40b640 <ferror@plt+0x98c0>
  40b618:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b61c:	add	x0, x0, #0xb80
  40b620:	b	40b640 <ferror@plt+0x98c0>
  40b624:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b628:	add	x0, x0, #0xb90
  40b62c:	b	40b640 <ferror@plt+0x98c0>
  40b630:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b634:	add	x0, x0, #0xba8
  40b638:	b	40b640 <ferror@plt+0x98c0>
  40b63c:	mov	x0, #0x0                   	// #0
  40b640:	add	sp, sp, #0x10
  40b644:	ret
  40b648:	sub	sp, sp, #0x10
  40b64c:	str	x0, [sp, #8]
  40b650:	ldr	x0, [sp, #8]
  40b654:	add	x0, x0, #0x0
  40b658:	cmp	x0, #0x15
  40b65c:	b.hi	40b788 <ferror@plt+0x9a08>  // b.pmore
  40b660:	cmp	w0, #0x15
  40b664:	b.hi	40b788 <ferror@plt+0x9a08>  // b.pmore
  40b668:	adrp	x1, 487000 <warn@@Base+0x1802c>
  40b66c:	add	x1, x1, #0x130
  40b670:	ldr	w0, [x1, w0, uxtw #2]
  40b674:	adr	x1, 40b680 <ferror@plt+0x9900>
  40b678:	add	x0, x1, w0, sxtw #2
  40b67c:	br	x0
  40b680:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b684:	add	x0, x0, #0xfb0
  40b688:	b	40b78c <ferror@plt+0x9a0c>
  40b68c:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b690:	add	x0, x0, #0xfc0
  40b694:	b	40b78c <ferror@plt+0x9a0c>
  40b698:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b69c:	add	x0, x0, #0xfd0
  40b6a0:	b	40b78c <ferror@plt+0x9a0c>
  40b6a4:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b6a8:	add	x0, x0, #0xfe0
  40b6ac:	b	40b78c <ferror@plt+0x9a0c>
  40b6b0:	adrp	x0, 486000 <warn@@Base+0x1702c>
  40b6b4:	add	x0, x0, #0xff0
  40b6b8:	b	40b78c <ferror@plt+0x9a0c>
  40b6bc:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b6c0:	add	x0, x0, #0x0
  40b6c4:	b	40b78c <ferror@plt+0x9a0c>
  40b6c8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b6cc:	add	x0, x0, #0x10
  40b6d0:	b	40b78c <ferror@plt+0x9a0c>
  40b6d4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b6d8:	add	x0, x0, #0x20
  40b6dc:	b	40b78c <ferror@plt+0x9a0c>
  40b6e0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b6e4:	add	x0, x0, #0x30
  40b6e8:	b	40b78c <ferror@plt+0x9a0c>
  40b6ec:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b6f0:	add	x0, x0, #0x40
  40b6f4:	b	40b78c <ferror@plt+0x9a0c>
  40b6f8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b6fc:	add	x0, x0, #0x50
  40b700:	b	40b78c <ferror@plt+0x9a0c>
  40b704:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b708:	add	x0, x0, #0x60
  40b70c:	b	40b78c <ferror@plt+0x9a0c>
  40b710:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b714:	add	x0, x0, #0x70
  40b718:	b	40b78c <ferror@plt+0x9a0c>
  40b71c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b720:	add	x0, x0, #0x88
  40b724:	b	40b78c <ferror@plt+0x9a0c>
  40b728:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b72c:	add	x0, x0, #0xa0
  40b730:	b	40b78c <ferror@plt+0x9a0c>
  40b734:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b738:	add	x0, x0, #0xb0
  40b73c:	b	40b78c <ferror@plt+0x9a0c>
  40b740:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b744:	add	x0, x0, #0xc8
  40b748:	b	40b78c <ferror@plt+0x9a0c>
  40b74c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b750:	add	x0, x0, #0xd8
  40b754:	b	40b78c <ferror@plt+0x9a0c>
  40b758:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b75c:	add	x0, x0, #0xe8
  40b760:	b	40b78c <ferror@plt+0x9a0c>
  40b764:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b768:	add	x0, x0, #0xf8
  40b76c:	b	40b78c <ferror@plt+0x9a0c>
  40b770:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b774:	add	x0, x0, #0x110
  40b778:	b	40b78c <ferror@plt+0x9a0c>
  40b77c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b780:	add	x0, x0, #0x120
  40b784:	b	40b78c <ferror@plt+0x9a0c>
  40b788:	mov	x0, #0x0                   	// #0
  40b78c:	add	sp, sp, #0x10
  40b790:	ret
  40b794:	sub	sp, sp, #0x10
  40b798:	str	x0, [sp, #8]
  40b79c:	ldr	x0, [sp, #8]
  40b7a0:	add	x0, x0, #0x0
  40b7a4:	cmp	x0, #0xff
  40b7a8:	b.hi	40bcf4 <ferror@plt+0x9f74>  // b.pmore
  40b7ac:	cmp	w0, #0xff
  40b7b0:	b.hi	40bcf4 <ferror@plt+0x9f74>  // b.pmore
  40b7b4:	adrp	x1, 487000 <warn@@Base+0x1802c>
  40b7b8:	add	x1, x1, #0x970
  40b7bc:	ldr	w0, [x1, w0, uxtw #2]
  40b7c0:	adr	x1, 40b7cc <ferror@plt+0x9a4c>
  40b7c4:	add	x0, x1, w0, sxtw #2
  40b7c8:	br	x0
  40b7cc:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b7d0:	add	x0, x0, #0x188
  40b7d4:	b	40bcf8 <ferror@plt+0x9f78>
  40b7d8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b7dc:	add	x0, x0, #0x198
  40b7e0:	b	40bcf8 <ferror@plt+0x9f78>
  40b7e4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b7e8:	add	x0, x0, #0x1a8
  40b7ec:	b	40bcf8 <ferror@plt+0x9f78>
  40b7f0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b7f4:	add	x0, x0, #0x1b8
  40b7f8:	b	40bcf8 <ferror@plt+0x9f78>
  40b7fc:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b800:	add	x0, x0, #0x1c8
  40b804:	b	40bcf8 <ferror@plt+0x9f78>
  40b808:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b80c:	add	x0, x0, #0x1d8
  40b810:	b	40bcf8 <ferror@plt+0x9f78>
  40b814:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b818:	add	x0, x0, #0x1e8
  40b81c:	b	40bcf8 <ferror@plt+0x9f78>
  40b820:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b824:	add	x0, x0, #0x1f8
  40b828:	b	40bcf8 <ferror@plt+0x9f78>
  40b82c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b830:	add	x0, x0, #0x208
  40b834:	b	40bcf8 <ferror@plt+0x9f78>
  40b838:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b83c:	add	x0, x0, #0x218
  40b840:	b	40bcf8 <ferror@plt+0x9f78>
  40b844:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b848:	add	x0, x0, #0x228
  40b84c:	b	40bcf8 <ferror@plt+0x9f78>
  40b850:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b854:	add	x0, x0, #0x238
  40b858:	b	40bcf8 <ferror@plt+0x9f78>
  40b85c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b860:	add	x0, x0, #0x248
  40b864:	b	40bcf8 <ferror@plt+0x9f78>
  40b868:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b86c:	add	x0, x0, #0x260
  40b870:	b	40bcf8 <ferror@plt+0x9f78>
  40b874:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b878:	add	x0, x0, #0x278
  40b87c:	b	40bcf8 <ferror@plt+0x9f78>
  40b880:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b884:	add	x0, x0, #0x288
  40b888:	b	40bcf8 <ferror@plt+0x9f78>
  40b88c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b890:	add	x0, x0, #0x298
  40b894:	b	40bcf8 <ferror@plt+0x9f78>
  40b898:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b89c:	add	x0, x0, #0x2a8
  40b8a0:	b	40bcf8 <ferror@plt+0x9f78>
  40b8a4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b8a8:	add	x0, x0, #0x2b8
  40b8ac:	b	40bcf8 <ferror@plt+0x9f78>
  40b8b0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b8b4:	add	x0, x0, #0x2c8
  40b8b8:	b	40bcf8 <ferror@plt+0x9f78>
  40b8bc:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b8c0:	add	x0, x0, #0x2d8
  40b8c4:	b	40bcf8 <ferror@plt+0x9f78>
  40b8c8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b8cc:	add	x0, x0, #0x2e8
  40b8d0:	b	40bcf8 <ferror@plt+0x9f78>
  40b8d4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b8d8:	add	x0, x0, #0x2f8
  40b8dc:	b	40bcf8 <ferror@plt+0x9f78>
  40b8e0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b8e4:	add	x0, x0, #0x308
  40b8e8:	b	40bcf8 <ferror@plt+0x9f78>
  40b8ec:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b8f0:	add	x0, x0, #0x318
  40b8f4:	b	40bcf8 <ferror@plt+0x9f78>
  40b8f8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b8fc:	add	x0, x0, #0x328
  40b900:	b	40bcf8 <ferror@plt+0x9f78>
  40b904:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b908:	add	x0, x0, #0x338
  40b90c:	b	40bcf8 <ferror@plt+0x9f78>
  40b910:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b914:	add	x0, x0, #0x348
  40b918:	b	40bcf8 <ferror@plt+0x9f78>
  40b91c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b920:	add	x0, x0, #0x358
  40b924:	b	40bcf8 <ferror@plt+0x9f78>
  40b928:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b92c:	add	x0, x0, #0x368
  40b930:	b	40bcf8 <ferror@plt+0x9f78>
  40b934:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b938:	add	x0, x0, #0x378
  40b93c:	b	40bcf8 <ferror@plt+0x9f78>
  40b940:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b944:	add	x0, x0, #0x388
  40b948:	b	40bcf8 <ferror@plt+0x9f78>
  40b94c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b950:	add	x0, x0, #0x398
  40b954:	b	40bcf8 <ferror@plt+0x9f78>
  40b958:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b95c:	add	x0, x0, #0x3a8
  40b960:	b	40bcf8 <ferror@plt+0x9f78>
  40b964:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b968:	add	x0, x0, #0x3b8
  40b96c:	b	40bcf8 <ferror@plt+0x9f78>
  40b970:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b974:	add	x0, x0, #0x3c8
  40b978:	b	40bcf8 <ferror@plt+0x9f78>
  40b97c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b980:	add	x0, x0, #0x3d8
  40b984:	b	40bcf8 <ferror@plt+0x9f78>
  40b988:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b98c:	add	x0, x0, #0x3e8
  40b990:	b	40bcf8 <ferror@plt+0x9f78>
  40b994:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b998:	add	x0, x0, #0x3f8
  40b99c:	b	40bcf8 <ferror@plt+0x9f78>
  40b9a0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b9a4:	add	x0, x0, #0x408
  40b9a8:	b	40bcf8 <ferror@plt+0x9f78>
  40b9ac:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b9b0:	add	x0, x0, #0x418
  40b9b4:	b	40bcf8 <ferror@plt+0x9f78>
  40b9b8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b9bc:	add	x0, x0, #0x428
  40b9c0:	b	40bcf8 <ferror@plt+0x9f78>
  40b9c4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b9c8:	add	x0, x0, #0x438
  40b9cc:	b	40bcf8 <ferror@plt+0x9f78>
  40b9d0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b9d4:	add	x0, x0, #0x448
  40b9d8:	b	40bcf8 <ferror@plt+0x9f78>
  40b9dc:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b9e0:	add	x0, x0, #0x458
  40b9e4:	b	40bcf8 <ferror@plt+0x9f78>
  40b9e8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b9ec:	add	x0, x0, #0x468
  40b9f0:	b	40bcf8 <ferror@plt+0x9f78>
  40b9f4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40b9f8:	add	x0, x0, #0x478
  40b9fc:	b	40bcf8 <ferror@plt+0x9f78>
  40ba00:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba04:	add	x0, x0, #0x488
  40ba08:	b	40bcf8 <ferror@plt+0x9f78>
  40ba0c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba10:	add	x0, x0, #0x498
  40ba14:	b	40bcf8 <ferror@plt+0x9f78>
  40ba18:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba1c:	add	x0, x0, #0x4b0
  40ba20:	b	40bcf8 <ferror@plt+0x9f78>
  40ba24:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba28:	add	x0, x0, #0x4c8
  40ba2c:	b	40bcf8 <ferror@plt+0x9f78>
  40ba30:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba34:	add	x0, x0, #0x4e0
  40ba38:	b	40bcf8 <ferror@plt+0x9f78>
  40ba3c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba40:	add	x0, x0, #0x4f0
  40ba44:	b	40bcf8 <ferror@plt+0x9f78>
  40ba48:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba4c:	add	x0, x0, #0x500
  40ba50:	b	40bcf8 <ferror@plt+0x9f78>
  40ba54:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba58:	add	x0, x0, #0x510
  40ba5c:	b	40bcf8 <ferror@plt+0x9f78>
  40ba60:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba64:	add	x0, x0, #0x520
  40ba68:	b	40bcf8 <ferror@plt+0x9f78>
  40ba6c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba70:	add	x0, x0, #0x530
  40ba74:	b	40bcf8 <ferror@plt+0x9f78>
  40ba78:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba7c:	add	x0, x0, #0x540
  40ba80:	b	40bcf8 <ferror@plt+0x9f78>
  40ba84:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba88:	add	x0, x0, #0x550
  40ba8c:	b	40bcf8 <ferror@plt+0x9f78>
  40ba90:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40ba94:	add	x0, x0, #0x560
  40ba98:	b	40bcf8 <ferror@plt+0x9f78>
  40ba9c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40baa0:	add	x0, x0, #0x570
  40baa4:	b	40bcf8 <ferror@plt+0x9f78>
  40baa8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40baac:	add	x0, x0, #0x580
  40bab0:	b	40bcf8 <ferror@plt+0x9f78>
  40bab4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bab8:	add	x0, x0, #0x598
  40babc:	b	40bcf8 <ferror@plt+0x9f78>
  40bac0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bac4:	add	x0, x0, #0x5b0
  40bac8:	b	40bcf8 <ferror@plt+0x9f78>
  40bacc:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bad0:	add	x0, x0, #0x5c0
  40bad4:	b	40bcf8 <ferror@plt+0x9f78>
  40bad8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40badc:	add	x0, x0, #0x5d8
  40bae0:	b	40bcf8 <ferror@plt+0x9f78>
  40bae4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bae8:	add	x0, x0, #0x5f0
  40baec:	b	40bcf8 <ferror@plt+0x9f78>
  40baf0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40baf4:	add	x0, x0, #0x608
  40baf8:	b	40bcf8 <ferror@plt+0x9f78>
  40bafc:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb00:	add	x0, x0, #0x620
  40bb04:	b	40bcf8 <ferror@plt+0x9f78>
  40bb08:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb0c:	add	x0, x0, #0x630
  40bb10:	b	40bcf8 <ferror@plt+0x9f78>
  40bb14:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb18:	add	x0, x0, #0x648
  40bb1c:	b	40bcf8 <ferror@plt+0x9f78>
  40bb20:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb24:	add	x0, x0, #0x660
  40bb28:	b	40bcf8 <ferror@plt+0x9f78>
  40bb2c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb30:	add	x0, x0, #0x670
  40bb34:	b	40bcf8 <ferror@plt+0x9f78>
  40bb38:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb3c:	add	x0, x0, #0x688
  40bb40:	b	40bcf8 <ferror@plt+0x9f78>
  40bb44:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb48:	add	x0, x0, #0x6a0
  40bb4c:	b	40bcf8 <ferror@plt+0x9f78>
  40bb50:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb54:	add	x0, x0, #0x6b8
  40bb58:	b	40bcf8 <ferror@plt+0x9f78>
  40bb5c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb60:	add	x0, x0, #0x6d0
  40bb64:	b	40bcf8 <ferror@plt+0x9f78>
  40bb68:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb6c:	add	x0, x0, #0x6e8
  40bb70:	b	40bcf8 <ferror@plt+0x9f78>
  40bb74:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb78:	add	x0, x0, #0x700
  40bb7c:	b	40bcf8 <ferror@plt+0x9f78>
  40bb80:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb84:	add	x0, x0, #0x718
  40bb88:	b	40bcf8 <ferror@plt+0x9f78>
  40bb8c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb90:	add	x0, x0, #0x728
  40bb94:	b	40bcf8 <ferror@plt+0x9f78>
  40bb98:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bb9c:	add	x0, x0, #0x738
  40bba0:	b	40bcf8 <ferror@plt+0x9f78>
  40bba4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bba8:	add	x0, x0, #0x750
  40bbac:	b	40bcf8 <ferror@plt+0x9f78>
  40bbb0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bbb4:	add	x0, x0, #0x760
  40bbb8:	b	40bcf8 <ferror@plt+0x9f78>
  40bbbc:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bbc0:	add	x0, x0, #0x778
  40bbc4:	b	40bcf8 <ferror@plt+0x9f78>
  40bbc8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bbcc:	add	x0, x0, #0x788
  40bbd0:	b	40bcf8 <ferror@plt+0x9f78>
  40bbd4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bbd8:	add	x0, x0, #0x798
  40bbdc:	b	40bcf8 <ferror@plt+0x9f78>
  40bbe0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bbe4:	add	x0, x0, #0x7a8
  40bbe8:	b	40bcf8 <ferror@plt+0x9f78>
  40bbec:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bbf0:	add	x0, x0, #0x7b8
  40bbf4:	b	40bcf8 <ferror@plt+0x9f78>
  40bbf8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bbfc:	add	x0, x0, #0x7c8
  40bc00:	b	40bcf8 <ferror@plt+0x9f78>
  40bc04:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc08:	add	x0, x0, #0x7d8
  40bc0c:	b	40bcf8 <ferror@plt+0x9f78>
  40bc10:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc14:	add	x0, x0, #0x7f0
  40bc18:	b	40bcf8 <ferror@plt+0x9f78>
  40bc1c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc20:	add	x0, x0, #0x808
  40bc24:	b	40bcf8 <ferror@plt+0x9f78>
  40bc28:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc2c:	add	x0, x0, #0x820
  40bc30:	b	40bcf8 <ferror@plt+0x9f78>
  40bc34:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc38:	add	x0, x0, #0x838
  40bc3c:	b	40bcf8 <ferror@plt+0x9f78>
  40bc40:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc44:	add	x0, x0, #0x848
  40bc48:	b	40bcf8 <ferror@plt+0x9f78>
  40bc4c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc50:	add	x0, x0, #0x860
  40bc54:	b	40bcf8 <ferror@plt+0x9f78>
  40bc58:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc5c:	add	x0, x0, #0x878
  40bc60:	b	40bcf8 <ferror@plt+0x9f78>
  40bc64:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc68:	add	x0, x0, #0x888
  40bc6c:	b	40bcf8 <ferror@plt+0x9f78>
  40bc70:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc74:	add	x0, x0, #0x898
  40bc78:	b	40bcf8 <ferror@plt+0x9f78>
  40bc7c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc80:	add	x0, x0, #0x8a8
  40bc84:	b	40bcf8 <ferror@plt+0x9f78>
  40bc88:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc8c:	add	x0, x0, #0x8b8
  40bc90:	b	40bcf8 <ferror@plt+0x9f78>
  40bc94:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bc98:	add	x0, x0, #0x8d0
  40bc9c:	b	40bcf8 <ferror@plt+0x9f78>
  40bca0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bca4:	add	x0, x0, #0x8e8
  40bca8:	b	40bcf8 <ferror@plt+0x9f78>
  40bcac:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bcb0:	add	x0, x0, #0x900
  40bcb4:	b	40bcf8 <ferror@plt+0x9f78>
  40bcb8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bcbc:	add	x0, x0, #0x918
  40bcc0:	b	40bcf8 <ferror@plt+0x9f78>
  40bcc4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bcc8:	add	x0, x0, #0x930
  40bccc:	b	40bcf8 <ferror@plt+0x9f78>
  40bcd0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bcd4:	add	x0, x0, #0x940
  40bcd8:	b	40bcf8 <ferror@plt+0x9f78>
  40bcdc:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bce0:	add	x0, x0, #0x958
  40bce4:	b	40bcf8 <ferror@plt+0x9f78>
  40bce8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bcec:	add	x0, x0, #0x960
  40bcf0:	b	40bcf8 <ferror@plt+0x9f78>
  40bcf4:	mov	x0, #0x0                   	// #0
  40bcf8:	add	sp, sp, #0x10
  40bcfc:	ret
  40bd00:	sub	sp, sp, #0x10
  40bd04:	str	x0, [sp, #8]
  40bd08:	ldr	x0, [sp, #8]
  40bd0c:	add	x0, x0, #0x0
  40bd10:	cmp	x0, #0xfc
  40bd14:	b.hi	40c1a0 <ferror@plt+0xa420>  // b.pmore
  40bd18:	cmp	w0, #0xfc
  40bd1c:	b.hi	40c1a0 <ferror@plt+0xa420>  // b.pmore
  40bd20:	adrp	x1, 488000 <warn@@Base+0x1902c>
  40bd24:	add	x1, x1, #0x490
  40bd28:	ldr	w0, [x1, w0, uxtw #2]
  40bd2c:	adr	x1, 40bd38 <ferror@plt+0x9fb8>
  40bd30:	add	x0, x1, w0, sxtw #2
  40bd34:	br	x0
  40bd38:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bd3c:	add	x0, x0, #0xd70
  40bd40:	b	40c1a4 <ferror@plt+0xa424>
  40bd44:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bd48:	add	x0, x0, #0xd80
  40bd4c:	b	40c1a4 <ferror@plt+0xa424>
  40bd50:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bd54:	add	x0, x0, #0xd90
  40bd58:	b	40c1a4 <ferror@plt+0xa424>
  40bd5c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bd60:	add	x0, x0, #0xda0
  40bd64:	b	40c1a4 <ferror@plt+0xa424>
  40bd68:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bd6c:	add	x0, x0, #0xdb0
  40bd70:	b	40c1a4 <ferror@plt+0xa424>
  40bd74:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bd78:	add	x0, x0, #0xdc0
  40bd7c:	b	40c1a4 <ferror@plt+0xa424>
  40bd80:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bd84:	add	x0, x0, #0xdd0
  40bd88:	b	40c1a4 <ferror@plt+0xa424>
  40bd8c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bd90:	add	x0, x0, #0xde0
  40bd94:	b	40c1a4 <ferror@plt+0xa424>
  40bd98:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bd9c:	add	x0, x0, #0xdf0
  40bda0:	b	40c1a4 <ferror@plt+0xa424>
  40bda4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bda8:	add	x0, x0, #0xe00
  40bdac:	b	40c1a4 <ferror@plt+0xa424>
  40bdb0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bdb4:	add	x0, x0, #0xe10
  40bdb8:	b	40c1a4 <ferror@plt+0xa424>
  40bdbc:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bdc0:	add	x0, x0, #0xe20
  40bdc4:	b	40c1a4 <ferror@plt+0xa424>
  40bdc8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bdcc:	add	x0, x0, #0xe30
  40bdd0:	b	40c1a4 <ferror@plt+0xa424>
  40bdd4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bdd8:	add	x0, x0, #0xe40
  40bddc:	b	40c1a4 <ferror@plt+0xa424>
  40bde0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bde4:	add	x0, x0, #0xe50
  40bde8:	b	40c1a4 <ferror@plt+0xa424>
  40bdec:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bdf0:	add	x0, x0, #0xe60
  40bdf4:	b	40c1a4 <ferror@plt+0xa424>
  40bdf8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bdfc:	add	x0, x0, #0xe70
  40be00:	b	40c1a4 <ferror@plt+0xa424>
  40be04:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be08:	add	x0, x0, #0xe80
  40be0c:	b	40c1a4 <ferror@plt+0xa424>
  40be10:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be14:	add	x0, x0, #0xe90
  40be18:	b	40c1a4 <ferror@plt+0xa424>
  40be1c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be20:	add	x0, x0, #0xea0
  40be24:	b	40c1a4 <ferror@plt+0xa424>
  40be28:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be2c:	add	x0, x0, #0xeb0
  40be30:	b	40c1a4 <ferror@plt+0xa424>
  40be34:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be38:	add	x0, x0, #0xec8
  40be3c:	b	40c1a4 <ferror@plt+0xa424>
  40be40:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be44:	add	x0, x0, #0xee0
  40be48:	b	40c1a4 <ferror@plt+0xa424>
  40be4c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be50:	add	x0, x0, #0xef8
  40be54:	b	40c1a4 <ferror@plt+0xa424>
  40be58:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be5c:	add	x0, x0, #0xf08
  40be60:	b	40c1a4 <ferror@plt+0xa424>
  40be64:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be68:	add	x0, x0, #0xf18
  40be6c:	b	40c1a4 <ferror@plt+0xa424>
  40be70:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be74:	add	x0, x0, #0xf28
  40be78:	b	40c1a4 <ferror@plt+0xa424>
  40be7c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be80:	add	x0, x0, #0xf38
  40be84:	b	40c1a4 <ferror@plt+0xa424>
  40be88:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be8c:	add	x0, x0, #0xf48
  40be90:	b	40c1a4 <ferror@plt+0xa424>
  40be94:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40be98:	add	x0, x0, #0xf58
  40be9c:	b	40c1a4 <ferror@plt+0xa424>
  40bea0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bea4:	add	x0, x0, #0xf68
  40bea8:	b	40c1a4 <ferror@plt+0xa424>
  40beac:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40beb0:	add	x0, x0, #0xf78
  40beb4:	b	40c1a4 <ferror@plt+0xa424>
  40beb8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bebc:	add	x0, x0, #0xf88
  40bec0:	b	40c1a4 <ferror@plt+0xa424>
  40bec4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bec8:	add	x0, x0, #0xf98
  40becc:	b	40c1a4 <ferror@plt+0xa424>
  40bed0:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bed4:	add	x0, x0, #0xfa8
  40bed8:	b	40c1a4 <ferror@plt+0xa424>
  40bedc:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bee0:	add	x0, x0, #0xfb8
  40bee4:	b	40c1a4 <ferror@plt+0xa424>
  40bee8:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40beec:	add	x0, x0, #0xfc8
  40bef0:	b	40c1a4 <ferror@plt+0xa424>
  40bef4:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bef8:	add	x0, x0, #0xfd8
  40befc:	b	40c1a4 <ferror@plt+0xa424>
  40bf00:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bf04:	add	x0, x0, #0xfe8
  40bf08:	b	40c1a4 <ferror@plt+0xa424>
  40bf0c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  40bf10:	add	x0, x0, #0xff8
  40bf14:	b	40c1a4 <ferror@plt+0xa424>
  40bf18:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bf1c:	add	x0, x0, #0x8
  40bf20:	b	40c1a4 <ferror@plt+0xa424>
  40bf24:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bf28:	add	x0, x0, #0x18
  40bf2c:	b	40c1a4 <ferror@plt+0xa424>
  40bf30:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bf34:	add	x0, x0, #0x28
  40bf38:	b	40c1a4 <ferror@plt+0xa424>
  40bf3c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bf40:	add	x0, x0, #0x40
  40bf44:	b	40c1a4 <ferror@plt+0xa424>
  40bf48:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bf4c:	add	x0, x0, #0x50
  40bf50:	b	40c1a4 <ferror@plt+0xa424>
  40bf54:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bf58:	add	x0, x0, #0x60
  40bf5c:	b	40c1a4 <ferror@plt+0xa424>
  40bf60:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bf64:	add	x0, x0, #0x70
  40bf68:	b	40c1a4 <ferror@plt+0xa424>
  40bf6c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bf70:	add	x0, x0, #0x80
  40bf74:	b	40c1a4 <ferror@plt+0xa424>
  40bf78:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bf7c:	add	x0, x0, #0x90
  40bf80:	b	40c1a4 <ferror@plt+0xa424>
  40bf84:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bf88:	add	x0, x0, #0xa0
  40bf8c:	b	40c1a4 <ferror@plt+0xa424>
  40bf90:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bf94:	add	x0, x0, #0xb0
  40bf98:	b	40c1a4 <ferror@plt+0xa424>
  40bf9c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bfa0:	add	x0, x0, #0xc0
  40bfa4:	b	40c1a4 <ferror@plt+0xa424>
  40bfa8:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bfac:	add	x0, x0, #0xd0
  40bfb0:	b	40c1a4 <ferror@plt+0xa424>
  40bfb4:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bfb8:	add	x0, x0, #0xe0
  40bfbc:	b	40c1a4 <ferror@plt+0xa424>
  40bfc0:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bfc4:	add	x0, x0, #0xf8
  40bfc8:	b	40c1a4 <ferror@plt+0xa424>
  40bfcc:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bfd0:	add	x0, x0, #0x108
  40bfd4:	b	40c1a4 <ferror@plt+0xa424>
  40bfd8:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bfdc:	add	x0, x0, #0x118
  40bfe0:	b	40c1a4 <ferror@plt+0xa424>
  40bfe4:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bfe8:	add	x0, x0, #0x130
  40bfec:	b	40c1a4 <ferror@plt+0xa424>
  40bff0:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40bff4:	add	x0, x0, #0x148
  40bff8:	b	40c1a4 <ferror@plt+0xa424>
  40bffc:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c000:	add	x0, x0, #0x160
  40c004:	b	40c1a4 <ferror@plt+0xa424>
  40c008:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c00c:	add	x0, x0, #0x178
  40c010:	b	40c1a4 <ferror@plt+0xa424>
  40c014:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c018:	add	x0, x0, #0x190
  40c01c:	b	40c1a4 <ferror@plt+0xa424>
  40c020:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c024:	add	x0, x0, #0x1a8
  40c028:	b	40c1a4 <ferror@plt+0xa424>
  40c02c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c030:	add	x0, x0, #0x1c0
  40c034:	b	40c1a4 <ferror@plt+0xa424>
  40c038:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c03c:	add	x0, x0, #0x1d8
  40c040:	b	40c1a4 <ferror@plt+0xa424>
  40c044:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c048:	add	x0, x0, #0x1f0
  40c04c:	b	40c1a4 <ferror@plt+0xa424>
  40c050:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c054:	add	x0, x0, #0x208
  40c058:	b	40c1a4 <ferror@plt+0xa424>
  40c05c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c060:	add	x0, x0, #0x220
  40c064:	b	40c1a4 <ferror@plt+0xa424>
  40c068:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c06c:	add	x0, x0, #0x238
  40c070:	b	40c1a4 <ferror@plt+0xa424>
  40c074:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c078:	add	x0, x0, #0x250
  40c07c:	b	40c1a4 <ferror@plt+0xa424>
  40c080:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c084:	add	x0, x0, #0x268
  40c088:	b	40c1a4 <ferror@plt+0xa424>
  40c08c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c090:	add	x0, x0, #0x280
  40c094:	b	40c1a4 <ferror@plt+0xa424>
  40c098:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c09c:	add	x0, x0, #0x298
  40c0a0:	b	40c1a4 <ferror@plt+0xa424>
  40c0a4:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c0a8:	add	x0, x0, #0x2b0
  40c0ac:	b	40c1a4 <ferror@plt+0xa424>
  40c0b0:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c0b4:	add	x0, x0, #0x2c8
  40c0b8:	b	40c1a4 <ferror@plt+0xa424>
  40c0bc:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c0c0:	add	x0, x0, #0x2e0
  40c0c4:	b	40c1a4 <ferror@plt+0xa424>
  40c0c8:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c0cc:	add	x0, x0, #0x2f8
  40c0d0:	b	40c1a4 <ferror@plt+0xa424>
  40c0d4:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c0d8:	add	x0, x0, #0x310
  40c0dc:	b	40c1a4 <ferror@plt+0xa424>
  40c0e0:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c0e4:	add	x0, x0, #0x328
  40c0e8:	b	40c1a4 <ferror@plt+0xa424>
  40c0ec:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c0f0:	add	x0, x0, #0x340
  40c0f4:	b	40c1a4 <ferror@plt+0xa424>
  40c0f8:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c0fc:	add	x0, x0, #0x358
  40c100:	b	40c1a4 <ferror@plt+0xa424>
  40c104:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c108:	add	x0, x0, #0x370
  40c10c:	b	40c1a4 <ferror@plt+0xa424>
  40c110:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c114:	add	x0, x0, #0x388
  40c118:	b	40c1a4 <ferror@plt+0xa424>
  40c11c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c120:	add	x0, x0, #0x3a8
  40c124:	b	40c1a4 <ferror@plt+0xa424>
  40c128:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c12c:	add	x0, x0, #0x3c8
  40c130:	b	40c1a4 <ferror@plt+0xa424>
  40c134:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c138:	add	x0, x0, #0x3e0
  40c13c:	b	40c1a4 <ferror@plt+0xa424>
  40c140:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c144:	add	x0, x0, #0x3f0
  40c148:	b	40c1a4 <ferror@plt+0xa424>
  40c14c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c150:	add	x0, x0, #0x400
  40c154:	b	40c1a4 <ferror@plt+0xa424>
  40c158:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c15c:	add	x0, x0, #0x410
  40c160:	b	40c1a4 <ferror@plt+0xa424>
  40c164:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c168:	add	x0, x0, #0x420
  40c16c:	b	40c1a4 <ferror@plt+0xa424>
  40c170:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c174:	add	x0, x0, #0x438
  40c178:	b	40c1a4 <ferror@plt+0xa424>
  40c17c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c180:	add	x0, x0, #0x450
  40c184:	b	40c1a4 <ferror@plt+0xa424>
  40c188:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c18c:	add	x0, x0, #0x468
  40c190:	b	40c1a4 <ferror@plt+0xa424>
  40c194:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c198:	add	x0, x0, #0x480
  40c19c:	b	40c1a4 <ferror@plt+0xa424>
  40c1a0:	mov	x0, #0x0                   	// #0
  40c1a4:	add	sp, sp, #0x10
  40c1a8:	ret
  40c1ac:	sub	sp, sp, #0x10
  40c1b0:	str	x0, [sp, #8]
  40c1b4:	ldr	x0, [sp, #8]
  40c1b8:	add	x0, x0, #0x0
  40c1bc:	cmp	x0, #0x11
  40c1c0:	b.hi	40c2bc <ferror@plt+0xa53c>  // b.pmore
  40c1c4:	cmp	w0, #0x11
  40c1c8:	b.hi	40c2bc <ferror@plt+0xa53c>  // b.pmore
  40c1cc:	adrp	x1, 488000 <warn@@Base+0x1902c>
  40c1d0:	add	x1, x1, #0x9a8
  40c1d4:	ldr	w0, [x1, w0, uxtw #2]
  40c1d8:	adr	x1, 40c1e4 <ferror@plt+0xa464>
  40c1dc:	add	x0, x1, w0, sxtw #2
  40c1e0:	br	x0
  40c1e4:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c1e8:	add	x0, x0, #0x888
  40c1ec:	b	40c2c0 <ferror@plt+0xa540>
  40c1f0:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c1f4:	add	x0, x0, #0x898
  40c1f8:	b	40c2c0 <ferror@plt+0xa540>
  40c1fc:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c200:	add	x0, x0, #0x8a8
  40c204:	b	40c2c0 <ferror@plt+0xa540>
  40c208:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c20c:	add	x0, x0, #0x8b8
  40c210:	b	40c2c0 <ferror@plt+0xa540>
  40c214:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c218:	add	x0, x0, #0x8c8
  40c21c:	b	40c2c0 <ferror@plt+0xa540>
  40c220:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c224:	add	x0, x0, #0x8d8
  40c228:	b	40c2c0 <ferror@plt+0xa540>
  40c22c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c230:	add	x0, x0, #0x8e8
  40c234:	b	40c2c0 <ferror@plt+0xa540>
  40c238:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c23c:	add	x0, x0, #0x8f8
  40c240:	b	40c2c0 <ferror@plt+0xa540>
  40c244:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c248:	add	x0, x0, #0x908
  40c24c:	b	40c2c0 <ferror@plt+0xa540>
  40c250:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c254:	add	x0, x0, #0x918
  40c258:	b	40c2c0 <ferror@plt+0xa540>
  40c25c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c260:	add	x0, x0, #0x928
  40c264:	b	40c2c0 <ferror@plt+0xa540>
  40c268:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c26c:	add	x0, x0, #0x938
  40c270:	b	40c2c0 <ferror@plt+0xa540>
  40c274:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c278:	add	x0, x0, #0x948
  40c27c:	b	40c2c0 <ferror@plt+0xa540>
  40c280:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c284:	add	x0, x0, #0x958
  40c288:	b	40c2c0 <ferror@plt+0xa540>
  40c28c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c290:	add	x0, x0, #0x968
  40c294:	b	40c2c0 <ferror@plt+0xa540>
  40c298:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c29c:	add	x0, x0, #0x978
  40c2a0:	b	40c2c0 <ferror@plt+0xa540>
  40c2a4:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c2a8:	add	x0, x0, #0x988
  40c2ac:	b	40c2c0 <ferror@plt+0xa540>
  40c2b0:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c2b4:	add	x0, x0, #0x998
  40c2b8:	b	40c2c0 <ferror@plt+0xa540>
  40c2bc:	mov	x0, #0x0                   	// #0
  40c2c0:	add	sp, sp, #0x10
  40c2c4:	ret
  40c2c8:	sub	sp, sp, #0x10
  40c2cc:	str	x0, [sp, #8]
  40c2d0:	ldr	x0, [sp, #8]
  40c2d4:	add	x0, x0, #0x0
  40c2d8:	cmp	x0, #0xff
  40c2dc:	b.hi	40c498 <ferror@plt+0xa718>  // b.pmore
  40c2e0:	cmp	w0, #0xff
  40c2e4:	b.hi	40c498 <ferror@plt+0xa718>  // b.pmore
  40c2e8:	adrp	x1, 488000 <warn@@Base+0x1902c>
  40c2ec:	add	x1, x1, #0xc80
  40c2f0:	ldr	w0, [x1, w0, uxtw #2]
  40c2f4:	adr	x1, 40c300 <ferror@plt+0xa580>
  40c2f8:	add	x0, x1, w0, sxtw #2
  40c2fc:	br	x0
  40c300:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c304:	add	x0, x0, #0x9f0
  40c308:	b	40c49c <ferror@plt+0xa71c>
  40c30c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c310:	add	x0, x0, #0xa00
  40c314:	b	40c49c <ferror@plt+0xa71c>
  40c318:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c31c:	add	x0, x0, #0xa10
  40c320:	b	40c49c <ferror@plt+0xa71c>
  40c324:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c328:	add	x0, x0, #0xa20
  40c32c:	b	40c49c <ferror@plt+0xa71c>
  40c330:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c334:	add	x0, x0, #0xa30
  40c338:	b	40c49c <ferror@plt+0xa71c>
  40c33c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c340:	add	x0, x0, #0xa40
  40c344:	b	40c49c <ferror@plt+0xa71c>
  40c348:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c34c:	add	x0, x0, #0xa50
  40c350:	b	40c49c <ferror@plt+0xa71c>
  40c354:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c358:	add	x0, x0, #0xa60
  40c35c:	b	40c49c <ferror@plt+0xa71c>
  40c360:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c364:	add	x0, x0, #0xa70
  40c368:	b	40c49c <ferror@plt+0xa71c>
  40c36c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c370:	add	x0, x0, #0xa80
  40c374:	b	40c49c <ferror@plt+0xa71c>
  40c378:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c37c:	add	x0, x0, #0xa90
  40c380:	b	40c49c <ferror@plt+0xa71c>
  40c384:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c388:	add	x0, x0, #0xaa0
  40c38c:	b	40c49c <ferror@plt+0xa71c>
  40c390:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c394:	add	x0, x0, #0xab8
  40c398:	b	40c49c <ferror@plt+0xa71c>
  40c39c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c3a0:	add	x0, x0, #0xad0
  40c3a4:	b	40c49c <ferror@plt+0xa71c>
  40c3a8:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c3ac:	add	x0, x0, #0xae8
  40c3b0:	b	40c49c <ferror@plt+0xa71c>
  40c3b4:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c3b8:	add	x0, x0, #0xaf8
  40c3bc:	b	40c49c <ferror@plt+0xa71c>
  40c3c0:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c3c4:	add	x0, x0, #0xb10
  40c3c8:	b	40c49c <ferror@plt+0xa71c>
  40c3cc:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c3d0:	add	x0, x0, #0xb28
  40c3d4:	b	40c49c <ferror@plt+0xa71c>
  40c3d8:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c3dc:	add	x0, x0, #0xb40
  40c3e0:	b	40c49c <ferror@plt+0xa71c>
  40c3e4:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c3e8:	add	x0, x0, #0xb58
  40c3ec:	b	40c49c <ferror@plt+0xa71c>
  40c3f0:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c3f4:	add	x0, x0, #0xb70
  40c3f8:	b	40c49c <ferror@plt+0xa71c>
  40c3fc:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c400:	add	x0, x0, #0xb88
  40c404:	b	40c49c <ferror@plt+0xa71c>
  40c408:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c40c:	add	x0, x0, #0xba0
  40c410:	b	40c49c <ferror@plt+0xa71c>
  40c414:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c418:	add	x0, x0, #0xbb8
  40c41c:	b	40c49c <ferror@plt+0xa71c>
  40c420:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c424:	add	x0, x0, #0xbd0
  40c428:	b	40c49c <ferror@plt+0xa71c>
  40c42c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c430:	add	x0, x0, #0xbe8
  40c434:	b	40c49c <ferror@plt+0xa71c>
  40c438:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c43c:	add	x0, x0, #0xbf8
  40c440:	b	40c49c <ferror@plt+0xa71c>
  40c444:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c448:	add	x0, x0, #0xc08
  40c44c:	b	40c49c <ferror@plt+0xa71c>
  40c450:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c454:	add	x0, x0, #0xc20
  40c458:	b	40c49c <ferror@plt+0xa71c>
  40c45c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c460:	add	x0, x0, #0xc30
  40c464:	b	40c49c <ferror@plt+0xa71c>
  40c468:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c46c:	add	x0, x0, #0xc40
  40c470:	b	40c49c <ferror@plt+0xa71c>
  40c474:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c478:	add	x0, x0, #0xc50
  40c47c:	b	40c49c <ferror@plt+0xa71c>
  40c480:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c484:	add	x0, x0, #0xc60
  40c488:	b	40c49c <ferror@plt+0xa71c>
  40c48c:	adrp	x0, 488000 <warn@@Base+0x1902c>
  40c490:	add	x0, x0, #0xc70
  40c494:	b	40c49c <ferror@plt+0xa71c>
  40c498:	mov	x0, #0x0                   	// #0
  40c49c:	add	sp, sp, #0x10
  40c4a0:	ret
  40c4a4:	sub	sp, sp, #0x10
  40c4a8:	str	x0, [sp, #8]
  40c4ac:	ldr	x0, [sp, #8]
  40c4b0:	add	x0, x0, #0x0
  40c4b4:	cmp	x0, #0x81
  40c4b8:	b.hi	40ca7c <ferror@plt+0xacfc>  // b.pmore
  40c4bc:	cmp	w0, #0x81
  40c4c0:	b.hi	40ca7c <ferror@plt+0xacfc>  // b.pmore
  40c4c4:	adrp	x1, 489000 <warn@@Base+0x1a02c>
  40c4c8:	add	x1, x1, #0xe40
  40c4cc:	ldr	w0, [x1, w0, uxtw #2]
  40c4d0:	adr	x1, 40c4dc <ferror@plt+0xa75c>
  40c4d4:	add	x0, x1, w0, sxtw #2
  40c4d8:	br	x0
  40c4dc:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c4e0:	add	x0, x0, #0x80
  40c4e4:	b	40ca80 <ferror@plt+0xad00>
  40c4e8:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c4ec:	add	x0, x0, #0x90
  40c4f0:	b	40ca80 <ferror@plt+0xad00>
  40c4f4:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c4f8:	add	x0, x0, #0xa0
  40c4fc:	b	40ca80 <ferror@plt+0xad00>
  40c500:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c504:	add	x0, x0, #0xb0
  40c508:	b	40ca80 <ferror@plt+0xad00>
  40c50c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c510:	add	x0, x0, #0xc0
  40c514:	b	40ca80 <ferror@plt+0xad00>
  40c518:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c51c:	add	x0, x0, #0xd0
  40c520:	b	40ca80 <ferror@plt+0xad00>
  40c524:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c528:	add	x0, x0, #0xe8
  40c52c:	b	40ca80 <ferror@plt+0xad00>
  40c530:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c534:	add	x0, x0, #0x100
  40c538:	b	40ca80 <ferror@plt+0xad00>
  40c53c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c540:	add	x0, x0, #0x118
  40c544:	b	40ca80 <ferror@plt+0xad00>
  40c548:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c54c:	add	x0, x0, #0x130
  40c550:	b	40ca80 <ferror@plt+0xad00>
  40c554:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c558:	add	x0, x0, #0x140
  40c55c:	b	40ca80 <ferror@plt+0xad00>
  40c560:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c564:	add	x0, x0, #0x150
  40c568:	b	40ca80 <ferror@plt+0xad00>
  40c56c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c570:	add	x0, x0, #0x160
  40c574:	b	40ca80 <ferror@plt+0xad00>
  40c578:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c57c:	add	x0, x0, #0x170
  40c580:	b	40ca80 <ferror@plt+0xad00>
  40c584:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c588:	add	x0, x0, #0x188
  40c58c:	b	40ca80 <ferror@plt+0xad00>
  40c590:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c594:	add	x0, x0, #0x1a0
  40c598:	b	40ca80 <ferror@plt+0xad00>
  40c59c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c5a0:	add	x0, x0, #0x1b8
  40c5a4:	b	40ca80 <ferror@plt+0xad00>
  40c5a8:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c5ac:	add	x0, x0, #0x1c8
  40c5b0:	b	40ca80 <ferror@plt+0xad00>
  40c5b4:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c5b8:	add	x0, x0, #0x1e0
  40c5bc:	b	40ca80 <ferror@plt+0xad00>
  40c5c0:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c5c4:	add	x0, x0, #0x1f8
  40c5c8:	b	40ca80 <ferror@plt+0xad00>
  40c5cc:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c5d0:	add	x0, x0, #0x210
  40c5d4:	b	40ca80 <ferror@plt+0xad00>
  40c5d8:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c5dc:	add	x0, x0, #0x228
  40c5e0:	b	40ca80 <ferror@plt+0xad00>
  40c5e4:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c5e8:	add	x0, x0, #0x240
  40c5ec:	b	40ca80 <ferror@plt+0xad00>
  40c5f0:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c5f4:	add	x0, x0, #0x258
  40c5f8:	b	40ca80 <ferror@plt+0xad00>
  40c5fc:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c600:	add	x0, x0, #0x270
  40c604:	b	40ca80 <ferror@plt+0xad00>
  40c608:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c60c:	add	x0, x0, #0x288
  40c610:	b	40ca80 <ferror@plt+0xad00>
  40c614:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c618:	add	x0, x0, #0x2a0
  40c61c:	b	40ca80 <ferror@plt+0xad00>
  40c620:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c624:	add	x0, x0, #0x2b8
  40c628:	b	40ca80 <ferror@plt+0xad00>
  40c62c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c630:	add	x0, x0, #0x2d0
  40c634:	b	40ca80 <ferror@plt+0xad00>
  40c638:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c63c:	add	x0, x0, #0x2e8
  40c640:	b	40ca80 <ferror@plt+0xad00>
  40c644:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c648:	add	x0, x0, #0x300
  40c64c:	b	40ca80 <ferror@plt+0xad00>
  40c650:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c654:	add	x0, x0, #0x318
  40c658:	b	40ca80 <ferror@plt+0xad00>
  40c65c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c660:	add	x0, x0, #0x330
  40c664:	b	40ca80 <ferror@plt+0xad00>
  40c668:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c66c:	add	x0, x0, #0x348
  40c670:	b	40ca80 <ferror@plt+0xad00>
  40c674:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c678:	add	x0, x0, #0x360
  40c67c:	b	40ca80 <ferror@plt+0xad00>
  40c680:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c684:	add	x0, x0, #0x378
  40c688:	b	40ca80 <ferror@plt+0xad00>
  40c68c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c690:	add	x0, x0, #0x390
  40c694:	b	40ca80 <ferror@plt+0xad00>
  40c698:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c69c:	add	x0, x0, #0x3a8
  40c6a0:	b	40ca80 <ferror@plt+0xad00>
  40c6a4:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c6a8:	add	x0, x0, #0x3c0
  40c6ac:	b	40ca80 <ferror@plt+0xad00>
  40c6b0:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c6b4:	add	x0, x0, #0x3d8
  40c6b8:	b	40ca80 <ferror@plt+0xad00>
  40c6bc:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c6c0:	add	x0, x0, #0x3f0
  40c6c4:	b	40ca80 <ferror@plt+0xad00>
  40c6c8:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c6cc:	add	x0, x0, #0x408
  40c6d0:	b	40ca80 <ferror@plt+0xad00>
  40c6d4:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c6d8:	add	x0, x0, #0x420
  40c6dc:	b	40ca80 <ferror@plt+0xad00>
  40c6e0:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c6e4:	add	x0, x0, #0x438
  40c6e8:	b	40ca80 <ferror@plt+0xad00>
  40c6ec:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c6f0:	add	x0, x0, #0x450
  40c6f4:	b	40ca80 <ferror@plt+0xad00>
  40c6f8:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c6fc:	add	x0, x0, #0x470
  40c700:	b	40ca80 <ferror@plt+0xad00>
  40c704:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c708:	add	x0, x0, #0x490
  40c70c:	b	40ca80 <ferror@plt+0xad00>
  40c710:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c714:	add	x0, x0, #0x4b0
  40c718:	b	40ca80 <ferror@plt+0xad00>
  40c71c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c720:	add	x0, x0, #0x4d0
  40c724:	b	40ca80 <ferror@plt+0xad00>
  40c728:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c72c:	add	x0, x0, #0x4f0
  40c730:	b	40ca80 <ferror@plt+0xad00>
  40c734:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c738:	add	x0, x0, #0x510
  40c73c:	b	40ca80 <ferror@plt+0xad00>
  40c740:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c744:	add	x0, x0, #0x530
  40c748:	b	40ca80 <ferror@plt+0xad00>
  40c74c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c750:	add	x0, x0, #0x550
  40c754:	b	40ca80 <ferror@plt+0xad00>
  40c758:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c75c:	add	x0, x0, #0x570
  40c760:	b	40ca80 <ferror@plt+0xad00>
  40c764:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c768:	add	x0, x0, #0x590
  40c76c:	b	40ca80 <ferror@plt+0xad00>
  40c770:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c774:	add	x0, x0, #0x5b0
  40c778:	b	40ca80 <ferror@plt+0xad00>
  40c77c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c780:	add	x0, x0, #0x5d0
  40c784:	b	40ca80 <ferror@plt+0xad00>
  40c788:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c78c:	add	x0, x0, #0x5f0
  40c790:	b	40ca80 <ferror@plt+0xad00>
  40c794:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c798:	add	x0, x0, #0x610
  40c79c:	b	40ca80 <ferror@plt+0xad00>
  40c7a0:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c7a4:	add	x0, x0, #0x638
  40c7a8:	b	40ca80 <ferror@plt+0xad00>
  40c7ac:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c7b0:	add	x0, x0, #0x660
  40c7b4:	b	40ca80 <ferror@plt+0xad00>
  40c7b8:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c7bc:	add	x0, x0, #0x688
  40c7c0:	b	40ca80 <ferror@plt+0xad00>
  40c7c4:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c7c8:	add	x0, x0, #0x6b0
  40c7cc:	b	40ca80 <ferror@plt+0xad00>
  40c7d0:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c7d4:	add	x0, x0, #0x6d8
  40c7d8:	b	40ca80 <ferror@plt+0xad00>
  40c7dc:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c7e0:	add	x0, x0, #0x700
  40c7e4:	b	40ca80 <ferror@plt+0xad00>
  40c7e8:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c7ec:	add	x0, x0, #0x720
  40c7f0:	b	40ca80 <ferror@plt+0xad00>
  40c7f4:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c7f8:	add	x0, x0, #0x740
  40c7fc:	b	40ca80 <ferror@plt+0xad00>
  40c800:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c804:	add	x0, x0, #0x760
  40c808:	b	40ca80 <ferror@plt+0xad00>
  40c80c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c810:	add	x0, x0, #0x780
  40c814:	b	40ca80 <ferror@plt+0xad00>
  40c818:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c81c:	add	x0, x0, #0x7a0
  40c820:	b	40ca80 <ferror@plt+0xad00>
  40c824:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c828:	add	x0, x0, #0x7c0
  40c82c:	b	40ca80 <ferror@plt+0xad00>
  40c830:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c834:	add	x0, x0, #0x7e0
  40c838:	b	40ca80 <ferror@plt+0xad00>
  40c83c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c840:	add	x0, x0, #0x800
  40c844:	b	40ca80 <ferror@plt+0xad00>
  40c848:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c84c:	add	x0, x0, #0x820
  40c850:	b	40ca80 <ferror@plt+0xad00>
  40c854:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c858:	add	x0, x0, #0x840
  40c85c:	b	40ca80 <ferror@plt+0xad00>
  40c860:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c864:	add	x0, x0, #0x860
  40c868:	b	40ca80 <ferror@plt+0xad00>
  40c86c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c870:	add	x0, x0, #0x880
  40c874:	b	40ca80 <ferror@plt+0xad00>
  40c878:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c87c:	add	x0, x0, #0x8a0
  40c880:	b	40ca80 <ferror@plt+0xad00>
  40c884:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c888:	add	x0, x0, #0x8c0
  40c88c:	b	40ca80 <ferror@plt+0xad00>
  40c890:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c894:	add	x0, x0, #0x8e0
  40c898:	b	40ca80 <ferror@plt+0xad00>
  40c89c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c8a0:	add	x0, x0, #0x900
  40c8a4:	b	40ca80 <ferror@plt+0xad00>
  40c8a8:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c8ac:	add	x0, x0, #0x920
  40c8b0:	b	40ca80 <ferror@plt+0xad00>
  40c8b4:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c8b8:	add	x0, x0, #0x940
  40c8bc:	b	40ca80 <ferror@plt+0xad00>
  40c8c0:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c8c4:	add	x0, x0, #0x968
  40c8c8:	b	40ca80 <ferror@plt+0xad00>
  40c8cc:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c8d0:	add	x0, x0, #0x990
  40c8d4:	b	40ca80 <ferror@plt+0xad00>
  40c8d8:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c8dc:	add	x0, x0, #0x9b8
  40c8e0:	b	40ca80 <ferror@plt+0xad00>
  40c8e4:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c8e8:	add	x0, x0, #0x9e0
  40c8ec:	b	40ca80 <ferror@plt+0xad00>
  40c8f0:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c8f4:	add	x0, x0, #0xa08
  40c8f8:	b	40ca80 <ferror@plt+0xad00>
  40c8fc:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c900:	add	x0, x0, #0xa30
  40c904:	b	40ca80 <ferror@plt+0xad00>
  40c908:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c90c:	add	x0, x0, #0xa58
  40c910:	b	40ca80 <ferror@plt+0xad00>
  40c914:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c918:	add	x0, x0, #0xa80
  40c91c:	b	40ca80 <ferror@plt+0xad00>
  40c920:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c924:	add	x0, x0, #0xaa0
  40c928:	b	40ca80 <ferror@plt+0xad00>
  40c92c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c930:	add	x0, x0, #0xac0
  40c934:	b	40ca80 <ferror@plt+0xad00>
  40c938:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c93c:	add	x0, x0, #0xae8
  40c940:	b	40ca80 <ferror@plt+0xad00>
  40c944:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c948:	add	x0, x0, #0xb10
  40c94c:	b	40ca80 <ferror@plt+0xad00>
  40c950:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c954:	add	x0, x0, #0xb38
  40c958:	b	40ca80 <ferror@plt+0xad00>
  40c95c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c960:	add	x0, x0, #0xb60
  40c964:	b	40ca80 <ferror@plt+0xad00>
  40c968:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c96c:	add	x0, x0, #0xb88
  40c970:	b	40ca80 <ferror@plt+0xad00>
  40c974:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c978:	add	x0, x0, #0xbb0
  40c97c:	b	40ca80 <ferror@plt+0xad00>
  40c980:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c984:	add	x0, x0, #0xbd8
  40c988:	b	40ca80 <ferror@plt+0xad00>
  40c98c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c990:	add	x0, x0, #0xc00
  40c994:	b	40ca80 <ferror@plt+0xad00>
  40c998:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c99c:	add	x0, x0, #0xc28
  40c9a0:	b	40ca80 <ferror@plt+0xad00>
  40c9a4:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c9a8:	add	x0, x0, #0xc50
  40c9ac:	b	40ca80 <ferror@plt+0xad00>
  40c9b0:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c9b4:	add	x0, x0, #0xc68
  40c9b8:	b	40ca80 <ferror@plt+0xad00>
  40c9bc:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c9c0:	add	x0, x0, #0xc80
  40c9c4:	b	40ca80 <ferror@plt+0xad00>
  40c9c8:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c9cc:	add	x0, x0, #0xc98
  40c9d0:	b	40ca80 <ferror@plt+0xad00>
  40c9d4:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c9d8:	add	x0, x0, #0xcb0
  40c9dc:	b	40ca80 <ferror@plt+0xad00>
  40c9e0:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c9e4:	add	x0, x0, #0xcc8
  40c9e8:	b	40ca80 <ferror@plt+0xad00>
  40c9ec:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c9f0:	add	x0, x0, #0xce0
  40c9f4:	b	40ca80 <ferror@plt+0xad00>
  40c9f8:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40c9fc:	add	x0, x0, #0xcf8
  40ca00:	b	40ca80 <ferror@plt+0xad00>
  40ca04:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40ca08:	add	x0, x0, #0xd18
  40ca0c:	b	40ca80 <ferror@plt+0xad00>
  40ca10:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40ca14:	add	x0, x0, #0xd38
  40ca18:	b	40ca80 <ferror@plt+0xad00>
  40ca1c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40ca20:	add	x0, x0, #0xd58
  40ca24:	b	40ca80 <ferror@plt+0xad00>
  40ca28:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40ca2c:	add	x0, x0, #0xd78
  40ca30:	b	40ca80 <ferror@plt+0xad00>
  40ca34:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40ca38:	add	x0, x0, #0xd90
  40ca3c:	b	40ca80 <ferror@plt+0xad00>
  40ca40:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40ca44:	add	x0, x0, #0xdb0
  40ca48:	b	40ca80 <ferror@plt+0xad00>
  40ca4c:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40ca50:	add	x0, x0, #0xdd0
  40ca54:	b	40ca80 <ferror@plt+0xad00>
  40ca58:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40ca5c:	add	x0, x0, #0xdf0
  40ca60:	b	40ca80 <ferror@plt+0xad00>
  40ca64:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40ca68:	add	x0, x0, #0xe10
  40ca6c:	b	40ca80 <ferror@plt+0xad00>
  40ca70:	adrp	x0, 489000 <warn@@Base+0x1a02c>
  40ca74:	add	x0, x0, #0xe28
  40ca78:	b	40ca80 <ferror@plt+0xad00>
  40ca7c:	mov	x0, #0x0                   	// #0
  40ca80:	add	sp, sp, #0x10
  40ca84:	ret
  40ca88:	sub	sp, sp, #0x10
  40ca8c:	str	x0, [sp, #8]
  40ca90:	ldr	x0, [sp, #8]
  40ca94:	add	x0, x0, #0x0
  40ca98:	cmp	x0, #0x81
  40ca9c:	b.hi	40cf04 <ferror@plt+0xb184>  // b.pmore
  40caa0:	cmp	w0, #0x81
  40caa4:	b.hi	40cf04 <ferror@plt+0xb184>  // b.pmore
  40caa8:	adrp	x1, 48a000 <warn@@Base+0x1b02c>
  40caac:	add	x1, x1, #0x9e8
  40cab0:	ldr	w0, [x1, w0, uxtw #2]
  40cab4:	adr	x1, 40cac0 <ferror@plt+0xad40>
  40cab8:	add	x0, x1, w0, sxtw #2
  40cabc:	br	x0
  40cac0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cac4:	add	x0, x0, #0x48
  40cac8:	b	40cf08 <ferror@plt+0xb188>
  40cacc:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cad0:	add	x0, x0, #0x58
  40cad4:	b	40cf08 <ferror@plt+0xb188>
  40cad8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cadc:	add	x0, x0, #0x68
  40cae0:	b	40cf08 <ferror@plt+0xb188>
  40cae4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cae8:	add	x0, x0, #0x78
  40caec:	b	40cf08 <ferror@plt+0xb188>
  40caf0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40caf4:	add	x0, x0, #0x88
  40caf8:	b	40cf08 <ferror@plt+0xb188>
  40cafc:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb00:	add	x0, x0, #0xa0
  40cb04:	b	40cf08 <ferror@plt+0xb188>
  40cb08:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb0c:	add	x0, x0, #0xb8
  40cb10:	b	40cf08 <ferror@plt+0xb188>
  40cb14:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb18:	add	x0, x0, #0xd0
  40cb1c:	b	40cf08 <ferror@plt+0xb188>
  40cb20:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb24:	add	x0, x0, #0xe0
  40cb28:	b	40cf08 <ferror@plt+0xb188>
  40cb2c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb30:	add	x0, x0, #0xf0
  40cb34:	b	40cf08 <ferror@plt+0xb188>
  40cb38:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb3c:	add	x0, x0, #0x100
  40cb40:	b	40cf08 <ferror@plt+0xb188>
  40cb44:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb48:	add	x0, x0, #0x110
  40cb4c:	b	40cf08 <ferror@plt+0xb188>
  40cb50:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb54:	add	x0, x0, #0x128
  40cb58:	b	40cf08 <ferror@plt+0xb188>
  40cb5c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb60:	add	x0, x0, #0x140
  40cb64:	b	40cf08 <ferror@plt+0xb188>
  40cb68:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb6c:	add	x0, x0, #0x158
  40cb70:	b	40cf08 <ferror@plt+0xb188>
  40cb74:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb78:	add	x0, x0, #0x170
  40cb7c:	b	40cf08 <ferror@plt+0xb188>
  40cb80:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb84:	add	x0, x0, #0x188
  40cb88:	b	40cf08 <ferror@plt+0xb188>
  40cb8c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb90:	add	x0, x0, #0x1a8
  40cb94:	b	40cf08 <ferror@plt+0xb188>
  40cb98:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cb9c:	add	x0, x0, #0x1c0
  40cba0:	b	40cf08 <ferror@plt+0xb188>
  40cba4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cba8:	add	x0, x0, #0x1d8
  40cbac:	b	40cf08 <ferror@plt+0xb188>
  40cbb0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cbb4:	add	x0, x0, #0x1f0
  40cbb8:	b	40cf08 <ferror@plt+0xb188>
  40cbbc:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cbc0:	add	x0, x0, #0x208
  40cbc4:	b	40cf08 <ferror@plt+0xb188>
  40cbc8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cbcc:	add	x0, x0, #0x220
  40cbd0:	b	40cf08 <ferror@plt+0xb188>
  40cbd4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cbd8:	add	x0, x0, #0x238
  40cbdc:	b	40cf08 <ferror@plt+0xb188>
  40cbe0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cbe4:	add	x0, x0, #0x250
  40cbe8:	b	40cf08 <ferror@plt+0xb188>
  40cbec:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cbf0:	add	x0, x0, #0x268
  40cbf4:	b	40cf08 <ferror@plt+0xb188>
  40cbf8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cbfc:	add	x0, x0, #0x280
  40cc00:	b	40cf08 <ferror@plt+0xb188>
  40cc04:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc08:	add	x0, x0, #0x298
  40cc0c:	b	40cf08 <ferror@plt+0xb188>
  40cc10:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc14:	add	x0, x0, #0x2b0
  40cc18:	b	40cf08 <ferror@plt+0xb188>
  40cc1c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc20:	add	x0, x0, #0x2c8
  40cc24:	b	40cf08 <ferror@plt+0xb188>
  40cc28:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc2c:	add	x0, x0, #0x2e0
  40cc30:	b	40cf08 <ferror@plt+0xb188>
  40cc34:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc38:	add	x0, x0, #0x2f8
  40cc3c:	b	40cf08 <ferror@plt+0xb188>
  40cc40:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc44:	add	x0, x0, #0x318
  40cc48:	b	40cf08 <ferror@plt+0xb188>
  40cc4c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc50:	add	x0, x0, #0x338
  40cc54:	b	40cf08 <ferror@plt+0xb188>
  40cc58:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc5c:	add	x0, x0, #0x358
  40cc60:	b	40cf08 <ferror@plt+0xb188>
  40cc64:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc68:	add	x0, x0, #0x378
  40cc6c:	b	40cf08 <ferror@plt+0xb188>
  40cc70:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc74:	add	x0, x0, #0x398
  40cc78:	b	40cf08 <ferror@plt+0xb188>
  40cc7c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc80:	add	x0, x0, #0x3b8
  40cc84:	b	40cf08 <ferror@plt+0xb188>
  40cc88:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc8c:	add	x0, x0, #0x3d8
  40cc90:	b	40cf08 <ferror@plt+0xb188>
  40cc94:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cc98:	add	x0, x0, #0x3f8
  40cc9c:	b	40cf08 <ferror@plt+0xb188>
  40cca0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cca4:	add	x0, x0, #0x410
  40cca8:	b	40cf08 <ferror@plt+0xb188>
  40ccac:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ccb0:	add	x0, x0, #0x428
  40ccb4:	b	40cf08 <ferror@plt+0xb188>
  40ccb8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ccbc:	add	x0, x0, #0x448
  40ccc0:	b	40cf08 <ferror@plt+0xb188>
  40ccc4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ccc8:	add	x0, x0, #0x468
  40cccc:	b	40cf08 <ferror@plt+0xb188>
  40ccd0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ccd4:	add	x0, x0, #0x488
  40ccd8:	b	40cf08 <ferror@plt+0xb188>
  40ccdc:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cce0:	add	x0, x0, #0x4a8
  40cce4:	b	40cf08 <ferror@plt+0xb188>
  40cce8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ccec:	add	x0, x0, #0x4c8
  40ccf0:	b	40cf08 <ferror@plt+0xb188>
  40ccf4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ccf8:	add	x0, x0, #0x4e8
  40ccfc:	b	40cf08 <ferror@plt+0xb188>
  40cd00:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd04:	add	x0, x0, #0x500
  40cd08:	b	40cf08 <ferror@plt+0xb188>
  40cd0c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd10:	add	x0, x0, #0x518
  40cd14:	b	40cf08 <ferror@plt+0xb188>
  40cd18:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd1c:	add	x0, x0, #0x530
  40cd20:	b	40cf08 <ferror@plt+0xb188>
  40cd24:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd28:	add	x0, x0, #0x548
  40cd2c:	b	40cf08 <ferror@plt+0xb188>
  40cd30:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd34:	add	x0, x0, #0x560
  40cd38:	b	40cf08 <ferror@plt+0xb188>
  40cd3c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd40:	add	x0, x0, #0x578
  40cd44:	b	40cf08 <ferror@plt+0xb188>
  40cd48:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd4c:	add	x0, x0, #0x590
  40cd50:	b	40cf08 <ferror@plt+0xb188>
  40cd54:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd58:	add	x0, x0, #0x5a8
  40cd5c:	b	40cf08 <ferror@plt+0xb188>
  40cd60:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd64:	add	x0, x0, #0x5c0
  40cd68:	b	40cf08 <ferror@plt+0xb188>
  40cd6c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd70:	add	x0, x0, #0x5d8
  40cd74:	b	40cf08 <ferror@plt+0xb188>
  40cd78:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd7c:	add	x0, x0, #0x5f8
  40cd80:	b	40cf08 <ferror@plt+0xb188>
  40cd84:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd88:	add	x0, x0, #0x618
  40cd8c:	b	40cf08 <ferror@plt+0xb188>
  40cd90:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cd94:	add	x0, x0, #0x638
  40cd98:	b	40cf08 <ferror@plt+0xb188>
  40cd9c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cda0:	add	x0, x0, #0x658
  40cda4:	b	40cf08 <ferror@plt+0xb188>
  40cda8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cdac:	add	x0, x0, #0x670
  40cdb0:	b	40cf08 <ferror@plt+0xb188>
  40cdb4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cdb8:	add	x0, x0, #0x690
  40cdbc:	b	40cf08 <ferror@plt+0xb188>
  40cdc0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cdc4:	add	x0, x0, #0x6b0
  40cdc8:	b	40cf08 <ferror@plt+0xb188>
  40cdcc:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cdd0:	add	x0, x0, #0x6d0
  40cdd4:	b	40cf08 <ferror@plt+0xb188>
  40cdd8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cddc:	add	x0, x0, #0x6f0
  40cde0:	b	40cf08 <ferror@plt+0xb188>
  40cde4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cde8:	add	x0, x0, #0x710
  40cdec:	b	40cf08 <ferror@plt+0xb188>
  40cdf0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cdf4:	add	x0, x0, #0x730
  40cdf8:	b	40cf08 <ferror@plt+0xb188>
  40cdfc:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce00:	add	x0, x0, #0x750
  40ce04:	b	40cf08 <ferror@plt+0xb188>
  40ce08:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce0c:	add	x0, x0, #0x770
  40ce10:	b	40cf08 <ferror@plt+0xb188>
  40ce14:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce18:	add	x0, x0, #0x790
  40ce1c:	b	40cf08 <ferror@plt+0xb188>
  40ce20:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce24:	add	x0, x0, #0x7b0
  40ce28:	b	40cf08 <ferror@plt+0xb188>
  40ce2c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce30:	add	x0, x0, #0x7d0
  40ce34:	b	40cf08 <ferror@plt+0xb188>
  40ce38:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce3c:	add	x0, x0, #0x7f0
  40ce40:	b	40cf08 <ferror@plt+0xb188>
  40ce44:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce48:	add	x0, x0, #0x810
  40ce4c:	b	40cf08 <ferror@plt+0xb188>
  40ce50:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce54:	add	x0, x0, #0x830
  40ce58:	b	40cf08 <ferror@plt+0xb188>
  40ce5c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce60:	add	x0, x0, #0x850
  40ce64:	b	40cf08 <ferror@plt+0xb188>
  40ce68:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce6c:	add	x0, x0, #0x870
  40ce70:	b	40cf08 <ferror@plt+0xb188>
  40ce74:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce78:	add	x0, x0, #0x888
  40ce7c:	b	40cf08 <ferror@plt+0xb188>
  40ce80:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce84:	add	x0, x0, #0x8a0
  40ce88:	b	40cf08 <ferror@plt+0xb188>
  40ce8c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce90:	add	x0, x0, #0x8b8
  40ce94:	b	40cf08 <ferror@plt+0xb188>
  40ce98:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ce9c:	add	x0, x0, #0x8d8
  40cea0:	b	40cf08 <ferror@plt+0xb188>
  40cea4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cea8:	add	x0, x0, #0x8f8
  40ceac:	b	40cf08 <ferror@plt+0xb188>
  40ceb0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ceb4:	add	x0, x0, #0x918
  40ceb8:	b	40cf08 <ferror@plt+0xb188>
  40cebc:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cec0:	add	x0, x0, #0x938
  40cec4:	b	40cf08 <ferror@plt+0xb188>
  40cec8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cecc:	add	x0, x0, #0x958
  40ced0:	b	40cf08 <ferror@plt+0xb188>
  40ced4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40ced8:	add	x0, x0, #0x978
  40cedc:	b	40cf08 <ferror@plt+0xb188>
  40cee0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cee4:	add	x0, x0, #0x998
  40cee8:	b	40cf08 <ferror@plt+0xb188>
  40ceec:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cef0:	add	x0, x0, #0x9b8
  40cef4:	b	40cf08 <ferror@plt+0xb188>
  40cef8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cefc:	add	x0, x0, #0x9d0
  40cf00:	b	40cf08 <ferror@plt+0xb188>
  40cf04:	mov	x0, #0x0                   	// #0
  40cf08:	add	sp, sp, #0x10
  40cf0c:	ret
  40cf10:	sub	sp, sp, #0x10
  40cf14:	str	x0, [sp, #8]
  40cf18:	ldr	x0, [sp, #8]
  40cf1c:	add	x0, x0, #0x0
  40cf20:	cmp	x0, #0x33
  40cf24:	b.hi	40d1b8 <ferror@plt+0xb438>  // b.pmore
  40cf28:	cmp	w0, #0x33
  40cf2c:	b.hi	40d1b8 <ferror@plt+0xb438>  // b.pmore
  40cf30:	adrp	x1, 48b000 <warn@@Base+0x1c02c>
  40cf34:	add	x1, x1, #0x4
  40cf38:	ldr	w0, [x1, w0, uxtw #2]
  40cf3c:	adr	x1, 40cf48 <ferror@plt+0xb1c8>
  40cf40:	add	x0, x1, w0, sxtw #2
  40cf44:	br	x0
  40cf48:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cf4c:	add	x0, x0, #0xbf0
  40cf50:	b	40d1bc <ferror@plt+0xb43c>
  40cf54:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cf58:	add	x0, x0, #0xc00
  40cf5c:	b	40d1bc <ferror@plt+0xb43c>
  40cf60:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cf64:	add	x0, x0, #0xc10
  40cf68:	b	40d1bc <ferror@plt+0xb43c>
  40cf6c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cf70:	add	x0, x0, #0xc20
  40cf74:	b	40d1bc <ferror@plt+0xb43c>
  40cf78:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cf7c:	add	x0, x0, #0xc30
  40cf80:	b	40d1bc <ferror@plt+0xb43c>
  40cf84:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cf88:	add	x0, x0, #0xc40
  40cf8c:	b	40d1bc <ferror@plt+0xb43c>
  40cf90:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cf94:	add	x0, x0, #0xc50
  40cf98:	b	40d1bc <ferror@plt+0xb43c>
  40cf9c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cfa0:	add	x0, x0, #0xc60
  40cfa4:	b	40d1bc <ferror@plt+0xb43c>
  40cfa8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cfac:	add	x0, x0, #0xc70
  40cfb0:	b	40d1bc <ferror@plt+0xb43c>
  40cfb4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cfb8:	add	x0, x0, #0xc80
  40cfbc:	b	40d1bc <ferror@plt+0xb43c>
  40cfc0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cfc4:	add	x0, x0, #0xc98
  40cfc8:	b	40d1bc <ferror@plt+0xb43c>
  40cfcc:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cfd0:	add	x0, x0, #0xcb0
  40cfd4:	b	40d1bc <ferror@plt+0xb43c>
  40cfd8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cfdc:	add	x0, x0, #0xcc8
  40cfe0:	b	40d1bc <ferror@plt+0xb43c>
  40cfe4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cfe8:	add	x0, x0, #0xce0
  40cfec:	b	40d1bc <ferror@plt+0xb43c>
  40cff0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40cff4:	add	x0, x0, #0xcf8
  40cff8:	b	40d1bc <ferror@plt+0xb43c>
  40cffc:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d000:	add	x0, x0, #0xd10
  40d004:	b	40d1bc <ferror@plt+0xb43c>
  40d008:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d00c:	add	x0, x0, #0xd28
  40d010:	b	40d1bc <ferror@plt+0xb43c>
  40d014:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d018:	add	x0, x0, #0xd40
  40d01c:	b	40d1bc <ferror@plt+0xb43c>
  40d020:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d024:	add	x0, x0, #0xd58
  40d028:	b	40d1bc <ferror@plt+0xb43c>
  40d02c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d030:	add	x0, x0, #0xd70
  40d034:	b	40d1bc <ferror@plt+0xb43c>
  40d038:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d03c:	add	x0, x0, #0xd90
  40d040:	b	40d1bc <ferror@plt+0xb43c>
  40d044:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d048:	add	x0, x0, #0xdb0
  40d04c:	b	40d1bc <ferror@plt+0xb43c>
  40d050:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d054:	add	x0, x0, #0xdc8
  40d058:	b	40d1bc <ferror@plt+0xb43c>
  40d05c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d060:	add	x0, x0, #0xde8
  40d064:	b	40d1bc <ferror@plt+0xb43c>
  40d068:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d06c:	add	x0, x0, #0xe00
  40d070:	b	40d1bc <ferror@plt+0xb43c>
  40d074:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d078:	add	x0, x0, #0xe18
  40d07c:	b	40d1bc <ferror@plt+0xb43c>
  40d080:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d084:	add	x0, x0, #0xe28
  40d088:	b	40d1bc <ferror@plt+0xb43c>
  40d08c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d090:	add	x0, x0, #0xe38
  40d094:	b	40d1bc <ferror@plt+0xb43c>
  40d098:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d09c:	add	x0, x0, #0xe48
  40d0a0:	b	40d1bc <ferror@plt+0xb43c>
  40d0a4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d0a8:	add	x0, x0, #0xe58
  40d0ac:	b	40d1bc <ferror@plt+0xb43c>
  40d0b0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d0b4:	add	x0, x0, #0xe78
  40d0b8:	b	40d1bc <ferror@plt+0xb43c>
  40d0bc:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d0c0:	add	x0, x0, #0xe88
  40d0c4:	b	40d1bc <ferror@plt+0xb43c>
  40d0c8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d0cc:	add	x0, x0, #0xe98
  40d0d0:	b	40d1bc <ferror@plt+0xb43c>
  40d0d4:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d0d8:	add	x0, x0, #0xea8
  40d0dc:	b	40d1bc <ferror@plt+0xb43c>
  40d0e0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d0e4:	add	x0, x0, #0xeb8
  40d0e8:	b	40d1bc <ferror@plt+0xb43c>
  40d0ec:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d0f0:	add	x0, x0, #0xec8
  40d0f4:	b	40d1bc <ferror@plt+0xb43c>
  40d0f8:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d0fc:	add	x0, x0, #0xee0
  40d100:	b	40d1bc <ferror@plt+0xb43c>
  40d104:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d108:	add	x0, x0, #0xef0
  40d10c:	b	40d1bc <ferror@plt+0xb43c>
  40d110:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d114:	add	x0, x0, #0xf00
  40d118:	b	40d1bc <ferror@plt+0xb43c>
  40d11c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d120:	add	x0, x0, #0xf20
  40d124:	b	40d1bc <ferror@plt+0xb43c>
  40d128:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d12c:	add	x0, x0, #0xf38
  40d130:	b	40d1bc <ferror@plt+0xb43c>
  40d134:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d138:	add	x0, x0, #0xf48
  40d13c:	b	40d1bc <ferror@plt+0xb43c>
  40d140:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d144:	add	x0, x0, #0xf58
  40d148:	b	40d1bc <ferror@plt+0xb43c>
  40d14c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d150:	add	x0, x0, #0xf68
  40d154:	b	40d1bc <ferror@plt+0xb43c>
  40d158:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d15c:	add	x0, x0, #0xf78
  40d160:	b	40d1bc <ferror@plt+0xb43c>
  40d164:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d168:	add	x0, x0, #0xf88
  40d16c:	b	40d1bc <ferror@plt+0xb43c>
  40d170:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d174:	add	x0, x0, #0xf98
  40d178:	b	40d1bc <ferror@plt+0xb43c>
  40d17c:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d180:	add	x0, x0, #0xfa8
  40d184:	b	40d1bc <ferror@plt+0xb43c>
  40d188:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d18c:	add	x0, x0, #0xfb8
  40d190:	b	40d1bc <ferror@plt+0xb43c>
  40d194:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d198:	add	x0, x0, #0xfd0
  40d19c:	b	40d1bc <ferror@plt+0xb43c>
  40d1a0:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d1a4:	add	x0, x0, #0xfe8
  40d1a8:	b	40d1bc <ferror@plt+0xb43c>
  40d1ac:	adrp	x0, 48a000 <warn@@Base+0x1b02c>
  40d1b0:	add	x0, x0, #0xff8
  40d1b4:	b	40d1bc <ferror@plt+0xb43c>
  40d1b8:	mov	x0, #0x0                   	// #0
  40d1bc:	add	sp, sp, #0x10
  40d1c0:	ret
  40d1c4:	sub	sp, sp, #0x10
  40d1c8:	str	x0, [sp, #8]
  40d1cc:	ldr	x0, [sp, #8]
  40d1d0:	add	x0, x0, #0x0
  40d1d4:	cmp	x0, #0xe4
  40d1d8:	b.hi	40d610 <ferror@plt+0xb890>  // b.pmore
  40d1dc:	cmp	w0, #0xe4
  40d1e0:	b.hi	40d610 <ferror@plt+0xb890>  // b.pmore
  40d1e4:	adrp	x1, 48b000 <warn@@Base+0x1c02c>
  40d1e8:	add	x1, x1, #0x668
  40d1ec:	ldr	w0, [x1, w0, uxtw #2]
  40d1f0:	adr	x1, 40d1fc <ferror@plt+0xb47c>
  40d1f4:	add	x0, x1, w0, sxtw #2
  40d1f8:	br	x0
  40d1fc:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d200:	add	x0, x0, #0xd8
  40d204:	b	40d614 <ferror@plt+0xb894>
  40d208:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d20c:	add	x0, x0, #0xe8
  40d210:	b	40d614 <ferror@plt+0xb894>
  40d214:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d218:	add	x0, x0, #0xf8
  40d21c:	b	40d614 <ferror@plt+0xb894>
  40d220:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d224:	add	x0, x0, #0x108
  40d228:	b	40d614 <ferror@plt+0xb894>
  40d22c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d230:	add	x0, x0, #0x118
  40d234:	b	40d614 <ferror@plt+0xb894>
  40d238:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d23c:	add	x0, x0, #0x128
  40d240:	b	40d614 <ferror@plt+0xb894>
  40d244:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d248:	add	x0, x0, #0x138
  40d24c:	b	40d614 <ferror@plt+0xb894>
  40d250:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d254:	add	x0, x0, #0x148
  40d258:	b	40d614 <ferror@plt+0xb894>
  40d25c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d260:	add	x0, x0, #0x158
  40d264:	b	40d614 <ferror@plt+0xb894>
  40d268:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d26c:	add	x0, x0, #0x168
  40d270:	b	40d614 <ferror@plt+0xb894>
  40d274:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d278:	add	x0, x0, #0x178
  40d27c:	b	40d614 <ferror@plt+0xb894>
  40d280:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d284:	add	x0, x0, #0x188
  40d288:	b	40d614 <ferror@plt+0xb894>
  40d28c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d290:	add	x0, x0, #0x198
  40d294:	b	40d614 <ferror@plt+0xb894>
  40d298:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d29c:	add	x0, x0, #0x1a8
  40d2a0:	b	40d614 <ferror@plt+0xb894>
  40d2a4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d2a8:	add	x0, x0, #0x1b8
  40d2ac:	b	40d614 <ferror@plt+0xb894>
  40d2b0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d2b4:	add	x0, x0, #0x1c8
  40d2b8:	b	40d614 <ferror@plt+0xb894>
  40d2bc:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d2c0:	add	x0, x0, #0x1d8
  40d2c4:	b	40d614 <ferror@plt+0xb894>
  40d2c8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d2cc:	add	x0, x0, #0x1e8
  40d2d0:	b	40d614 <ferror@plt+0xb894>
  40d2d4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d2d8:	add	x0, x0, #0x1f8
  40d2dc:	b	40d614 <ferror@plt+0xb894>
  40d2e0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d2e4:	add	x0, x0, #0x208
  40d2e8:	b	40d614 <ferror@plt+0xb894>
  40d2ec:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d2f0:	add	x0, x0, #0x218
  40d2f4:	b	40d614 <ferror@plt+0xb894>
  40d2f8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d2fc:	add	x0, x0, #0x228
  40d300:	b	40d614 <ferror@plt+0xb894>
  40d304:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d308:	add	x0, x0, #0x238
  40d30c:	b	40d614 <ferror@plt+0xb894>
  40d310:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d314:	add	x0, x0, #0x248
  40d318:	b	40d614 <ferror@plt+0xb894>
  40d31c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d320:	add	x0, x0, #0x258
  40d324:	b	40d614 <ferror@plt+0xb894>
  40d328:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d32c:	add	x0, x0, #0x268
  40d330:	b	40d614 <ferror@plt+0xb894>
  40d334:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d338:	add	x0, x0, #0x278
  40d33c:	b	40d614 <ferror@plt+0xb894>
  40d340:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d344:	add	x0, x0, #0x288
  40d348:	b	40d614 <ferror@plt+0xb894>
  40d34c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d350:	add	x0, x0, #0x298
  40d354:	b	40d614 <ferror@plt+0xb894>
  40d358:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d35c:	add	x0, x0, #0x2a8
  40d360:	b	40d614 <ferror@plt+0xb894>
  40d364:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d368:	add	x0, x0, #0x2b8
  40d36c:	b	40d614 <ferror@plt+0xb894>
  40d370:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d374:	add	x0, x0, #0x2c8
  40d378:	b	40d614 <ferror@plt+0xb894>
  40d37c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d380:	add	x0, x0, #0x2d8
  40d384:	b	40d614 <ferror@plt+0xb894>
  40d388:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d38c:	add	x0, x0, #0x2e8
  40d390:	b	40d614 <ferror@plt+0xb894>
  40d394:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d398:	add	x0, x0, #0x2f8
  40d39c:	b	40d614 <ferror@plt+0xb894>
  40d3a0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d3a4:	add	x0, x0, #0x308
  40d3a8:	b	40d614 <ferror@plt+0xb894>
  40d3ac:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d3b0:	add	x0, x0, #0x318
  40d3b4:	b	40d614 <ferror@plt+0xb894>
  40d3b8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d3bc:	add	x0, x0, #0x328
  40d3c0:	b	40d614 <ferror@plt+0xb894>
  40d3c4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d3c8:	add	x0, x0, #0x338
  40d3cc:	b	40d614 <ferror@plt+0xb894>
  40d3d0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d3d4:	add	x0, x0, #0x348
  40d3d8:	b	40d614 <ferror@plt+0xb894>
  40d3dc:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d3e0:	add	x0, x0, #0x358
  40d3e4:	b	40d614 <ferror@plt+0xb894>
  40d3e8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d3ec:	add	x0, x0, #0x368
  40d3f0:	b	40d614 <ferror@plt+0xb894>
  40d3f4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d3f8:	add	x0, x0, #0x378
  40d3fc:	b	40d614 <ferror@plt+0xb894>
  40d400:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d404:	add	x0, x0, #0x388
  40d408:	b	40d614 <ferror@plt+0xb894>
  40d40c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d410:	add	x0, x0, #0x398
  40d414:	b	40d614 <ferror@plt+0xb894>
  40d418:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d41c:	add	x0, x0, #0x3a8
  40d420:	b	40d614 <ferror@plt+0xb894>
  40d424:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d428:	add	x0, x0, #0x3b8
  40d42c:	b	40d614 <ferror@plt+0xb894>
  40d430:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d434:	add	x0, x0, #0x3c8
  40d438:	b	40d614 <ferror@plt+0xb894>
  40d43c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d440:	add	x0, x0, #0x3d8
  40d444:	b	40d614 <ferror@plt+0xb894>
  40d448:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d44c:	add	x0, x0, #0x3e8
  40d450:	b	40d614 <ferror@plt+0xb894>
  40d454:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d458:	add	x0, x0, #0x3f8
  40d45c:	b	40d614 <ferror@plt+0xb894>
  40d460:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d464:	add	x0, x0, #0x408
  40d468:	b	40d614 <ferror@plt+0xb894>
  40d46c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d470:	add	x0, x0, #0x418
  40d474:	b	40d614 <ferror@plt+0xb894>
  40d478:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d47c:	add	x0, x0, #0x428
  40d480:	b	40d614 <ferror@plt+0xb894>
  40d484:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d488:	add	x0, x0, #0x438
  40d48c:	b	40d614 <ferror@plt+0xb894>
  40d490:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d494:	add	x0, x0, #0x450
  40d498:	b	40d614 <ferror@plt+0xb894>
  40d49c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d4a0:	add	x0, x0, #0x468
  40d4a4:	b	40d614 <ferror@plt+0xb894>
  40d4a8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d4ac:	add	x0, x0, #0x478
  40d4b0:	b	40d614 <ferror@plt+0xb894>
  40d4b4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d4b8:	add	x0, x0, #0x488
  40d4bc:	b	40d614 <ferror@plt+0xb894>
  40d4c0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d4c4:	add	x0, x0, #0x498
  40d4c8:	b	40d614 <ferror@plt+0xb894>
  40d4cc:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d4d0:	add	x0, x0, #0x4a8
  40d4d4:	b	40d614 <ferror@plt+0xb894>
  40d4d8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d4dc:	add	x0, x0, #0x4b8
  40d4e0:	b	40d614 <ferror@plt+0xb894>
  40d4e4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d4e8:	add	x0, x0, #0x4c8
  40d4ec:	b	40d614 <ferror@plt+0xb894>
  40d4f0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d4f4:	add	x0, x0, #0x4e0
  40d4f8:	b	40d614 <ferror@plt+0xb894>
  40d4fc:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d500:	add	x0, x0, #0x4f0
  40d504:	b	40d614 <ferror@plt+0xb894>
  40d508:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d50c:	add	x0, x0, #0x500
  40d510:	b	40d614 <ferror@plt+0xb894>
  40d514:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d518:	add	x0, x0, #0x510
  40d51c:	b	40d614 <ferror@plt+0xb894>
  40d520:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d524:	add	x0, x0, #0x520
  40d528:	b	40d614 <ferror@plt+0xb894>
  40d52c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d530:	add	x0, x0, #0x530
  40d534:	b	40d614 <ferror@plt+0xb894>
  40d538:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d53c:	add	x0, x0, #0x540
  40d540:	b	40d614 <ferror@plt+0xb894>
  40d544:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d548:	add	x0, x0, #0x550
  40d54c:	b	40d614 <ferror@plt+0xb894>
  40d550:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d554:	add	x0, x0, #0x560
  40d558:	b	40d614 <ferror@plt+0xb894>
  40d55c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d560:	add	x0, x0, #0x570
  40d564:	b	40d614 <ferror@plt+0xb894>
  40d568:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d56c:	add	x0, x0, #0x580
  40d570:	b	40d614 <ferror@plt+0xb894>
  40d574:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d578:	add	x0, x0, #0x590
  40d57c:	b	40d614 <ferror@plt+0xb894>
  40d580:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d584:	add	x0, x0, #0x5a0
  40d588:	b	40d614 <ferror@plt+0xb894>
  40d58c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d590:	add	x0, x0, #0x5b0
  40d594:	b	40d614 <ferror@plt+0xb894>
  40d598:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d59c:	add	x0, x0, #0x5c0
  40d5a0:	b	40d614 <ferror@plt+0xb894>
  40d5a4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d5a8:	add	x0, x0, #0x5d0
  40d5ac:	b	40d614 <ferror@plt+0xb894>
  40d5b0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d5b4:	add	x0, x0, #0x5e0
  40d5b8:	b	40d614 <ferror@plt+0xb894>
  40d5bc:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d5c0:	add	x0, x0, #0x5f0
  40d5c4:	b	40d614 <ferror@plt+0xb894>
  40d5c8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d5cc:	add	x0, x0, #0x600
  40d5d0:	b	40d614 <ferror@plt+0xb894>
  40d5d4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d5d8:	add	x0, x0, #0x610
  40d5dc:	b	40d614 <ferror@plt+0xb894>
  40d5e0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d5e4:	add	x0, x0, #0x620
  40d5e8:	b	40d614 <ferror@plt+0xb894>
  40d5ec:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d5f0:	add	x0, x0, #0x630
  40d5f4:	b	40d614 <ferror@plt+0xb894>
  40d5f8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d5fc:	add	x0, x0, #0x640
  40d600:	b	40d614 <ferror@plt+0xb894>
  40d604:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d608:	add	x0, x0, #0x658
  40d60c:	b	40d614 <ferror@plt+0xb894>
  40d610:	mov	x0, #0x0                   	// #0
  40d614:	add	sp, sp, #0x10
  40d618:	ret
  40d61c:	sub	sp, sp, #0x10
  40d620:	str	x0, [sp, #8]
  40d624:	ldr	x0, [sp, #8]
  40d628:	cmp	x0, #0x18
  40d62c:	b.eq	40d820 <ferror@plt+0xbaa0>  // b.none
  40d630:	ldr	x0, [sp, #8]
  40d634:	cmp	x0, #0x18
  40d638:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d63c:	ldr	x0, [sp, #8]
  40d640:	cmp	x0, #0x17
  40d644:	b.eq	40d814 <ferror@plt+0xba94>  // b.none
  40d648:	ldr	x0, [sp, #8]
  40d64c:	cmp	x0, #0x17
  40d650:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d654:	ldr	x0, [sp, #8]
  40d658:	cmp	x0, #0x16
  40d65c:	b.eq	40d808 <ferror@plt+0xba88>  // b.none
  40d660:	ldr	x0, [sp, #8]
  40d664:	cmp	x0, #0x16
  40d668:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d66c:	ldr	x0, [sp, #8]
  40d670:	cmp	x0, #0x15
  40d674:	b.eq	40d7fc <ferror@plt+0xba7c>  // b.none
  40d678:	ldr	x0, [sp, #8]
  40d67c:	cmp	x0, #0x15
  40d680:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d684:	ldr	x0, [sp, #8]
  40d688:	cmp	x0, #0x14
  40d68c:	b.eq	40d7f0 <ferror@plt+0xba70>  // b.none
  40d690:	ldr	x0, [sp, #8]
  40d694:	cmp	x0, #0x14
  40d698:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d69c:	ldr	x0, [sp, #8]
  40d6a0:	cmp	x0, #0x13
  40d6a4:	b.eq	40d7e4 <ferror@plt+0xba64>  // b.none
  40d6a8:	ldr	x0, [sp, #8]
  40d6ac:	cmp	x0, #0x13
  40d6b0:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d6b4:	ldr	x0, [sp, #8]
  40d6b8:	cmp	x0, #0xd
  40d6bc:	b.eq	40d7d8 <ferror@plt+0xba58>  // b.none
  40d6c0:	ldr	x0, [sp, #8]
  40d6c4:	cmp	x0, #0xd
  40d6c8:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d6cc:	ldr	x0, [sp, #8]
  40d6d0:	cmp	x0, #0x7
  40d6d4:	b.eq	40d7cc <ferror@plt+0xba4c>  // b.none
  40d6d8:	ldr	x0, [sp, #8]
  40d6dc:	cmp	x0, #0x7
  40d6e0:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d6e4:	ldr	x0, [sp, #8]
  40d6e8:	cmp	x0, #0x6
  40d6ec:	b.eq	40d7c0 <ferror@plt+0xba40>  // b.none
  40d6f0:	ldr	x0, [sp, #8]
  40d6f4:	cmp	x0, #0x6
  40d6f8:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d6fc:	ldr	x0, [sp, #8]
  40d700:	cmp	x0, #0x5
  40d704:	b.eq	40d7b4 <ferror@plt+0xba34>  // b.none
  40d708:	ldr	x0, [sp, #8]
  40d70c:	cmp	x0, #0x5
  40d710:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d714:	ldr	x0, [sp, #8]
  40d718:	cmp	x0, #0x4
  40d71c:	b.eq	40d7a8 <ferror@plt+0xba28>  // b.none
  40d720:	ldr	x0, [sp, #8]
  40d724:	cmp	x0, #0x4
  40d728:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d72c:	ldr	x0, [sp, #8]
  40d730:	cmp	x0, #0x3
  40d734:	b.eq	40d79c <ferror@plt+0xba1c>  // b.none
  40d738:	ldr	x0, [sp, #8]
  40d73c:	cmp	x0, #0x3
  40d740:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d744:	ldr	x0, [sp, #8]
  40d748:	cmp	x0, #0x2
  40d74c:	b.eq	40d790 <ferror@plt+0xba10>  // b.none
  40d750:	ldr	x0, [sp, #8]
  40d754:	cmp	x0, #0x2
  40d758:	b.hi	40d82c <ferror@plt+0xbaac>  // b.pmore
  40d75c:	ldr	x0, [sp, #8]
  40d760:	cmp	x0, #0x0
  40d764:	b.eq	40d778 <ferror@plt+0xb9f8>  // b.none
  40d768:	ldr	x0, [sp, #8]
  40d76c:	cmp	x0, #0x1
  40d770:	b.eq	40d784 <ferror@plt+0xba04>  // b.none
  40d774:	b	40d82c <ferror@plt+0xbaac>
  40d778:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d77c:	add	x0, x0, #0xa00
  40d780:	b	40d830 <ferror@plt+0xbab0>
  40d784:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d788:	add	x0, x0, #0xa10
  40d78c:	b	40d830 <ferror@plt+0xbab0>
  40d790:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d794:	add	x0, x0, #0xa20
  40d798:	b	40d830 <ferror@plt+0xbab0>
  40d79c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d7a0:	add	x0, x0, #0xa30
  40d7a4:	b	40d830 <ferror@plt+0xbab0>
  40d7a8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d7ac:	add	x0, x0, #0xa38
  40d7b0:	b	40d830 <ferror@plt+0xbab0>
  40d7b4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d7b8:	add	x0, x0, #0xa48
  40d7bc:	b	40d830 <ferror@plt+0xbab0>
  40d7c0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d7c4:	add	x0, x0, #0xa58
  40d7c8:	b	40d830 <ferror@plt+0xbab0>
  40d7cc:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d7d0:	add	x0, x0, #0xa68
  40d7d4:	b	40d830 <ferror@plt+0xbab0>
  40d7d8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d7dc:	add	x0, x0, #0xa78
  40d7e0:	b	40d830 <ferror@plt+0xbab0>
  40d7e4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d7e8:	add	x0, x0, #0xa88
  40d7ec:	b	40d830 <ferror@plt+0xbab0>
  40d7f0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d7f4:	add	x0, x0, #0xa98
  40d7f8:	b	40d830 <ferror@plt+0xbab0>
  40d7fc:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d800:	add	x0, x0, #0xaa8
  40d804:	b	40d830 <ferror@plt+0xbab0>
  40d808:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d80c:	add	x0, x0, #0xab8
  40d810:	b	40d830 <ferror@plt+0xbab0>
  40d814:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d818:	add	x0, x0, #0xac8
  40d81c:	b	40d830 <ferror@plt+0xbab0>
  40d820:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d824:	add	x0, x0, #0xae0
  40d828:	b	40d830 <ferror@plt+0xbab0>
  40d82c:	mov	x0, #0x0                   	// #0
  40d830:	add	sp, sp, #0x10
  40d834:	ret
  40d838:	sub	sp, sp, #0x10
  40d83c:	str	x0, [sp, #8]
  40d840:	ldr	x0, [sp, #8]
  40d844:	cmp	x0, #0xc9
  40d848:	b.eq	40da60 <ferror@plt+0xbce0>  // b.none
  40d84c:	ldr	x0, [sp, #8]
  40d850:	cmp	x0, #0xc9
  40d854:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d858:	ldr	x0, [sp, #8]
  40d85c:	cmp	x0, #0xc8
  40d860:	b.eq	40da54 <ferror@plt+0xbcd4>  // b.none
  40d864:	ldr	x0, [sp, #8]
  40d868:	cmp	x0, #0xc8
  40d86c:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d870:	ldr	x0, [sp, #8]
  40d874:	cmp	x0, #0xd
  40d878:	b.eq	40da48 <ferror@plt+0xbcc8>  // b.none
  40d87c:	ldr	x0, [sp, #8]
  40d880:	cmp	x0, #0xd
  40d884:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d888:	ldr	x0, [sp, #8]
  40d88c:	cmp	x0, #0xc
  40d890:	b.eq	40da3c <ferror@plt+0xbcbc>  // b.none
  40d894:	ldr	x0, [sp, #8]
  40d898:	cmp	x0, #0xc
  40d89c:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d8a0:	ldr	x0, [sp, #8]
  40d8a4:	cmp	x0, #0xb
  40d8a8:	b.eq	40da30 <ferror@plt+0xbcb0>  // b.none
  40d8ac:	ldr	x0, [sp, #8]
  40d8b0:	cmp	x0, #0xb
  40d8b4:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d8b8:	ldr	x0, [sp, #8]
  40d8bc:	cmp	x0, #0xa
  40d8c0:	b.eq	40da24 <ferror@plt+0xbca4>  // b.none
  40d8c4:	ldr	x0, [sp, #8]
  40d8c8:	cmp	x0, #0xa
  40d8cc:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d8d0:	ldr	x0, [sp, #8]
  40d8d4:	cmp	x0, #0x9
  40d8d8:	b.eq	40da18 <ferror@plt+0xbc98>  // b.none
  40d8dc:	ldr	x0, [sp, #8]
  40d8e0:	cmp	x0, #0x9
  40d8e4:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d8e8:	ldr	x0, [sp, #8]
  40d8ec:	cmp	x0, #0x8
  40d8f0:	b.eq	40da0c <ferror@plt+0xbc8c>  // b.none
  40d8f4:	ldr	x0, [sp, #8]
  40d8f8:	cmp	x0, #0x8
  40d8fc:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d900:	ldr	x0, [sp, #8]
  40d904:	cmp	x0, #0x7
  40d908:	b.eq	40da00 <ferror@plt+0xbc80>  // b.none
  40d90c:	ldr	x0, [sp, #8]
  40d910:	cmp	x0, #0x7
  40d914:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d918:	ldr	x0, [sp, #8]
  40d91c:	cmp	x0, #0x6
  40d920:	b.eq	40d9f4 <ferror@plt+0xbc74>  // b.none
  40d924:	ldr	x0, [sp, #8]
  40d928:	cmp	x0, #0x6
  40d92c:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d930:	ldr	x0, [sp, #8]
  40d934:	cmp	x0, #0x5
  40d938:	b.eq	40d9e8 <ferror@plt+0xbc68>  // b.none
  40d93c:	ldr	x0, [sp, #8]
  40d940:	cmp	x0, #0x5
  40d944:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d948:	ldr	x0, [sp, #8]
  40d94c:	cmp	x0, #0x4
  40d950:	b.eq	40d9dc <ferror@plt+0xbc5c>  // b.none
  40d954:	ldr	x0, [sp, #8]
  40d958:	cmp	x0, #0x4
  40d95c:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d960:	ldr	x0, [sp, #8]
  40d964:	cmp	x0, #0x3
  40d968:	b.eq	40d9d0 <ferror@plt+0xbc50>  // b.none
  40d96c:	ldr	x0, [sp, #8]
  40d970:	cmp	x0, #0x3
  40d974:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d978:	ldr	x0, [sp, #8]
  40d97c:	cmp	x0, #0x2
  40d980:	b.eq	40d9c4 <ferror@plt+0xbc44>  // b.none
  40d984:	ldr	x0, [sp, #8]
  40d988:	cmp	x0, #0x2
  40d98c:	b.hi	40da6c <ferror@plt+0xbcec>  // b.pmore
  40d990:	ldr	x0, [sp, #8]
  40d994:	cmp	x0, #0x0
  40d998:	b.eq	40d9ac <ferror@plt+0xbc2c>  // b.none
  40d99c:	ldr	x0, [sp, #8]
  40d9a0:	cmp	x0, #0x1
  40d9a4:	b.eq	40d9b8 <ferror@plt+0xbc38>  // b.none
  40d9a8:	b	40da6c <ferror@plt+0xbcec>
  40d9ac:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d9b0:	add	x0, x0, #0xaf8
  40d9b4:	b	40da70 <ferror@plt+0xbcf0>
  40d9b8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d9bc:	add	x0, x0, #0xb08
  40d9c0:	b	40da70 <ferror@plt+0xbcf0>
  40d9c4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d9c8:	add	x0, x0, #0xb18
  40d9cc:	b	40da70 <ferror@plt+0xbcf0>
  40d9d0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d9d4:	add	x0, x0, #0xb28
  40d9d8:	b	40da70 <ferror@plt+0xbcf0>
  40d9dc:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d9e0:	add	x0, x0, #0xb38
  40d9e4:	b	40da70 <ferror@plt+0xbcf0>
  40d9e8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d9ec:	add	x0, x0, #0xb50
  40d9f0:	b	40da70 <ferror@plt+0xbcf0>
  40d9f4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40d9f8:	add	x0, x0, #0xb68
  40d9fc:	b	40da70 <ferror@plt+0xbcf0>
  40da00:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40da04:	add	x0, x0, #0xb80
  40da08:	b	40da70 <ferror@plt+0xbcf0>
  40da0c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40da10:	add	x0, x0, #0xb90
  40da14:	b	40da70 <ferror@plt+0xbcf0>
  40da18:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40da1c:	add	x0, x0, #0xba0
  40da20:	b	40da70 <ferror@plt+0xbcf0>
  40da24:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40da28:	add	x0, x0, #0xbb0
  40da2c:	b	40da70 <ferror@plt+0xbcf0>
  40da30:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40da34:	add	x0, x0, #0xbc0
  40da38:	b	40da70 <ferror@plt+0xbcf0>
  40da3c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40da40:	add	x0, x0, #0xbd8
  40da44:	b	40da70 <ferror@plt+0xbcf0>
  40da48:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40da4c:	add	x0, x0, #0xbf0
  40da50:	b	40da70 <ferror@plt+0xbcf0>
  40da54:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40da58:	add	x0, x0, #0xc08
  40da5c:	b	40da70 <ferror@plt+0xbcf0>
  40da60:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40da64:	add	x0, x0, #0xc20
  40da68:	b	40da70 <ferror@plt+0xbcf0>
  40da6c:	mov	x0, #0x0                   	// #0
  40da70:	add	sp, sp, #0x10
  40da74:	ret
  40da78:	sub	sp, sp, #0x10
  40da7c:	str	x0, [sp, #8]
  40da80:	ldr	x0, [sp, #8]
  40da84:	cmp	x0, #0x0
  40da88:	b.eq	40da9c <ferror@plt+0xbd1c>  // b.none
  40da8c:	ldr	x0, [sp, #8]
  40da90:	cmp	x0, #0x1
  40da94:	b.eq	40daa8 <ferror@plt+0xbd28>  // b.none
  40da98:	b	40dab4 <ferror@plt+0xbd34>
  40da9c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40daa0:	add	x0, x0, #0xc38
  40daa4:	b	40dab8 <ferror@plt+0xbd38>
  40daa8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40daac:	add	x0, x0, #0xc48
  40dab0:	b	40dab8 <ferror@plt+0xbd38>
  40dab4:	mov	x0, #0x0                   	// #0
  40dab8:	add	sp, sp, #0x10
  40dabc:	ret
  40dac0:	sub	sp, sp, #0x10
  40dac4:	str	x0, [sp, #8]
  40dac8:	ldr	x0, [sp, #8]
  40dacc:	add	x0, x0, #0x0
  40dad0:	cmp	x0, #0xfb
  40dad4:	b.hi	40dd14 <ferror@plt+0xbf94>  // b.pmore
  40dad8:	cmp	w0, #0xfb
  40dadc:	b.hi	40dd14 <ferror@plt+0xbf94>  // b.pmore
  40dae0:	adrp	x1, 48c000 <warn@@Base+0x1d02c>
  40dae4:	add	x1, x1, #0x8
  40dae8:	ldr	w0, [x1, w0, uxtw #2]
  40daec:	adr	x1, 40daf8 <ferror@plt+0xbd78>
  40daf0:	add	x0, x1, w0, sxtw #2
  40daf4:	br	x0
  40daf8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dafc:	add	x0, x0, #0xc58
  40db00:	b	40dd18 <ferror@plt+0xbf98>
  40db04:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db08:	add	x0, x0, #0xc68
  40db0c:	b	40dd18 <ferror@plt+0xbf98>
  40db10:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db14:	add	x0, x0, #0xc78
  40db18:	b	40dd18 <ferror@plt+0xbf98>
  40db1c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db20:	add	x0, x0, #0xc88
  40db24:	b	40dd18 <ferror@plt+0xbf98>
  40db28:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db2c:	add	x0, x0, #0xc98
  40db30:	b	40dd18 <ferror@plt+0xbf98>
  40db34:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db38:	add	x0, x0, #0xca8
  40db3c:	b	40dd18 <ferror@plt+0xbf98>
  40db40:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db44:	add	x0, x0, #0xcb8
  40db48:	b	40dd18 <ferror@plt+0xbf98>
  40db4c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db50:	add	x0, x0, #0xcd0
  40db54:	b	40dd18 <ferror@plt+0xbf98>
  40db58:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db5c:	add	x0, x0, #0xce8
  40db60:	b	40dd18 <ferror@plt+0xbf98>
  40db64:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db68:	add	x0, x0, #0xd00
  40db6c:	b	40dd18 <ferror@plt+0xbf98>
  40db70:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db74:	add	x0, x0, #0xd18
  40db78:	b	40dd18 <ferror@plt+0xbf98>
  40db7c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db80:	add	x0, x0, #0xd28
  40db84:	b	40dd18 <ferror@plt+0xbf98>
  40db88:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db8c:	add	x0, x0, #0xd38
  40db90:	b	40dd18 <ferror@plt+0xbf98>
  40db94:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40db98:	add	x0, x0, #0xd48
  40db9c:	b	40dd18 <ferror@plt+0xbf98>
  40dba0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dba4:	add	x0, x0, #0xd58
  40dba8:	b	40dd18 <ferror@plt+0xbf98>
  40dbac:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dbb0:	add	x0, x0, #0xd68
  40dbb4:	b	40dd18 <ferror@plt+0xbf98>
  40dbb8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dbbc:	add	x0, x0, #0xd78
  40dbc0:	b	40dd18 <ferror@plt+0xbf98>
  40dbc4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dbc8:	add	x0, x0, #0xd90
  40dbcc:	b	40dd18 <ferror@plt+0xbf98>
  40dbd0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dbd4:	add	x0, x0, #0xda8
  40dbd8:	b	40dd18 <ferror@plt+0xbf98>
  40dbdc:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dbe0:	add	x0, x0, #0xdc0
  40dbe4:	b	40dd18 <ferror@plt+0xbf98>
  40dbe8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dbec:	add	x0, x0, #0xdd0
  40dbf0:	b	40dd18 <ferror@plt+0xbf98>
  40dbf4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dbf8:	add	x0, x0, #0xde0
  40dbfc:	b	40dd18 <ferror@plt+0xbf98>
  40dc00:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc04:	add	x0, x0, #0xdf8
  40dc08:	b	40dd18 <ferror@plt+0xbf98>
  40dc0c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc10:	add	x0, x0, #0xe10
  40dc14:	b	40dd18 <ferror@plt+0xbf98>
  40dc18:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc1c:	add	x0, x0, #0xe28
  40dc20:	b	40dd18 <ferror@plt+0xbf98>
  40dc24:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc28:	add	x0, x0, #0xe38
  40dc2c:	b	40dd18 <ferror@plt+0xbf98>
  40dc30:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc34:	add	x0, x0, #0xe50
  40dc38:	b	40dd18 <ferror@plt+0xbf98>
  40dc3c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc40:	add	x0, x0, #0xe68
  40dc44:	b	40dd18 <ferror@plt+0xbf98>
  40dc48:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc4c:	add	x0, x0, #0xe78
  40dc50:	b	40dd18 <ferror@plt+0xbf98>
  40dc54:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc58:	add	x0, x0, #0xe90
  40dc5c:	b	40dd18 <ferror@plt+0xbf98>
  40dc60:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc64:	add	x0, x0, #0xea8
  40dc68:	b	40dd18 <ferror@plt+0xbf98>
  40dc6c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc70:	add	x0, x0, #0xec0
  40dc74:	b	40dd18 <ferror@plt+0xbf98>
  40dc78:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc7c:	add	x0, x0, #0xed8
  40dc80:	b	40dd18 <ferror@plt+0xbf98>
  40dc84:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc88:	add	x0, x0, #0xee8
  40dc8c:	b	40dd18 <ferror@plt+0xbf98>
  40dc90:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dc94:	add	x0, x0, #0xef8
  40dc98:	b	40dd18 <ferror@plt+0xbf98>
  40dc9c:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dca0:	add	x0, x0, #0xf18
  40dca4:	b	40dd18 <ferror@plt+0xbf98>
  40dca8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dcac:	add	x0, x0, #0xf30
  40dcb0:	b	40dd18 <ferror@plt+0xbf98>
  40dcb4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dcb8:	add	x0, x0, #0xf48
  40dcbc:	b	40dd18 <ferror@plt+0xbf98>
  40dcc0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dcc4:	add	x0, x0, #0xf60
  40dcc8:	b	40dd18 <ferror@plt+0xbf98>
  40dccc:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dcd0:	add	x0, x0, #0xf78
  40dcd4:	b	40dd18 <ferror@plt+0xbf98>
  40dcd8:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dcdc:	add	x0, x0, #0xf90
  40dce0:	b	40dd18 <ferror@plt+0xbf98>
  40dce4:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dce8:	add	x0, x0, #0xfa8
  40dcec:	b	40dd18 <ferror@plt+0xbf98>
  40dcf0:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dcf4:	add	x0, x0, #0xfc0
  40dcf8:	b	40dd18 <ferror@plt+0xbf98>
  40dcfc:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dd00:	add	x0, x0, #0xfd8
  40dd04:	b	40dd18 <ferror@plt+0xbf98>
  40dd08:	adrp	x0, 48b000 <warn@@Base+0x1c02c>
  40dd0c:	add	x0, x0, #0xff0
  40dd10:	b	40dd18 <ferror@plt+0xbf98>
  40dd14:	mov	x0, #0x0                   	// #0
  40dd18:	add	sp, sp, #0x10
  40dd1c:	ret
  40dd20:	sub	sp, sp, #0x10
  40dd24:	str	x0, [sp, #8]
  40dd28:	ldr	x0, [sp, #8]
  40dd2c:	cmp	x0, #0x8
  40dd30:	b.eq	40de4c <ferror@plt+0xc0cc>  // b.none
  40dd34:	ldr	x0, [sp, #8]
  40dd38:	cmp	x0, #0x8
  40dd3c:	b.hi	40de58 <ferror@plt+0xc0d8>  // b.pmore
  40dd40:	ldr	x0, [sp, #8]
  40dd44:	cmp	x0, #0x7
  40dd48:	b.eq	40de40 <ferror@plt+0xc0c0>  // b.none
  40dd4c:	ldr	x0, [sp, #8]
  40dd50:	cmp	x0, #0x7
  40dd54:	b.hi	40de58 <ferror@plt+0xc0d8>  // b.pmore
  40dd58:	ldr	x0, [sp, #8]
  40dd5c:	cmp	x0, #0x6
  40dd60:	b.eq	40de34 <ferror@plt+0xc0b4>  // b.none
  40dd64:	ldr	x0, [sp, #8]
  40dd68:	cmp	x0, #0x6
  40dd6c:	b.hi	40de58 <ferror@plt+0xc0d8>  // b.pmore
  40dd70:	ldr	x0, [sp, #8]
  40dd74:	cmp	x0, #0x5
  40dd78:	b.eq	40de28 <ferror@plt+0xc0a8>  // b.none
  40dd7c:	ldr	x0, [sp, #8]
  40dd80:	cmp	x0, #0x5
  40dd84:	b.hi	40de58 <ferror@plt+0xc0d8>  // b.pmore
  40dd88:	ldr	x0, [sp, #8]
  40dd8c:	cmp	x0, #0x4
  40dd90:	b.eq	40de1c <ferror@plt+0xc09c>  // b.none
  40dd94:	ldr	x0, [sp, #8]
  40dd98:	cmp	x0, #0x4
  40dd9c:	b.hi	40de58 <ferror@plt+0xc0d8>  // b.pmore
  40dda0:	ldr	x0, [sp, #8]
  40dda4:	cmp	x0, #0x3
  40dda8:	b.eq	40de10 <ferror@plt+0xc090>  // b.none
  40ddac:	ldr	x0, [sp, #8]
  40ddb0:	cmp	x0, #0x3
  40ddb4:	b.hi	40de58 <ferror@plt+0xc0d8>  // b.pmore
  40ddb8:	ldr	x0, [sp, #8]
  40ddbc:	cmp	x0, #0x2
  40ddc0:	b.eq	40de04 <ferror@plt+0xc084>  // b.none
  40ddc4:	ldr	x0, [sp, #8]
  40ddc8:	cmp	x0, #0x2
  40ddcc:	b.hi	40de58 <ferror@plt+0xc0d8>  // b.pmore
  40ddd0:	ldr	x0, [sp, #8]
  40ddd4:	cmp	x0, #0x0
  40ddd8:	b.eq	40ddec <ferror@plt+0xc06c>  // b.none
  40dddc:	ldr	x0, [sp, #8]
  40dde0:	cmp	x0, #0x1
  40dde4:	b.eq	40ddf8 <ferror@plt+0xc078>  // b.none
  40dde8:	b	40de58 <ferror@plt+0xc0d8>
  40ddec:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40ddf0:	add	x0, x0, #0x3f8
  40ddf4:	b	40de5c <ferror@plt+0xc0dc>
  40ddf8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40ddfc:	add	x0, x0, #0x408
  40de00:	b	40de5c <ferror@plt+0xc0dc>
  40de04:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40de08:	add	x0, x0, #0x418
  40de0c:	b	40de5c <ferror@plt+0xc0dc>
  40de10:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40de14:	add	x0, x0, #0x428
  40de18:	b	40de5c <ferror@plt+0xc0dc>
  40de1c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40de20:	add	x0, x0, #0x438
  40de24:	b	40de5c <ferror@plt+0xc0dc>
  40de28:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40de2c:	add	x0, x0, #0x448
  40de30:	b	40de5c <ferror@plt+0xc0dc>
  40de34:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40de38:	add	x0, x0, #0x458
  40de3c:	b	40de5c <ferror@plt+0xc0dc>
  40de40:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40de44:	add	x0, x0, #0x468
  40de48:	b	40de5c <ferror@plt+0xc0dc>
  40de4c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40de50:	add	x0, x0, #0x478
  40de54:	b	40de5c <ferror@plt+0xc0dc>
  40de58:	mov	x0, #0x0                   	// #0
  40de5c:	add	sp, sp, #0x10
  40de60:	ret
  40de64:	sub	sp, sp, #0x10
  40de68:	str	x0, [sp, #8]
  40de6c:	ldr	x0, [sp, #8]
  40de70:	add	x0, x0, #0x0
  40de74:	cmp	x0, #0x13
  40de78:	b.hi	40df8c <ferror@plt+0xc20c>  // b.pmore
  40de7c:	cmp	w0, #0x13
  40de80:	b.hi	40df8c <ferror@plt+0xc20c>  // b.pmore
  40de84:	adrp	x1, 48c000 <warn@@Base+0x1d02c>
  40de88:	add	x1, x1, #0x5ec
  40de8c:	ldr	w0, [x1, w0, uxtw #2]
  40de90:	adr	x1, 40de9c <ferror@plt+0xc11c>
  40de94:	add	x0, x1, w0, sxtw #2
  40de98:	br	x0
  40de9c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40dea0:	add	x0, x0, #0x488
  40dea4:	b	40df90 <ferror@plt+0xc210>
  40dea8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40deac:	add	x0, x0, #0x498
  40deb0:	b	40df90 <ferror@plt+0xc210>
  40deb4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40deb8:	add	x0, x0, #0x4a8
  40debc:	b	40df90 <ferror@plt+0xc210>
  40dec0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40dec4:	add	x0, x0, #0x4b8
  40dec8:	b	40df90 <ferror@plt+0xc210>
  40decc:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40ded0:	add	x0, x0, #0x4c8
  40ded4:	b	40df90 <ferror@plt+0xc210>
  40ded8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40dedc:	add	x0, x0, #0x4d8
  40dee0:	b	40df90 <ferror@plt+0xc210>
  40dee4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40dee8:	add	x0, x0, #0x4f0
  40deec:	b	40df90 <ferror@plt+0xc210>
  40def0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40def4:	add	x0, x0, #0x508
  40def8:	b	40df90 <ferror@plt+0xc210>
  40defc:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40df00:	add	x0, x0, #0x520
  40df04:	b	40df90 <ferror@plt+0xc210>
  40df08:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40df0c:	add	x0, x0, #0x530
  40df10:	b	40df90 <ferror@plt+0xc210>
  40df14:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40df18:	add	x0, x0, #0x540
  40df1c:	b	40df90 <ferror@plt+0xc210>
  40df20:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40df24:	add	x0, x0, #0x550
  40df28:	b	40df90 <ferror@plt+0xc210>
  40df2c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40df30:	add	x0, x0, #0x560
  40df34:	b	40df90 <ferror@plt+0xc210>
  40df38:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40df3c:	add	x0, x0, #0x578
  40df40:	b	40df90 <ferror@plt+0xc210>
  40df44:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40df48:	add	x0, x0, #0x588
  40df4c:	b	40df90 <ferror@plt+0xc210>
  40df50:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40df54:	add	x0, x0, #0x598
  40df58:	b	40df90 <ferror@plt+0xc210>
  40df5c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40df60:	add	x0, x0, #0x5a8
  40df64:	b	40df90 <ferror@plt+0xc210>
  40df68:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40df6c:	add	x0, x0, #0x5b8
  40df70:	b	40df90 <ferror@plt+0xc210>
  40df74:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40df78:	add	x0, x0, #0x5c8
  40df7c:	b	40df90 <ferror@plt+0xc210>
  40df80:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40df84:	add	x0, x0, #0x5d8
  40df88:	b	40df90 <ferror@plt+0xc210>
  40df8c:	mov	x0, #0x0                   	// #0
  40df90:	add	sp, sp, #0x10
  40df94:	ret
  40df98:	sub	sp, sp, #0x10
  40df9c:	str	x0, [sp, #8]
  40dfa0:	ldr	x0, [sp, #8]
  40dfa4:	cmp	x0, #0x81
  40dfa8:	b.eq	40e19c <ferror@plt+0xc41c>  // b.none
  40dfac:	ldr	x0, [sp, #8]
  40dfb0:	cmp	x0, #0x81
  40dfb4:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40dfb8:	ldr	x0, [sp, #8]
  40dfbc:	cmp	x0, #0x80
  40dfc0:	b.eq	40e190 <ferror@plt+0xc410>  // b.none
  40dfc4:	ldr	x0, [sp, #8]
  40dfc8:	cmp	x0, #0x80
  40dfcc:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40dfd0:	ldr	x0, [sp, #8]
  40dfd4:	cmp	x0, #0xc
  40dfd8:	b.eq	40e184 <ferror@plt+0xc404>  // b.none
  40dfdc:	ldr	x0, [sp, #8]
  40dfe0:	cmp	x0, #0xc
  40dfe4:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40dfe8:	ldr	x0, [sp, #8]
  40dfec:	cmp	x0, #0xb
  40dff0:	b.eq	40e178 <ferror@plt+0xc3f8>  // b.none
  40dff4:	ldr	x0, [sp, #8]
  40dff8:	cmp	x0, #0xb
  40dffc:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40e000:	ldr	x0, [sp, #8]
  40e004:	cmp	x0, #0xa
  40e008:	b.eq	40e16c <ferror@plt+0xc3ec>  // b.none
  40e00c:	ldr	x0, [sp, #8]
  40e010:	cmp	x0, #0xa
  40e014:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40e018:	ldr	x0, [sp, #8]
  40e01c:	cmp	x0, #0x9
  40e020:	b.eq	40e160 <ferror@plt+0xc3e0>  // b.none
  40e024:	ldr	x0, [sp, #8]
  40e028:	cmp	x0, #0x9
  40e02c:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40e030:	ldr	x0, [sp, #8]
  40e034:	cmp	x0, #0x8
  40e038:	b.eq	40e154 <ferror@plt+0xc3d4>  // b.none
  40e03c:	ldr	x0, [sp, #8]
  40e040:	cmp	x0, #0x8
  40e044:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40e048:	ldr	x0, [sp, #8]
  40e04c:	cmp	x0, #0x7
  40e050:	b.eq	40e148 <ferror@plt+0xc3c8>  // b.none
  40e054:	ldr	x0, [sp, #8]
  40e058:	cmp	x0, #0x7
  40e05c:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40e060:	ldr	x0, [sp, #8]
  40e064:	cmp	x0, #0x6
  40e068:	b.eq	40e13c <ferror@plt+0xc3bc>  // b.none
  40e06c:	ldr	x0, [sp, #8]
  40e070:	cmp	x0, #0x6
  40e074:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40e078:	ldr	x0, [sp, #8]
  40e07c:	cmp	x0, #0x5
  40e080:	b.eq	40e130 <ferror@plt+0xc3b0>  // b.none
  40e084:	ldr	x0, [sp, #8]
  40e088:	cmp	x0, #0x5
  40e08c:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40e090:	ldr	x0, [sp, #8]
  40e094:	cmp	x0, #0x4
  40e098:	b.eq	40e124 <ferror@plt+0xc3a4>  // b.none
  40e09c:	ldr	x0, [sp, #8]
  40e0a0:	cmp	x0, #0x4
  40e0a4:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40e0a8:	ldr	x0, [sp, #8]
  40e0ac:	cmp	x0, #0x3
  40e0b0:	b.eq	40e118 <ferror@plt+0xc398>  // b.none
  40e0b4:	ldr	x0, [sp, #8]
  40e0b8:	cmp	x0, #0x3
  40e0bc:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40e0c0:	ldr	x0, [sp, #8]
  40e0c4:	cmp	x0, #0x2
  40e0c8:	b.eq	40e10c <ferror@plt+0xc38c>  // b.none
  40e0cc:	ldr	x0, [sp, #8]
  40e0d0:	cmp	x0, #0x2
  40e0d4:	b.hi	40e1a8 <ferror@plt+0xc428>  // b.pmore
  40e0d8:	ldr	x0, [sp, #8]
  40e0dc:	cmp	x0, #0x0
  40e0e0:	b.eq	40e0f4 <ferror@plt+0xc374>  // b.none
  40e0e4:	ldr	x0, [sp, #8]
  40e0e8:	cmp	x0, #0x1
  40e0ec:	b.eq	40e100 <ferror@plt+0xc380>  // b.none
  40e0f0:	b	40e1a8 <ferror@plt+0xc428>
  40e0f4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e0f8:	add	x0, x0, #0x640
  40e0fc:	b	40e1ac <ferror@plt+0xc42c>
  40e100:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e104:	add	x0, x0, #0x658
  40e108:	b	40e1ac <ferror@plt+0xc42c>
  40e10c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e110:	add	x0, x0, #0x668
  40e114:	b	40e1ac <ferror@plt+0xc42c>
  40e118:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e11c:	add	x0, x0, #0x678
  40e120:	b	40e1ac <ferror@plt+0xc42c>
  40e124:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e128:	add	x0, x0, #0x688
  40e12c:	b	40e1ac <ferror@plt+0xc42c>
  40e130:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e134:	add	x0, x0, #0x6a0
  40e138:	b	40e1ac <ferror@plt+0xc42c>
  40e13c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e140:	add	x0, x0, #0x6b8
  40e144:	b	40e1ac <ferror@plt+0xc42c>
  40e148:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e14c:	add	x0, x0, #0x6c8
  40e150:	b	40e1ac <ferror@plt+0xc42c>
  40e154:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e158:	add	x0, x0, #0x6e0
  40e15c:	b	40e1ac <ferror@plt+0xc42c>
  40e160:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e164:	add	x0, x0, #0x6f0
  40e168:	b	40e1ac <ferror@plt+0xc42c>
  40e16c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e170:	add	x0, x0, #0x708
  40e174:	b	40e1ac <ferror@plt+0xc42c>
  40e178:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e17c:	add	x0, x0, #0x720
  40e180:	b	40e1ac <ferror@plt+0xc42c>
  40e184:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e188:	add	x0, x0, #0x738
  40e18c:	b	40e1ac <ferror@plt+0xc42c>
  40e190:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e194:	add	x0, x0, #0x748
  40e198:	b	40e1ac <ferror@plt+0xc42c>
  40e19c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e1a0:	add	x0, x0, #0x768
  40e1a4:	b	40e1ac <ferror@plt+0xc42c>
  40e1a8:	mov	x0, #0x0                   	// #0
  40e1ac:	add	sp, sp, #0x10
  40e1b0:	ret
  40e1b4:	sub	sp, sp, #0x10
  40e1b8:	str	x0, [sp, #8]
  40e1bc:	ldr	x0, [sp, #8]
  40e1c0:	add	x0, x0, #0x0
  40e1c4:	cmp	x0, #0x38
  40e1c8:	b.hi	40e480 <ferror@plt+0xc700>  // b.pmore
  40e1cc:	cmp	w0, #0x38
  40e1d0:	b.hi	40e480 <ferror@plt+0xc700>  // b.pmore
  40e1d4:	adrp	x1, 48c000 <warn@@Base+0x1d02c>
  40e1d8:	add	x1, x1, #0xc54
  40e1dc:	ldr	w0, [x1, w0, uxtw #2]
  40e1e0:	adr	x1, 40e1ec <ferror@plt+0xc46c>
  40e1e4:	add	x0, x1, w0, sxtw #2
  40e1e8:	br	x0
  40e1ec:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e1f0:	add	x0, x0, #0x780
  40e1f4:	b	40e484 <ferror@plt+0xc704>
  40e1f8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e1fc:	add	x0, x0, #0x790
  40e200:	b	40e484 <ferror@plt+0xc704>
  40e204:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e208:	add	x0, x0, #0x7a0
  40e20c:	b	40e484 <ferror@plt+0xc704>
  40e210:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e214:	add	x0, x0, #0x7b0
  40e218:	b	40e484 <ferror@plt+0xc704>
  40e21c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e220:	add	x0, x0, #0x7c8
  40e224:	b	40e484 <ferror@plt+0xc704>
  40e228:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e22c:	add	x0, x0, #0x7e0
  40e230:	b	40e484 <ferror@plt+0xc704>
  40e234:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e238:	add	x0, x0, #0x7f8
  40e23c:	b	40e484 <ferror@plt+0xc704>
  40e240:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e244:	add	x0, x0, #0x808
  40e248:	b	40e484 <ferror@plt+0xc704>
  40e24c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e250:	add	x0, x0, #0x818
  40e254:	b	40e484 <ferror@plt+0xc704>
  40e258:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e25c:	add	x0, x0, #0x828
  40e260:	b	40e484 <ferror@plt+0xc704>
  40e264:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e268:	add	x0, x0, #0x838
  40e26c:	b	40e484 <ferror@plt+0xc704>
  40e270:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e274:	add	x0, x0, #0x850
  40e278:	b	40e484 <ferror@plt+0xc704>
  40e27c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e280:	add	x0, x0, #0x868
  40e284:	b	40e484 <ferror@plt+0xc704>
  40e288:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e28c:	add	x0, x0, #0x880
  40e290:	b	40e484 <ferror@plt+0xc704>
  40e294:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e298:	add	x0, x0, #0x898
  40e29c:	b	40e484 <ferror@plt+0xc704>
  40e2a0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e2a4:	add	x0, x0, #0x8b0
  40e2a8:	b	40e484 <ferror@plt+0xc704>
  40e2ac:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e2b0:	add	x0, x0, #0x8c0
  40e2b4:	b	40e484 <ferror@plt+0xc704>
  40e2b8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e2bc:	add	x0, x0, #0x8d0
  40e2c0:	b	40e484 <ferror@plt+0xc704>
  40e2c4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e2c8:	add	x0, x0, #0x8e0
  40e2cc:	b	40e484 <ferror@plt+0xc704>
  40e2d0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e2d4:	add	x0, x0, #0x8f8
  40e2d8:	b	40e484 <ferror@plt+0xc704>
  40e2dc:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e2e0:	add	x0, x0, #0x910
  40e2e4:	b	40e484 <ferror@plt+0xc704>
  40e2e8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e2ec:	add	x0, x0, #0x928
  40e2f0:	b	40e484 <ferror@plt+0xc704>
  40e2f4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e2f8:	add	x0, x0, #0x940
  40e2fc:	b	40e484 <ferror@plt+0xc704>
  40e300:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e304:	add	x0, x0, #0x958
  40e308:	b	40e484 <ferror@plt+0xc704>
  40e30c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e310:	add	x0, x0, #0x970
  40e314:	b	40e484 <ferror@plt+0xc704>
  40e318:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e31c:	add	x0, x0, #0x988
  40e320:	b	40e484 <ferror@plt+0xc704>
  40e324:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e328:	add	x0, x0, #0x9a0
  40e32c:	b	40e484 <ferror@plt+0xc704>
  40e330:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e334:	add	x0, x0, #0x9b8
  40e338:	b	40e484 <ferror@plt+0xc704>
  40e33c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e340:	add	x0, x0, #0x9d0
  40e344:	b	40e484 <ferror@plt+0xc704>
  40e348:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e34c:	add	x0, x0, #0x9e8
  40e350:	b	40e484 <ferror@plt+0xc704>
  40e354:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e358:	add	x0, x0, #0xa00
  40e35c:	b	40e484 <ferror@plt+0xc704>
  40e360:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e364:	add	x0, x0, #0xa18
  40e368:	b	40e484 <ferror@plt+0xc704>
  40e36c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e370:	add	x0, x0, #0xa30
  40e374:	b	40e484 <ferror@plt+0xc704>
  40e378:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e37c:	add	x0, x0, #0xa48
  40e380:	b	40e484 <ferror@plt+0xc704>
  40e384:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e388:	add	x0, x0, #0xa60
  40e38c:	b	40e484 <ferror@plt+0xc704>
  40e390:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e394:	add	x0, x0, #0xa78
  40e398:	b	40e484 <ferror@plt+0xc704>
  40e39c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e3a0:	add	x0, x0, #0xa90
  40e3a4:	b	40e484 <ferror@plt+0xc704>
  40e3a8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e3ac:	add	x0, x0, #0xaa8
  40e3b0:	b	40e484 <ferror@plt+0xc704>
  40e3b4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e3b8:	add	x0, x0, #0xac0
  40e3bc:	b	40e484 <ferror@plt+0xc704>
  40e3c0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e3c4:	add	x0, x0, #0xad8
  40e3c8:	b	40e484 <ferror@plt+0xc704>
  40e3cc:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e3d0:	add	x0, x0, #0xaf0
  40e3d4:	b	40e484 <ferror@plt+0xc704>
  40e3d8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e3dc:	add	x0, x0, #0xb08
  40e3e0:	b	40e484 <ferror@plt+0xc704>
  40e3e4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e3e8:	add	x0, x0, #0xb20
  40e3ec:	b	40e484 <ferror@plt+0xc704>
  40e3f0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e3f4:	add	x0, x0, #0xb38
  40e3f8:	b	40e484 <ferror@plt+0xc704>
  40e3fc:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e400:	add	x0, x0, #0xb50
  40e404:	b	40e484 <ferror@plt+0xc704>
  40e408:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e40c:	add	x0, x0, #0xb68
  40e410:	b	40e484 <ferror@plt+0xc704>
  40e414:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e418:	add	x0, x0, #0xb80
  40e41c:	b	40e484 <ferror@plt+0xc704>
  40e420:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e424:	add	x0, x0, #0xb98
  40e428:	b	40e484 <ferror@plt+0xc704>
  40e42c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e430:	add	x0, x0, #0xbb0
  40e434:	b	40e484 <ferror@plt+0xc704>
  40e438:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e43c:	add	x0, x0, #0xbc8
  40e440:	b	40e484 <ferror@plt+0xc704>
  40e444:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e448:	add	x0, x0, #0xbe0
  40e44c:	b	40e484 <ferror@plt+0xc704>
  40e450:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e454:	add	x0, x0, #0xbf8
  40e458:	b	40e484 <ferror@plt+0xc704>
  40e45c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e460:	add	x0, x0, #0xc10
  40e464:	b	40e484 <ferror@plt+0xc704>
  40e468:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e46c:	add	x0, x0, #0xc28
  40e470:	b	40e484 <ferror@plt+0xc704>
  40e474:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e478:	add	x0, x0, #0xc40
  40e47c:	b	40e484 <ferror@plt+0xc704>
  40e480:	mov	x0, #0x0                   	// #0
  40e484:	add	sp, sp, #0x10
  40e488:	ret
  40e48c:	sub	sp, sp, #0x10
  40e490:	str	x0, [sp, #8]
  40e494:	ldr	x0, [sp, #8]
  40e498:	cmp	x0, #0xc
  40e49c:	b.eq	40e648 <ferror@plt+0xc8c8>  // b.none
  40e4a0:	ldr	x0, [sp, #8]
  40e4a4:	cmp	x0, #0xc
  40e4a8:	b.hi	40e654 <ferror@plt+0xc8d4>  // b.pmore
  40e4ac:	ldr	x0, [sp, #8]
  40e4b0:	cmp	x0, #0xb
  40e4b4:	b.eq	40e63c <ferror@plt+0xc8bc>  // b.none
  40e4b8:	ldr	x0, [sp, #8]
  40e4bc:	cmp	x0, #0xb
  40e4c0:	b.hi	40e654 <ferror@plt+0xc8d4>  // b.pmore
  40e4c4:	ldr	x0, [sp, #8]
  40e4c8:	cmp	x0, #0xa
  40e4cc:	b.eq	40e630 <ferror@plt+0xc8b0>  // b.none
  40e4d0:	ldr	x0, [sp, #8]
  40e4d4:	cmp	x0, #0xa
  40e4d8:	b.hi	40e654 <ferror@plt+0xc8d4>  // b.pmore
  40e4dc:	ldr	x0, [sp, #8]
  40e4e0:	cmp	x0, #0x9
  40e4e4:	b.eq	40e624 <ferror@plt+0xc8a4>  // b.none
  40e4e8:	ldr	x0, [sp, #8]
  40e4ec:	cmp	x0, #0x9
  40e4f0:	b.hi	40e654 <ferror@plt+0xc8d4>  // b.pmore
  40e4f4:	ldr	x0, [sp, #8]
  40e4f8:	cmp	x0, #0x8
  40e4fc:	b.eq	40e618 <ferror@plt+0xc898>  // b.none
  40e500:	ldr	x0, [sp, #8]
  40e504:	cmp	x0, #0x8
  40e508:	b.hi	40e654 <ferror@plt+0xc8d4>  // b.pmore
  40e50c:	ldr	x0, [sp, #8]
  40e510:	cmp	x0, #0x7
  40e514:	b.eq	40e60c <ferror@plt+0xc88c>  // b.none
  40e518:	ldr	x0, [sp, #8]
  40e51c:	cmp	x0, #0x7
  40e520:	b.hi	40e654 <ferror@plt+0xc8d4>  // b.pmore
  40e524:	ldr	x0, [sp, #8]
  40e528:	cmp	x0, #0x6
  40e52c:	b.eq	40e600 <ferror@plt+0xc880>  // b.none
  40e530:	ldr	x0, [sp, #8]
  40e534:	cmp	x0, #0x6
  40e538:	b.hi	40e654 <ferror@plt+0xc8d4>  // b.pmore
  40e53c:	ldr	x0, [sp, #8]
  40e540:	cmp	x0, #0x5
  40e544:	b.eq	40e5f4 <ferror@plt+0xc874>  // b.none
  40e548:	ldr	x0, [sp, #8]
  40e54c:	cmp	x0, #0x5
  40e550:	b.hi	40e654 <ferror@plt+0xc8d4>  // b.pmore
  40e554:	ldr	x0, [sp, #8]
  40e558:	cmp	x0, #0x4
  40e55c:	b.eq	40e5e8 <ferror@plt+0xc868>  // b.none
  40e560:	ldr	x0, [sp, #8]
  40e564:	cmp	x0, #0x4
  40e568:	b.hi	40e654 <ferror@plt+0xc8d4>  // b.pmore
  40e56c:	ldr	x0, [sp, #8]
  40e570:	cmp	x0, #0x3
  40e574:	b.eq	40e5dc <ferror@plt+0xc85c>  // b.none
  40e578:	ldr	x0, [sp, #8]
  40e57c:	cmp	x0, #0x3
  40e580:	b.hi	40e654 <ferror@plt+0xc8d4>  // b.pmore
  40e584:	ldr	x0, [sp, #8]
  40e588:	cmp	x0, #0x2
  40e58c:	b.eq	40e5d0 <ferror@plt+0xc850>  // b.none
  40e590:	ldr	x0, [sp, #8]
  40e594:	cmp	x0, #0x2
  40e598:	b.hi	40e654 <ferror@plt+0xc8d4>  // b.pmore
  40e59c:	ldr	x0, [sp, #8]
  40e5a0:	cmp	x0, #0x0
  40e5a4:	b.eq	40e5b8 <ferror@plt+0xc838>  // b.none
  40e5a8:	ldr	x0, [sp, #8]
  40e5ac:	cmp	x0, #0x1
  40e5b0:	b.eq	40e5c4 <ferror@plt+0xc844>  // b.none
  40e5b4:	b	40e654 <ferror@plt+0xc8d4>
  40e5b8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e5bc:	add	x0, x0, #0xd38
  40e5c0:	b	40e658 <ferror@plt+0xc8d8>
  40e5c4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e5c8:	add	x0, x0, #0xd48
  40e5cc:	b	40e658 <ferror@plt+0xc8d8>
  40e5d0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e5d4:	add	x0, x0, #0xd50
  40e5d8:	b	40e658 <ferror@plt+0xc8d8>
  40e5dc:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e5e0:	add	x0, x0, #0xd60
  40e5e4:	b	40e658 <ferror@plt+0xc8d8>
  40e5e8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e5ec:	add	x0, x0, #0xd70
  40e5f0:	b	40e658 <ferror@plt+0xc8d8>
  40e5f4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e5f8:	add	x0, x0, #0xd80
  40e5fc:	b	40e658 <ferror@plt+0xc8d8>
  40e600:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e604:	add	x0, x0, #0xd90
  40e608:	b	40e658 <ferror@plt+0xc8d8>
  40e60c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e610:	add	x0, x0, #0xda0
  40e614:	b	40e658 <ferror@plt+0xc8d8>
  40e618:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e61c:	add	x0, x0, #0xdb0
  40e620:	b	40e658 <ferror@plt+0xc8d8>
  40e624:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e628:	add	x0, x0, #0xdc0
  40e62c:	b	40e658 <ferror@plt+0xc8d8>
  40e630:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e634:	add	x0, x0, #0xdd0
  40e638:	b	40e658 <ferror@plt+0xc8d8>
  40e63c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e640:	add	x0, x0, #0xde0
  40e644:	b	40e658 <ferror@plt+0xc8d8>
  40e648:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e64c:	add	x0, x0, #0xdf0
  40e650:	b	40e658 <ferror@plt+0xc8d8>
  40e654:	mov	x0, #0x0                   	// #0
  40e658:	add	sp, sp, #0x10
  40e65c:	ret
  40e660:	stp	x29, x30, [sp, #-80]!
  40e664:	mov	x29, sp
  40e668:	str	x0, [sp, #24]
  40e66c:	str	x1, [sp, #16]
  40e670:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  40e674:	add	x0, x0, #0xe58
  40e678:	ldr	w0, [x0]
  40e67c:	add	w2, w0, #0x1
  40e680:	adrp	x1, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  40e684:	add	x1, x1, #0xe58
  40e688:	str	w2, [x1]
  40e68c:	sxtw	x0, w0
  40e690:	lsl	x1, x0, #6
  40e694:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  40e698:	add	x0, x0, #0xe60
  40e69c:	add	x0, x1, x0
  40e6a0:	str	x0, [sp, #72]
  40e6a4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  40e6a8:	add	x0, x0, #0xe58
  40e6ac:	ldr	w0, [x0]
  40e6b0:	and	w1, w0, #0x3
  40e6b4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  40e6b8:	add	x0, x0, #0xe58
  40e6bc:	str	w1, [x0]
  40e6c0:	add	x4, sp, #0x28
  40e6c4:	ldr	x3, [sp, #24]
  40e6c8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e6cc:	add	x2, x0, #0xe08
  40e6d0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e6d4:	add	x1, x0, #0xe10
  40e6d8:	mov	x0, x4
  40e6dc:	bl	4019c0 <sprintf@plt>
  40e6e0:	add	x0, sp, #0x28
  40e6e4:	ldr	x3, [sp, #16]
  40e6e8:	mov	x2, x0
  40e6ec:	mov	x1, #0x40                  	// #64
  40e6f0:	ldr	x0, [sp, #72]
  40e6f4:	bl	401a20 <snprintf@plt>
  40e6f8:	ldr	x0, [sp, #72]
  40e6fc:	ldp	x29, x30, [sp], #80
  40e700:	ret
  40e704:	stp	x29, x30, [sp, #-96]!
  40e708:	mov	x29, sp
  40e70c:	stp	x19, x20, [sp, #16]
  40e710:	str	x0, [sp, #72]
  40e714:	str	x1, [sp, #64]
  40e718:	str	x2, [sp, #56]
  40e71c:	str	x3, [sp, #48]
  40e720:	str	x4, [sp, #40]
  40e724:	str	x5, [sp, #32]
  40e728:	ldr	x1, [sp, #48]
  40e72c:	ldr	x0, [sp, #40]
  40e730:	mul	x0, x1, x0
  40e734:	str	x0, [sp, #80]
  40e738:	ldr	x0, [sp, #48]
  40e73c:	cmp	x0, #0x0
  40e740:	b.eq	40e750 <ferror@plt+0xc9d0>  // b.none
  40e744:	ldr	x0, [sp, #40]
  40e748:	cmp	x0, #0x0
  40e74c:	b.ne	40e758 <ferror@plt+0xc9d8>  // b.any
  40e750:	mov	x0, #0x0                   	// #0
  40e754:	b	40ea14 <ferror@plt+0xcc94>
  40e758:	ldr	x1, [sp, #80]
  40e75c:	ldr	x0, [sp, #48]
  40e760:	udiv	x0, x1, x0
  40e764:	ldr	x1, [sp, #40]
  40e768:	cmp	x1, x0
  40e76c:	b.ne	40e77c <ferror@plt+0xc9fc>  // b.any
  40e770:	ldr	x0, [sp, #80]
  40e774:	cmn	x0, #0x1
  40e778:	b.ne	40e7d8 <ferror@plt+0xca58>  // b.any
  40e77c:	ldr	x0, [sp, #32]
  40e780:	cmp	x0, #0x0
  40e784:	b.eq	40e7d0 <ferror@plt+0xca50>  // b.none
  40e788:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e78c:	add	x0, x0, #0xe18
  40e790:	bl	401d40 <gettext@plt>
  40e794:	mov	x19, x0
  40e798:	ldr	x1, [sp, #40]
  40e79c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e7a0:	add	x0, x0, #0xe58
  40e7a4:	bl	40e660 <ferror@plt+0xc8e0>
  40e7a8:	mov	x20, x0
  40e7ac:	ldr	x1, [sp, #48]
  40e7b0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e7b4:	add	x0, x0, #0xe58
  40e7b8:	bl	40e660 <ferror@plt+0xc8e0>
  40e7bc:	ldr	x3, [sp, #32]
  40e7c0:	mov	x2, x0
  40e7c4:	mov	x1, x20
  40e7c8:	mov	x0, x19
  40e7cc:	bl	46eed4 <error@@Base>
  40e7d0:	mov	x0, #0x0                   	// #0
  40e7d4:	b	40ea14 <ferror@plt+0xcc94>
  40e7d8:	ldr	x0, [sp, #64]
  40e7dc:	ldr	x1, [x0, #16]
  40e7e0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  40e7e4:	add	x0, x0, #0x718
  40e7e8:	ldr	x0, [x0]
  40e7ec:	cmp	x1, x0
  40e7f0:	b.cc	40e844 <ferror@plt+0xcac4>  // b.lo, b.ul, b.last
  40e7f4:	ldr	x0, [sp, #64]
  40e7f8:	ldr	x1, [x0, #16]
  40e7fc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  40e800:	add	x0, x0, #0x718
  40e804:	ldr	x0, [x0]
  40e808:	sub	x0, x1, x0
  40e80c:	ldr	x1, [sp, #56]
  40e810:	cmp	x1, x0
  40e814:	b.hi	40e844 <ferror@plt+0xcac4>  // b.pmore
  40e818:	ldr	x0, [sp, #64]
  40e81c:	ldr	x1, [x0, #16]
  40e820:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  40e824:	add	x0, x0, #0x718
  40e828:	ldr	x0, [x0]
  40e82c:	sub	x1, x1, x0
  40e830:	ldr	x0, [sp, #56]
  40e834:	sub	x0, x1, x0
  40e838:	ldr	x1, [sp, #80]
  40e83c:	cmp	x1, x0
  40e840:	b.ls	40e888 <ferror@plt+0xcb08>  // b.plast
  40e844:	ldr	x0, [sp, #32]
  40e848:	cmp	x0, #0x0
  40e84c:	b.eq	40e880 <ferror@plt+0xcb00>  // b.none
  40e850:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e854:	add	x0, x0, #0xe60
  40e858:	bl	401d40 <gettext@plt>
  40e85c:	mov	x19, x0
  40e860:	ldr	x1, [sp, #80]
  40e864:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e868:	add	x0, x0, #0xe58
  40e86c:	bl	40e660 <ferror@plt+0xc8e0>
  40e870:	ldr	x2, [sp, #32]
  40e874:	mov	x1, x0
  40e878:	mov	x0, x19
  40e87c:	bl	46eed4 <error@@Base>
  40e880:	mov	x0, #0x0                   	// #0
  40e884:	b	40ea14 <ferror@plt+0xcc94>
  40e888:	ldr	x0, [sp, #64]
  40e88c:	ldr	x3, [x0, #8]
  40e890:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  40e894:	add	x0, x0, #0x718
  40e898:	ldr	x1, [x0]
  40e89c:	ldr	x0, [sp, #56]
  40e8a0:	add	x0, x1, x0
  40e8a4:	mov	w2, #0x0                   	// #0
  40e8a8:	mov	x1, x0
  40e8ac:	mov	x0, x3
  40e8b0:	bl	401b70 <fseek@plt>
  40e8b4:	cmp	w0, #0x0
  40e8b8:	b.eq	40e904 <ferror@plt+0xcb84>  // b.none
  40e8bc:	ldr	x0, [sp, #32]
  40e8c0:	cmp	x0, #0x0
  40e8c4:	b.eq	40e8fc <ferror@plt+0xcb7c>  // b.none
  40e8c8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e8cc:	add	x0, x0, #0xe98
  40e8d0:	bl	401d40 <gettext@plt>
  40e8d4:	mov	x3, x0
  40e8d8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  40e8dc:	add	x0, x0, #0x718
  40e8e0:	ldr	x1, [x0]
  40e8e4:	ldr	x0, [sp, #56]
  40e8e8:	add	x0, x1, x0
  40e8ec:	ldr	x2, [sp, #32]
  40e8f0:	mov	x1, x0
  40e8f4:	mov	x0, x3
  40e8f8:	bl	46eed4 <error@@Base>
  40e8fc:	mov	x0, #0x0                   	// #0
  40e900:	b	40ea14 <ferror@plt+0xcc94>
  40e904:	ldr	x0, [sp, #72]
  40e908:	str	x0, [sp, #88]
  40e90c:	ldr	x0, [sp, #88]
  40e910:	cmp	x0, #0x0
  40e914:	b.ne	40e988 <ferror@plt+0xcc08>  // b.any
  40e918:	ldr	x0, [sp, #80]
  40e91c:	add	x0, x0, #0x1
  40e920:	bl	401a70 <malloc@plt>
  40e924:	str	x0, [sp, #88]
  40e928:	ldr	x0, [sp, #88]
  40e92c:	cmp	x0, #0x0
  40e930:	b.ne	40e978 <ferror@plt+0xcbf8>  // b.any
  40e934:	ldr	x0, [sp, #32]
  40e938:	cmp	x0, #0x0
  40e93c:	b.eq	40e970 <ferror@plt+0xcbf0>  // b.none
  40e940:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e944:	add	x0, x0, #0xeb8
  40e948:	bl	401d40 <gettext@plt>
  40e94c:	mov	x19, x0
  40e950:	ldr	x1, [sp, #80]
  40e954:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e958:	add	x0, x0, #0xe58
  40e95c:	bl	40e660 <ferror@plt+0xc8e0>
  40e960:	ldr	x2, [sp, #32]
  40e964:	mov	x1, x0
  40e968:	mov	x0, x19
  40e96c:	bl	46eed4 <error@@Base>
  40e970:	mov	x0, #0x0                   	// #0
  40e974:	b	40ea14 <ferror@plt+0xcc94>
  40e978:	ldr	x1, [sp, #88]
  40e97c:	ldr	x0, [sp, #80]
  40e980:	add	x0, x1, x0
  40e984:	strb	wzr, [x0]
  40e988:	ldr	x0, [sp, #64]
  40e98c:	ldr	x0, [x0, #8]
  40e990:	mov	x3, x0
  40e994:	ldr	x2, [sp, #40]
  40e998:	ldr	x1, [sp, #48]
  40e99c:	ldr	x0, [sp, #88]
  40e9a0:	bl	401c00 <fread@plt>
  40e9a4:	mov	x1, x0
  40e9a8:	ldr	x0, [sp, #40]
  40e9ac:	cmp	x0, x1
  40e9b0:	b.eq	40ea10 <ferror@plt+0xcc90>  // b.none
  40e9b4:	ldr	x0, [sp, #32]
  40e9b8:	cmp	x0, #0x0
  40e9bc:	b.eq	40e9f0 <ferror@plt+0xcc70>  // b.none
  40e9c0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e9c4:	add	x0, x0, #0xee8
  40e9c8:	bl	401d40 <gettext@plt>
  40e9cc:	mov	x19, x0
  40e9d0:	ldr	x1, [sp, #80]
  40e9d4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40e9d8:	add	x0, x0, #0xe58
  40e9dc:	bl	40e660 <ferror@plt+0xc8e0>
  40e9e0:	ldr	x2, [sp, #32]
  40e9e4:	mov	x1, x0
  40e9e8:	mov	x0, x19
  40e9ec:	bl	46eed4 <error@@Base>
  40e9f0:	ldr	x1, [sp, #88]
  40e9f4:	ldr	x0, [sp, #72]
  40e9f8:	cmp	x1, x0
  40e9fc:	b.eq	40ea08 <ferror@plt+0xcc88>  // b.none
  40ea00:	ldr	x0, [sp, #88]
  40ea04:	bl	401c10 <free@plt>
  40ea08:	mov	x0, #0x0                   	// #0
  40ea0c:	b	40ea14 <ferror@plt+0xcc94>
  40ea10:	ldr	x0, [sp, #88]
  40ea14:	ldp	x19, x20, [sp, #16]
  40ea18:	ldp	x29, x30, [sp], #96
  40ea1c:	ret
  40ea20:	stp	x29, x30, [sp, #-48]!
  40ea24:	mov	x29, sp
  40ea28:	str	x0, [sp, #24]
  40ea2c:	str	w1, [sp, #20]
  40ea30:	str	wzr, [sp, #44]
  40ea34:	ldr	w0, [sp, #20]
  40ea38:	cmp	w0, #0x6
  40ea3c:	b.eq	40ead8 <ferror@plt+0xcd58>  // b.none
  40ea40:	ldr	w0, [sp, #20]
  40ea44:	cmp	w0, #0x6
  40ea48:	b.hi	40ebb8 <ferror@plt+0xce38>  // b.pmore
  40ea4c:	ldr	w0, [sp, #20]
  40ea50:	cmp	w0, #0x5
  40ea54:	b.eq	40eac8 <ferror@plt+0xcd48>  // b.none
  40ea58:	ldr	w0, [sp, #20]
  40ea5c:	cmp	w0, #0x5
  40ea60:	b.hi	40ebb8 <ferror@plt+0xce38>  // b.pmore
  40ea64:	ldr	w0, [sp, #20]
  40ea68:	cmp	w0, #0x4
  40ea6c:	b.eq	40eb60 <ferror@plt+0xcde0>  // b.none
  40ea70:	ldr	w0, [sp, #20]
  40ea74:	cmp	w0, #0x4
  40ea78:	b.hi	40ebb8 <ferror@plt+0xce38>  // b.pmore
  40ea7c:	ldr	w0, [sp, #20]
  40ea80:	cmp	w0, #0x3
  40ea84:	b.eq	40eba4 <ferror@plt+0xce24>  // b.none
  40ea88:	ldr	w0, [sp, #20]
  40ea8c:	cmp	w0, #0x3
  40ea90:	b.hi	40ebb8 <ferror@plt+0xce38>  // b.pmore
  40ea94:	ldr	w0, [sp, #20]
  40ea98:	cmp	w0, #0x2
  40ea9c:	b.eq	40eb38 <ferror@plt+0xcdb8>  // b.none
  40eaa0:	ldr	w0, [sp, #20]
  40eaa4:	cmp	w0, #0x2
  40eaa8:	b.hi	40ebb8 <ferror@plt+0xce38>  // b.pmore
  40eaac:	ldr	w0, [sp, #20]
  40eab0:	cmp	w0, #0x0
  40eab4:	b.eq	40eb70 <ferror@plt+0xcdf0>  // b.none
  40eab8:	ldr	w0, [sp, #20]
  40eabc:	cmp	w0, #0x1
  40eac0:	b.eq	40eb90 <ferror@plt+0xce10>  // b.none
  40eac4:	b	40ebb8 <ferror@plt+0xce38>
  40eac8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40eacc:	add	x0, x0, #0xf10
  40ead0:	bl	401cf0 <printf@plt>
  40ead4:	str	w0, [sp, #44]
  40ead8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  40eadc:	add	x0, x0, #0x968
  40eae0:	ldr	w0, [x0]
  40eae4:	cmp	w0, #0x0
  40eae8:	b.eq	40eb0c <ferror@plt+0xcd8c>  // b.none
  40eaec:	ldr	x1, [sp, #24]
  40eaf0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40eaf4:	add	x0, x0, #0xf18
  40eaf8:	bl	401cf0 <printf@plt>
  40eafc:	mov	w1, w0
  40eb00:	ldr	w0, [sp, #44]
  40eb04:	add	w0, w1, w0
  40eb08:	b	40ebbc <ferror@plt+0xce3c>
  40eb0c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  40eb10:	add	x0, x0, #0x708
  40eb14:	ldr	x3, [x0]
  40eb18:	ldr	x2, [sp, #24]
  40eb1c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40eb20:	add	x1, x0, #0xf20
  40eb24:	mov	x0, x3
  40eb28:	bl	401d60 <fprintf@plt>
  40eb2c:	ldr	w0, [sp, #44]
  40eb30:	add	w0, w0, #0x10
  40eb34:	b	40ebbc <ferror@plt+0xce3c>
  40eb38:	ldr	x1, [sp, #24]
  40eb3c:	mov	x0, #0x869f                	// #34463
  40eb40:	movk	x0, #0x1, lsl #16
  40eb44:	cmp	x1, x0
  40eb48:	b.hi	40eb60 <ferror@plt+0xcde0>  // b.pmore
  40eb4c:	ldr	x1, [sp, #24]
  40eb50:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40eb54:	add	x0, x0, #0xf28
  40eb58:	bl	401cf0 <printf@plt>
  40eb5c:	b	40ebbc <ferror@plt+0xce3c>
  40eb60:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40eb64:	add	x0, x0, #0xf10
  40eb68:	bl	401cf0 <printf@plt>
  40eb6c:	str	w0, [sp, #44]
  40eb70:	ldr	x1, [sp, #24]
  40eb74:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40eb78:	add	x0, x0, #0xf30
  40eb7c:	bl	401cf0 <printf@plt>
  40eb80:	mov	w1, w0
  40eb84:	ldr	w0, [sp, #44]
  40eb88:	add	w0, w1, w0
  40eb8c:	b	40ebbc <ferror@plt+0xce3c>
  40eb90:	ldr	x1, [sp, #24]
  40eb94:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40eb98:	add	x0, x0, #0xf38
  40eb9c:	bl	401cf0 <printf@plt>
  40eba0:	b	40ebbc <ferror@plt+0xce3c>
  40eba4:	ldr	x1, [sp, #24]
  40eba8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40ebac:	add	x0, x0, #0xf40
  40ebb0:	bl	401cf0 <printf@plt>
  40ebb4:	b	40ebbc <ferror@plt+0xce3c>
  40ebb8:	mov	w0, #0x0                   	// #0
  40ebbc:	ldp	x29, x30, [sp], #48
  40ebc0:	ret
  40ebc4:	stp	x29, x30, [sp, #-96]!
  40ebc8:	mov	x29, sp
  40ebcc:	str	x19, [sp, #16]
  40ebd0:	str	w0, [sp, #44]
  40ebd4:	str	x1, [sp, #32]
  40ebd8:	str	wzr, [sp, #92]
  40ebdc:	str	wzr, [sp, #88]
  40ebe0:	ldr	w0, [sp, #44]
  40ebe4:	cmp	w0, #0x0
  40ebe8:	b.ge	40ec04 <ferror@plt+0xce84>  // b.tcont
  40ebec:	ldr	w0, [sp, #44]
  40ebf0:	neg	w0, w0
  40ebf4:	str	w0, [sp, #44]
  40ebf8:	mov	w0, #0x1                   	// #1
  40ebfc:	str	w0, [sp, #92]
  40ec00:	b	40ec18 <ferror@plt+0xce98>
  40ec04:	ldr	w0, [sp, #44]
  40ec08:	cmp	w0, #0x0
  40ec0c:	b.ne	40ec18 <ferror@plt+0xce98>  // b.any
  40ec10:	mov	w0, #0x0                   	// #0
  40ec14:	b	40ee0c <ferror@plt+0xd08c>
  40ec18:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  40ec1c:	add	x0, x0, #0x548
  40ec20:	ldr	w0, [x0]
  40ec24:	cmp	w0, #0x0
  40ec28:	b.eq	40ec38 <ferror@plt+0xceb8>  // b.none
  40ec2c:	mov	w0, #0x7fffffff            	// #2147483647
  40ec30:	str	w0, [sp, #84]
  40ec34:	b	40ec40 <ferror@plt+0xcec0>
  40ec38:	ldr	w0, [sp, #44]
  40ec3c:	str	w0, [sp, #84]
  40ec40:	add	x0, sp, #0x40
  40ec44:	mov	x2, #0x8                   	// #8
  40ec48:	mov	w1, #0x0                   	// #0
  40ec4c:	bl	401ad0 <memset@plt>
  40ec50:	b	40eda8 <ferror@plt+0xd028>
  40ec54:	ldr	x0, [sp, #32]
  40ec58:	add	x1, x0, #0x1
  40ec5c:	str	x1, [sp, #32]
  40ec60:	ldrb	w0, [x0]
  40ec64:	strb	w0, [sp, #83]
  40ec68:	ldrb	w0, [sp, #83]
  40ec6c:	cmp	w0, #0x0
  40ec70:	b.eq	40edb8 <ferror@plt+0xd038>  // b.none
  40ec74:	ldrb	w1, [sp, #83]
  40ec78:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  40ec7c:	add	x0, x0, #0x758
  40ec80:	sxtw	x1, w1
  40ec84:	ldrh	w0, [x0, x1, lsl #1]
  40ec88:	and	w0, w0, #0x2
  40ec8c:	cmp	w0, #0x0
  40ec90:	b.eq	40ecd4 <ferror@plt+0xcf54>  // b.none
  40ec94:	ldr	w0, [sp, #84]
  40ec98:	cmp	w0, #0x1
  40ec9c:	b.ls	40edc0 <ferror@plt+0xd040>  // b.plast
  40eca0:	ldrb	w0, [sp, #83]
  40eca4:	add	w0, w0, #0x40
  40eca8:	mov	w1, w0
  40ecac:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40ecb0:	add	x0, x0, #0xf48
  40ecb4:	bl	401cf0 <printf@plt>
  40ecb8:	ldr	w0, [sp, #84]
  40ecbc:	sub	w0, w0, #0x2
  40ecc0:	str	w0, [sp, #84]
  40ecc4:	ldr	w0, [sp, #88]
  40ecc8:	add	w0, w0, #0x2
  40eccc:	str	w0, [sp, #88]
  40ecd0:	b	40eda8 <ferror@plt+0xd028>
  40ecd4:	ldrb	w1, [sp, #83]
  40ecd8:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  40ecdc:	add	x0, x0, #0x758
  40ece0:	sxtw	x1, w1
  40ece4:	ldrh	w0, [x0, x1, lsl #1]
  40ece8:	and	w0, w0, #0x10
  40ecec:	cmp	w0, #0x0
  40ecf0:	b.eq	40ed18 <ferror@plt+0xcf98>  // b.none
  40ecf4:	ldrb	w0, [sp, #83]
  40ecf8:	bl	401d20 <putchar@plt>
  40ecfc:	ldr	w0, [sp, #84]
  40ed00:	sub	w0, w0, #0x1
  40ed04:	str	w0, [sp, #84]
  40ed08:	ldr	w0, [sp, #88]
  40ed0c:	add	w0, w0, #0x1
  40ed10:	str	w0, [sp, #88]
  40ed14:	b	40eda8 <ferror@plt+0xd028>
  40ed18:	ldr	x0, [sp, #32]
  40ed1c:	sub	x0, x0, #0x1
  40ed20:	mov	x1, x0
  40ed24:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40ed28:	add	x0, x0, #0xf50
  40ed2c:	bl	401cf0 <printf@plt>
  40ed30:	ldr	w0, [sp, #84]
  40ed34:	sub	w0, w0, #0x1
  40ed38:	str	w0, [sp, #84]
  40ed3c:	ldr	w0, [sp, #88]
  40ed40:	add	w0, w0, #0x1
  40ed44:	str	w0, [sp, #88]
  40ed48:	ldr	x0, [sp, #32]
  40ed4c:	sub	x19, x0, #0x1
  40ed50:	bl	401c20 <__ctype_get_mb_cur_max@plt>
  40ed54:	mov	x2, x0
  40ed58:	add	x1, sp, #0x40
  40ed5c:	add	x0, sp, #0x3c
  40ed60:	mov	x3, x1
  40ed64:	mov	x1, x19
  40ed68:	bl	4018f0 <mbrtowc@plt>
  40ed6c:	str	x0, [sp, #72]
  40ed70:	ldr	x0, [sp, #72]
  40ed74:	cmn	x0, #0x1
  40ed78:	b.eq	40eda8 <ferror@plt+0xd028>  // b.none
  40ed7c:	ldr	x0, [sp, #72]
  40ed80:	cmn	x0, #0x2
  40ed84:	b.eq	40eda8 <ferror@plt+0xd028>  // b.none
  40ed88:	ldr	x0, [sp, #72]
  40ed8c:	cmp	x0, #0x0
  40ed90:	b.eq	40eda8 <ferror@plt+0xd028>  // b.none
  40ed94:	ldr	x0, [sp, #72]
  40ed98:	sub	x0, x0, #0x1
  40ed9c:	ldr	x1, [sp, #32]
  40eda0:	add	x0, x1, x0
  40eda4:	str	x0, [sp, #32]
  40eda8:	ldr	w0, [sp, #84]
  40edac:	cmp	w0, #0x0
  40edb0:	b.ne	40ec54 <ferror@plt+0xced4>  // b.any
  40edb4:	b	40edc4 <ferror@plt+0xd044>
  40edb8:	nop
  40edbc:	b	40edc4 <ferror@plt+0xd044>
  40edc0:	nop
  40edc4:	ldr	w0, [sp, #92]
  40edc8:	cmp	w0, #0x0
  40edcc:	b.eq	40ee08 <ferror@plt+0xd088>  // b.none
  40edd0:	ldr	w1, [sp, #88]
  40edd4:	ldr	w0, [sp, #44]
  40edd8:	cmp	w1, w0
  40eddc:	b.ge	40ee08 <ferror@plt+0xd088>  // b.tcont
  40ede0:	ldr	w1, [sp, #44]
  40ede4:	ldr	w0, [sp, #88]
  40ede8:	sub	w1, w1, w0
  40edec:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40edf0:	add	x2, x0, #0xf58
  40edf4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40edf8:	add	x0, x0, #0xf60
  40edfc:	bl	401cf0 <printf@plt>
  40ee00:	ldr	w0, [sp, #44]
  40ee04:	str	w0, [sp, #88]
  40ee08:	ldr	w0, [sp, #88]
  40ee0c:	ldr	x19, [sp, #16]
  40ee10:	ldp	x29, x30, [sp], #96
  40ee14:	ret
  40ee18:	stp	x29, x30, [sp, #-64]!
  40ee1c:	mov	x29, sp
  40ee20:	str	x0, [sp, #24]
  40ee24:	str	x1, [sp, #16]
  40ee28:	ldr	x0, [sp, #16]
  40ee2c:	cmp	x0, #0x0
  40ee30:	b.ne	40ee44 <ferror@plt+0xd0c4>  // b.any
  40ee34:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40ee38:	add	x0, x0, #0xf68
  40ee3c:	bl	401d40 <gettext@plt>
  40ee40:	b	40eea8 <ferror@plt+0xd128>
  40ee44:	ldr	x0, [sp, #24]
  40ee48:	ldr	x0, [x0, #128]
  40ee4c:	cmp	x0, #0x0
  40ee50:	b.ne	40ee64 <ferror@plt+0xd0e4>  // b.any
  40ee54:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40ee58:	add	x0, x0, #0xf70
  40ee5c:	bl	401d40 <gettext@plt>
  40ee60:	b	40eea8 <ferror@plt+0xd128>
  40ee64:	ldr	x0, [sp, #16]
  40ee68:	ldr	w0, [x0]
  40ee6c:	mov	w1, w0
  40ee70:	ldr	x0, [sp, #24]
  40ee74:	ldr	x0, [x0, #136]
  40ee78:	cmp	x1, x0
  40ee7c:	b.cc	40ee90 <ferror@plt+0xd110>  // b.lo, b.ul, b.last
  40ee80:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40ee84:	add	x0, x0, #0xf80
  40ee88:	bl	401d40 <gettext@plt>
  40ee8c:	b	40eea8 <ferror@plt+0xd128>
  40ee90:	ldr	x0, [sp, #24]
  40ee94:	ldr	x1, [x0, #128]
  40ee98:	ldr	x0, [sp, #16]
  40ee9c:	ldr	w0, [x0]
  40eea0:	mov	w0, w0
  40eea4:	add	x0, x1, x0
  40eea8:	str	x0, [sp, #56]
  40eeac:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  40eeb0:	add	x0, x0, #0xf60
  40eeb4:	str	x0, [sp, #48]
  40eeb8:	mov	w0, #0x80                  	// #128
  40eebc:	str	w0, [sp, #44]
  40eec0:	b	40f018 <ferror@plt+0xd298>
  40eec4:	ldrb	w1, [sp, #43]
  40eec8:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  40eecc:	add	x0, x0, #0x758
  40eed0:	sxtw	x1, w1
  40eed4:	ldrh	w0, [x0, x1, lsl #1]
  40eed8:	and	w0, w0, #0x2
  40eedc:	cmp	w0, #0x0
  40eee0:	b.eq	40ef30 <ferror@plt+0xd1b0>  // b.none
  40eee4:	ldr	w0, [sp, #44]
  40eee8:	cmp	w0, #0x1
  40eeec:	b.ls	40f03c <ferror@plt+0xd2bc>  // b.plast
  40eef0:	ldr	x0, [sp, #48]
  40eef4:	add	x1, x0, #0x1
  40eef8:	str	x1, [sp, #48]
  40eefc:	mov	w1, #0x5e                  	// #94
  40ef00:	strb	w1, [x0]
  40ef04:	ldr	x0, [sp, #48]
  40ef08:	add	x1, x0, #0x1
  40ef0c:	str	x1, [sp, #48]
  40ef10:	ldrb	w1, [sp, #43]
  40ef14:	add	w1, w1, #0x40
  40ef18:	and	w1, w1, #0xff
  40ef1c:	strb	w1, [x0]
  40ef20:	ldr	w0, [sp, #44]
  40ef24:	sub	w0, w0, #0x2
  40ef28:	str	w0, [sp, #44]
  40ef2c:	b	40f00c <ferror@plt+0xd28c>
  40ef30:	ldrb	w1, [sp, #43]
  40ef34:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  40ef38:	add	x0, x0, #0x758
  40ef3c:	sxtw	x1, w1
  40ef40:	ldrh	w0, [x0, x1, lsl #1]
  40ef44:	and	w0, w0, #0x10
  40ef48:	cmp	w0, #0x0
  40ef4c:	b.eq	40ef74 <ferror@plt+0xd1f4>  // b.none
  40ef50:	ldr	x0, [sp, #48]
  40ef54:	add	x1, x0, #0x1
  40ef58:	str	x1, [sp, #48]
  40ef5c:	ldrb	w1, [sp, #43]
  40ef60:	strb	w1, [x0]
  40ef64:	ldr	w0, [sp, #44]
  40ef68:	sub	w0, w0, #0x1
  40ef6c:	str	w0, [sp, #44]
  40ef70:	b	40f00c <ferror@plt+0xd28c>
  40ef74:	ldr	w0, [sp, #44]
  40ef78:	cmp	w0, #0x3
  40ef7c:	b.ls	40f044 <ferror@plt+0xd2c4>  // b.plast
  40ef80:	ldr	x0, [sp, #48]
  40ef84:	add	x1, x0, #0x1
  40ef88:	str	x1, [sp, #48]
  40ef8c:	mov	w1, #0x3c                  	// #60
  40ef90:	strb	w1, [x0]
  40ef94:	ldrb	w0, [sp, #43]
  40ef98:	lsr	w0, w0, #4
  40ef9c:	and	w0, w0, #0xff
  40efa0:	mov	w3, w0
  40efa4:	ldr	x0, [sp, #48]
  40efa8:	add	x1, x0, #0x1
  40efac:	str	x1, [sp, #48]
  40efb0:	adrp	x1, 4c7000 <warn@@Base+0x5802c>
  40efb4:	add	x2, x1, #0x1e8
  40efb8:	sxtw	x1, w3
  40efbc:	ldrb	w1, [x2, x1]
  40efc0:	strb	w1, [x0]
  40efc4:	ldrb	w0, [sp, #43]
  40efc8:	and	w3, w0, #0xf
  40efcc:	ldr	x0, [sp, #48]
  40efd0:	add	x1, x0, #0x1
  40efd4:	str	x1, [sp, #48]
  40efd8:	adrp	x1, 4c7000 <warn@@Base+0x5802c>
  40efdc:	add	x2, x1, #0x1e8
  40efe0:	sxtw	x1, w3
  40efe4:	ldrb	w1, [x2, x1]
  40efe8:	strb	w1, [x0]
  40efec:	ldr	x0, [sp, #48]
  40eff0:	add	x1, x0, #0x1
  40eff4:	str	x1, [sp, #48]
  40eff8:	mov	w1, #0x3e                  	// #62
  40effc:	strb	w1, [x0]
  40f000:	ldr	w0, [sp, #44]
  40f004:	sub	w0, w0, #0x4
  40f008:	str	w0, [sp, #44]
  40f00c:	ldr	w0, [sp, #44]
  40f010:	cmp	w0, #0x0
  40f014:	b.eq	40f04c <ferror@plt+0xd2cc>  // b.none
  40f018:	ldr	x0, [sp, #56]
  40f01c:	add	x1, x0, #0x1
  40f020:	str	x1, [sp, #56]
  40f024:	ldrb	w0, [x0]
  40f028:	strb	w0, [sp, #43]
  40f02c:	ldrb	w0, [sp, #43]
  40f030:	cmp	w0, #0x0
  40f034:	b.ne	40eec4 <ferror@plt+0xd144>  // b.any
  40f038:	b	40f050 <ferror@plt+0xd2d0>
  40f03c:	nop
  40f040:	b	40f050 <ferror@plt+0xd2d0>
  40f044:	nop
  40f048:	b	40f050 <ferror@plt+0xd2d0>
  40f04c:	nop
  40f050:	ldr	x0, [sp, #48]
  40f054:	strb	wzr, [x0]
  40f058:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  40f05c:	add	x0, x0, #0xf60
  40f060:	ldp	x29, x30, [sp], #64
  40f064:	ret
  40f068:	stp	x29, x30, [sp, #-32]!
  40f06c:	mov	x29, sp
  40f070:	str	x0, [sp, #24]
  40f074:	str	x1, [sp, #16]
  40f078:	ldr	x0, [sp, #24]
  40f07c:	ldr	w0, [x0, #100]
  40f080:	mov	w0, w0
  40f084:	ldr	x1, [sp, #16]
  40f088:	cmp	x1, x0
  40f08c:	b.cc	40f0a0 <ferror@plt+0xd320>  // b.lo, b.ul, b.last
  40f090:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40f094:	add	x0, x0, #0xf80
  40f098:	bl	401d40 <gettext@plt>
  40f09c:	b	40f0cc <ferror@plt+0xd34c>
  40f0a0:	ldr	x0, [sp, #24]
  40f0a4:	ldr	x2, [x0, #112]
  40f0a8:	ldr	x1, [sp, #16]
  40f0ac:	mov	x0, x1
  40f0b0:	lsl	x0, x0, #2
  40f0b4:	add	x0, x0, x1
  40f0b8:	lsl	x0, x0, #4
  40f0bc:	add	x0, x2, x0
  40f0c0:	mov	x1, x0
  40f0c4:	ldr	x0, [sp, #24]
  40f0c8:	bl	40ee18 <ferror@plt+0xd098>
  40f0cc:	ldp	x29, x30, [sp], #32
  40f0d0:	ret
  40f0d4:	stp	x29, x30, [sp, #-48]!
  40f0d8:	mov	x29, sp
  40f0dc:	str	x0, [sp, #24]
  40f0e0:	str	x1, [sp, #16]
  40f0e4:	ldr	x0, [sp, #24]
  40f0e8:	ldr	x0, [x0, #112]
  40f0ec:	cmp	x0, #0x0
  40f0f0:	b.ne	40f0fc <ferror@plt+0xd37c>  // b.any
  40f0f4:	mov	x0, #0x0                   	// #0
  40f0f8:	b	40f230 <ferror@plt+0xd4b0>
  40f0fc:	str	wzr, [sp, #44]
  40f100:	b	40f218 <ferror@plt+0xd498>
  40f104:	ldr	x0, [sp, #24]
  40f108:	ldr	x2, [x0, #112]
  40f10c:	ldr	w1, [sp, #44]
  40f110:	mov	x0, x1
  40f114:	lsl	x0, x0, #2
  40f118:	add	x0, x0, x1
  40f11c:	lsl	x0, x0, #4
  40f120:	add	x0, x2, x0
  40f124:	cmp	x0, #0x0
  40f128:	b.ne	40f13c <ferror@plt+0xd3bc>  // b.any
  40f12c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40f130:	add	x0, x0, #0xf68
  40f134:	bl	401d40 <gettext@plt>
  40f138:	b	40f1d8 <ferror@plt+0xd458>
  40f13c:	ldr	x0, [sp, #24]
  40f140:	ldr	x0, [x0, #128]
  40f144:	cmp	x0, #0x0
  40f148:	b.ne	40f15c <ferror@plt+0xd3dc>  // b.any
  40f14c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40f150:	add	x0, x0, #0xf70
  40f154:	bl	401d40 <gettext@plt>
  40f158:	b	40f1d8 <ferror@plt+0xd458>
  40f15c:	ldr	x0, [sp, #24]
  40f160:	ldr	x2, [x0, #112]
  40f164:	ldr	w1, [sp, #44]
  40f168:	mov	x0, x1
  40f16c:	lsl	x0, x0, #2
  40f170:	add	x0, x0, x1
  40f174:	lsl	x0, x0, #4
  40f178:	add	x0, x2, x0
  40f17c:	ldr	w0, [x0]
  40f180:	mov	w1, w0
  40f184:	ldr	x0, [sp, #24]
  40f188:	ldr	x0, [x0, #136]
  40f18c:	cmp	x1, x0
  40f190:	b.cc	40f1a4 <ferror@plt+0xd424>  // b.lo, b.ul, b.last
  40f194:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40f198:	add	x0, x0, #0xf80
  40f19c:	bl	401d40 <gettext@plt>
  40f1a0:	b	40f1d8 <ferror@plt+0xd458>
  40f1a4:	ldr	x0, [sp, #24]
  40f1a8:	ldr	x2, [x0, #128]
  40f1ac:	ldr	x0, [sp, #24]
  40f1b0:	ldr	x3, [x0, #112]
  40f1b4:	ldr	w1, [sp, #44]
  40f1b8:	mov	x0, x1
  40f1bc:	lsl	x0, x0, #2
  40f1c0:	add	x0, x0, x1
  40f1c4:	lsl	x0, x0, #4
  40f1c8:	add	x0, x3, x0
  40f1cc:	ldr	w0, [x0]
  40f1d0:	mov	w0, w0
  40f1d4:	add	x0, x2, x0
  40f1d8:	ldr	x1, [sp, #16]
  40f1dc:	bl	401bf0 <strcmp@plt>
  40f1e0:	cmp	w0, #0x0
  40f1e4:	b.ne	40f20c <ferror@plt+0xd48c>  // b.any
  40f1e8:	ldr	x0, [sp, #24]
  40f1ec:	ldr	x2, [x0, #112]
  40f1f0:	ldr	w1, [sp, #44]
  40f1f4:	mov	x0, x1
  40f1f8:	lsl	x0, x0, #2
  40f1fc:	add	x0, x0, x1
  40f200:	lsl	x0, x0, #4
  40f204:	add	x0, x2, x0
  40f208:	b	40f230 <ferror@plt+0xd4b0>
  40f20c:	ldr	w0, [sp, #44]
  40f210:	add	w0, w0, #0x1
  40f214:	str	w0, [sp, #44]
  40f218:	ldr	x0, [sp, #24]
  40f21c:	ldr	w0, [x0, #100]
  40f220:	ldr	w1, [sp, #44]
  40f224:	cmp	w1, w0
  40f228:	b.cc	40f104 <ferror@plt+0xd384>  // b.lo, b.ul, b.last
  40f22c:	mov	x0, #0x0                   	// #0
  40f230:	ldp	x29, x30, [sp], #48
  40f234:	ret
  40f238:	sub	sp, sp, #0x20
  40f23c:	str	x0, [sp, #8]
  40f240:	str	x1, [sp]
  40f244:	ldr	x0, [sp, #8]
  40f248:	ldr	x0, [x0, #112]
  40f24c:	cmp	x0, #0x0
  40f250:	b.ne	40f25c <ferror@plt+0xd4dc>  // b.any
  40f254:	mov	x0, #0x0                   	// #0
  40f258:	b	40f2e8 <ferror@plt+0xd568>
  40f25c:	str	wzr, [sp, #28]
  40f260:	b	40f2d0 <ferror@plt+0xd550>
  40f264:	ldr	x0, [sp, #8]
  40f268:	ldr	x2, [x0, #112]
  40f26c:	ldr	w1, [sp, #28]
  40f270:	mov	x0, x1
  40f274:	lsl	x0, x0, #2
  40f278:	add	x0, x0, x1
  40f27c:	lsl	x0, x0, #4
  40f280:	add	x0, x2, x0
  40f284:	str	x0, [sp, #16]
  40f288:	ldr	x0, [sp, #16]
  40f28c:	ldr	x0, [x0, #16]
  40f290:	ldr	x1, [sp]
  40f294:	cmp	x1, x0
  40f298:	b.cc	40f2c4 <ferror@plt+0xd544>  // b.lo, b.ul, b.last
  40f29c:	ldr	x0, [sp, #16]
  40f2a0:	ldr	x1, [x0, #16]
  40f2a4:	ldr	x0, [sp, #16]
  40f2a8:	ldr	x0, [x0, #32]
  40f2ac:	add	x0, x1, x0
  40f2b0:	ldr	x1, [sp]
  40f2b4:	cmp	x1, x0
  40f2b8:	b.cs	40f2c4 <ferror@plt+0xd544>  // b.hs, b.nlast
  40f2bc:	ldr	x0, [sp, #16]
  40f2c0:	b	40f2e8 <ferror@plt+0xd568>
  40f2c4:	ldr	w0, [sp, #28]
  40f2c8:	add	w0, w0, #0x1
  40f2cc:	str	w0, [sp, #28]
  40f2d0:	ldr	x0, [sp, #8]
  40f2d4:	ldr	w0, [x0, #100]
  40f2d8:	ldr	w1, [sp, #28]
  40f2dc:	cmp	w1, w0
  40f2e0:	b.cc	40f264 <ferror@plt+0xd4e4>  // b.lo, b.ul, b.last
  40f2e4:	mov	x0, #0x0                   	// #0
  40f2e8:	add	sp, sp, #0x20
  40f2ec:	ret
  40f2f0:	sub	sp, sp, #0x20
  40f2f4:	str	x0, [sp, #8]
  40f2f8:	str	w1, [sp, #4]
  40f2fc:	ldr	x0, [sp, #8]
  40f300:	ldr	x0, [x0, #112]
  40f304:	cmp	x0, #0x0
  40f308:	b.ne	40f314 <ferror@plt+0xd594>  // b.any
  40f30c:	mov	x0, #0x0                   	// #0
  40f310:	b	40f380 <ferror@plt+0xd600>
  40f314:	str	wzr, [sp, #28]
  40f318:	b	40f368 <ferror@plt+0xd5e8>
  40f31c:	ldr	x0, [sp, #8]
  40f320:	ldr	x2, [x0, #112]
  40f324:	ldr	w1, [sp, #28]
  40f328:	mov	x0, x1
  40f32c:	lsl	x0, x0, #2
  40f330:	add	x0, x0, x1
  40f334:	lsl	x0, x0, #4
  40f338:	add	x0, x2, x0
  40f33c:	str	x0, [sp, #16]
  40f340:	ldr	x0, [sp, #16]
  40f344:	ldr	w0, [x0, #4]
  40f348:	ldr	w1, [sp, #4]
  40f34c:	cmp	w1, w0
  40f350:	b.ne	40f35c <ferror@plt+0xd5dc>  // b.any
  40f354:	ldr	x0, [sp, #16]
  40f358:	b	40f380 <ferror@plt+0xd600>
  40f35c:	ldr	w0, [sp, #28]
  40f360:	add	w0, w0, #0x1
  40f364:	str	w0, [sp, #28]
  40f368:	ldr	x0, [sp, #8]
  40f36c:	ldr	w0, [x0, #100]
  40f370:	ldr	w1, [sp, #28]
  40f374:	cmp	w1, w0
  40f378:	b.cc	40f31c <ferror@plt+0xd59c>  // b.lo, b.ul, b.last
  40f37c:	mov	x0, #0x0                   	// #0
  40f380:	add	sp, sp, #0x20
  40f384:	ret
  40f388:	stp	x29, x30, [sp, #-64]!
  40f38c:	mov	x29, sp
  40f390:	str	x0, [sp, #40]
  40f394:	str	x1, [sp, #32]
  40f398:	str	x2, [sp, #24]
  40f39c:	ldr	x0, [sp, #40]
  40f3a0:	ldr	x0, [x0, #112]
  40f3a4:	cmp	x0, #0x0
  40f3a8:	b.ne	40f3b4 <ferror@plt+0xd634>  // b.any
  40f3ac:	mov	x0, #0x0                   	// #0
  40f3b0:	b	40f510 <ferror@plt+0xd790>
  40f3b4:	ldr	x0, [sp, #24]
  40f3b8:	cmp	x0, #0x0
  40f3bc:	b.eq	40f504 <ferror@plt+0xd784>  // b.none
  40f3c0:	b	40f4e4 <ferror@plt+0xd764>
  40f3c4:	ldr	x0, [sp, #40]
  40f3c8:	ldr	w0, [x0, #100]
  40f3cc:	ldr	w1, [sp, #60]
  40f3d0:	cmp	w1, w0
  40f3d4:	b.cc	40f3dc <ferror@plt+0xd65c>  // b.lo, b.ul, b.last
  40f3d8:	b	40f4e4 <ferror@plt+0xd764>
  40f3dc:	ldr	x0, [sp, #40]
  40f3e0:	ldr	x2, [x0, #112]
  40f3e4:	ldr	w1, [sp, #60]
  40f3e8:	mov	x0, x1
  40f3ec:	lsl	x0, x0, #2
  40f3f0:	add	x0, x0, x1
  40f3f4:	lsl	x0, x0, #4
  40f3f8:	add	x0, x2, x0
  40f3fc:	cmp	x0, #0x0
  40f400:	b.ne	40f414 <ferror@plt+0xd694>  // b.any
  40f404:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40f408:	add	x0, x0, #0xf68
  40f40c:	bl	401d40 <gettext@plt>
  40f410:	b	40f4b0 <ferror@plt+0xd730>
  40f414:	ldr	x0, [sp, #40]
  40f418:	ldr	x0, [x0, #128]
  40f41c:	cmp	x0, #0x0
  40f420:	b.ne	40f434 <ferror@plt+0xd6b4>  // b.any
  40f424:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40f428:	add	x0, x0, #0xf70
  40f42c:	bl	401d40 <gettext@plt>
  40f430:	b	40f4b0 <ferror@plt+0xd730>
  40f434:	ldr	x0, [sp, #40]
  40f438:	ldr	x2, [x0, #112]
  40f43c:	ldr	w1, [sp, #60]
  40f440:	mov	x0, x1
  40f444:	lsl	x0, x0, #2
  40f448:	add	x0, x0, x1
  40f44c:	lsl	x0, x0, #4
  40f450:	add	x0, x2, x0
  40f454:	ldr	w0, [x0]
  40f458:	mov	w1, w0
  40f45c:	ldr	x0, [sp, #40]
  40f460:	ldr	x0, [x0, #136]
  40f464:	cmp	x1, x0
  40f468:	b.cc	40f47c <ferror@plt+0xd6fc>  // b.lo, b.ul, b.last
  40f46c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40f470:	add	x0, x0, #0xf80
  40f474:	bl	401d40 <gettext@plt>
  40f478:	b	40f4b0 <ferror@plt+0xd730>
  40f47c:	ldr	x0, [sp, #40]
  40f480:	ldr	x2, [x0, #128]
  40f484:	ldr	x0, [sp, #40]
  40f488:	ldr	x3, [x0, #112]
  40f48c:	ldr	w1, [sp, #60]
  40f490:	mov	x0, x1
  40f494:	lsl	x0, x0, #2
  40f498:	add	x0, x0, x1
  40f49c:	lsl	x0, x0, #4
  40f4a0:	add	x0, x3, x0
  40f4a4:	ldr	w0, [x0]
  40f4a8:	mov	w0, w0
  40f4ac:	add	x0, x2, x0
  40f4b0:	ldr	x1, [sp, #32]
  40f4b4:	bl	401bf0 <strcmp@plt>
  40f4b8:	cmp	w0, #0x0
  40f4bc:	b.ne	40f4e4 <ferror@plt+0xd764>  // b.any
  40f4c0:	ldr	x0, [sp, #40]
  40f4c4:	ldr	x2, [x0, #112]
  40f4c8:	ldr	w1, [sp, #60]
  40f4cc:	mov	x0, x1
  40f4d0:	lsl	x0, x0, #2
  40f4d4:	add	x0, x0, x1
  40f4d8:	lsl	x0, x0, #4
  40f4dc:	add	x0, x2, x0
  40f4e0:	b	40f510 <ferror@plt+0xd790>
  40f4e4:	ldr	x0, [sp, #24]
  40f4e8:	add	x1, x0, #0x4
  40f4ec:	str	x1, [sp, #24]
  40f4f0:	ldr	w0, [x0]
  40f4f4:	str	w0, [sp, #60]
  40f4f8:	ldr	w0, [sp, #60]
  40f4fc:	cmp	w0, #0x0
  40f500:	b.ne	40f3c4 <ferror@plt+0xd644>  // b.any
  40f504:	ldr	x1, [sp, #32]
  40f508:	ldr	x0, [sp, #40]
  40f50c:	bl	40f0d4 <ferror@plt+0xd354>
  40f510:	ldp	x29, x30, [sp], #64
  40f514:	ret
  40f518:	sub	sp, sp, #0x10
  40f51c:	str	x0, [sp, #8]
  40f520:	ldr	x0, [sp, #8]
  40f524:	ldrh	w0, [x0, #82]
  40f528:	cmp	w0, #0x32
  40f52c:	b.ne	40f548 <ferror@plt+0xd7c8>  // b.any
  40f530:	ldr	x0, [sp, #8]
  40f534:	ldrb	w0, [x0, #31]
  40f538:	cmp	w0, #0xd
  40f53c:	b.ne	40f548 <ferror@plt+0xd7c8>  // b.any
  40f540:	mov	w0, #0x1                   	// #1
  40f544:	b	40f54c <ferror@plt+0xd7cc>
  40f548:	mov	w0, #0x0                   	// #0
  40f54c:	add	sp, sp, #0x10
  40f550:	ret
  40f554:	stp	x29, x30, [sp, #-32]!
  40f558:	mov	x29, sp
  40f55c:	str	w0, [sp, #28]
  40f560:	ldr	w1, [sp, #28]
  40f564:	mov	w0, #0xfebb                	// #65211
  40f568:	cmp	w1, w0
  40f56c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f570:	ldr	w1, [sp, #28]
  40f574:	mov	w0, #0xfeba                	// #65210
  40f578:	cmp	w1, w0
  40f57c:	b.cs	40f87c <ferror@plt+0xdafc>  // b.hs, b.nlast
  40f580:	ldr	w1, [sp, #28]
  40f584:	mov	w0, #0xfeb0                	// #65200
  40f588:	cmp	w1, w0
  40f58c:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f590:	ldr	w1, [sp, #28]
  40f594:	mov	w0, #0xfeb0                	// #65200
  40f598:	cmp	w1, w0
  40f59c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f5a0:	ldr	w1, [sp, #28]
  40f5a4:	mov	w0, #0xf00d                	// #61453
  40f5a8:	cmp	w1, w0
  40f5ac:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f5b0:	ldr	w1, [sp, #28]
  40f5b4:	mov	w0, #0xf00d                	// #61453
  40f5b8:	cmp	w1, w0
  40f5bc:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f5c0:	ldr	w1, [sp, #28]
  40f5c4:	mov	w0, #0xdead                	// #57005
  40f5c8:	cmp	w1, w0
  40f5cc:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f5d0:	ldr	w1, [sp, #28]
  40f5d4:	mov	w0, #0xdead                	// #57005
  40f5d8:	cmp	w1, w0
  40f5dc:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f5e0:	ldr	w1, [sp, #28]
  40f5e4:	mov	w0, #0xbeef                	// #48879
  40f5e8:	cmp	w1, w0
  40f5ec:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f5f0:	ldr	w1, [sp, #28]
  40f5f4:	mov	w0, #0xbeef                	// #48879
  40f5f8:	cmp	w1, w0
  40f5fc:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f600:	ldr	w1, [sp, #28]
  40f604:	mov	w0, #0xbaab                	// #47787
  40f608:	cmp	w1, w0
  40f60c:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f610:	ldr	w1, [sp, #28]
  40f614:	mov	w0, #0xbaab                	// #47787
  40f618:	cmp	w1, w0
  40f61c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f620:	ldr	w1, [sp, #28]
  40f624:	mov	w0, #0xad45                	// #44357
  40f628:	cmp	w1, w0
  40f62c:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f630:	ldr	w1, [sp, #28]
  40f634:	mov	w0, #0xad45                	// #44357
  40f638:	cmp	w1, w0
  40f63c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f640:	ldr	w1, [sp, #28]
  40f644:	mov	w0, #0xabc7                	// #43975
  40f648:	cmp	w1, w0
  40f64c:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f650:	ldr	w1, [sp, #28]
  40f654:	mov	w0, #0xabc7                	// #43975
  40f658:	cmp	w1, w0
  40f65c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f660:	ldr	w1, [sp, #28]
  40f664:	mov	w0, #0xa390                	// #41872
  40f668:	cmp	w1, w0
  40f66c:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f670:	ldr	w1, [sp, #28]
  40f674:	mov	w0, #0xa390                	// #41872
  40f678:	cmp	w1, w0
  40f67c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f680:	ldr	w1, [sp, #28]
  40f684:	mov	w0, #0x9080                	// #36992
  40f688:	cmp	w1, w0
  40f68c:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f690:	ldr	w1, [sp, #28]
  40f694:	mov	w0, #0x9080                	// #36992
  40f698:	cmp	w1, w0
  40f69c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f6a0:	ldr	w1, [sp, #28]
  40f6a4:	mov	w0, #0x9041                	// #36929
  40f6a8:	cmp	w1, w0
  40f6ac:	b.eq	40f874 <ferror@plt+0xdaf4>  // b.none
  40f6b0:	ldr	w1, [sp, #28]
  40f6b4:	mov	w0, #0x9041                	// #36929
  40f6b8:	cmp	w1, w0
  40f6bc:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f6c0:	ldr	w1, [sp, #28]
  40f6c4:	mov	w0, #0x9026                	// #36902
  40f6c8:	cmp	w1, w0
  40f6cc:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f6d0:	ldr	w1, [sp, #28]
  40f6d4:	mov	w0, #0x9026                	// #36902
  40f6d8:	cmp	w1, w0
  40f6dc:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f6e0:	ldr	w1, [sp, #28]
  40f6e4:	mov	w0, #0x8217                	// #33303
  40f6e8:	cmp	w1, w0
  40f6ec:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f6f0:	ldr	w1, [sp, #28]
  40f6f4:	mov	w0, #0x8217                	// #33303
  40f6f8:	cmp	w1, w0
  40f6fc:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f700:	ldr	w1, [sp, #28]
  40f704:	mov	w0, #0x7676                	// #30326
  40f708:	cmp	w1, w0
  40f70c:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f710:	ldr	w1, [sp, #28]
  40f714:	mov	w0, #0x7676                	// #30326
  40f718:	cmp	w1, w0
  40f71c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f720:	ldr	w1, [sp, #28]
  40f724:	mov	w0, #0x7650                	// #30288
  40f728:	cmp	w1, w0
  40f72c:	b.eq	40f874 <ferror@plt+0xdaf4>  // b.none
  40f730:	ldr	w1, [sp, #28]
  40f734:	mov	w0, #0x7650                	// #30288
  40f738:	cmp	w1, w0
  40f73c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f740:	ldr	w1, [sp, #28]
  40f744:	mov	w0, #0x5aa5                	// #23205
  40f748:	cmp	w1, w0
  40f74c:	b.eq	40f874 <ferror@plt+0xdaf4>  // b.none
  40f750:	ldr	w1, [sp, #28]
  40f754:	mov	w0, #0x5aa5                	// #23205
  40f758:	cmp	w1, w0
  40f75c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f760:	ldr	w1, [sp, #28]
  40f764:	mov	w0, #0x5441                	// #21569
  40f768:	cmp	w1, w0
  40f76c:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f770:	ldr	w1, [sp, #28]
  40f774:	mov	w0, #0x5441                	// #21569
  40f778:	cmp	w1, w0
  40f77c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f780:	ldr	w1, [sp, #28]
  40f784:	mov	w0, #0x4157                	// #16727
  40f788:	cmp	w1, w0
  40f78c:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f790:	ldr	w1, [sp, #28]
  40f794:	mov	w0, #0x4157                	// #16727
  40f798:	cmp	w1, w0
  40f79c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f7a0:	ldr	w1, [sp, #28]
  40f7a4:	mov	w0, #0x3330                	// #13104
  40f7a8:	cmp	w1, w0
  40f7ac:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f7b0:	ldr	w1, [sp, #28]
  40f7b4:	mov	w0, #0x3330                	// #13104
  40f7b8:	cmp	w1, w0
  40f7bc:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f7c0:	ldr	w1, [sp, #28]
  40f7c4:	mov	w0, #0x2530                	// #9520
  40f7c8:	cmp	w1, w0
  40f7cc:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f7d0:	ldr	w1, [sp, #28]
  40f7d4:	mov	w0, #0x2530                	// #9520
  40f7d8:	cmp	w1, w0
  40f7dc:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f7e0:	ldr	w1, [sp, #28]
  40f7e4:	mov	w0, #0x1223                	// #4643
  40f7e8:	cmp	w1, w0
  40f7ec:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f7f0:	ldr	w1, [sp, #28]
  40f7f4:	mov	w0, #0x1223                	// #4643
  40f7f8:	cmp	w1, w0
  40f7fc:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f800:	ldr	w1, [sp, #28]
  40f804:	mov	w0, #0x1059                	// #4185
  40f808:	cmp	w1, w0
  40f80c:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f810:	ldr	w1, [sp, #28]
  40f814:	mov	w0, #0x1059                	// #4185
  40f818:	cmp	w1, w0
  40f81c:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f820:	ldr	w0, [sp, #28]
  40f824:	cmp	w0, #0xfc
  40f828:	b.hi	40f860 <ferror@plt+0xdae0>  // b.pmore
  40f82c:	ldr	w0, [sp, #28]
  40f830:	cmp	w0, #0x2
  40f834:	b.cc	40f884 <ferror@plt+0xdb04>  // b.lo, b.ul, b.last
  40f838:	ldr	w0, [sp, #28]
  40f83c:	sub	w0, w0, #0x2
  40f840:	cmp	w0, #0xfa
  40f844:	b.hi	40f884 <ferror@plt+0xdb04>  // b.pmore
  40f848:	adrp	x1, 48c000 <warn@@Base+0x1d02c>
  40f84c:	add	x1, x1, #0xfcc
  40f850:	ldr	w0, [x1, w0, uxtw #2]
  40f854:	adr	x1, 40f860 <ferror@plt+0xdae0>
  40f858:	add	x0, x1, w0, sxtw #2
  40f85c:	br	x0
  40f860:	ldr	w1, [sp, #28]
  40f864:	mov	w0, #0x1057                	// #4183
  40f868:	cmp	w1, w0
  40f86c:	b.eq	40f87c <ferror@plt+0xdafc>  // b.none
  40f870:	b	40f884 <ferror@plt+0xdb04>
  40f874:	mov	w0, #0x0                   	// #0
  40f878:	b	40f898 <ferror@plt+0xdb18>
  40f87c:	mov	w0, #0x1                   	// #1
  40f880:	b	40f898 <ferror@plt+0xdb18>
  40f884:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  40f888:	add	x0, x0, #0xf90
  40f88c:	bl	401d40 <gettext@plt>
  40f890:	bl	46efd4 <warn@@Base>
  40f894:	mov	w0, #0x0                   	// #0
  40f898:	ldp	x29, x30, [sp], #32
  40f89c:	ret
  40f8a0:	stp	x29, x30, [sp, #-128]!
  40f8a4:	mov	x29, sp
  40f8a8:	str	x19, [sp, #16]
  40f8ac:	str	x0, [sp, #72]
  40f8b0:	str	x1, [sp, #64]
  40f8b4:	str	x2, [sp, #56]
  40f8b8:	str	x3, [sp, #48]
  40f8bc:	str	x4, [sp, #40]
  40f8c0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  40f8c4:	add	x0, x0, #0x968
  40f8c8:	ldr	w0, [x0]
  40f8cc:	cmp	w0, #0x0
  40f8d0:	b.eq	40faac <ferror@plt+0xdd2c>  // b.none
  40f8d4:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  40f8d8:	add	x0, x0, #0x3b8
  40f8dc:	bl	401d40 <gettext@plt>
  40f8e0:	mov	x5, x0
  40f8e4:	ldr	x4, [sp, #56]
  40f8e8:	mov	x3, #0x1                   	// #1
  40f8ec:	ldr	x2, [sp, #64]
  40f8f0:	ldr	x1, [sp, #72]
  40f8f4:	mov	x0, #0x0                   	// #0
  40f8f8:	bl	40e704 <ferror@plt+0xc984>
  40f8fc:	str	x0, [sp, #80]
  40f900:	ldr	x0, [sp, #80]
  40f904:	cmp	x0, #0x0
  40f908:	b.ne	40f914 <ferror@plt+0xdb94>  // b.any
  40f90c:	mov	w0, #0x0                   	// #0
  40f910:	b	40fd54 <ferror@plt+0xdfd4>
  40f914:	ldr	x1, [sp, #56]
  40f918:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40f91c:	movk	x0, #0xaaab
  40f920:	umulh	x0, x1, x0
  40f924:	lsr	x0, x0, #3
  40f928:	str	x0, [sp, #112]
  40f92c:	mov	x1, #0x18                  	// #24
  40f930:	ldr	x0, [sp, #112]
  40f934:	bl	46d8cc <ferror@plt+0x6bb4c>
  40f938:	str	x0, [sp, #120]
  40f93c:	ldr	x0, [sp, #120]
  40f940:	cmp	x0, #0x0
  40f944:	b.ne	40f968 <ferror@plt+0xdbe8>  // b.any
  40f948:	ldr	x0, [sp, #80]
  40f94c:	bl	401c10 <free@plt>
  40f950:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  40f954:	add	x0, x0, #0x3d0
  40f958:	bl	401d40 <gettext@plt>
  40f95c:	bl	46eed4 <error@@Base>
  40f960:	mov	w0, #0x0                   	// #0
  40f964:	b	40fd54 <ferror@plt+0xdfd4>
  40f968:	str	wzr, [sp, #108]
  40f96c:	b	40fa90 <ferror@plt+0xdd10>
  40f970:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  40f974:	add	x0, x0, #0x580
  40f978:	ldr	x2, [x0]
  40f97c:	ldr	w1, [sp, #108]
  40f980:	mov	x0, x1
  40f984:	lsl	x0, x0, #1
  40f988:	add	x0, x0, x1
  40f98c:	lsl	x0, x0, #2
  40f990:	mov	x1, x0
  40f994:	ldr	x0, [sp, #80]
  40f998:	add	x0, x0, x1
  40f99c:	mov	x3, x0
  40f9a0:	ldr	w1, [sp, #108]
  40f9a4:	mov	x0, x1
  40f9a8:	lsl	x0, x0, #1
  40f9ac:	add	x0, x0, x1
  40f9b0:	lsl	x0, x0, #3
  40f9b4:	mov	x1, x0
  40f9b8:	ldr	x0, [sp, #120]
  40f9bc:	add	x19, x0, x1
  40f9c0:	mov	w1, #0x4                   	// #4
  40f9c4:	mov	x0, x3
  40f9c8:	blr	x2
  40f9cc:	str	x0, [x19]
  40f9d0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  40f9d4:	add	x0, x0, #0x580
  40f9d8:	ldr	x2, [x0]
  40f9dc:	ldr	w1, [sp, #108]
  40f9e0:	mov	x0, x1
  40f9e4:	lsl	x0, x0, #1
  40f9e8:	add	x0, x0, x1
  40f9ec:	lsl	x0, x0, #2
  40f9f0:	mov	x1, x0
  40f9f4:	ldr	x0, [sp, #80]
  40f9f8:	add	x0, x0, x1
  40f9fc:	add	x3, x0, #0x4
  40fa00:	ldr	w1, [sp, #108]
  40fa04:	mov	x0, x1
  40fa08:	lsl	x0, x0, #1
  40fa0c:	add	x0, x0, x1
  40fa10:	lsl	x0, x0, #3
  40fa14:	mov	x1, x0
  40fa18:	ldr	x0, [sp, #120]
  40fa1c:	add	x19, x0, x1
  40fa20:	mov	w1, #0x4                   	// #4
  40fa24:	mov	x0, x3
  40fa28:	blr	x2
  40fa2c:	str	x0, [x19, #8]
  40fa30:	ldr	w1, [sp, #108]
  40fa34:	mov	x0, x1
  40fa38:	lsl	x0, x0, #1
  40fa3c:	add	x0, x0, x1
  40fa40:	lsl	x0, x0, #2
  40fa44:	mov	x1, x0
  40fa48:	ldr	x0, [sp, #80]
  40fa4c:	add	x0, x0, x1
  40fa50:	add	x2, x0, #0x8
  40fa54:	ldr	w1, [sp, #108]
  40fa58:	mov	x0, x1
  40fa5c:	lsl	x0, x0, #1
  40fa60:	add	x0, x0, x1
  40fa64:	lsl	x0, x0, #3
  40fa68:	mov	x1, x0
  40fa6c:	ldr	x0, [sp, #120]
  40fa70:	add	x19, x0, x1
  40fa74:	mov	w1, #0x4                   	// #4
  40fa78:	mov	x0, x2
  40fa7c:	bl	46fba8 <warn@@Base+0xbd4>
  40fa80:	str	x0, [x19, #16]
  40fa84:	ldr	w0, [sp, #108]
  40fa88:	add	w0, w0, #0x1
  40fa8c:	str	w0, [sp, #108]
  40fa90:	ldr	w0, [sp, #108]
  40fa94:	ldr	x1, [sp, #112]
  40fa98:	cmp	x1, x0
  40fa9c:	b.hi	40f970 <ferror@plt+0xdbf0>  // b.pmore
  40faa0:	ldr	x0, [sp, #80]
  40faa4:	bl	401c10 <free@plt>
  40faa8:	b	40fd38 <ferror@plt+0xdfb8>
  40faac:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  40fab0:	add	x0, x0, #0x3f0
  40fab4:	bl	401d40 <gettext@plt>
  40fab8:	mov	x5, x0
  40fabc:	ldr	x4, [sp, #56]
  40fac0:	mov	x3, #0x1                   	// #1
  40fac4:	ldr	x2, [sp, #64]
  40fac8:	ldr	x1, [sp, #72]
  40facc:	mov	x0, #0x0                   	// #0
  40fad0:	bl	40e704 <ferror@plt+0xc984>
  40fad4:	str	x0, [sp, #96]
  40fad8:	ldr	x0, [sp, #96]
  40fadc:	cmp	x0, #0x0
  40fae0:	b.ne	40faec <ferror@plt+0xdd6c>  // b.any
  40fae4:	mov	w0, #0x0                   	// #0
  40fae8:	b	40fd54 <ferror@plt+0xdfd4>
  40faec:	ldr	x1, [sp, #56]
  40faf0:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40faf4:	movk	x0, #0xaaab
  40faf8:	umulh	x0, x1, x0
  40fafc:	lsr	x0, x0, #4
  40fb00:	str	x0, [sp, #112]
  40fb04:	mov	x1, #0x18                  	// #24
  40fb08:	ldr	x0, [sp, #112]
  40fb0c:	bl	46d8cc <ferror@plt+0x6bb4c>
  40fb10:	str	x0, [sp, #120]
  40fb14:	ldr	x0, [sp, #120]
  40fb18:	cmp	x0, #0x0
  40fb1c:	b.ne	40fb40 <ferror@plt+0xddc0>  // b.any
  40fb20:	ldr	x0, [sp, #96]
  40fb24:	bl	401c10 <free@plt>
  40fb28:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  40fb2c:	add	x0, x0, #0x3d0
  40fb30:	bl	401d40 <gettext@plt>
  40fb34:	bl	46eed4 <error@@Base>
  40fb38:	mov	w0, #0x0                   	// #0
  40fb3c:	b	40fd54 <ferror@plt+0xdfd4>
  40fb40:	str	wzr, [sp, #108]
  40fb44:	b	40fd20 <ferror@plt+0xdfa0>
  40fb48:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  40fb4c:	add	x0, x0, #0x580
  40fb50:	ldr	x2, [x0]
  40fb54:	ldr	w1, [sp, #108]
  40fb58:	mov	x0, x1
  40fb5c:	lsl	x0, x0, #1
  40fb60:	add	x0, x0, x1
  40fb64:	lsl	x0, x0, #3
  40fb68:	mov	x1, x0
  40fb6c:	ldr	x0, [sp, #96]
  40fb70:	add	x0, x0, x1
  40fb74:	mov	x3, x0
  40fb78:	ldr	w1, [sp, #108]
  40fb7c:	mov	x0, x1
  40fb80:	lsl	x0, x0, #1
  40fb84:	add	x0, x0, x1
  40fb88:	lsl	x0, x0, #3
  40fb8c:	mov	x1, x0
  40fb90:	ldr	x0, [sp, #120]
  40fb94:	add	x19, x0, x1
  40fb98:	mov	w1, #0x8                   	// #8
  40fb9c:	mov	x0, x3
  40fba0:	blr	x2
  40fba4:	str	x0, [x19]
  40fba8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  40fbac:	add	x0, x0, #0x580
  40fbb0:	ldr	x2, [x0]
  40fbb4:	ldr	w1, [sp, #108]
  40fbb8:	mov	x0, x1
  40fbbc:	lsl	x0, x0, #1
  40fbc0:	add	x0, x0, x1
  40fbc4:	lsl	x0, x0, #3
  40fbc8:	mov	x1, x0
  40fbcc:	ldr	x0, [sp, #96]
  40fbd0:	add	x0, x0, x1
  40fbd4:	add	x3, x0, #0x8
  40fbd8:	ldr	w1, [sp, #108]
  40fbdc:	mov	x0, x1
  40fbe0:	lsl	x0, x0, #1
  40fbe4:	add	x0, x0, x1
  40fbe8:	lsl	x0, x0, #3
  40fbec:	mov	x1, x0
  40fbf0:	ldr	x0, [sp, #120]
  40fbf4:	add	x19, x0, x1
  40fbf8:	mov	w1, #0x8                   	// #8
  40fbfc:	mov	x0, x3
  40fc00:	blr	x2
  40fc04:	str	x0, [x19, #8]
  40fc08:	ldr	w1, [sp, #108]
  40fc0c:	mov	x0, x1
  40fc10:	lsl	x0, x0, #1
  40fc14:	add	x0, x0, x1
  40fc18:	lsl	x0, x0, #3
  40fc1c:	mov	x1, x0
  40fc20:	ldr	x0, [sp, #96]
  40fc24:	add	x0, x0, x1
  40fc28:	add	x2, x0, #0x10
  40fc2c:	ldr	w1, [sp, #108]
  40fc30:	mov	x0, x1
  40fc34:	lsl	x0, x0, #1
  40fc38:	add	x0, x0, x1
  40fc3c:	lsl	x0, x0, #3
  40fc40:	mov	x1, x0
  40fc44:	ldr	x0, [sp, #120]
  40fc48:	add	x19, x0, x1
  40fc4c:	mov	w1, #0x8                   	// #8
  40fc50:	mov	x0, x2
  40fc54:	bl	46fba8 <warn@@Base+0xbd4>
  40fc58:	str	x0, [x19, #16]
  40fc5c:	ldr	x0, [sp, #72]
  40fc60:	ldrh	w0, [x0, #82]
  40fc64:	cmp	w0, #0x8
  40fc68:	b.ne	40fd14 <ferror@plt+0xdf94>  // b.any
  40fc6c:	ldr	x0, [sp, #72]
  40fc70:	ldrb	w0, [x0, #29]
  40fc74:	cmp	w0, #0x2
  40fc78:	b.eq	40fd14 <ferror@plt+0xdf94>  // b.none
  40fc7c:	ldr	w1, [sp, #108]
  40fc80:	mov	x0, x1
  40fc84:	lsl	x0, x0, #1
  40fc88:	add	x0, x0, x1
  40fc8c:	lsl	x0, x0, #3
  40fc90:	mov	x1, x0
  40fc94:	ldr	x0, [sp, #120]
  40fc98:	add	x0, x0, x1
  40fc9c:	ldr	x0, [x0, #8]
  40fca0:	str	x0, [sp, #88]
  40fca4:	ldr	x0, [sp, #88]
  40fca8:	lsl	x1, x0, #32
  40fcac:	ldr	x0, [sp, #88]
  40fcb0:	lsr	x0, x0, #56
  40fcb4:	orr	x1, x1, x0
  40fcb8:	ldr	x0, [sp, #88]
  40fcbc:	lsr	x0, x0, #40
  40fcc0:	and	x0, x0, #0xff00
  40fcc4:	orr	x1, x1, x0
  40fcc8:	ldr	x0, [sp, #88]
  40fccc:	lsr	x0, x0, #24
  40fcd0:	and	x0, x0, #0xff0000
  40fcd4:	orr	x1, x1, x0
  40fcd8:	ldr	x0, [sp, #88]
  40fcdc:	lsr	x0, x0, #8
  40fce0:	and	x0, x0, #0xff000000
  40fce4:	orr	x0, x1, x0
  40fce8:	str	x0, [sp, #88]
  40fcec:	ldr	w1, [sp, #108]
  40fcf0:	mov	x0, x1
  40fcf4:	lsl	x0, x0, #1
  40fcf8:	add	x0, x0, x1
  40fcfc:	lsl	x0, x0, #3
  40fd00:	mov	x1, x0
  40fd04:	ldr	x0, [sp, #120]
  40fd08:	add	x0, x0, x1
  40fd0c:	ldr	x1, [sp, #88]
  40fd10:	str	x1, [x0, #8]
  40fd14:	ldr	w0, [sp, #108]
  40fd18:	add	w0, w0, #0x1
  40fd1c:	str	w0, [sp, #108]
  40fd20:	ldr	w0, [sp, #108]
  40fd24:	ldr	x1, [sp, #112]
  40fd28:	cmp	x1, x0
  40fd2c:	b.hi	40fb48 <ferror@plt+0xddc8>  // b.pmore
  40fd30:	ldr	x0, [sp, #96]
  40fd34:	bl	401c10 <free@plt>
  40fd38:	ldr	x0, [sp, #48]
  40fd3c:	ldr	x1, [sp, #120]
  40fd40:	str	x1, [x0]
  40fd44:	ldr	x0, [sp, #40]
  40fd48:	ldr	x1, [sp, #112]
  40fd4c:	str	x1, [x0]
  40fd50:	mov	w0, #0x1                   	// #1
  40fd54:	ldr	x19, [sp, #16]
  40fd58:	ldp	x29, x30, [sp], #128
  40fd5c:	ret
  40fd60:	stp	x29, x30, [sp, #-128]!
  40fd64:	mov	x29, sp
  40fd68:	str	x19, [sp, #16]
  40fd6c:	str	x0, [sp, #72]
  40fd70:	str	x1, [sp, #64]
  40fd74:	str	x2, [sp, #56]
  40fd78:	str	x3, [sp, #48]
  40fd7c:	str	x4, [sp, #40]
  40fd80:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  40fd84:	add	x0, x0, #0x968
  40fd88:	ldr	w0, [x0]
  40fd8c:	cmp	w0, #0x0
  40fd90:	b.eq	40ff10 <ferror@plt+0xe190>  // b.none
  40fd94:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  40fd98:	add	x0, x0, #0x3b8
  40fd9c:	bl	401d40 <gettext@plt>
  40fda0:	mov	x5, x0
  40fda4:	ldr	x4, [sp, #56]
  40fda8:	mov	x3, #0x1                   	// #1
  40fdac:	ldr	x2, [sp, #64]
  40fdb0:	ldr	x1, [sp, #72]
  40fdb4:	mov	x0, #0x0                   	// #0
  40fdb8:	bl	40e704 <ferror@plt+0xc984>
  40fdbc:	str	x0, [sp, #80]
  40fdc0:	ldr	x0, [sp, #80]
  40fdc4:	cmp	x0, #0x0
  40fdc8:	b.ne	40fdd4 <ferror@plt+0xe054>  // b.any
  40fdcc:	mov	w0, #0x0                   	// #0
  40fdd0:	b	41015c <ferror@plt+0xe3dc>
  40fdd4:	ldr	x0, [sp, #56]
  40fdd8:	lsr	x0, x0, #3
  40fddc:	str	x0, [sp, #112]
  40fde0:	mov	x1, #0x18                  	// #24
  40fde4:	ldr	x0, [sp, #112]
  40fde8:	bl	46d8cc <ferror@plt+0x6bb4c>
  40fdec:	str	x0, [sp, #120]
  40fdf0:	ldr	x0, [sp, #120]
  40fdf4:	cmp	x0, #0x0
  40fdf8:	b.ne	40fe1c <ferror@plt+0xe09c>  // b.any
  40fdfc:	ldr	x0, [sp, #80]
  40fe00:	bl	401c10 <free@plt>
  40fe04:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  40fe08:	add	x0, x0, #0x3d0
  40fe0c:	bl	401d40 <gettext@plt>
  40fe10:	bl	46eed4 <error@@Base>
  40fe14:	mov	w0, #0x0                   	// #0
  40fe18:	b	41015c <ferror@plt+0xe3dc>
  40fe1c:	str	wzr, [sp, #108]
  40fe20:	b	40fef4 <ferror@plt+0xe174>
  40fe24:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  40fe28:	add	x0, x0, #0x580
  40fe2c:	ldr	x2, [x0]
  40fe30:	ldr	w0, [sp, #108]
  40fe34:	lsl	x0, x0, #3
  40fe38:	ldr	x1, [sp, #80]
  40fe3c:	add	x0, x1, x0
  40fe40:	mov	x3, x0
  40fe44:	ldr	w1, [sp, #108]
  40fe48:	mov	x0, x1
  40fe4c:	lsl	x0, x0, #1
  40fe50:	add	x0, x0, x1
  40fe54:	lsl	x0, x0, #3
  40fe58:	mov	x1, x0
  40fe5c:	ldr	x0, [sp, #120]
  40fe60:	add	x19, x0, x1
  40fe64:	mov	w1, #0x4                   	// #4
  40fe68:	mov	x0, x3
  40fe6c:	blr	x2
  40fe70:	str	x0, [x19]
  40fe74:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  40fe78:	add	x0, x0, #0x580
  40fe7c:	ldr	x2, [x0]
  40fe80:	ldr	w0, [sp, #108]
  40fe84:	lsl	x0, x0, #3
  40fe88:	ldr	x1, [sp, #80]
  40fe8c:	add	x0, x1, x0
  40fe90:	add	x3, x0, #0x4
  40fe94:	ldr	w1, [sp, #108]
  40fe98:	mov	x0, x1
  40fe9c:	lsl	x0, x0, #1
  40fea0:	add	x0, x0, x1
  40fea4:	lsl	x0, x0, #3
  40fea8:	mov	x1, x0
  40feac:	ldr	x0, [sp, #120]
  40feb0:	add	x19, x0, x1
  40feb4:	mov	w1, #0x4                   	// #4
  40feb8:	mov	x0, x3
  40febc:	blr	x2
  40fec0:	str	x0, [x19, #8]
  40fec4:	ldr	w1, [sp, #108]
  40fec8:	mov	x0, x1
  40fecc:	lsl	x0, x0, #1
  40fed0:	add	x0, x0, x1
  40fed4:	lsl	x0, x0, #3
  40fed8:	mov	x1, x0
  40fedc:	ldr	x0, [sp, #120]
  40fee0:	add	x0, x0, x1
  40fee4:	str	xzr, [x0, #16]
  40fee8:	ldr	w0, [sp, #108]
  40feec:	add	w0, w0, #0x1
  40fef0:	str	w0, [sp, #108]
  40fef4:	ldr	w0, [sp, #108]
  40fef8:	ldr	x1, [sp, #112]
  40fefc:	cmp	x1, x0
  40ff00:	b.hi	40fe24 <ferror@plt+0xe0a4>  // b.pmore
  40ff04:	ldr	x0, [sp, #80]
  40ff08:	bl	401c10 <free@plt>
  40ff0c:	b	410140 <ferror@plt+0xe3c0>
  40ff10:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  40ff14:	add	x0, x0, #0x3f0
  40ff18:	bl	401d40 <gettext@plt>
  40ff1c:	mov	x5, x0
  40ff20:	ldr	x4, [sp, #56]
  40ff24:	mov	x3, #0x1                   	// #1
  40ff28:	ldr	x2, [sp, #64]
  40ff2c:	ldr	x1, [sp, #72]
  40ff30:	mov	x0, #0x0                   	// #0
  40ff34:	bl	40e704 <ferror@plt+0xc984>
  40ff38:	str	x0, [sp, #96]
  40ff3c:	ldr	x0, [sp, #96]
  40ff40:	cmp	x0, #0x0
  40ff44:	b.ne	40ff50 <ferror@plt+0xe1d0>  // b.any
  40ff48:	mov	w0, #0x0                   	// #0
  40ff4c:	b	41015c <ferror@plt+0xe3dc>
  40ff50:	ldr	x0, [sp, #56]
  40ff54:	lsr	x0, x0, #4
  40ff58:	str	x0, [sp, #112]
  40ff5c:	mov	x1, #0x18                  	// #24
  40ff60:	ldr	x0, [sp, #112]
  40ff64:	bl	46d8cc <ferror@plt+0x6bb4c>
  40ff68:	str	x0, [sp, #120]
  40ff6c:	ldr	x0, [sp, #120]
  40ff70:	cmp	x0, #0x0
  40ff74:	b.ne	40ff98 <ferror@plt+0xe218>  // b.any
  40ff78:	ldr	x0, [sp, #96]
  40ff7c:	bl	401c10 <free@plt>
  40ff80:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  40ff84:	add	x0, x0, #0x3d0
  40ff88:	bl	401d40 <gettext@plt>
  40ff8c:	bl	46eed4 <error@@Base>
  40ff90:	mov	w0, #0x0                   	// #0
  40ff94:	b	41015c <ferror@plt+0xe3dc>
  40ff98:	str	wzr, [sp, #108]
  40ff9c:	b	410128 <ferror@plt+0xe3a8>
  40ffa0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  40ffa4:	add	x0, x0, #0x580
  40ffa8:	ldr	x2, [x0]
  40ffac:	ldr	w0, [sp, #108]
  40ffb0:	lsl	x0, x0, #4
  40ffb4:	ldr	x1, [sp, #96]
  40ffb8:	add	x0, x1, x0
  40ffbc:	mov	x3, x0
  40ffc0:	ldr	w1, [sp, #108]
  40ffc4:	mov	x0, x1
  40ffc8:	lsl	x0, x0, #1
  40ffcc:	add	x0, x0, x1
  40ffd0:	lsl	x0, x0, #3
  40ffd4:	mov	x1, x0
  40ffd8:	ldr	x0, [sp, #120]
  40ffdc:	add	x19, x0, x1
  40ffe0:	mov	w1, #0x8                   	// #8
  40ffe4:	mov	x0, x3
  40ffe8:	blr	x2
  40ffec:	str	x0, [x19]
  40fff0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  40fff4:	add	x0, x0, #0x580
  40fff8:	ldr	x2, [x0]
  40fffc:	ldr	w0, [sp, #108]
  410000:	lsl	x0, x0, #4
  410004:	ldr	x1, [sp, #96]
  410008:	add	x0, x1, x0
  41000c:	add	x3, x0, #0x8
  410010:	ldr	w1, [sp, #108]
  410014:	mov	x0, x1
  410018:	lsl	x0, x0, #1
  41001c:	add	x0, x0, x1
  410020:	lsl	x0, x0, #3
  410024:	mov	x1, x0
  410028:	ldr	x0, [sp, #120]
  41002c:	add	x19, x0, x1
  410030:	mov	w1, #0x8                   	// #8
  410034:	mov	x0, x3
  410038:	blr	x2
  41003c:	str	x0, [x19, #8]
  410040:	ldr	w1, [sp, #108]
  410044:	mov	x0, x1
  410048:	lsl	x0, x0, #1
  41004c:	add	x0, x0, x1
  410050:	lsl	x0, x0, #3
  410054:	mov	x1, x0
  410058:	ldr	x0, [sp, #120]
  41005c:	add	x0, x0, x1
  410060:	str	xzr, [x0, #16]
  410064:	ldr	x0, [sp, #72]
  410068:	ldrh	w0, [x0, #82]
  41006c:	cmp	w0, #0x8
  410070:	b.ne	41011c <ferror@plt+0xe39c>  // b.any
  410074:	ldr	x0, [sp, #72]
  410078:	ldrb	w0, [x0, #29]
  41007c:	cmp	w0, #0x2
  410080:	b.eq	41011c <ferror@plt+0xe39c>  // b.none
  410084:	ldr	w1, [sp, #108]
  410088:	mov	x0, x1
  41008c:	lsl	x0, x0, #1
  410090:	add	x0, x0, x1
  410094:	lsl	x0, x0, #3
  410098:	mov	x1, x0
  41009c:	ldr	x0, [sp, #120]
  4100a0:	add	x0, x0, x1
  4100a4:	ldr	x0, [x0, #8]
  4100a8:	str	x0, [sp, #88]
  4100ac:	ldr	x0, [sp, #88]
  4100b0:	lsl	x1, x0, #32
  4100b4:	ldr	x0, [sp, #88]
  4100b8:	lsr	x0, x0, #56
  4100bc:	orr	x1, x1, x0
  4100c0:	ldr	x0, [sp, #88]
  4100c4:	lsr	x0, x0, #40
  4100c8:	and	x0, x0, #0xff00
  4100cc:	orr	x1, x1, x0
  4100d0:	ldr	x0, [sp, #88]
  4100d4:	lsr	x0, x0, #24
  4100d8:	and	x0, x0, #0xff0000
  4100dc:	orr	x1, x1, x0
  4100e0:	ldr	x0, [sp, #88]
  4100e4:	lsr	x0, x0, #8
  4100e8:	and	x0, x0, #0xff000000
  4100ec:	orr	x0, x1, x0
  4100f0:	str	x0, [sp, #88]
  4100f4:	ldr	w1, [sp, #108]
  4100f8:	mov	x0, x1
  4100fc:	lsl	x0, x0, #1
  410100:	add	x0, x0, x1
  410104:	lsl	x0, x0, #3
  410108:	mov	x1, x0
  41010c:	ldr	x0, [sp, #120]
  410110:	add	x0, x0, x1
  410114:	ldr	x1, [sp, #88]
  410118:	str	x1, [x0, #8]
  41011c:	ldr	w0, [sp, #108]
  410120:	add	w0, w0, #0x1
  410124:	str	w0, [sp, #108]
  410128:	ldr	w0, [sp, #108]
  41012c:	ldr	x1, [sp, #112]
  410130:	cmp	x1, x0
  410134:	b.hi	40ffa0 <ferror@plt+0xe220>  // b.pmore
  410138:	ldr	x0, [sp, #96]
  41013c:	bl	401c10 <free@plt>
  410140:	ldr	x0, [sp, #48]
  410144:	ldr	x1, [sp, #120]
  410148:	str	x1, [x0]
  41014c:	ldr	x0, [sp, #40]
  410150:	ldr	x1, [sp, #112]
  410154:	str	x1, [x0]
  410158:	mov	w0, #0x1                   	// #1
  41015c:	ldr	x19, [sp, #16]
  410160:	ldp	x29, x30, [sp], #128
  410164:	ret
  410168:	sub	sp, sp, #0x10
  41016c:	str	x0, [sp, #8]
  410170:	str	x1, [sp]
  410174:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  410178:	add	x0, x0, #0x968
  41017c:	ldr	w0, [x0]
  410180:	cmp	w0, #0x0
  410184:	b.eq	410194 <ferror@plt+0xe414>  // b.none
  410188:	ldr	x0, [sp]
  41018c:	and	w0, w0, #0xff
  410190:	b	4101cc <ferror@plt+0xe44c>
  410194:	ldr	x0, [sp, #8]
  410198:	ldrh	w0, [x0, #82]
  41019c:	cmp	w0, #0x8
  4101a0:	b.eq	4101b0 <ferror@plt+0xe430>  // b.none
  4101a4:	cmp	w0, #0x2b
  4101a8:	b.eq	4101bc <ferror@plt+0xe43c>  // b.none
  4101ac:	b	4101c8 <ferror@plt+0xe448>
  4101b0:	ldr	x0, [sp]
  4101b4:	and	w0, w0, #0xff
  4101b8:	b	4101cc <ferror@plt+0xe44c>
  4101bc:	ldr	x0, [sp]
  4101c0:	and	w0, w0, #0xff
  4101c4:	b	4101cc <ferror@plt+0xe44c>
  4101c8:	ldr	x0, [sp]
  4101cc:	add	sp, sp, #0x10
  4101d0:	ret
  4101d4:	sub	sp, sp, #0x10
  4101d8:	str	x0, [sp, #8]
  4101dc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4101e0:	add	x0, x0, #0x968
  4101e4:	ldr	w0, [x0]
  4101e8:	cmp	w0, #0x0
  4101ec:	b.eq	4101fc <ferror@plt+0xe47c>  // b.none
  4101f0:	ldr	x0, [sp, #8]
  4101f4:	lsr	x0, x0, #8
  4101f8:	b	410204 <ferror@plt+0xe484>
  4101fc:	ldr	x0, [sp, #8]
  410200:	lsr	x0, x0, #32
  410204:	add	sp, sp, #0x10
  410208:	ret
  41020c:	sub	sp, sp, #0x10
  410210:	str	x0, [sp, #8]
  410214:	ldr	x0, [sp, #8]
  410218:	ldrh	w0, [x0, #82]
  41021c:	cmp	w0, #0x69
  410220:	b.ne	410250 <ferror@plt+0xe4d0>  // b.any
  410224:	ldr	x0, [sp, #8]
  410228:	ldr	x0, [x0, #72]
  41022c:	and	x0, x0, #0xff
  410230:	cmp	x0, #0x2d
  410234:	b.eq	410248 <ferror@plt+0xe4c8>  // b.none
  410238:	ldr	x0, [sp, #8]
  41023c:	ldrb	w0, [x0, #31]
  410240:	cmp	w0, #0x0
  410244:	b.ne	410250 <ferror@plt+0xe4d0>  // b.any
  410248:	mov	w0, #0x1                   	// #1
  41024c:	b	410254 <ferror@plt+0xe4d4>
  410250:	mov	w0, #0x0                   	// #0
  410254:	add	sp, sp, #0x10
  410258:	ret
  41025c:	stp	x29, x30, [sp, #-288]!
  410260:	mov	x29, sp
  410264:	str	x0, [sp, #72]
  410268:	str	x1, [sp, #64]
  41026c:	str	x2, [sp, #56]
  410270:	str	x3, [sp, #48]
  410274:	str	x4, [sp, #40]
  410278:	str	x5, [sp, #32]
  41027c:	str	x6, [sp, #24]
  410280:	str	w7, [sp, #20]
  410284:	mov	w0, #0x1                   	// #1
  410288:	str	w0, [sp, #276]
  41028c:	ldr	w0, [sp, #20]
  410290:	cmn	w0, #0x1
  410294:	b.ne	4102a8 <ferror@plt+0xe528>  // b.any
  410298:	ldr	x0, [sp, #72]
  41029c:	ldrh	w0, [x0, #82]
  4102a0:	bl	40f554 <ferror@plt+0xd7d4>
  4102a4:	str	w0, [sp, #20]
  4102a8:	ldr	w0, [sp, #20]
  4102ac:	cmp	w0, #0x0
  4102b0:	b.eq	4102e8 <ferror@plt+0xe568>  // b.none
  4102b4:	ldr	x0, [sp, #56]
  4102b8:	add	x2, sp, #0x38
  4102bc:	add	x1, sp, #0x88
  4102c0:	mov	x4, x2
  4102c4:	mov	x3, x1
  4102c8:	mov	x2, x0
  4102cc:	ldr	x1, [sp, #64]
  4102d0:	ldr	x0, [sp, #72]
  4102d4:	bl	40f8a0 <ferror@plt+0xdb20>
  4102d8:	cmp	w0, #0x0
  4102dc:	b.ne	41031c <ferror@plt+0xe59c>  // b.any
  4102e0:	mov	w0, #0x0                   	// #0
  4102e4:	b	4116cc <ferror@plt+0xf94c>
  4102e8:	ldr	x0, [sp, #56]
  4102ec:	add	x2, sp, #0x38
  4102f0:	add	x1, sp, #0x88
  4102f4:	mov	x4, x2
  4102f8:	mov	x3, x1
  4102fc:	mov	x2, x0
  410300:	ldr	x1, [sp, #64]
  410304:	ldr	x0, [sp, #72]
  410308:	bl	40fd60 <ferror@plt+0xdfe0>
  41030c:	cmp	w0, #0x0
  410310:	b.ne	41031c <ferror@plt+0xe59c>  // b.any
  410314:	mov	w0, #0x0                   	// #0
  410318:	b	4116cc <ferror@plt+0xf94c>
  41031c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  410320:	add	x0, x0, #0x968
  410324:	ldr	w0, [x0]
  410328:	cmp	w0, #0x0
  41032c:	b.eq	4103b4 <ferror@plt+0xe634>  // b.none
  410330:	ldr	w0, [sp, #20]
  410334:	cmp	w0, #0x0
  410338:	b.eq	410378 <ferror@plt+0xe5f8>  // b.none
  41033c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  410340:	add	x0, x0, #0x548
  410344:	ldr	w0, [x0]
  410348:	cmp	w0, #0x0
  41034c:	b.eq	410364 <ferror@plt+0xe5e4>  // b.none
  410350:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410354:	add	x0, x0, #0x408
  410358:	bl	401d40 <gettext@plt>
  41035c:	bl	401cf0 <printf@plt>
  410360:	b	410434 <ferror@plt+0xe6b4>
  410364:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410368:	add	x0, x0, #0x458
  41036c:	bl	401d40 <gettext@plt>
  410370:	bl	401cf0 <printf@plt>
  410374:	b	410434 <ferror@plt+0xe6b4>
  410378:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41037c:	add	x0, x0, #0x548
  410380:	ldr	w0, [x0]
  410384:	cmp	w0, #0x0
  410388:	b.eq	4103a0 <ferror@plt+0xe620>  // b.none
  41038c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410390:	add	x0, x0, #0x4a0
  410394:	bl	401d40 <gettext@plt>
  410398:	bl	401cf0 <printf@plt>
  41039c:	b	410434 <ferror@plt+0xe6b4>
  4103a0:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4103a4:	add	x0, x0, #0x4e8
  4103a8:	bl	401d40 <gettext@plt>
  4103ac:	bl	401cf0 <printf@plt>
  4103b0:	b	410434 <ferror@plt+0xe6b4>
  4103b4:	ldr	w0, [sp, #20]
  4103b8:	cmp	w0, #0x0
  4103bc:	b.eq	4103fc <ferror@plt+0xe67c>  // b.none
  4103c0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4103c4:	add	x0, x0, #0x548
  4103c8:	ldr	w0, [x0]
  4103cc:	cmp	w0, #0x0
  4103d0:	b.eq	4103e8 <ferror@plt+0xe668>  // b.none
  4103d4:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4103d8:	add	x0, x0, #0x528
  4103dc:	bl	401d40 <gettext@plt>
  4103e0:	bl	401cf0 <printf@plt>
  4103e4:	b	410434 <ferror@plt+0xe6b4>
  4103e8:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4103ec:	add	x0, x0, #0x590
  4103f0:	bl	401d40 <gettext@plt>
  4103f4:	bl	401cf0 <printf@plt>
  4103f8:	b	410434 <ferror@plt+0xe6b4>
  4103fc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  410400:	add	x0, x0, #0x548
  410404:	ldr	w0, [x0]
  410408:	cmp	w0, #0x0
  41040c:	b.eq	410424 <ferror@plt+0xe6a4>  // b.none
  410410:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410414:	add	x0, x0, #0x5e8
  410418:	bl	401d40 <gettext@plt>
  41041c:	bl	401cf0 <printf@plt>
  410420:	b	410434 <ferror@plt+0xe6b4>
  410424:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410428:	add	x0, x0, #0x648
  41042c:	bl	401d40 <gettext@plt>
  410430:	bl	401cf0 <printf@plt>
  410434:	str	xzr, [sp, #280]
  410438:	b	4116b0 <ferror@plt+0xf930>
  41043c:	ldr	x2, [sp, #136]
  410440:	ldr	x1, [sp, #280]
  410444:	mov	x0, x1
  410448:	lsl	x0, x0, #1
  41044c:	add	x0, x0, x1
  410450:	lsl	x0, x0, #3
  410454:	add	x0, x2, x0
  410458:	ldr	x0, [x0]
  41045c:	str	x0, [sp, #240]
  410460:	ldr	x2, [sp, #136]
  410464:	ldr	x1, [sp, #280]
  410468:	mov	x0, x1
  41046c:	lsl	x0, x0, #1
  410470:	add	x0, x0, x1
  410474:	lsl	x0, x0, #3
  410478:	add	x0, x2, x0
  41047c:	ldr	x0, [x0, #8]
  410480:	str	x0, [sp, #232]
  410484:	ldr	x1, [sp, #232]
  410488:	ldr	x0, [sp, #72]
  41048c:	bl	410168 <ferror@plt+0xe3e8>
  410490:	mov	w0, w0
  410494:	str	x0, [sp, #224]
  410498:	ldr	x0, [sp, #232]
  41049c:	bl	4101d4 <ferror@plt+0xe454>
  4104a0:	str	x0, [sp, #216]
  4104a4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4104a8:	add	x0, x0, #0x968
  4104ac:	ldr	w0, [x0]
  4104b0:	cmp	w0, #0x0
  4104b4:	b.eq	4104dc <ferror@plt+0xe75c>  // b.none
  4104b8:	ldr	x0, [sp, #240]
  4104bc:	and	x1, x0, #0xffffffff
  4104c0:	ldr	x0, [sp, #232]
  4104c4:	and	x0, x0, #0xffffffff
  4104c8:	mov	x2, x0
  4104cc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4104d0:	add	x0, x0, #0x698
  4104d4:	bl	401cf0 <printf@plt>
  4104d8:	b	410510 <ferror@plt+0xe790>
  4104dc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4104e0:	add	x0, x0, #0x548
  4104e4:	ldr	w0, [x0]
  4104e8:	cmp	w0, #0x0
  4104ec:	b.eq	4104fc <ferror@plt+0xe77c>  // b.none
  4104f0:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4104f4:	add	x0, x0, #0x6a8
  4104f8:	b	410504 <ferror@plt+0xe784>
  4104fc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410500:	add	x0, x0, #0x6c0
  410504:	ldr	x2, [sp, #232]
  410508:	ldr	x1, [sp, #240]
  41050c:	bl	401cf0 <printf@plt>
  410510:	ldr	x0, [sp, #72]
  410514:	ldrh	w0, [x0, #82]
  410518:	mov	w1, #0xfeba                	// #65210
  41051c:	cmp	w0, w1
  410520:	b.eq	410b00 <ferror@plt+0xed80>  // b.none
  410524:	mov	w1, #0xfeba                	// #65210
  410528:	cmp	w0, w1
  41052c:	b.gt	410798 <ferror@plt+0xea18>
  410530:	mov	w1, #0xfeb0                	// #65200
  410534:	cmp	w0, w1
  410538:	b.eq	410b30 <ferror@plt+0xedb0>  // b.none
  41053c:	mov	w1, #0xfeb0                	// #65200
  410540:	cmp	w0, w1
  410544:	b.gt	410798 <ferror@plt+0xea18>
  410548:	mov	w1, #0xf00d                	// #61453
  41054c:	cmp	w0, w1
  410550:	b.eq	410b60 <ferror@plt+0xede0>  // b.none
  410554:	mov	w1, #0xf00d                	// #61453
  410558:	cmp	w0, w1
  41055c:	b.gt	410798 <ferror@plt+0xea18>
  410560:	mov	w1, #0xdead                	// #57005
  410564:	cmp	w0, w1
  410568:	b.eq	4108b0 <ferror@plt+0xeb30>  // b.none
  41056c:	mov	w1, #0xdead                	// #57005
  410570:	cmp	w0, w1
  410574:	b.gt	410798 <ferror@plt+0xea18>
  410578:	mov	w1, #0xbeef                	// #48879
  41057c:	cmp	w0, w1
  410580:	b.eq	4108a0 <ferror@plt+0xeb20>  // b.none
  410584:	mov	w1, #0xbeef                	// #48879
  410588:	cmp	w0, w1
  41058c:	b.gt	410798 <ferror@plt+0xea18>
  410590:	mov	w1, #0xbaab                	// #47787
  410594:	cmp	w0, w1
  410598:	b.eq	410b80 <ferror@plt+0xee00>  // b.none
  41059c:	mov	w1, #0xbaab                	// #47787
  4105a0:	cmp	w0, w1
  4105a4:	b.gt	410798 <ferror@plt+0xea18>
  4105a8:	mov	w1, #0xad45                	// #44357
  4105ac:	cmp	w0, w1
  4105b0:	b.eq	410a90 <ferror@plt+0xed10>  // b.none
  4105b4:	mov	w1, #0xad45                	// #44357
  4105b8:	cmp	w0, w1
  4105bc:	b.gt	410798 <ferror@plt+0xea18>
  4105c0:	mov	w1, #0xabc7                	// #43975
  4105c4:	cmp	w0, w1
  4105c8:	b.eq	410b10 <ferror@plt+0xed90>  // b.none
  4105cc:	mov	w1, #0xabc7                	// #43975
  4105d0:	cmp	w0, w1
  4105d4:	b.gt	410798 <ferror@plt+0xea18>
  4105d8:	mov	w1, #0xa390                	// #41872
  4105dc:	cmp	w0, w1
  4105e0:	b.eq	410a70 <ferror@plt+0xecf0>  // b.none
  4105e4:	mov	w1, #0xa390                	// #41872
  4105e8:	cmp	w0, w1
  4105ec:	b.gt	410798 <ferror@plt+0xea18>
  4105f0:	mov	w1, #0x9080                	// #36992
  4105f4:	cmp	w0, w1
  4105f8:	b.eq	410850 <ferror@plt+0xead0>  // b.none
  4105fc:	mov	w1, #0x9080                	// #36992
  410600:	cmp	w0, w1
  410604:	b.gt	410798 <ferror@plt+0xea18>
  410608:	mov	w1, #0x9041                	// #36929
  41060c:	cmp	w0, w1
  410610:	b.eq	4107b0 <ferror@plt+0xea30>  // b.none
  410614:	mov	w1, #0x9041                	// #36929
  410618:	cmp	w0, w1
  41061c:	b.gt	410798 <ferror@plt+0xea18>
  410620:	mov	w1, #0x9026                	// #36902
  410624:	cmp	w0, w1
  410628:	b.eq	4109b0 <ferror@plt+0xec30>  // b.none
  41062c:	mov	w1, #0x9026                	// #36902
  410630:	cmp	w0, w1
  410634:	b.gt	410798 <ferror@plt+0xea18>
  410638:	mov	w1, #0x8217                	// #33303
  41063c:	cmp	w0, w1
  410640:	b.eq	410af0 <ferror@plt+0xed70>  // b.none
  410644:	mov	w1, #0x8217                	// #33303
  410648:	cmp	w0, w1
  41064c:	b.gt	410798 <ferror@plt+0xea18>
  410650:	mov	w1, #0x7676                	// #30326
  410654:	cmp	w0, w1
  410658:	b.eq	410870 <ferror@plt+0xeaf0>  // b.none
  41065c:	mov	w1, #0x7676                	// #30326
  410660:	cmp	w0, w1
  410664:	b.gt	410798 <ferror@plt+0xea18>
  410668:	mov	w1, #0x7650                	// #30288
  41066c:	cmp	w0, w1
  410670:	b.eq	410860 <ferror@plt+0xeae0>  // b.none
  410674:	mov	w1, #0x7650                	// #30288
  410678:	cmp	w0, w1
  41067c:	b.gt	410798 <ferror@plt+0xea18>
  410680:	mov	w1, #0x5aa5                	// #23205
  410684:	cmp	w0, w1
  410688:	b.eq	410880 <ferror@plt+0xeb00>  // b.none
  41068c:	mov	w1, #0x5aa5                	// #23205
  410690:	cmp	w0, w1
  410694:	b.gt	410798 <ferror@plt+0xea18>
  410698:	mov	w1, #0x5441                	// #21569
  41069c:	cmp	w0, w1
  4106a0:	b.eq	4108d0 <ferror@plt+0xeb50>  // b.none
  4106a4:	mov	w1, #0x5441                	// #21569
  4106a8:	cmp	w0, w1
  4106ac:	b.gt	410798 <ferror@plt+0xea18>
  4106b0:	mov	w1, #0x4def                	// #19951
  4106b4:	cmp	w0, w1
  4106b8:	b.eq	4107e0 <ferror@plt+0xea60>  // b.none
  4106bc:	mov	w1, #0x4def                	// #19951
  4106c0:	cmp	w0, w1
  4106c4:	b.gt	410798 <ferror@plt+0xea18>
  4106c8:	mov	w1, #0x4688                	// #18056
  4106cc:	cmp	w0, w1
  4106d0:	b.eq	410bc0 <ferror@plt+0xee40>  // b.none
  4106d4:	mov	w1, #0x4688                	// #18056
  4106d8:	cmp	w0, w1
  4106dc:	b.gt	410798 <ferror@plt+0xea18>
  4106e0:	mov	w1, #0x4157                	// #16727
  4106e4:	cmp	w0, w1
  4106e8:	b.eq	410c00 <ferror@plt+0xee80>  // b.none
  4106ec:	mov	w1, #0x4157                	// #16727
  4106f0:	cmp	w0, w1
  4106f4:	b.gt	410798 <ferror@plt+0xea18>
  4106f8:	mov	w1, #0x3330                	// #13104
  4106fc:	cmp	w0, w1
  410700:	b.eq	4108c0 <ferror@plt+0xeb40>  // b.none
  410704:	mov	w1, #0x3330                	// #13104
  410708:	cmp	w0, w1
  41070c:	b.gt	410798 <ferror@plt+0xea18>
  410710:	mov	w1, #0x2530                	// #9520
  410714:	cmp	w0, w1
  410718:	b.eq	410b40 <ferror@plt+0xedc0>  // b.none
  41071c:	mov	w1, #0x2530                	// #9520
  410720:	cmp	w0, w1
  410724:	b.gt	410798 <ferror@plt+0xea18>
  410728:	mov	w1, #0x1223                	// #4643
  41072c:	cmp	w0, w1
  410730:	b.eq	410ae0 <ferror@plt+0xed60>  // b.none
  410734:	mov	w1, #0x1223                	// #4643
  410738:	cmp	w0, w1
  41073c:	b.gt	410798 <ferror@plt+0xea18>
  410740:	mov	w1, #0x1059                	// #4185
  410744:	cmp	w0, w1
  410748:	b.eq	410950 <ferror@plt+0xebd0>  // b.none
  41074c:	mov	w1, #0x1059                	// #4185
  410750:	cmp	w0, w1
  410754:	b.gt	410798 <ferror@plt+0xea18>
  410758:	cmp	w0, #0xfc
  41075c:	b.gt	41078c <ferror@plt+0xea0c>
  410760:	cmp	w0, #0x2
  410764:	b.lt	410798 <ferror@plt+0xea18>  // b.tstop
  410768:	sub	w0, w0, #0x2
  41076c:	cmp	w0, #0xfa
  410770:	b.hi	410798 <ferror@plt+0xea18>  // b.pmore
  410774:	adrp	x1, 48d000 <warn@@Base+0x1e02c>
  410778:	add	x1, x1, #0x8c8
  41077c:	ldr	w0, [x1, w0, uxtw #2]
  410780:	adr	x1, 41078c <ferror@plt+0xea0c>
  410784:	add	x0, x1, w0, sxtw #2
  410788:	br	x0
  41078c:	mov	w1, #0x1057                	// #4183
  410790:	cmp	w0, w1
  410794:	b.eq	410810 <ferror@plt+0xea90>  // b.none
  410798:	str	xzr, [sp, #264]
  41079c:	b	410c8c <ferror@plt+0xef0c>
  4107a0:	ldr	x0, [sp, #224]
  4107a4:	bl	401ef8 <ferror@plt+0x178>
  4107a8:	str	x0, [sp, #264]
  4107ac:	b	410c8c <ferror@plt+0xef0c>
  4107b0:	ldr	x0, [sp, #224]
  4107b4:	bl	406c10 <ferror@plt+0x4e90>
  4107b8:	str	x0, [sp, #264]
  4107bc:	b	410c8c <ferror@plt+0xef0c>
  4107c0:	ldr	x0, [sp, #224]
  4107c4:	bl	40589c <ferror@plt+0x3b1c>
  4107c8:	str	x0, [sp, #264]
  4107cc:	b	410c8c <ferror@plt+0xef0c>
  4107d0:	ldr	x0, [sp, #224]
  4107d4:	bl	4070a0 <ferror@plt+0x5320>
  4107d8:	str	x0, [sp, #264]
  4107dc:	b	410c8c <ferror@plt+0xef0c>
  4107e0:	ldr	x0, [sp, #224]
  4107e4:	bl	4071e0 <ferror@plt+0x5460>
  4107e8:	str	x0, [sp, #264]
  4107ec:	b	410c8c <ferror@plt+0xef0c>
  4107f0:	ldr	x0, [sp, #224]
  4107f4:	bl	406e58 <ferror@plt+0x50d8>
  4107f8:	str	x0, [sp, #264]
  4107fc:	b	410c8c <ferror@plt+0xef0c>
  410800:	ldr	x0, [sp, #224]
  410804:	bl	405e88 <ferror@plt+0x4108>
  410808:	str	x0, [sp, #264]
  41080c:	b	410c8c <ferror@plt+0xef0c>
  410810:	ldr	x0, [sp, #224]
  410814:	bl	403460 <ferror@plt+0x16e0>
  410818:	str	x0, [sp, #264]
  41081c:	b	410c8c <ferror@plt+0xef0c>
  410820:	ldr	x0, [sp, #224]
  410824:	bl	40bd00 <ferror@plt+0x9f80>
  410828:	str	x0, [sp, #264]
  41082c:	b	410c8c <ferror@plt+0xef0c>
  410830:	ldr	x0, [sp, #224]
  410834:	bl	40c1ac <ferror@plt+0xa42c>
  410838:	str	x0, [sp, #264]
  41083c:	b	410c8c <ferror@plt+0xef0c>
  410840:	ldr	x0, [sp, #224]
  410844:	bl	40d1c4 <ferror@plt+0xb444>
  410848:	str	x0, [sp, #264]
  41084c:	b	410c8c <ferror@plt+0xef0c>
  410850:	ldr	x0, [sp, #224]
  410854:	bl	40cf10 <ferror@plt+0xb190>
  410858:	str	x0, [sp, #264]
  41085c:	b	410c8c <ferror@plt+0xef0c>
  410860:	ldr	x0, [sp, #224]
  410864:	bl	404174 <ferror@plt+0x23f4>
  410868:	str	x0, [sp, #264]
  41086c:	b	410c8c <ferror@plt+0xef0c>
  410870:	ldr	x0, [sp, #224]
  410874:	bl	4042b8 <ferror@plt+0x2538>
  410878:	str	x0, [sp, #264]
  41087c:	b	410c8c <ferror@plt+0xef0c>
  410880:	ldr	x0, [sp, #224]
  410884:	bl	40448c <ferror@plt+0x270c>
  410888:	str	x0, [sp, #264]
  41088c:	b	410c8c <ferror@plt+0xef0c>
  410890:	ldr	x0, [sp, #224]
  410894:	bl	40b794 <ferror@plt+0x9a14>
  410898:	str	x0, [sp, #264]
  41089c:	b	410c8c <ferror@plt+0xef0c>
  4108a0:	ldr	x0, [sp, #224]
  4108a4:	bl	408318 <ferror@plt+0x6598>
  4108a8:	str	x0, [sp, #264]
  4108ac:	b	410c8c <ferror@plt+0xef0c>
  4108b0:	ldr	x0, [sp, #224]
  4108b4:	bl	4081f8 <ferror@plt+0x6478>
  4108b8:	str	x0, [sp, #264]
  4108bc:	b	410c8c <ferror@plt+0xef0c>
  4108c0:	ldr	x0, [sp, #224]
  4108c4:	bl	4049e4 <ferror@plt+0x2c64>
  4108c8:	str	x0, [sp, #264]
  4108cc:	b	410c8c <ferror@plt+0xef0c>
  4108d0:	ldr	x0, [sp, #224]
  4108d4:	bl	404bb8 <ferror@plt+0x2e38>
  4108d8:	str	x0, [sp, #264]
  4108dc:	b	410c8c <ferror@plt+0xef0c>
  4108e0:	ldr	x0, [sp, #224]
  4108e4:	bl	403e24 <ferror@plt+0x20a4>
  4108e8:	str	x0, [sp, #264]
  4108ec:	b	410c8c <ferror@plt+0xef0c>
  4108f0:	ldr	x0, [sp, #224]
  4108f4:	bl	404e00 <ferror@plt+0x3080>
  4108f8:	str	x0, [sp, #264]
  4108fc:	b	410c8c <ferror@plt+0xef0c>
  410900:	ldr	x0, [sp, #224]
  410904:	bl	407300 <ferror@plt+0x5580>
  410908:	str	x0, [sp, #264]
  41090c:	b	410c8c <ferror@plt+0xef0c>
  410910:	ldr	x0, [sp, #224]
  410914:	bl	407ff8 <ferror@plt+0x6278>
  410918:	str	x0, [sp, #264]
  41091c:	b	410c8c <ferror@plt+0xef0c>
  410920:	ldr	x0, [sp, #224]
  410924:	bl	408500 <ferror@plt+0x6780>
  410928:	str	x0, [sp, #264]
  41092c:	b	410c8c <ferror@plt+0xef0c>
  410930:	ldr	x0, [sp, #72]
  410934:	bl	41020c <ferror@plt+0xe48c>
  410938:	cmp	w0, #0x0
  41093c:	b.eq	410950 <ferror@plt+0xebd0>  // b.none
  410940:	ldr	x0, [sp, #224]
  410944:	bl	4087f4 <ferror@plt+0x6a74>
  410948:	str	x0, [sp, #264]
  41094c:	b	410c8c <ferror@plt+0xef0c>
  410950:	ldr	x0, [sp, #224]
  410954:	bl	408668 <ferror@plt+0x68e8>
  410958:	str	x0, [sp, #264]
  41095c:	b	410c8c <ferror@plt+0xef0c>
  410960:	ldr	x0, [sp, #224]
  410964:	bl	408934 <ferror@plt+0x6bb4>
  410968:	str	x0, [sp, #264]
  41096c:	b	410c8c <ferror@plt+0xef0c>
  410970:	ldr	x0, [sp, #224]
  410974:	bl	409b38 <ferror@plt+0x7db8>
  410978:	str	x0, [sp, #264]
  41097c:	b	410c8c <ferror@plt+0xef0c>
  410980:	ldr	x0, [sp, #224]
  410984:	bl	40a0c8 <ferror@plt+0x8348>
  410988:	str	x0, [sp, #264]
  41098c:	b	410c8c <ferror@plt+0xef0c>
  410990:	ldr	x0, [sp, #224]
  410994:	bl	407a80 <ferror@plt+0x5d00>
  410998:	str	x0, [sp, #264]
  41099c:	b	410c8c <ferror@plt+0xef0c>
  4109a0:	ldr	x0, [sp, #224]
  4109a4:	bl	40a9bc <ferror@plt+0x8c3c>
  4109a8:	str	x0, [sp, #264]
  4109ac:	b	410c8c <ferror@plt+0xef0c>
  4109b0:	ldr	x0, [sp, #224]
  4109b4:	bl	40286c <ferror@plt+0xaec>
  4109b8:	str	x0, [sp, #264]
  4109bc:	b	410c8c <ferror@plt+0xef0c>
  4109c0:	ldr	x0, [sp, #224]
  4109c4:	bl	402dbc <ferror@plt+0x103c>
  4109c8:	str	x0, [sp, #264]
  4109cc:	b	410c8c <ferror@plt+0xef0c>
  4109d0:	ldr	x0, [sp, #224]
  4109d4:	bl	402a3c <ferror@plt+0xcbc>
  4109d8:	str	x0, [sp, #264]
  4109dc:	b	410c8c <ferror@plt+0xef0c>
  4109e0:	ldr	x0, [sp, #224]
  4109e4:	bl	4052ac <ferror@plt+0x352c>
  4109e8:	str	x0, [sp, #264]
  4109ec:	b	410c8c <ferror@plt+0xef0c>
  4109f0:	ldr	x0, [sp, #224]
  4109f4:	bl	404fd4 <ferror@plt+0x3254>
  4109f8:	str	x0, [sp, #264]
  4109fc:	b	410c8c <ferror@plt+0xef0c>
  410a00:	ldr	x0, [sp, #224]
  410a04:	bl	409704 <ferror@plt+0x7984>
  410a08:	str	x0, [sp, #264]
  410a0c:	b	410c8c <ferror@plt+0xef0c>
  410a10:	ldr	x0, [sp, #224]
  410a14:	bl	4099d0 <ferror@plt+0x7c50>
  410a18:	str	x0, [sp, #264]
  410a1c:	b	410c8c <ferror@plt+0xef0c>
  410a20:	ldr	x0, [sp, #224]
  410a24:	bl	405fa8 <ferror@plt+0x4228>
  410a28:	str	x0, [sp, #264]
  410a2c:	b	410c8c <ferror@plt+0xef0c>
  410a30:	ldr	x0, [sp, #224]
  410a34:	bl	403b20 <ferror@plt+0x1da0>
  410a38:	str	x0, [sp, #264]
  410a3c:	b	410c8c <ferror@plt+0xef0c>
  410a40:	ldr	x0, [sp, #224]
  410a44:	bl	405cac <ferror@plt+0x3f2c>
  410a48:	str	x0, [sp, #264]
  410a4c:	b	410c8c <ferror@plt+0xef0c>
  410a50:	ldr	x0, [sp, #224]
  410a54:	bl	40dac0 <ferror@plt+0xbd40>
  410a58:	str	x0, [sp, #264]
  410a5c:	b	410c8c <ferror@plt+0xef0c>
  410a60:	ldr	x0, [sp, #224]
  410a64:	bl	405afc <ferror@plt+0x3d7c>
  410a68:	str	x0, [sp, #264]
  410a6c:	b	410c8c <ferror@plt+0xef0c>
  410a70:	ldr	x0, [sp, #224]
  410a74:	bl	40b2d4 <ferror@plt+0x9554>
  410a78:	str	x0, [sp, #264]
  410a7c:	b	410c8c <ferror@plt+0xef0c>
  410a80:	ldr	x0, [sp, #224]
  410a84:	bl	40b648 <ferror@plt+0x98c8>
  410a88:	str	x0, [sp, #264]
  410a8c:	b	410c8c <ferror@plt+0xef0c>
  410a90:	ldr	x0, [sp, #224]
  410a94:	bl	40df98 <ferror@plt+0xc218>
  410a98:	str	x0, [sp, #264]
  410a9c:	b	410c8c <ferror@plt+0xef0c>
  410aa0:	ldr	x0, [sp, #224]
  410aa4:	bl	403ce4 <ferror@plt+0x1f64>
  410aa8:	str	x0, [sp, #264]
  410aac:	b	410c8c <ferror@plt+0xef0c>
  410ab0:	ldr	x0, [sp, #224]
  410ab4:	bl	40d61c <ferror@plt+0xb89c>
  410ab8:	str	x0, [sp, #264]
  410abc:	b	410c8c <ferror@plt+0xef0c>
  410ac0:	ldr	x0, [sp, #224]
  410ac4:	bl	40d838 <ferror@plt+0xbab8>
  410ac8:	str	x0, [sp, #264]
  410acc:	b	410c8c <ferror@plt+0xef0c>
  410ad0:	ldr	x0, [sp, #224]
  410ad4:	bl	4045f4 <ferror@plt+0x2874>
  410ad8:	str	x0, [sp, #264]
  410adc:	b	410c8c <ferror@plt+0xef0c>
  410ae0:	ldr	x0, [sp, #224]
  410ae4:	bl	4047ec <ferror@plt+0x2a6c>
  410ae8:	str	x0, [sp, #264]
  410aec:	b	410c8c <ferror@plt+0xef0c>
  410af0:	ldr	x0, [sp, #224]
  410af4:	bl	406530 <ferror@plt+0x47b0>
  410af8:	str	x0, [sp, #264]
  410afc:	b	410c8c <ferror@plt+0xef0c>
  410b00:	ldr	x0, [sp, #224]
  410b04:	bl	406868 <ferror@plt+0x4ae8>
  410b08:	str	x0, [sp, #264]
  410b0c:	b	410c8c <ferror@plt+0xef0c>
  410b10:	ldr	x0, [sp, #224]
  410b14:	bl	40e1b4 <ferror@plt+0xc434>
  410b18:	str	x0, [sp, #264]
  410b1c:	b	410c8c <ferror@plt+0xef0c>
  410b20:	ldr	x0, [sp, #224]
  410b24:	bl	40674c <ferror@plt+0x49cc>
  410b28:	str	x0, [sp, #264]
  410b2c:	b	410c8c <ferror@plt+0xef0c>
  410b30:	ldr	x0, [sp, #224]
  410b34:	bl	406a3c <ferror@plt+0x4cbc>
  410b38:	str	x0, [sp, #264]
  410b3c:	b	410c8c <ferror@plt+0xef0c>
  410b40:	ldr	x0, [sp, #224]
  410b44:	bl	40856c <ferror@plt+0x67ec>
  410b48:	str	x0, [sp, #264]
  410b4c:	b	410c8c <ferror@plt+0xef0c>
  410b50:	ldr	x0, [sp, #224]
  410b54:	bl	403660 <ferror@plt+0x18e0>
  410b58:	str	x0, [sp, #264]
  410b5c:	b	410c8c <ferror@plt+0xef0c>
  410b60:	ldr	x0, [sp, #224]
  410b64:	bl	4074d4 <ferror@plt+0x5754>
  410b68:	str	x0, [sp, #264]
  410b6c:	b	410c8c <ferror@plt+0xef0c>
  410b70:	ldr	x0, [sp, #224]
  410b74:	bl	40395c <ferror@plt+0x1bdc>
  410b78:	str	x0, [sp, #264]
  410b7c:	b	410c8c <ferror@plt+0xef0c>
  410b80:	ldr	x0, [sp, #224]
  410b84:	bl	4078b0 <ferror@plt+0x5b30>
  410b88:	str	x0, [sp, #264]
  410b8c:	b	410c8c <ferror@plt+0xef0c>
  410b90:	ldr	x0, [sp, #224]
  410b94:	bl	40ac88 <ferror@plt+0x8f08>
  410b98:	str	x0, [sp, #264]
  410b9c:	b	410c8c <ferror@plt+0xef0c>
  410ba0:	ldr	x0, [sp, #224]
  410ba4:	bl	40af6c <ferror@plt+0x91ec>
  410ba8:	str	x0, [sp, #264]
  410bac:	b	410c8c <ferror@plt+0xef0c>
  410bb0:	ldr	x0, [sp, #224]
  410bb4:	bl	407620 <ferror@plt+0x58a0>
  410bb8:	str	x0, [sp, #264]
  410bbc:	b	410c8c <ferror@plt+0xef0c>
  410bc0:	ldr	x0, [sp, #224]
  410bc4:	bl	40dd20 <ferror@plt+0xbfa0>
  410bc8:	str	x0, [sp, #264]
  410bcc:	b	410c8c <ferror@plt+0xef0c>
  410bd0:	ldr	x0, [sp, #224]
  410bd4:	bl	40c2c8 <ferror@plt+0xa548>
  410bd8:	str	x0, [sp, #264]
  410bdc:	b	410c8c <ferror@plt+0xef0c>
  410be0:	ldr	x0, [sp, #224]
  410be4:	bl	40c4a4 <ferror@plt+0xa724>
  410be8:	str	x0, [sp, #264]
  410bec:	b	410c8c <ferror@plt+0xef0c>
  410bf0:	ldr	x0, [sp, #224]
  410bf4:	bl	40ca88 <ferror@plt+0xad08>
  410bf8:	str	x0, [sp, #264]
  410bfc:	b	410c8c <ferror@plt+0xef0c>
  410c00:	ldr	x0, [sp, #224]
  410c04:	bl	40da78 <ferror@plt+0xbcf8>
  410c08:	str	x0, [sp, #264]
  410c0c:	b	410c8c <ferror@plt+0xef0c>
  410c10:	ldr	x0, [sp, #224]
  410c14:	bl	40de64 <ferror@plt+0xc0e4>
  410c18:	str	x0, [sp, #264]
  410c1c:	b	410c8c <ferror@plt+0xef0c>
  410c20:	ldr	x0, [sp, #224]
  410c24:	bl	4093f0 <ferror@plt+0x7670>
  410c28:	str	x0, [sp, #264]
  410c2c:	b	410c8c <ferror@plt+0xef0c>
  410c30:	ldr	x0, [sp, #224]
  410c34:	bl	40a8ac <ferror@plt+0x8b2c>
  410c38:	str	x0, [sp, #264]
  410c3c:	b	410c8c <ferror@plt+0xef0c>
  410c40:	ldr	x0, [sp, #72]
  410c44:	ldr	x0, [x0, #72]
  410c48:	lsr	x0, x0, #8
  410c4c:	and	x1, x0, #0xffff
  410c50:	mov	x0, #0x3200                	// #12800
  410c54:	cmp	x1, x0
  410c58:	b.ne	410c6c <ferror@plt+0xeeec>  // b.any
  410c5c:	ldr	x0, [sp, #224]
  410c60:	bl	4090a4 <ferror@plt+0x7324>
  410c64:	str	x0, [sp, #264]
  410c68:	b	410c8c <ferror@plt+0xef0c>
  410c6c:	ldr	x0, [sp, #224]
  410c70:	bl	409268 <ferror@plt+0x74e8>
  410c74:	str	x0, [sp, #264]
  410c78:	b	410c8c <ferror@plt+0xef0c>
  410c7c:	ldr	x0, [sp, #224]
  410c80:	bl	40e48c <ferror@plt+0xc70c>
  410c84:	str	x0, [sp, #264]
  410c88:	nop
  410c8c:	ldr	x0, [sp, #264]
  410c90:	cmp	x0, #0x0
  410c94:	b.ne	410cc0 <ferror@plt+0xef40>  // b.any
  410c98:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410c9c:	add	x0, x0, #0x6d8
  410ca0:	bl	401d40 <gettext@plt>
  410ca4:	mov	x2, x0
  410ca8:	ldr	x0, [sp, #224]
  410cac:	and	x0, x0, #0xffffffff
  410cb0:	mov	x1, x0
  410cb4:	mov	x0, x2
  410cb8:	bl	401cf0 <printf@plt>
  410cbc:	b	410cf0 <ferror@plt+0xef70>
  410cc0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  410cc4:	add	x0, x0, #0x548
  410cc8:	ldr	w0, [x0]
  410ccc:	cmp	w0, #0x0
  410cd0:	b.eq	410ce0 <ferror@plt+0xef60>  // b.none
  410cd4:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410cd8:	add	x0, x0, #0x6f0
  410cdc:	b	410ce8 <ferror@plt+0xef68>
  410ce0:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410ce4:	add	x0, x0, #0x6f8
  410ce8:	ldr	x1, [sp, #264]
  410cec:	bl	401cf0 <printf@plt>
  410cf0:	ldr	x0, [sp, #72]
  410cf4:	ldrh	w1, [x0, #82]
  410cf8:	mov	w0, #0x9026                	// #36902
  410cfc:	cmp	w1, w0
  410d00:	b.ne	410e98 <ferror@plt+0xf118>  // b.any
  410d04:	ldr	x0, [sp, #264]
  410d08:	cmp	x0, #0x0
  410d0c:	b.eq	410e98 <ferror@plt+0xf118>  // b.none
  410d10:	adrp	x0, 477000 <warn@@Base+0x802c>
  410d14:	add	x1, x0, #0x2d8
  410d18:	ldr	x0, [sp, #264]
  410d1c:	bl	401bf0 <strcmp@plt>
  410d20:	cmp	w0, #0x0
  410d24:	b.ne	410e98 <ferror@plt+0xf118>  // b.any
  410d28:	ldr	w0, [sp, #20]
  410d2c:	cmp	w0, #0x0
  410d30:	b.eq	410e98 <ferror@plt+0xf118>  // b.none
  410d34:	ldr	x2, [sp, #136]
  410d38:	ldr	x1, [sp, #280]
  410d3c:	mov	x0, x1
  410d40:	lsl	x0, x0, #1
  410d44:	add	x0, x0, x1
  410d48:	lsl	x0, x0, #3
  410d4c:	add	x0, x2, x0
  410d50:	ldr	x0, [x0, #16]
  410d54:	cmp	x0, #0x6
  410d58:	b.eq	410e18 <ferror@plt+0xf098>  // b.none
  410d5c:	cmp	x0, #0x6
  410d60:	b.hi	410e28 <ferror@plt+0xf0a8>  // b.pmore
  410d64:	cmp	x0, #0x5
  410d68:	b.eq	410e08 <ferror@plt+0xf088>  // b.none
  410d6c:	cmp	x0, #0x5
  410d70:	b.hi	410e28 <ferror@plt+0xf0a8>  // b.pmore
  410d74:	cmp	x0, #0x4
  410d78:	b.eq	410df8 <ferror@plt+0xf078>  // b.none
  410d7c:	cmp	x0, #0x4
  410d80:	b.hi	410e28 <ferror@plt+0xf0a8>  // b.pmore
  410d84:	cmp	x0, #0x3
  410d88:	b.eq	410de8 <ferror@plt+0xf068>  // b.none
  410d8c:	cmp	x0, #0x3
  410d90:	b.hi	410e28 <ferror@plt+0xf0a8>  // b.pmore
  410d94:	cmp	x0, #0x2
  410d98:	b.eq	410dd8 <ferror@plt+0xf058>  // b.none
  410d9c:	cmp	x0, #0x2
  410da0:	b.hi	410e28 <ferror@plt+0xf0a8>  // b.pmore
  410da4:	cmp	x0, #0x0
  410da8:	b.eq	410db8 <ferror@plt+0xf038>  // b.none
  410dac:	cmp	x0, #0x1
  410db0:	b.eq	410dc8 <ferror@plt+0xf048>  // b.none
  410db4:	b	410e28 <ferror@plt+0xf0a8>
  410db8:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410dbc:	add	x0, x0, #0x708
  410dc0:	str	x0, [sp, #264]
  410dc4:	b	410e2c <ferror@plt+0xf0ac>
  410dc8:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410dcc:	add	x0, x0, #0x710
  410dd0:	str	x0, [sp, #264]
  410dd4:	b	410e2c <ferror@plt+0xf0ac>
  410dd8:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410ddc:	add	x0, x0, #0x718
  410de0:	str	x0, [sp, #264]
  410de4:	b	410e2c <ferror@plt+0xf0ac>
  410de8:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410dec:	add	x0, x0, #0x720
  410df0:	str	x0, [sp, #264]
  410df4:	b	410e2c <ferror@plt+0xf0ac>
  410df8:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410dfc:	add	x0, x0, #0x728
  410e00:	str	x0, [sp, #264]
  410e04:	b	410e2c <ferror@plt+0xf0ac>
  410e08:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410e0c:	add	x0, x0, #0x730
  410e10:	str	x0, [sp, #264]
  410e14:	b	410e2c <ferror@plt+0xf0ac>
  410e18:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410e1c:	add	x0, x0, #0x738
  410e20:	str	x0, [sp, #264]
  410e24:	b	410e2c <ferror@plt+0xf0ac>
  410e28:	str	xzr, [sp, #264]
  410e2c:	ldr	x0, [sp, #264]
  410e30:	cmp	x0, #0x0
  410e34:	b.eq	410e4c <ferror@plt+0xf0cc>  // b.none
  410e38:	ldr	x1, [sp, #264]
  410e3c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410e40:	add	x0, x0, #0x748
  410e44:	bl	401cf0 <printf@plt>
  410e48:	b	411540 <ferror@plt+0xf7c0>
  410e4c:	mov	w0, #0x20                  	// #32
  410e50:	bl	401d20 <putchar@plt>
  410e54:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410e58:	add	x0, x0, #0x750
  410e5c:	bl	401d40 <gettext@plt>
  410e60:	mov	x3, x0
  410e64:	ldr	x2, [sp, #136]
  410e68:	ldr	x1, [sp, #280]
  410e6c:	mov	x0, x1
  410e70:	lsl	x0, x0, #1
  410e74:	add	x0, x0, x1
  410e78:	lsl	x0, x0, #3
  410e7c:	add	x0, x2, x0
  410e80:	ldr	x0, [x0, #16]
  410e84:	mov	x1, x0
  410e88:	mov	x0, x3
  410e8c:	bl	401cf0 <printf@plt>
  410e90:	str	wzr, [sp, #276]
  410e94:	b	411540 <ferror@plt+0xf7c0>
  410e98:	ldr	x0, [sp, #216]
  410e9c:	cmp	x0, #0x0
  410ea0:	b.eq	4114a4 <ferror@plt+0xf724>  // b.none
  410ea4:	ldr	x0, [sp, #48]
  410ea8:	cmp	x0, #0x0
  410eac:	b.eq	410ec0 <ferror@plt+0xf140>  // b.none
  410eb0:	ldr	x1, [sp, #216]
  410eb4:	ldr	x0, [sp, #40]
  410eb8:	cmp	x1, x0
  410ebc:	b.cc	410edc <ferror@plt+0xf15c>  // b.lo, b.ul, b.last
  410ec0:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410ec4:	add	x0, x0, #0x768
  410ec8:	bl	401d40 <gettext@plt>
  410ecc:	ldr	x1, [sp, #216]
  410ed0:	bl	46eed4 <error@@Base>
  410ed4:	str	wzr, [sp, #276]
  410ed8:	b	411540 <ferror@plt+0xf7c0>
  410edc:	ldr	x0, [sp, #216]
  410ee0:	lsl	x0, x0, #5
  410ee4:	ldr	x1, [sp, #48]
  410ee8:	add	x0, x1, x0
  410eec:	str	x0, [sp, #200]
  410ef0:	ldr	x0, [sp, #216]
  410ef4:	mov	w2, w0
  410ef8:	add	x1, sp, #0x82
  410efc:	add	x0, sp, #0x84
  410f00:	mov	x7, x1
  410f04:	mov	x6, x0
  410f08:	ldr	x5, [sp, #200]
  410f0c:	mov	w4, w2
  410f10:	ldr	x3, [sp, #24]
  410f14:	ldr	x2, [sp, #32]
  410f18:	ldr	w1, [sp, #288]
  410f1c:	ldr	x0, [sp, #72]
  410f20:	bl	42fc84 <ferror@plt+0x2df04>
  410f24:	str	x0, [sp, #192]
  410f28:	mov	w0, #0x20                  	// #32
  410f2c:	bl	401d20 <putchar@plt>
  410f30:	ldr	x0, [sp, #200]
  410f34:	ldrb	w0, [x0, #24]
  410f38:	and	w0, w0, #0xf
  410f3c:	cmp	w0, #0xa
  410f40:	b.ne	411044 <ferror@plt+0xf2c4>  // b.any
  410f44:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  410f48:	add	x0, x0, #0x968
  410f4c:	ldr	w0, [x0]
  410f50:	cmp	w0, #0x0
  410f54:	b.eq	410f60 <ferror@plt+0xf1e0>  // b.none
  410f58:	mov	w0, #0x8                   	// #8
  410f5c:	b	410f64 <ferror@plt+0xf1e4>
  410f60:	mov	w0, #0xe                   	// #14
  410f64:	str	w0, [sp, #188]
  410f68:	ldr	x0, [sp, #32]
  410f6c:	cmp	x0, #0x0
  410f70:	b.eq	410f98 <ferror@plt+0xf218>  // b.none
  410f74:	ldr	x0, [sp, #200]
  410f78:	ldr	x0, [x0, #16]
  410f7c:	cmp	x0, #0x0
  410f80:	b.eq	410f98 <ferror@plt+0xf218>  // b.none
  410f84:	ldr	x0, [sp, #200]
  410f88:	ldr	x0, [x0, #16]
  410f8c:	ldr	x1, [sp, #24]
  410f90:	cmp	x1, x0
  410f94:	b.hi	410fa8 <ferror@plt+0xf228>  // b.pmore
  410f98:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410f9c:	add	x0, x0, #0x790
  410fa0:	str	x0, [sp, #256]
  410fa4:	b	410fbc <ferror@plt+0xf23c>
  410fa8:	ldr	x0, [sp, #200]
  410fac:	ldr	x0, [x0, #16]
  410fb0:	ldr	x1, [sp, #32]
  410fb4:	add	x0, x1, x0
  410fb8:	str	x0, [sp, #256]
  410fbc:	ldr	w0, [sp, #188]
  410fc0:	ldr	x1, [sp, #256]
  410fc4:	bl	40ebc4 <ferror@plt+0xce44>
  410fc8:	str	w0, [sp, #184]
  410fcc:	ldr	x0, [sp, #192]
  410fd0:	cmp	x0, #0x0
  410fd4:	b.eq	411000 <ferror@plt+0xf280>  // b.none
  410fd8:	ldr	w0, [sp, #132]
  410fdc:	cmp	w0, #0x2
  410fe0:	b.ne	410ff0 <ferror@plt+0xf270>  // b.any
  410fe4:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410fe8:	add	x0, x0, #0x798
  410fec:	b	410ff8 <ferror@plt+0xf278>
  410ff0:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  410ff4:	add	x0, x0, #0x7a0
  410ff8:	ldr	x1, [sp, #192]
  410ffc:	bl	401cf0 <printf@plt>
  411000:	ldr	w1, [sp, #184]
  411004:	ldr	w0, [sp, #188]
  411008:	cmp	w1, w0
  41100c:	b.hi	411024 <ferror@plt+0xf2a4>  // b.pmore
  411010:	ldr	w1, [sp, #188]
  411014:	ldr	w0, [sp, #184]
  411018:	sub	w0, w1, w0
  41101c:	add	w0, w0, #0x1
  411020:	b	411028 <ferror@plt+0xf2a8>
  411024:	mov	w0, #0x1                   	// #1
  411028:	adrp	x1, 48c000 <warn@@Base+0x1d02c>
  41102c:	add	x2, x1, #0xf58
  411030:	mov	w1, w0
  411034:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411038:	add	x0, x0, #0x7a8
  41103c:	bl	401cf0 <printf@plt>
  411040:	b	411080 <ferror@plt+0xf300>
  411044:	ldr	x0, [sp, #200]
  411048:	ldr	x0, [x0]
  41104c:	mov	w1, #0x6                   	// #6
  411050:	bl	40ea20 <ferror@plt+0xcca0>
  411054:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  411058:	add	x0, x0, #0x968
  41105c:	ldr	w0, [x0]
  411060:	cmp	w0, #0x0
  411064:	b.eq	411074 <ferror@plt+0xf2f4>  // b.none
  411068:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41106c:	add	x0, x0, #0x7b0
  411070:	b	41107c <ferror@plt+0xf2fc>
  411074:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  411078:	add	x0, x0, #0xf58
  41107c:	bl	401cf0 <printf@plt>
  411080:	ldr	x0, [sp, #200]
  411084:	ldr	x0, [x0, #16]
  411088:	cmp	x0, #0x0
  41108c:	b.ne	411374 <ferror@plt+0xf5f4>  // b.any
  411090:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411094:	add	x0, x0, #0x7b8
  411098:	str	x0, [sp, #248]
  41109c:	ldr	x0, [sp, #200]
  4110a0:	ldrb	w0, [x0, #24]
  4110a4:	and	w0, w0, #0xf
  4110a8:	cmp	w0, #0x3
  4110ac:	b.ne	411364 <ferror@plt+0xf5e4>  // b.any
  4110b0:	ldr	x0, [sp, #200]
  4110b4:	ldr	w1, [x0, #28]
  4110b8:	ldr	x0, [sp, #72]
  4110bc:	ldr	w0, [x0, #100]
  4110c0:	cmp	w1, w0
  4110c4:	b.cs	4111bc <ferror@plt+0xf43c>  // b.hs, b.nlast
  4110c8:	ldr	x0, [sp, #72]
  4110cc:	ldr	x2, [x0, #112]
  4110d0:	ldr	x0, [sp, #200]
  4110d4:	ldr	w0, [x0, #28]
  4110d8:	mov	w1, w0
  4110dc:	mov	x0, x1
  4110e0:	lsl	x0, x0, #2
  4110e4:	add	x0, x0, x1
  4110e8:	lsl	x0, x0, #4
  4110ec:	add	x0, x2, x0
  4110f0:	cmp	x0, #0x0
  4110f4:	b.ne	411108 <ferror@plt+0xf388>  // b.any
  4110f8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4110fc:	add	x0, x0, #0xf68
  411100:	bl	401d40 <gettext@plt>
  411104:	b	4111b4 <ferror@plt+0xf434>
  411108:	ldr	x0, [sp, #72]
  41110c:	ldr	x0, [x0, #128]
  411110:	cmp	x0, #0x0
  411114:	b.ne	411128 <ferror@plt+0xf3a8>  // b.any
  411118:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  41111c:	add	x0, x0, #0xf70
  411120:	bl	401d40 <gettext@plt>
  411124:	b	4111b4 <ferror@plt+0xf434>
  411128:	ldr	x0, [sp, #72]
  41112c:	ldr	x2, [x0, #112]
  411130:	ldr	x0, [sp, #200]
  411134:	ldr	w0, [x0, #28]
  411138:	mov	w1, w0
  41113c:	mov	x0, x1
  411140:	lsl	x0, x0, #2
  411144:	add	x0, x0, x1
  411148:	lsl	x0, x0, #4
  41114c:	add	x0, x2, x0
  411150:	ldr	w0, [x0]
  411154:	mov	w1, w0
  411158:	ldr	x0, [sp, #72]
  41115c:	ldr	x0, [x0, #136]
  411160:	cmp	x1, x0
  411164:	b.cc	411178 <ferror@plt+0xf3f8>  // b.lo, b.ul, b.last
  411168:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  41116c:	add	x0, x0, #0xf80
  411170:	bl	401d40 <gettext@plt>
  411174:	b	4111b4 <ferror@plt+0xf434>
  411178:	ldr	x0, [sp, #72]
  41117c:	ldr	x2, [x0, #128]
  411180:	ldr	x0, [sp, #72]
  411184:	ldr	x3, [x0, #112]
  411188:	ldr	x0, [sp, #200]
  41118c:	ldr	w0, [x0, #28]
  411190:	mov	w1, w0
  411194:	mov	x0, x1
  411198:	lsl	x0, x0, #2
  41119c:	add	x0, x0, x1
  4111a0:	lsl	x0, x0, #4
  4111a4:	add	x0, x3, x0
  4111a8:	ldr	w0, [x0]
  4111ac:	mov	w0, w0
  4111b0:	add	x0, x2, x0
  4111b4:	str	x0, [sp, #248]
  4111b8:	b	411364 <ferror@plt+0xf5e4>
  4111bc:	ldr	x0, [sp, #200]
  4111c0:	ldr	w0, [x0, #28]
  4111c4:	cmn	w0, #0xf
  4111c8:	b.ne	4111dc <ferror@plt+0xf45c>  // b.any
  4111cc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4111d0:	add	x0, x0, #0x7c0
  4111d4:	str	x0, [sp, #248]
  4111d8:	b	411364 <ferror@plt+0xf5e4>
  4111dc:	ldr	x0, [sp, #200]
  4111e0:	ldr	w0, [x0, #28]
  4111e4:	cmn	w0, #0xe
  4111e8:	b.ne	4111fc <ferror@plt+0xf47c>  // b.any
  4111ec:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4111f0:	add	x0, x0, #0x7c8
  4111f4:	str	x0, [sp, #248]
  4111f8:	b	411364 <ferror@plt+0xf5e4>
  4111fc:	ldr	x0, [sp, #72]
  411200:	ldrh	w0, [x0, #82]
  411204:	cmp	w0, #0x8
  411208:	b.ne	41121c <ferror@plt+0xf49c>  // b.any
  41120c:	ldr	x0, [sp, #200]
  411210:	ldr	w0, [x0, #28]
  411214:	cmn	w0, #0xfd
  411218:	b.eq	41123c <ferror@plt+0xf4bc>  // b.none
  41121c:	ldr	x0, [sp, #72]
  411220:	ldrh	w0, [x0, #82]
  411224:	cmp	w0, #0x8c
  411228:	b.ne	41124c <ferror@plt+0xf4cc>  // b.any
  41122c:	ldr	x0, [sp, #200]
  411230:	ldr	w0, [x0, #28]
  411234:	cmn	w0, #0x100
  411238:	b.ne	41124c <ferror@plt+0xf4cc>  // b.any
  41123c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411240:	add	x0, x0, #0x7d0
  411244:	str	x0, [sp, #248]
  411248:	b	411364 <ferror@plt+0xf5e4>
  41124c:	ldr	x0, [sp, #72]
  411250:	ldrh	w0, [x0, #82]
  411254:	cmp	w0, #0x8
  411258:	b.ne	41127c <ferror@plt+0xf4fc>  // b.any
  41125c:	ldr	x0, [sp, #200]
  411260:	ldr	w0, [x0, #28]
  411264:	cmn	w0, #0xfc
  411268:	b.ne	41127c <ferror@plt+0xf4fc>  // b.any
  41126c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411270:	add	x0, x0, #0x7d8
  411274:	str	x0, [sp, #248]
  411278:	b	411364 <ferror@plt+0xf5e4>
  41127c:	ldr	x0, [sp, #72]
  411280:	ldrh	w0, [x0, #82]
  411284:	cmp	w0, #0x3e
  411288:	b.eq	4112ac <ferror@plt+0xf52c>  // b.none
  41128c:	ldr	x0, [sp, #72]
  411290:	ldrh	w0, [x0, #82]
  411294:	cmp	w0, #0xb4
  411298:	b.eq	4112ac <ferror@plt+0xf52c>  // b.none
  41129c:	ldr	x0, [sp, #72]
  4112a0:	ldrh	w0, [x0, #82]
  4112a4:	cmp	w0, #0xb5
  4112a8:	b.ne	4112cc <ferror@plt+0xf54c>  // b.any
  4112ac:	ldr	x0, [sp, #200]
  4112b0:	ldr	w0, [x0, #28]
  4112b4:	cmn	w0, #0xfe
  4112b8:	b.ne	4112cc <ferror@plt+0xf54c>  // b.any
  4112bc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4112c0:	add	x0, x0, #0x7e0
  4112c4:	str	x0, [sp, #248]
  4112c8:	b	411364 <ferror@plt+0xf5e4>
  4112cc:	ldr	x0, [sp, #72]
  4112d0:	ldrh	w0, [x0, #82]
  4112d4:	cmp	w0, #0x32
  4112d8:	b.ne	41130c <ferror@plt+0xf58c>  // b.any
  4112dc:	ldr	x0, [sp, #72]
  4112e0:	ldrb	w0, [x0, #31]
  4112e4:	cmp	w0, #0x1
  4112e8:	b.ne	41130c <ferror@plt+0xf58c>  // b.any
  4112ec:	ldr	x0, [sp, #200]
  4112f0:	ldr	w0, [x0, #28]
  4112f4:	cmn	w0, #0x100
  4112f8:	b.ne	41130c <ferror@plt+0xf58c>  // b.any
  4112fc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411300:	add	x0, x0, #0x7f0
  411304:	str	x0, [sp, #248]
  411308:	b	411364 <ferror@plt+0xf5e4>
  41130c:	ldr	x0, [sp, #72]
  411310:	bl	40f518 <ferror@plt+0xd798>
  411314:	cmp	w0, #0x0
  411318:	b.eq	41133c <ferror@plt+0xf5bc>  // b.none
  41131c:	ldr	x0, [sp, #200]
  411320:	ldr	w0, [x0, #28]
  411324:	cmn	w0, #0xe0
  411328:	b.ne	41133c <ferror@plt+0xf5bc>  // b.any
  41132c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411330:	add	x0, x0, #0x800
  411334:	str	x0, [sp, #248]
  411338:	b	411364 <ferror@plt+0xf5e4>
  41133c:	ldr	x0, [sp, #200]
  411340:	ldr	w0, [x0, #28]
  411344:	add	x3, sp, #0x58
  411348:	mov	w2, w0
  41134c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411350:	add	x1, x0, #0x810
  411354:	mov	x0, x3
  411358:	bl	4019c0 <sprintf@plt>
  41135c:	add	x0, sp, #0x58
  411360:	str	x0, [sp, #248]
  411364:	ldr	x1, [sp, #248]
  411368:	mov	w0, #0x16                  	// #22
  41136c:	bl	40ebc4 <ferror@plt+0xce44>
  411370:	b	411438 <ferror@plt+0xf6b8>
  411374:	ldr	x0, [sp, #32]
  411378:	cmp	x0, #0x0
  41137c:	b.ne	4113a8 <ferror@plt+0xf628>  // b.any
  411380:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411384:	add	x0, x0, #0x820
  411388:	bl	401d40 <gettext@plt>
  41138c:	mov	x2, x0
  411390:	ldr	x0, [sp, #200]
  411394:	ldr	x0, [x0, #16]
  411398:	mov	x1, x0
  41139c:	mov	x0, x2
  4113a0:	bl	401cf0 <printf@plt>
  4113a4:	b	411438 <ferror@plt+0xf6b8>
  4113a8:	ldr	x0, [sp, #200]
  4113ac:	ldr	x0, [x0, #16]
  4113b0:	ldr	x1, [sp, #24]
  4113b4:	cmp	x1, x0
  4113b8:	b.hi	4113e8 <ferror@plt+0xf668>  // b.pmore
  4113bc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4113c0:	add	x0, x0, #0x840
  4113c4:	bl	401d40 <gettext@plt>
  4113c8:	mov	x2, x0
  4113cc:	ldr	x0, [sp, #200]
  4113d0:	ldr	x0, [x0, #16]
  4113d4:	mov	x1, x0
  4113d8:	mov	x0, x2
  4113dc:	bl	46eed4 <error@@Base>
  4113e0:	str	wzr, [sp, #276]
  4113e4:	b	411438 <ferror@plt+0xf6b8>
  4113e8:	ldr	x0, [sp, #200]
  4113ec:	ldr	x0, [x0, #16]
  4113f0:	ldr	x1, [sp, #32]
  4113f4:	add	x0, x1, x0
  4113f8:	mov	x1, x0
  4113fc:	mov	w0, #0x16                  	// #22
  411400:	bl	40ebc4 <ferror@plt+0xce44>
  411404:	ldr	x0, [sp, #192]
  411408:	cmp	x0, #0x0
  41140c:	b.eq	411438 <ferror@plt+0xf6b8>  // b.none
  411410:	ldr	w0, [sp, #132]
  411414:	cmp	w0, #0x2
  411418:	b.ne	411428 <ferror@plt+0xf6a8>  // b.any
  41141c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411420:	add	x0, x0, #0x798
  411424:	b	411430 <ferror@plt+0xf6b0>
  411428:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41142c:	add	x0, x0, #0x7a0
  411430:	ldr	x1, [sp, #192]
  411434:	bl	401cf0 <printf@plt>
  411438:	ldr	w0, [sp, #20]
  41143c:	cmp	w0, #0x0
  411440:	b.eq	411540 <ferror@plt+0xf7c0>  // b.none
  411444:	ldr	x2, [sp, #136]
  411448:	ldr	x1, [sp, #280]
  41144c:	mov	x0, x1
  411450:	lsl	x0, x0, #1
  411454:	add	x0, x0, x1
  411458:	lsl	x0, x0, #3
  41145c:	add	x0, x2, x0
  411460:	ldr	x0, [x0, #16]
  411464:	str	x0, [sp, #176]
  411468:	ldr	x0, [sp, #176]
  41146c:	cmp	x0, #0x0
  411470:	b.ge	411490 <ferror@plt+0xf710>  // b.tcont
  411474:	ldr	x0, [sp, #176]
  411478:	neg	x0, x0
  41147c:	mov	x1, x0
  411480:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411484:	add	x0, x0, #0x868
  411488:	bl	401cf0 <printf@plt>
  41148c:	b	411540 <ferror@plt+0xf7c0>
  411490:	ldr	x1, [sp, #176]
  411494:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411498:	add	x0, x0, #0x870
  41149c:	bl	401cf0 <printf@plt>
  4114a0:	b	411540 <ferror@plt+0xf7c0>
  4114a4:	ldr	w0, [sp, #20]
  4114a8:	cmp	w0, #0x0
  4114ac:	b.eq	411540 <ferror@plt+0xf7c0>  // b.none
  4114b0:	ldr	x2, [sp, #136]
  4114b4:	ldr	x1, [sp, #280]
  4114b8:	mov	x0, x1
  4114bc:	lsl	x0, x0, #1
  4114c0:	add	x0, x0, x1
  4114c4:	lsl	x0, x0, #3
  4114c8:	add	x0, x2, x0
  4114cc:	ldr	x0, [x0, #16]
  4114d0:	str	x0, [sp, #208]
  4114d4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4114d8:	add	x0, x0, #0x968
  4114dc:	ldr	w0, [x0]
  4114e0:	cmp	w0, #0x0
  4114e4:	b.eq	4114f0 <ferror@plt+0xf770>  // b.none
  4114e8:	mov	w0, #0xc                   	// #12
  4114ec:	b	4114f4 <ferror@plt+0xf774>
  4114f0:	mov	w0, #0x14                  	// #20
  4114f4:	mov	w2, #0x20                  	// #32
  4114f8:	mov	w1, w0
  4114fc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411500:	add	x0, x0, #0x878
  411504:	bl	401cf0 <printf@plt>
  411508:	ldr	x0, [sp, #208]
  41150c:	cmp	x0, #0x0
  411510:	b.ge	411530 <ferror@plt+0xf7b0>  // b.tcont
  411514:	ldr	x0, [sp, #208]
  411518:	neg	x0, x0
  41151c:	mov	x1, x0
  411520:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411524:	add	x0, x0, #0x880
  411528:	bl	401cf0 <printf@plt>
  41152c:	b	411540 <ferror@plt+0xf7c0>
  411530:	ldr	x1, [sp, #208]
  411534:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  411538:	add	x0, x0, #0xf30
  41153c:	bl	401cf0 <printf@plt>
  411540:	ldr	x0, [sp, #72]
  411544:	ldrh	w0, [x0, #82]
  411548:	cmp	w0, #0x2b
  41154c:	b.ne	411598 <ferror@plt+0xf818>  // b.any
  411550:	ldr	x0, [sp, #264]
  411554:	cmp	x0, #0x0
  411558:	b.eq	411598 <ferror@plt+0xf818>  // b.none
  41155c:	adrp	x0, 487000 <warn@@Base+0x1802c>
  411560:	add	x1, x0, #0xf98
  411564:	ldr	x0, [sp, #264]
  411568:	bl	401bf0 <strcmp@plt>
  41156c:	cmp	w0, #0x0
  411570:	b.ne	411598 <ferror@plt+0xf818>  // b.any
  411574:	ldr	x0, [sp, #232]
  411578:	lsr	x0, x0, #8
  41157c:	and	x0, x0, #0xffffff
  411580:	eor	x0, x0, #0x800000
  411584:	sub	x0, x0, #0x800, lsl #12
  411588:	mov	x1, x0
  41158c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411590:	add	x0, x0, #0x870
  411594:	bl	401cf0 <printf@plt>
  411598:	mov	w0, #0xa                   	// #10
  41159c:	bl	401d20 <putchar@plt>
  4115a0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4115a4:	add	x0, x0, #0x968
  4115a8:	ldr	w0, [x0]
  4115ac:	cmp	w0, #0x0
  4115b0:	b.ne	4116a4 <ferror@plt+0xf924>  // b.any
  4115b4:	ldr	x0, [sp, #72]
  4115b8:	ldrh	w0, [x0, #82]
  4115bc:	cmp	w0, #0x8
  4115c0:	b.ne	4116a4 <ferror@plt+0xf924>  // b.any
  4115c4:	ldr	x0, [sp, #232]
  4115c8:	lsr	x0, x0, #8
  4115cc:	and	x0, x0, #0xff
  4115d0:	str	x0, [sp, #168]
  4115d4:	ldr	x0, [sp, #232]
  4115d8:	lsr	x0, x0, #16
  4115dc:	and	x0, x0, #0xff
  4115e0:	str	x0, [sp, #160]
  4115e4:	ldr	x0, [sp, #168]
  4115e8:	bl	407a80 <ferror@plt+0x5d00>
  4115ec:	str	x0, [sp, #152]
  4115f0:	ldr	x0, [sp, #160]
  4115f4:	bl	407a80 <ferror@plt+0x5d00>
  4115f8:	str	x0, [sp, #144]
  4115fc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411600:	add	x0, x0, #0x888
  411604:	bl	401cf0 <printf@plt>
  411608:	ldr	x0, [sp, #152]
  41160c:	cmp	x0, #0x0
  411610:	b.ne	41163c <ferror@plt+0xf8bc>  // b.any
  411614:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411618:	add	x0, x0, #0x6d8
  41161c:	bl	401d40 <gettext@plt>
  411620:	mov	x2, x0
  411624:	ldr	x0, [sp, #168]
  411628:	and	x0, x0, #0xffffffff
  41162c:	mov	x1, x0
  411630:	mov	x0, x2
  411634:	bl	401cf0 <printf@plt>
  411638:	b	41164c <ferror@plt+0xf8cc>
  41163c:	ldr	x1, [sp, #152]
  411640:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411644:	add	x0, x0, #0x6f8
  411648:	bl	401cf0 <printf@plt>
  41164c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411650:	add	x0, x0, #0x8a8
  411654:	bl	401cf0 <printf@plt>
  411658:	ldr	x0, [sp, #144]
  41165c:	cmp	x0, #0x0
  411660:	b.ne	41168c <ferror@plt+0xf90c>  // b.any
  411664:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411668:	add	x0, x0, #0x6d8
  41166c:	bl	401d40 <gettext@plt>
  411670:	mov	x2, x0
  411674:	ldr	x0, [sp, #160]
  411678:	and	x0, x0, #0xffffffff
  41167c:	mov	x1, x0
  411680:	mov	x0, x2
  411684:	bl	401cf0 <printf@plt>
  411688:	b	41169c <ferror@plt+0xf91c>
  41168c:	ldr	x1, [sp, #144]
  411690:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411694:	add	x0, x0, #0x6f8
  411698:	bl	401cf0 <printf@plt>
  41169c:	mov	w0, #0xa                   	// #10
  4116a0:	bl	401d20 <putchar@plt>
  4116a4:	ldr	x0, [sp, #280]
  4116a8:	add	x0, x0, #0x1
  4116ac:	str	x0, [sp, #280]
  4116b0:	ldr	x0, [sp, #56]
  4116b4:	ldr	x1, [sp, #280]
  4116b8:	cmp	x1, x0
  4116bc:	b.cc	41043c <ferror@plt+0xe6bc>  // b.lo, b.ul, b.last
  4116c0:	ldr	x0, [sp, #136]
  4116c4:	bl	401c10 <free@plt>
  4116c8:	ldr	w0, [sp, #276]
  4116cc:	ldp	x29, x30, [sp], #288
  4116d0:	ret
  4116d4:	sub	sp, sp, #0x10
  4116d8:	str	x0, [sp, #8]
  4116dc:	ldr	x1, [sp, #8]
  4116e0:	mov	x0, #0x5                   	// #5
  4116e4:	movk	x0, #0x7000, lsl #16
  4116e8:	cmp	x1, x0
  4116ec:	b.eq	411748 <ferror@plt+0xf9c8>  // b.none
  4116f0:	ldr	x1, [sp, #8]
  4116f4:	mov	x0, #0x5                   	// #5
  4116f8:	movk	x0, #0x7000, lsl #16
  4116fc:	cmp	x1, x0
  411700:	b.hi	411754 <ferror@plt+0xf9d4>  // b.pmore
  411704:	ldr	x1, [sp, #8]
  411708:	mov	x0, #0x1                   	// #1
  41170c:	movk	x0, #0x7000, lsl #16
  411710:	cmp	x1, x0
  411714:	b.eq	411730 <ferror@plt+0xf9b0>  // b.none
  411718:	ldr	x1, [sp, #8]
  41171c:	mov	x0, #0x3                   	// #3
  411720:	movk	x0, #0x7000, lsl #16
  411724:	cmp	x1, x0
  411728:	b.eq	41173c <ferror@plt+0xf9bc>  // b.none
  41172c:	b	411754 <ferror@plt+0xf9d4>
  411730:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411734:	add	x0, x0, #0xcb8
  411738:	b	411758 <ferror@plt+0xf9d8>
  41173c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411740:	add	x0, x0, #0xcc8
  411744:	b	411758 <ferror@plt+0xf9d8>
  411748:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41174c:	add	x0, x0, #0xcd8
  411750:	b	411758 <ferror@plt+0xf9d8>
  411754:	mov	x0, #0x0                   	// #0
  411758:	add	sp, sp, #0x10
  41175c:	ret
  411760:	sub	sp, sp, #0x10
  411764:	str	x0, [sp, #8]
  411768:	ldr	x1, [sp, #8]
  41176c:	mov	x0, #0xffffffff8fffffff    	// #-1879048193
  411770:	add	x0, x1, x0
  411774:	cmp	x0, #0x35
  411778:	b.hi	4119d0 <ferror@plt+0xfc50>  // b.pmore
  41177c:	cmp	w0, #0x35
  411780:	b.hi	4119d0 <ferror@plt+0xfc50>  // b.pmore
  411784:	adrp	x1, 48e000 <warn@@Base+0x1f02c>
  411788:	add	x1, x1, #0x9c
  41178c:	ldr	w0, [x1, w0, uxtw #2]
  411790:	adr	x1, 41179c <ferror@plt+0xfa1c>
  411794:	add	x0, x1, w0, sxtw #2
  411798:	br	x0
  41179c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4117a0:	add	x0, x0, #0xcf0
  4117a4:	b	4119d4 <ferror@plt+0xfc54>
  4117a8:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4117ac:	add	x0, x0, #0xd08
  4117b0:	b	4119d4 <ferror@plt+0xfc54>
  4117b4:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4117b8:	add	x0, x0, #0xd18
  4117bc:	b	4119d4 <ferror@plt+0xfc54>
  4117c0:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4117c4:	add	x0, x0, #0xd28
  4117c8:	b	4119d4 <ferror@plt+0xfc54>
  4117cc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4117d0:	add	x0, x0, #0xd38
  4117d4:	b	4119d4 <ferror@plt+0xfc54>
  4117d8:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4117dc:	add	x0, x0, #0xd48
  4117e0:	b	4119d4 <ferror@plt+0xfc54>
  4117e4:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4117e8:	add	x0, x0, #0xd60
  4117ec:	b	4119d4 <ferror@plt+0xfc54>
  4117f0:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4117f4:	add	x0, x0, #0xd70
  4117f8:	b	4119d4 <ferror@plt+0xfc54>
  4117fc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411800:	add	x0, x0, #0xd80
  411804:	b	4119d4 <ferror@plt+0xfc54>
  411808:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41180c:	add	x0, x0, #0xd90
  411810:	b	4119d4 <ferror@plt+0xfc54>
  411814:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411818:	add	x0, x0, #0xda8
  41181c:	b	4119d4 <ferror@plt+0xfc54>
  411820:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411824:	add	x0, x0, #0xdb8
  411828:	b	4119d4 <ferror@plt+0xfc54>
  41182c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411830:	add	x0, x0, #0xdc8
  411834:	b	4119d4 <ferror@plt+0xfc54>
  411838:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41183c:	add	x0, x0, #0xdd8
  411840:	b	4119d4 <ferror@plt+0xfc54>
  411844:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411848:	add	x0, x0, #0xde8
  41184c:	b	4119d4 <ferror@plt+0xfc54>
  411850:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411854:	add	x0, x0, #0xdf8
  411858:	b	4119d4 <ferror@plt+0xfc54>
  41185c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411860:	add	x0, x0, #0xe08
  411864:	b	4119d4 <ferror@plt+0xfc54>
  411868:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41186c:	add	x0, x0, #0xe18
  411870:	b	4119d4 <ferror@plt+0xfc54>
  411874:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411878:	add	x0, x0, #0xe30
  41187c:	b	4119d4 <ferror@plt+0xfc54>
  411880:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411884:	add	x0, x0, #0xe48
  411888:	b	4119d4 <ferror@plt+0xfc54>
  41188c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411890:	add	x0, x0, #0xe60
  411894:	b	4119d4 <ferror@plt+0xfc54>
  411898:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41189c:	add	x0, x0, #0xe78
  4118a0:	b	4119d4 <ferror@plt+0xfc54>
  4118a4:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4118a8:	add	x0, x0, #0xe90
  4118ac:	b	4119d4 <ferror@plt+0xfc54>
  4118b0:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4118b4:	add	x0, x0, #0xea8
  4118b8:	b	4119d4 <ferror@plt+0xfc54>
  4118bc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4118c0:	add	x0, x0, #0xec0
  4118c4:	b	4119d4 <ferror@plt+0xfc54>
  4118c8:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4118cc:	add	x0, x0, #0xed0
  4118d0:	b	4119d4 <ferror@plt+0xfc54>
  4118d4:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4118d8:	add	x0, x0, #0xee8
  4118dc:	b	4119d4 <ferror@plt+0xfc54>
  4118e0:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4118e4:	add	x0, x0, #0xf00
  4118e8:	b	4119d4 <ferror@plt+0xfc54>
  4118ec:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4118f0:	add	x0, x0, #0xf18
  4118f4:	b	4119d4 <ferror@plt+0xfc54>
  4118f8:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4118fc:	add	x0, x0, #0xf28
  411900:	b	4119d4 <ferror@plt+0xfc54>
  411904:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411908:	add	x0, x0, #0xf38
  41190c:	b	4119d4 <ferror@plt+0xfc54>
  411910:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411914:	add	x0, x0, #0xf48
  411918:	b	4119d4 <ferror@plt+0xfc54>
  41191c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411920:	add	x0, x0, #0xf60
  411924:	b	4119d4 <ferror@plt+0xfc54>
  411928:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41192c:	add	x0, x0, #0xf78
  411930:	b	4119d4 <ferror@plt+0xfc54>
  411934:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411938:	add	x0, x0, #0xf90
  41193c:	b	4119d4 <ferror@plt+0xfc54>
  411940:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411944:	add	x0, x0, #0xfa8
  411948:	b	4119d4 <ferror@plt+0xfc54>
  41194c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411950:	add	x0, x0, #0xfb8
  411954:	b	4119d4 <ferror@plt+0xfc54>
  411958:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41195c:	add	x0, x0, #0xfc8
  411960:	b	4119d4 <ferror@plt+0xfc54>
  411964:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411968:	add	x0, x0, #0xfe0
  41196c:	b	4119d4 <ferror@plt+0xfc54>
  411970:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  411974:	add	x0, x0, #0xff8
  411978:	b	4119d4 <ferror@plt+0xfc54>
  41197c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411980:	add	x0, x0, #0x18
  411984:	b	4119d4 <ferror@plt+0xfc54>
  411988:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41198c:	add	x0, x0, #0x30
  411990:	b	4119d4 <ferror@plt+0xfc54>
  411994:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411998:	add	x0, x0, #0x48
  41199c:	b	4119d4 <ferror@plt+0xfc54>
  4119a0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4119a4:	add	x0, x0, #0x58
  4119a8:	b	4119d4 <ferror@plt+0xfc54>
  4119ac:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4119b0:	add	x0, x0, #0x70
  4119b4:	b	4119d4 <ferror@plt+0xfc54>
  4119b8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4119bc:	add	x0, x0, #0x80
  4119c0:	b	4119d4 <ferror@plt+0xfc54>
  4119c4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4119c8:	add	x0, x0, #0x90
  4119cc:	b	4119d4 <ferror@plt+0xfc54>
  4119d0:	mov	x0, #0x0                   	// #0
  4119d4:	add	sp, sp, #0x10
  4119d8:	ret
  4119dc:	sub	sp, sp, #0x10
  4119e0:	str	x0, [sp, #8]
  4119e4:	ldr	x1, [sp, #8]
  4119e8:	mov	x0, #0x1                   	// #1
  4119ec:	movk	x0, #0x7000, lsl #16
  4119f0:	cmp	x1, x0
  4119f4:	b.ne	411a04 <ferror@plt+0xfc84>  // b.any
  4119f8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4119fc:	add	x0, x0, #0x178
  411a00:	b	411a08 <ferror@plt+0xfc88>
  411a04:	mov	x0, #0x0                   	// #0
  411a08:	add	sp, sp, #0x10
  411a0c:	ret
  411a10:	sub	sp, sp, #0x10
  411a14:	str	x0, [sp, #8]
  411a18:	ldr	x1, [sp, #8]
  411a1c:	mov	x0, #0x70000000            	// #1879048192
  411a20:	cmp	x1, x0
  411a24:	b.eq	411a40 <ferror@plt+0xfcc0>  // b.none
  411a28:	ldr	x1, [sp, #8]
  411a2c:	mov	x0, #0x1                   	// #1
  411a30:	movk	x0, #0x7000, lsl #16
  411a34:	cmp	x1, x0
  411a38:	b.eq	411a4c <ferror@plt+0xfccc>  // b.none
  411a3c:	b	411a58 <ferror@plt+0xfcd8>
  411a40:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411a44:	add	x0, x0, #0x188
  411a48:	b	411a5c <ferror@plt+0xfcdc>
  411a4c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411a50:	add	x0, x0, #0x190
  411a54:	b	411a5c <ferror@plt+0xfcdc>
  411a58:	mov	x0, #0x0                   	// #0
  411a5c:	add	sp, sp, #0x10
  411a60:	ret
  411a64:	sub	sp, sp, #0x10
  411a68:	str	x0, [sp, #8]
  411a6c:	ldr	x1, [sp, #8]
  411a70:	mov	x0, #0x3                   	// #3
  411a74:	movk	x0, #0x7000, lsl #16
  411a78:	cmp	x1, x0
  411a7c:	b.eq	411b08 <ferror@plt+0xfd88>  // b.none
  411a80:	ldr	x1, [sp, #8]
  411a84:	mov	x0, #0x3                   	// #3
  411a88:	movk	x0, #0x7000, lsl #16
  411a8c:	cmp	x1, x0
  411a90:	b.hi	411b14 <ferror@plt+0xfd94>  // b.pmore
  411a94:	ldr	x1, [sp, #8]
  411a98:	mov	x0, #0x2                   	// #2
  411a9c:	movk	x0, #0x7000, lsl #16
  411aa0:	cmp	x1, x0
  411aa4:	b.eq	411afc <ferror@plt+0xfd7c>  // b.none
  411aa8:	ldr	x1, [sp, #8]
  411aac:	mov	x0, #0x2                   	// #2
  411ab0:	movk	x0, #0x7000, lsl #16
  411ab4:	cmp	x1, x0
  411ab8:	b.hi	411b14 <ferror@plt+0xfd94>  // b.pmore
  411abc:	ldr	x1, [sp, #8]
  411ac0:	mov	x0, #0x70000000            	// #1879048192
  411ac4:	cmp	x1, x0
  411ac8:	b.eq	411ae4 <ferror@plt+0xfd64>  // b.none
  411acc:	ldr	x1, [sp, #8]
  411ad0:	mov	x0, #0x1                   	// #1
  411ad4:	movk	x0, #0x7000, lsl #16
  411ad8:	cmp	x1, x0
  411adc:	b.eq	411af0 <ferror@plt+0xfd70>  // b.none
  411ae0:	b	411b14 <ferror@plt+0xfd94>
  411ae4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411ae8:	add	x0, x0, #0x198
  411aec:	b	411b18 <ferror@plt+0xfd98>
  411af0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411af4:	add	x0, x0, #0x1a8
  411af8:	b	411b18 <ferror@plt+0xfd98>
  411afc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411b00:	add	x0, x0, #0x1b8
  411b04:	b	411b18 <ferror@plt+0xfd98>
  411b08:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411b0c:	add	x0, x0, #0x1c8
  411b10:	b	411b18 <ferror@plt+0xfd98>
  411b14:	mov	x0, #0x0                   	// #0
  411b18:	add	sp, sp, #0x10
  411b1c:	ret
  411b20:	sub	sp, sp, #0x10
  411b24:	str	x0, [sp, #8]
  411b28:	ldr	x1, [sp, #8]
  411b2c:	mov	x0, #0xffffffffffff0000    	// #-65536
  411b30:	movk	x0, #0xa000, lsl #16
  411b34:	add	x0, x1, x0
  411b38:	cmp	x0, #0x17
  411b3c:	b.hi	411c80 <ferror@plt+0xff00>  // b.pmore
  411b40:	cmp	w0, #0x17
  411b44:	b.hi	411c80 <ferror@plt+0xff00>  // b.pmore
  411b48:	adrp	x1, 48e000 <warn@@Base+0x1f02c>
  411b4c:	add	x1, x1, #0x35c
  411b50:	ldr	w0, [x1, w0, uxtw #2]
  411b54:	adr	x1, 411b60 <ferror@plt+0xfde0>
  411b58:	add	x0, x1, w0, sxtw #2
  411b5c:	br	x0
  411b60:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411b64:	add	x0, x0, #0x1d8
  411b68:	b	411c84 <ferror@plt+0xff04>
  411b6c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411b70:	add	x0, x0, #0x1e8
  411b74:	b	411c84 <ferror@plt+0xff04>
  411b78:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411b7c:	add	x0, x0, #0x1f8
  411b80:	b	411c84 <ferror@plt+0xff04>
  411b84:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411b88:	add	x0, x0, #0x208
  411b8c:	b	411c84 <ferror@plt+0xff04>
  411b90:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411b94:	add	x0, x0, #0x218
  411b98:	b	411c84 <ferror@plt+0xff04>
  411b9c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411ba0:	add	x0, x0, #0x228
  411ba4:	b	411c84 <ferror@plt+0xff04>
  411ba8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411bac:	add	x0, x0, #0x238
  411bb0:	b	411c84 <ferror@plt+0xff04>
  411bb4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411bb8:	add	x0, x0, #0x248
  411bbc:	b	411c84 <ferror@plt+0xff04>
  411bc0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411bc4:	add	x0, x0, #0x258
  411bc8:	b	411c84 <ferror@plt+0xff04>
  411bcc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411bd0:	add	x0, x0, #0x268
  411bd4:	b	411c84 <ferror@plt+0xff04>
  411bd8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411bdc:	add	x0, x0, #0x278
  411be0:	b	411c84 <ferror@plt+0xff04>
  411be4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411be8:	add	x0, x0, #0x288
  411bec:	b	411c84 <ferror@plt+0xff04>
  411bf0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411bf4:	add	x0, x0, #0x298
  411bf8:	b	411c84 <ferror@plt+0xff04>
  411bfc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411c00:	add	x0, x0, #0x2a8
  411c04:	b	411c84 <ferror@plt+0xff04>
  411c08:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411c0c:	add	x0, x0, #0x2b8
  411c10:	b	411c84 <ferror@plt+0xff04>
  411c14:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411c18:	add	x0, x0, #0x2d0
  411c1c:	b	411c84 <ferror@plt+0xff04>
  411c20:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411c24:	add	x0, x0, #0x2e0
  411c28:	b	411c84 <ferror@plt+0xff04>
  411c2c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411c30:	add	x0, x0, #0x2f0
  411c34:	b	411c84 <ferror@plt+0xff04>
  411c38:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411c3c:	add	x0, x0, #0x308
  411c40:	b	411c84 <ferror@plt+0xff04>
  411c44:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411c48:	add	x0, x0, #0x318
  411c4c:	b	411c84 <ferror@plt+0xff04>
  411c50:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411c54:	add	x0, x0, #0x330
  411c58:	b	411c84 <ferror@plt+0xff04>
  411c5c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411c60:	add	x0, x0, #0x338
  411c64:	b	411c84 <ferror@plt+0xff04>
  411c68:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411c6c:	add	x0, x0, #0x348
  411c70:	b	411c84 <ferror@plt+0xff04>
  411c74:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411c78:	add	x0, x0, #0x350
  411c7c:	b	411c84 <ferror@plt+0xff04>
  411c80:	mov	x0, #0x0                   	// #0
  411c84:	add	sp, sp, #0x10
  411c88:	ret
  411c8c:	sub	sp, sp, #0x10
  411c90:	str	x0, [sp, #8]
  411c94:	ldr	x1, [sp, #8]
  411c98:	mov	x0, #0x4f                  	// #79
  411c9c:	movk	x0, #0x6000, lsl #16
  411ca0:	cmp	x1, x0
  411ca4:	b.hi	411cf4 <ferror@plt+0xff74>  // b.pmore
  411ca8:	ldr	x1, [sp, #8]
  411cac:	mov	x0, #0xd                   	// #13
  411cb0:	movk	x0, #0x6000, lsl #16
  411cb4:	cmp	x1, x0
  411cb8:	b.cc	411e78 <ferror@plt+0x100f8>  // b.lo, b.ul, b.last
  411cbc:	ldr	x1, [sp, #8]
  411cc0:	mov	x0, #0xfffffffffffffff3    	// #-13
  411cc4:	movk	x0, #0x9fff, lsl #16
  411cc8:	add	x0, x1, x0
  411ccc:	cmp	x0, #0x42
  411cd0:	b.hi	411e78 <ferror@plt+0x100f8>  // b.pmore
  411cd4:	cmp	w0, #0x42
  411cd8:	b.hi	411e78 <ferror@plt+0x100f8>  // b.pmore
  411cdc:	adrp	x1, 48e000 <warn@@Base+0x1f02c>
  411ce0:	add	x1, x1, #0x634
  411ce4:	ldr	w0, [x1, w0, uxtw #2]
  411ce8:	adr	x1, 411cf4 <ferror@plt+0xff74>
  411cec:	add	x0, x1, w0, sxtw #2
  411cf0:	br	x0
  411cf4:	ldr	x1, [sp, #8]
  411cf8:	mov	x0, #0x70000000            	// #1879048192
  411cfc:	cmp	x1, x0
  411d00:	b.ne	411e78 <ferror@plt+0x100f8>  // b.any
  411d04:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d08:	add	x0, x0, #0x3c0
  411d0c:	b	411e7c <ferror@plt+0x100fc>
  411d10:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d14:	add	x0, x0, #0x3d8
  411d18:	b	411e7c <ferror@plt+0x100fc>
  411d1c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d20:	add	x0, x0, #0x3e8
  411d24:	b	411e7c <ferror@plt+0x100fc>
  411d28:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d2c:	add	x0, x0, #0x3f8
  411d30:	b	411e7c <ferror@plt+0x100fc>
  411d34:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d38:	add	x0, x0, #0x408
  411d3c:	b	411e7c <ferror@plt+0x100fc>
  411d40:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d44:	add	x0, x0, #0x420
  411d48:	b	411e7c <ferror@plt+0x100fc>
  411d4c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d50:	add	x0, x0, #0x430
  411d54:	b	411e7c <ferror@plt+0x100fc>
  411d58:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d5c:	add	x0, x0, #0x448
  411d60:	b	411e7c <ferror@plt+0x100fc>
  411d64:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d68:	add	x0, x0, #0x460
  411d6c:	b	411e7c <ferror@plt+0x100fc>
  411d70:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d74:	add	x0, x0, #0x478
  411d78:	b	411e7c <ferror@plt+0x100fc>
  411d7c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d80:	add	x0, x0, #0x490
  411d84:	b	411e7c <ferror@plt+0x100fc>
  411d88:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d8c:	add	x0, x0, #0x4a8
  411d90:	b	411e7c <ferror@plt+0x100fc>
  411d94:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411d98:	add	x0, x0, #0x4b8
  411d9c:	b	411e7c <ferror@plt+0x100fc>
  411da0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411da4:	add	x0, x0, #0x4c8
  411da8:	b	411e7c <ferror@plt+0x100fc>
  411dac:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411db0:	add	x0, x0, #0x4d8
  411db4:	b	411e7c <ferror@plt+0x100fc>
  411db8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411dbc:	add	x0, x0, #0x4e8
  411dc0:	b	411e7c <ferror@plt+0x100fc>
  411dc4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411dc8:	add	x0, x0, #0x500
  411dcc:	b	411e7c <ferror@plt+0x100fc>
  411dd0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411dd4:	add	x0, x0, #0x518
  411dd8:	b	411e7c <ferror@plt+0x100fc>
  411ddc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411de0:	add	x0, x0, #0x528
  411de4:	b	411e7c <ferror@plt+0x100fc>
  411de8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411dec:	add	x0, x0, #0x538
  411df0:	b	411e7c <ferror@plt+0x100fc>
  411df4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411df8:	add	x0, x0, #0x550
  411dfc:	b	411e7c <ferror@plt+0x100fc>
  411e00:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411e04:	add	x0, x0, #0x560
  411e08:	b	411e7c <ferror@plt+0x100fc>
  411e0c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411e10:	add	x0, x0, #0x578
  411e14:	b	411e7c <ferror@plt+0x100fc>
  411e18:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411e1c:	add	x0, x0, #0x588
  411e20:	b	411e7c <ferror@plt+0x100fc>
  411e24:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411e28:	add	x0, x0, #0x5a0
  411e2c:	b	411e7c <ferror@plt+0x100fc>
  411e30:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411e34:	add	x0, x0, #0x5b8
  411e38:	b	411e7c <ferror@plt+0x100fc>
  411e3c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411e40:	add	x0, x0, #0x5d0
  411e44:	b	411e7c <ferror@plt+0x100fc>
  411e48:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411e4c:	add	x0, x0, #0x5e8
  411e50:	b	411e7c <ferror@plt+0x100fc>
  411e54:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411e58:	add	x0, x0, #0x600
  411e5c:	b	411e7c <ferror@plt+0x100fc>
  411e60:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411e64:	add	x0, x0, #0x618
  411e68:	b	411e7c <ferror@plt+0x100fc>
  411e6c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411e70:	add	x0, x0, #0x628
  411e74:	b	411e7c <ferror@plt+0x100fc>
  411e78:	mov	x0, #0x0                   	// #0
  411e7c:	add	sp, sp, #0x10
  411e80:	ret
  411e84:	sub	sp, sp, #0x10
  411e88:	str	x0, [sp, #8]
  411e8c:	ldr	x1, [sp, #8]
  411e90:	mov	x0, #0xffffffffffff0012    	// #-65518
  411e94:	movk	x0, #0x9000, lsl #16
  411e98:	add	x0, x1, x0
  411e9c:	cmp	x0, #0x12
  411ea0:	b.hi	411fa8 <ferror@plt+0x10228>  // b.pmore
  411ea4:	cmp	w0, #0x12
  411ea8:	b.hi	411fa8 <ferror@plt+0x10228>  // b.pmore
  411eac:	adrp	x1, 48e000 <warn@@Base+0x1f02c>
  411eb0:	add	x1, x1, #0x870
  411eb4:	ldr	w0, [x1, w0, uxtw #2]
  411eb8:	adr	x1, 411ec4 <ferror@plt+0x10144>
  411ebc:	add	x0, x1, w0, sxtw #2
  411ec0:	br	x0
  411ec4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411ec8:	add	x0, x0, #0x740
  411ecc:	b	411fac <ferror@plt+0x1022c>
  411ed0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411ed4:	add	x0, x0, #0x750
  411ed8:	b	411fac <ferror@plt+0x1022c>
  411edc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411ee0:	add	x0, x0, #0x760
  411ee4:	b	411fac <ferror@plt+0x1022c>
  411ee8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411eec:	add	x0, x0, #0x770
  411ef0:	b	411fac <ferror@plt+0x1022c>
  411ef4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411ef8:	add	x0, x0, #0x780
  411efc:	b	411fac <ferror@plt+0x1022c>
  411f00:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f04:	add	x0, x0, #0x790
  411f08:	b	411fac <ferror@plt+0x1022c>
  411f0c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f10:	add	x0, x0, #0x7a0
  411f14:	b	411fac <ferror@plt+0x1022c>
  411f18:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f1c:	add	x0, x0, #0x7b0
  411f20:	b	411fac <ferror@plt+0x1022c>
  411f24:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f28:	add	x0, x0, #0x7c0
  411f2c:	b	411fac <ferror@plt+0x1022c>
  411f30:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f34:	add	x0, x0, #0x7d0
  411f38:	b	411fac <ferror@plt+0x1022c>
  411f3c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f40:	add	x0, x0, #0x7e0
  411f44:	b	411fac <ferror@plt+0x1022c>
  411f48:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f4c:	add	x0, x0, #0x7f0
  411f50:	b	411fac <ferror@plt+0x1022c>
  411f54:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f58:	add	x0, x0, #0x800
  411f5c:	b	411fac <ferror@plt+0x1022c>
  411f60:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f64:	add	x0, x0, #0x810
  411f68:	b	411fac <ferror@plt+0x1022c>
  411f6c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f70:	add	x0, x0, #0x820
  411f74:	b	411fac <ferror@plt+0x1022c>
  411f78:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f7c:	add	x0, x0, #0x830
  411f80:	b	411fac <ferror@plt+0x1022c>
  411f84:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f88:	add	x0, x0, #0x840
  411f8c:	b	411fac <ferror@plt+0x1022c>
  411f90:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411f94:	add	x0, x0, #0x850
  411f98:	b	411fac <ferror@plt+0x1022c>
  411f9c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411fa0:	add	x0, x0, #0x860
  411fa4:	b	411fac <ferror@plt+0x1022c>
  411fa8:	mov	x0, #0x0                   	// #0
  411fac:	add	sp, sp, #0x10
  411fb0:	ret
  411fb4:	sub	sp, sp, #0x10
  411fb8:	str	x0, [sp, #8]
  411fbc:	ldr	x1, [sp, #8]
  411fc0:	mov	x0, #0x70000000            	// #1879048192
  411fc4:	cmp	x1, x0
  411fc8:	b.ne	411fd8 <ferror@plt+0x10258>  // b.any
  411fcc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  411fd0:	add	x0, x0, #0x8c0
  411fd4:	b	411fdc <ferror@plt+0x1025c>
  411fd8:	mov	x0, #0x0                   	// #0
  411fdc:	add	sp, sp, #0x10
  411fe0:	ret
  411fe4:	sub	sp, sp, #0x10
  411fe8:	str	x0, [sp, #8]
  411fec:	ldr	x1, [sp, #8]
  411ff0:	mov	x0, #0x6                   	// #6
  411ff4:	movk	x0, #0x7000, lsl #16
  411ff8:	cmp	x1, x0
  411ffc:	b.eq	4120f4 <ferror@plt+0x10374>  // b.none
  412000:	ldr	x1, [sp, #8]
  412004:	mov	x0, #0x6                   	// #6
  412008:	movk	x0, #0x7000, lsl #16
  41200c:	cmp	x1, x0
  412010:	b.hi	412100 <ferror@plt+0x10380>  // b.pmore
  412014:	ldr	x1, [sp, #8]
  412018:	mov	x0, #0x5                   	// #5
  41201c:	movk	x0, #0x7000, lsl #16
  412020:	cmp	x1, x0
  412024:	b.eq	4120e8 <ferror@plt+0x10368>  // b.none
  412028:	ldr	x1, [sp, #8]
  41202c:	mov	x0, #0x5                   	// #5
  412030:	movk	x0, #0x7000, lsl #16
  412034:	cmp	x1, x0
  412038:	b.hi	412100 <ferror@plt+0x10380>  // b.pmore
  41203c:	ldr	x1, [sp, #8]
  412040:	mov	x0, #0x4                   	// #4
  412044:	movk	x0, #0x7000, lsl #16
  412048:	cmp	x1, x0
  41204c:	b.eq	4120dc <ferror@plt+0x1035c>  // b.none
  412050:	ldr	x1, [sp, #8]
  412054:	mov	x0, #0x4                   	// #4
  412058:	movk	x0, #0x7000, lsl #16
  41205c:	cmp	x1, x0
  412060:	b.hi	412100 <ferror@plt+0x10380>  // b.pmore
  412064:	ldr	x1, [sp, #8]
  412068:	mov	x0, #0x3                   	// #3
  41206c:	movk	x0, #0x7000, lsl #16
  412070:	cmp	x1, x0
  412074:	b.eq	4120d0 <ferror@plt+0x10350>  // b.none
  412078:	ldr	x1, [sp, #8]
  41207c:	mov	x0, #0x3                   	// #3
  412080:	movk	x0, #0x7000, lsl #16
  412084:	cmp	x1, x0
  412088:	b.hi	412100 <ferror@plt+0x10380>  // b.pmore
  41208c:	ldr	x1, [sp, #8]
  412090:	mov	x0, #0x1                   	// #1
  412094:	movk	x0, #0x7000, lsl #16
  412098:	cmp	x1, x0
  41209c:	b.eq	4120b8 <ferror@plt+0x10338>  // b.none
  4120a0:	ldr	x1, [sp, #8]
  4120a4:	mov	x0, #0x2                   	// #2
  4120a8:	movk	x0, #0x7000, lsl #16
  4120ac:	cmp	x1, x0
  4120b0:	b.eq	4120c4 <ferror@plt+0x10344>  // b.none
  4120b4:	b	412100 <ferror@plt+0x10380>
  4120b8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4120bc:	add	x0, x0, #0x8d0
  4120c0:	b	412104 <ferror@plt+0x10384>
  4120c4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4120c8:	add	x0, x0, #0x8e8
  4120cc:	b	412104 <ferror@plt+0x10384>
  4120d0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4120d4:	add	x0, x0, #0x900
  4120d8:	b	412104 <ferror@plt+0x10384>
  4120dc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4120e0:	add	x0, x0, #0x910
  4120e4:	b	412104 <ferror@plt+0x10384>
  4120e8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4120ec:	add	x0, x0, #0x920
  4120f0:	b	412104 <ferror@plt+0x10384>
  4120f4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4120f8:	add	x0, x0, #0x938
  4120fc:	b	412104 <ferror@plt+0x10384>
  412100:	mov	x0, #0x0                   	// #0
  412104:	add	sp, sp, #0x10
  412108:	ret
  41210c:	sub	sp, sp, #0x10
  412110:	str	x0, [sp, #8]
  412114:	ldr	x1, [sp, #8]
  412118:	mov	x0, #0x3                   	// #3
  41211c:	movk	x0, #0x7000, lsl #16
  412120:	cmp	x1, x0
  412124:	b.eq	412214 <ferror@plt+0x10494>  // b.none
  412128:	ldr	x1, [sp, #8]
  41212c:	mov	x0, #0x3                   	// #3
  412130:	movk	x0, #0x7000, lsl #16
  412134:	cmp	x1, x0
  412138:	b.hi	412220 <ferror@plt+0x104a0>  // b.pmore
  41213c:	ldr	x1, [sp, #8]
  412140:	mov	x0, #0x2                   	// #2
  412144:	movk	x0, #0x7000, lsl #16
  412148:	cmp	x1, x0
  41214c:	b.eq	412208 <ferror@plt+0x10488>  // b.none
  412150:	ldr	x1, [sp, #8]
  412154:	mov	x0, #0x2                   	// #2
  412158:	movk	x0, #0x7000, lsl #16
  41215c:	cmp	x1, x0
  412160:	b.hi	412220 <ferror@plt+0x104a0>  // b.pmore
  412164:	ldr	x1, [sp, #8]
  412168:	mov	x0, #0x1                   	// #1
  41216c:	movk	x0, #0x7000, lsl #16
  412170:	cmp	x1, x0
  412174:	b.eq	4121fc <ferror@plt+0x1047c>  // b.none
  412178:	ldr	x1, [sp, #8]
  41217c:	mov	x0, #0x1                   	// #1
  412180:	movk	x0, #0x7000, lsl #16
  412184:	cmp	x1, x0
  412188:	b.hi	412220 <ferror@plt+0x104a0>  // b.pmore
  41218c:	ldr	x1, [sp, #8]
  412190:	mov	x0, #0x70000000            	// #1879048192
  412194:	cmp	x1, x0
  412198:	b.eq	4121f0 <ferror@plt+0x10470>  // b.none
  41219c:	ldr	x1, [sp, #8]
  4121a0:	mov	x0, #0x70000000            	// #1879048192
  4121a4:	cmp	x1, x0
  4121a8:	b.hi	412220 <ferror@plt+0x104a0>  // b.pmore
  4121ac:	ldr	x1, [sp, #8]
  4121b0:	mov	x0, #0xd                   	// #13
  4121b4:	movk	x0, #0x6000, lsl #16
  4121b8:	cmp	x1, x0
  4121bc:	b.eq	4121d8 <ferror@plt+0x10458>  // b.none
  4121c0:	ldr	x1, [sp, #8]
  4121c4:	mov	x0, #0xf                   	// #15
  4121c8:	movk	x0, #0x6000, lsl #16
  4121cc:	cmp	x1, x0
  4121d0:	b.eq	4121e4 <ferror@plt+0x10464>  // b.none
  4121d4:	b	412220 <ferror@plt+0x104a0>
  4121d8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4121dc:	add	x0, x0, #0x948
  4121e0:	b	412224 <ferror@plt+0x104a4>
  4121e4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4121e8:	add	x0, x0, #0x960
  4121ec:	b	412224 <ferror@plt+0x104a4>
  4121f0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4121f4:	add	x0, x0, #0x978
  4121f8:	b	412224 <ferror@plt+0x104a4>
  4121fc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412200:	add	x0, x0, #0x988
  412204:	b	412224 <ferror@plt+0x104a4>
  412208:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41220c:	add	x0, x0, #0x998
  412210:	b	412224 <ferror@plt+0x104a4>
  412214:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412218:	add	x0, x0, #0x9b0
  41221c:	b	412224 <ferror@plt+0x104a4>
  412220:	mov	x0, #0x0                   	// #0
  412224:	add	sp, sp, #0x10
  412228:	ret
  41222c:	sub	sp, sp, #0x10
  412230:	str	x0, [sp, #8]
  412234:	ldr	x1, [sp, #8]
  412238:	mov	x0, #0x2                   	// #2
  41223c:	movk	x0, #0x7000, lsl #16
  412240:	cmp	x1, x0
  412244:	b.ne	412254 <ferror@plt+0x104d4>  // b.any
  412248:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41224c:	add	x0, x0, #0x9c8
  412250:	b	412258 <ferror@plt+0x104d8>
  412254:	mov	x0, #0x0                   	// #0
  412258:	add	sp, sp, #0x10
  41225c:	ret
  412260:	sub	sp, sp, #0x10
  412264:	str	x0, [sp, #8]
  412268:	ldr	x1, [sp, #8]
  41226c:	mov	x0, #0x7fffffff            	// #2147483647
  412270:	cmp	x1, x0
  412274:	b.eq	412470 <ferror@plt+0x106f0>  // b.none
  412278:	ldr	x1, [sp, #8]
  41227c:	mov	x0, #0x7fffffff            	// #2147483647
  412280:	cmp	x1, x0
  412284:	b.hi	41247c <ferror@plt+0x106fc>  // b.pmore
  412288:	ldr	x1, [sp, #8]
  41228c:	mov	x0, #0x7ffffffe            	// #2147483646
  412290:	cmp	x1, x0
  412294:	b.eq	412464 <ferror@plt+0x106e4>  // b.none
  412298:	ldr	x1, [sp, #8]
  41229c:	mov	x0, #0x7ffffffe            	// #2147483646
  4122a0:	cmp	x1, x0
  4122a4:	b.hi	41247c <ferror@plt+0x106fc>  // b.pmore
  4122a8:	ldr	x1, [sp, #8]
  4122ac:	mov	x0, #0xfffd                	// #65533
  4122b0:	movk	x0, #0x7fff, lsl #16
  4122b4:	cmp	x1, x0
  4122b8:	b.eq	412458 <ferror@plt+0x106d8>  // b.none
  4122bc:	ldr	x1, [sp, #8]
  4122c0:	mov	x0, #0x7ffffffe            	// #2147483646
  4122c4:	cmp	x1, x0
  4122c8:	b.cs	41247c <ferror@plt+0x106fc>  // b.hs, b.nlast
  4122cc:	ldr	x1, [sp, #8]
  4122d0:	mov	x0, #0x2b                  	// #43
  4122d4:	movk	x0, #0x6000, lsl #16
  4122d8:	cmp	x1, x0
  4122dc:	b.hi	41232c <ferror@plt+0x105ac>  // b.pmore
  4122e0:	ldr	x1, [sp, #8]
  4122e4:	mov	x0, #0xd                   	// #13
  4122e8:	movk	x0, #0x6000, lsl #16
  4122ec:	cmp	x1, x0
  4122f0:	b.cc	41247c <ferror@plt+0x106fc>  // b.lo, b.ul, b.last
  4122f4:	ldr	x1, [sp, #8]
  4122f8:	mov	x0, #0xfffffffffffffff3    	// #-13
  4122fc:	movk	x0, #0x9fff, lsl #16
  412300:	add	x0, x1, x0
  412304:	cmp	x0, #0x1e
  412308:	b.hi	41247c <ferror@plt+0x106fc>  // b.pmore
  41230c:	cmp	w0, #0x1e
  412310:	b.hi	41247c <ferror@plt+0x106fc>  // b.pmore
  412314:	adrp	x1, 48e000 <warn@@Base+0x1f02c>
  412318:	add	x1, x1, #0xb60
  41231c:	ldr	w0, [x1, w0, uxtw #2]
  412320:	adr	x1, 41232c <ferror@plt+0x105ac>
  412324:	add	x0, x1, w0, sxtw #2
  412328:	br	x0
  41232c:	ldr	x1, [sp, #8]
  412330:	mov	x0, #0x1                   	// #1
  412334:	movk	x0, #0x7000, lsl #16
  412338:	cmp	x1, x0
  41233c:	b.eq	41244c <ferror@plt+0x106cc>  // b.none
  412340:	b	41247c <ferror@plt+0x106fc>
  412344:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412348:	add	x0, x0, #0x9d8
  41234c:	b	412480 <ferror@plt+0x10700>
  412350:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412354:	add	x0, x0, #0x9e8
  412358:	b	412480 <ferror@plt+0x10700>
  41235c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412360:	add	x0, x0, #0x9f8
  412364:	b	412480 <ferror@plt+0x10700>
  412368:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41236c:	add	x0, x0, #0xa08
  412370:	b	412480 <ferror@plt+0x10700>
  412374:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412378:	add	x0, x0, #0xa18
  41237c:	b	412480 <ferror@plt+0x10700>
  412380:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412384:	add	x0, x0, #0xa28
  412388:	b	412480 <ferror@plt+0x10700>
  41238c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412390:	add	x0, x0, #0xa38
  412394:	b	412480 <ferror@plt+0x10700>
  412398:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41239c:	add	x0, x0, #0xa48
  4123a0:	b	412480 <ferror@plt+0x10700>
  4123a4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4123a8:	add	x0, x0, #0xa58
  4123ac:	b	412480 <ferror@plt+0x10700>
  4123b0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4123b4:	add	x0, x0, #0xa68
  4123b8:	b	412480 <ferror@plt+0x10700>
  4123bc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4123c0:	add	x0, x0, #0xa78
  4123c4:	b	412480 <ferror@plt+0x10700>
  4123c8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4123cc:	add	x0, x0, #0xa88
  4123d0:	b	412480 <ferror@plt+0x10700>
  4123d4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4123d8:	add	x0, x0, #0xa98
  4123dc:	b	412480 <ferror@plt+0x10700>
  4123e0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4123e4:	add	x0, x0, #0xaa8
  4123e8:	b	412480 <ferror@plt+0x10700>
  4123ec:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4123f0:	add	x0, x0, #0xab8
  4123f4:	b	412480 <ferror@plt+0x10700>
  4123f8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4123fc:	add	x0, x0, #0xac8
  412400:	b	412480 <ferror@plt+0x10700>
  412404:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412408:	add	x0, x0, #0xae0
  41240c:	b	412480 <ferror@plt+0x10700>
  412410:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412414:	add	x0, x0, #0xaf0
  412418:	b	412480 <ferror@plt+0x10700>
  41241c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412420:	add	x0, x0, #0xb00
  412424:	b	412480 <ferror@plt+0x10700>
  412428:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41242c:	add	x0, x0, #0xb10
  412430:	b	412480 <ferror@plt+0x10700>
  412434:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412438:	add	x0, x0, #0xb20
  41243c:	b	412480 <ferror@plt+0x10700>
  412440:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412444:	add	x0, x0, #0xb30
  412448:	b	412480 <ferror@plt+0x10700>
  41244c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412450:	add	x0, x0, #0x178
  412454:	b	412480 <ferror@plt+0x10700>
  412458:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41245c:	add	x0, x0, #0xb40
  412460:	b	412480 <ferror@plt+0x10700>
  412464:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412468:	add	x0, x0, #0xb50
  41246c:	b	412480 <ferror@plt+0x10700>
  412470:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412474:	add	x0, x0, #0xb58
  412478:	b	412480 <ferror@plt+0x10700>
  41247c:	mov	x0, #0x0                   	// #0
  412480:	add	sp, sp, #0x10
  412484:	ret
  412488:	stp	x29, x30, [sp, #-48]!
  41248c:	mov	x29, sp
  412490:	str	x0, [sp, #24]
  412494:	str	x1, [sp, #16]
  412498:	ldr	x1, [sp, #16]
  41249c:	mov	x0, #0x7fffffff            	// #2147483647
  4124a0:	cmp	x1, x0
  4124a4:	b.eq	412cd0 <ferror@plt+0x10f50>  // b.none
  4124a8:	ldr	x1, [sp, #16]
  4124ac:	mov	x0, #0x7fffffff            	// #2147483647
  4124b0:	cmp	x1, x0
  4124b4:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4124b8:	ldr	x1, [sp, #16]
  4124bc:	mov	x0, #0x7ffffffe            	// #2147483646
  4124c0:	cmp	x1, x0
  4124c4:	b.eq	412cc4 <ferror@plt+0x10f44>  // b.none
  4124c8:	ldr	x1, [sp, #16]
  4124cc:	mov	x0, #0x7ffffffe            	// #2147483646
  4124d0:	cmp	x1, x0
  4124d4:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4124d8:	ldr	x1, [sp, #16]
  4124dc:	mov	x0, #0xfffd                	// #65533
  4124e0:	movk	x0, #0x7fff, lsl #16
  4124e4:	cmp	x1, x0
  4124e8:	b.eq	412cb8 <ferror@plt+0x10f38>  // b.none
  4124ec:	ldr	x1, [sp, #16]
  4124f0:	mov	x0, #0x7ffffffe            	// #2147483646
  4124f4:	cmp	x1, x0
  4124f8:	b.cs	412d24 <ferror@plt+0x10fa4>  // b.hs, b.nlast
  4124fc:	ldr	x1, [sp, #16]
  412500:	mov	w0, #0x6fffffff            	// #1879048191
  412504:	cmp	x1, x0
  412508:	b.eq	412cac <ferror@plt+0x10f2c>  // b.none
  41250c:	ldr	x1, [sp, #16]
  412510:	mov	w0, #0x6fffffff            	// #1879048191
  412514:	cmp	x1, x0
  412518:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  41251c:	ldr	x1, [sp, #16]
  412520:	mov	x0, #0xfffe                	// #65534
  412524:	movk	x0, #0x6fff, lsl #16
  412528:	cmp	x1, x0
  41252c:	b.eq	412ca0 <ferror@plt+0x10f20>  // b.none
  412530:	ldr	x1, [sp, #16]
  412534:	mov	w0, #0x6fffffff            	// #1879048191
  412538:	cmp	x1, x0
  41253c:	b.cs	412d24 <ferror@plt+0x10fa4>  // b.hs, b.nlast
  412540:	ldr	x1, [sp, #16]
  412544:	mov	x0, #0xfffd                	// #65533
  412548:	movk	x0, #0x6fff, lsl #16
  41254c:	cmp	x1, x0
  412550:	b.eq	412c94 <ferror@plt+0x10f14>  // b.none
  412554:	ldr	x1, [sp, #16]
  412558:	mov	x0, #0xfffd                	// #65533
  41255c:	movk	x0, #0x6fff, lsl #16
  412560:	cmp	x1, x0
  412564:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412568:	ldr	x1, [sp, #16]
  41256c:	mov	x0, #0xfffc                	// #65532
  412570:	movk	x0, #0x6fff, lsl #16
  412574:	cmp	x1, x0
  412578:	b.eq	412c88 <ferror@plt+0x10f08>  // b.none
  41257c:	ldr	x1, [sp, #16]
  412580:	mov	x0, #0xfffc                	// #65532
  412584:	movk	x0, #0x6fff, lsl #16
  412588:	cmp	x1, x0
  41258c:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412590:	ldr	x1, [sp, #16]
  412594:	mov	x0, #0xfffb                	// #65531
  412598:	movk	x0, #0x6fff, lsl #16
  41259c:	cmp	x1, x0
  4125a0:	b.eq	412c7c <ferror@plt+0x10efc>  // b.none
  4125a4:	ldr	x1, [sp, #16]
  4125a8:	mov	x0, #0xfffb                	// #65531
  4125ac:	movk	x0, #0x6fff, lsl #16
  4125b0:	cmp	x1, x0
  4125b4:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4125b8:	ldr	x1, [sp, #16]
  4125bc:	mov	x0, #0xfffa                	// #65530
  4125c0:	movk	x0, #0x6fff, lsl #16
  4125c4:	cmp	x1, x0
  4125c8:	b.eq	412c70 <ferror@plt+0x10ef0>  // b.none
  4125cc:	ldr	x1, [sp, #16]
  4125d0:	mov	x0, #0xfffa                	// #65530
  4125d4:	movk	x0, #0x6fff, lsl #16
  4125d8:	cmp	x1, x0
  4125dc:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4125e0:	ldr	x1, [sp, #16]
  4125e4:	mov	x0, #0xfff9                	// #65529
  4125e8:	movk	x0, #0x6fff, lsl #16
  4125ec:	cmp	x1, x0
  4125f0:	b.eq	412c64 <ferror@plt+0x10ee4>  // b.none
  4125f4:	ldr	x1, [sp, #16]
  4125f8:	mov	x0, #0xfff9                	// #65529
  4125fc:	movk	x0, #0x6fff, lsl #16
  412600:	cmp	x1, x0
  412604:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412608:	ldr	x1, [sp, #16]
  41260c:	mov	x0, #0xfff0                	// #65520
  412610:	movk	x0, #0x6fff, lsl #16
  412614:	cmp	x1, x0
  412618:	b.eq	412c40 <ferror@plt+0x10ec0>  // b.none
  41261c:	ldr	x1, [sp, #16]
  412620:	mov	x0, #0xfff0                	// #65520
  412624:	movk	x0, #0x6fff, lsl #16
  412628:	cmp	x1, x0
  41262c:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412630:	ldr	x1, [sp, #16]
  412634:	mov	x0, #0xfeff                	// #65279
  412638:	movk	x0, #0x6fff, lsl #16
  41263c:	cmp	x1, x0
  412640:	b.eq	412c34 <ferror@plt+0x10eb4>  // b.none
  412644:	ldr	x1, [sp, #16]
  412648:	mov	x0, #0xfeff                	// #65279
  41264c:	movk	x0, #0x6fff, lsl #16
  412650:	cmp	x1, x0
  412654:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412658:	ldr	x1, [sp, #16]
  41265c:	mov	x0, #0xfefe                	// #65278
  412660:	movk	x0, #0x6fff, lsl #16
  412664:	cmp	x1, x0
  412668:	b.eq	412c28 <ferror@plt+0x10ea8>  // b.none
  41266c:	ldr	x1, [sp, #16]
  412670:	mov	x0, #0xfefe                	// #65278
  412674:	movk	x0, #0x6fff, lsl #16
  412678:	cmp	x1, x0
  41267c:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412680:	ldr	x1, [sp, #16]
  412684:	mov	x0, #0xfefd                	// #65277
  412688:	movk	x0, #0x6fff, lsl #16
  41268c:	cmp	x1, x0
  412690:	b.eq	412c1c <ferror@plt+0x10e9c>  // b.none
  412694:	ldr	x1, [sp, #16]
  412698:	mov	x0, #0xfefd                	// #65277
  41269c:	movk	x0, #0x6fff, lsl #16
  4126a0:	cmp	x1, x0
  4126a4:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4126a8:	ldr	x1, [sp, #16]
  4126ac:	mov	x0, #0xfefc                	// #65276
  4126b0:	movk	x0, #0x6fff, lsl #16
  4126b4:	cmp	x1, x0
  4126b8:	b.eq	412c10 <ferror@plt+0x10e90>  // b.none
  4126bc:	ldr	x1, [sp, #16]
  4126c0:	mov	x0, #0xfefc                	// #65276
  4126c4:	movk	x0, #0x6fff, lsl #16
  4126c8:	cmp	x1, x0
  4126cc:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4126d0:	ldr	x1, [sp, #16]
  4126d4:	mov	x0, #0xfefb                	// #65275
  4126d8:	movk	x0, #0x6fff, lsl #16
  4126dc:	cmp	x1, x0
  4126e0:	b.eq	412c04 <ferror@plt+0x10e84>  // b.none
  4126e4:	ldr	x1, [sp, #16]
  4126e8:	mov	x0, #0xfefb                	// #65275
  4126ec:	movk	x0, #0x6fff, lsl #16
  4126f0:	cmp	x1, x0
  4126f4:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4126f8:	ldr	x1, [sp, #16]
  4126fc:	mov	x0, #0xfefa                	// #65274
  412700:	movk	x0, #0x6fff, lsl #16
  412704:	cmp	x1, x0
  412708:	b.eq	412bf8 <ferror@plt+0x10e78>  // b.none
  41270c:	ldr	x1, [sp, #16]
  412710:	mov	x0, #0xfefa                	// #65274
  412714:	movk	x0, #0x6fff, lsl #16
  412718:	cmp	x1, x0
  41271c:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412720:	ldr	x1, [sp, #16]
  412724:	mov	x0, #0xfef9                	// #65273
  412728:	movk	x0, #0x6fff, lsl #16
  41272c:	cmp	x1, x0
  412730:	b.eq	412d00 <ferror@plt+0x10f80>  // b.none
  412734:	ldr	x1, [sp, #16]
  412738:	mov	x0, #0xfef9                	// #65273
  41273c:	movk	x0, #0x6fff, lsl #16
  412740:	cmp	x1, x0
  412744:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412748:	ldr	x1, [sp, #16]
  41274c:	mov	x0, #0xfef8                	// #65272
  412750:	movk	x0, #0x6fff, lsl #16
  412754:	cmp	x1, x0
  412758:	b.eq	412ce8 <ferror@plt+0x10f68>  // b.none
  41275c:	ldr	x1, [sp, #16]
  412760:	mov	x0, #0xfef8                	// #65272
  412764:	movk	x0, #0x6fff, lsl #16
  412768:	cmp	x1, x0
  41276c:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412770:	ldr	x1, [sp, #16]
  412774:	mov	x0, #0xfef7                	// #65271
  412778:	movk	x0, #0x6fff, lsl #16
  41277c:	cmp	x1, x0
  412780:	b.eq	412c4c <ferror@plt+0x10ecc>  // b.none
  412784:	ldr	x1, [sp, #16]
  412788:	mov	x0, #0xfef7                	// #65271
  41278c:	movk	x0, #0x6fff, lsl #16
  412790:	cmp	x1, x0
  412794:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412798:	ldr	x1, [sp, #16]
  41279c:	mov	x0, #0xfef6                	// #65270
  4127a0:	movk	x0, #0x6fff, lsl #16
  4127a4:	cmp	x1, x0
  4127a8:	b.eq	412c58 <ferror@plt+0x10ed8>  // b.none
  4127ac:	ldr	x1, [sp, #16]
  4127b0:	mov	x0, #0xfef6                	// #65270
  4127b4:	movk	x0, #0x6fff, lsl #16
  4127b8:	cmp	x1, x0
  4127bc:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4127c0:	ldr	x1, [sp, #16]
  4127c4:	mov	x0, #0xfef5                	// #65269
  4127c8:	movk	x0, #0x6fff, lsl #16
  4127cc:	cmp	x1, x0
  4127d0:	b.eq	412d18 <ferror@plt+0x10f98>  // b.none
  4127d4:	ldr	x1, [sp, #16]
  4127d8:	mov	x0, #0xfef5                	// #65269
  4127dc:	movk	x0, #0x6fff, lsl #16
  4127e0:	cmp	x1, x0
  4127e4:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4127e8:	ldr	x1, [sp, #16]
  4127ec:	mov	x0, #0xfe00                	// #65024
  4127f0:	movk	x0, #0x6fff, lsl #16
  4127f4:	cmp	x1, x0
  4127f8:	b.eq	412bec <ferror@plt+0x10e6c>  // b.none
  4127fc:	ldr	x1, [sp, #16]
  412800:	mov	x0, #0xfe00                	// #65024
  412804:	movk	x0, #0x6fff, lsl #16
  412808:	cmp	x1, x0
  41280c:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412810:	ldr	x1, [sp, #16]
  412814:	mov	x0, #0xfdff                	// #65023
  412818:	movk	x0, #0x6fff, lsl #16
  41281c:	cmp	x1, x0
  412820:	b.eq	412be0 <ferror@plt+0x10e60>  // b.none
  412824:	ldr	x1, [sp, #16]
  412828:	mov	x0, #0xfdff                	// #65023
  41282c:	movk	x0, #0x6fff, lsl #16
  412830:	cmp	x1, x0
  412834:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412838:	ldr	x1, [sp, #16]
  41283c:	mov	x0, #0xfdfe                	// #65022
  412840:	movk	x0, #0x6fff, lsl #16
  412844:	cmp	x1, x0
  412848:	b.eq	412bd4 <ferror@plt+0x10e54>  // b.none
  41284c:	ldr	x1, [sp, #16]
  412850:	mov	x0, #0xfdfe                	// #65022
  412854:	movk	x0, #0x6fff, lsl #16
  412858:	cmp	x1, x0
  41285c:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412860:	ldr	x1, [sp, #16]
  412864:	mov	x0, #0xfdfd                	// #65021
  412868:	movk	x0, #0x6fff, lsl #16
  41286c:	cmp	x1, x0
  412870:	b.eq	412bc8 <ferror@plt+0x10e48>  // b.none
  412874:	ldr	x1, [sp, #16]
  412878:	mov	x0, #0xfdfd                	// #65021
  41287c:	movk	x0, #0x6fff, lsl #16
  412880:	cmp	x1, x0
  412884:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412888:	ldr	x1, [sp, #16]
  41288c:	mov	x0, #0xfdfc                	// #65020
  412890:	movk	x0, #0x6fff, lsl #16
  412894:	cmp	x1, x0
  412898:	b.eq	412bbc <ferror@plt+0x10e3c>  // b.none
  41289c:	ldr	x1, [sp, #16]
  4128a0:	mov	x0, #0xfdfc                	// #65020
  4128a4:	movk	x0, #0x6fff, lsl #16
  4128a8:	cmp	x1, x0
  4128ac:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4128b0:	ldr	x1, [sp, #16]
  4128b4:	mov	x0, #0xfdfb                	// #65019
  4128b8:	movk	x0, #0x6fff, lsl #16
  4128bc:	cmp	x1, x0
  4128c0:	b.eq	412bb0 <ferror@plt+0x10e30>  // b.none
  4128c4:	ldr	x1, [sp, #16]
  4128c8:	mov	x0, #0xfdfb                	// #65019
  4128cc:	movk	x0, #0x6fff, lsl #16
  4128d0:	cmp	x1, x0
  4128d4:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4128d8:	ldr	x1, [sp, #16]
  4128dc:	mov	x0, #0xfdfa                	// #65018
  4128e0:	movk	x0, #0x6fff, lsl #16
  4128e4:	cmp	x1, x0
  4128e8:	b.eq	412ba4 <ferror@plt+0x10e24>  // b.none
  4128ec:	ldr	x1, [sp, #16]
  4128f0:	mov	x0, #0xfdfa                	// #65018
  4128f4:	movk	x0, #0x6fff, lsl #16
  4128f8:	cmp	x1, x0
  4128fc:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412900:	ldr	x1, [sp, #16]
  412904:	mov	x0, #0xfdf9                	// #65017
  412908:	movk	x0, #0x6fff, lsl #16
  41290c:	cmp	x1, x0
  412910:	b.eq	412b98 <ferror@plt+0x10e18>  // b.none
  412914:	ldr	x1, [sp, #16]
  412918:	mov	x0, #0xfdf9                	// #65017
  41291c:	movk	x0, #0x6fff, lsl #16
  412920:	cmp	x1, x0
  412924:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412928:	ldr	x1, [sp, #16]
  41292c:	mov	x0, #0xfdf8                	// #65016
  412930:	movk	x0, #0x6fff, lsl #16
  412934:	cmp	x1, x0
  412938:	b.eq	412b8c <ferror@plt+0x10e0c>  // b.none
  41293c:	ldr	x1, [sp, #16]
  412940:	mov	x0, #0xfdf8                	// #65016
  412944:	movk	x0, #0x6fff, lsl #16
  412948:	cmp	x1, x0
  41294c:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412950:	ldr	x1, [sp, #16]
  412954:	mov	x0, #0xfdf7                	// #65015
  412958:	movk	x0, #0x6fff, lsl #16
  41295c:	cmp	x1, x0
  412960:	b.eq	412d0c <ferror@plt+0x10f8c>  // b.none
  412964:	ldr	x1, [sp, #16]
  412968:	mov	x0, #0xfdf7                	// #65015
  41296c:	movk	x0, #0x6fff, lsl #16
  412970:	cmp	x1, x0
  412974:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  412978:	ldr	x1, [sp, #16]
  41297c:	mov	x0, #0xfdf6                	// #65014
  412980:	movk	x0, #0x6fff, lsl #16
  412984:	cmp	x1, x0
  412988:	b.eq	412cf4 <ferror@plt+0x10f74>  // b.none
  41298c:	ldr	x1, [sp, #16]
  412990:	mov	x0, #0xfdf6                	// #65014
  412994:	movk	x0, #0x6fff, lsl #16
  412998:	cmp	x1, x0
  41299c:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4129a0:	ldr	x0, [sp, #16]
  4129a4:	cmp	x0, #0x22
  4129a8:	b.hi	4129dc <ferror@plt+0x10c5c>  // b.pmore
  4129ac:	ldr	x0, [sp, #16]
  4129b0:	add	x0, x0, #0x0
  4129b4:	cmp	x0, #0x22
  4129b8:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4129bc:	cmp	w0, #0x22
  4129c0:	b.hi	412d24 <ferror@plt+0x10fa4>  // b.pmore
  4129c4:	adrp	x1, 48e000 <warn@@Base+0x1f02c>
  4129c8:	add	x1, x1, #0xf10
  4129cc:	ldr	w0, [x1, w0, uxtw #2]
  4129d0:	adr	x1, 4129dc <ferror@plt+0x10c5c>
  4129d4:	add	x0, x1, w0, sxtw #2
  4129d8:	br	x0
  4129dc:	ldr	x1, [sp, #16]
  4129e0:	mov	x0, #0xfdf5                	// #65013
  4129e4:	movk	x0, #0x6fff, lsl #16
  4129e8:	cmp	x1, x0
  4129ec:	b.eq	412cdc <ferror@plt+0x10f5c>  // b.none
  4129f0:	b	412d24 <ferror@plt+0x10fa4>
  4129f4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4129f8:	add	x0, x0, #0xbe0
  4129fc:	b	413020 <ferror@plt+0x112a0>
  412a00:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a04:	add	x0, x0, #0xbe8
  412a08:	b	413020 <ferror@plt+0x112a0>
  412a0c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a10:	add	x0, x0, #0xbf0
  412a14:	b	413020 <ferror@plt+0x112a0>
  412a18:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a1c:	add	x0, x0, #0xc00
  412a20:	b	413020 <ferror@plt+0x112a0>
  412a24:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a28:	add	x0, x0, #0xc08
  412a2c:	b	413020 <ferror@plt+0x112a0>
  412a30:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a34:	add	x0, x0, #0xc10
  412a38:	b	413020 <ferror@plt+0x112a0>
  412a3c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a40:	add	x0, x0, #0xc18
  412a44:	b	413020 <ferror@plt+0x112a0>
  412a48:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a4c:	add	x0, x0, #0xc20
  412a50:	b	413020 <ferror@plt+0x112a0>
  412a54:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a58:	add	x0, x0, #0xc28
  412a5c:	b	413020 <ferror@plt+0x112a0>
  412a60:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a64:	add	x0, x0, #0xc30
  412a68:	b	413020 <ferror@plt+0x112a0>
  412a6c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a70:	add	x0, x0, #0xc38
  412a74:	b	413020 <ferror@plt+0x112a0>
  412a78:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a7c:	add	x0, x0, #0xc40
  412a80:	b	413020 <ferror@plt+0x112a0>
  412a84:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a88:	add	x0, x0, #0xc48
  412a8c:	b	413020 <ferror@plt+0x112a0>
  412a90:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412a94:	add	x0, x0, #0xc50
  412a98:	b	413020 <ferror@plt+0x112a0>
  412a9c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412aa0:	add	x0, x0, #0xc58
  412aa4:	b	413020 <ferror@plt+0x112a0>
  412aa8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412aac:	add	x0, x0, #0xc60
  412ab0:	b	413020 <ferror@plt+0x112a0>
  412ab4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412ab8:	add	x0, x0, #0xc68
  412abc:	b	413020 <ferror@plt+0x112a0>
  412ac0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412ac4:	add	x0, x0, #0xc78
  412ac8:	b	413020 <ferror@plt+0x112a0>
  412acc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412ad0:	add	x0, x0, #0xc80
  412ad4:	b	413020 <ferror@plt+0x112a0>
  412ad8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412adc:	add	x0, x0, #0xc88
  412ae0:	b	413020 <ferror@plt+0x112a0>
  412ae4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412ae8:	add	x0, x0, #0xc90
  412aec:	b	413020 <ferror@plt+0x112a0>
  412af0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412af4:	add	x0, x0, #0xc98
  412af8:	b	413020 <ferror@plt+0x112a0>
  412afc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b00:	add	x0, x0, #0xca0
  412b04:	b	413020 <ferror@plt+0x112a0>
  412b08:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b0c:	add	x0, x0, #0xca8
  412b10:	b	413020 <ferror@plt+0x112a0>
  412b14:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b18:	add	x0, x0, #0xcb0
  412b1c:	b	413020 <ferror@plt+0x112a0>
  412b20:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b24:	add	x0, x0, #0xcc0
  412b28:	b	413020 <ferror@plt+0x112a0>
  412b2c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b30:	add	x0, x0, #0xcd0
  412b34:	b	413020 <ferror@plt+0x112a0>
  412b38:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b3c:	add	x0, x0, #0xce0
  412b40:	b	413020 <ferror@plt+0x112a0>
  412b44:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b48:	add	x0, x0, #0xcf0
  412b4c:	b	413020 <ferror@plt+0x112a0>
  412b50:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b54:	add	x0, x0, #0xd00
  412b58:	b	413020 <ferror@plt+0x112a0>
  412b5c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b60:	add	x0, x0, #0xd08
  412b64:	b	413020 <ferror@plt+0x112a0>
  412b68:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b6c:	add	x0, x0, #0xd10
  412b70:	b	413020 <ferror@plt+0x112a0>
  412b74:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b78:	add	x0, x0, #0xd20
  412b7c:	b	413020 <ferror@plt+0x112a0>
  412b80:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b84:	add	x0, x0, #0xd30
  412b88:	b	413020 <ferror@plt+0x112a0>
  412b8c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b90:	add	x0, x0, #0xd40
  412b94:	b	413020 <ferror@plt+0x112a0>
  412b98:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412b9c:	add	x0, x0, #0xd50
  412ba0:	b	413020 <ferror@plt+0x112a0>
  412ba4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412ba8:	add	x0, x0, #0xd60
  412bac:	b	413020 <ferror@plt+0x112a0>
  412bb0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412bb4:	add	x0, x0, #0xd68
  412bb8:	b	413020 <ferror@plt+0x112a0>
  412bbc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412bc0:	add	x0, x0, #0xd70
  412bc4:	b	413020 <ferror@plt+0x112a0>
  412bc8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412bcc:	add	x0, x0, #0xd78
  412bd0:	b	413020 <ferror@plt+0x112a0>
  412bd4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412bd8:	add	x0, x0, #0xd88
  412bdc:	b	413020 <ferror@plt+0x112a0>
  412be0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412be4:	add	x0, x0, #0xd90
  412be8:	b	413020 <ferror@plt+0x112a0>
  412bec:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412bf0:	add	x0, x0, #0xda0
  412bf4:	b	413020 <ferror@plt+0x112a0>
  412bf8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412bfc:	add	x0, x0, #0xdb0
  412c00:	b	413020 <ferror@plt+0x112a0>
  412c04:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c08:	add	x0, x0, #0xdb8
  412c0c:	b	413020 <ferror@plt+0x112a0>
  412c10:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c14:	add	x0, x0, #0xdc8
  412c18:	b	413020 <ferror@plt+0x112a0>
  412c1c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c20:	add	x0, x0, #0xdd0
  412c24:	b	413020 <ferror@plt+0x112a0>
  412c28:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c2c:	add	x0, x0, #0xdd8
  412c30:	b	413020 <ferror@plt+0x112a0>
  412c34:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c38:	add	x0, x0, #0xde0
  412c3c:	b	413020 <ferror@plt+0x112a0>
  412c40:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c44:	add	x0, x0, #0xde8
  412c48:	b	413020 <ferror@plt+0x112a0>
  412c4c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c50:	add	x0, x0, #0xdf0
  412c54:	b	413020 <ferror@plt+0x112a0>
  412c58:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c5c:	add	x0, x0, #0xe00
  412c60:	b	413020 <ferror@plt+0x112a0>
  412c64:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c68:	add	x0, x0, #0xe10
  412c6c:	b	413020 <ferror@plt+0x112a0>
  412c70:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c74:	add	x0, x0, #0xe20
  412c78:	b	413020 <ferror@plt+0x112a0>
  412c7c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c80:	add	x0, x0, #0xe30
  412c84:	b	413020 <ferror@plt+0x112a0>
  412c88:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c8c:	add	x0, x0, #0xe38
  412c90:	b	413020 <ferror@plt+0x112a0>
  412c94:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412c98:	add	x0, x0, #0xe40
  412c9c:	b	413020 <ferror@plt+0x112a0>
  412ca0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412ca4:	add	x0, x0, #0xe50
  412ca8:	b	413020 <ferror@plt+0x112a0>
  412cac:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412cb0:	add	x0, x0, #0xe58
  412cb4:	b	413020 <ferror@plt+0x112a0>
  412cb8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412cbc:	add	x0, x0, #0xb40
  412cc0:	b	413020 <ferror@plt+0x112a0>
  412cc4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412cc8:	add	x0, x0, #0xb50
  412ccc:	b	413020 <ferror@plt+0x112a0>
  412cd0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412cd4:	add	x0, x0, #0xb58
  412cd8:	b	413020 <ferror@plt+0x112a0>
  412cdc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412ce0:	add	x0, x0, #0xe68
  412ce4:	b	413020 <ferror@plt+0x112a0>
  412ce8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412cec:	add	x0, x0, #0xe78
  412cf0:	b	413020 <ferror@plt+0x112a0>
  412cf4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412cf8:	add	x0, x0, #0xe88
  412cfc:	b	413020 <ferror@plt+0x112a0>
  412d00:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412d04:	add	x0, x0, #0xe98
  412d08:	b	413020 <ferror@plt+0x112a0>
  412d0c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412d10:	add	x0, x0, #0xea8
  412d14:	b	413020 <ferror@plt+0x112a0>
  412d18:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412d1c:	add	x0, x0, #0xeb8
  412d20:	b	413020 <ferror@plt+0x112a0>
  412d24:	ldr	x1, [sp, #16]
  412d28:	mov	w0, #0x6fffffff            	// #1879048191
  412d2c:	cmp	x1, x0
  412d30:	b.ls	412efc <ferror@plt+0x1117c>  // b.plast
  412d34:	ldr	x1, [sp, #16]
  412d38:	mov	x0, #0x7fffffff            	// #2147483647
  412d3c:	cmp	x1, x0
  412d40:	b.hi	412efc <ferror@plt+0x1117c>  // b.pmore
  412d44:	ldr	x0, [sp, #24]
  412d48:	ldrh	w0, [x0, #82]
  412d4c:	mov	w1, #0x9026                	// #36902
  412d50:	cmp	w0, w1
  412d54:	b.eq	412e58 <ferror@plt+0x110d8>  // b.none
  412d58:	mov	w1, #0x9026                	// #36902
  412d5c:	cmp	w0, w1
  412d60:	b.gt	412e98 <ferror@plt+0x11118>
  412d64:	cmp	w0, #0xb7
  412d68:	b.eq	412df8 <ferror@plt+0x11078>  // b.none
  412d6c:	cmp	w0, #0xb7
  412d70:	b.gt	412e98 <ferror@plt+0x11118>
  412d74:	cmp	w0, #0x8c
  412d78:	b.eq	412e78 <ferror@plt+0x110f8>  // b.none
  412d7c:	cmp	w0, #0x8c
  412d80:	b.gt	412e98 <ferror@plt+0x11118>
  412d84:	cmp	w0, #0x87
  412d88:	b.eq	412e68 <ferror@plt+0x110e8>  // b.none
  412d8c:	cmp	w0, #0x87
  412d90:	b.gt	412e98 <ferror@plt+0x11118>
  412d94:	cmp	w0, #0x71
  412d98:	b.eq	412e88 <ferror@plt+0x11108>  // b.none
  412d9c:	cmp	w0, #0x71
  412da0:	b.gt	412e98 <ferror@plt+0x11118>
  412da4:	cmp	w0, #0x32
  412da8:	b.eq	412e48 <ferror@plt+0x110c8>  // b.none
  412dac:	cmp	w0, #0x32
  412db0:	b.gt	412e98 <ferror@plt+0x11118>
  412db4:	cmp	w0, #0x2b
  412db8:	b.eq	412e18 <ferror@plt+0x11098>  // b.none
  412dbc:	cmp	w0, #0x2b
  412dc0:	b.gt	412e98 <ferror@plt+0x11118>
  412dc4:	cmp	w0, #0x15
  412dc8:	b.eq	412e38 <ferror@plt+0x110b8>  // b.none
  412dcc:	cmp	w0, #0x15
  412dd0:	b.gt	412e98 <ferror@plt+0x11118>
  412dd4:	cmp	w0, #0x14
  412dd8:	b.eq	412e28 <ferror@plt+0x110a8>  // b.none
  412ddc:	cmp	w0, #0x14
  412de0:	b.gt	412e98 <ferror@plt+0x11118>
  412de4:	cmp	w0, #0x8
  412de8:	b.eq	412e08 <ferror@plt+0x11088>  // b.none
  412dec:	cmp	w0, #0xa
  412df0:	b.eq	412e08 <ferror@plt+0x11088>  // b.none
  412df4:	b	412e98 <ferror@plt+0x11118>
  412df8:	ldr	x0, [sp, #16]
  412dfc:	bl	4116d4 <ferror@plt+0xf954>
  412e00:	str	x0, [sp, #40]
  412e04:	b	412ec0 <ferror@plt+0x11140>
  412e08:	ldr	x0, [sp, #16]
  412e0c:	bl	411760 <ferror@plt+0xf9e0>
  412e10:	str	x0, [sp, #40]
  412e14:	b	412ec0 <ferror@plt+0x11140>
  412e18:	ldr	x0, [sp, #16]
  412e1c:	bl	4119dc <ferror@plt+0xfc5c>
  412e20:	str	x0, [sp, #40]
  412e24:	b	412ec0 <ferror@plt+0x11140>
  412e28:	ldr	x0, [sp, #16]
  412e2c:	bl	411a10 <ferror@plt+0xfc90>
  412e30:	str	x0, [sp, #40]
  412e34:	b	412ec0 <ferror@plt+0x11140>
  412e38:	ldr	x0, [sp, #16]
  412e3c:	bl	411a64 <ferror@plt+0xfce4>
  412e40:	str	x0, [sp, #40]
  412e44:	b	412ec0 <ferror@plt+0x11140>
  412e48:	ldr	x0, [sp, #16]
  412e4c:	bl	411c8c <ferror@plt+0xff0c>
  412e50:	str	x0, [sp, #40]
  412e54:	b	412ec0 <ferror@plt+0x11140>
  412e58:	ldr	x0, [sp, #16]
  412e5c:	bl	411fb4 <ferror@plt+0x10234>
  412e60:	str	x0, [sp, #40]
  412e64:	b	412ec0 <ferror@plt+0x11140>
  412e68:	ldr	x0, [sp, #16]
  412e6c:	bl	411fe4 <ferror@plt+0x10264>
  412e70:	str	x0, [sp, #40]
  412e74:	b	412ec0 <ferror@plt+0x11140>
  412e78:	ldr	x0, [sp, #16]
  412e7c:	bl	41210c <ferror@plt+0x1038c>
  412e80:	str	x0, [sp, #40]
  412e84:	b	412ec0 <ferror@plt+0x11140>
  412e88:	ldr	x0, [sp, #16]
  412e8c:	bl	41222c <ferror@plt+0x104ac>
  412e90:	str	x0, [sp, #40]
  412e94:	b	412ec0 <ferror@plt+0x11140>
  412e98:	ldr	x0, [sp, #24]
  412e9c:	ldrb	w0, [x0, #31]
  412ea0:	cmp	w0, #0x6
  412ea4:	b.ne	412eb8 <ferror@plt+0x11138>  // b.any
  412ea8:	ldr	x0, [sp, #16]
  412eac:	bl	412260 <ferror@plt+0x104e0>
  412eb0:	str	x0, [sp, #40]
  412eb4:	b	412ebc <ferror@plt+0x1113c>
  412eb8:	str	xzr, [sp, #40]
  412ebc:	nop
  412ec0:	ldr	x0, [sp, #40]
  412ec4:	cmp	x0, #0x0
  412ec8:	b.eq	412ed4 <ferror@plt+0x11154>  // b.none
  412ecc:	ldr	x0, [sp, #40]
  412ed0:	b	413020 <ferror@plt+0x112a0>
  412ed4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412ed8:	add	x0, x0, #0xec8
  412edc:	bl	401d40 <gettext@plt>
  412ee0:	ldr	x3, [sp, #16]
  412ee4:	mov	x2, x0
  412ee8:	mov	x1, #0x40                  	// #64
  412eec:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  412ef0:	add	x0, x0, #0xfe8
  412ef4:	bl	401a20 <snprintf@plt>
  412ef8:	b	413018 <ferror@plt+0x11298>
  412efc:	ldr	x1, [sp, #16]
  412f00:	mov	x0, #0xc                   	// #12
  412f04:	movk	x0, #0x6000, lsl #16
  412f08:	cmp	x1, x0
  412f0c:	b.ls	412f24 <ferror@plt+0x111a4>  // b.plast
  412f10:	ldr	x1, [sp, #16]
  412f14:	mov	x0, #0xf000                	// #61440
  412f18:	movk	x0, #0x6fff, lsl #16
  412f1c:	cmp	x1, x0
  412f20:	b.ls	412f54 <ferror@plt+0x111d4>  // b.plast
  412f24:	ldr	x0, [sp, #24]
  412f28:	ldrh	w0, [x0, #82]
  412f2c:	cmp	w0, #0xf
  412f30:	b.ne	412ff4 <ferror@plt+0x11274>  // b.any
  412f34:	ldr	x1, [sp, #16]
  412f38:	mov	w0, #0x5fffffff            	// #1610612735
  412f3c:	cmp	x1, x0
  412f40:	b.ls	412ff4 <ferror@plt+0x11274>  // b.plast
  412f44:	ldr	x1, [sp, #16]
  412f48:	mov	w0, #0x6fffffff            	// #1879048191
  412f4c:	cmp	x1, x0
  412f50:	b.hi	412ff4 <ferror@plt+0x11274>  // b.pmore
  412f54:	ldr	x0, [sp, #24]
  412f58:	ldrh	w0, [x0, #82]
  412f5c:	cmp	w0, #0xf
  412f60:	b.eq	412f70 <ferror@plt+0x111f0>  // b.none
  412f64:	cmp	w0, #0x32
  412f68:	b.eq	412f80 <ferror@plt+0x11200>  // b.none
  412f6c:	b	412f90 <ferror@plt+0x11210>
  412f70:	ldr	x0, [sp, #16]
  412f74:	bl	411b20 <ferror@plt+0xfda0>
  412f78:	str	x0, [sp, #32]
  412f7c:	b	412fb8 <ferror@plt+0x11238>
  412f80:	ldr	x0, [sp, #16]
  412f84:	bl	411c8c <ferror@plt+0xff0c>
  412f88:	str	x0, [sp, #32]
  412f8c:	b	412fb8 <ferror@plt+0x11238>
  412f90:	ldr	x0, [sp, #24]
  412f94:	ldrb	w0, [x0, #31]
  412f98:	cmp	w0, #0x6
  412f9c:	b.ne	412fb0 <ferror@plt+0x11230>  // b.any
  412fa0:	ldr	x0, [sp, #16]
  412fa4:	bl	412260 <ferror@plt+0x104e0>
  412fa8:	str	x0, [sp, #32]
  412fac:	b	412fb4 <ferror@plt+0x11234>
  412fb0:	str	xzr, [sp, #32]
  412fb4:	nop
  412fb8:	ldr	x0, [sp, #32]
  412fbc:	cmp	x0, #0x0
  412fc0:	b.eq	412fcc <ferror@plt+0x1124c>  // b.none
  412fc4:	ldr	x0, [sp, #32]
  412fc8:	b	413020 <ferror@plt+0x112a0>
  412fcc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412fd0:	add	x0, x0, #0xee0
  412fd4:	bl	401d40 <gettext@plt>
  412fd8:	ldr	x3, [sp, #16]
  412fdc:	mov	x2, x0
  412fe0:	mov	x1, #0x40                  	// #64
  412fe4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  412fe8:	add	x0, x0, #0xfe8
  412fec:	bl	401a20 <snprintf@plt>
  412ff0:	b	413018 <ferror@plt+0x11298>
  412ff4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  412ff8:	add	x0, x0, #0xf00
  412ffc:	bl	401d40 <gettext@plt>
  413000:	ldr	x3, [sp, #16]
  413004:	mov	x2, x0
  413008:	mov	x1, #0x40                  	// #64
  41300c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  413010:	add	x0, x0, #0xfe8
  413014:	bl	401a20 <snprintf@plt>
  413018:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41301c:	add	x0, x0, #0xfe8
  413020:	ldp	x29, x30, [sp], #48
  413024:	ret
  413028:	stp	x29, x30, [sp, #-32]!
  41302c:	mov	x29, sp
  413030:	str	w0, [sp, #28]
  413034:	ldr	w0, [sp, #28]
  413038:	cmp	w0, #0x4
  41303c:	b.eq	4130d8 <ferror@plt+0x11358>  // b.none
  413040:	ldr	w0, [sp, #28]
  413044:	cmp	w0, #0x4
  413048:	b.hi	4130e8 <ferror@plt+0x11368>  // b.pmore
  41304c:	ldr	w0, [sp, #28]
  413050:	cmp	w0, #0x3
  413054:	b.eq	4130c8 <ferror@plt+0x11348>  // b.none
  413058:	ldr	w0, [sp, #28]
  41305c:	cmp	w0, #0x3
  413060:	b.hi	4130e8 <ferror@plt+0x11368>  // b.pmore
  413064:	ldr	w0, [sp, #28]
  413068:	cmp	w0, #0x2
  41306c:	b.eq	4130b8 <ferror@plt+0x11338>  // b.none
  413070:	ldr	w0, [sp, #28]
  413074:	cmp	w0, #0x2
  413078:	b.hi	4130e8 <ferror@plt+0x11368>  // b.pmore
  41307c:	ldr	w0, [sp, #28]
  413080:	cmp	w0, #0x0
  413084:	b.eq	413098 <ferror@plt+0x11318>  // b.none
  413088:	ldr	w0, [sp, #28]
  41308c:	cmp	w0, #0x1
  413090:	b.eq	4130a8 <ferror@plt+0x11328>  // b.none
  413094:	b	4130e8 <ferror@plt+0x11368>
  413098:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41309c:	add	x0, x0, #0xfa0
  4130a0:	bl	401d40 <gettext@plt>
  4130a4:	b	4131a4 <ferror@plt+0x11424>
  4130a8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4130ac:	add	x0, x0, #0xfb0
  4130b0:	bl	401d40 <gettext@plt>
  4130b4:	b	4131a4 <ferror@plt+0x11424>
  4130b8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4130bc:	add	x0, x0, #0xfc8
  4130c0:	bl	401d40 <gettext@plt>
  4130c4:	b	4131a4 <ferror@plt+0x11424>
  4130c8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  4130cc:	add	x0, x0, #0xfe0
  4130d0:	bl	401d40 <gettext@plt>
  4130d4:	b	4131a4 <ferror@plt+0x11424>
  4130d8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4130dc:	add	x0, x0, #0x0
  4130e0:	bl	401d40 <gettext@plt>
  4130e4:	b	4131a4 <ferror@plt+0x11424>
  4130e8:	ldr	w1, [sp, #28]
  4130ec:	mov	w0, #0xfeff                	// #65279
  4130f0:	cmp	w1, w0
  4130f4:	b.ls	413130 <ferror@plt+0x113b0>  // b.plast
  4130f8:	ldr	w1, [sp, #28]
  4130fc:	mov	w0, #0xffff                	// #65535
  413100:	cmp	w1, w0
  413104:	b.hi	413130 <ferror@plt+0x113b0>  // b.pmore
  413108:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41310c:	add	x0, x0, #0x18
  413110:	bl	401d40 <gettext@plt>
  413114:	ldr	w3, [sp, #28]
  413118:	mov	x2, x0
  41311c:	mov	x1, #0x20                  	// #32
  413120:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  413124:	add	x0, x0, #0x28
  413128:	bl	401a20 <snprintf@plt>
  41312c:	b	41319c <ferror@plt+0x1141c>
  413130:	ldr	w1, [sp, #28]
  413134:	mov	w0, #0xfdff                	// #65023
  413138:	cmp	w1, w0
  41313c:	b.ls	413178 <ferror@plt+0x113f8>  // b.plast
  413140:	ldr	w1, [sp, #28]
  413144:	mov	w0, #0xfeff                	// #65279
  413148:	cmp	w1, w0
  41314c:	b.hi	413178 <ferror@plt+0x113f8>  // b.pmore
  413150:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413154:	add	x0, x0, #0x38
  413158:	bl	401d40 <gettext@plt>
  41315c:	ldr	w3, [sp, #28]
  413160:	mov	x2, x0
  413164:	mov	x1, #0x20                  	// #32
  413168:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41316c:	add	x0, x0, #0x28
  413170:	bl	401a20 <snprintf@plt>
  413174:	b	41319c <ferror@plt+0x1141c>
  413178:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41317c:	add	x0, x0, #0x50
  413180:	bl	401d40 <gettext@plt>
  413184:	ldr	w3, [sp, #28]
  413188:	mov	x2, x0
  41318c:	mov	x1, #0x20                  	// #32
  413190:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  413194:	add	x0, x0, #0x28
  413198:	bl	401a20 <snprintf@plt>
  41319c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4131a0:	add	x0, x0, #0x28
  4131a4:	ldp	x29, x30, [sp], #32
  4131a8:	ret
  4131ac:	stp	x29, x30, [sp, #-32]!
  4131b0:	mov	x29, sp
  4131b4:	str	w0, [sp, #28]
  4131b8:	ldr	w1, [sp, #28]
  4131bc:	mov	w0, #0xfebb                	// #65211
  4131c0:	cmp	w1, w0
  4131c4:	b.eq	413db8 <ferror@plt+0x12038>  // b.none
  4131c8:	ldr	w1, [sp, #28]
  4131cc:	mov	w0, #0xfebb                	// #65211
  4131d0:	cmp	w1, w0
  4131d4:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  4131d8:	ldr	w1, [sp, #28]
  4131dc:	mov	w0, #0xfeba                	// #65210
  4131e0:	cmp	w1, w0
  4131e4:	b.eq	413dac <ferror@plt+0x1202c>  // b.none
  4131e8:	ldr	w1, [sp, #28]
  4131ec:	mov	w0, #0xfeba                	// #65210
  4131f0:	cmp	w1, w0
  4131f4:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  4131f8:	ldr	w1, [sp, #28]
  4131fc:	mov	w0, #0xfeb0                	// #65200
  413200:	cmp	w1, w0
  413204:	b.eq	413db8 <ferror@plt+0x12038>  // b.none
  413208:	ldr	w1, [sp, #28]
  41320c:	mov	w0, #0xfeb0                	// #65200
  413210:	cmp	w1, w0
  413214:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413218:	ldr	w1, [sp, #28]
  41321c:	mov	w0, #0xf00d                	// #61453
  413220:	cmp	w1, w0
  413224:	b.eq	413dc4 <ferror@plt+0x12044>  // b.none
  413228:	ldr	w1, [sp, #28]
  41322c:	mov	w0, #0xf00d                	// #61453
  413230:	cmp	w1, w0
  413234:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413238:	ldr	w1, [sp, #28]
  41323c:	mov	w0, #0xdead                	// #57005
  413240:	cmp	w1, w0
  413244:	b.eq	413878 <ferror@plt+0x11af8>  // b.none
  413248:	ldr	w1, [sp, #28]
  41324c:	mov	w0, #0xdead                	// #57005
  413250:	cmp	w1, w0
  413254:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413258:	ldr	w1, [sp, #28]
  41325c:	mov	w0, #0xbeef                	// #48879
  413260:	cmp	w1, w0
  413264:	b.eq	41386c <ferror@plt+0x11aec>  // b.none
  413268:	ldr	w1, [sp, #28]
  41326c:	mov	w0, #0xbeef                	// #48879
  413270:	cmp	w1, w0
  413274:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413278:	ldr	w1, [sp, #28]
  41327c:	mov	w0, #0xbaab                	// #47787
  413280:	cmp	w1, w0
  413284:	b.eq	413b48 <ferror@plt+0x11dc8>  // b.none
  413288:	ldr	w1, [sp, #28]
  41328c:	mov	w0, #0xbaab                	// #47787
  413290:	cmp	w1, w0
  413294:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413298:	ldr	w1, [sp, #28]
  41329c:	mov	w0, #0xad45                	// #44357
  4132a0:	cmp	w1, w0
  4132a4:	b.eq	413da0 <ferror@plt+0x12020>  // b.none
  4132a8:	ldr	w1, [sp, #28]
  4132ac:	mov	w0, #0xad45                	// #44357
  4132b0:	cmp	w1, w0
  4132b4:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  4132b8:	ldr	w1, [sp, #28]
  4132bc:	mov	w0, #0xabc7                	// #43975
  4132c0:	cmp	w1, w0
  4132c4:	b.eq	4138a8 <ferror@plt+0x11b28>  // b.none
  4132c8:	ldr	w1, [sp, #28]
  4132cc:	mov	w0, #0xabc7                	// #43975
  4132d0:	cmp	w1, w0
  4132d4:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  4132d8:	ldr	w1, [sp, #28]
  4132dc:	mov	w0, #0xa390                	// #41872
  4132e0:	cmp	w1, w0
  4132e4:	b.eq	4135d8 <ferror@plt+0x11858>  // b.none
  4132e8:	ldr	w1, [sp, #28]
  4132ec:	mov	w0, #0xa390                	// #41872
  4132f0:	cmp	w1, w0
  4132f4:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  4132f8:	ldr	w1, [sp, #28]
  4132fc:	mov	w0, #0x9080                	// #36992
  413300:	cmp	w1, w0
  413304:	b.eq	413854 <ferror@plt+0x11ad4>  // b.none
  413308:	ldr	w1, [sp, #28]
  41330c:	mov	w0, #0x9080                	// #36992
  413310:	cmp	w1, w0
  413314:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413318:	ldr	w1, [sp, #28]
  41331c:	mov	w0, #0x9041                	// #36929
  413320:	cmp	w1, w0
  413324:	b.eq	413860 <ferror@plt+0x11ae0>  // b.none
  413328:	ldr	w1, [sp, #28]
  41332c:	mov	w0, #0x9041                	// #36929
  413330:	cmp	w1, w0
  413334:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413338:	ldr	w1, [sp, #28]
  41333c:	mov	w0, #0x9026                	// #36902
  413340:	cmp	w1, w0
  413344:	b.eq	413d7c <ferror@plt+0x11ffc>  // b.none
  413348:	ldr	w1, [sp, #28]
  41334c:	mov	w0, #0x9026                	// #36902
  413350:	cmp	w1, w0
  413354:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413358:	ldr	w1, [sp, #28]
  41335c:	mov	w0, #0x8217                	// #33303
  413360:	cmp	w1, w0
  413364:	b.eq	4138fc <ferror@plt+0x11b7c>  // b.none
  413368:	ldr	w1, [sp, #28]
  41336c:	mov	w0, #0x8217                	// #33303
  413370:	cmp	w1, w0
  413374:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413378:	ldr	w1, [sp, #28]
  41337c:	mov	w0, #0x7676                	// #30326
  413380:	cmp	w1, w0
  413384:	b.eq	413848 <ferror@plt+0x11ac8>  // b.none
  413388:	ldr	w1, [sp, #28]
  41338c:	mov	w0, #0x7676                	// #30326
  413390:	cmp	w1, w0
  413394:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413398:	ldr	w1, [sp, #28]
  41339c:	mov	w0, #0x7650                	// #30288
  4133a0:	cmp	w1, w0
  4133a4:	b.eq	41383c <ferror@plt+0x11abc>  // b.none
  4133a8:	ldr	w1, [sp, #28]
  4133ac:	mov	w0, #0x7650                	// #30288
  4133b0:	cmp	w1, w0
  4133b4:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  4133b8:	ldr	w1, [sp, #28]
  4133bc:	mov	w0, #0x5aa5                	// #23205
  4133c0:	cmp	w1, w0
  4133c4:	b.eq	413d94 <ferror@plt+0x12014>  // b.none
  4133c8:	ldr	w1, [sp, #28]
  4133cc:	mov	w0, #0x5aa5                	// #23205
  4133d0:	cmp	w1, w0
  4133d4:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  4133d8:	ldr	w1, [sp, #28]
  4133dc:	mov	w0, #0x5441                	// #21569
  4133e0:	cmp	w1, w0
  4133e4:	b.eq	413ddc <ferror@plt+0x1205c>  // b.none
  4133e8:	ldr	w1, [sp, #28]
  4133ec:	mov	w0, #0x5441                	// #21569
  4133f0:	cmp	w1, w0
  4133f4:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  4133f8:	ldr	w1, [sp, #28]
  4133fc:	mov	w0, #0x4def                	// #19951
  413400:	cmp	w1, w0
  413404:	b.eq	413de8 <ferror@plt+0x12068>  // b.none
  413408:	ldr	w1, [sp, #28]
  41340c:	mov	w0, #0x4def                	// #19951
  413410:	cmp	w1, w0
  413414:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413418:	ldr	w1, [sp, #28]
  41341c:	mov	w0, #0x4688                	// #18056
  413420:	cmp	w1, w0
  413424:	b.eq	4139b0 <ferror@plt+0x11c30>  // b.none
  413428:	ldr	w1, [sp, #28]
  41342c:	mov	w0, #0x4688                	// #18056
  413430:	cmp	w1, w0
  413434:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413438:	ldr	w1, [sp, #28]
  41343c:	mov	w0, #0x4157                	// #16727
  413440:	cmp	w1, w0
  413444:	b.eq	413d88 <ferror@plt+0x12008>  // b.none
  413448:	ldr	w1, [sp, #28]
  41344c:	mov	w0, #0x4157                	// #16727
  413450:	cmp	w1, w0
  413454:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413458:	ldr	w1, [sp, #28]
  41345c:	mov	w0, #0x3330                	// #13104
  413460:	cmp	w1, w0
  413464:	b.eq	413830 <ferror@plt+0x11ab0>  // b.none
  413468:	ldr	w1, [sp, #28]
  41346c:	mov	w0, #0x3330                	// #13104
  413470:	cmp	w1, w0
  413474:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413478:	ldr	w1, [sp, #28]
  41347c:	mov	w0, #0x2530                	// #9520
  413480:	cmp	w1, w0
  413484:	b.eq	413d70 <ferror@plt+0x11ff0>  // b.none
  413488:	ldr	w1, [sp, #28]
  41348c:	mov	w0, #0x2530                	// #9520
  413490:	cmp	w1, w0
  413494:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  413498:	ldr	w1, [sp, #28]
  41349c:	mov	w0, #0x1223                	// #4643
  4134a0:	cmp	w1, w0
  4134a4:	b.eq	413dd0 <ferror@plt+0x12050>  // b.none
  4134a8:	ldr	w1, [sp, #28]
  4134ac:	mov	w0, #0x1223                	// #4643
  4134b0:	cmp	w1, w0
  4134b4:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  4134b8:	ldr	w0, [sp, #28]
  4134bc:	cmp	w0, #0xfc
  4134c0:	b.hi	4134e8 <ferror@plt+0x11768>  // b.pmore
  4134c4:	ldr	w0, [sp, #28]
  4134c8:	cmp	w0, #0xfc
  4134cc:	b.hi	413e00 <ferror@plt+0x12080>  // b.pmore
  4134d0:	adrp	x1, 490000 <warn@@Base+0x2102c>
  4134d4:	add	x1, x1, #0x5f8
  4134d8:	ldr	w0, [x1, w0, uxtw #2]
  4134dc:	adr	x1, 4134e8 <ferror@plt+0x11768>
  4134e0:	add	x0, x1, w0, sxtw #2
  4134e4:	br	x0
  4134e8:	ldr	w1, [sp, #28]
  4134ec:	mov	w0, #0x1057                	// #4183
  4134f0:	cmp	w1, w0
  4134f4:	b.eq	413824 <ferror@plt+0x11aa4>  // b.none
  4134f8:	b	413e00 <ferror@plt+0x12080>
  4134fc:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413500:	add	x0, x0, #0x60
  413504:	bl	401d40 <gettext@plt>
  413508:	b	413e2c <ferror@plt+0x120ac>
  41350c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413510:	add	x0, x0, #0x68
  413514:	b	413e2c <ferror@plt+0x120ac>
  413518:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41351c:	add	x0, x0, #0x70
  413520:	b	413e2c <ferror@plt+0x120ac>
  413524:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413528:	add	x0, x0, #0x78
  41352c:	b	413e2c <ferror@plt+0x120ac>
  413530:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413534:	add	x0, x0, #0x88
  413538:	b	413e2c <ferror@plt+0x120ac>
  41353c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413540:	add	x0, x0, #0x90
  413544:	b	413e2c <ferror@plt+0x120ac>
  413548:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41354c:	add	x0, x0, #0x98
  413550:	b	413e2c <ferror@plt+0x120ac>
  413554:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413558:	add	x0, x0, #0xa8
  41355c:	b	413e2c <ferror@plt+0x120ac>
  413560:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413564:	add	x0, x0, #0xb8
  413568:	b	413e2c <ferror@plt+0x120ac>
  41356c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413570:	add	x0, x0, #0xc8
  413574:	b	413e2c <ferror@plt+0x120ac>
  413578:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41357c:	add	x0, x0, #0xd8
  413580:	b	413e2c <ferror@plt+0x120ac>
  413584:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413588:	add	x0, x0, #0xf0
  41358c:	b	413e2c <ferror@plt+0x120ac>
  413590:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413594:	add	x0, x0, #0x100
  413598:	b	413e2c <ferror@plt+0x120ac>
  41359c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4135a0:	add	x0, x0, #0x108
  4135a4:	b	413e2c <ferror@plt+0x120ac>
  4135a8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4135ac:	add	x0, x0, #0x118
  4135b0:	b	413e2c <ferror@plt+0x120ac>
  4135b4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4135b8:	add	x0, x0, #0x128
  4135bc:	b	413e2c <ferror@plt+0x120ac>
  4135c0:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4135c4:	add	x0, x0, #0x138
  4135c8:	b	413e2c <ferror@plt+0x120ac>
  4135cc:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4135d0:	add	x0, x0, #0x140
  4135d4:	b	413e2c <ferror@plt+0x120ac>
  4135d8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4135dc:	add	x0, x0, #0x150
  4135e0:	b	413e2c <ferror@plt+0x120ac>
  4135e4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4135e8:	add	x0, x0, #0x160
  4135ec:	b	413e2c <ferror@plt+0x120ac>
  4135f0:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4135f4:	add	x0, x0, #0x168
  4135f8:	b	413e2c <ferror@plt+0x120ac>
  4135fc:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413600:	add	x0, x0, #0x188
  413604:	b	413e2c <ferror@plt+0x120ac>
  413608:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41360c:	add	x0, x0, #0x198
  413610:	b	413e2c <ferror@plt+0x120ac>
  413614:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413618:	add	x0, x0, #0x1a8
  41361c:	b	413e2c <ferror@plt+0x120ac>
  413620:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413624:	add	x0, x0, #0x1b0
  413628:	b	413e2c <ferror@plt+0x120ac>
  41362c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413630:	add	x0, x0, #0x1b8
  413634:	b	413e2c <ferror@plt+0x120ac>
  413638:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41363c:	add	x0, x0, #0x1d0
  413640:	b	413e2c <ferror@plt+0x120ac>
  413644:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413648:	add	x0, x0, #0x1e8
  41364c:	b	413e2c <ferror@plt+0x120ac>
  413650:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413654:	add	x0, x0, #0x1f8
  413658:	b	413e2c <ferror@plt+0x120ac>
  41365c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413660:	add	x0, x0, #0x208
  413664:	b	413e2c <ferror@plt+0x120ac>
  413668:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41366c:	add	x0, x0, #0x210
  413670:	b	413e2c <ferror@plt+0x120ac>
  413674:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413678:	add	x0, x0, #0x220
  41367c:	b	413e2c <ferror@plt+0x120ac>
  413680:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413684:	add	x0, x0, #0x230
  413688:	b	413e2c <ferror@plt+0x120ac>
  41368c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413690:	add	x0, x0, #0x240
  413694:	b	413e2c <ferror@plt+0x120ac>
  413698:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41369c:	add	x0, x0, #0x250
  4136a0:	b	413e2c <ferror@plt+0x120ac>
  4136a4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4136a8:	add	x0, x0, #0x260
  4136ac:	b	413e2c <ferror@plt+0x120ac>
  4136b0:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4136b4:	add	x0, x0, #0x270
  4136b8:	b	413e2c <ferror@plt+0x120ac>
  4136bc:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4136c0:	add	x0, x0, #0x288
  4136c4:	b	413e2c <ferror@plt+0x120ac>
  4136c8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4136cc:	add	x0, x0, #0x2b0
  4136d0:	b	413e2c <ferror@plt+0x120ac>
  4136d4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4136d8:	add	x0, x0, #0x2d0
  4136dc:	b	413e2c <ferror@plt+0x120ac>
  4136e0:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4136e4:	add	x0, x0, #0x2e0
  4136e8:	b	413e2c <ferror@plt+0x120ac>
  4136ec:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4136f0:	add	x0, x0, #0x308
  4136f4:	b	413e2c <ferror@plt+0x120ac>
  4136f8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4136fc:	add	x0, x0, #0x328
  413700:	b	413e2c <ferror@plt+0x120ac>
  413704:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413708:	add	x0, x0, #0x348
  41370c:	b	413e2c <ferror@plt+0x120ac>
  413710:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413714:	add	x0, x0, #0x360
  413718:	b	413e2c <ferror@plt+0x120ac>
  41371c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413720:	add	x0, x0, #0x388
  413724:	b	413e2c <ferror@plt+0x120ac>
  413728:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41372c:	add	x0, x0, #0x3b8
  413730:	b	413e2c <ferror@plt+0x120ac>
  413734:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413738:	add	x0, x0, #0x3d8
  41373c:	b	413e2c <ferror@plt+0x120ac>
  413740:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413744:	add	x0, x0, #0x3f0
  413748:	b	413e2c <ferror@plt+0x120ac>
  41374c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413750:	add	x0, x0, #0x410
  413754:	b	413e2c <ferror@plt+0x120ac>
  413758:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41375c:	add	x0, x0, #0x430
  413760:	b	413e2c <ferror@plt+0x120ac>
  413764:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413768:	add	x0, x0, #0x450
  41376c:	b	413e2c <ferror@plt+0x120ac>
  413770:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413774:	add	x0, x0, #0x488
  413778:	b	413e2c <ferror@plt+0x120ac>
  41377c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413780:	add	x0, x0, #0x4b8
  413784:	b	413e2c <ferror@plt+0x120ac>
  413788:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41378c:	add	x0, x0, #0x4e0
  413790:	b	413e2c <ferror@plt+0x120ac>
  413794:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413798:	add	x0, x0, #0x508
  41379c:	b	413e2c <ferror@plt+0x120ac>
  4137a0:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4137a4:	add	x0, x0, #0x530
  4137a8:	b	413e2c <ferror@plt+0x120ac>
  4137ac:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4137b0:	add	x0, x0, #0x558
  4137b4:	b	413e2c <ferror@plt+0x120ac>
  4137b8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4137bc:	add	x0, x0, #0x570
  4137c0:	b	413e2c <ferror@plt+0x120ac>
  4137c4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4137c8:	add	x0, x0, #0x5a0
  4137cc:	b	413e2c <ferror@plt+0x120ac>
  4137d0:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4137d4:	add	x0, x0, #0x5b0
  4137d8:	b	413e2c <ferror@plt+0x120ac>
  4137dc:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4137e0:	add	x0, x0, #0x5e0
  4137e4:	b	413e2c <ferror@plt+0x120ac>
  4137e8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4137ec:	add	x0, x0, #0x610
  4137f0:	b	413e2c <ferror@plt+0x120ac>
  4137f4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4137f8:	add	x0, x0, #0x630
  4137fc:	b	413e2c <ferror@plt+0x120ac>
  413800:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413804:	add	x0, x0, #0x658
  413808:	b	413e2c <ferror@plt+0x120ac>
  41380c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413810:	add	x0, x0, #0x688
  413814:	b	413e2c <ferror@plt+0x120ac>
  413818:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41381c:	add	x0, x0, #0x6c0
  413820:	b	413e2c <ferror@plt+0x120ac>
  413824:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413828:	add	x0, x0, #0x6d0
  41382c:	b	413e2c <ferror@plt+0x120ac>
  413830:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413834:	add	x0, x0, #0x6f0
  413838:	b	413e2c <ferror@plt+0x120ac>
  41383c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413840:	add	x0, x0, #0x700
  413844:	b	413e2c <ferror@plt+0x120ac>
  413848:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41384c:	add	x0, x0, #0x708
  413850:	b	413e2c <ferror@plt+0x120ac>
  413854:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413858:	add	x0, x0, #0x710
  41385c:	b	413e2c <ferror@plt+0x120ac>
  413860:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413864:	add	x0, x0, #0x720
  413868:	b	413e2c <ferror@plt+0x120ac>
  41386c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413870:	add	x0, x0, #0x748
  413874:	b	413e2c <ferror@plt+0x120ac>
  413878:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41387c:	add	x0, x0, #0x750
  413880:	b	413e2c <ferror@plt+0x120ac>
  413884:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413888:	add	x0, x0, #0x758
  41388c:	b	413e2c <ferror@plt+0x120ac>
  413890:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413894:	add	x0, x0, #0x768
  413898:	b	413e2c <ferror@plt+0x120ac>
  41389c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4138a0:	add	x0, x0, #0x778
  4138a4:	b	413e2c <ferror@plt+0x120ac>
  4138a8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4138ac:	add	x0, x0, #0x788
  4138b0:	b	413e2c <ferror@plt+0x120ac>
  4138b4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4138b8:	add	x0, x0, #0x7a8
  4138bc:	b	413e2c <ferror@plt+0x120ac>
  4138c0:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4138c4:	add	x0, x0, #0x7c8
  4138c8:	b	413e2c <ferror@plt+0x120ac>
  4138cc:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4138d0:	add	x0, x0, #0x7f8
  4138d4:	b	413e2c <ferror@plt+0x120ac>
  4138d8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4138dc:	add	x0, x0, #0x820
  4138e0:	b	413e2c <ferror@plt+0x120ac>
  4138e4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4138e8:	add	x0, x0, #0x840
  4138ec:	b	413e2c <ferror@plt+0x120ac>
  4138f0:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4138f4:	add	x0, x0, #0x860
  4138f8:	b	413e2c <ferror@plt+0x120ac>
  4138fc:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413900:	add	x0, x0, #0x890
  413904:	b	413e2c <ferror@plt+0x120ac>
  413908:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41390c:	add	x0, x0, #0x8b8
  413910:	b	413e2c <ferror@plt+0x120ac>
  413914:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413918:	add	x0, x0, #0x8c8
  41391c:	b	413e2c <ferror@plt+0x120ac>
  413920:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413924:	add	x0, x0, #0x8f0
  413928:	b	413e2c <ferror@plt+0x120ac>
  41392c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413930:	add	x0, x0, #0x900
  413934:	b	413e2c <ferror@plt+0x120ac>
  413938:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41393c:	add	x0, x0, #0x930
  413940:	b	413e2c <ferror@plt+0x120ac>
  413944:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413948:	add	x0, x0, #0x948
  41394c:	b	413e2c <ferror@plt+0x120ac>
  413950:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413954:	add	x0, x0, #0x970
  413958:	b	413e2c <ferror@plt+0x120ac>
  41395c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413960:	add	x0, x0, #0x990
  413964:	b	413e2c <ferror@plt+0x120ac>
  413968:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41396c:	add	x0, x0, #0x9b0
  413970:	b	413e2c <ferror@plt+0x120ac>
  413974:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413978:	add	x0, x0, #0x9b8
  41397c:	b	413e2c <ferror@plt+0x120ac>
  413980:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413984:	add	x0, x0, #0x9e8
  413988:	b	413e2c <ferror@plt+0x120ac>
  41398c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413990:	add	x0, x0, #0xa20
  413994:	b	413e2c <ferror@plt+0x120ac>
  413998:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  41399c:	add	x0, x0, #0xa30
  4139a0:	b	413e2c <ferror@plt+0x120ac>
  4139a4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4139a8:	add	x0, x0, #0xa60
  4139ac:	b	413e2c <ferror@plt+0x120ac>
  4139b0:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4139b4:	add	x0, x0, #0xa88
  4139b8:	b	413e2c <ferror@plt+0x120ac>
  4139bc:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4139c0:	add	x0, x0, #0xaa8
  4139c4:	b	413e2c <ferror@plt+0x120ac>
  4139c8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4139cc:	add	x0, x0, #0xad0
  4139d0:	b	413e2c <ferror@plt+0x120ac>
  4139d4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4139d8:	add	x0, x0, #0xb08
  4139dc:	b	413e2c <ferror@plt+0x120ac>
  4139e0:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4139e4:	add	x0, x0, #0xb38
  4139e8:	b	413e2c <ferror@plt+0x120ac>
  4139ec:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4139f0:	add	x0, x0, #0xb48
  4139f4:	b	413e2c <ferror@plt+0x120ac>
  4139f8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4139fc:	add	x0, x0, #0xb60
  413a00:	b	413e2c <ferror@plt+0x120ac>
  413a04:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a08:	add	x0, x0, #0xb88
  413a0c:	b	413e2c <ferror@plt+0x120ac>
  413a10:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a14:	add	x0, x0, #0xbb0
  413a18:	b	413e2c <ferror@plt+0x120ac>
  413a1c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a20:	add	x0, x0, #0xbc0
  413a24:	b	413e2c <ferror@plt+0x120ac>
  413a28:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a2c:	add	x0, x0, #0xbf0
  413a30:	b	413e2c <ferror@plt+0x120ac>
  413a34:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a38:	add	x0, x0, #0xc18
  413a3c:	b	413e2c <ferror@plt+0x120ac>
  413a40:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a44:	add	x0, x0, #0xc28
  413a48:	b	413e2c <ferror@plt+0x120ac>
  413a4c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a50:	add	x0, x0, #0xc40
  413a54:	b	413e2c <ferror@plt+0x120ac>
  413a58:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a5c:	add	x0, x0, #0xc70
  413a60:	b	413e2c <ferror@plt+0x120ac>
  413a64:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a68:	add	x0, x0, #0xca0
  413a6c:	b	413e2c <ferror@plt+0x120ac>
  413a70:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a74:	add	x0, x0, #0xcc8
  413a78:	b	413e2c <ferror@plt+0x120ac>
  413a7c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a80:	add	x0, x0, #0xce0
  413a84:	b	413e2c <ferror@plt+0x120ac>
  413a88:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a8c:	add	x0, x0, #0xd18
  413a90:	b	413e2c <ferror@plt+0x120ac>
  413a94:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413a98:	add	x0, x0, #0xd38
  413a9c:	b	413e2c <ferror@plt+0x120ac>
  413aa0:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413aa4:	add	x0, x0, #0xd60
  413aa8:	b	413e2c <ferror@plt+0x120ac>
  413aac:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413ab0:	add	x0, x0, #0xd90
  413ab4:	b	413e2c <ferror@plt+0x120ac>
  413ab8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413abc:	add	x0, x0, #0xda8
  413ac0:	b	413e2c <ferror@plt+0x120ac>
  413ac4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413ac8:	add	x0, x0, #0xdc0
  413acc:	b	413e2c <ferror@plt+0x120ac>
  413ad0:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413ad4:	add	x0, x0, #0xde8
  413ad8:	b	413e2c <ferror@plt+0x120ac>
  413adc:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413ae0:	add	x0, x0, #0xe30
  413ae4:	b	413e2c <ferror@plt+0x120ac>
  413ae8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413aec:	add	x0, x0, #0xe50
  413af0:	b	413e2c <ferror@plt+0x120ac>
  413af4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413af8:	add	x0, x0, #0xe88
  413afc:	b	413e2c <ferror@plt+0x120ac>
  413b00:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413b04:	add	x0, x0, #0xeb8
  413b08:	b	413e2c <ferror@plt+0x120ac>
  413b0c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413b10:	add	x0, x0, #0xee8
  413b14:	b	413e2c <ferror@plt+0x120ac>
  413b18:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413b1c:	add	x0, x0, #0xf10
  413b20:	b	413e2c <ferror@plt+0x120ac>
  413b24:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413b28:	add	x0, x0, #0xf20
  413b2c:	b	413e2c <ferror@plt+0x120ac>
  413b30:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413b34:	add	x0, x0, #0xf58
  413b38:	b	413e2c <ferror@plt+0x120ac>
  413b3c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413b40:	add	x0, x0, #0xf90
  413b44:	b	413e2c <ferror@plt+0x120ac>
  413b48:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413b4c:	add	x0, x0, #0xfb0
  413b50:	b	413e2c <ferror@plt+0x120ac>
  413b54:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413b58:	add	x0, x0, #0xfc8
  413b5c:	b	413e2c <ferror@plt+0x120ac>
  413b60:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  413b64:	add	x0, x0, #0xff0
  413b68:	b	413e2c <ferror@plt+0x120ac>
  413b6c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413b70:	add	x0, x0, #0x18
  413b74:	b	413e2c <ferror@plt+0x120ac>
  413b78:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413b7c:	add	x0, x0, #0x28
  413b80:	b	413e2c <ferror@plt+0x120ac>
  413b84:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413b88:	add	x0, x0, #0x38
  413b8c:	b	413e2c <ferror@plt+0x120ac>
  413b90:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413b94:	add	x0, x0, #0x50
  413b98:	b	413e2c <ferror@plt+0x120ac>
  413b9c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413ba0:	add	x0, x0, #0x58
  413ba4:	b	413e2c <ferror@plt+0x120ac>
  413ba8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413bac:	add	x0, x0, #0x68
  413bb0:	b	413e2c <ferror@plt+0x120ac>
  413bb4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413bb8:	add	x0, x0, #0x90
  413bbc:	b	413e2c <ferror@plt+0x120ac>
  413bc0:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413bc4:	add	x0, x0, #0xc0
  413bc8:	b	413e2c <ferror@plt+0x120ac>
  413bcc:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413bd0:	add	x0, x0, #0xf0
  413bd4:	b	413e2c <ferror@plt+0x120ac>
  413bd8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413bdc:	add	x0, x0, #0x120
  413be0:	b	413e2c <ferror@plt+0x120ac>
  413be4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413be8:	add	x0, x0, #0x140
  413bec:	b	413e2c <ferror@plt+0x120ac>
  413bf0:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413bf4:	add	x0, x0, #0x170
  413bf8:	b	413e2c <ferror@plt+0x120ac>
  413bfc:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c00:	add	x0, x0, #0x190
  413c04:	b	413e2c <ferror@plt+0x120ac>
  413c08:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c0c:	add	x0, x0, #0x1c8
  413c10:	b	413e2c <ferror@plt+0x120ac>
  413c14:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c18:	add	x0, x0, #0x200
  413c1c:	b	413e2c <ferror@plt+0x120ac>
  413c20:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c24:	add	x0, x0, #0x208
  413c28:	b	413e2c <ferror@plt+0x120ac>
  413c2c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c30:	add	x0, x0, #0x230
  413c34:	b	413e2c <ferror@plt+0x120ac>
  413c38:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c3c:	add	x0, x0, #0x240
  413c40:	b	413e2c <ferror@plt+0x120ac>
  413c44:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c48:	add	x0, x0, #0x260
  413c4c:	b	413e2c <ferror@plt+0x120ac>
  413c50:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c54:	add	x0, x0, #0x270
  413c58:	b	413e2c <ferror@plt+0x120ac>
  413c5c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c60:	add	x0, x0, #0x2a8
  413c64:	b	413e2c <ferror@plt+0x120ac>
  413c68:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c6c:	add	x0, x0, #0x2c8
  413c70:	b	413e2c <ferror@plt+0x120ac>
  413c74:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c78:	add	x0, x0, #0x2e8
  413c7c:	b	413e2c <ferror@plt+0x120ac>
  413c80:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c84:	add	x0, x0, #0x308
  413c88:	b	413e2c <ferror@plt+0x120ac>
  413c8c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c90:	add	x0, x0, #0x328
  413c94:	b	413e2c <ferror@plt+0x120ac>
  413c98:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413c9c:	add	x0, x0, #0x348
  413ca0:	b	413e2c <ferror@plt+0x120ac>
  413ca4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413ca8:	add	x0, x0, #0x368
  413cac:	b	413e2c <ferror@plt+0x120ac>
  413cb0:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413cb4:	add	x0, x0, #0x388
  413cb8:	b	413e2c <ferror@plt+0x120ac>
  413cbc:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413cc0:	add	x0, x0, #0x3a8
  413cc4:	b	413e2c <ferror@plt+0x120ac>
  413cc8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413ccc:	add	x0, x0, #0x3c0
  413cd0:	b	413e2c <ferror@plt+0x120ac>
  413cd4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413cd8:	add	x0, x0, #0x3e0
  413cdc:	b	413e2c <ferror@plt+0x120ac>
  413ce0:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413ce4:	add	x0, x0, #0x408
  413ce8:	b	413e2c <ferror@plt+0x120ac>
  413cec:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413cf0:	add	x0, x0, #0x428
  413cf4:	b	413e2c <ferror@plt+0x120ac>
  413cf8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413cfc:	add	x0, x0, #0x448
  413d00:	b	413e2c <ferror@plt+0x120ac>
  413d04:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d08:	add	x0, x0, #0x468
  413d0c:	b	413e2c <ferror@plt+0x120ac>
  413d10:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d14:	add	x0, x0, #0x478
  413d18:	b	413e2c <ferror@plt+0x120ac>
  413d1c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d20:	add	x0, x0, #0x498
  413d24:	b	413e2c <ferror@plt+0x120ac>
  413d28:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d2c:	add	x0, x0, #0x4a8
  413d30:	b	413e2c <ferror@plt+0x120ac>
  413d34:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d38:	add	x0, x0, #0x4b0
  413d3c:	b	413e2c <ferror@plt+0x120ac>
  413d40:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d44:	add	x0, x0, #0x4b8
  413d48:	b	413e2c <ferror@plt+0x120ac>
  413d4c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d50:	add	x0, x0, #0x4c0
  413d54:	b	413e2c <ferror@plt+0x120ac>
  413d58:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d5c:	add	x0, x0, #0x4d8
  413d60:	b	413e2c <ferror@plt+0x120ac>
  413d64:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d68:	add	x0, x0, #0x4e8
  413d6c:	b	413e2c <ferror@plt+0x120ac>
  413d70:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d74:	add	x0, x0, #0x508
  413d78:	b	413e2c <ferror@plt+0x120ac>
  413d7c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d80:	add	x0, x0, #0x528
  413d84:	b	413e2c <ferror@plt+0x120ac>
  413d88:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d8c:	add	x0, x0, #0x530
  413d90:	b	413e2c <ferror@plt+0x120ac>
  413d94:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413d98:	add	x0, x0, #0x540
  413d9c:	b	413e2c <ferror@plt+0x120ac>
  413da0:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413da4:	add	x0, x0, #0x548
  413da8:	b	413e2c <ferror@plt+0x120ac>
  413dac:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413db0:	add	x0, x0, #0x568
  413db4:	b	413e2c <ferror@plt+0x120ac>
  413db8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413dbc:	add	x0, x0, #0x578
  413dc0:	b	413e2c <ferror@plt+0x120ac>
  413dc4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413dc8:	add	x0, x0, #0x588
  413dcc:	b	413e2c <ferror@plt+0x120ac>
  413dd0:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413dd4:	add	x0, x0, #0x5a8
  413dd8:	b	413e2c <ferror@plt+0x120ac>
  413ddc:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413de0:	add	x0, x0, #0x5c0
  413de4:	b	413e2c <ferror@plt+0x120ac>
  413de8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413dec:	add	x0, x0, #0x5d0
  413df0:	b	413e2c <ferror@plt+0x120ac>
  413df4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413df8:	add	x0, x0, #0x5e0
  413dfc:	b	413e2c <ferror@plt+0x120ac>
  413e00:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413e04:	add	x0, x0, #0x5e8
  413e08:	bl	401d40 <gettext@plt>
  413e0c:	ldr	w3, [sp, #28]
  413e10:	mov	x2, x0
  413e14:	mov	x1, #0x40                  	// #64
  413e18:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  413e1c:	add	x0, x0, #0x48
  413e20:	bl	401a20 <snprintf@plt>
  413e24:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  413e28:	add	x0, x0, #0x48
  413e2c:	ldp	x29, x30, [sp], #32
  413e30:	ret
  413e34:	stp	x29, x30, [sp, #-32]!
  413e38:	mov	x29, sp
  413e3c:	str	w0, [sp, #28]
  413e40:	str	w1, [sp, #24]
  413e44:	str	x2, [sp, #16]
  413e48:	ldr	w0, [sp, #28]
  413e4c:	and	w0, w0, #0xff
  413e50:	cmp	w0, #0x6
  413e54:	b.eq	413ec8 <ferror@plt+0x12148>  // b.none
  413e58:	cmp	w0, #0x6
  413e5c:	b.hi	413f98 <ferror@plt+0x12218>  // b.pmore
  413e60:	cmp	w0, #0x5
  413e64:	b.eq	413e94 <ferror@plt+0x12114>  // b.none
  413e68:	cmp	w0, #0x5
  413e6c:	b.hi	413f98 <ferror@plt+0x12218>  // b.pmore
  413e70:	cmp	w0, #0x4
  413e74:	b.eq	413f30 <ferror@plt+0x121b0>  // b.none
  413e78:	cmp	w0, #0x4
  413e7c:	b.hi	413f98 <ferror@plt+0x12218>  // b.pmore
  413e80:	cmp	w0, #0x2
  413e84:	b.eq	413efc <ferror@plt+0x1217c>  // b.none
  413e88:	cmp	w0, #0x3
  413e8c:	b.eq	413f64 <ferror@plt+0x121e4>  // b.none
  413e90:	b	413f98 <ferror@plt+0x12218>
  413e94:	ldr	x0, [sp, #16]
  413e98:	bl	401940 <strlen@plt>
  413e9c:	mov	x1, x0
  413ea0:	ldr	x0, [sp, #16]
  413ea4:	add	x2, x0, x1
  413ea8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413eac:	add	x1, x0, #0x9f0
  413eb0:	mov	x0, x2
  413eb4:	ldr	x2, [x1]
  413eb8:	str	x2, [x0]
  413ebc:	ldrb	w1, [x1, #8]
  413ec0:	strb	w1, [x0, #8]
  413ec4:	b	414010 <ferror@plt+0x12290>
  413ec8:	ldr	x0, [sp, #16]
  413ecc:	bl	401940 <strlen@plt>
  413ed0:	mov	x1, x0
  413ed4:	ldr	x0, [sp, #16]
  413ed8:	add	x2, x0, x1
  413edc:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413ee0:	add	x1, x0, #0xa00
  413ee4:	mov	x0, x2
  413ee8:	ldr	x2, [x1]
  413eec:	str	x2, [x0]
  413ef0:	ldrb	w1, [x1, #8]
  413ef4:	strb	w1, [x0, #8]
  413ef8:	b	414010 <ferror@plt+0x12290>
  413efc:	ldr	x0, [sp, #16]
  413f00:	bl	401940 <strlen@plt>
  413f04:	mov	x1, x0
  413f08:	ldr	x0, [sp, #16]
  413f0c:	add	x2, x0, x1
  413f10:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413f14:	add	x1, x0, #0xa10
  413f18:	mov	x0, x2
  413f1c:	ldr	x2, [x1]
  413f20:	str	x2, [x0]
  413f24:	ldrb	w1, [x1, #8]
  413f28:	strb	w1, [x0, #8]
  413f2c:	b	414010 <ferror@plt+0x12290>
  413f30:	ldr	x0, [sp, #16]
  413f34:	bl	401940 <strlen@plt>
  413f38:	mov	x1, x0
  413f3c:	ldr	x0, [sp, #16]
  413f40:	add	x2, x0, x1
  413f44:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413f48:	add	x1, x0, #0xa20
  413f4c:	mov	x0, x2
  413f50:	ldr	x2, [x1]
  413f54:	str	x2, [x0]
  413f58:	ldrb	w1, [x1, #8]
  413f5c:	strb	w1, [x0, #8]
  413f60:	b	414010 <ferror@plt+0x12290>
  413f64:	ldr	x0, [sp, #16]
  413f68:	bl	401940 <strlen@plt>
  413f6c:	mov	x1, x0
  413f70:	ldr	x0, [sp, #16]
  413f74:	add	x2, x0, x1
  413f78:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413f7c:	add	x1, x0, #0xa30
  413f80:	mov	x0, x2
  413f84:	ldr	x2, [x1]
  413f88:	str	x2, [x0]
  413f8c:	ldrb	w1, [x1, #8]
  413f90:	strb	w1, [x0, #8]
  413f94:	b	414010 <ferror@plt+0x12290>
  413f98:	ldr	w0, [sp, #24]
  413f9c:	cmp	w0, #0x5d
  413fa0:	b.ne	413fdc <ferror@plt+0x1225c>  // b.any
  413fa4:	ldr	x0, [sp, #16]
  413fa8:	bl	401940 <strlen@plt>
  413fac:	mov	x1, x0
  413fb0:	ldr	x0, [sp, #16]
  413fb4:	add	x1, x0, x1
  413fb8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413fbc:	add	x0, x0, #0xa40
  413fc0:	mov	x2, x1
  413fc4:	mov	x3, x0
  413fc8:	ldp	x0, x1, [x3]
  413fcc:	stp	x0, x1, [x2]
  413fd0:	ldr	w0, [x3, #16]
  413fd4:	str	w0, [x2, #16]
  413fd8:	b	41400c <ferror@plt+0x1228c>
  413fdc:	ldr	x0, [sp, #16]
  413fe0:	bl	401940 <strlen@plt>
  413fe4:	mov	x1, x0
  413fe8:	ldr	x0, [sp, #16]
  413fec:	add	x2, x0, x1
  413ff0:	adrp	x0, 490000 <warn@@Base+0x2102c>
  413ff4:	add	x1, x0, #0xa58
  413ff8:	mov	x0, x2
  413ffc:	ldr	x2, [x1]
  414000:	str	x2, [x0]
  414004:	ldur	x1, [x1, #6]
  414008:	stur	x1, [x0, #6]
  41400c:	nop
  414010:	ldr	w0, [sp, #28]
  414014:	and	w0, w0, #0xf00
  414018:	cmp	w0, #0x400
  41401c:	b.eq	4140f0 <ferror@plt+0x12370>  // b.none
  414020:	cmp	w0, #0x400
  414024:	b.hi	414124 <ferror@plt+0x123a4>  // b.pmore
  414028:	cmp	w0, #0x300
  41402c:	b.eq	4140b4 <ferror@plt+0x12334>  // b.none
  414030:	cmp	w0, #0x300
  414034:	b.hi	414124 <ferror@plt+0x123a4>  // b.pmore
  414038:	cmp	w0, #0x0
  41403c:	b.eq	41404c <ferror@plt+0x122cc>  // b.none
  414040:	cmp	w0, #0x200
  414044:	b.eq	414080 <ferror@plt+0x12300>  // b.none
  414048:	b	414124 <ferror@plt+0x123a4>
  41404c:	ldr	x0, [sp, #16]
  414050:	bl	401940 <strlen@plt>
  414054:	mov	x1, x0
  414058:	ldr	x0, [sp, #16]
  41405c:	add	x2, x0, x1
  414060:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414064:	add	x1, x0, #0xa68
  414068:	mov	x0, x2
  41406c:	ldr	x2, [x1]
  414070:	str	x2, [x0]
  414074:	ldur	x1, [x1, #7]
  414078:	stur	x1, [x0, #7]
  41407c:	b	414160 <ferror@plt+0x123e0>
  414080:	ldr	x0, [sp, #16]
  414084:	bl	401940 <strlen@plt>
  414088:	mov	x1, x0
  41408c:	ldr	x0, [sp, #16]
  414090:	add	x2, x0, x1
  414094:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414098:	add	x1, x0, #0xa78
  41409c:	mov	x0, x2
  4140a0:	ldr	x2, [x1]
  4140a4:	str	x2, [x0]
  4140a8:	ldur	w1, [x1, #7]
  4140ac:	stur	w1, [x0, #7]
  4140b0:	b	414160 <ferror@plt+0x123e0>
  4140b4:	ldr	x0, [sp, #16]
  4140b8:	bl	401940 <strlen@plt>
  4140bc:	mov	x1, x0
  4140c0:	ldr	x0, [sp, #16]
  4140c4:	add	x2, x0, x1
  4140c8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  4140cc:	add	x1, x0, #0xa88
  4140d0:	mov	x0, x2
  4140d4:	ldp	x2, x3, [x1]
  4140d8:	stp	x2, x3, [x0]
  4140dc:	ldr	x2, [x1, #16]
  4140e0:	str	x2, [x0, #16]
  4140e4:	ldr	w1, [x1, #24]
  4140e8:	str	w1, [x0, #24]
  4140ec:	b	414160 <ferror@plt+0x123e0>
  4140f0:	ldr	x0, [sp, #16]
  4140f4:	bl	401940 <strlen@plt>
  4140f8:	mov	x1, x0
  4140fc:	ldr	x0, [sp, #16]
  414100:	add	x2, x0, x1
  414104:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414108:	add	x1, x0, #0xaa8
  41410c:	mov	x0, x2
  414110:	ldr	x2, [x1]
  414114:	str	x2, [x0]
  414118:	ldrb	w1, [x1, #8]
  41411c:	strb	w1, [x0, #8]
  414120:	b	414160 <ferror@plt+0x123e0>
  414124:	ldr	x0, [sp, #16]
  414128:	bl	401940 <strlen@plt>
  41412c:	mov	x1, x0
  414130:	ldr	x0, [sp, #16]
  414134:	add	x2, x0, x1
  414138:	adrp	x0, 490000 <warn@@Base+0x2102c>
  41413c:	add	x1, x0, #0xab8
  414140:	mov	x0, x2
  414144:	ldp	x2, x3, [x1]
  414148:	stp	x2, x3, [x0]
  41414c:	ldr	x2, [x1, #16]
  414150:	str	x2, [x0, #16]
  414154:	ldur	x1, [x1, #22]
  414158:	stur	x1, [x0, #22]
  41415c:	nop
  414160:	nop
  414164:	ldp	x29, x30, [sp], #32
  414168:	ret
  41416c:	stp	x29, x30, [sp, #-64]!
  414170:	mov	x29, sp
  414174:	str	w0, [sp, #28]
  414178:	str	x1, [sp, #16]
  41417c:	str	wzr, [sp, #60]
  414180:	ldr	w0, [sp, #28]
  414184:	and	w0, w0, #0xff000000
  414188:	str	w0, [sp, #56]
  41418c:	ldr	w0, [sp, #28]
  414190:	and	w0, w0, #0xffffff
  414194:	str	w0, [sp, #28]
  414198:	ldr	w0, [sp, #28]
  41419c:	and	w0, w0, #0x1
  4141a0:	cmp	w0, #0x0
  4141a4:	b.eq	4141ec <ferror@plt+0x1246c>  // b.none
  4141a8:	ldr	x0, [sp, #16]
  4141ac:	bl	401940 <strlen@plt>
  4141b0:	mov	x1, x0
  4141b4:	ldr	x0, [sp, #16]
  4141b8:	add	x2, x0, x1
  4141bc:	adrp	x0, 490000 <warn@@Base+0x2102c>
  4141c0:	add	x1, x0, #0xad8
  4141c4:	mov	x0, x2
  4141c8:	ldp	x2, x3, [x1]
  4141cc:	stp	x2, x3, [x0]
  4141d0:	ldr	x2, [x1, #16]
  4141d4:	str	x2, [x0, #16]
  4141d8:	ldrb	w1, [x1, #24]
  4141dc:	strb	w1, [x0, #24]
  4141e0:	ldr	w0, [sp, #28]
  4141e4:	and	w0, w0, #0xfffffffe
  4141e8:	str	w0, [sp, #28]
  4141ec:	ldr	w0, [sp, #28]
  4141f0:	and	w0, w0, #0x20
  4141f4:	cmp	w0, #0x0
  4141f8:	b.eq	414244 <ferror@plt+0x124c4>  // b.none
  4141fc:	ldr	x0, [sp, #16]
  414200:	bl	401940 <strlen@plt>
  414204:	mov	x1, x0
  414208:	ldr	x0, [sp, #16]
  41420c:	add	x1, x0, x1
  414210:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414214:	add	x0, x0, #0xaf8
  414218:	mov	x2, x1
  41421c:	mov	x3, x0
  414220:	ldp	x0, x1, [x3]
  414224:	stp	x0, x1, [x2]
  414228:	add	x1, x3, #0xf
  41422c:	add	x0, x2, #0xf
  414230:	ldr	x1, [x1]
  414234:	str	x1, [x0]
  414238:	ldr	w0, [sp, #28]
  41423c:	and	w0, w0, #0xffffffdf
  414240:	str	w0, [sp, #28]
  414244:	ldr	w1, [sp, #56]
  414248:	mov	w0, #0x5000000             	// #83886080
  41424c:	cmp	w1, w0
  414250:	b.eq	414658 <ferror@plt+0x128d8>  // b.none
  414254:	ldr	w1, [sp, #56]
  414258:	mov	w0, #0x5000000             	// #83886080
  41425c:	cmp	w1, w0
  414260:	b.hi	4142e0 <ferror@plt+0x12560>  // b.pmore
  414264:	ldr	w1, [sp, #56]
  414268:	mov	w0, #0x4000000             	// #67108864
  41426c:	cmp	w1, w0
  414270:	b.eq	41456c <ferror@plt+0x127ec>  // b.none
  414274:	ldr	w1, [sp, #56]
  414278:	mov	w0, #0x4000000             	// #67108864
  41427c:	cmp	w1, w0
  414280:	b.hi	4142e0 <ferror@plt+0x12560>  // b.pmore
  414284:	ldr	w1, [sp, #56]
  414288:	mov	w0, #0x3000000             	// #50331648
  41428c:	cmp	w1, w0
  414290:	b.eq	414544 <ferror@plt+0x127c4>  // b.none
  414294:	ldr	w1, [sp, #56]
  414298:	mov	w0, #0x3000000             	// #50331648
  41429c:	cmp	w1, w0
  4142a0:	b.hi	4142e0 <ferror@plt+0x12560>  // b.pmore
  4142a4:	ldr	w1, [sp, #56]
  4142a8:	mov	w0, #0x2000000             	// #33554432
  4142ac:	cmp	w1, w0
  4142b0:	b.eq	4143ec <ferror@plt+0x1266c>  // b.none
  4142b4:	ldr	w1, [sp, #56]
  4142b8:	mov	w0, #0x2000000             	// #33554432
  4142bc:	cmp	w1, w0
  4142c0:	b.hi	4142e0 <ferror@plt+0x12560>  // b.pmore
  4142c4:	ldr	w0, [sp, #56]
  4142c8:	cmp	w0, #0x0
  4142cc:	b.eq	4147e8 <ferror@plt+0x12a68>  // b.none
  4142d0:	ldr	w1, [sp, #56]
  4142d4:	mov	w0, #0x1000000             	// #16777216
  4142d8:	cmp	w1, w0
  4142dc:	b.eq	414334 <ferror@plt+0x125b4>  // b.none
  4142e0:	ldr	x0, [sp, #16]
  4142e4:	bl	401940 <strlen@plt>
  4142e8:	mov	x1, x0
  4142ec:	ldr	x0, [sp, #16]
  4142f0:	add	x1, x0, x1
  4142f4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  4142f8:	add	x0, x0, #0xb10
  4142fc:	mov	x2, x1
  414300:	mov	x3, x0
  414304:	ldp	x0, x1, [x3]
  414308:	stp	x0, x1, [x2]
  41430c:	add	x1, x3, #0xe
  414310:	add	x0, x2, #0xe
  414314:	ldr	x1, [x1]
  414318:	str	x1, [x0]
  41431c:	ldr	w0, [sp, #28]
  414320:	cmp	w0, #0x0
  414324:	b.eq	414b68 <ferror@plt+0x12de8>  // b.none
  414328:	mov	w0, #0x1                   	// #1
  41432c:	str	w0, [sp, #60]
  414330:	b	414b68 <ferror@plt+0x12de8>
  414334:	ldr	x0, [sp, #16]
  414338:	bl	401940 <strlen@plt>
  41433c:	mov	x1, x0
  414340:	ldr	x0, [sp, #16]
  414344:	add	x2, x0, x1
  414348:	adrp	x0, 490000 <warn@@Base+0x2102c>
  41434c:	add	x0, x0, #0xb28
  414350:	ldp	x0, x1, [x0]
  414354:	stp	x0, x1, [x2]
  414358:	b	4143dc <ferror@plt+0x1265c>
  41435c:	ldr	w0, [sp, #28]
  414360:	neg	w0, w0
  414364:	ldr	w1, [sp, #28]
  414368:	and	w0, w1, w0
  41436c:	str	w0, [sp, #40]
  414370:	ldr	w0, [sp, #40]
  414374:	mvn	w0, w0
  414378:	ldr	w1, [sp, #28]
  41437c:	and	w0, w1, w0
  414380:	str	w0, [sp, #28]
  414384:	ldr	w0, [sp, #40]
  414388:	cmp	w0, #0x4
  41438c:	b.ne	4143d0 <ferror@plt+0x12650>  // b.any
  414390:	ldr	x0, [sp, #16]
  414394:	bl	401940 <strlen@plt>
  414398:	mov	x1, x0
  41439c:	ldr	x0, [sp, #16]
  4143a0:	add	x1, x0, x1
  4143a4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  4143a8:	add	x0, x0, #0xb38
  4143ac:	mov	x2, x1
  4143b0:	mov	x3, x0
  4143b4:	ldp	x0, x1, [x3]
  4143b8:	stp	x0, x1, [x2]
  4143bc:	add	x1, x3, #0xf
  4143c0:	add	x0, x2, #0xf
  4143c4:	ldr	x1, [x1]
  4143c8:	str	x1, [x0]
  4143cc:	b	4143dc <ferror@plt+0x1265c>
  4143d0:	mov	w0, #0x1                   	// #1
  4143d4:	str	w0, [sp, #60]
  4143d8:	nop
  4143dc:	ldr	w0, [sp, #28]
  4143e0:	cmp	w0, #0x0
  4143e4:	b.ne	41435c <ferror@plt+0x125dc>  // b.any
  4143e8:	b	414b6c <ferror@plt+0x12dec>
  4143ec:	ldr	x0, [sp, #16]
  4143f0:	bl	401940 <strlen@plt>
  4143f4:	mov	x1, x0
  4143f8:	ldr	x0, [sp, #16]
  4143fc:	add	x2, x0, x1
  414400:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414404:	add	x0, x0, #0xb50
  414408:	ldp	x0, x1, [x0]
  41440c:	stp	x0, x1, [x2]
  414410:	b	414534 <ferror@plt+0x127b4>
  414414:	ldr	w0, [sp, #28]
  414418:	neg	w0, w0
  41441c:	ldr	w1, [sp, #28]
  414420:	and	w0, w1, w0
  414424:	str	w0, [sp, #44]
  414428:	ldr	w0, [sp, #44]
  41442c:	mvn	w0, w0
  414430:	ldr	w1, [sp, #28]
  414434:	and	w0, w1, w0
  414438:	str	w0, [sp, #28]
  41443c:	ldr	w0, [sp, #44]
  414440:	cmp	w0, #0x10
  414444:	b.eq	4144ec <ferror@plt+0x1276c>  // b.none
  414448:	ldr	w0, [sp, #44]
  41444c:	cmp	w0, #0x10
  414450:	b.hi	414528 <ferror@plt+0x127a8>  // b.pmore
  414454:	ldr	w0, [sp, #44]
  414458:	cmp	w0, #0x4
  41445c:	b.eq	414470 <ferror@plt+0x126f0>  // b.none
  414460:	ldr	w0, [sp, #44]
  414464:	cmp	w0, #0x8
  414468:	b.eq	4144b0 <ferror@plt+0x12730>  // b.none
  41446c:	b	414528 <ferror@plt+0x127a8>
  414470:	ldr	x0, [sp, #16]
  414474:	bl	401940 <strlen@plt>
  414478:	mov	x1, x0
  41447c:	ldr	x0, [sp, #16]
  414480:	add	x1, x0, x1
  414484:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414488:	add	x0, x0, #0xb38
  41448c:	mov	x2, x1
  414490:	mov	x3, x0
  414494:	ldp	x0, x1, [x3]
  414498:	stp	x0, x1, [x2]
  41449c:	add	x1, x3, #0xf
  4144a0:	add	x0, x2, #0xf
  4144a4:	ldr	x1, [x1]
  4144a8:	str	x1, [x0]
  4144ac:	b	414534 <ferror@plt+0x127b4>
  4144b0:	ldr	x0, [sp, #16]
  4144b4:	bl	401940 <strlen@plt>
  4144b8:	mov	x1, x0
  4144bc:	ldr	x0, [sp, #16]
  4144c0:	add	x2, x0, x1
  4144c4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  4144c8:	add	x1, x0, #0xb60
  4144cc:	mov	x0, x2
  4144d0:	ldp	x2, x3, [x1]
  4144d4:	stp	x2, x3, [x0]
  4144d8:	ldp	x2, x3, [x1, #16]
  4144dc:	stp	x2, x3, [x0, #16]
  4144e0:	ldr	w1, [x1, #32]
  4144e4:	str	w1, [x0, #32]
  4144e8:	b	414534 <ferror@plt+0x127b4>
  4144ec:	ldr	x0, [sp, #16]
  4144f0:	bl	401940 <strlen@plt>
  4144f4:	mov	x1, x0
  4144f8:	ldr	x0, [sp, #16]
  4144fc:	add	x2, x0, x1
  414500:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414504:	add	x1, x0, #0xb88
  414508:	mov	x0, x2
  41450c:	ldp	x2, x3, [x1]
  414510:	stp	x2, x3, [x0]
  414514:	ldp	x2, x3, [x1, #16]
  414518:	stp	x2, x3, [x0, #16]
  41451c:	ldrb	w1, [x1, #32]
  414520:	strb	w1, [x0, #32]
  414524:	b	414534 <ferror@plt+0x127b4>
  414528:	mov	w0, #0x1                   	// #1
  41452c:	str	w0, [sp, #60]
  414530:	nop
  414534:	ldr	w0, [sp, #28]
  414538:	cmp	w0, #0x0
  41453c:	b.ne	414414 <ferror@plt+0x12694>  // b.any
  414540:	b	414b6c <ferror@plt+0x12dec>
  414544:	ldr	x0, [sp, #16]
  414548:	bl	401940 <strlen@plt>
  41454c:	mov	x1, x0
  414550:	ldr	x0, [sp, #16]
  414554:	add	x2, x0, x1
  414558:	adrp	x0, 490000 <warn@@Base+0x2102c>
  41455c:	add	x0, x0, #0xbb0
  414560:	ldp	x0, x1, [x0]
  414564:	stp	x0, x1, [x2]
  414568:	b	414b6c <ferror@plt+0x12dec>
  41456c:	ldr	x0, [sp, #16]
  414570:	bl	401940 <strlen@plt>
  414574:	mov	x1, x0
  414578:	ldr	x0, [sp, #16]
  41457c:	add	x2, x0, x1
  414580:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414584:	add	x0, x0, #0xbc0
  414588:	ldp	x0, x1, [x0]
  41458c:	stp	x0, x1, [x2]
  414590:	b	414648 <ferror@plt+0x128c8>
  414594:	ldr	w0, [sp, #28]
  414598:	neg	w0, w0
  41459c:	ldr	w1, [sp, #28]
  4145a0:	and	w0, w1, w0
  4145a4:	str	w0, [sp, #48]
  4145a8:	ldr	w0, [sp, #48]
  4145ac:	mvn	w0, w0
  4145b0:	ldr	w1, [sp, #28]
  4145b4:	and	w0, w1, w0
  4145b8:	str	w0, [sp, #28]
  4145bc:	ldr	w0, [sp, #48]
  4145c0:	cmp	w0, #0x400, lsl #12
  4145c4:	b.eq	414608 <ferror@plt+0x12888>  // b.none
  4145c8:	ldr	w0, [sp, #48]
  4145cc:	cmp	w0, #0x800, lsl #12
  4145d0:	b.ne	41463c <ferror@plt+0x128bc>  // b.any
  4145d4:	ldr	x0, [sp, #16]
  4145d8:	bl	401940 <strlen@plt>
  4145dc:	mov	x1, x0
  4145e0:	ldr	x0, [sp, #16]
  4145e4:	add	x2, x0, x1
  4145e8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  4145ec:	add	x1, x0, #0xbd0
  4145f0:	mov	x0, x2
  4145f4:	ldr	w2, [x1]
  4145f8:	str	w2, [x0]
  4145fc:	ldrh	w1, [x1, #4]
  414600:	strh	w1, [x0, #4]
  414604:	b	414648 <ferror@plt+0x128c8>
  414608:	ldr	x0, [sp, #16]
  41460c:	bl	401940 <strlen@plt>
  414610:	mov	x1, x0
  414614:	ldr	x0, [sp, #16]
  414618:	add	x2, x0, x1
  41461c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414620:	add	x1, x0, #0xbd8
  414624:	mov	x0, x2
  414628:	ldr	w2, [x1]
  41462c:	str	w2, [x0]
  414630:	ldrh	w1, [x1, #4]
  414634:	strh	w1, [x0, #4]
  414638:	b	414648 <ferror@plt+0x128c8>
  41463c:	mov	w0, #0x1                   	// #1
  414640:	str	w0, [sp, #60]
  414644:	nop
  414648:	ldr	w0, [sp, #28]
  41464c:	cmp	w0, #0x0
  414650:	b.ne	414594 <ferror@plt+0x12814>  // b.any
  414654:	b	414b6c <ferror@plt+0x12dec>
  414658:	ldr	x0, [sp, #16]
  41465c:	bl	401940 <strlen@plt>
  414660:	mov	x1, x0
  414664:	ldr	x0, [sp, #16]
  414668:	add	x2, x0, x1
  41466c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414670:	add	x0, x0, #0xbe0
  414674:	ldp	x0, x1, [x0]
  414678:	stp	x0, x1, [x2]
  41467c:	b	4147d8 <ferror@plt+0x12a58>
  414680:	ldr	w0, [sp, #28]
  414684:	neg	w0, w0
  414688:	ldr	w1, [sp, #28]
  41468c:	and	w0, w1, w0
  414690:	str	w0, [sp, #52]
  414694:	ldr	w0, [sp, #52]
  414698:	mvn	w0, w0
  41469c:	ldr	w1, [sp, #28]
  4146a0:	and	w0, w1, w0
  4146a4:	str	w0, [sp, #28]
  4146a8:	ldr	w0, [sp, #52]
  4146ac:	cmp	w0, #0x800, lsl #12
  4146b0:	b.eq	4146f4 <ferror@plt+0x12974>  // b.none
  4146b4:	ldr	w0, [sp, #52]
  4146b8:	cmp	w0, #0x800, lsl #12
  4146bc:	b.hi	4147cc <ferror@plt+0x12a4c>  // b.pmore
  4146c0:	ldr	w0, [sp, #52]
  4146c4:	cmp	w0, #0x400, lsl #12
  4146c8:	b.eq	414728 <ferror@plt+0x129a8>  // b.none
  4146cc:	ldr	w0, [sp, #52]
  4146d0:	cmp	w0, #0x400, lsl #12
  4146d4:	b.hi	4147cc <ferror@plt+0x12a4c>  // b.pmore
  4146d8:	ldr	w0, [sp, #52]
  4146dc:	cmp	w0, #0x200
  4146e0:	b.eq	41475c <ferror@plt+0x129dc>  // b.none
  4146e4:	ldr	w0, [sp, #52]
  4146e8:	cmp	w0, #0x400
  4146ec:	b.eq	414794 <ferror@plt+0x12a14>  // b.none
  4146f0:	b	4147cc <ferror@plt+0x12a4c>
  4146f4:	ldr	x0, [sp, #16]
  4146f8:	bl	401940 <strlen@plt>
  4146fc:	mov	x1, x0
  414700:	ldr	x0, [sp, #16]
  414704:	add	x2, x0, x1
  414708:	adrp	x0, 490000 <warn@@Base+0x2102c>
  41470c:	add	x1, x0, #0xbd0
  414710:	mov	x0, x2
  414714:	ldr	w2, [x1]
  414718:	str	w2, [x0]
  41471c:	ldrh	w1, [x1, #4]
  414720:	strh	w1, [x0, #4]
  414724:	b	4147d8 <ferror@plt+0x12a58>
  414728:	ldr	x0, [sp, #16]
  41472c:	bl	401940 <strlen@plt>
  414730:	mov	x1, x0
  414734:	ldr	x0, [sp, #16]
  414738:	add	x2, x0, x1
  41473c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414740:	add	x1, x0, #0xbd8
  414744:	mov	x0, x2
  414748:	ldr	w2, [x1]
  41474c:	str	w2, [x0]
  414750:	ldrh	w1, [x1, #4]
  414754:	strh	w1, [x0, #4]
  414758:	b	4147d8 <ferror@plt+0x12a58>
  41475c:	ldr	x0, [sp, #16]
  414760:	bl	401940 <strlen@plt>
  414764:	mov	x1, x0
  414768:	ldr	x0, [sp, #16]
  41476c:	add	x1, x0, x1
  414770:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414774:	add	x0, x0, #0xbf0
  414778:	mov	x2, x1
  41477c:	mov	x3, x0
  414780:	ldp	x0, x1, [x3]
  414784:	stp	x0, x1, [x2]
  414788:	ldrb	w0, [x3, #16]
  41478c:	strb	w0, [x2, #16]
  414790:	b	4147d8 <ferror@plt+0x12a58>
  414794:	ldr	x0, [sp, #16]
  414798:	bl	401940 <strlen@plt>
  41479c:	mov	x1, x0
  4147a0:	ldr	x0, [sp, #16]
  4147a4:	add	x1, x0, x1
  4147a8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  4147ac:	add	x0, x0, #0xc08
  4147b0:	mov	x2, x1
  4147b4:	mov	x3, x0
  4147b8:	ldp	x0, x1, [x3]
  4147bc:	stp	x0, x1, [x2]
  4147c0:	ldrb	w0, [x3, #16]
  4147c4:	strb	w0, [x2, #16]
  4147c8:	b	4147d8 <ferror@plt+0x12a58>
  4147cc:	mov	w0, #0x1                   	// #1
  4147d0:	str	w0, [sp, #60]
  4147d4:	nop
  4147d8:	ldr	w0, [sp, #28]
  4147dc:	cmp	w0, #0x0
  4147e0:	b.ne	414680 <ferror@plt+0x12900>  // b.any
  4147e4:	b	414b6c <ferror@plt+0x12dec>
  4147e8:	ldr	x0, [sp, #16]
  4147ec:	bl	401940 <strlen@plt>
  4147f0:	mov	x1, x0
  4147f4:	ldr	x0, [sp, #16]
  4147f8:	add	x2, x0, x1
  4147fc:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414800:	add	x1, x0, #0xc20
  414804:	mov	x0, x2
  414808:	ldr	x2, [x1]
  41480c:	str	x2, [x0]
  414810:	ldur	w1, [x1, #7]
  414814:	stur	w1, [x0, #7]
  414818:	b	414b58 <ferror@plt+0x12dd8>
  41481c:	ldr	w0, [sp, #28]
  414820:	neg	w0, w0
  414824:	ldr	w1, [sp, #28]
  414828:	and	w0, w1, w0
  41482c:	str	w0, [sp, #36]
  414830:	ldr	w0, [sp, #36]
  414834:	mvn	w0, w0
  414838:	ldr	w1, [sp, #28]
  41483c:	and	w0, w1, w0
  414840:	str	w0, [sp, #28]
  414844:	ldr	w0, [sp, #36]
  414848:	cmp	w0, #0x800
  41484c:	b.eq	414b18 <ferror@plt+0x12d98>  // b.none
  414850:	ldr	w0, [sp, #36]
  414854:	cmp	w0, #0x800
  414858:	b.hi	414b4c <ferror@plt+0x12dcc>  // b.pmore
  41485c:	ldr	w0, [sp, #36]
  414860:	cmp	w0, #0x400
  414864:	b.eq	414ae4 <ferror@plt+0x12d64>  // b.none
  414868:	ldr	w0, [sp, #36]
  41486c:	cmp	w0, #0x400
  414870:	b.hi	414b4c <ferror@plt+0x12dcc>  // b.pmore
  414874:	ldr	w0, [sp, #36]
  414878:	cmp	w0, #0x200
  41487c:	b.eq	414ab0 <ferror@plt+0x12d30>  // b.none
  414880:	ldr	w0, [sp, #36]
  414884:	cmp	w0, #0x200
  414888:	b.hi	414b4c <ferror@plt+0x12dcc>  // b.pmore
  41488c:	ldr	w0, [sp, #36]
  414890:	cmp	w0, #0x100
  414894:	b.eq	414a7c <ferror@plt+0x12cfc>  // b.none
  414898:	ldr	w0, [sp, #36]
  41489c:	cmp	w0, #0x100
  4148a0:	b.hi	414b4c <ferror@plt+0x12dcc>  // b.pmore
  4148a4:	ldr	w0, [sp, #36]
  4148a8:	cmp	w0, #0x80
  4148ac:	b.eq	414a48 <ferror@plt+0x12cc8>  // b.none
  4148b0:	ldr	w0, [sp, #36]
  4148b4:	cmp	w0, #0x80
  4148b8:	b.hi	414b4c <ferror@plt+0x12dcc>  // b.pmore
  4148bc:	ldr	w0, [sp, #36]
  4148c0:	cmp	w0, #0x40
  4148c4:	b.eq	414a0c <ferror@plt+0x12c8c>  // b.none
  4148c8:	ldr	w0, [sp, #36]
  4148cc:	cmp	w0, #0x40
  4148d0:	b.hi	414b4c <ferror@plt+0x12dcc>  // b.pmore
  4148d4:	ldr	w0, [sp, #36]
  4148d8:	cmp	w0, #0x20
  4148dc:	b.eq	4149cc <ferror@plt+0x12c4c>  // b.none
  4148e0:	ldr	w0, [sp, #36]
  4148e4:	cmp	w0, #0x20
  4148e8:	b.hi	414b4c <ferror@plt+0x12dcc>  // b.pmore
  4148ec:	ldr	w0, [sp, #36]
  4148f0:	cmp	w0, #0x10
  4148f4:	b.eq	414994 <ferror@plt+0x12c14>  // b.none
  4148f8:	ldr	w0, [sp, #36]
  4148fc:	cmp	w0, #0x10
  414900:	b.hi	414b4c <ferror@plt+0x12dcc>  // b.pmore
  414904:	ldr	w0, [sp, #36]
  414908:	cmp	w0, #0x4
  41490c:	b.eq	414920 <ferror@plt+0x12ba0>  // b.none
  414910:	ldr	w0, [sp, #36]
  414914:	cmp	w0, #0x8
  414918:	b.eq	414960 <ferror@plt+0x12be0>  // b.none
  41491c:	b	414b4c <ferror@plt+0x12dcc>
  414920:	ldr	x0, [sp, #16]
  414924:	bl	401940 <strlen@plt>
  414928:	mov	x1, x0
  41492c:	ldr	x0, [sp, #16]
  414930:	add	x1, x0, x1
  414934:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414938:	add	x0, x0, #0xc30
  41493c:	mov	x2, x1
  414940:	mov	x3, x0
  414944:	ldp	x0, x1, [x3]
  414948:	stp	x0, x1, [x2]
  41494c:	add	x1, x3, #0xf
  414950:	add	x0, x2, #0xf
  414954:	ldr	x1, [x1]
  414958:	str	x1, [x0]
  41495c:	b	414b58 <ferror@plt+0x12dd8>
  414960:	ldr	x0, [sp, #16]
  414964:	bl	401940 <strlen@plt>
  414968:	mov	x1, x0
  41496c:	ldr	x0, [sp, #16]
  414970:	add	x2, x0, x1
  414974:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414978:	add	x1, x0, #0xc48
  41497c:	mov	x0, x2
  414980:	ldr	x2, [x1]
  414984:	str	x2, [x0]
  414988:	ldur	x1, [x1, #7]
  41498c:	stur	x1, [x0, #7]
  414990:	b	414b58 <ferror@plt+0x12dd8>
  414994:	ldr	x0, [sp, #16]
  414998:	bl	401940 <strlen@plt>
  41499c:	mov	x1, x0
  4149a0:	ldr	x0, [sp, #16]
  4149a4:	add	x1, x0, x1
  4149a8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  4149ac:	add	x0, x0, #0xc58
  4149b0:	mov	x2, x1
  4149b4:	mov	x3, x0
  4149b8:	ldp	x0, x1, [x3]
  4149bc:	stp	x0, x1, [x2]
  4149c0:	ldrh	w0, [x3, #16]
  4149c4:	strh	w0, [x2, #16]
  4149c8:	b	414b58 <ferror@plt+0x12dd8>
  4149cc:	ldr	x0, [sp, #16]
  4149d0:	bl	401940 <strlen@plt>
  4149d4:	mov	x1, x0
  4149d8:	ldr	x0, [sp, #16]
  4149dc:	add	x1, x0, x1
  4149e0:	adrp	x0, 490000 <warn@@Base+0x2102c>
  4149e4:	add	x0, x0, #0xaf8
  4149e8:	mov	x2, x1
  4149ec:	mov	x3, x0
  4149f0:	ldp	x0, x1, [x3]
  4149f4:	stp	x0, x1, [x2]
  4149f8:	add	x1, x3, #0xf
  4149fc:	add	x0, x2, #0xf
  414a00:	ldr	x1, [x1]
  414a04:	str	x1, [x0]
  414a08:	b	414b58 <ferror@plt+0x12dd8>
  414a0c:	ldr	x0, [sp, #16]
  414a10:	bl	401940 <strlen@plt>
  414a14:	mov	x1, x0
  414a18:	ldr	x0, [sp, #16]
  414a1c:	add	x2, x0, x1
  414a20:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414a24:	add	x1, x0, #0xc70
  414a28:	mov	x0, x2
  414a2c:	ldp	x2, x3, [x1]
  414a30:	stp	x2, x3, [x0]
  414a34:	ldr	x2, [x1, #16]
  414a38:	str	x2, [x0, #16]
  414a3c:	ldr	w1, [x1, #24]
  414a40:	str	w1, [x0, #24]
  414a44:	b	414b58 <ferror@plt+0x12dd8>
  414a48:	ldr	x0, [sp, #16]
  414a4c:	bl	401940 <strlen@plt>
  414a50:	mov	x1, x0
  414a54:	ldr	x0, [sp, #16]
  414a58:	add	x2, x0, x1
  414a5c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414a60:	add	x1, x0, #0xc90
  414a64:	mov	x0, x2
  414a68:	ldr	x2, [x1]
  414a6c:	str	x2, [x0]
  414a70:	ldur	x1, [x1, #7]
  414a74:	stur	x1, [x0, #7]
  414a78:	b	414b58 <ferror@plt+0x12dd8>
  414a7c:	ldr	x0, [sp, #16]
  414a80:	bl	401940 <strlen@plt>
  414a84:	mov	x1, x0
  414a88:	ldr	x0, [sp, #16]
  414a8c:	add	x2, x0, x1
  414a90:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414a94:	add	x1, x0, #0xca0
  414a98:	mov	x0, x2
  414a9c:	ldr	x2, [x1]
  414aa0:	str	x2, [x0]
  414aa4:	ldur	x1, [x1, #7]
  414aa8:	stur	x1, [x0, #7]
  414aac:	b	414b58 <ferror@plt+0x12dd8>
  414ab0:	ldr	x0, [sp, #16]
  414ab4:	bl	401940 <strlen@plt>
  414ab8:	mov	x1, x0
  414abc:	ldr	x0, [sp, #16]
  414ac0:	add	x2, x0, x1
  414ac4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414ac8:	add	x1, x0, #0xcb0
  414acc:	mov	x0, x2
  414ad0:	ldr	x2, [x1]
  414ad4:	str	x2, [x0]
  414ad8:	ldur	x1, [x1, #6]
  414adc:	stur	x1, [x0, #6]
  414ae0:	b	414b58 <ferror@plt+0x12dd8>
  414ae4:	ldr	x0, [sp, #16]
  414ae8:	bl	401940 <strlen@plt>
  414aec:	mov	x1, x0
  414af0:	ldr	x0, [sp, #16]
  414af4:	add	x2, x0, x1
  414af8:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414afc:	add	x1, x0, #0xcc0
  414b00:	mov	x0, x2
  414b04:	ldr	w2, [x1]
  414b08:	str	w2, [x0]
  414b0c:	ldrh	w1, [x1, #4]
  414b10:	strh	w1, [x0, #4]
  414b14:	b	414b58 <ferror@plt+0x12dd8>
  414b18:	ldr	x0, [sp, #16]
  414b1c:	bl	401940 <strlen@plt>
  414b20:	mov	x1, x0
  414b24:	ldr	x0, [sp, #16]
  414b28:	add	x2, x0, x1
  414b2c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414b30:	add	x1, x0, #0xcc8
  414b34:	mov	x0, x2
  414b38:	ldr	x2, [x1]
  414b3c:	str	x2, [x0]
  414b40:	ldur	x1, [x1, #6]
  414b44:	stur	x1, [x0, #6]
  414b48:	b	414b58 <ferror@plt+0x12dd8>
  414b4c:	mov	w0, #0x1                   	// #1
  414b50:	str	w0, [sp, #60]
  414b54:	nop
  414b58:	ldr	w0, [sp, #28]
  414b5c:	cmp	w0, #0x0
  414b60:	b.ne	41481c <ferror@plt+0x12a9c>  // b.any
  414b64:	b	414b6c <ferror@plt+0x12dec>
  414b68:	nop
  414b6c:	ldr	w0, [sp, #60]
  414b70:	cmp	w0, #0x0
  414b74:	b.eq	414b90 <ferror@plt+0x12e10>  // b.none
  414b78:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414b7c:	add	x0, x0, #0xcd8
  414b80:	bl	401d40 <gettext@plt>
  414b84:	mov	x1, x0
  414b88:	ldr	x0, [sp, #16]
  414b8c:	bl	401ac0 <strcat@plt>
  414b90:	nop
  414b94:	ldp	x29, x30, [sp], #64
  414b98:	ret
  414b9c:	stp	x29, x30, [sp, #-48]!
  414ba0:	mov	x29, sp
  414ba4:	str	w0, [sp, #44]
  414ba8:	str	x1, [sp, #32]
  414bac:	str	x2, [sp, #24]
  414bb0:	ldr	x0, [sp, #24]
  414bb4:	sub	x0, x0, #0x1
  414bb8:	str	x0, [sp, #24]
  414bbc:	ldr	w0, [sp, #44]
  414bc0:	and	w0, w0, #0x7f
  414bc4:	sub	w0, w0, #0x1
  414bc8:	cmp	w0, #0x6a
  414bcc:	b.hi	414d98 <ferror@plt+0x13018>  // b.pmore
  414bd0:	adrp	x1, 490000 <warn@@Base+0x2102c>
  414bd4:	add	x1, x1, #0xdf8
  414bd8:	ldr	w0, [x1, w0, uxtw #2]
  414bdc:	adr	x1, 414be8 <ferror@plt+0x12e68>
  414be0:	add	x0, x1, w0, sxtw #2
  414be4:	br	x0
  414be8:	ldr	x2, [sp, #24]
  414bec:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414bf0:	add	x1, x0, #0xce8
  414bf4:	ldr	x0, [sp, #32]
  414bf8:	bl	401c90 <strncat@plt>
  414bfc:	b	414db0 <ferror@plt+0x13030>
  414c00:	ldr	x2, [sp, #24]
  414c04:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414c08:	add	x1, x0, #0xcf0
  414c0c:	ldr	x0, [sp, #32]
  414c10:	bl	401c90 <strncat@plt>
  414c14:	b	414db0 <ferror@plt+0x13030>
  414c18:	ldr	x2, [sp, #24]
  414c1c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414c20:	add	x1, x0, #0xcf8
  414c24:	ldr	x0, [sp, #32]
  414c28:	bl	401c90 <strncat@plt>
  414c2c:	b	414db0 <ferror@plt+0x13030>
  414c30:	ldr	x2, [sp, #24]
  414c34:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414c38:	add	x1, x0, #0xd08
  414c3c:	ldr	x0, [sp, #32]
  414c40:	bl	401c90 <strncat@plt>
  414c44:	b	414db0 <ferror@plt+0x13030>
  414c48:	ldr	x2, [sp, #24]
  414c4c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414c50:	add	x1, x0, #0xd10
  414c54:	ldr	x0, [sp, #32]
  414c58:	bl	401c90 <strncat@plt>
  414c5c:	b	414db0 <ferror@plt+0x13030>
  414c60:	ldr	x2, [sp, #24]
  414c64:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414c68:	add	x1, x0, #0xd20
  414c6c:	ldr	x0, [sp, #32]
  414c70:	bl	401c90 <strncat@plt>
  414c74:	b	414db0 <ferror@plt+0x13030>
  414c78:	ldr	x2, [sp, #24]
  414c7c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414c80:	add	x1, x0, #0xd30
  414c84:	ldr	x0, [sp, #32]
  414c88:	bl	401c90 <strncat@plt>
  414c8c:	b	414db0 <ferror@plt+0x13030>
  414c90:	ldr	x2, [sp, #24]
  414c94:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414c98:	add	x1, x0, #0xd38
  414c9c:	ldr	x0, [sp, #32]
  414ca0:	bl	401c90 <strncat@plt>
  414ca4:	b	414db0 <ferror@plt+0x13030>
  414ca8:	ldr	x2, [sp, #24]
  414cac:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414cb0:	add	x1, x0, #0xd40
  414cb4:	ldr	x0, [sp, #32]
  414cb8:	bl	401c90 <strncat@plt>
  414cbc:	b	414db0 <ferror@plt+0x13030>
  414cc0:	ldr	x2, [sp, #24]
  414cc4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414cc8:	add	x1, x0, #0xd50
  414ccc:	ldr	x0, [sp, #32]
  414cd0:	bl	401c90 <strncat@plt>
  414cd4:	b	414db0 <ferror@plt+0x13030>
  414cd8:	ldr	x2, [sp, #24]
  414cdc:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414ce0:	add	x1, x0, #0xd58
  414ce4:	ldr	x0, [sp, #32]
  414ce8:	bl	401c90 <strncat@plt>
  414cec:	b	414db0 <ferror@plt+0x13030>
  414cf0:	ldr	x2, [sp, #24]
  414cf4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414cf8:	add	x1, x0, #0xd68
  414cfc:	ldr	x0, [sp, #32]
  414d00:	bl	401c90 <strncat@plt>
  414d04:	b	414db0 <ferror@plt+0x13030>
  414d08:	ldr	x2, [sp, #24]
  414d0c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414d10:	add	x1, x0, #0xd78
  414d14:	ldr	x0, [sp, #32]
  414d18:	bl	401c90 <strncat@plt>
  414d1c:	b	414db0 <ferror@plt+0x13030>
  414d20:	ldr	x2, [sp, #24]
  414d24:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414d28:	add	x1, x0, #0xd88
  414d2c:	ldr	x0, [sp, #32]
  414d30:	bl	401c90 <strncat@plt>
  414d34:	b	414db0 <ferror@plt+0x13030>
  414d38:	ldr	x2, [sp, #24]
  414d3c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414d40:	add	x1, x0, #0xd98
  414d44:	ldr	x0, [sp, #32]
  414d48:	bl	401c90 <strncat@plt>
  414d4c:	b	414db0 <ferror@plt+0x13030>
  414d50:	ldr	x2, [sp, #24]
  414d54:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414d58:	add	x1, x0, #0xda8
  414d5c:	ldr	x0, [sp, #32]
  414d60:	bl	401c90 <strncat@plt>
  414d64:	b	414db0 <ferror@plt+0x13030>
  414d68:	ldr	x2, [sp, #24]
  414d6c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414d70:	add	x1, x0, #0xdb8
  414d74:	ldr	x0, [sp, #32]
  414d78:	bl	401c90 <strncat@plt>
  414d7c:	b	414db0 <ferror@plt+0x13030>
  414d80:	ldr	x2, [sp, #24]
  414d84:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414d88:	add	x1, x0, #0xdc8
  414d8c:	ldr	x0, [sp, #32]
  414d90:	bl	401c90 <strncat@plt>
  414d94:	b	414db0 <ferror@plt+0x13030>
  414d98:	ldr	x2, [sp, #24]
  414d9c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414da0:	add	x1, x0, #0xdd8
  414da4:	ldr	x0, [sp, #32]
  414da8:	bl	401c90 <strncat@plt>
  414dac:	nop
  414db0:	ldr	x0, [sp, #32]
  414db4:	bl	401940 <strlen@plt>
  414db8:	mov	x1, x0
  414dbc:	ldr	x0, [sp, #24]
  414dc0:	sub	x0, x0, x1
  414dc4:	str	x0, [sp, #24]
  414dc8:	ldr	w0, [sp, #44]
  414dcc:	and	w0, w0, #0x80
  414dd0:	cmp	w0, #0x0
  414dd4:	b.eq	414dec <ferror@plt+0x1306c>  // b.none
  414dd8:	ldr	x2, [sp, #24]
  414ddc:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414de0:	add	x1, x0, #0xde8
  414de4:	ldr	x0, [sp, #32]
  414de8:	bl	401c90 <strncat@plt>
  414dec:	nop
  414df0:	ldp	x29, x30, [sp], #48
  414df4:	ret
  414df8:	stp	x29, x30, [sp, #-80]!
  414dfc:	mov	x29, sp
  414e00:	str	w0, [sp, #44]
  414e04:	str	x1, [sp, #32]
  414e08:	str	x2, [sp, #24]
  414e0c:	str	wzr, [sp, #76]
  414e10:	str	wzr, [sp, #72]
  414e14:	ldr	w0, [sp, #44]
  414e18:	and	w0, w0, #0xf0
  414e1c:	str	w0, [sp, #68]
  414e20:	ldr	w0, [sp, #44]
  414e24:	and	w0, w0, #0xf0000000
  414e28:	str	w0, [sp, #64]
  414e2c:	ldr	w0, [sp, #44]
  414e30:	and	w0, w0, #0xfffff00
  414e34:	str	w0, [sp, #60]
  414e38:	ldr	w0, [sp, #44]
  414e3c:	and	w0, w0, #0xf
  414e40:	str	w0, [sp, #56]
  414e44:	ldr	x2, [sp, #24]
  414e48:	mov	w1, #0x0                   	// #0
  414e4c:	ldr	x0, [sp, #32]
  414e50:	bl	401ad0 <memset@plt>
  414e54:	ldr	w0, [sp, #68]
  414e58:	cmp	w0, #0x50
  414e5c:	b.hi	414f0c <ferror@plt+0x1318c>  // b.pmore
  414e60:	ldr	w0, [sp, #68]
  414e64:	cmp	w0, #0x20
  414e68:	b.cs	414e88 <ferror@plt+0x13108>  // b.hs, b.nlast
  414e6c:	ldr	w0, [sp, #68]
  414e70:	cmp	w0, #0x0
  414e74:	b.eq	414eb0 <ferror@plt+0x13130>  // b.none
  414e78:	ldr	w0, [sp, #68]
  414e7c:	cmp	w0, #0x10
  414e80:	b.eq	414eb0 <ferror@plt+0x13130>  // b.none
  414e84:	b	414f0c <ferror@plt+0x1318c>
  414e88:	ldr	w0, [sp, #68]
  414e8c:	sub	w0, w0, #0x20
  414e90:	mov	x1, #0x1                   	// #1
  414e94:	lsl	x0, x1, x0
  414e98:	and	x0, x0, #0x1000100010001
  414e9c:	cmp	x0, #0x0
  414ea0:	cset	w0, ne  // ne = any
  414ea4:	and	w0, w0, #0xff
  414ea8:	cmp	w0, #0x0
  414eac:	b.eq	414f0c <ferror@plt+0x1318c>  // b.none
  414eb0:	ldr	w0, [sp, #72]
  414eb4:	ldr	x1, [sp, #32]
  414eb8:	add	x4, x1, x0
  414ebc:	ldr	w0, [sp, #72]
  414ec0:	ldr	x1, [sp, #24]
  414ec4:	sub	x5, x1, x0
  414ec8:	ldr	w0, [sp, #68]
  414ecc:	lsr	w1, w0, #4
  414ed0:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  414ed4:	add	x0, x0, #0x200
  414ed8:	mov	w1, w1
  414edc:	ldr	x0, [x0, x1, lsl #3]
  414ee0:	mov	x3, x0
  414ee4:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414ee8:	add	x2, x0, #0xfa8
  414eec:	mov	x1, x5
  414ef0:	mov	x0, x4
  414ef4:	bl	401a20 <snprintf@plt>
  414ef8:	mov	w1, w0
  414efc:	ldr	w0, [sp, #72]
  414f00:	add	w0, w0, w1
  414f04:	str	w0, [sp, #72]
  414f08:	b	414f48 <ferror@plt+0x131c8>
  414f0c:	ldr	w0, [sp, #72]
  414f10:	ldr	x1, [sp, #32]
  414f14:	add	x3, x1, x0
  414f18:	ldr	w0, [sp, #72]
  414f1c:	ldr	x1, [sp, #24]
  414f20:	sub	x1, x1, x0
  414f24:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414f28:	add	x2, x0, #0xfb0
  414f2c:	mov	x0, x3
  414f30:	bl	401a20 <snprintf@plt>
  414f34:	mov	w1, w0
  414f38:	ldr	w0, [sp, #72]
  414f3c:	add	w0, w0, w1
  414f40:	str	w0, [sp, #72]
  414f44:	nop
  414f48:	ldr	w0, [sp, #56]
  414f4c:	cmp	w0, #0x2
  414f50:	b.hi	414fa8 <ferror@plt+0x13228>  // b.pmore
  414f54:	ldr	w0, [sp, #72]
  414f58:	ldr	x1, [sp, #32]
  414f5c:	add	x4, x1, x0
  414f60:	ldr	w0, [sp, #72]
  414f64:	ldr	x1, [sp, #24]
  414f68:	sub	x5, x1, x0
  414f6c:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  414f70:	add	x0, x0, #0x230
  414f74:	ldr	w1, [sp, #56]
  414f78:	ldr	x0, [x0, x1, lsl #3]
  414f7c:	mov	x3, x0
  414f80:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414f84:	add	x2, x0, #0xfa8
  414f88:	mov	x1, x5
  414f8c:	mov	x0, x4
  414f90:	bl	401a20 <snprintf@plt>
  414f94:	mov	w1, w0
  414f98:	ldr	w0, [sp, #72]
  414f9c:	add	w0, w0, w1
  414fa0:	str	w0, [sp, #72]
  414fa4:	b	414fe4 <ferror@plt+0x13264>
  414fa8:	ldr	w0, [sp, #72]
  414fac:	ldr	x1, [sp, #32]
  414fb0:	add	x3, x1, x0
  414fb4:	ldr	w0, [sp, #72]
  414fb8:	ldr	x1, [sp, #24]
  414fbc:	sub	x1, x1, x0
  414fc0:	adrp	x0, 490000 <warn@@Base+0x2102c>
  414fc4:	add	x2, x0, #0xfc8
  414fc8:	mov	x0, x3
  414fcc:	bl	401a20 <snprintf@plt>
  414fd0:	mov	w1, w0
  414fd4:	ldr	w0, [sp, #72]
  414fd8:	add	w0, w0, w1
  414fdc:	str	w0, [sp, #72]
  414fe0:	nop
  414fe4:	ldr	w0, [sp, #68]
  414fe8:	cmp	w0, #0x0
  414fec:	b.ne	415074 <ferror@plt+0x132f4>  // b.any
  414ff0:	ldr	w0, [sp, #72]
  414ff4:	ldr	x1, [sp, #32]
  414ff8:	add	x3, x1, x0
  414ffc:	ldr	w0, [sp, #72]
  415000:	ldr	x1, [sp, #24]
  415004:	sub	x1, x1, x0
  415008:	adrp	x0, 490000 <warn@@Base+0x2102c>
  41500c:	add	x2, x0, #0xff0
  415010:	mov	x0, x3
  415014:	bl	401a20 <snprintf@plt>
  415018:	mov	w1, w0
  41501c:	ldr	w0, [sp, #72]
  415020:	add	w0, w0, w1
  415024:	str	w0, [sp, #72]
  415028:	ldr	w1, [sp, #64]
  41502c:	mov	w0, #0x10000000            	// #268435456
  415030:	cmp	w1, w0
  415034:	b.ne	415910 <ferror@plt+0x13b90>  // b.any
  415038:	ldr	w0, [sp, #72]
  41503c:	ldr	x1, [sp, #32]
  415040:	add	x3, x1, x0
  415044:	ldr	w0, [sp, #72]
  415048:	ldr	x1, [sp, #24]
  41504c:	sub	x1, x1, x0
  415050:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415054:	add	x2, x0, #0x18
  415058:	mov	x0, x3
  41505c:	bl	401a20 <snprintf@plt>
  415060:	mov	w1, w0
  415064:	ldr	w0, [sp, #72]
  415068:	add	w0, w0, w1
  41506c:	str	w0, [sp, #72]
  415070:	b	415910 <ferror@plt+0x13b90>
  415074:	ldr	w1, [sp, #64]
  415078:	mov	w0, #0x40000000            	// #1073741824
  41507c:	cmp	w1, w0
  415080:	b.eq	4150d4 <ferror@plt+0x13354>  // b.none
  415084:	ldr	w1, [sp, #64]
  415088:	mov	w0, #0x40000000            	// #1073741824
  41508c:	cmp	w1, w0
  415090:	b.hi	415144 <ferror@plt+0x133c4>  // b.pmore
  415094:	ldr	w1, [sp, #64]
  415098:	mov	w0, #0x30000000            	// #805306368
  41509c:	cmp	w1, w0
  4150a0:	b.eq	4150d4 <ferror@plt+0x13354>  // b.none
  4150a4:	ldr	w1, [sp, #64]
  4150a8:	mov	w0, #0x30000000            	// #805306368
  4150ac:	cmp	w1, w0
  4150b0:	b.hi	415144 <ferror@plt+0x133c4>  // b.pmore
  4150b4:	ldr	w1, [sp, #64]
  4150b8:	mov	w0, #0x10000000            	// #268435456
  4150bc:	cmp	w1, w0
  4150c0:	b.eq	4150d4 <ferror@plt+0x13354>  // b.none
  4150c4:	ldr	w1, [sp, #64]
  4150c8:	mov	w0, #0x20000000            	// #536870912
  4150cc:	cmp	w1, w0
  4150d0:	b.ne	415144 <ferror@plt+0x133c4>  // b.any
  4150d4:	ldr	w0, [sp, #72]
  4150d8:	ldr	x1, [sp, #32]
  4150dc:	add	x4, x1, x0
  4150e0:	ldr	w0, [sp, #72]
  4150e4:	ldr	x1, [sp, #24]
  4150e8:	sub	x5, x1, x0
  4150ec:	ldr	w0, [sp, #64]
  4150f0:	lsr	w1, w0, #28
  4150f4:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  4150f8:	add	x0, x0, #0x248
  4150fc:	mov	w1, w1
  415100:	ldr	x0, [x0, x1, lsl #3]
  415104:	mov	x3, x0
  415108:	adrp	x0, 490000 <warn@@Base+0x2102c>
  41510c:	add	x2, x0, #0xfa8
  415110:	mov	x1, x5
  415114:	mov	x0, x4
  415118:	bl	401a20 <snprintf@plt>
  41511c:	mov	w1, w0
  415120:	ldr	w0, [sp, #72]
  415124:	add	w0, w0, w1
  415128:	str	w0, [sp, #72]
  41512c:	nop
  415130:	ldr	w1, [sp, #64]
  415134:	mov	w0, #0x10000000            	// #268435456
  415138:	cmp	w1, w0
  41513c:	b.ne	4152a4 <ferror@plt+0x13524>  // b.any
  415140:	b	415180 <ferror@plt+0x13400>
  415144:	ldr	w0, [sp, #72]
  415148:	ldr	x1, [sp, #32]
  41514c:	add	x3, x1, x0
  415150:	ldr	w0, [sp, #72]
  415154:	ldr	x1, [sp, #24]
  415158:	sub	x1, x1, x0
  41515c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415160:	add	x2, x0, #0x20
  415164:	mov	x0, x3
  415168:	bl	401a20 <snprintf@plt>
  41516c:	mov	w1, w0
  415170:	ldr	w0, [sp, #72]
  415174:	add	w0, w0, w1
  415178:	str	w0, [sp, #72]
  41517c:	b	415914 <ferror@plt+0x13b94>
  415180:	ldr	w0, [sp, #60]
  415184:	and	w0, w0, #0x100
  415188:	cmp	w0, #0x0
  41518c:	b.eq	4151c8 <ferror@plt+0x13448>  // b.none
  415190:	ldr	w0, [sp, #72]
  415194:	ldr	x1, [sp, #32]
  415198:	add	x3, x1, x0
  41519c:	ldr	w0, [sp, #72]
  4151a0:	ldr	x1, [sp, #24]
  4151a4:	sub	x1, x1, x0
  4151a8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4151ac:	add	x2, x0, #0x40
  4151b0:	mov	x0, x3
  4151b4:	bl	401a20 <snprintf@plt>
  4151b8:	mov	w1, w0
  4151bc:	ldr	w0, [sp, #72]
  4151c0:	add	w0, w0, w1
  4151c4:	str	w0, [sp, #72]
  4151c8:	ldr	w0, [sp, #60]
  4151cc:	and	w0, w0, #0x100000
  4151d0:	cmp	w0, #0x0
  4151d4:	b.ne	415210 <ferror@plt+0x13490>  // b.any
  4151d8:	ldr	w0, [sp, #72]
  4151dc:	ldr	x1, [sp, #32]
  4151e0:	add	x3, x1, x0
  4151e4:	ldr	w0, [sp, #72]
  4151e8:	ldr	x1, [sp, #24]
  4151ec:	sub	x1, x1, x0
  4151f0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4151f4:	add	x2, x0, #0x50
  4151f8:	mov	x0, x3
  4151fc:	bl	401a20 <snprintf@plt>
  415200:	mov	w1, w0
  415204:	ldr	w0, [sp, #72]
  415208:	add	w0, w0, w1
  41520c:	str	w0, [sp, #72]
  415210:	ldr	w0, [sp, #60]
  415214:	and	w0, w0, #0x2000
  415218:	cmp	w0, #0x0
  41521c:	b.eq	415258 <ferror@plt+0x134d8>  // b.none
  415220:	ldr	w0, [sp, #72]
  415224:	ldr	x1, [sp, #32]
  415228:	add	x3, x1, x0
  41522c:	ldr	w0, [sp, #72]
  415230:	ldr	x1, [sp, #24]
  415234:	sub	x1, x1, x0
  415238:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41523c:	add	x2, x0, #0x58
  415240:	mov	x0, x3
  415244:	bl	401a20 <snprintf@plt>
  415248:	mov	w1, w0
  41524c:	ldr	w0, [sp, #72]
  415250:	add	w0, w0, w1
  415254:	str	w0, [sp, #72]
  415258:	ldr	w0, [sp, #60]
  41525c:	and	w0, w0, #0x4000
  415260:	cmp	w0, #0x0
  415264:	b.eq	415454 <ferror@plt+0x136d4>  // b.none
  415268:	ldr	w0, [sp, #72]
  41526c:	ldr	x1, [sp, #32]
  415270:	add	x3, x1, x0
  415274:	ldr	w0, [sp, #72]
  415278:	ldr	x1, [sp, #24]
  41527c:	sub	x1, x1, x0
  415280:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415284:	add	x2, x0, #0x18
  415288:	mov	x0, x3
  41528c:	bl	401a20 <snprintf@plt>
  415290:	mov	w1, w0
  415294:	ldr	w0, [sp, #72]
  415298:	add	w0, w0, w1
  41529c:	str	w0, [sp, #72]
  4152a0:	b	415454 <ferror@plt+0x136d4>
  4152a4:	ldr	w0, [sp, #60]
  4152a8:	and	w0, w0, #0x100
  4152ac:	cmp	w0, #0x0
  4152b0:	b.eq	415334 <ferror@plt+0x135b4>  // b.none
  4152b4:	ldr	w0, [sp, #56]
  4152b8:	cmp	w0, #0x1
  4152bc:	b.hi	4152fc <ferror@plt+0x1357c>  // b.pmore
  4152c0:	ldr	w0, [sp, #72]
  4152c4:	ldr	x1, [sp, #32]
  4152c8:	add	x3, x1, x0
  4152cc:	ldr	w0, [sp, #72]
  4152d0:	ldr	x1, [sp, #24]
  4152d4:	sub	x1, x1, x0
  4152d8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4152dc:	add	x2, x0, #0x60
  4152e0:	mov	x0, x3
  4152e4:	bl	401a20 <snprintf@plt>
  4152e8:	mov	w1, w0
  4152ec:	ldr	w0, [sp, #72]
  4152f0:	add	w0, w0, w1
  4152f4:	str	w0, [sp, #72]
  4152f8:	b	415334 <ferror@plt+0x135b4>
  4152fc:	ldr	w0, [sp, #72]
  415300:	ldr	x1, [sp, #32]
  415304:	add	x3, x1, x0
  415308:	ldr	w0, [sp, #72]
  41530c:	ldr	x1, [sp, #24]
  415310:	sub	x1, x1, x0
  415314:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415318:	add	x2, x0, #0x68
  41531c:	mov	x0, x3
  415320:	bl	401a20 <snprintf@plt>
  415324:	mov	w1, w0
  415328:	ldr	w0, [sp, #72]
  41532c:	add	w0, w0, w1
  415330:	str	w0, [sp, #72]
  415334:	ldr	w0, [sp, #60]
  415338:	and	w0, w0, #0x100000
  41533c:	cmp	w0, #0x0
  415340:	b.eq	41537c <ferror@plt+0x135fc>  // b.none
  415344:	ldr	w0, [sp, #72]
  415348:	ldr	x1, [sp, #32]
  41534c:	add	x3, x1, x0
  415350:	ldr	w0, [sp, #72]
  415354:	ldr	x1, [sp, #24]
  415358:	sub	x1, x1, x0
  41535c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415360:	add	x2, x0, #0x70
  415364:	mov	x0, x3
  415368:	bl	401a20 <snprintf@plt>
  41536c:	mov	w1, w0
  415370:	ldr	w0, [sp, #72]
  415374:	add	w0, w0, w1
  415378:	str	w0, [sp, #72]
  41537c:	ldr	w0, [sp, #60]
  415380:	and	w0, w0, #0x2000
  415384:	cmp	w0, #0x0
  415388:	b.eq	4153c4 <ferror@plt+0x13644>  // b.none
  41538c:	ldr	w0, [sp, #72]
  415390:	ldr	x1, [sp, #32]
  415394:	add	x3, x1, x0
  415398:	ldr	w0, [sp, #72]
  41539c:	ldr	x1, [sp, #24]
  4153a0:	sub	x1, x1, x0
  4153a4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4153a8:	add	x2, x0, #0x80
  4153ac:	mov	x0, x3
  4153b0:	bl	401a20 <snprintf@plt>
  4153b4:	mov	w1, w0
  4153b8:	ldr	w0, [sp, #72]
  4153bc:	add	w0, w0, w1
  4153c0:	str	w0, [sp, #72]
  4153c4:	ldr	w0, [sp, #60]
  4153c8:	and	w0, w0, #0x4000
  4153cc:	cmp	w0, #0x0
  4153d0:	b.eq	415454 <ferror@plt+0x136d4>  // b.none
  4153d4:	ldr	w0, [sp, #56]
  4153d8:	cmp	w0, #0x1
  4153dc:	b.hi	41541c <ferror@plt+0x1369c>  // b.pmore
  4153e0:	ldr	w0, [sp, #72]
  4153e4:	ldr	x1, [sp, #32]
  4153e8:	add	x3, x1, x0
  4153ec:	ldr	w0, [sp, #72]
  4153f0:	ldr	x1, [sp, #24]
  4153f4:	sub	x1, x1, x0
  4153f8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4153fc:	add	x2, x0, #0x18
  415400:	mov	x0, x3
  415404:	bl	401a20 <snprintf@plt>
  415408:	mov	w1, w0
  41540c:	ldr	w0, [sp, #72]
  415410:	add	w0, w0, w1
  415414:	str	w0, [sp, #72]
  415418:	b	415454 <ferror@plt+0x136d4>
  41541c:	ldr	w0, [sp, #72]
  415420:	ldr	x1, [sp, #32]
  415424:	add	x3, x1, x0
  415428:	ldr	w0, [sp, #72]
  41542c:	ldr	x1, [sp, #24]
  415430:	sub	x1, x1, x0
  415434:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415438:	add	x2, x0, #0x90
  41543c:	mov	x0, x3
  415440:	bl	401a20 <snprintf@plt>
  415444:	mov	w1, w0
  415448:	ldr	w0, [sp, #72]
  41544c:	add	w0, w0, w1
  415450:	str	w0, [sp, #72]
  415454:	ldr	w0, [sp, #60]
  415458:	and	w0, w0, #0x200
  41545c:	cmp	w0, #0x0
  415460:	b.eq	41549c <ferror@plt+0x1371c>  // b.none
  415464:	ldr	w0, [sp, #72]
  415468:	ldr	x1, [sp, #32]
  41546c:	add	x3, x1, x0
  415470:	ldr	w0, [sp, #72]
  415474:	ldr	x1, [sp, #24]
  415478:	sub	x1, x1, x0
  41547c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415480:	add	x2, x0, #0x98
  415484:	mov	x0, x3
  415488:	bl	401a20 <snprintf@plt>
  41548c:	mov	w1, w0
  415490:	ldr	w0, [sp, #72]
  415494:	add	w0, w0, w1
  415498:	str	w0, [sp, #72]
  41549c:	ldr	w0, [sp, #60]
  4154a0:	and	w0, w0, #0x400
  4154a4:	cmp	w0, #0x0
  4154a8:	b.eq	4154e4 <ferror@plt+0x13764>  // b.none
  4154ac:	ldr	w0, [sp, #72]
  4154b0:	ldr	x1, [sp, #32]
  4154b4:	add	x3, x1, x0
  4154b8:	ldr	w0, [sp, #72]
  4154bc:	ldr	x1, [sp, #24]
  4154c0:	sub	x1, x1, x0
  4154c4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4154c8:	add	x2, x0, #0xa0
  4154cc:	mov	x0, x3
  4154d0:	bl	401a20 <snprintf@plt>
  4154d4:	mov	w1, w0
  4154d8:	ldr	w0, [sp, #72]
  4154dc:	add	w0, w0, w1
  4154e0:	str	w0, [sp, #72]
  4154e4:	ldr	w0, [sp, #60]
  4154e8:	and	w0, w0, #0x800
  4154ec:	cmp	w0, #0x0
  4154f0:	b.eq	415534 <ferror@plt+0x137b4>  // b.none
  4154f4:	mov	w0, #0x1                   	// #1
  4154f8:	str	w0, [sp, #76]
  4154fc:	ldr	w0, [sp, #72]
  415500:	ldr	x1, [sp, #32]
  415504:	add	x3, x1, x0
  415508:	ldr	w0, [sp, #72]
  41550c:	ldr	x1, [sp, #24]
  415510:	sub	x1, x1, x0
  415514:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415518:	add	x2, x0, #0xa8
  41551c:	mov	x0, x3
  415520:	bl	401a20 <snprintf@plt>
  415524:	mov	w1, w0
  415528:	ldr	w0, [sp, #72]
  41552c:	add	w0, w0, w1
  415530:	str	w0, [sp, #72]
  415534:	ldr	w0, [sp, #60]
  415538:	and	w0, w0, #0x80000
  41553c:	cmp	w0, #0x0
  415540:	b.eq	415584 <ferror@plt+0x13804>  // b.none
  415544:	mov	w0, #0x1                   	// #1
  415548:	str	w0, [sp, #76]
  41554c:	ldr	w0, [sp, #72]
  415550:	ldr	x1, [sp, #32]
  415554:	add	x3, x1, x0
  415558:	ldr	w0, [sp, #72]
  41555c:	ldr	x1, [sp, #24]
  415560:	sub	x1, x1, x0
  415564:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415568:	add	x2, x0, #0xb8
  41556c:	mov	x0, x3
  415570:	bl	401a20 <snprintf@plt>
  415574:	mov	w1, w0
  415578:	ldr	w0, [sp, #72]
  41557c:	add	w0, w0, w1
  415580:	str	w0, [sp, #72]
  415584:	ldr	w0, [sp, #60]
  415588:	and	w0, w0, #0x1000000
  41558c:	cmp	w0, #0x0
  415590:	b.eq	4155d4 <ferror@plt+0x13854>  // b.none
  415594:	mov	w0, #0x1                   	// #1
  415598:	str	w0, [sp, #76]
  41559c:	ldr	w0, [sp, #72]
  4155a0:	ldr	x1, [sp, #32]
  4155a4:	add	x3, x1, x0
  4155a8:	ldr	w0, [sp, #72]
  4155ac:	ldr	x1, [sp, #24]
  4155b0:	sub	x1, x1, x0
  4155b4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4155b8:	add	x2, x0, #0xc8
  4155bc:	mov	x0, x3
  4155c0:	bl	401a20 <snprintf@plt>
  4155c4:	mov	w1, w0
  4155c8:	ldr	w0, [sp, #72]
  4155cc:	add	w0, w0, w1
  4155d0:	str	w0, [sp, #72]
  4155d4:	ldr	w0, [sp, #76]
  4155d8:	cmp	w0, #0x0
  4155dc:	b.eq	415710 <ferror@plt+0x13990>  // b.none
  4155e0:	ldr	w0, [sp, #60]
  4155e4:	lsr	w0, w0, #22
  4155e8:	and	w0, w0, #0x3
  4155ec:	cmp	w0, #0x3
  4155f0:	b.eq	4156d4 <ferror@plt+0x13954>  // b.none
  4155f4:	cmp	w0, #0x3
  4155f8:	b.hi	415714 <ferror@plt+0x13994>  // b.pmore
  4155fc:	cmp	w0, #0x2
  415600:	b.eq	415698 <ferror@plt+0x13918>  // b.none
  415604:	cmp	w0, #0x2
  415608:	b.hi	415714 <ferror@plt+0x13994>  // b.pmore
  41560c:	cmp	w0, #0x0
  415610:	b.eq	415620 <ferror@plt+0x138a0>  // b.none
  415614:	cmp	w0, #0x1
  415618:	b.eq	41565c <ferror@plt+0x138dc>  // b.none
  41561c:	b	415714 <ferror@plt+0x13994>
  415620:	ldr	w0, [sp, #72]
  415624:	ldr	x1, [sp, #32]
  415628:	add	x3, x1, x0
  41562c:	ldr	w0, [sp, #72]
  415630:	ldr	x1, [sp, #24]
  415634:	sub	x1, x1, x0
  415638:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41563c:	add	x2, x0, #0xd8
  415640:	mov	x0, x3
  415644:	bl	401a20 <snprintf@plt>
  415648:	mov	w1, w0
  41564c:	ldr	w0, [sp, #72]
  415650:	add	w0, w0, w1
  415654:	str	w0, [sp, #72]
  415658:	b	415714 <ferror@plt+0x13994>
  41565c:	ldr	w0, [sp, #72]
  415660:	ldr	x1, [sp, #32]
  415664:	add	x3, x1, x0
  415668:	ldr	w0, [sp, #72]
  41566c:	ldr	x1, [sp, #24]
  415670:	sub	x1, x1, x0
  415674:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415678:	add	x2, x0, #0xe8
  41567c:	mov	x0, x3
  415680:	bl	401a20 <snprintf@plt>
  415684:	mov	w1, w0
  415688:	ldr	w0, [sp, #72]
  41568c:	add	w0, w0, w1
  415690:	str	w0, [sp, #72]
  415694:	b	415714 <ferror@plt+0x13994>
  415698:	ldr	w0, [sp, #72]
  41569c:	ldr	x1, [sp, #32]
  4156a0:	add	x3, x1, x0
  4156a4:	ldr	w0, [sp, #72]
  4156a8:	ldr	x1, [sp, #24]
  4156ac:	sub	x1, x1, x0
  4156b0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4156b4:	add	x2, x0, #0xf8
  4156b8:	mov	x0, x3
  4156bc:	bl	401a20 <snprintf@plt>
  4156c0:	mov	w1, w0
  4156c4:	ldr	w0, [sp, #72]
  4156c8:	add	w0, w0, w1
  4156cc:	str	w0, [sp, #72]
  4156d0:	b	415714 <ferror@plt+0x13994>
  4156d4:	ldr	w0, [sp, #72]
  4156d8:	ldr	x1, [sp, #32]
  4156dc:	add	x3, x1, x0
  4156e0:	ldr	w0, [sp, #72]
  4156e4:	ldr	x1, [sp, #24]
  4156e8:	sub	x1, x1, x0
  4156ec:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4156f0:	add	x2, x0, #0x108
  4156f4:	mov	x0, x3
  4156f8:	bl	401a20 <snprintf@plt>
  4156fc:	mov	w1, w0
  415700:	ldr	w0, [sp, #72]
  415704:	add	w0, w0, w1
  415708:	str	w0, [sp, #72]
  41570c:	b	415714 <ferror@plt+0x13994>
  415710:	nop
  415714:	ldr	w0, [sp, #60]
  415718:	and	w0, w0, #0x1000
  41571c:	cmp	w0, #0x0
  415720:	b.eq	41575c <ferror@plt+0x139dc>  // b.none
  415724:	ldr	w0, [sp, #72]
  415728:	ldr	x1, [sp, #32]
  41572c:	add	x3, x1, x0
  415730:	ldr	w0, [sp, #72]
  415734:	ldr	x1, [sp, #24]
  415738:	sub	x1, x1, x0
  41573c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415740:	add	x2, x0, #0x118
  415744:	mov	x0, x3
  415748:	bl	401a20 <snprintf@plt>
  41574c:	mov	w1, w0
  415750:	ldr	w0, [sp, #72]
  415754:	add	w0, w0, w1
  415758:	str	w0, [sp, #72]
  41575c:	ldr	w0, [sp, #60]
  415760:	and	w0, w0, #0x8000
  415764:	cmp	w0, #0x0
  415768:	b.eq	4157a4 <ferror@plt+0x13a24>  // b.none
  41576c:	ldr	w0, [sp, #72]
  415770:	ldr	x1, [sp, #32]
  415774:	add	x3, x1, x0
  415778:	ldr	w0, [sp, #72]
  41577c:	ldr	x1, [sp, #24]
  415780:	sub	x1, x1, x0
  415784:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415788:	add	x2, x0, #0x120
  41578c:	mov	x0, x3
  415790:	bl	401a20 <snprintf@plt>
  415794:	mov	w1, w0
  415798:	ldr	w0, [sp, #72]
  41579c:	add	w0, w0, w1
  4157a0:	str	w0, [sp, #72]
  4157a4:	ldr	w0, [sp, #60]
  4157a8:	and	w0, w0, #0x10000
  4157ac:	cmp	w0, #0x0
  4157b0:	b.eq	4157ec <ferror@plt+0x13a6c>  // b.none
  4157b4:	ldr	w0, [sp, #72]
  4157b8:	ldr	x1, [sp, #32]
  4157bc:	add	x3, x1, x0
  4157c0:	ldr	w0, [sp, #72]
  4157c4:	ldr	x1, [sp, #24]
  4157c8:	sub	x1, x1, x0
  4157cc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4157d0:	add	x2, x0, #0x128
  4157d4:	mov	x0, x3
  4157d8:	bl	401a20 <snprintf@plt>
  4157dc:	mov	w1, w0
  4157e0:	ldr	w0, [sp, #72]
  4157e4:	add	w0, w0, w1
  4157e8:	str	w0, [sp, #72]
  4157ec:	ldr	w0, [sp, #60]
  4157f0:	and	w0, w0, #0x20000
  4157f4:	cmp	w0, #0x0
  4157f8:	b.eq	41587c <ferror@plt+0x13afc>  // b.none
  4157fc:	ldr	w0, [sp, #56]
  415800:	cmp	w0, #0x1
  415804:	b.hi	415844 <ferror@plt+0x13ac4>  // b.pmore
  415808:	ldr	w0, [sp, #72]
  41580c:	ldr	x1, [sp, #32]
  415810:	add	x3, x1, x0
  415814:	ldr	w0, [sp, #72]
  415818:	ldr	x1, [sp, #24]
  41581c:	sub	x1, x1, x0
  415820:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415824:	add	x2, x0, #0x130
  415828:	mov	x0, x3
  41582c:	bl	401a20 <snprintf@plt>
  415830:	mov	w1, w0
  415834:	ldr	w0, [sp, #72]
  415838:	add	w0, w0, w1
  41583c:	str	w0, [sp, #72]
  415840:	b	41587c <ferror@plt+0x13afc>
  415844:	ldr	w0, [sp, #72]
  415848:	ldr	x1, [sp, #32]
  41584c:	add	x3, x1, x0
  415850:	ldr	w0, [sp, #72]
  415854:	ldr	x1, [sp, #24]
  415858:	sub	x1, x1, x0
  41585c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415860:	add	x2, x0, #0x138
  415864:	mov	x0, x3
  415868:	bl	401a20 <snprintf@plt>
  41586c:	mov	w1, w0
  415870:	ldr	w0, [sp, #72]
  415874:	add	w0, w0, w1
  415878:	str	w0, [sp, #72]
  41587c:	ldr	w0, [sp, #60]
  415880:	and	w0, w0, #0x40000
  415884:	cmp	w0, #0x0
  415888:	b.eq	4158c4 <ferror@plt+0x13b44>  // b.none
  41588c:	ldr	w0, [sp, #72]
  415890:	ldr	x1, [sp, #32]
  415894:	add	x3, x1, x0
  415898:	ldr	w0, [sp, #72]
  41589c:	ldr	x1, [sp, #24]
  4158a0:	sub	x1, x1, x0
  4158a4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4158a8:	add	x2, x0, #0x148
  4158ac:	mov	x0, x3
  4158b0:	bl	401a20 <snprintf@plt>
  4158b4:	mov	w1, w0
  4158b8:	ldr	w0, [sp, #72]
  4158bc:	add	w0, w0, w1
  4158c0:	str	w0, [sp, #72]
  4158c4:	ldr	w0, [sp, #60]
  4158c8:	and	w0, w0, #0x200000
  4158cc:	cmp	w0, #0x0
  4158d0:	b.eq	415914 <ferror@plt+0x13b94>  // b.none
  4158d4:	ldr	w0, [sp, #72]
  4158d8:	ldr	x1, [sp, #32]
  4158dc:	add	x3, x1, x0
  4158e0:	ldr	w0, [sp, #72]
  4158e4:	ldr	x1, [sp, #24]
  4158e8:	sub	x1, x1, x0
  4158ec:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4158f0:	add	x2, x0, #0x150
  4158f4:	mov	x0, x3
  4158f8:	bl	401a20 <snprintf@plt>
  4158fc:	mov	w1, w0
  415900:	ldr	w0, [sp, #72]
  415904:	add	w0, w0, w1
  415908:	str	w0, [sp, #72]
  41590c:	b	415914 <ferror@plt+0x13b94>
  415910:	nop
  415914:	ldp	x29, x30, [sp], #80
  415918:	ret
  41591c:	stp	x29, x30, [sp, #-80]!
  415920:	mov	x29, sp
  415924:	str	x19, [sp, #16]
  415928:	str	x0, [sp, #40]
  41592c:	str	w1, [sp, #36]
  415930:	str	w2, [sp, #32]
  415934:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415938:	add	x0, x0, #0x88
  41593c:	strb	wzr, [x0]
  415940:	ldr	w0, [sp, #36]
  415944:	cmp	w0, #0x0
  415948:	b.eq	419bc4 <ferror@plt+0x17e44>  // b.none
  41594c:	ldr	w1, [sp, #32]
  415950:	mov	w0, #0xf00d                	// #61453
  415954:	cmp	w1, w0
  415958:	b.eq	4161a0 <ferror@plt+0x14420>  // b.none
  41595c:	ldr	w1, [sp, #32]
  415960:	mov	w0, #0xf00d                	// #61453
  415964:	cmp	w1, w0
  415968:	b.hi	419bcc <ferror@plt+0x17e4c>  // b.pmore
  41596c:	ldr	w1, [sp, #32]
  415970:	mov	w0, #0x9080                	// #36992
  415974:	cmp	w1, w0
  415978:	b.eq	416d40 <ferror@plt+0x14fc0>  // b.none
  41597c:	ldr	w1, [sp, #32]
  415980:	mov	w0, #0x9080                	// #36992
  415984:	cmp	w1, w0
  415988:	b.hi	419bcc <ferror@plt+0x17e4c>  // b.pmore
  41598c:	ldr	w1, [sp, #32]
  415990:	mov	w0, #0x9041                	// #36929
  415994:	cmp	w1, w0
  415998:	b.eq	416f44 <ferror@plt+0x151c4>  // b.none
  41599c:	ldr	w1, [sp, #32]
  4159a0:	mov	w0, #0x9041                	// #36929
  4159a4:	cmp	w1, w0
  4159a8:	b.hi	419bcc <ferror@plt+0x17e4c>  // b.pmore
  4159ac:	ldr	w0, [sp, #32]
  4159b0:	cmp	w0, #0xfa
  4159b4:	b.hi	4159ec <ferror@plt+0x13c6c>  // b.pmore
  4159b8:	ldr	w0, [sp, #32]
  4159bc:	cmp	w0, #0x4
  4159c0:	b.cc	419bcc <ferror@plt+0x17e4c>  // b.lo, b.ul, b.last
  4159c4:	ldr	w0, [sp, #32]
  4159c8:	sub	w0, w0, #0x4
  4159cc:	cmp	w0, #0xf6
  4159d0:	b.hi	419bcc <ferror@plt+0x17e4c>  // b.pmore
  4159d4:	adrp	x1, 491000 <warn@@Base+0x2202c>
  4159d8:	add	x1, x1, #0xddc
  4159dc:	ldr	w0, [x1, w0, uxtw #2]
  4159e0:	adr	x1, 4159ec <ferror@plt+0x13c6c>
  4159e4:	add	x0, x1, w0, sxtw #2
  4159e8:	br	x0
  4159ec:	ldr	w1, [sp, #32]
  4159f0:	mov	w0, #0x5441                	// #21569
  4159f4:	cmp	w1, w0
  4159f8:	b.eq	415b60 <ferror@plt+0x13de0>  // b.none
  4159fc:	b	419bcc <ferror@plt+0x17e4c>
  415a00:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415a04:	add	x2, x0, #0x88
  415a08:	ldr	w1, [sp, #32]
  415a0c:	ldr	w0, [sp, #36]
  415a10:	bl	413e34 <ferror@plt+0x120b4>
  415a14:	b	419c68 <ferror@plt+0x17ee8>
  415a18:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415a1c:	add	x1, x0, #0x88
  415a20:	ldr	w0, [sp, #36]
  415a24:	bl	41416c <ferror@plt+0x123ec>
  415a28:	b	419c68 <ferror@plt+0x17ee8>
  415a2c:	mov	x2, #0x400                 	// #1024
  415a30:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415a34:	add	x1, x0, #0x88
  415a38:	ldr	w0, [sp, #36]
  415a3c:	bl	414b9c <ferror@plt+0x12e1c>
  415a40:	b	419c68 <ferror@plt+0x17ee8>
  415a44:	ldr	w0, [sp, #36]
  415a48:	and	w0, w0, #0x1
  415a4c:	cmp	w0, #0x0
  415a50:	b.eq	415a8c <ferror@plt+0x13d0c>  // b.none
  415a54:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415a58:	add	x0, x0, #0x88
  415a5c:	bl	401940 <strlen@plt>
  415a60:	mov	x1, x0
  415a64:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415a68:	add	x0, x0, #0x88
  415a6c:	add	x2, x1, x0
  415a70:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415a74:	add	x1, x0, #0x158
  415a78:	mov	x0, x2
  415a7c:	ldr	w2, [x1]
  415a80:	str	w2, [x0]
  415a84:	ldrh	w1, [x1, #4]
  415a88:	strh	w1, [x0, #4]
  415a8c:	ldr	w0, [sp, #36]
  415a90:	and	w0, w0, #0x2
  415a94:	cmp	w0, #0x0
  415a98:	b.eq	415acc <ferror@plt+0x13d4c>  // b.none
  415a9c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415aa0:	add	x0, x0, #0x88
  415aa4:	bl	401940 <strlen@plt>
  415aa8:	mov	x1, x0
  415aac:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415ab0:	add	x0, x0, #0x88
  415ab4:	add	x0, x1, x0
  415ab8:	mov	x1, #0x202c                	// #8236
  415abc:	movk	x1, #0x4446, lsl #16
  415ac0:	movk	x1, #0x4950, lsl #32
  415ac4:	movk	x1, #0x43, lsl #48
  415ac8:	str	x1, [x0]
  415acc:	ldr	w0, [sp, #36]
  415ad0:	and	w0, w0, #0x10
  415ad4:	cmp	w0, #0x0
  415ad8:	b.eq	415b14 <ferror@plt+0x13d94>  // b.none
  415adc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415ae0:	add	x0, x0, #0x88
  415ae4:	bl	401940 <strlen@plt>
  415ae8:	mov	x1, x0
  415aec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415af0:	add	x0, x0, #0x88
  415af4:	add	x2, x1, x0
  415af8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415afc:	add	x1, x0, #0x160
  415b00:	mov	x0, x2
  415b04:	ldr	x2, [x1]
  415b08:	str	x2, [x0]
  415b0c:	ldur	x1, [x1, #5]
  415b10:	stur	x1, [x0, #5]
  415b14:	ldr	w0, [sp, #36]
  415b18:	and	w0, w0, #0x20
  415b1c:	cmp	w0, #0x0
  415b20:	b.eq	419bd4 <ferror@plt+0x17e54>  // b.none
  415b24:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415b28:	add	x0, x0, #0x88
  415b2c:	bl	401940 <strlen@plt>
  415b30:	mov	x1, x0
  415b34:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415b38:	add	x0, x0, #0x88
  415b3c:	add	x2, x1, x0
  415b40:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415b44:	add	x1, x0, #0x170
  415b48:	mov	x0, x2
  415b4c:	ldr	x2, [x1]
  415b50:	str	x2, [x0]
  415b54:	ldur	x1, [x1, #5]
  415b58:	stur	x1, [x0, #5]
  415b5c:	b	419bd4 <ferror@plt+0x17e54>
  415b60:	ldr	w0, [sp, #36]
  415b64:	and	w0, w0, #0xff000000
  415b68:	mov	w1, #0x8000000             	// #134217728
  415b6c:	cmp	w0, w1
  415b70:	b.eq	415cf4 <ferror@plt+0x13f74>  // b.none
  415b74:	mov	w1, #0x8000000             	// #134217728
  415b78:	cmp	w0, w1
  415b7c:	b.hi	415c24 <ferror@plt+0x13ea4>  // b.pmore
  415b80:	mov	w1, #0x7000000             	// #117440512
  415b84:	cmp	w0, w1
  415b88:	b.eq	415cc0 <ferror@plt+0x13f40>  // b.none
  415b8c:	mov	w1, #0x7000000             	// #117440512
  415b90:	cmp	w0, w1
  415b94:	b.hi	415c24 <ferror@plt+0x13ea4>  // b.pmore
  415b98:	mov	w1, #0x6000000             	// #100663296
  415b9c:	cmp	w0, w1
  415ba0:	b.eq	415d5c <ferror@plt+0x13fdc>  // b.none
  415ba4:	mov	w1, #0x6000000             	// #100663296
  415ba8:	cmp	w0, w1
  415bac:	b.hi	415c24 <ferror@plt+0x13ea4>  // b.pmore
  415bb0:	mov	w1, #0x5000000             	// #83886080
  415bb4:	cmp	w0, w1
  415bb8:	b.eq	415c8c <ferror@plt+0x13f0c>  // b.none
  415bbc:	mov	w1, #0x5000000             	// #83886080
  415bc0:	cmp	w0, w1
  415bc4:	b.hi	415c24 <ferror@plt+0x13ea4>  // b.pmore
  415bc8:	mov	w1, #0x4000000             	// #67108864
  415bcc:	cmp	w0, w1
  415bd0:	b.eq	415dcc <ferror@plt+0x1404c>  // b.none
  415bd4:	mov	w1, #0x4000000             	// #67108864
  415bd8:	cmp	w0, w1
  415bdc:	b.hi	415c24 <ferror@plt+0x13ea4>  // b.pmore
  415be0:	mov	w1, #0x3000000             	// #50331648
  415be4:	cmp	w0, w1
  415be8:	b.eq	415d90 <ferror@plt+0x14010>  // b.none
  415bec:	mov	w1, #0x3000000             	// #50331648
  415bf0:	cmp	w0, w1
  415bf4:	b.hi	415c24 <ferror@plt+0x13ea4>  // b.pmore
  415bf8:	mov	w1, #0x2000000             	// #33554432
  415bfc:	cmp	w0, w1
  415c00:	b.eq	415c58 <ferror@plt+0x13ed8>  // b.none
  415c04:	mov	w1, #0x2000000             	// #33554432
  415c08:	cmp	w0, w1
  415c0c:	b.hi	415c24 <ferror@plt+0x13ea4>  // b.pmore
  415c10:	cmp	w0, #0x0
  415c14:	b.eq	415e08 <ferror@plt+0x14088>  // b.none
  415c18:	mov	w1, #0x1000000             	// #16777216
  415c1c:	cmp	w0, w1
  415c20:	b.eq	415d28 <ferror@plt+0x13fa8>  // b.none
  415c24:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415c28:	add	x0, x0, #0x88
  415c2c:	bl	401940 <strlen@plt>
  415c30:	mov	x1, x0
  415c34:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415c38:	add	x0, x0, #0x88
  415c3c:	add	x0, x1, x0
  415c40:	mov	x1, #0x202c                	// #8236
  415c44:	movk	x1, #0x7266, lsl #16
  415c48:	movk	x1, #0x3f3f, lsl #32
  415c4c:	movk	x1, #0x3f, lsl #48
  415c50:	str	x1, [x0]
  415c54:	b	415e0c <ferror@plt+0x1408c>
  415c58:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415c5c:	add	x0, x0, #0x88
  415c60:	bl	401940 <strlen@plt>
  415c64:	mov	x1, x0
  415c68:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415c6c:	add	x0, x0, #0x88
  415c70:	add	x0, x1, x0
  415c74:	mov	x1, #0x202c                	// #8236
  415c78:	movk	x1, #0x7266, lsl #16
  415c7c:	movk	x1, #0x3033, lsl #32
  415c80:	movk	x1, #0x30, lsl #48
  415c84:	str	x1, [x0]
  415c88:	b	415e0c <ferror@plt+0x1408c>
  415c8c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415c90:	add	x0, x0, #0x88
  415c94:	bl	401940 <strlen@plt>
  415c98:	mov	x1, x0
  415c9c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415ca0:	add	x0, x0, #0x88
  415ca4:	add	x0, x1, x0
  415ca8:	mov	x1, #0x202c                	// #8236
  415cac:	movk	x1, #0x7266, lsl #16
  415cb0:	movk	x1, #0x3034, lsl #32
  415cb4:	movk	x1, #0x30, lsl #48
  415cb8:	str	x1, [x0]
  415cbc:	b	415e0c <ferror@plt+0x1408c>
  415cc0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415cc4:	add	x0, x0, #0x88
  415cc8:	bl	401940 <strlen@plt>
  415ccc:	mov	x1, x0
  415cd0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415cd4:	add	x0, x0, #0x88
  415cd8:	add	x0, x1, x0
  415cdc:	mov	x1, #0x202c                	// #8236
  415ce0:	movk	x1, #0x7266, lsl #16
  415ce4:	movk	x1, #0x3034, lsl #32
  415ce8:	movk	x1, #0x35, lsl #48
  415cec:	str	x1, [x0]
  415cf0:	b	415e0c <ferror@plt+0x1408c>
  415cf4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415cf8:	add	x0, x0, #0x88
  415cfc:	bl	401940 <strlen@plt>
  415d00:	mov	x1, x0
  415d04:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415d08:	add	x0, x0, #0x88
  415d0c:	add	x0, x1, x0
  415d10:	mov	x1, #0x202c                	// #8236
  415d14:	movk	x1, #0x7266, lsl #16
  415d18:	movk	x1, #0x3534, lsl #32
  415d1c:	movk	x1, #0x30, lsl #48
  415d20:	str	x1, [x0]
  415d24:	b	415e0c <ferror@plt+0x1408c>
  415d28:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415d2c:	add	x0, x0, #0x88
  415d30:	bl	401940 <strlen@plt>
  415d34:	mov	x1, x0
  415d38:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415d3c:	add	x0, x0, #0x88
  415d40:	add	x0, x1, x0
  415d44:	mov	x1, #0x202c                	// #8236
  415d48:	movk	x1, #0x7266, lsl #16
  415d4c:	movk	x1, #0x3035, lsl #32
  415d50:	movk	x1, #0x30, lsl #48
  415d54:	str	x1, [x0]
  415d58:	b	415e0c <ferror@plt+0x1408c>
  415d5c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415d60:	add	x0, x0, #0x88
  415d64:	bl	401940 <strlen@plt>
  415d68:	mov	x1, x0
  415d6c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415d70:	add	x0, x0, #0x88
  415d74:	add	x0, x1, x0
  415d78:	mov	x1, #0x202c                	// #8236
  415d7c:	movk	x1, #0x7266, lsl #16
  415d80:	movk	x1, #0x3535, lsl #32
  415d84:	movk	x1, #0x30, lsl #48
  415d88:	str	x1, [x0]
  415d8c:	b	415e0c <ferror@plt+0x1408c>
  415d90:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415d94:	add	x0, x0, #0x88
  415d98:	bl	401940 <strlen@plt>
  415d9c:	mov	x1, x0
  415da0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415da4:	add	x0, x0, #0x88
  415da8:	add	x2, x1, x0
  415dac:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415db0:	add	x1, x0, #0x180
  415db4:	mov	x0, x2
  415db8:	ldr	x2, [x1]
  415dbc:	str	x2, [x0]
  415dc0:	ldrb	w1, [x1, #8]
  415dc4:	strb	w1, [x0, #8]
  415dc8:	b	415e0c <ferror@plt+0x1408c>
  415dcc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415dd0:	add	x0, x0, #0x88
  415dd4:	bl	401940 <strlen@plt>
  415dd8:	mov	x1, x0
  415ddc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415de0:	add	x0, x0, #0x88
  415de4:	add	x2, x1, x0
  415de8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415dec:	add	x1, x0, #0x190
  415df0:	mov	x0, x2
  415df4:	ldr	x2, [x1]
  415df8:	str	x2, [x0]
  415dfc:	ldrb	w1, [x1, #8]
  415e00:	strb	w1, [x0, #8]
  415e04:	b	415e0c <ferror@plt+0x1408c>
  415e08:	nop
  415e0c:	b	419c68 <ferror@plt+0x17ee8>
  415e10:	ldr	w1, [sp, #36]
  415e14:	mov	w0, #0x8000                	// #32768
  415e18:	movk	w0, #0x381, lsl #16
  415e1c:	and	w1, w1, w0
  415e20:	mov	w0, #0x1000000             	// #16777216
  415e24:	cmp	w1, w0
  415e28:	b.ne	415e68 <ferror@plt+0x140e8>  // b.any
  415e2c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415e30:	add	x0, x0, #0x88
  415e34:	bl	401940 <strlen@plt>
  415e38:	mov	x1, x0
  415e3c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415e40:	add	x0, x0, #0x88
  415e44:	add	x2, x1, x0
  415e48:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415e4c:	add	x1, x0, #0x1a0
  415e50:	mov	x0, x2
  415e54:	ldr	x2, [x1]
  415e58:	str	x2, [x0]
  415e5c:	ldrb	w1, [x1, #8]
  415e60:	strb	w1, [x0, #8]
  415e64:	b	419bdc <ferror@plt+0x17e5c>
  415e68:	ldr	w1, [sp, #36]
  415e6c:	mov	w0, #0x8000                	// #32768
  415e70:	movk	w0, #0x381, lsl #16
  415e74:	and	w0, w1, w0
  415e78:	cmp	w0, #0x810, lsl #12
  415e7c:	b.ne	415eb4 <ferror@plt+0x14134>  // b.any
  415e80:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415e84:	add	x0, x0, #0x88
  415e88:	bl	401940 <strlen@plt>
  415e8c:	mov	x1, x0
  415e90:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415e94:	add	x0, x0, #0x88
  415e98:	add	x0, x1, x0
  415e9c:	mov	x1, #0x202c                	// #8236
  415ea0:	movk	x1, #0x7063, lsl #16
  415ea4:	movk	x1, #0x3375, lsl #32
  415ea8:	movk	x1, #0x32, lsl #48
  415eac:	str	x1, [x0]
  415eb0:	b	419bdc <ferror@plt+0x17e5c>
  415eb4:	ldr	w1, [sp, #36]
  415eb8:	mov	w0, #0x8000                	// #32768
  415ebc:	movk	w0, #0x381, lsl #16
  415ec0:	and	w1, w1, w0
  415ec4:	mov	w0, #0x2000000             	// #33554432
  415ec8:	cmp	w1, w0
  415ecc:	b.ne	415f0c <ferror@plt+0x1418c>  // b.any
  415ed0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415ed4:	add	x0, x0, #0x88
  415ed8:	bl	401940 <strlen@plt>
  415edc:	mov	x1, x0
  415ee0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  415ee4:	add	x0, x0, #0x88
  415ee8:	add	x2, x1, x0
  415eec:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415ef0:	add	x1, x0, #0x1b0
  415ef4:	mov	x0, x2
  415ef8:	ldr	x2, [x1]
  415efc:	str	x2, [x0]
  415f00:	ldrb	w1, [x1, #8]
  415f04:	strb	w1, [x0, #8]
  415f08:	b	419bdc <ferror@plt+0x17e5c>
  415f0c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415f10:	add	x0, x0, #0x1c0
  415f14:	bl	401d40 <gettext@plt>
  415f18:	str	x0, [sp, #72]
  415f1c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415f20:	add	x0, x0, #0x1c8
  415f24:	bl	401d40 <gettext@plt>
  415f28:	str	x0, [sp, #64]
  415f2c:	str	xzr, [sp, #56]
  415f30:	ldr	w0, [sp, #36]
  415f34:	and	w0, w0, #0xf
  415f38:	cmp	w0, #0x7
  415f3c:	b.eq	416014 <ferror@plt+0x14294>  // b.none
  415f40:	cmp	w0, #0x7
  415f44:	b.hi	416030 <ferror@plt+0x142b0>  // b.pmore
  415f48:	cmp	w0, #0x6
  415f4c:	b.eq	416004 <ferror@plt+0x14284>  // b.none
  415f50:	cmp	w0, #0x6
  415f54:	b.hi	416030 <ferror@plt+0x142b0>  // b.pmore
  415f58:	cmp	w0, #0x5
  415f5c:	b.eq	415ff4 <ferror@plt+0x14274>  // b.none
  415f60:	cmp	w0, #0x5
  415f64:	b.hi	416030 <ferror@plt+0x142b0>  // b.pmore
  415f68:	cmp	w0, #0x4
  415f6c:	b.eq	415fd8 <ferror@plt+0x14258>  // b.none
  415f70:	cmp	w0, #0x4
  415f74:	b.hi	416030 <ferror@plt+0x142b0>  // b.pmore
  415f78:	cmp	w0, #0x3
  415f7c:	b.eq	415fc8 <ferror@plt+0x14248>  // b.none
  415f80:	cmp	w0, #0x3
  415f84:	b.hi	416030 <ferror@plt+0x142b0>  // b.pmore
  415f88:	cmp	w0, #0x1
  415f8c:	b.eq	415f9c <ferror@plt+0x1421c>  // b.none
  415f90:	cmp	w0, #0x2
  415f94:	b.eq	415fb8 <ferror@plt+0x14238>  // b.none
  415f98:	b	416030 <ferror@plt+0x142b0>
  415f9c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415fa0:	add	x0, x0, #0x1d8
  415fa4:	str	x0, [sp, #72]
  415fa8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415fac:	add	x0, x0, #0x1e0
  415fb0:	str	x0, [sp, #56]
  415fb4:	b	416030 <ferror@plt+0x142b0>
  415fb8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415fbc:	add	x0, x0, #0x1d8
  415fc0:	str	x0, [sp, #72]
  415fc4:	b	416030 <ferror@plt+0x142b0>
  415fc8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415fcc:	add	x0, x0, #0x1e8
  415fd0:	str	x0, [sp, #72]
  415fd4:	b	416030 <ferror@plt+0x142b0>
  415fd8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415fdc:	add	x0, x0, #0x1f0
  415fe0:	str	x0, [sp, #72]
  415fe4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415fe8:	add	x0, x0, #0x1f8
  415fec:	str	x0, [sp, #56]
  415ff0:	b	416030 <ferror@plt+0x142b0>
  415ff4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  415ff8:	add	x0, x0, #0x1f0
  415ffc:	str	x0, [sp, #72]
  416000:	b	416030 <ferror@plt+0x142b0>
  416004:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416008:	add	x0, x0, #0x200
  41600c:	str	x0, [sp, #72]
  416010:	b	416030 <ferror@plt+0x142b0>
  416014:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416018:	add	x0, x0, #0x200
  41601c:	str	x0, [sp, #72]
  416020:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416024:	add	x0, x0, #0x1e0
  416028:	str	x0, [sp, #56]
  41602c:	nop
  416030:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416034:	add	x0, x0, #0x88
  416038:	bl	401940 <strlen@plt>
  41603c:	mov	x1, x0
  416040:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416044:	add	x0, x0, #0x88
  416048:	add	x2, x1, x0
  41604c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416050:	add	x1, x0, #0x208
  416054:	mov	x0, x2
  416058:	ldr	x2, [x1]
  41605c:	str	x2, [x0]
  416060:	ldur	w1, [x1, #7]
  416064:	stur	w1, [x0, #7]
  416068:	ldr	x1, [sp, #72]
  41606c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416070:	add	x0, x0, #0x88
  416074:	bl	401ac0 <strcat@plt>
  416078:	ldr	x0, [sp, #56]
  41607c:	cmp	x0, #0x0
  416080:	b.eq	416094 <ferror@plt+0x14314>  // b.none
  416084:	ldr	x1, [sp, #56]
  416088:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41608c:	add	x0, x0, #0x88
  416090:	bl	401ac0 <strcat@plt>
  416094:	ldr	w0, [sp, #36]
  416098:	and	w0, w0, #0x40
  41609c:	cmp	w0, #0x0
  4160a0:	b.eq	4160d4 <ferror@plt+0x14354>  // b.none
  4160a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4160a8:	add	x0, x0, #0x88
  4160ac:	bl	401940 <strlen@plt>
  4160b0:	mov	x1, x0
  4160b4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4160b8:	add	x0, x0, #0x88
  4160bc:	add	x0, x1, x0
  4160c0:	mov	x1, #0x202c                	// #8236
  4160c4:	movk	x1, #0x6c66, lsl #16
  4160c8:	movk	x1, #0x616f, lsl #32
  4160cc:	movk	x1, #0x74, lsl #48
  4160d0:	str	x1, [x0]
  4160d4:	ldr	w0, [sp, #36]
  4160d8:	and	w0, w0, #0x30
  4160dc:	cmp	w0, #0x30
  4160e0:	b.eq	416138 <ferror@plt+0x143b8>  // b.none
  4160e4:	cmp	w0, #0x30
  4160e8:	b.hi	416148 <ferror@plt+0x143c8>  // b.pmore
  4160ec:	cmp	w0, #0x20
  4160f0:	b.eq	416128 <ferror@plt+0x143a8>  // b.none
  4160f4:	cmp	w0, #0x20
  4160f8:	b.hi	416148 <ferror@plt+0x143c8>  // b.pmore
  4160fc:	cmp	w0, #0x0
  416100:	b.eq	416110 <ferror@plt+0x14390>  // b.none
  416104:	cmp	w0, #0x10
  416108:	b.eq	416118 <ferror@plt+0x14398>  // b.none
  41610c:	b	416148 <ferror@plt+0x143c8>
  416110:	str	xzr, [sp, #64]
  416114:	b	416148 <ferror@plt+0x143c8>
  416118:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41611c:	add	x0, x0, #0x218
  416120:	str	x0, [sp, #64]
  416124:	b	416148 <ferror@plt+0x143c8>
  416128:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41612c:	add	x0, x0, #0x220
  416130:	str	x0, [sp, #64]
  416134:	b	416148 <ferror@plt+0x143c8>
  416138:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41613c:	add	x0, x0, #0x228
  416140:	str	x0, [sp, #64]
  416144:	nop
  416148:	ldr	x0, [sp, #64]
  41614c:	cmp	x0, #0x0
  416150:	b.eq	419bdc <ferror@plt+0x17e5c>  // b.none
  416154:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416158:	add	x0, x0, #0x88
  41615c:	bl	401940 <strlen@plt>
  416160:	mov	x1, x0
  416164:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416168:	add	x0, x0, #0x88
  41616c:	add	x2, x1, x0
  416170:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416174:	add	x1, x0, #0x230
  416178:	mov	x0, x2
  41617c:	ldrh	w2, [x1]
  416180:	strh	w2, [x0]
  416184:	ldrb	w1, [x1, #2]
  416188:	strb	w1, [x0, #2]
  41618c:	ldr	x1, [sp, #64]
  416190:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416194:	add	x0, x0, #0x88
  416198:	bl	401ac0 <strcat@plt>
  41619c:	b	419bdc <ferror@plt+0x17e5c>
  4161a0:	ldr	w0, [sp, #36]
  4161a4:	and	w0, w0, #0xff000000
  4161a8:	mov	w1, #0x10000000            	// #268435456
  4161ac:	cmp	w0, w1
  4161b0:	b.eq	41634c <ferror@plt+0x145cc>  // b.none
  4161b4:	mov	w1, #0x10000000            	// #268435456
  4161b8:	cmp	w0, w1
  4161bc:	b.hi	416388 <ferror@plt+0x14608>  // b.pmore
  4161c0:	mov	w1, #0x8000000             	// #134217728
  4161c4:	cmp	w0, w1
  4161c8:	b.eq	416310 <ferror@plt+0x14590>  // b.none
  4161cc:	mov	w1, #0x8000000             	// #134217728
  4161d0:	cmp	w0, w1
  4161d4:	b.hi	416388 <ferror@plt+0x14608>  // b.pmore
  4161d8:	mov	w1, #0x4000000             	// #67108864
  4161dc:	cmp	w0, w1
  4161e0:	b.eq	4162d4 <ferror@plt+0x14554>  // b.none
  4161e4:	mov	w1, #0x4000000             	// #67108864
  4161e8:	cmp	w0, w1
  4161ec:	b.hi	416388 <ferror@plt+0x14608>  // b.pmore
  4161f0:	mov	w1, #0x2000000             	// #33554432
  4161f4:	cmp	w0, w1
  4161f8:	b.eq	416298 <ferror@plt+0x14518>  // b.none
  4161fc:	mov	w1, #0x2000000             	// #33554432
  416200:	cmp	w0, w1
  416204:	b.hi	416388 <ferror@plt+0x14608>  // b.pmore
  416208:	cmp	w0, #0x0
  41620c:	b.eq	416220 <ferror@plt+0x144a0>  // b.none
  416210:	mov	w1, #0x1000000             	// #16777216
  416214:	cmp	w0, w1
  416218:	b.eq	41625c <ferror@plt+0x144dc>  // b.none
  41621c:	b	416388 <ferror@plt+0x14608>
  416220:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416224:	add	x0, x0, #0x88
  416228:	bl	401940 <strlen@plt>
  41622c:	mov	x1, x0
  416230:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416234:	add	x0, x0, #0x88
  416238:	add	x2, x1, x0
  41623c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416240:	add	x1, x0, #0x238
  416244:	mov	x0, x2
  416248:	ldr	x2, [x1]
  41624c:	str	x2, [x0]
  416250:	ldur	x1, [x1, #6]
  416254:	stur	x1, [x0, #6]
  416258:	b	4163a8 <ferror@plt+0x14628>
  41625c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416260:	add	x0, x0, #0x88
  416264:	bl	401940 <strlen@plt>
  416268:	mov	x1, x0
  41626c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416270:	add	x0, x0, #0x88
  416274:	add	x2, x1, x0
  416278:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41627c:	add	x1, x0, #0x248
  416280:	mov	x0, x2
  416284:	ldr	x2, [x1]
  416288:	str	x2, [x0]
  41628c:	ldrb	w1, [x1, #8]
  416290:	strb	w1, [x0, #8]
  416294:	b	4163a8 <ferror@plt+0x14628>
  416298:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41629c:	add	x0, x0, #0x88
  4162a0:	bl	401940 <strlen@plt>
  4162a4:	mov	x1, x0
  4162a8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4162ac:	add	x0, x0, #0x88
  4162b0:	add	x2, x1, x0
  4162b4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4162b8:	add	x1, x0, #0x258
  4162bc:	mov	x0, x2
  4162c0:	ldr	x2, [x1]
  4162c4:	str	x2, [x0]
  4162c8:	ldrb	w1, [x1, #8]
  4162cc:	strb	w1, [x0, #8]
  4162d0:	b	4163a8 <ferror@plt+0x14628>
  4162d4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4162d8:	add	x0, x0, #0x88
  4162dc:	bl	401940 <strlen@plt>
  4162e0:	mov	x1, x0
  4162e4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4162e8:	add	x0, x0, #0x88
  4162ec:	add	x2, x1, x0
  4162f0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4162f4:	add	x1, x0, #0x268
  4162f8:	mov	x0, x2
  4162fc:	ldr	x2, [x1]
  416300:	str	x2, [x0]
  416304:	ldrb	w1, [x1, #8]
  416308:	strb	w1, [x0, #8]
  41630c:	b	4163a8 <ferror@plt+0x14628>
  416310:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416314:	add	x0, x0, #0x88
  416318:	bl	401940 <strlen@plt>
  41631c:	mov	x1, x0
  416320:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416324:	add	x0, x0, #0x88
  416328:	add	x2, x1, x0
  41632c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416330:	add	x1, x0, #0x278
  416334:	mov	x0, x2
  416338:	ldr	x2, [x1]
  41633c:	str	x2, [x0]
  416340:	ldrb	w1, [x1, #8]
  416344:	strb	w1, [x0, #8]
  416348:	b	4163a8 <ferror@plt+0x14628>
  41634c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416350:	add	x0, x0, #0x88
  416354:	bl	401940 <strlen@plt>
  416358:	mov	x1, x0
  41635c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416360:	add	x0, x0, #0x88
  416364:	add	x2, x1, x0
  416368:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41636c:	add	x1, x0, #0x288
  416370:	mov	x0, x2
  416374:	ldr	x2, [x1]
  416378:	str	x2, [x0]
  41637c:	ldrb	w1, [x1, #8]
  416380:	strb	w1, [x0, #8]
  416384:	b	4163a8 <ferror@plt+0x14628>
  416388:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41638c:	add	x0, x0, #0x298
  416390:	bl	401d40 <gettext@plt>
  416394:	mov	x1, x0
  416398:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41639c:	add	x0, x0, #0x88
  4163a0:	bl	401ac0 <strcat@plt>
  4163a4:	nop
  4163a8:	ldr	w0, [sp, #36]
  4163ac:	and	w0, w0, #0xff0000
  4163b0:	cmp	w0, #0x60, lsl #12
  4163b4:	b.eq	4164c0 <ferror@plt+0x14740>  // b.none
  4163b8:	cmp	w0, #0x60, lsl #12
  4163bc:	b.hi	416508 <ferror@plt+0x14788>  // b.pmore
  4163c0:	cmp	w0, #0x30, lsl #12
  4163c4:	b.eq	416478 <ferror@plt+0x146f8>  // b.none
  4163c8:	cmp	w0, #0x30, lsl #12
  4163cc:	b.hi	416508 <ferror@plt+0x14788>  // b.pmore
  4163d0:	cmp	w0, #0x20, lsl #12
  4163d4:	b.eq	416430 <ferror@plt+0x146b0>  // b.none
  4163d8:	cmp	w0, #0x20, lsl #12
  4163dc:	b.hi	416508 <ferror@plt+0x14788>  // b.pmore
  4163e0:	cmp	w0, #0x0
  4163e4:	b.eq	416528 <ferror@plt+0x147a8>  // b.none
  4163e8:	cmp	w0, #0x10, lsl #12
  4163ec:	b.ne	416508 <ferror@plt+0x14788>  // b.any
  4163f0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4163f4:	add	x0, x0, #0x88
  4163f8:	bl	401940 <strlen@plt>
  4163fc:	mov	x1, x0
  416400:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416404:	add	x0, x0, #0x88
  416408:	add	x1, x1, x0
  41640c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416410:	add	x0, x0, #0x2b8
  416414:	mov	x2, x1
  416418:	mov	x3, x0
  41641c:	ldp	x0, x1, [x3]
  416420:	stp	x0, x1, [x2]
  416424:	ldrh	w0, [x3, #16]
  416428:	strh	w0, [x2, #16]
  41642c:	b	41652c <ferror@plt+0x147ac>
  416430:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416434:	add	x0, x0, #0x88
  416438:	bl	401940 <strlen@plt>
  41643c:	mov	x1, x0
  416440:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416444:	add	x0, x0, #0x88
  416448:	add	x1, x1, x0
  41644c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416450:	add	x0, x0, #0x2d0
  416454:	mov	x2, x1
  416458:	mov	x3, x0
  41645c:	ldp	x0, x1, [x3]
  416460:	stp	x0, x1, [x2]
  416464:	add	x1, x3, #0xf
  416468:	add	x0, x2, #0xf
  41646c:	ldr	w1, [x1]
  416470:	str	w1, [x0]
  416474:	b	41652c <ferror@plt+0x147ac>
  416478:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41647c:	add	x0, x0, #0x88
  416480:	bl	401940 <strlen@plt>
  416484:	mov	x1, x0
  416488:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41648c:	add	x0, x0, #0x88
  416490:	add	x1, x1, x0
  416494:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416498:	add	x0, x0, #0x2e8
  41649c:	mov	x2, x1
  4164a0:	mov	x3, x0
  4164a4:	ldp	x0, x1, [x3]
  4164a8:	stp	x0, x1, [x2]
  4164ac:	add	x1, x3, #0xf
  4164b0:	add	x0, x2, #0xf
  4164b4:	ldr	w1, [x1]
  4164b8:	str	w1, [x0]
  4164bc:	b	41652c <ferror@plt+0x147ac>
  4164c0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4164c4:	add	x0, x0, #0x88
  4164c8:	bl	401940 <strlen@plt>
  4164cc:	mov	x1, x0
  4164d0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4164d4:	add	x0, x0, #0x88
  4164d8:	add	x1, x1, x0
  4164dc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4164e0:	add	x0, x0, #0x300
  4164e4:	mov	x2, x1
  4164e8:	mov	x3, x0
  4164ec:	ldp	x0, x1, [x3]
  4164f0:	stp	x0, x1, [x2]
  4164f4:	add	x1, x3, #0xf
  4164f8:	add	x0, x2, #0xf
  4164fc:	ldr	w1, [x1]
  416500:	str	w1, [x0]
  416504:	b	41652c <ferror@plt+0x147ac>
  416508:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41650c:	add	x0, x0, #0x318
  416510:	bl	401d40 <gettext@plt>
  416514:	mov	x1, x0
  416518:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41651c:	add	x0, x0, #0x88
  416520:	bl	401ac0 <strcat@plt>
  416524:	b	41652c <ferror@plt+0x147ac>
  416528:	nop
  41652c:	ldr	w0, [sp, #36]
  416530:	and	w0, w0, #0x100
  416534:	cmp	w0, #0x0
  416538:	b.eq	416578 <ferror@plt+0x147f8>  // b.none
  41653c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416540:	add	x0, x0, #0x88
  416544:	bl	401940 <strlen@plt>
  416548:	mov	x1, x0
  41654c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416550:	add	x0, x0, #0x88
  416554:	add	x1, x1, x0
  416558:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41655c:	add	x0, x0, #0x338
  416560:	mov	x2, x1
  416564:	mov	x3, x0
  416568:	ldp	x0, x1, [x3]
  41656c:	stp	x0, x1, [x2]
  416570:	ldr	w0, [x3, #16]
  416574:	str	w0, [x2, #16]
  416578:	ldr	w0, [sp, #36]
  41657c:	and	w0, w0, #0xff
  416580:	cmp	w0, #0x0
  416584:	b.eq	4165c0 <ferror@plt+0x14840>  // b.none
  416588:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41658c:	add	x0, x0, #0x88
  416590:	bl	401940 <strlen@plt>
  416594:	mov	x1, x0
  416598:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41659c:	add	x0, x0, #0x88
  4165a0:	add	x3, x1, x0
  4165a4:	ldr	w0, [sp, #36]
  4165a8:	and	w0, w0, #0xff
  4165ac:	mov	w2, w0
  4165b0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4165b4:	add	x1, x0, #0x350
  4165b8:	mov	x0, x3
  4165bc:	bl	4019c0 <sprintf@plt>
  4165c0:	ldr	w0, [sp, #36]
  4165c4:	and	w0, w0, #0xfe00
  4165c8:	cmp	w0, #0x0
  4165cc:	b.eq	419be4 <ferror@plt+0x17e64>  // b.none
  4165d0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4165d4:	add	x0, x0, #0x88
  4165d8:	bl	401940 <strlen@plt>
  4165dc:	mov	x1, x0
  4165e0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4165e4:	add	x0, x0, #0x88
  4165e8:	add	x19, x1, x0
  4165ec:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4165f0:	add	x0, x0, #0x370
  4165f4:	bl	401d40 <gettext@plt>
  4165f8:	mov	x1, x0
  4165fc:	ldr	w0, [sp, #36]
  416600:	and	w0, w0, #0xfe00
  416604:	mov	w2, w0
  416608:	mov	x0, x19
  41660c:	bl	4019c0 <sprintf@plt>
  416610:	b	419be4 <ferror@plt+0x17e64>
  416614:	ldr	w0, [sp, #36]
  416618:	cmp	w0, #0x0
  41661c:	b.ge	416658 <ferror@plt+0x148d8>  // b.tcont
  416620:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416624:	add	x0, x0, #0x88
  416628:	bl	401940 <strlen@plt>
  41662c:	mov	x1, x0
  416630:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416634:	add	x0, x0, #0x88
  416638:	add	x2, x1, x0
  41663c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416640:	add	x1, x0, #0x390
  416644:	mov	x0, x2
  416648:	ldr	w2, [x1]
  41664c:	str	w2, [x0]
  416650:	ldrh	w1, [x1, #4]
  416654:	strh	w1, [x0, #4]
  416658:	ldr	w0, [sp, #36]
  41665c:	and	w0, w0, #0x10000
  416660:	cmp	w0, #0x0
  416664:	b.eq	416684 <ferror@plt+0x14904>  // b.none
  416668:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41666c:	add	x0, x0, #0x398
  416670:	bl	401d40 <gettext@plt>
  416674:	mov	x1, x0
  416678:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41667c:	add	x0, x0, #0x88
  416680:	bl	401ac0 <strcat@plt>
  416684:	ldr	w0, [sp, #36]
  416688:	and	w0, w0, #0x8000
  41668c:	cmp	w0, #0x0
  416690:	b.eq	419bec <ferror@plt+0x17e6c>  // b.none
  416694:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416698:	add	x0, x0, #0x3a8
  41669c:	bl	401d40 <gettext@plt>
  4166a0:	mov	x1, x0
  4166a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4166a8:	add	x0, x0, #0x88
  4166ac:	bl	401ac0 <strcat@plt>
  4166b0:	b	419bec <ferror@plt+0x17e6c>
  4166b4:	ldr	w0, [sp, #36]
  4166b8:	and	w0, w0, #0x3
  4166bc:	cmp	w0, #0x0
  4166c0:	b.eq	419bf4 <ferror@plt+0x17e74>  // b.none
  4166c4:	mov	x0, #0x202c                	// #8236
  4166c8:	movk	x0, #0x6261, lsl #16
  4166cc:	movk	x0, #0x7669, lsl #32
  4166d0:	movk	x0, #0x30, lsl #48
  4166d4:	str	x0, [sp, #48]
  4166d8:	ldrb	w1, [sp, #54]
  4166dc:	ldr	w0, [sp, #36]
  4166e0:	and	w0, w0, #0xff
  4166e4:	and	w0, w0, #0x3
  4166e8:	and	w0, w0, #0xff
  4166ec:	add	w0, w1, w0
  4166f0:	and	w0, w0, #0xff
  4166f4:	strb	w0, [sp, #54]
  4166f8:	add	x0, sp, #0x30
  4166fc:	mov	x1, x0
  416700:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416704:	add	x0, x0, #0x88
  416708:	bl	401ac0 <strcat@plt>
  41670c:	b	419bf4 <ferror@plt+0x17e74>
  416710:	ldr	w0, [sp, #36]
  416714:	and	w1, w0, #0xf0000000
  416718:	mov	w0, #0xf0000000            	// #-268435456
  41671c:	cmp	w1, w0
  416720:	b.ne	41675c <ferror@plt+0x149dc>  // b.any
  416724:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416728:	add	x0, x0, #0x88
  41672c:	bl	401940 <strlen@plt>
  416730:	mov	x1, x0
  416734:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416738:	add	x0, x0, #0x88
  41673c:	add	x2, x1, x0
  416740:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416744:	add	x1, x0, #0x3c0
  416748:	mov	x0, x2
  41674c:	ldr	x2, [x1]
  416750:	str	x2, [x0]
  416754:	ldr	w1, [x1, #8]
  416758:	str	w1, [x0, #8]
  41675c:	ldr	w0, [sp, #36]
  416760:	and	w0, w0, #0x100000
  416764:	cmp	w0, #0x0
  416768:	b.eq	4167a8 <ferror@plt+0x14a28>  // b.none
  41676c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416770:	add	x0, x0, #0x88
  416774:	bl	401940 <strlen@plt>
  416778:	mov	x1, x0
  41677c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416780:	add	x0, x0, #0x88
  416784:	add	x1, x1, x0
  416788:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41678c:	add	x0, x0, #0x3d0
  416790:	mov	x2, x1
  416794:	mov	x3, x0
  416798:	ldp	x0, x1, [x3]
  41679c:	stp	x0, x1, [x2]
  4167a0:	ldrh	w0, [x3, #16]
  4167a4:	strh	w0, [x2, #16]
  4167a8:	ldr	w0, [sp, #36]
  4167ac:	and	w0, w0, #0x3
  4167b0:	cmp	w0, #0x0
  4167b4:	b.ne	4167f0 <ferror@plt+0x14a70>  // b.any
  4167b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4167bc:	add	x0, x0, #0x88
  4167c0:	bl	401940 <strlen@plt>
  4167c4:	mov	x1, x0
  4167c8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4167cc:	add	x0, x0, #0x88
  4167d0:	add	x2, x1, x0
  4167d4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4167d8:	add	x1, x0, #0x3e8
  4167dc:	mov	x0, x2
  4167e0:	ldr	x2, [x1]
  4167e4:	str	x2, [x0]
  4167e8:	ldur	x1, [x1, #7]
  4167ec:	stur	x1, [x0, #7]
  4167f0:	ldr	w0, [sp, #36]
  4167f4:	and	w0, w0, #0x60
  4167f8:	cmp	w0, #0x0
  4167fc:	b.ne	41683c <ferror@plt+0x14abc>  // b.any
  416800:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416804:	add	x0, x0, #0x88
  416808:	bl	401940 <strlen@plt>
  41680c:	mov	x1, x0
  416810:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416814:	add	x0, x0, #0x88
  416818:	add	x1, x1, x0
  41681c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416820:	add	x0, x0, #0x3f8
  416824:	mov	x2, x1
  416828:	mov	x3, x0
  41682c:	ldp	x0, x1, [x3]
  416830:	stp	x0, x1, [x2]
  416834:	ldrh	w0, [x3, #16]
  416838:	strh	w0, [x2, #16]
  41683c:	ldr	w0, [sp, #36]
  416840:	and	w0, w0, #0x300
  416844:	cmp	w0, #0x0
  416848:	b.ne	416884 <ferror@plt+0x14b04>  // b.any
  41684c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416850:	add	x0, x0, #0x88
  416854:	bl	401940 <strlen@plt>
  416858:	mov	x1, x0
  41685c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416860:	add	x0, x0, #0x88
  416864:	add	x2, x1, x0
  416868:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41686c:	add	x1, x0, #0x410
  416870:	mov	x0, x2
  416874:	ldr	x2, [x1]
  416878:	str	x2, [x0]
  41687c:	ldur	x1, [x1, #6]
  416880:	stur	x1, [x0, #6]
  416884:	ldr	w0, [sp, #36]
  416888:	and	w0, w0, #0xc00
  41688c:	cmp	w0, #0x0
  416890:	b.ne	4168cc <ferror@plt+0x14b4c>  // b.any
  416894:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416898:	add	x0, x0, #0x88
  41689c:	bl	401940 <strlen@plt>
  4168a0:	mov	x1, x0
  4168a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4168a8:	add	x0, x0, #0x88
  4168ac:	add	x2, x1, x0
  4168b0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4168b4:	add	x1, x0, #0x420
  4168b8:	mov	x0, x2
  4168bc:	ldr	x2, [x1]
  4168c0:	str	x2, [x0]
  4168c4:	ldur	x1, [x1, #7]
  4168c8:	stur	x1, [x0, #7]
  4168cc:	ldr	w0, [sp, #36]
  4168d0:	and	w0, w0, #0x3000
  4168d4:	cmp	w0, #0x0
  4168d8:	b.ne	416914 <ferror@plt+0x14b94>  // b.any
  4168dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4168e0:	add	x0, x0, #0x88
  4168e4:	bl	401940 <strlen@plt>
  4168e8:	mov	x1, x0
  4168ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4168f0:	add	x0, x0, #0x88
  4168f4:	add	x2, x1, x0
  4168f8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4168fc:	add	x1, x0, #0x430
  416900:	mov	x0, x2
  416904:	ldr	x2, [x1]
  416908:	str	x2, [x0]
  41690c:	ldur	x1, [x1, #6]
  416910:	stur	x1, [x0, #6]
  416914:	ldr	w0, [sp, #36]
  416918:	and	w0, w0, #0xc000
  41691c:	cmp	w0, #0x0
  416920:	b.ne	41695c <ferror@plt+0x14bdc>  // b.any
  416924:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416928:	add	x0, x0, #0x88
  41692c:	bl	401940 <strlen@plt>
  416930:	mov	x1, x0
  416934:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416938:	add	x0, x0, #0x88
  41693c:	add	x2, x1, x0
  416940:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416944:	add	x1, x0, #0x440
  416948:	mov	x0, x2
  41694c:	ldr	x2, [x1]
  416950:	str	x2, [x0]
  416954:	ldur	x1, [x1, #6]
  416958:	stur	x1, [x0, #6]
  41695c:	ldr	w0, [sp, #36]
  416960:	and	w0, w0, #0xffff
  416964:	str	w0, [sp, #36]
  416968:	b	416d30 <ferror@plt+0x14fb0>
  41696c:	ldr	w0, [sp, #36]
  416970:	neg	w1, w0
  416974:	ldr	w0, [sp, #36]
  416978:	and	w0, w1, w0
  41697c:	cmp	w0, #0x8, lsl #12
  416980:	b.eq	416cdc <ferror@plt+0x14f5c>  // b.none
  416984:	cmp	w0, #0x8, lsl #12
  416988:	b.hi	416d18 <ferror@plt+0x14f98>  // b.pmore
  41698c:	cmp	w0, #0x4, lsl #12
  416990:	b.eq	416ca0 <ferror@plt+0x14f20>  // b.none
  416994:	cmp	w0, #0x4, lsl #12
  416998:	b.hi	416d18 <ferror@plt+0x14f98>  // b.pmore
  41699c:	cmp	w0, #0x2, lsl #12
  4169a0:	b.eq	416c64 <ferror@plt+0x14ee4>  // b.none
  4169a4:	cmp	w0, #0x2, lsl #12
  4169a8:	b.hi	416d18 <ferror@plt+0x14f98>  // b.pmore
  4169ac:	cmp	w0, #0x1, lsl #12
  4169b0:	b.eq	416c28 <ferror@plt+0x14ea8>  // b.none
  4169b4:	cmp	w0, #0x1, lsl #12
  4169b8:	b.hi	416d18 <ferror@plt+0x14f98>  // b.pmore
  4169bc:	cmp	w0, #0x800
  4169c0:	b.eq	416bec <ferror@plt+0x14e6c>  // b.none
  4169c4:	cmp	w0, #0x800
  4169c8:	b.hi	416d18 <ferror@plt+0x14f98>  // b.pmore
  4169cc:	cmp	w0, #0x400
  4169d0:	b.eq	416bb0 <ferror@plt+0x14e30>  // b.none
  4169d4:	cmp	w0, #0x400
  4169d8:	b.hi	416d18 <ferror@plt+0x14f98>  // b.pmore
  4169dc:	cmp	w0, #0x200
  4169e0:	b.eq	416b74 <ferror@plt+0x14df4>  // b.none
  4169e4:	cmp	w0, #0x200
  4169e8:	b.hi	416d18 <ferror@plt+0x14f98>  // b.pmore
  4169ec:	cmp	w0, #0x100
  4169f0:	b.eq	416b38 <ferror@plt+0x14db8>  // b.none
  4169f4:	cmp	w0, #0x100
  4169f8:	b.hi	416d18 <ferror@plt+0x14f98>  // b.pmore
  4169fc:	cmp	w0, #0x40
  416a00:	b.eq	416afc <ferror@plt+0x14d7c>  // b.none
  416a04:	cmp	w0, #0x40
  416a08:	b.hi	416d18 <ferror@plt+0x14f98>  // b.pmore
  416a0c:	cmp	w0, #0x20
  416a10:	b.eq	416ac0 <ferror@plt+0x14d40>  // b.none
  416a14:	cmp	w0, #0x20
  416a18:	b.hi	416d18 <ferror@plt+0x14f98>  // b.pmore
  416a1c:	cmp	w0, #0x1
  416a20:	b.eq	416a30 <ferror@plt+0x14cb0>  // b.none
  416a24:	cmp	w0, #0x2
  416a28:	b.eq	416a78 <ferror@plt+0x14cf8>  // b.none
  416a2c:	b	416d18 <ferror@plt+0x14f98>
  416a30:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416a34:	add	x0, x0, #0x88
  416a38:	bl	401940 <strlen@plt>
  416a3c:	mov	x1, x0
  416a40:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416a44:	add	x0, x0, #0x88
  416a48:	add	x1, x1, x0
  416a4c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416a50:	add	x0, x0, #0x450
  416a54:	mov	x2, x1
  416a58:	mov	x3, x0
  416a5c:	ldp	x0, x1, [x3]
  416a60:	stp	x0, x1, [x2]
  416a64:	add	x1, x3, #0xf
  416a68:	add	x0, x2, #0xf
  416a6c:	ldr	x1, [x1]
  416a70:	str	x1, [x0]
  416a74:	b	416d1c <ferror@plt+0x14f9c>
  416a78:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416a7c:	add	x0, x0, #0x88
  416a80:	bl	401940 <strlen@plt>
  416a84:	mov	x1, x0
  416a88:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416a8c:	add	x0, x0, #0x88
  416a90:	add	x1, x1, x0
  416a94:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416a98:	add	x0, x0, #0x468
  416a9c:	mov	x2, x1
  416aa0:	mov	x3, x0
  416aa4:	ldp	x0, x1, [x3]
  416aa8:	stp	x0, x1, [x2]
  416aac:	add	x1, x3, #0xf
  416ab0:	add	x0, x2, #0xf
  416ab4:	ldr	x1, [x1]
  416ab8:	str	x1, [x0]
  416abc:	b	416d1c <ferror@plt+0x14f9c>
  416ac0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416ac4:	add	x0, x0, #0x88
  416ac8:	bl	401940 <strlen@plt>
  416acc:	mov	x1, x0
  416ad0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416ad4:	add	x0, x0, #0x88
  416ad8:	add	x2, x1, x0
  416adc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416ae0:	add	x1, x0, #0x480
  416ae4:	mov	x0, x2
  416ae8:	ldr	x2, [x1]
  416aec:	str	x2, [x0]
  416af0:	ldur	x1, [x1, #5]
  416af4:	stur	x1, [x0, #5]
  416af8:	b	416d1c <ferror@plt+0x14f9c>
  416afc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416b00:	add	x0, x0, #0x88
  416b04:	bl	401940 <strlen@plt>
  416b08:	mov	x1, x0
  416b0c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416b10:	add	x0, x0, #0x88
  416b14:	add	x2, x1, x0
  416b18:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416b1c:	add	x1, x0, #0x490
  416b20:	mov	x0, x2
  416b24:	ldr	x2, [x1]
  416b28:	str	x2, [x0]
  416b2c:	ldur	x1, [x1, #5]
  416b30:	stur	x1, [x0, #5]
  416b34:	b	416d1c <ferror@plt+0x14f9c>
  416b38:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416b3c:	add	x0, x0, #0x88
  416b40:	bl	401940 <strlen@plt>
  416b44:	mov	x1, x0
  416b48:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416b4c:	add	x0, x0, #0x88
  416b50:	add	x2, x1, x0
  416b54:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416b58:	add	x1, x0, #0x4a0
  416b5c:	mov	x0, x2
  416b60:	ldr	x2, [x1]
  416b64:	str	x2, [x0]
  416b68:	ldur	w1, [x1, #7]
  416b6c:	stur	w1, [x0, #7]
  416b70:	b	416d1c <ferror@plt+0x14f9c>
  416b74:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416b78:	add	x0, x0, #0x88
  416b7c:	bl	401940 <strlen@plt>
  416b80:	mov	x1, x0
  416b84:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416b88:	add	x0, x0, #0x88
  416b8c:	add	x2, x1, x0
  416b90:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416b94:	add	x1, x0, #0x4b0
  416b98:	mov	x0, x2
  416b9c:	ldr	x2, [x1]
  416ba0:	str	x2, [x0]
  416ba4:	ldrh	w1, [x1, #8]
  416ba8:	strh	w1, [x0, #8]
  416bac:	b	416d1c <ferror@plt+0x14f9c>
  416bb0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416bb4:	add	x0, x0, #0x88
  416bb8:	bl	401940 <strlen@plt>
  416bbc:	mov	x1, x0
  416bc0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416bc4:	add	x0, x0, #0x88
  416bc8:	add	x2, x1, x0
  416bcc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416bd0:	add	x1, x0, #0x4c0
  416bd4:	mov	x0, x2
  416bd8:	ldr	x2, [x1]
  416bdc:	str	x2, [x0]
  416be0:	ldr	w1, [x1, #8]
  416be4:	str	w1, [x0, #8]
  416be8:	b	416d1c <ferror@plt+0x14f9c>
  416bec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416bf0:	add	x0, x0, #0x88
  416bf4:	bl	401940 <strlen@plt>
  416bf8:	mov	x1, x0
  416bfc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416c00:	add	x0, x0, #0x88
  416c04:	add	x2, x1, x0
  416c08:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416c0c:	add	x1, x0, #0x4d0
  416c10:	mov	x0, x2
  416c14:	ldr	x2, [x1]
  416c18:	str	x2, [x0]
  416c1c:	ldur	w1, [x1, #7]
  416c20:	stur	w1, [x0, #7]
  416c24:	b	416d1c <ferror@plt+0x14f9c>
  416c28:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416c2c:	add	x0, x0, #0x88
  416c30:	bl	401940 <strlen@plt>
  416c34:	mov	x1, x0
  416c38:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416c3c:	add	x0, x0, #0x88
  416c40:	add	x2, x1, x0
  416c44:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416c48:	add	x1, x0, #0x4e0
  416c4c:	mov	x0, x2
  416c50:	ldr	x2, [x1]
  416c54:	str	x2, [x0]
  416c58:	ldur	w1, [x1, #7]
  416c5c:	stur	w1, [x0, #7]
  416c60:	b	416d1c <ferror@plt+0x14f9c>
  416c64:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416c68:	add	x0, x0, #0x88
  416c6c:	bl	401940 <strlen@plt>
  416c70:	mov	x1, x0
  416c74:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416c78:	add	x0, x0, #0x88
  416c7c:	add	x2, x1, x0
  416c80:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416c84:	add	x1, x0, #0x4f0
  416c88:	mov	x0, x2
  416c8c:	ldr	x2, [x1]
  416c90:	str	x2, [x0]
  416c94:	ldrh	w1, [x1, #8]
  416c98:	strh	w1, [x0, #8]
  416c9c:	b	416d1c <ferror@plt+0x14f9c>
  416ca0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416ca4:	add	x0, x0, #0x88
  416ca8:	bl	401940 <strlen@plt>
  416cac:	mov	x1, x0
  416cb0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416cb4:	add	x0, x0, #0x88
  416cb8:	add	x2, x1, x0
  416cbc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416cc0:	add	x1, x0, #0x500
  416cc4:	mov	x0, x2
  416cc8:	ldr	x2, [x1]
  416ccc:	str	x2, [x0]
  416cd0:	ldur	w1, [x1, #7]
  416cd4:	stur	w1, [x0, #7]
  416cd8:	b	416d1c <ferror@plt+0x14f9c>
  416cdc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416ce0:	add	x0, x0, #0x88
  416ce4:	bl	401940 <strlen@plt>
  416ce8:	mov	x1, x0
  416cec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416cf0:	add	x0, x0, #0x88
  416cf4:	add	x2, x1, x0
  416cf8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416cfc:	add	x1, x0, #0x510
  416d00:	mov	x0, x2
  416d04:	ldr	x2, [x1]
  416d08:	str	x2, [x0]
  416d0c:	ldrh	w1, [x1, #8]
  416d10:	strh	w1, [x0, #8]
  416d14:	b	416d1c <ferror@plt+0x14f9c>
  416d18:	nop
  416d1c:	ldr	w0, [sp, #36]
  416d20:	sub	w0, w0, #0x1
  416d24:	ldr	w1, [sp, #36]
  416d28:	and	w0, w1, w0
  416d2c:	str	w0, [sp, #36]
  416d30:	ldr	w0, [sp, #36]
  416d34:	cmp	w0, #0x0
  416d38:	b.ne	41696c <ferror@plt+0x14bec>  // b.any
  416d3c:	b	419c68 <ferror@plt+0x17ee8>
  416d40:	ldr	w0, [sp, #36]
  416d44:	and	w0, w0, #0xf0000000
  416d48:	mov	w1, #0x60000000            	// #1610612736
  416d4c:	cmp	w0, w1
  416d50:	b.eq	416dc0 <ferror@plt+0x15040>  // b.none
  416d54:	mov	w1, #0x60000000            	// #1610612736
  416d58:	cmp	w0, w1
  416d5c:	b.hi	416f20 <ferror@plt+0x151a0>  // b.pmore
  416d60:	mov	w1, #0x40000000            	// #1073741824
  416d64:	cmp	w0, w1
  416d68:	b.eq	416dfc <ferror@plt+0x1507c>  // b.none
  416d6c:	mov	w1, #0x40000000            	// #1073741824
  416d70:	cmp	w0, w1
  416d74:	b.hi	416f20 <ferror@plt+0x151a0>  // b.pmore
  416d78:	mov	w1, #0x30000000            	// #805306368
  416d7c:	cmp	w0, w1
  416d80:	b.eq	416e38 <ferror@plt+0x150b8>  // b.none
  416d84:	mov	w1, #0x30000000            	// #805306368
  416d88:	cmp	w0, w1
  416d8c:	b.hi	416f20 <ferror@plt+0x151a0>  // b.pmore
  416d90:	mov	w1, #0x20000000            	// #536870912
  416d94:	cmp	w0, w1
  416d98:	b.eq	416e74 <ferror@plt+0x150f4>  // b.none
  416d9c:	mov	w1, #0x20000000            	// #536870912
  416da0:	cmp	w0, w1
  416da4:	b.hi	416f20 <ferror@plt+0x151a0>  // b.pmore
  416da8:	cmp	w0, #0x0
  416dac:	b.eq	416ee4 <ferror@plt+0x15164>  // b.none
  416db0:	mov	w1, #0x10000000            	// #268435456
  416db4:	cmp	w0, w1
  416db8:	b.eq	416eb0 <ferror@plt+0x15130>  // b.none
  416dbc:	b	416f20 <ferror@plt+0x151a0>
  416dc0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416dc4:	add	x0, x0, #0x88
  416dc8:	bl	401940 <strlen@plt>
  416dcc:	mov	x1, x0
  416dd0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416dd4:	add	x0, x0, #0x88
  416dd8:	add	x2, x1, x0
  416ddc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416de0:	add	x1, x0, #0x520
  416de4:	mov	x0, x2
  416de8:	ldr	x2, [x1]
  416dec:	str	x2, [x0]
  416df0:	ldur	w1, [x1, #7]
  416df4:	stur	w1, [x0, #7]
  416df8:	b	416f40 <ferror@plt+0x151c0>
  416dfc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416e00:	add	x0, x0, #0x88
  416e04:	bl	401940 <strlen@plt>
  416e08:	mov	x1, x0
  416e0c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416e10:	add	x0, x0, #0x88
  416e14:	add	x2, x1, x0
  416e18:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416e1c:	add	x1, x0, #0x530
  416e20:	mov	x0, x2
  416e24:	ldr	x2, [x1]
  416e28:	str	x2, [x0]
  416e2c:	ldur	w1, [x1, #7]
  416e30:	stur	w1, [x0, #7]
  416e34:	b	416f40 <ferror@plt+0x151c0>
  416e38:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416e3c:	add	x0, x0, #0x88
  416e40:	bl	401940 <strlen@plt>
  416e44:	mov	x1, x0
  416e48:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416e4c:	add	x0, x0, #0x88
  416e50:	add	x2, x1, x0
  416e54:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416e58:	add	x1, x0, #0x540
  416e5c:	mov	x0, x2
  416e60:	ldr	x2, [x1]
  416e64:	str	x2, [x0]
  416e68:	ldrb	w1, [x1, #8]
  416e6c:	strb	w1, [x0, #8]
  416e70:	b	416f40 <ferror@plt+0x151c0>
  416e74:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416e78:	add	x0, x0, #0x88
  416e7c:	bl	401940 <strlen@plt>
  416e80:	mov	x1, x0
  416e84:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416e88:	add	x0, x0, #0x88
  416e8c:	add	x2, x1, x0
  416e90:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416e94:	add	x1, x0, #0x550
  416e98:	mov	x0, x2
  416e9c:	ldr	x2, [x1]
  416ea0:	str	x2, [x0]
  416ea4:	ldrb	w1, [x1, #8]
  416ea8:	strb	w1, [x0, #8]
  416eac:	b	416f40 <ferror@plt+0x151c0>
  416eb0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416eb4:	add	x0, x0, #0x88
  416eb8:	bl	401940 <strlen@plt>
  416ebc:	mov	x1, x0
  416ec0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416ec4:	add	x0, x0, #0x88
  416ec8:	add	x0, x1, x0
  416ecc:	mov	x1, #0x202c                	// #8236
  416ed0:	movk	x1, #0x3876, lsl #16
  416ed4:	movk	x1, #0x3035, lsl #32
  416ed8:	movk	x1, #0x65, lsl #48
  416edc:	str	x1, [x0]
  416ee0:	b	416f40 <ferror@plt+0x151c0>
  416ee4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416ee8:	add	x0, x0, #0x88
  416eec:	bl	401940 <strlen@plt>
  416ef0:	mov	x1, x0
  416ef4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416ef8:	add	x0, x0, #0x88
  416efc:	add	x2, x1, x0
  416f00:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416f04:	add	x1, x0, #0x560
  416f08:	mov	x0, x2
  416f0c:	ldr	w2, [x1]
  416f10:	str	w2, [x0]
  416f14:	ldur	w1, [x1, #3]
  416f18:	stur	w1, [x0, #3]
  416f1c:	b	416f40 <ferror@plt+0x151c0>
  416f20:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416f24:	add	x0, x0, #0x568
  416f28:	bl	401d40 <gettext@plt>
  416f2c:	mov	x1, x0
  416f30:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416f34:	add	x0, x0, #0x88
  416f38:	bl	401ac0 <strcat@plt>
  416f3c:	nop
  416f40:	b	419c68 <ferror@plt+0x17ee8>
  416f44:	ldr	w0, [sp, #36]
  416f48:	and	w0, w0, #0x30000000
  416f4c:	cmp	w0, #0x0
  416f50:	b.ne	419bfc <ferror@plt+0x17e7c>  // b.any
  416f54:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416f58:	add	x0, x0, #0x88
  416f5c:	bl	401940 <strlen@plt>
  416f60:	mov	x1, x0
  416f64:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416f68:	add	x0, x0, #0x88
  416f6c:	add	x2, x1, x0
  416f70:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416f74:	add	x1, x0, #0x590
  416f78:	mov	x0, x2
  416f7c:	ldr	w2, [x1]
  416f80:	str	w2, [x0]
  416f84:	ldur	w1, [x1, #3]
  416f88:	stur	w1, [x0, #3]
  416f8c:	b	419bfc <ferror@plt+0x17e7c>
  416f90:	ldr	w0, [sp, #36]
  416f94:	and	w0, w0, #0x1
  416f98:	cmp	w0, #0x0
  416f9c:	b.eq	416fd8 <ferror@plt+0x15258>  // b.none
  416fa0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416fa4:	add	x0, x0, #0x88
  416fa8:	bl	401940 <strlen@plt>
  416fac:	mov	x1, x0
  416fb0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416fb4:	add	x0, x0, #0x88
  416fb8:	add	x2, x1, x0
  416fbc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  416fc0:	add	x1, x0, #0x598
  416fc4:	mov	x0, x2
  416fc8:	ldr	x2, [x1]
  416fcc:	str	x2, [x0]
  416fd0:	ldr	w1, [x1, #8]
  416fd4:	str	w1, [x0, #8]
  416fd8:	ldr	w0, [sp, #36]
  416fdc:	and	w0, w0, #0x2
  416fe0:	cmp	w0, #0x0
  416fe4:	b.eq	417020 <ferror@plt+0x152a0>  // b.none
  416fe8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416fec:	add	x0, x0, #0x88
  416ff0:	bl	401940 <strlen@plt>
  416ff4:	mov	x1, x0
  416ff8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  416ffc:	add	x0, x0, #0x88
  417000:	add	x2, x1, x0
  417004:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417008:	add	x1, x0, #0x5a8
  41700c:	mov	x0, x2
  417010:	ldr	w2, [x1]
  417014:	str	w2, [x0]
  417018:	ldrh	w1, [x1, #4]
  41701c:	strh	w1, [x0, #4]
  417020:	ldr	w0, [sp, #36]
  417024:	and	w0, w0, #0x4
  417028:	cmp	w0, #0x0
  41702c:	b.eq	417068 <ferror@plt+0x152e8>  // b.none
  417030:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417034:	add	x0, x0, #0x88
  417038:	bl	401940 <strlen@plt>
  41703c:	mov	x1, x0
  417040:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417044:	add	x0, x0, #0x88
  417048:	add	x2, x1, x0
  41704c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417050:	add	x1, x0, #0x5b0
  417054:	mov	x0, x2
  417058:	ldr	w2, [x1]
  41705c:	str	w2, [x0]
  417060:	ldur	w1, [x1, #3]
  417064:	stur	w1, [x0, #3]
  417068:	ldr	w0, [sp, #36]
  41706c:	and	w0, w0, #0x10
  417070:	cmp	w0, #0x0
  417074:	b.eq	4170a4 <ferror@plt+0x15324>  // b.none
  417078:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41707c:	add	x0, x0, #0x88
  417080:	bl	401940 <strlen@plt>
  417084:	mov	x1, x0
  417088:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41708c:	add	x0, x0, #0x88
  417090:	add	x2, x1, x0
  417094:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417098:	add	x0, x0, #0x5b8
  41709c:	ldp	x0, x1, [x0]
  4170a0:	stp	x0, x1, [x2]
  4170a4:	ldr	w0, [sp, #36]
  4170a8:	and	w0, w0, #0x20
  4170ac:	cmp	w0, #0x0
  4170b0:	b.eq	4170ec <ferror@plt+0x1536c>  // b.none
  4170b4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4170b8:	add	x0, x0, #0x88
  4170bc:	bl	401940 <strlen@plt>
  4170c0:	mov	x1, x0
  4170c4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4170c8:	add	x0, x0, #0x88
  4170cc:	add	x2, x1, x0
  4170d0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4170d4:	add	x1, x0, #0x5c8
  4170d8:	mov	x0, x2
  4170dc:	ldr	w2, [x1]
  4170e0:	str	w2, [x0]
  4170e4:	ldur	w1, [x1, #3]
  4170e8:	stur	w1, [x0, #3]
  4170ec:	ldr	w0, [sp, #36]
  4170f0:	and	w0, w0, #0x80
  4170f4:	cmp	w0, #0x0
  4170f8:	b.eq	417134 <ferror@plt+0x153b4>  // b.none
  4170fc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417100:	add	x0, x0, #0x88
  417104:	bl	401940 <strlen@plt>
  417108:	mov	x1, x0
  41710c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417110:	add	x0, x0, #0x88
  417114:	add	x2, x1, x0
  417118:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41711c:	add	x1, x0, #0x5d0
  417120:	mov	x0, x2
  417124:	ldr	x2, [x1]
  417128:	str	x2, [x0]
  41712c:	ldr	w1, [x1, #8]
  417130:	str	w1, [x0, #8]
  417134:	ldr	w0, [sp, #36]
  417138:	and	w0, w0, #0x100
  41713c:	cmp	w0, #0x0
  417140:	b.eq	41717c <ferror@plt+0x153fc>  // b.none
  417144:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417148:	add	x0, x0, #0x88
  41714c:	bl	401940 <strlen@plt>
  417150:	mov	x1, x0
  417154:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417158:	add	x0, x0, #0x88
  41715c:	add	x2, x1, x0
  417160:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417164:	add	x1, x0, #0x5e0
  417168:	mov	x0, x2
  41716c:	ldr	x2, [x1]
  417170:	str	x2, [x0]
  417174:	ldr	w1, [x1, #8]
  417178:	str	w1, [x0, #8]
  41717c:	ldr	w0, [sp, #36]
  417180:	and	w0, w0, #0x400
  417184:	cmp	w0, #0x0
  417188:	b.eq	4171c4 <ferror@plt+0x15444>  // b.none
  41718c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417190:	add	x0, x0, #0x88
  417194:	bl	401940 <strlen@plt>
  417198:	mov	x1, x0
  41719c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4171a0:	add	x0, x0, #0x88
  4171a4:	add	x2, x1, x0
  4171a8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4171ac:	add	x1, x0, #0x5f0
  4171b0:	mov	x0, x2
  4171b4:	ldr	x2, [x1]
  4171b8:	str	x2, [x0]
  4171bc:	ldrh	w1, [x1, #8]
  4171c0:	strh	w1, [x0, #8]
  4171c4:	ldr	w0, [sp, #36]
  4171c8:	and	w0, w0, #0x200
  4171cc:	cmp	w0, #0x0
  4171d0:	b.eq	41720c <ferror@plt+0x1548c>  // b.none
  4171d4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4171d8:	add	x0, x0, #0x88
  4171dc:	bl	401940 <strlen@plt>
  4171e0:	mov	x1, x0
  4171e4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4171e8:	add	x0, x0, #0x88
  4171ec:	add	x2, x1, x0
  4171f0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4171f4:	add	x1, x0, #0x600
  4171f8:	mov	x0, x2
  4171fc:	ldr	w2, [x1]
  417200:	str	w2, [x0]
  417204:	ldur	w1, [x1, #3]
  417208:	stur	w1, [x0, #3]
  41720c:	ldr	w0, [sp, #36]
  417210:	and	w0, w0, #0xff0000
  417214:	cmp	w0, #0xa40, lsl #12
  417218:	b.eq	4176e0 <ferror@plt+0x15960>  // b.none
  41721c:	cmp	w0, #0xa40, lsl #12
  417220:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417224:	cmp	w0, #0xa30, lsl #12
  417228:	b.eq	4176a4 <ferror@plt+0x15924>  // b.none
  41722c:	cmp	w0, #0xa30, lsl #12
  417230:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417234:	cmp	w0, #0xa20, lsl #12
  417238:	b.eq	417670 <ferror@plt+0x158f0>  // b.none
  41723c:	cmp	w0, #0xa20, lsl #12
  417240:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417244:	cmp	w0, #0xa10, lsl #12
  417248:	b.eq	417634 <ferror@plt+0x158b4>  // b.none
  41724c:	cmp	w0, #0xa10, lsl #12
  417250:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417254:	cmp	w0, #0xa00, lsl #12
  417258:	b.eq	4175f8 <ferror@plt+0x15878>  // b.none
  41725c:	cmp	w0, #0xa00, lsl #12
  417260:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417264:	cmp	w0, #0x990, lsl #12
  417268:	b.eq	4175bc <ferror@plt+0x1583c>  // b.none
  41726c:	cmp	w0, #0x990, lsl #12
  417270:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417274:	cmp	w0, #0x980, lsl #12
  417278:	b.eq	417508 <ferror@plt+0x15788>  // b.none
  41727c:	cmp	w0, #0x980, lsl #12
  417280:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417284:	cmp	w0, #0x930, lsl #12
  417288:	b.eq	41780c <ferror@plt+0x15a8c>  // b.none
  41728c:	cmp	w0, #0x930, lsl #12
  417290:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417294:	cmp	w0, #0x920, lsl #12
  417298:	b.eq	417544 <ferror@plt+0x157c4>  // b.none
  41729c:	cmp	w0, #0x920, lsl #12
  4172a0:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  4172a4:	cmp	w0, #0x910, lsl #12
  4172a8:	b.eq	4174cc <ferror@plt+0x1574c>  // b.none
  4172ac:	cmp	w0, #0x910, lsl #12
  4172b0:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  4172b4:	cmp	w0, #0x8e0, lsl #12
  4172b8:	b.eq	417794 <ferror@plt+0x15a14>  // b.none
  4172bc:	cmp	w0, #0x8e0, lsl #12
  4172c0:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  4172c4:	cmp	w0, #0x8d0, lsl #12
  4172c8:	b.eq	417758 <ferror@plt+0x159d8>  // b.none
  4172cc:	cmp	w0, #0x8d0, lsl #12
  4172d0:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  4172d4:	cmp	w0, #0x8c0, lsl #12
  4172d8:	b.eq	4177d0 <ferror@plt+0x15a50>  // b.none
  4172dc:	cmp	w0, #0x8c0, lsl #12
  4172e0:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  4172e4:	cmp	w0, #0x8b0, lsl #12
  4172e8:	b.eq	41771c <ferror@plt+0x1599c>  // b.none
  4172ec:	cmp	w0, #0x8b0, lsl #12
  4172f0:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  4172f4:	cmp	w0, #0x8a0, lsl #12
  4172f8:	b.eq	417580 <ferror@plt+0x15800>  // b.none
  4172fc:	cmp	w0, #0x8a0, lsl #12
  417300:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417304:	cmp	w0, #0x880, lsl #12
  417308:	b.eq	417418 <ferror@plt+0x15698>  // b.none
  41730c:	cmp	w0, #0x880, lsl #12
  417310:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417314:	cmp	w0, #0x870, lsl #12
  417318:	b.eq	417454 <ferror@plt+0x156d4>  // b.none
  41731c:	cmp	w0, #0x870, lsl #12
  417320:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417324:	cmp	w0, #0x850, lsl #12
  417328:	b.eq	417490 <ferror@plt+0x15710>  // b.none
  41732c:	cmp	w0, #0x850, lsl #12
  417330:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417334:	cmp	w0, #0x830, lsl #12
  417338:	b.eq	4173dc <ferror@plt+0x1565c>  // b.none
  41733c:	cmp	w0, #0x830, lsl #12
  417340:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417344:	cmp	w0, #0x820, lsl #12
  417348:	b.eq	4173a0 <ferror@plt+0x15620>  // b.none
  41734c:	cmp	w0, #0x820, lsl #12
  417350:	b.hi	41784c <ferror@plt+0x15acc>  // b.pmore
  417354:	cmp	w0, #0x0
  417358:	b.eq	41786c <ferror@plt+0x15aec>  // b.none
  41735c:	cmp	w0, #0x810, lsl #12
  417360:	b.ne	41784c <ferror@plt+0x15acc>  // b.any
  417364:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417368:	add	x0, x0, #0x88
  41736c:	bl	401940 <strlen@plt>
  417370:	mov	x1, x0
  417374:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417378:	add	x0, x0, #0x88
  41737c:	add	x2, x1, x0
  417380:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417384:	add	x1, x0, #0x608
  417388:	mov	x0, x2
  41738c:	ldr	w2, [x1]
  417390:	str	w2, [x0]
  417394:	ldur	w1, [x1, #3]
  417398:	stur	w1, [x0, #3]
  41739c:	b	417870 <ferror@plt+0x15af0>
  4173a0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4173a4:	add	x0, x0, #0x88
  4173a8:	bl	401940 <strlen@plt>
  4173ac:	mov	x1, x0
  4173b0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4173b4:	add	x0, x0, #0x88
  4173b8:	add	x2, x1, x0
  4173bc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4173c0:	add	x1, x0, #0x610
  4173c4:	mov	x0, x2
  4173c8:	ldr	w2, [x1]
  4173cc:	str	w2, [x0]
  4173d0:	ldur	w1, [x1, #3]
  4173d4:	stur	w1, [x0, #3]
  4173d8:	b	417870 <ferror@plt+0x15af0>
  4173dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4173e0:	add	x0, x0, #0x88
  4173e4:	bl	401940 <strlen@plt>
  4173e8:	mov	x1, x0
  4173ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4173f0:	add	x0, x0, #0x88
  4173f4:	add	x2, x1, x0
  4173f8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4173fc:	add	x1, x0, #0x618
  417400:	mov	x0, x2
  417404:	ldr	w2, [x1]
  417408:	str	w2, [x0]
  41740c:	ldur	w1, [x1, #3]
  417410:	stur	w1, [x0, #3]
  417414:	b	417870 <ferror@plt+0x15af0>
  417418:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41741c:	add	x0, x0, #0x88
  417420:	bl	401940 <strlen@plt>
  417424:	mov	x1, x0
  417428:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41742c:	add	x0, x0, #0x88
  417430:	add	x2, x1, x0
  417434:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417438:	add	x1, x0, #0x620
  41743c:	mov	x0, x2
  417440:	ldr	w2, [x1]
  417444:	str	w2, [x0]
  417448:	ldur	w1, [x1, #3]
  41744c:	stur	w1, [x0, #3]
  417450:	b	417870 <ferror@plt+0x15af0>
  417454:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417458:	add	x0, x0, #0x88
  41745c:	bl	401940 <strlen@plt>
  417460:	mov	x1, x0
  417464:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417468:	add	x0, x0, #0x88
  41746c:	add	x2, x1, x0
  417470:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417474:	add	x1, x0, #0x628
  417478:	mov	x0, x2
  41747c:	ldr	w2, [x1]
  417480:	str	w2, [x0]
  417484:	ldur	w1, [x1, #3]
  417488:	stur	w1, [x0, #3]
  41748c:	b	417870 <ferror@plt+0x15af0>
  417490:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417494:	add	x0, x0, #0x88
  417498:	bl	401940 <strlen@plt>
  41749c:	mov	x1, x0
  4174a0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4174a4:	add	x0, x0, #0x88
  4174a8:	add	x2, x1, x0
  4174ac:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4174b0:	add	x1, x0, #0x630
  4174b4:	mov	x0, x2
  4174b8:	ldr	w2, [x1]
  4174bc:	str	w2, [x0]
  4174c0:	ldur	w1, [x1, #3]
  4174c4:	stur	w1, [x0, #3]
  4174c8:	b	417870 <ferror@plt+0x15af0>
  4174cc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4174d0:	add	x0, x0, #0x88
  4174d4:	bl	401940 <strlen@plt>
  4174d8:	mov	x1, x0
  4174dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4174e0:	add	x0, x0, #0x88
  4174e4:	add	x2, x1, x0
  4174e8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4174ec:	add	x1, x0, #0x638
  4174f0:	mov	x0, x2
  4174f4:	ldr	w2, [x1]
  4174f8:	str	w2, [x0]
  4174fc:	ldur	w1, [x1, #3]
  417500:	stur	w1, [x0, #3]
  417504:	b	417870 <ferror@plt+0x15af0>
  417508:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41750c:	add	x0, x0, #0x88
  417510:	bl	401940 <strlen@plt>
  417514:	mov	x1, x0
  417518:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41751c:	add	x0, x0, #0x88
  417520:	add	x2, x1, x0
  417524:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417528:	add	x1, x0, #0x640
  41752c:	mov	x0, x2
  417530:	ldr	w2, [x1]
  417534:	str	w2, [x0]
  417538:	ldur	w1, [x1, #3]
  41753c:	stur	w1, [x0, #3]
  417540:	b	417870 <ferror@plt+0x15af0>
  417544:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417548:	add	x0, x0, #0x88
  41754c:	bl	401940 <strlen@plt>
  417550:	mov	x1, x0
  417554:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417558:	add	x0, x0, #0x88
  41755c:	add	x2, x1, x0
  417560:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417564:	add	x1, x0, #0x648
  417568:	mov	x0, x2
  41756c:	ldr	w2, [x1]
  417570:	str	w2, [x0]
  417574:	ldur	w1, [x1, #3]
  417578:	stur	w1, [x0, #3]
  41757c:	b	417870 <ferror@plt+0x15af0>
  417580:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417584:	add	x0, x0, #0x88
  417588:	bl	401940 <strlen@plt>
  41758c:	mov	x1, x0
  417590:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417594:	add	x0, x0, #0x88
  417598:	add	x2, x1, x0
  41759c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4175a0:	add	x1, x0, #0x650
  4175a4:	mov	x0, x2
  4175a8:	ldr	w2, [x1]
  4175ac:	str	w2, [x0]
  4175b0:	ldrh	w1, [x1, #4]
  4175b4:	strh	w1, [x0, #4]
  4175b8:	b	417870 <ferror@plt+0x15af0>
  4175bc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4175c0:	add	x0, x0, #0x88
  4175c4:	bl	401940 <strlen@plt>
  4175c8:	mov	x1, x0
  4175cc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4175d0:	add	x0, x0, #0x88
  4175d4:	add	x2, x1, x0
  4175d8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4175dc:	add	x1, x0, #0x658
  4175e0:	mov	x0, x2
  4175e4:	ldr	w2, [x1]
  4175e8:	str	w2, [x0]
  4175ec:	ldur	w1, [x1, #3]
  4175f0:	stur	w1, [x0, #3]
  4175f4:	b	417870 <ferror@plt+0x15af0>
  4175f8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4175fc:	add	x0, x0, #0x88
  417600:	bl	401940 <strlen@plt>
  417604:	mov	x1, x0
  417608:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41760c:	add	x0, x0, #0x88
  417610:	add	x2, x1, x0
  417614:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417618:	add	x1, x0, #0x660
  41761c:	mov	x0, x2
  417620:	ldr	x2, [x1]
  417624:	str	x2, [x0]
  417628:	ldur	x1, [x1, #6]
  41762c:	stur	x1, [x0, #6]
  417630:	b	417870 <ferror@plt+0x15af0>
  417634:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417638:	add	x0, x0, #0x88
  41763c:	bl	401940 <strlen@plt>
  417640:	mov	x1, x0
  417644:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417648:	add	x0, x0, #0x88
  41764c:	add	x2, x1, x0
  417650:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417654:	add	x1, x0, #0x670
  417658:	mov	x0, x2
  41765c:	ldr	x2, [x1]
  417660:	str	x2, [x0]
  417664:	ldur	x1, [x1, #6]
  417668:	stur	x1, [x0, #6]
  41766c:	b	417870 <ferror@plt+0x15af0>
  417670:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417674:	add	x0, x0, #0x88
  417678:	bl	401940 <strlen@plt>
  41767c:	mov	x1, x0
  417680:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417684:	add	x0, x0, #0x88
  417688:	add	x0, x1, x0
  41768c:	mov	x1, #0x202c                	// #8236
  417690:	movk	x1, #0x7367, lsl #16
  417694:	movk	x1, #0x3634, lsl #32
  417698:	movk	x1, #0x34, lsl #48
  41769c:	str	x1, [x0]
  4176a0:	b	417870 <ferror@plt+0x15af0>
  4176a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4176a8:	add	x0, x0, #0x88
  4176ac:	bl	401940 <strlen@plt>
  4176b0:	mov	x1, x0
  4176b4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4176b8:	add	x0, x0, #0x88
  4176bc:	add	x2, x1, x0
  4176c0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4176c4:	add	x1, x0, #0x680
  4176c8:	mov	x0, x2
  4176cc:	ldr	x2, [x1]
  4176d0:	str	x2, [x0]
  4176d4:	ldrb	w1, [x1, #8]
  4176d8:	strb	w1, [x0, #8]
  4176dc:	b	417870 <ferror@plt+0x15af0>
  4176e0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4176e4:	add	x0, x0, #0x88
  4176e8:	bl	401940 <strlen@plt>
  4176ec:	mov	x1, x0
  4176f0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4176f4:	add	x0, x0, #0x88
  4176f8:	add	x2, x1, x0
  4176fc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417700:	add	x1, x0, #0x690
  417704:	mov	x0, x2
  417708:	ldr	x2, [x1]
  41770c:	str	x2, [x0]
  417710:	ldrb	w1, [x1, #8]
  417714:	strb	w1, [x0, #8]
  417718:	b	417870 <ferror@plt+0x15af0>
  41771c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417720:	add	x0, x0, #0x88
  417724:	bl	401940 <strlen@plt>
  417728:	mov	x1, x0
  41772c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417730:	add	x0, x0, #0x88
  417734:	add	x2, x1, x0
  417738:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41773c:	add	x1, x0, #0x6a0
  417740:	mov	x0, x2
  417744:	ldr	x2, [x1]
  417748:	str	x2, [x0]
  41774c:	ldrb	w1, [x1, #8]
  417750:	strb	w1, [x0, #8]
  417754:	b	417870 <ferror@plt+0x15af0>
  417758:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41775c:	add	x0, x0, #0x88
  417760:	bl	401940 <strlen@plt>
  417764:	mov	x1, x0
  417768:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41776c:	add	x0, x0, #0x88
  417770:	add	x2, x1, x0
  417774:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417778:	add	x1, x0, #0x6b0
  41777c:	mov	x0, x2
  417780:	ldr	x2, [x1]
  417784:	str	x2, [x0]
  417788:	ldrh	w1, [x1, #8]
  41778c:	strh	w1, [x0, #8]
  417790:	b	417870 <ferror@plt+0x15af0>
  417794:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417798:	add	x0, x0, #0x88
  41779c:	bl	401940 <strlen@plt>
  4177a0:	mov	x1, x0
  4177a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4177a8:	add	x0, x0, #0x88
  4177ac:	add	x2, x1, x0
  4177b0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4177b4:	add	x1, x0, #0x6c0
  4177b8:	mov	x0, x2
  4177bc:	ldr	x2, [x1]
  4177c0:	str	x2, [x0]
  4177c4:	ldrh	w1, [x1, #8]
  4177c8:	strh	w1, [x0, #8]
  4177cc:	b	417870 <ferror@plt+0x15af0>
  4177d0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4177d4:	add	x0, x0, #0x88
  4177d8:	bl	401940 <strlen@plt>
  4177dc:	mov	x1, x0
  4177e0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4177e4:	add	x0, x0, #0x88
  4177e8:	add	x2, x1, x0
  4177ec:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4177f0:	add	x1, x0, #0x6d0
  4177f4:	mov	x0, x2
  4177f8:	ldr	w2, [x1]
  4177fc:	str	w2, [x0]
  417800:	ldrh	w1, [x1, #4]
  417804:	strh	w1, [x0, #4]
  417808:	b	417870 <ferror@plt+0x15af0>
  41780c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417810:	add	x0, x0, #0x88
  417814:	bl	401940 <strlen@plt>
  417818:	mov	x1, x0
  41781c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417820:	add	x0, x0, #0x88
  417824:	add	x1, x1, x0
  417828:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41782c:	add	x0, x0, #0x6d8
  417830:	mov	x2, x1
  417834:	mov	x3, x0
  417838:	ldp	x0, x1, [x3]
  41783c:	stp	x0, x1, [x2]
  417840:	ldrb	w0, [x3, #16]
  417844:	strb	w0, [x2, #16]
  417848:	b	417870 <ferror@plt+0x15af0>
  41784c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417850:	add	x0, x0, #0x6f0
  417854:	bl	401d40 <gettext@plt>
  417858:	mov	x1, x0
  41785c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417860:	add	x0, x0, #0x88
  417864:	bl	401ac0 <strcat@plt>
  417868:	b	417870 <ferror@plt+0x15af0>
  41786c:	nop
  417870:	ldr	w0, [sp, #36]
  417874:	and	w0, w0, #0xf000
  417878:	cmp	w0, #0x4, lsl #12
  41787c:	b.eq	41796c <ferror@plt+0x15bec>  // b.none
  417880:	cmp	w0, #0x4, lsl #12
  417884:	b.hi	4179a8 <ferror@plt+0x15c28>  // b.pmore
  417888:	cmp	w0, #0x3, lsl #12
  41788c:	b.eq	417930 <ferror@plt+0x15bb0>  // b.none
  417890:	cmp	w0, #0x3, lsl #12
  417894:	b.hi	4179a8 <ferror@plt+0x15c28>  // b.pmore
  417898:	cmp	w0, #0x2, lsl #12
  41789c:	b.eq	4178f4 <ferror@plt+0x15b74>  // b.none
  4178a0:	cmp	w0, #0x2, lsl #12
  4178a4:	b.hi	4179a8 <ferror@plt+0x15c28>  // b.pmore
  4178a8:	cmp	w0, #0x0
  4178ac:	b.eq	4179c8 <ferror@plt+0x15c48>  // b.none
  4178b0:	cmp	w0, #0x1, lsl #12
  4178b4:	b.ne	4179a8 <ferror@plt+0x15c28>  // b.any
  4178b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4178bc:	add	x0, x0, #0x88
  4178c0:	bl	401940 <strlen@plt>
  4178c4:	mov	x1, x0
  4178c8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4178cc:	add	x0, x0, #0x88
  4178d0:	add	x2, x1, x0
  4178d4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4178d8:	add	x1, x0, #0x700
  4178dc:	mov	x0, x2
  4178e0:	ldr	w2, [x1]
  4178e4:	str	w2, [x0]
  4178e8:	ldrh	w1, [x1, #4]
  4178ec:	strh	w1, [x0, #4]
  4178f0:	b	4179cc <ferror@plt+0x15c4c>
  4178f4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4178f8:	add	x0, x0, #0x88
  4178fc:	bl	401940 <strlen@plt>
  417900:	mov	x1, x0
  417904:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417908:	add	x0, x0, #0x88
  41790c:	add	x2, x1, x0
  417910:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417914:	add	x1, x0, #0x708
  417918:	mov	x0, x2
  41791c:	ldr	w2, [x1]
  417920:	str	w2, [x0]
  417924:	ldrh	w1, [x1, #4]
  417928:	strh	w1, [x0, #4]
  41792c:	b	4179cc <ferror@plt+0x15c4c>
  417930:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417934:	add	x0, x0, #0x88
  417938:	bl	401940 <strlen@plt>
  41793c:	mov	x1, x0
  417940:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417944:	add	x0, x0, #0x88
  417948:	add	x2, x1, x0
  41794c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417950:	add	x1, x0, #0x710
  417954:	mov	x0, x2
  417958:	ldr	x2, [x1]
  41795c:	str	x2, [x0]
  417960:	ldrb	w1, [x1, #8]
  417964:	strb	w1, [x0, #8]
  417968:	b	4179cc <ferror@plt+0x15c4c>
  41796c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417970:	add	x0, x0, #0x88
  417974:	bl	401940 <strlen@plt>
  417978:	mov	x1, x0
  41797c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417980:	add	x0, x0, #0x88
  417984:	add	x2, x1, x0
  417988:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41798c:	add	x1, x0, #0x720
  417990:	mov	x0, x2
  417994:	ldr	x2, [x1]
  417998:	str	x2, [x0]
  41799c:	ldrb	w1, [x1, #8]
  4179a0:	strb	w1, [x0, #8]
  4179a4:	b	4179cc <ferror@plt+0x15c4c>
  4179a8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4179ac:	add	x0, x0, #0x730
  4179b0:	bl	401d40 <gettext@plt>
  4179b4:	mov	x1, x0
  4179b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4179bc:	add	x0, x0, #0x88
  4179c0:	bl	401ac0 <strcat@plt>
  4179c4:	b	4179cc <ferror@plt+0x15c4c>
  4179c8:	nop
  4179cc:	ldr	w0, [sp, #36]
  4179d0:	and	w0, w0, #0x8000000
  4179d4:	cmp	w0, #0x0
  4179d8:	b.eq	417a14 <ferror@plt+0x15c94>  // b.none
  4179dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4179e0:	add	x0, x0, #0x88
  4179e4:	bl	401940 <strlen@plt>
  4179e8:	mov	x1, x0
  4179ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4179f0:	add	x0, x0, #0x88
  4179f4:	add	x2, x1, x0
  4179f8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4179fc:	add	x1, x0, #0x740
  417a00:	mov	x0, x2
  417a04:	ldr	w2, [x1]
  417a08:	str	w2, [x0]
  417a0c:	ldur	w1, [x1, #3]
  417a10:	stur	w1, [x0, #3]
  417a14:	ldr	w0, [sp, #36]
  417a18:	and	w0, w0, #0x4000000
  417a1c:	cmp	w0, #0x0
  417a20:	b.eq	417a5c <ferror@plt+0x15cdc>  // b.none
  417a24:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417a28:	add	x0, x0, #0x88
  417a2c:	bl	401940 <strlen@plt>
  417a30:	mov	x1, x0
  417a34:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417a38:	add	x0, x0, #0x88
  417a3c:	add	x2, x1, x0
  417a40:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417a44:	add	x1, x0, #0x748
  417a48:	mov	x0, x2
  417a4c:	ldr	x2, [x1]
  417a50:	str	x2, [x0]
  417a54:	ldrb	w1, [x1, #8]
  417a58:	strb	w1, [x0, #8]
  417a5c:	ldr	w0, [sp, #36]
  417a60:	and	w0, w0, #0x2000000
  417a64:	cmp	w0, #0x0
  417a68:	b.eq	417aa4 <ferror@plt+0x15d24>  // b.none
  417a6c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417a70:	add	x0, x0, #0x88
  417a74:	bl	401940 <strlen@plt>
  417a78:	mov	x1, x0
  417a7c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417a80:	add	x0, x0, #0x88
  417a84:	add	x2, x1, x0
  417a88:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417a8c:	add	x1, x0, #0x758
  417a90:	mov	x0, x2
  417a94:	ldr	x2, [x1]
  417a98:	str	x2, [x0]
  417a9c:	ldr	w1, [x1, #8]
  417aa0:	str	w1, [x0, #8]
  417aa4:	ldr	w0, [sp, #36]
  417aa8:	and	w0, w0, #0xf0000000
  417aac:	mov	w1, #0xa0000000            	// #-1610612736
  417ab0:	cmp	w0, w1
  417ab4:	b.eq	417dcc <ferror@plt+0x1604c>  // b.none
  417ab8:	mov	w1, #0xa0000000            	// #-1610612736
  417abc:	cmp	w0, w1
  417ac0:	b.hi	417e08 <ferror@plt+0x16088>  // b.pmore
  417ac4:	mov	w1, #0x90000000            	// #-1879048192
  417ac8:	cmp	w0, w1
  417acc:	b.eq	417d18 <ferror@plt+0x15f98>  // b.none
  417ad0:	mov	w1, #0x90000000            	// #-1879048192
  417ad4:	cmp	w0, w1
  417ad8:	b.hi	417e08 <ferror@plt+0x16088>  // b.pmore
  417adc:	mov	w1, #0x80000000            	// #-2147483648
  417ae0:	cmp	w0, w1
  417ae4:	b.eq	417d90 <ferror@plt+0x16010>  // b.none
  417ae8:	mov	w1, #0x80000000            	// #-2147483648
  417aec:	cmp	w0, w1
  417af0:	b.hi	417e08 <ferror@plt+0x16088>  // b.pmore
  417af4:	mov	w1, #0x70000000            	// #1879048192
  417af8:	cmp	w0, w1
  417afc:	b.eq	417cdc <ferror@plt+0x15f5c>  // b.none
  417b00:	mov	w1, #0x70000000            	// #1879048192
  417b04:	cmp	w0, w1
  417b08:	b.hi	417e08 <ferror@plt+0x16088>  // b.pmore
  417b0c:	mov	w1, #0x60000000            	// #1610612736
  417b10:	cmp	w0, w1
  417b14:	b.eq	417d54 <ferror@plt+0x15fd4>  // b.none
  417b18:	mov	w1, #0x60000000            	// #1610612736
  417b1c:	cmp	w0, w1
  417b20:	b.hi	417e08 <ferror@plt+0x16088>  // b.pmore
  417b24:	mov	w1, #0x50000000            	// #1342177280
  417b28:	cmp	w0, w1
  417b2c:	b.eq	417ca0 <ferror@plt+0x15f20>  // b.none
  417b30:	mov	w1, #0x50000000            	// #1342177280
  417b34:	cmp	w0, w1
  417b38:	b.hi	417e08 <ferror@plt+0x16088>  // b.pmore
  417b3c:	mov	w1, #0x40000000            	// #1073741824
  417b40:	cmp	w0, w1
  417b44:	b.eq	417c6c <ferror@plt+0x15eec>  // b.none
  417b48:	mov	w1, #0x40000000            	// #1073741824
  417b4c:	cmp	w0, w1
  417b50:	b.hi	417e08 <ferror@plt+0x16088>  // b.pmore
  417b54:	mov	w1, #0x30000000            	// #805306368
  417b58:	cmp	w0, w1
  417b5c:	b.eq	417c38 <ferror@plt+0x15eb8>  // b.none
  417b60:	mov	w1, #0x30000000            	// #805306368
  417b64:	cmp	w0, w1
  417b68:	b.hi	417e08 <ferror@plt+0x16088>  // b.pmore
  417b6c:	mov	w1, #0x20000000            	// #536870912
  417b70:	cmp	w0, w1
  417b74:	b.eq	417c04 <ferror@plt+0x15e84>  // b.none
  417b78:	mov	w1, #0x20000000            	// #536870912
  417b7c:	cmp	w0, w1
  417b80:	b.hi	417e08 <ferror@plt+0x16088>  // b.pmore
  417b84:	cmp	w0, #0x0
  417b88:	b.eq	417b9c <ferror@plt+0x15e1c>  // b.none
  417b8c:	mov	w1, #0x10000000            	// #268435456
  417b90:	cmp	w0, w1
  417b94:	b.eq	417bd0 <ferror@plt+0x15e50>  // b.none
  417b98:	b	417e08 <ferror@plt+0x16088>
  417b9c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417ba0:	add	x0, x0, #0x88
  417ba4:	bl	401940 <strlen@plt>
  417ba8:	mov	x1, x0
  417bac:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417bb0:	add	x0, x0, #0x88
  417bb4:	add	x0, x1, x0
  417bb8:	mov	x1, #0x202c                	// #8236
  417bbc:	movk	x1, #0x696d, lsl #16
  417bc0:	movk	x1, #0x7370, lsl #32
  417bc4:	movk	x1, #0x31, lsl #48
  417bc8:	str	x1, [x0]
  417bcc:	b	417e28 <ferror@plt+0x160a8>
  417bd0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417bd4:	add	x0, x0, #0x88
  417bd8:	bl	401940 <strlen@plt>
  417bdc:	mov	x1, x0
  417be0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417be4:	add	x0, x0, #0x88
  417be8:	add	x0, x1, x0
  417bec:	mov	x1, #0x202c                	// #8236
  417bf0:	movk	x1, #0x696d, lsl #16
  417bf4:	movk	x1, #0x7370, lsl #32
  417bf8:	movk	x1, #0x32, lsl #48
  417bfc:	str	x1, [x0]
  417c00:	b	417e28 <ferror@plt+0x160a8>
  417c04:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417c08:	add	x0, x0, #0x88
  417c0c:	bl	401940 <strlen@plt>
  417c10:	mov	x1, x0
  417c14:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417c18:	add	x0, x0, #0x88
  417c1c:	add	x0, x1, x0
  417c20:	mov	x1, #0x202c                	// #8236
  417c24:	movk	x1, #0x696d, lsl #16
  417c28:	movk	x1, #0x7370, lsl #32
  417c2c:	movk	x1, #0x33, lsl #48
  417c30:	str	x1, [x0]
  417c34:	b	417e28 <ferror@plt+0x160a8>
  417c38:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417c3c:	add	x0, x0, #0x88
  417c40:	bl	401940 <strlen@plt>
  417c44:	mov	x1, x0
  417c48:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417c4c:	add	x0, x0, #0x88
  417c50:	add	x0, x1, x0
  417c54:	mov	x1, #0x202c                	// #8236
  417c58:	movk	x1, #0x696d, lsl #16
  417c5c:	movk	x1, #0x7370, lsl #32
  417c60:	movk	x1, #0x34, lsl #48
  417c64:	str	x1, [x0]
  417c68:	b	417e28 <ferror@plt+0x160a8>
  417c6c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417c70:	add	x0, x0, #0x88
  417c74:	bl	401940 <strlen@plt>
  417c78:	mov	x1, x0
  417c7c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417c80:	add	x0, x0, #0x88
  417c84:	add	x0, x1, x0
  417c88:	mov	x1, #0x202c                	// #8236
  417c8c:	movk	x1, #0x696d, lsl #16
  417c90:	movk	x1, #0x7370, lsl #32
  417c94:	movk	x1, #0x35, lsl #48
  417c98:	str	x1, [x0]
  417c9c:	b	417e28 <ferror@plt+0x160a8>
  417ca0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417ca4:	add	x0, x0, #0x88
  417ca8:	bl	401940 <strlen@plt>
  417cac:	mov	x1, x0
  417cb0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417cb4:	add	x0, x0, #0x88
  417cb8:	add	x2, x1, x0
  417cbc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417cc0:	add	x1, x0, #0x768
  417cc4:	mov	x0, x2
  417cc8:	ldr	x2, [x1]
  417ccc:	str	x2, [x0]
  417cd0:	ldrb	w1, [x1, #8]
  417cd4:	strb	w1, [x0, #8]
  417cd8:	b	417e28 <ferror@plt+0x160a8>
  417cdc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417ce0:	add	x0, x0, #0x88
  417ce4:	bl	401940 <strlen@plt>
  417ce8:	mov	x1, x0
  417cec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417cf0:	add	x0, x0, #0x88
  417cf4:	add	x2, x1, x0
  417cf8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417cfc:	add	x1, x0, #0x778
  417d00:	mov	x0, x2
  417d04:	ldr	x2, [x1]
  417d08:	str	x2, [x0]
  417d0c:	ldur	w1, [x1, #7]
  417d10:	stur	w1, [x0, #7]
  417d14:	b	417e28 <ferror@plt+0x160a8>
  417d18:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417d1c:	add	x0, x0, #0x88
  417d20:	bl	401940 <strlen@plt>
  417d24:	mov	x1, x0
  417d28:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417d2c:	add	x0, x0, #0x88
  417d30:	add	x2, x1, x0
  417d34:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417d38:	add	x1, x0, #0x788
  417d3c:	mov	x0, x2
  417d40:	ldr	x2, [x1]
  417d44:	str	x2, [x0]
  417d48:	ldur	w1, [x1, #7]
  417d4c:	stur	w1, [x0, #7]
  417d50:	b	417e28 <ferror@plt+0x160a8>
  417d54:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417d58:	add	x0, x0, #0x88
  417d5c:	bl	401940 <strlen@plt>
  417d60:	mov	x1, x0
  417d64:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417d68:	add	x0, x0, #0x88
  417d6c:	add	x2, x1, x0
  417d70:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417d74:	add	x1, x0, #0x798
  417d78:	mov	x0, x2
  417d7c:	ldr	x2, [x1]
  417d80:	str	x2, [x0]
  417d84:	ldrb	w1, [x1, #8]
  417d88:	strb	w1, [x0, #8]
  417d8c:	b	417e28 <ferror@plt+0x160a8>
  417d90:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417d94:	add	x0, x0, #0x88
  417d98:	bl	401940 <strlen@plt>
  417d9c:	mov	x1, x0
  417da0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417da4:	add	x0, x0, #0x88
  417da8:	add	x2, x1, x0
  417dac:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417db0:	add	x1, x0, #0x7a8
  417db4:	mov	x0, x2
  417db8:	ldr	x2, [x1]
  417dbc:	str	x2, [x0]
  417dc0:	ldur	w1, [x1, #7]
  417dc4:	stur	w1, [x0, #7]
  417dc8:	b	417e28 <ferror@plt+0x160a8>
  417dcc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417dd0:	add	x0, x0, #0x88
  417dd4:	bl	401940 <strlen@plt>
  417dd8:	mov	x1, x0
  417ddc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417de0:	add	x0, x0, #0x88
  417de4:	add	x2, x1, x0
  417de8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417dec:	add	x1, x0, #0x7b8
  417df0:	mov	x0, x2
  417df4:	ldr	x2, [x1]
  417df8:	str	x2, [x0]
  417dfc:	ldur	w1, [x1, #7]
  417e00:	stur	w1, [x0, #7]
  417e04:	b	417e28 <ferror@plt+0x160a8>
  417e08:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417e0c:	add	x0, x0, #0x7c8
  417e10:	bl	401d40 <gettext@plt>
  417e14:	mov	x1, x0
  417e18:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417e1c:	add	x0, x0, #0x88
  417e20:	bl	401ac0 <strcat@plt>
  417e24:	nop
  417e28:	b	419c68 <ferror@plt+0x17ee8>
  417e2c:	mov	x2, #0x400                 	// #1024
  417e30:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417e34:	add	x1, x0, #0x88
  417e38:	ldr	w0, [sp, #36]
  417e3c:	bl	414df8 <ferror@plt+0x13078>
  417e40:	b	419c68 <ferror@plt+0x17ee8>
  417e44:	ldr	w0, [sp, #36]
  417e48:	lsr	w0, w0, #8
  417e4c:	and	w0, w0, #0xffff
  417e50:	mov	w1, #0x3200                	// #12800
  417e54:	cmp	w0, w1
  417e58:	b.eq	417e68 <ferror@plt+0x160e8>  // b.none
  417e5c:	cmp	w0, #0x6, lsl #12
  417e60:	b.eq	417ea4 <ferror@plt+0x16124>  // b.none
  417e64:	b	419c68 <ferror@plt+0x17ee8>
  417e68:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417e6c:	add	x0, x0, #0x88
  417e70:	bl	401940 <strlen@plt>
  417e74:	mov	x1, x0
  417e78:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417e7c:	add	x0, x0, #0x88
  417e80:	add	x2, x1, x0
  417e84:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417e88:	add	x1, x0, #0x7d8
  417e8c:	mov	x0, x2
  417e90:	ldr	x2, [x1]
  417e94:	str	x2, [x0]
  417e98:	ldur	w1, [x1, #7]
  417e9c:	stur	w1, [x0, #7]
  417ea0:	b	417ee0 <ferror@plt+0x16160>
  417ea4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417ea8:	add	x0, x0, #0x88
  417eac:	bl	401940 <strlen@plt>
  417eb0:	mov	x1, x0
  417eb4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417eb8:	add	x0, x0, #0x88
  417ebc:	add	x2, x1, x0
  417ec0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417ec4:	add	x1, x0, #0x7e8
  417ec8:	mov	x0, x2
  417ecc:	ldr	x2, [x1]
  417ed0:	str	x2, [x0]
  417ed4:	ldur	w1, [x1, #7]
  417ed8:	stur	w1, [x0, #7]
  417edc:	nop
  417ee0:	b	419c68 <ferror@plt+0x17ee8>
  417ee4:	ldr	w0, [sp, #36]
  417ee8:	and	w0, w0, #0x1
  417eec:	cmp	w0, #0x0
  417ef0:	b.eq	417f2c <ferror@plt+0x161ac>  // b.none
  417ef4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417ef8:	add	x0, x0, #0x88
  417efc:	bl	401940 <strlen@plt>
  417f00:	mov	x1, x0
  417f04:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417f08:	add	x0, x0, #0x88
  417f0c:	add	x2, x1, x0
  417f10:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417f14:	add	x1, x0, #0x7f8
  417f18:	mov	x0, x2
  417f1c:	ldr	w2, [x1]
  417f20:	str	w2, [x0]
  417f24:	ldrh	w1, [x1, #4]
  417f28:	strh	w1, [x0, #4]
  417f2c:	ldr	w0, [sp, #36]
  417f30:	and	w0, w0, #0x8
  417f34:	cmp	w0, #0x0
  417f38:	b.eq	417f74 <ferror@plt+0x161f4>  // b.none
  417f3c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417f40:	add	x0, x0, #0x88
  417f44:	bl	401940 <strlen@plt>
  417f48:	mov	x1, x0
  417f4c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417f50:	add	x0, x0, #0x88
  417f54:	add	x2, x1, x0
  417f58:	adrp	x0, 491000 <warn@@Base+0x2202c>
  417f5c:	add	x1, x0, #0x800
  417f60:	mov	x0, x2
  417f64:	ldr	w2, [x1]
  417f68:	str	w2, [x0]
  417f6c:	ldrh	w1, [x1, #4]
  417f70:	strh	w1, [x0, #4]
  417f74:	ldr	w0, [sp, #36]
  417f78:	and	w0, w0, #0x6
  417f7c:	cmp	w0, #0x6
  417f80:	b.eq	418080 <ferror@plt+0x16300>  // b.none
  417f84:	cmp	w0, #0x6
  417f88:	b.hi	419c04 <ferror@plt+0x17e84>  // b.pmore
  417f8c:	cmp	w0, #0x4
  417f90:	b.eq	418038 <ferror@plt+0x162b8>  // b.none
  417f94:	cmp	w0, #0x4
  417f98:	b.hi	419c04 <ferror@plt+0x17e84>  // b.pmore
  417f9c:	cmp	w0, #0x0
  417fa0:	b.eq	417fb0 <ferror@plt+0x16230>  // b.none
  417fa4:	cmp	w0, #0x2
  417fa8:	b.eq	417ff0 <ferror@plt+0x16270>  // b.none
  417fac:	b	419c04 <ferror@plt+0x17e84>
  417fb0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417fb4:	add	x0, x0, #0x88
  417fb8:	bl	401940 <strlen@plt>
  417fbc:	mov	x1, x0
  417fc0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417fc4:	add	x0, x0, #0x88
  417fc8:	add	x1, x1, x0
  417fcc:	adrp	x0, 490000 <warn@@Base+0x2102c>
  417fd0:	add	x0, x0, #0xbf0
  417fd4:	mov	x2, x1
  417fd8:	mov	x3, x0
  417fdc:	ldp	x0, x1, [x3]
  417fe0:	stp	x0, x1, [x2]
  417fe4:	ldrb	w0, [x3, #16]
  417fe8:	strb	w0, [x2, #16]
  417fec:	b	4180c0 <ferror@plt+0x16340>
  417ff0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  417ff4:	add	x0, x0, #0x88
  417ff8:	bl	401940 <strlen@plt>
  417ffc:	mov	x1, x0
  418000:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418004:	add	x0, x0, #0x88
  418008:	add	x1, x1, x0
  41800c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418010:	add	x0, x0, #0x808
  418014:	mov	x2, x1
  418018:	mov	x3, x0
  41801c:	ldp	x0, x1, [x3]
  418020:	stp	x0, x1, [x2]
  418024:	add	x1, x3, #0xf
  418028:	add	x0, x2, #0xf
  41802c:	ldr	w1, [x1]
  418030:	str	w1, [x0]
  418034:	b	4180c0 <ferror@plt+0x16340>
  418038:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41803c:	add	x0, x0, #0x88
  418040:	bl	401940 <strlen@plt>
  418044:	mov	x1, x0
  418048:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41804c:	add	x0, x0, #0x88
  418050:	add	x1, x1, x0
  418054:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418058:	add	x0, x0, #0x820
  41805c:	mov	x2, x1
  418060:	mov	x3, x0
  418064:	ldp	x0, x1, [x3]
  418068:	stp	x0, x1, [x2]
  41806c:	add	x1, x3, #0xf
  418070:	add	x0, x2, #0xf
  418074:	ldr	w1, [x1]
  418078:	str	w1, [x0]
  41807c:	b	4180c0 <ferror@plt+0x16340>
  418080:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418084:	add	x0, x0, #0x88
  418088:	bl	401940 <strlen@plt>
  41808c:	mov	x1, x0
  418090:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418094:	add	x0, x0, #0x88
  418098:	add	x1, x1, x0
  41809c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4180a0:	add	x0, x0, #0x838
  4180a4:	mov	x2, x1
  4180a8:	mov	x3, x0
  4180ac:	ldp	x0, x1, [x3]
  4180b0:	stp	x0, x1, [x2]
  4180b4:	ldrb	w0, [x3, #16]
  4180b8:	strb	w0, [x2, #16]
  4180bc:	nop
  4180c0:	b	419c04 <ferror@plt+0x17e84>
  4180c4:	ldr	w0, [sp, #36]
  4180c8:	and	w0, w0, #0x1f
  4180cc:	sub	w0, w0, #0x1
  4180d0:	cmp	w0, #0x17
  4180d4:	b.hi	4185ec <ferror@plt+0x1686c>  // b.pmore
  4180d8:	adrp	x1, 492000 <warn@@Base+0x2302c>
  4180dc:	add	x1, x1, #0x1b8
  4180e0:	ldr	w0, [x1, w0, uxtw #2]
  4180e4:	adr	x1, 4180f0 <ferror@plt+0x16370>
  4180e8:	add	x0, x1, w0, sxtw #2
  4180ec:	br	x0
  4180f0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4180f4:	add	x0, x0, #0x88
  4180f8:	bl	401940 <strlen@plt>
  4180fc:	mov	x1, x0
  418100:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418104:	add	x0, x0, #0x88
  418108:	add	x2, x1, x0
  41810c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418110:	add	x1, x0, #0x850
  418114:	mov	x0, x2
  418118:	ldr	w2, [x1]
  41811c:	str	w2, [x0]
  418120:	ldrh	w1, [x1, #4]
  418124:	strh	w1, [x0, #4]
  418128:	b	41860c <ferror@plt+0x1688c>
  41812c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418130:	add	x0, x0, #0x88
  418134:	bl	401940 <strlen@plt>
  418138:	mov	x1, x0
  41813c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418140:	add	x0, x0, #0x88
  418144:	add	x2, x1, x0
  418148:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41814c:	add	x1, x0, #0x858
  418150:	mov	x0, x2
  418154:	ldr	w2, [x1]
  418158:	str	w2, [x0]
  41815c:	ldrh	w1, [x1, #4]
  418160:	strh	w1, [x0, #4]
  418164:	b	41860c <ferror@plt+0x1688c>
  418168:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41816c:	add	x0, x0, #0x88
  418170:	bl	401940 <strlen@plt>
  418174:	mov	x1, x0
  418178:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41817c:	add	x0, x0, #0x88
  418180:	add	x2, x1, x0
  418184:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418188:	add	x1, x0, #0x860
  41818c:	mov	x0, x2
  418190:	ldr	w2, [x1]
  418194:	str	w2, [x0]
  418198:	ldrh	w1, [x1, #4]
  41819c:	strh	w1, [x0, #4]
  4181a0:	b	41860c <ferror@plt+0x1688c>
  4181a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4181a8:	add	x0, x0, #0x88
  4181ac:	bl	401940 <strlen@plt>
  4181b0:	mov	x1, x0
  4181b4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4181b8:	add	x0, x0, #0x88
  4181bc:	add	x2, x1, x0
  4181c0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4181c4:	add	x1, x0, #0x868
  4181c8:	mov	x0, x2
  4181cc:	ldr	x2, [x1]
  4181d0:	str	x2, [x0]
  4181d4:	ldrb	w1, [x1, #8]
  4181d8:	strb	w1, [x0, #8]
  4181dc:	b	41860c <ferror@plt+0x1688c>
  4181e0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4181e4:	add	x0, x0, #0x88
  4181e8:	bl	401940 <strlen@plt>
  4181ec:	mov	x1, x0
  4181f0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4181f4:	add	x0, x0, #0x88
  4181f8:	add	x2, x1, x0
  4181fc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418200:	add	x1, x0, #0x878
  418204:	mov	x0, x2
  418208:	ldr	x2, [x1]
  41820c:	str	x2, [x0]
  418210:	ldrh	w1, [x1, #8]
  418214:	strh	w1, [x0, #8]
  418218:	b	41860c <ferror@plt+0x1688c>
  41821c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418220:	add	x0, x0, #0x88
  418224:	bl	401940 <strlen@plt>
  418228:	mov	x1, x0
  41822c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418230:	add	x0, x0, #0x88
  418234:	add	x2, x1, x0
  418238:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41823c:	add	x1, x0, #0x888
  418240:	mov	x0, x2
  418244:	ldr	x2, [x1]
  418248:	str	x2, [x0]
  41824c:	ldr	w1, [x1, #8]
  418250:	str	w1, [x0, #8]
  418254:	b	41860c <ferror@plt+0x1688c>
  418258:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41825c:	add	x0, x0, #0x88
  418260:	bl	401940 <strlen@plt>
  418264:	mov	x1, x0
  418268:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41826c:	add	x0, x0, #0x88
  418270:	add	x2, x1, x0
  418274:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418278:	add	x1, x0, #0x898
  41827c:	mov	x0, x2
  418280:	ldr	w2, [x1]
  418284:	str	w2, [x0]
  418288:	ldur	w1, [x1, #3]
  41828c:	stur	w1, [x0, #3]
  418290:	b	41860c <ferror@plt+0x1688c>
  418294:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418298:	add	x0, x0, #0x88
  41829c:	bl	401940 <strlen@plt>
  4182a0:	mov	x1, x0
  4182a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4182a8:	add	x0, x0, #0x88
  4182ac:	add	x2, x1, x0
  4182b0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4182b4:	add	x1, x0, #0x8a0
  4182b8:	mov	x0, x2
  4182bc:	ldr	w2, [x1]
  4182c0:	str	w2, [x0]
  4182c4:	ldrh	w1, [x1, #4]
  4182c8:	strh	w1, [x0, #4]
  4182cc:	b	41860c <ferror@plt+0x1688c>
  4182d0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4182d4:	add	x0, x0, #0x88
  4182d8:	bl	401940 <strlen@plt>
  4182dc:	mov	x1, x0
  4182e0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4182e4:	add	x0, x0, #0x88
  4182e8:	add	x2, x1, x0
  4182ec:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4182f0:	add	x1, x0, #0x8a8
  4182f4:	mov	x0, x2
  4182f8:	ldr	w2, [x1]
  4182fc:	str	w2, [x0]
  418300:	ldrh	w1, [x1, #4]
  418304:	strh	w1, [x0, #4]
  418308:	b	41860c <ferror@plt+0x1688c>
  41830c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418310:	add	x0, x0, #0x88
  418314:	bl	401940 <strlen@plt>
  418318:	mov	x1, x0
  41831c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418320:	add	x0, x0, #0x88
  418324:	add	x2, x1, x0
  418328:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41832c:	add	x1, x0, #0x8b0
  418330:	mov	x0, x2
  418334:	ldr	w2, [x1]
  418338:	str	w2, [x0]
  41833c:	ldur	w1, [x1, #3]
  418340:	stur	w1, [x0, #3]
  418344:	b	41860c <ferror@plt+0x1688c>
  418348:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41834c:	add	x0, x0, #0x88
  418350:	bl	401940 <strlen@plt>
  418354:	mov	x1, x0
  418358:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41835c:	add	x0, x0, #0x88
  418360:	add	x2, x1, x0
  418364:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418368:	add	x1, x0, #0x8b8
  41836c:	mov	x0, x2
  418370:	ldr	w2, [x1]
  418374:	str	w2, [x0]
  418378:	ldur	w1, [x1, #3]
  41837c:	stur	w1, [x0, #3]
  418380:	b	41860c <ferror@plt+0x1688c>
  418384:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418388:	add	x0, x0, #0x88
  41838c:	bl	401940 <strlen@plt>
  418390:	mov	x1, x0
  418394:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418398:	add	x0, x0, #0x88
  41839c:	add	x2, x1, x0
  4183a0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4183a4:	add	x1, x0, #0x8c0
  4183a8:	mov	x0, x2
  4183ac:	ldr	w2, [x1]
  4183b0:	str	w2, [x0]
  4183b4:	ldur	w1, [x1, #3]
  4183b8:	stur	w1, [x0, #3]
  4183bc:	b	41860c <ferror@plt+0x1688c>
  4183c0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4183c4:	add	x0, x0, #0x88
  4183c8:	bl	401940 <strlen@plt>
  4183cc:	mov	x1, x0
  4183d0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4183d4:	add	x0, x0, #0x88
  4183d8:	add	x2, x1, x0
  4183dc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4183e0:	add	x1, x0, #0x8c8
  4183e4:	mov	x0, x2
  4183e8:	ldr	x2, [x1]
  4183ec:	str	x2, [x0]
  4183f0:	ldr	w1, [x1, #8]
  4183f4:	str	w1, [x0, #8]
  4183f8:	b	41860c <ferror@plt+0x1688c>
  4183fc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418400:	add	x0, x0, #0x88
  418404:	bl	401940 <strlen@plt>
  418408:	mov	x1, x0
  41840c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418410:	add	x0, x0, #0x88
  418414:	add	x2, x1, x0
  418418:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41841c:	add	x1, x0, #0x8d8
  418420:	mov	x0, x2
  418424:	ldr	x2, [x1]
  418428:	str	x2, [x0]
  41842c:	ldur	x1, [x1, #5]
  418430:	stur	x1, [x0, #5]
  418434:	b	41860c <ferror@plt+0x1688c>
  418438:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41843c:	add	x0, x0, #0x88
  418440:	bl	401940 <strlen@plt>
  418444:	mov	x1, x0
  418448:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41844c:	add	x0, x0, #0x88
  418450:	add	x2, x1, x0
  418454:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418458:	add	x1, x0, #0x8e8
  41845c:	mov	x0, x2
  418460:	ldr	x2, [x1]
  418464:	str	x2, [x0]
  418468:	ldur	x1, [x1, #5]
  41846c:	stur	x1, [x0, #5]
  418470:	b	41860c <ferror@plt+0x1688c>
  418474:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418478:	add	x0, x0, #0x88
  41847c:	bl	401940 <strlen@plt>
  418480:	mov	x1, x0
  418484:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418488:	add	x0, x0, #0x88
  41848c:	add	x2, x1, x0
  418490:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418494:	add	x1, x0, #0x8f8
  418498:	mov	x0, x2
  41849c:	ldr	x2, [x1]
  4184a0:	str	x2, [x0]
  4184a4:	ldr	w1, [x1, #8]
  4184a8:	str	w1, [x0, #8]
  4184ac:	b	41860c <ferror@plt+0x1688c>
  4184b0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4184b4:	add	x0, x0, #0x88
  4184b8:	bl	401940 <strlen@plt>
  4184bc:	mov	x1, x0
  4184c0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4184c4:	add	x0, x0, #0x88
  4184c8:	add	x1, x1, x0
  4184cc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4184d0:	add	x0, x0, #0x908
  4184d4:	mov	x2, x1
  4184d8:	mov	x3, x0
  4184dc:	ldp	x0, x1, [x3]
  4184e0:	stp	x0, x1, [x2]
  4184e4:	ldrh	w0, [x3, #16]
  4184e8:	strh	w0, [x2, #16]
  4184ec:	b	41860c <ferror@plt+0x1688c>
  4184f0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4184f4:	add	x0, x0, #0x88
  4184f8:	bl	401940 <strlen@plt>
  4184fc:	mov	x1, x0
  418500:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418504:	add	x0, x0, #0x88
  418508:	add	x1, x1, x0
  41850c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418510:	add	x0, x0, #0x920
  418514:	mov	x2, x1
  418518:	mov	x3, x0
  41851c:	ldp	x0, x1, [x3]
  418520:	stp	x0, x1, [x2]
  418524:	ldp	x0, x1, [x3, #16]
  418528:	stp	x0, x1, [x2, #16]
  41852c:	b	41860c <ferror@plt+0x1688c>
  418530:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418534:	add	x0, x0, #0x88
  418538:	bl	401940 <strlen@plt>
  41853c:	mov	x1, x0
  418540:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418544:	add	x0, x0, #0x88
  418548:	add	x2, x1, x0
  41854c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418550:	add	x1, x0, #0x940
  418554:	mov	x0, x2
  418558:	ldp	x2, x3, [x1]
  41855c:	stp	x2, x3, [x0]
  418560:	ldr	x2, [x1, #16]
  418564:	str	x2, [x0, #16]
  418568:	ldrh	w1, [x1, #24]
  41856c:	strh	w1, [x0, #24]
  418570:	b	41860c <ferror@plt+0x1688c>
  418574:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418578:	add	x0, x0, #0x88
  41857c:	bl	401940 <strlen@plt>
  418580:	mov	x1, x0
  418584:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418588:	add	x0, x0, #0x88
  41858c:	add	x2, x1, x0
  418590:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418594:	add	x1, x0, #0x960
  418598:	mov	x0, x2
  41859c:	ldr	x2, [x1]
  4185a0:	str	x2, [x0]
  4185a4:	ldur	x1, [x1, #6]
  4185a8:	stur	x1, [x0, #6]
  4185ac:	b	41860c <ferror@plt+0x1688c>
  4185b0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4185b4:	add	x0, x0, #0x88
  4185b8:	bl	401940 <strlen@plt>
  4185bc:	mov	x1, x0
  4185c0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4185c4:	add	x0, x0, #0x88
  4185c8:	add	x2, x1, x0
  4185cc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4185d0:	add	x1, x0, #0x970
  4185d4:	mov	x0, x2
  4185d8:	ldr	x2, [x1]
  4185dc:	str	x2, [x0]
  4185e0:	ldur	x1, [x1, #7]
  4185e4:	stur	x1, [x0, #7]
  4185e8:	b	41860c <ferror@plt+0x1688c>
  4185ec:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4185f0:	add	x0, x0, #0x7c8
  4185f4:	bl	401d40 <gettext@plt>
  4185f8:	mov	x1, x0
  4185fc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418600:	add	x0, x0, #0x88
  418604:	bl	401ac0 <strcat@plt>
  418608:	nop
  41860c:	ldr	w0, [sp, #36]
  418610:	and	w0, w0, #0x100
  418614:	cmp	w0, #0x0
  418618:	b.eq	418654 <ferror@plt+0x168d4>  // b.none
  41861c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418620:	add	x0, x0, #0x88
  418624:	bl	401940 <strlen@plt>
  418628:	mov	x1, x0
  41862c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418630:	add	x0, x0, #0x88
  418634:	add	x2, x1, x0
  418638:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41863c:	add	x1, x0, #0x5a8
  418640:	mov	x0, x2
  418644:	ldr	w2, [x1]
  418648:	str	w2, [x0]
  41864c:	ldrh	w1, [x1, #4]
  418650:	strh	w1, [x0, #4]
  418654:	ldr	w0, [sp, #36]
  418658:	and	w0, w0, #0x8000
  41865c:	cmp	w0, #0x0
  418660:	b.eq	419c0c <ferror@plt+0x17e8c>  // b.none
  418664:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418668:	add	x0, x0, #0x88
  41866c:	bl	401940 <strlen@plt>
  418670:	mov	x1, x0
  418674:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418678:	add	x0, x0, #0x88
  41867c:	add	x0, x1, x0
  418680:	mov	x1, #0x202c                	// #8236
  418684:	movk	x1, #0x6466, lsl #16
  418688:	movk	x1, #0x6970, lsl #32
  41868c:	movk	x1, #0x63, lsl #48
  418690:	str	x1, [x0]
  418694:	b	419c0c <ferror@plt+0x17e8c>
  418698:	ldr	w0, [sp, #36]
  41869c:	and	x0, x0, #0x1
  4186a0:	cmp	x0, #0x0
  4186a4:	b.eq	419c14 <ferror@plt+0x17e94>  // b.none
  4186a8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4186ac:	add	x0, x0, #0x88
  4186b0:	bl	401940 <strlen@plt>
  4186b4:	mov	x1, x0
  4186b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4186bc:	add	x0, x0, #0x88
  4186c0:	add	x2, x1, x0
  4186c4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4186c8:	add	x1, x0, #0x980
  4186cc:	mov	x0, x2
  4186d0:	ldr	x2, [x1]
  4186d4:	str	x2, [x0]
  4186d8:	ldur	w1, [x1, #7]
  4186dc:	stur	w1, [x0, #7]
  4186e0:	b	419c14 <ferror@plt+0x17e94>
  4186e4:	ldr	w0, [sp, #36]
  4186e8:	and	w0, w0, #0x100
  4186ec:	cmp	w0, #0x0
  4186f0:	b.eq	41872c <ferror@plt+0x169ac>  // b.none
  4186f4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4186f8:	add	x0, x0, #0x88
  4186fc:	bl	401940 <strlen@plt>
  418700:	mov	x1, x0
  418704:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418708:	add	x0, x0, #0x88
  41870c:	add	x2, x1, x0
  418710:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418714:	add	x1, x0, #0x990
  418718:	mov	x0, x2
  41871c:	ldr	w2, [x1]
  418720:	str	w2, [x0]
  418724:	ldrh	w1, [x1, #4]
  418728:	strh	w1, [x0, #4]
  41872c:	ldr	w0, [sp, #36]
  418730:	and	w0, w0, #0x200
  418734:	cmp	w0, #0x0
  418738:	b.eq	418774 <ferror@plt+0x169f4>  // b.none
  41873c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418740:	add	x0, x0, #0x88
  418744:	bl	401940 <strlen@plt>
  418748:	mov	x1, x0
  41874c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418750:	add	x0, x0, #0x88
  418754:	add	x2, x1, x0
  418758:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41875c:	add	x1, x0, #0x998
  418760:	mov	x0, x2
  418764:	ldr	x2, [x1]
  418768:	str	x2, [x0]
  41876c:	ldur	x1, [x1, #6]
  418770:	stur	x1, [x0, #6]
  418774:	ldr	w0, [sp, #36]
  418778:	and	w0, w0, #0x800
  41877c:	cmp	w0, #0x0
  418780:	b.eq	4187b0 <ferror@plt+0x16a30>  // b.none
  418784:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418788:	add	x0, x0, #0x88
  41878c:	bl	401940 <strlen@plt>
  418790:	mov	x1, x0
  418794:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418798:	add	x0, x0, #0x88
  41879c:	add	x2, x1, x0
  4187a0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4187a4:	add	x0, x0, #0x9a8
  4187a8:	ldp	x0, x1, [x0]
  4187ac:	stp	x0, x1, [x2]
  4187b0:	ldr	w0, [sp, #36]
  4187b4:	and	w0, w0, #0x400
  4187b8:	cmp	w0, #0x0
  4187bc:	b.eq	4187f0 <ferror@plt+0x16a70>  // b.none
  4187c0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4187c4:	add	x0, x0, #0x88
  4187c8:	bl	401940 <strlen@plt>
  4187cc:	mov	x1, x0
  4187d0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4187d4:	add	x0, x0, #0x88
  4187d8:	add	x0, x1, x0
  4187dc:	mov	x1, #0x202c                	// #8236
  4187e0:	movk	x1, #0x6168, lsl #16
  4187e4:	movk	x1, #0x726c, lsl #32
  4187e8:	movk	x1, #0x31, lsl #48
  4187ec:	str	x1, [x0]
  4187f0:	ldr	w0, [sp, #36]
  4187f4:	and	w0, w0, #0x800000
  4187f8:	cmp	w0, #0x0
  4187fc:	b.eq	418838 <ferror@plt+0x16ab8>  // b.none
  418800:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418804:	add	x0, x0, #0x88
  418808:	bl	401940 <strlen@plt>
  41880c:	mov	x1, x0
  418810:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418814:	add	x0, x0, #0x88
  418818:	add	x2, x1, x0
  41881c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418820:	add	x1, x0, #0x9b8
  418824:	mov	x0, x2
  418828:	ldr	x2, [x1]
  41882c:	str	x2, [x0]
  418830:	ldrb	w1, [x1, #8]
  418834:	strb	w1, [x0, #8]
  418838:	ldr	w0, [sp, #36]
  41883c:	and	w0, w0, #0x3
  418840:	cmp	w0, #0x0
  418844:	b.ne	418880 <ferror@plt+0x16b00>  // b.any
  418848:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41884c:	add	x0, x0, #0x88
  418850:	bl	401940 <strlen@plt>
  418854:	mov	x1, x0
  418858:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41885c:	add	x0, x0, #0x88
  418860:	add	x2, x1, x0
  418864:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418868:	add	x1, x0, #0x9c8
  41886c:	mov	x0, x2
  418870:	ldr	w2, [x1]
  418874:	str	w2, [x0]
  418878:	ldrh	w1, [x1, #4]
  41887c:	strh	w1, [x0, #4]
  418880:	ldr	w0, [sp, #36]
  418884:	and	w0, w0, #0x3
  418888:	cmp	w0, #0x1
  41888c:	b.ne	4188c8 <ferror@plt+0x16b48>  // b.any
  418890:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418894:	add	x0, x0, #0x88
  418898:	bl	401940 <strlen@plt>
  41889c:	mov	x1, x0
  4188a0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4188a4:	add	x0, x0, #0x88
  4188a8:	add	x2, x1, x0
  4188ac:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4188b0:	add	x1, x0, #0x9d0
  4188b4:	mov	x0, x2
  4188b8:	ldr	w2, [x1]
  4188bc:	str	w2, [x0]
  4188c0:	ldrh	w1, [x1, #4]
  4188c4:	strh	w1, [x0, #4]
  4188c8:	ldr	w0, [sp, #36]
  4188cc:	and	w0, w0, #0x3
  4188d0:	cmp	w0, #0x2
  4188d4:	b.ne	419c1c <ferror@plt+0x17e9c>  // b.any
  4188d8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4188dc:	add	x0, x0, #0x88
  4188e0:	bl	401940 <strlen@plt>
  4188e4:	mov	x1, x0
  4188e8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4188ec:	add	x0, x0, #0x88
  4188f0:	add	x2, x1, x0
  4188f4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4188f8:	add	x1, x0, #0x9d8
  4188fc:	mov	x0, x2
  418900:	ldr	w2, [x1]
  418904:	str	w2, [x0]
  418908:	ldrh	w1, [x1, #4]
  41890c:	strh	w1, [x0, #4]
  418910:	b	419c1c <ferror@plt+0x17e9c>
  418914:	ldr	w0, [sp, #36]
  418918:	and	w0, w0, #0xffff
  41891c:	cmp	w0, #0x214
  418920:	b.eq	418990 <ferror@plt+0x16c10>  // b.none
  418924:	cmp	w0, #0x214
  418928:	b.hi	4189b8 <ferror@plt+0x16c38>  // b.pmore
  41892c:	cmp	w0, #0x20b
  418930:	b.eq	418940 <ferror@plt+0x16bc0>  // b.none
  418934:	cmp	w0, #0x210
  418938:	b.eq	418968 <ferror@plt+0x16be8>  // b.none
  41893c:	b	4189b8 <ferror@plt+0x16c38>
  418940:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418944:	add	x2, x0, #0x88
  418948:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41894c:	add	x1, x0, #0x9e0
  418950:	mov	x0, x2
  418954:	ldr	x2, [x1]
  418958:	str	x2, [x0]
  41895c:	ldur	x1, [x1, #6]
  418960:	stur	x1, [x0, #6]
  418964:	b	4189bc <ferror@plt+0x16c3c>
  418968:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41896c:	add	x2, x0, #0x88
  418970:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418974:	add	x1, x0, #0x9f0
  418978:	mov	x0, x2
  41897c:	ldr	x2, [x1]
  418980:	str	x2, [x0]
  418984:	ldur	x1, [x1, #6]
  418988:	stur	x1, [x0, #6]
  41898c:	b	4189bc <ferror@plt+0x16c3c>
  418990:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418994:	add	x2, x0, #0x88
  418998:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41899c:	add	x1, x0, #0xa00
  4189a0:	mov	x0, x2
  4189a4:	ldr	x2, [x1]
  4189a8:	str	x2, [x0]
  4189ac:	ldur	x1, [x1, #6]
  4189b0:	stur	x1, [x0, #6]
  4189b4:	b	4189bc <ferror@plt+0x16c3c>
  4189b8:	nop
  4189bc:	ldr	w0, [sp, #36]
  4189c0:	and	w0, w0, #0x10000
  4189c4:	cmp	w0, #0x0
  4189c8:	b.eq	418a04 <ferror@plt+0x16c84>  // b.none
  4189cc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4189d0:	add	x0, x0, #0x88
  4189d4:	bl	401940 <strlen@plt>
  4189d8:	mov	x1, x0
  4189dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4189e0:	add	x0, x0, #0x88
  4189e4:	add	x2, x1, x0
  4189e8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4189ec:	add	x1, x0, #0xa10
  4189f0:	mov	x0, x2
  4189f4:	ldr	x2, [x1]
  4189f8:	str	x2, [x0]
  4189fc:	ldrh	w1, [x1, #8]
  418a00:	strh	w1, [x0, #8]
  418a04:	ldr	w0, [sp, #36]
  418a08:	and	w0, w0, #0x20000
  418a0c:	cmp	w0, #0x0
  418a10:	b.eq	418a4c <ferror@plt+0x16ccc>  // b.none
  418a14:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418a18:	add	x0, x0, #0x88
  418a1c:	bl	401940 <strlen@plt>
  418a20:	mov	x1, x0
  418a24:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418a28:	add	x0, x0, #0x88
  418a2c:	add	x2, x1, x0
  418a30:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418a34:	add	x1, x0, #0xa20
  418a38:	mov	x0, x2
  418a3c:	ldr	w2, [x1]
  418a40:	str	w2, [x0]
  418a44:	ldrh	w1, [x1, #4]
  418a48:	strh	w1, [x0, #4]
  418a4c:	ldr	w0, [sp, #36]
  418a50:	and	w0, w0, #0x40000
  418a54:	cmp	w0, #0x0
  418a58:	b.eq	418a94 <ferror@plt+0x16d14>  // b.none
  418a5c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418a60:	add	x0, x0, #0x88
  418a64:	bl	401940 <strlen@plt>
  418a68:	mov	x1, x0
  418a6c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418a70:	add	x0, x0, #0x88
  418a74:	add	x2, x1, x0
  418a78:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418a7c:	add	x1, x0, #0xa28
  418a80:	mov	x0, x2
  418a84:	ldr	w2, [x1]
  418a88:	str	w2, [x0]
  418a8c:	ldrh	w1, [x1, #4]
  418a90:	strh	w1, [x0, #4]
  418a94:	ldr	w0, [sp, #36]
  418a98:	and	w0, w0, #0x80000
  418a9c:	cmp	w0, #0x0
  418aa0:	b.eq	418adc <ferror@plt+0x16d5c>  // b.none
  418aa4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418aa8:	add	x0, x0, #0x88
  418aac:	bl	401940 <strlen@plt>
  418ab0:	mov	x1, x0
  418ab4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418ab8:	add	x0, x0, #0x88
  418abc:	add	x2, x1, x0
  418ac0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418ac4:	add	x1, x0, #0xa30
  418ac8:	mov	x0, x2
  418acc:	ldr	w2, [x1]
  418ad0:	str	w2, [x0]
  418ad4:	ldur	w1, [x1, #3]
  418ad8:	stur	w1, [x0, #3]
  418adc:	ldr	w0, [sp, #36]
  418ae0:	and	w0, w0, #0x100000
  418ae4:	cmp	w0, #0x0
  418ae8:	b.eq	418b24 <ferror@plt+0x16da4>  // b.none
  418aec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418af0:	add	x0, x0, #0x88
  418af4:	bl	401940 <strlen@plt>
  418af8:	mov	x1, x0
  418afc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418b00:	add	x0, x0, #0x88
  418b04:	add	x2, x1, x0
  418b08:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418b0c:	add	x1, x0, #0xa38
  418b10:	mov	x0, x2
  418b14:	ldr	x2, [x1]
  418b18:	str	x2, [x0]
  418b1c:	ldrh	w1, [x1, #8]
  418b20:	strh	w1, [x0, #8]
  418b24:	ldr	w0, [sp, #36]
  418b28:	and	w0, w0, #0x400000
  418b2c:	cmp	w0, #0x0
  418b30:	b.eq	419c24 <ferror@plt+0x17ea4>  // b.none
  418b34:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418b38:	add	x0, x0, #0x88
  418b3c:	bl	401940 <strlen@plt>
  418b40:	mov	x1, x0
  418b44:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418b48:	add	x0, x0, #0x88
  418b4c:	add	x2, x1, x0
  418b50:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418b54:	add	x1, x0, #0xa48
  418b58:	mov	x0, x2
  418b5c:	ldr	x2, [x1]
  418b60:	str	x2, [x0]
  418b64:	ldur	w1, [x1, #7]
  418b68:	stur	w1, [x0, #7]
  418b6c:	b	419c24 <ferror@plt+0x17ea4>
  418b70:	ldr	w0, [sp, #36]
  418b74:	and	w0, w0, #0x10
  418b78:	cmp	w0, #0x0
  418b7c:	b.eq	418bc0 <ferror@plt+0x16e40>  // b.none
  418b80:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418b84:	add	x0, x0, #0x88
  418b88:	bl	401940 <strlen@plt>
  418b8c:	mov	x1, x0
  418b90:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418b94:	add	x0, x0, #0x88
  418b98:	add	x2, x1, x0
  418b9c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418ba0:	add	x1, x0, #0xa58
  418ba4:	mov	x0, x2
  418ba8:	ldp	x2, x3, [x1]
  418bac:	stp	x2, x3, [x0]
  418bb0:	ldr	x2, [x1, #16]
  418bb4:	str	x2, [x0, #16]
  418bb8:	ldrb	w1, [x1, #24]
  418bbc:	strb	w1, [x0, #24]
  418bc0:	ldr	w0, [sp, #36]
  418bc4:	and	w0, w0, #0x20
  418bc8:	cmp	w0, #0x0
  418bcc:	b.eq	419c2c <ferror@plt+0x17eac>  // b.none
  418bd0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418bd4:	add	x0, x0, #0x88
  418bd8:	bl	401940 <strlen@plt>
  418bdc:	mov	x1, x0
  418be0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418be4:	add	x0, x0, #0x88
  418be8:	add	x2, x1, x0
  418bec:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418bf0:	add	x1, x0, #0xa78
  418bf4:	mov	x0, x2
  418bf8:	ldp	x2, x3, [x1]
  418bfc:	stp	x2, x3, [x0]
  418c00:	ldr	x2, [x1, #16]
  418c04:	str	x2, [x0, #16]
  418c08:	ldrb	w1, [x1, #24]
  418c0c:	strb	w1, [x0, #24]
  418c10:	b	419c2c <ferror@plt+0x17eac>
  418c14:	ldr	w0, [sp, #36]
  418c18:	and	w0, w0, #0x10
  418c1c:	cmp	w0, #0x0
  418c20:	b.eq	418c60 <ferror@plt+0x16ee0>  // b.none
  418c24:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418c28:	add	x0, x0, #0x88
  418c2c:	bl	401940 <strlen@plt>
  418c30:	mov	x1, x0
  418c34:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418c38:	add	x0, x0, #0x88
  418c3c:	add	x2, x1, x0
  418c40:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418c44:	add	x1, x0, #0xa98
  418c48:	mov	x0, x2
  418c4c:	ldr	x2, [x1]
  418c50:	str	x2, [x0]
  418c54:	ldrb	w1, [x1, #8]
  418c58:	strb	w1, [x0, #8]
  418c5c:	b	418c98 <ferror@plt+0x16f18>
  418c60:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418c64:	add	x0, x0, #0x88
  418c68:	bl	401940 <strlen@plt>
  418c6c:	mov	x1, x0
  418c70:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418c74:	add	x0, x0, #0x88
  418c78:	add	x2, x1, x0
  418c7c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418c80:	add	x1, x0, #0xaa8
  418c84:	mov	x0, x2
  418c88:	ldr	x2, [x1]
  418c8c:	str	x2, [x0]
  418c90:	ldrb	w1, [x1, #8]
  418c94:	strb	w1, [x0, #8]
  418c98:	ldr	w0, [sp, #36]
  418c9c:	and	w0, w0, #0x20
  418ca0:	cmp	w0, #0x0
  418ca4:	b.eq	418cec <ferror@plt+0x16f6c>  // b.none
  418ca8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418cac:	add	x0, x0, #0x88
  418cb0:	bl	401940 <strlen@plt>
  418cb4:	mov	x1, x0
  418cb8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418cbc:	add	x0, x0, #0x88
  418cc0:	add	x1, x1, x0
  418cc4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418cc8:	add	x0, x0, #0xab8
  418ccc:	mov	x2, x1
  418cd0:	mov	x3, x0
  418cd4:	ldp	x0, x1, [x3]
  418cd8:	stp	x0, x1, [x2]
  418cdc:	add	x1, x3, #0xf
  418ce0:	add	x0, x2, #0xf
  418ce4:	ldr	w1, [x1]
  418ce8:	str	w1, [x0]
  418cec:	ldr	w0, [sp, #36]
  418cf0:	and	w0, w0, #0x80
  418cf4:	cmp	w0, #0x0
  418cf8:	b.eq	418d48 <ferror@plt+0x16fc8>  // b.none
  418cfc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418d00:	add	x0, x0, #0x88
  418d04:	bl	401940 <strlen@plt>
  418d08:	mov	x1, x0
  418d0c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418d10:	add	x0, x0, #0x88
  418d14:	add	x2, x1, x0
  418d18:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418d1c:	add	x1, x0, #0xad0
  418d20:	mov	x0, x2
  418d24:	ldp	x2, x3, [x1]
  418d28:	stp	x2, x3, [x0]
  418d2c:	ldp	x2, x3, [x1, #16]
  418d30:	stp	x2, x3, [x0, #16]
  418d34:	add	x1, x1, #0x1f
  418d38:	add	x0, x0, #0x1f
  418d3c:	ldr	x1, [x1]
  418d40:	str	x1, [x0]
  418d44:	b	418d90 <ferror@plt+0x17010>
  418d48:	ldr	w0, [sp, #36]
  418d4c:	and	w0, w0, #0x40
  418d50:	cmp	w0, #0x0
  418d54:	b.eq	418d90 <ferror@plt+0x17010>  // b.none
  418d58:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418d5c:	add	x0, x0, #0x88
  418d60:	bl	401940 <strlen@plt>
  418d64:	mov	x1, x0
  418d68:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418d6c:	add	x0, x0, #0x88
  418d70:	add	x2, x1, x0
  418d74:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418d78:	add	x1, x0, #0xaf8
  418d7c:	mov	x0, x2
  418d80:	ldr	x2, [x1]
  418d84:	str	x2, [x0]
  418d88:	ldur	x1, [x1, #6]
  418d8c:	stur	x1, [x0, #6]
  418d90:	ldr	w0, [sp, #36]
  418d94:	and	w0, w0, #0x100
  418d98:	cmp	w0, #0x0
  418d9c:	b.eq	418dd8 <ferror@plt+0x17058>  // b.none
  418da0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418da4:	add	x0, x0, #0x88
  418da8:	bl	401940 <strlen@plt>
  418dac:	mov	x1, x0
  418db0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418db4:	add	x0, x0, #0x88
  418db8:	add	x2, x1, x0
  418dbc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418dc0:	add	x1, x0, #0xb08
  418dc4:	mov	x0, x2
  418dc8:	ldr	x2, [x1]
  418dcc:	str	x2, [x0]
  418dd0:	ldur	w1, [x1, #7]
  418dd4:	stur	w1, [x0, #7]
  418dd8:	ldr	x0, [sp, #40]
  418ddc:	ldrb	w0, [x0, #31]
  418de0:	cmp	w0, #0xd
  418de4:	b.ne	418f6c <ferror@plt+0x171ec>  // b.any
  418de8:	ldr	w0, [sp, #36]
  418dec:	and	w0, w0, #0x4
  418df0:	cmp	w0, #0x0
  418df4:	b.eq	418e30 <ferror@plt+0x170b0>  // b.none
  418df8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418dfc:	add	x0, x0, #0x88
  418e00:	bl	401940 <strlen@plt>
  418e04:	mov	x1, x0
  418e08:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418e0c:	add	x0, x0, #0x88
  418e10:	add	x2, x1, x0
  418e14:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418e18:	add	x1, x0, #0xb18
  418e1c:	mov	x0, x2
  418e20:	ldr	x2, [x1]
  418e24:	str	x2, [x0]
  418e28:	ldur	x1, [x1, #7]
  418e2c:	stur	x1, [x0, #7]
  418e30:	ldr	w0, [sp, #36]
  418e34:	and	w0, w0, #0x3
  418e38:	cmp	w0, #0x3
  418e3c:	b.eq	418ed8 <ferror@plt+0x17158>  // b.none
  418e40:	cmp	w0, #0x3
  418e44:	b.hi	418f0c <ferror@plt+0x1718c>  // b.pmore
  418e48:	cmp	w0, #0x2
  418e4c:	b.eq	418ea4 <ferror@plt+0x17124>  // b.none
  418e50:	cmp	w0, #0x2
  418e54:	b.hi	418f0c <ferror@plt+0x1718c>  // b.pmore
  418e58:	cmp	w0, #0x0
  418e5c:	b.eq	418f74 <ferror@plt+0x171f4>  // b.none
  418e60:	cmp	w0, #0x1
  418e64:	b.ne	418f0c <ferror@plt+0x1718c>  // b.any
  418e68:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418e6c:	add	x0, x0, #0x88
  418e70:	bl	401940 <strlen@plt>
  418e74:	mov	x1, x0
  418e78:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418e7c:	add	x0, x0, #0x88
  418e80:	add	x2, x1, x0
  418e84:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418e88:	add	x1, x0, #0xb28
  418e8c:	mov	x0, x2
  418e90:	ldr	x2, [x1]
  418e94:	str	x2, [x0]
  418e98:	ldrh	w1, [x1, #8]
  418e9c:	strh	w1, [x0, #8]
  418ea0:	b	418f78 <ferror@plt+0x171f8>
  418ea4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418ea8:	add	x0, x0, #0x88
  418eac:	bl	401940 <strlen@plt>
  418eb0:	mov	x1, x0
  418eb4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418eb8:	add	x0, x0, #0x88
  418ebc:	add	x0, x1, x0
  418ec0:	mov	x1, #0x202c                	// #8236
  418ec4:	movk	x1, #0x7265, lsl #16
  418ec8:	movk	x1, #0x6f72, lsl #32
  418ecc:	movk	x1, #0x72, lsl #48
  418ed0:	str	x1, [x0]
  418ed4:	b	418f78 <ferror@plt+0x171f8>
  418ed8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418edc:	add	x0, x0, #0x88
  418ee0:	bl	401940 <strlen@plt>
  418ee4:	mov	x1, x0
  418ee8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418eec:	add	x0, x0, #0x88
  418ef0:	add	x0, x1, x0
  418ef4:	mov	x1, #0x202c                	// #8236
  418ef8:	movk	x1, #0x6261, lsl #16
  418efc:	movk	x1, #0x726f, lsl #32
  418f00:	movk	x1, #0x74, lsl #48
  418f04:	str	x1, [x0]
  418f08:	b	418f78 <ferror@plt+0x171f8>
  418f0c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418f10:	add	x0, x0, #0xb38
  418f14:	bl	401d40 <gettext@plt>
  418f18:	mov	x2, x0
  418f1c:	ldr	w0, [sp, #36]
  418f20:	and	w0, w0, #0x3
  418f24:	mov	w1, w0
  418f28:	mov	x0, x2
  418f2c:	bl	46efd4 <warn@@Base>
  418f30:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418f34:	add	x0, x0, #0x88
  418f38:	bl	401940 <strlen@plt>
  418f3c:	mov	x1, x0
  418f40:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418f44:	add	x0, x0, #0x88
  418f48:	add	x2, x1, x0
  418f4c:	adrp	x0, 490000 <warn@@Base+0x2102c>
  418f50:	add	x1, x0, #0xcd8
  418f54:	mov	x0, x2
  418f58:	ldr	x2, [x1]
  418f5c:	str	x2, [x0]
  418f60:	ldr	w1, [x1, #8]
  418f64:	str	w1, [x0, #8]
  418f68:	b	419c68 <ferror@plt+0x17ee8>
  418f6c:	nop
  418f70:	b	419c68 <ferror@plt+0x17ee8>
  418f74:	nop
  418f78:	b	419c68 <ferror@plt+0x17ee8>
  418f7c:	ldr	w0, [sp, #36]
  418f80:	and	w0, w0, #0x1
  418f84:	cmp	w0, #0x0
  418f88:	b.eq	418fc4 <ferror@plt+0x17244>  // b.none
  418f8c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418f90:	add	x0, x0, #0x88
  418f94:	bl	401940 <strlen@plt>
  418f98:	mov	x1, x0
  418f9c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418fa0:	add	x0, x0, #0x88
  418fa4:	add	x2, x1, x0
  418fa8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418fac:	add	x1, x0, #0xb60
  418fb0:	mov	x0, x2
  418fb4:	ldr	x2, [x1]
  418fb8:	str	x2, [x0]
  418fbc:	ldrh	w1, [x1, #8]
  418fc0:	strh	w1, [x0, #8]
  418fc4:	ldr	w0, [sp, #36]
  418fc8:	and	w0, w0, #0x100
  418fcc:	cmp	w0, #0x0
  418fd0:	b.eq	41900c <ferror@plt+0x1728c>  // b.none
  418fd4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418fd8:	add	x0, x0, #0x88
  418fdc:	bl	401940 <strlen@plt>
  418fe0:	mov	x1, x0
  418fe4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  418fe8:	add	x0, x0, #0x88
  418fec:	add	x2, x1, x0
  418ff0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  418ff4:	add	x1, x0, #0xb70
  418ff8:	mov	x0, x2
  418ffc:	ldr	x2, [x1]
  419000:	str	x2, [x0]
  419004:	ldrh	w1, [x1, #8]
  419008:	strh	w1, [x0, #8]
  41900c:	ldr	w0, [sp, #36]
  419010:	and	w0, w0, #0x200
  419014:	cmp	w0, #0x0
  419018:	b.eq	419c34 <ferror@plt+0x17eb4>  // b.none
  41901c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419020:	add	x0, x0, #0x88
  419024:	bl	401940 <strlen@plt>
  419028:	mov	x1, x0
  41902c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419030:	add	x0, x0, #0x88
  419034:	add	x2, x1, x0
  419038:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41903c:	add	x1, x0, #0xb80
  419040:	mov	x0, x2
  419044:	ldr	x2, [x1]
  419048:	str	x2, [x0]
  41904c:	ldrh	w1, [x1, #8]
  419050:	strh	w1, [x0, #8]
  419054:	b	419c34 <ferror@plt+0x17eb4>
  419058:	ldr	w0, [sp, #36]
  41905c:	and	w0, w0, #0x1
  419060:	cmp	w0, #0x0
  419064:	b.eq	4190a4 <ferror@plt+0x17324>  // b.none
  419068:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41906c:	add	x0, x0, #0x88
  419070:	bl	401940 <strlen@plt>
  419074:	mov	x1, x0
  419078:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41907c:	add	x0, x0, #0x88
  419080:	add	x2, x1, x0
  419084:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419088:	add	x1, x0, #0xb90
  41908c:	mov	x0, x2
  419090:	ldr	w2, [x1]
  419094:	str	w2, [x0]
  419098:	ldrh	w1, [x1, #4]
  41909c:	strh	w1, [x0, #4]
  4190a0:	b	4190e4 <ferror@plt+0x17364>
  4190a4:	ldr	w0, [sp, #36]
  4190a8:	and	w0, w0, #0x2
  4190ac:	cmp	w0, #0x0
  4190b0:	b.eq	4190e4 <ferror@plt+0x17364>  // b.none
  4190b4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4190b8:	add	x0, x0, #0x88
  4190bc:	bl	401940 <strlen@plt>
  4190c0:	mov	x1, x0
  4190c4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4190c8:	add	x0, x0, #0x88
  4190cc:	add	x0, x1, x0
  4190d0:	mov	x1, #0x202c                	// #8236
  4190d4:	movk	x1, #0x636d, lsl #16
  4190d8:	movk	x1, #0x326d, lsl #32
  4190dc:	movk	x1, #0x34, lsl #48
  4190e0:	str	x1, [x0]
  4190e4:	ldr	w0, [sp, #36]
  4190e8:	and	w0, w0, #0x4
  4190ec:	cmp	w0, #0x0
  4190f0:	b.eq	419c3c <ferror@plt+0x17ebc>  // b.none
  4190f4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4190f8:	add	x0, x0, #0x88
  4190fc:	bl	401940 <strlen@plt>
  419100:	mov	x1, x0
  419104:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419108:	add	x0, x0, #0x88
  41910c:	add	x2, x1, x0
  419110:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419114:	add	x1, x0, #0xb98
  419118:	mov	x0, x2
  41911c:	ldr	w2, [x1]
  419120:	str	w2, [x0]
  419124:	ldrh	w1, [x1, #4]
  419128:	strh	w1, [x0, #4]
  41912c:	b	419c3c <ferror@plt+0x17ebc>
  419130:	ldr	w0, [sp, #36]
  419134:	and	w0, w0, #0xc
  419138:	cmp	w0, #0xc
  41913c:	b.eq	4191e0 <ferror@plt+0x17460>  // b.none
  419140:	cmp	w0, #0xc
  419144:	b.hi	419220 <ferror@plt+0x174a0>  // b.pmore
  419148:	cmp	w0, #0x8
  41914c:	b.eq	4191a4 <ferror@plt+0x17424>  // b.none
  419150:	cmp	w0, #0x8
  419154:	b.hi	419220 <ferror@plt+0x174a0>  // b.pmore
  419158:	cmp	w0, #0x0
  41915c:	b.eq	41921c <ferror@plt+0x1749c>  // b.none
  419160:	cmp	w0, #0x4
  419164:	b.ne	419220 <ferror@plt+0x174a0>  // b.any
  419168:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41916c:	add	x0, x0, #0x88
  419170:	bl	401940 <strlen@plt>
  419174:	mov	x1, x0
  419178:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41917c:	add	x0, x0, #0x88
  419180:	add	x2, x1, x0
  419184:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419188:	add	x1, x0, #0xba0
  41918c:	mov	x0, x2
  419190:	ldr	w2, [x1]
  419194:	str	w2, [x0]
  419198:	ldrh	w1, [x1, #4]
  41919c:	strh	w1, [x0, #4]
  4191a0:	b	419220 <ferror@plt+0x174a0>
  4191a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4191a8:	add	x0, x0, #0x88
  4191ac:	bl	401940 <strlen@plt>
  4191b0:	mov	x1, x0
  4191b4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4191b8:	add	x0, x0, #0x88
  4191bc:	add	x2, x1, x0
  4191c0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4191c4:	add	x1, x0, #0xba8
  4191c8:	mov	x0, x2
  4191cc:	ldr	w2, [x1]
  4191d0:	str	w2, [x0]
  4191d4:	ldrh	w1, [x1, #4]
  4191d8:	strh	w1, [x0, #4]
  4191dc:	b	419220 <ferror@plt+0x174a0>
  4191e0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4191e4:	add	x0, x0, #0x88
  4191e8:	bl	401940 <strlen@plt>
  4191ec:	mov	x1, x0
  4191f0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4191f4:	add	x0, x0, #0x88
  4191f8:	add	x2, x1, x0
  4191fc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419200:	add	x1, x0, #0xbb0
  419204:	mov	x0, x2
  419208:	ldr	w2, [x1]
  41920c:	str	w2, [x0]
  419210:	ldrh	w1, [x1, #4]
  419214:	strh	w1, [x0, #4]
  419218:	b	419220 <ferror@plt+0x174a0>
  41921c:	nop
  419220:	ldr	w0, [sp, #36]
  419224:	and	w0, w0, #0x1
  419228:	cmp	w0, #0x0
  41922c:	b.eq	419c44 <ferror@plt+0x17ec4>  // b.none
  419230:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419234:	add	x0, x0, #0x88
  419238:	bl	401940 <strlen@plt>
  41923c:	mov	x1, x0
  419240:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419244:	add	x0, x0, #0x88
  419248:	add	x1, x1, x0
  41924c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419250:	add	x0, x0, #0xbb8
  419254:	mov	x2, x1
  419258:	mov	x3, x0
  41925c:	ldp	x0, x1, [x3]
  419260:	stp	x0, x1, [x2]
  419264:	ldrb	w0, [x3, #16]
  419268:	strb	w0, [x2, #16]
  41926c:	b	419c44 <ferror@plt+0x17ec4>
  419270:	ldr	w0, [sp, #36]
  419274:	and	w0, w0, #0x1
  419278:	cmp	w0, #0x0
  41927c:	b.eq	4192bc <ferror@plt+0x1753c>  // b.none
  419280:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419284:	add	x0, x0, #0x88
  419288:	bl	401940 <strlen@plt>
  41928c:	mov	x1, x0
  419290:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419294:	add	x0, x0, #0x88
  419298:	add	x1, x1, x0
  41929c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4192a0:	add	x0, x0, #0xbb8
  4192a4:	mov	x2, x1
  4192a8:	mov	x3, x0
  4192ac:	ldp	x0, x1, [x3]
  4192b0:	stp	x0, x1, [x2]
  4192b4:	ldrb	w0, [x3, #16]
  4192b8:	strb	w0, [x2, #16]
  4192bc:	ldr	w0, [sp, #36]
  4192c0:	and	w0, w0, #0x2
  4192c4:	cmp	w0, #0x0
  4192c8:	b.eq	419304 <ferror@plt+0x17584>  // b.none
  4192cc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4192d0:	add	x0, x0, #0x88
  4192d4:	bl	401940 <strlen@plt>
  4192d8:	mov	x1, x0
  4192dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4192e0:	add	x0, x0, #0x88
  4192e4:	add	x2, x1, x0
  4192e8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4192ec:	add	x1, x0, #0xbd0
  4192f0:	mov	x0, x2
  4192f4:	ldr	w2, [x1]
  4192f8:	str	w2, [x0]
  4192fc:	ldrh	w1, [x1, #4]
  419300:	strh	w1, [x0, #4]
  419304:	ldr	w0, [sp, #36]
  419308:	and	w0, w0, #0x4
  41930c:	cmp	w0, #0x0
  419310:	b.eq	41934c <ferror@plt+0x175cc>  // b.none
  419314:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419318:	add	x0, x0, #0x88
  41931c:	bl	401940 <strlen@plt>
  419320:	mov	x1, x0
  419324:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419328:	add	x0, x0, #0x88
  41932c:	add	x2, x1, x0
  419330:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419334:	add	x1, x0, #0xbd8
  419338:	mov	x0, x2
  41933c:	ldr	w2, [x1]
  419340:	str	w2, [x0]
  419344:	ldrh	w1, [x1, #4]
  419348:	strh	w1, [x0, #4]
  41934c:	ldr	w0, [sp, #36]
  419350:	and	w0, w0, #0x8
  419354:	cmp	w0, #0x0
  419358:	b.eq	419394 <ferror@plt+0x17614>  // b.none
  41935c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419360:	add	x0, x0, #0x88
  419364:	bl	401940 <strlen@plt>
  419368:	mov	x1, x0
  41936c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419370:	add	x0, x0, #0x88
  419374:	add	x2, x1, x0
  419378:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41937c:	add	x1, x0, #0xbe0
  419380:	mov	x0, x2
  419384:	ldr	x2, [x1]
  419388:	str	x2, [x0]
  41938c:	ldrb	w1, [x1, #8]
  419390:	strb	w1, [x0, #8]
  419394:	ldr	w0, [sp, #36]
  419398:	and	w0, w0, #0x40
  41939c:	cmp	w0, #0x0
  4193a0:	b.eq	4193d8 <ferror@plt+0x17658>  // b.none
  4193a4:	ldr	w0, [sp, #36]
  4193a8:	and	w0, w0, #0x80
  4193ac:	cmp	w0, #0x0
  4193b0:	b.eq	4193c0 <ferror@plt+0x17640>  // b.none
  4193b4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4193b8:	add	x0, x0, #0xbf0
  4193bc:	b	4193c8 <ferror@plt+0x17648>
  4193c0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4193c4:	add	x0, x0, #0xc10
  4193c8:	mov	x1, x0
  4193cc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4193d0:	add	x0, x0, #0x88
  4193d4:	bl	401ac0 <strcat@plt>
  4193d8:	ldr	w0, [sp, #36]
  4193dc:	and	w0, w0, #0x100
  4193e0:	cmp	w0, #0x0
  4193e4:	b.eq	419420 <ferror@plt+0x176a0>  // b.none
  4193e8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4193ec:	add	x0, x0, #0x88
  4193f0:	bl	401940 <strlen@plt>
  4193f4:	mov	x1, x0
  4193f8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4193fc:	add	x0, x0, #0x88
  419400:	add	x2, x1, x0
  419404:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419408:	add	x1, x0, #0xc30
  41940c:	mov	x0, x2
  419410:	ldr	w2, [x1]
  419414:	str	w2, [x0]
  419418:	ldrb	w1, [x1, #4]
  41941c:	strb	w1, [x0, #4]
  419420:	ldr	w0, [sp, #36]
  419424:	and	w0, w0, #0x200
  419428:	cmp	w0, #0x0
  41942c:	b.eq	419c4c <ferror@plt+0x17ecc>  // b.none
  419430:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419434:	add	x0, x0, #0x88
  419438:	bl	401940 <strlen@plt>
  41943c:	mov	x1, x0
  419440:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419444:	add	x0, x0, #0x88
  419448:	add	x2, x1, x0
  41944c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419450:	add	x1, x0, #0xc38
  419454:	mov	x0, x2
  419458:	ldr	w2, [x1]
  41945c:	str	w2, [x0]
  419460:	ldrb	w1, [x1, #4]
  419464:	strb	w1, [x0, #4]
  419468:	b	419c4c <ferror@plt+0x17ecc>
  41946c:	ldr	w0, [sp, #36]
  419470:	and	w0, w0, #0x1
  419474:	cmp	w0, #0x0
  419478:	b.eq	419c54 <ferror@plt+0x17ed4>  // b.none
  41947c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419480:	add	x0, x0, #0x88
  419484:	bl	401940 <strlen@plt>
  419488:	mov	x1, x0
  41948c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419490:	add	x0, x0, #0x88
  419494:	add	x2, x1, x0
  419498:	adrp	x0, 491000 <warn@@Base+0x2202c>
  41949c:	add	x1, x0, #0xc40
  4194a0:	mov	x0, x2
  4194a4:	ldr	x2, [x1]
  4194a8:	str	x2, [x0]
  4194ac:	ldur	w1, [x1, #7]
  4194b0:	stur	w1, [x0, #7]
  4194b4:	b	419c54 <ferror@plt+0x17ed4>
  4194b8:	ldr	w0, [sp, #36]
  4194bc:	and	w0, w0, #0x1
  4194c0:	cmp	w0, #0x0
  4194c4:	b.eq	419c5c <ferror@plt+0x17edc>  // b.none
  4194c8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4194cc:	add	x0, x0, #0x88
  4194d0:	bl	401940 <strlen@plt>
  4194d4:	mov	x1, x0
  4194d8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4194dc:	add	x0, x0, #0x88
  4194e0:	add	x1, x1, x0
  4194e4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4194e8:	add	x0, x0, #0xc50
  4194ec:	mov	x2, x1
  4194f0:	mov	x3, x0
  4194f4:	ldp	x0, x1, [x3]
  4194f8:	stp	x0, x1, [x2]
  4194fc:	add	x1, x3, #0xd
  419500:	add	x0, x2, #0xd
  419504:	ldr	x1, [x1]
  419508:	str	x1, [x0]
  41950c:	b	419c5c <ferror@plt+0x17edc>
  419510:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419514:	add	x0, x0, #0xc68
  419518:	bl	401d40 <gettext@plt>
  41951c:	mov	x1, x0
  419520:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419524:	add	x0, x0, #0x88
  419528:	bl	401ac0 <strcat@plt>
  41952c:	ldr	w0, [sp, #36]
  419530:	and	w0, w0, #0xff
  419534:	cmp	w0, #0x6e
  419538:	b.eq	419654 <ferror@plt+0x178d4>  // b.none
  41953c:	cmp	w0, #0x6e
  419540:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  419544:	cmp	w0, #0x2d
  419548:	b.eq	419960 <ferror@plt+0x17be0>  // b.none
  41954c:	cmp	w0, #0x2d
  419550:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  419554:	cmp	w0, #0x2c
  419558:	b.eq	419924 <ferror@plt+0x17ba4>  // b.none
  41955c:	cmp	w0, #0x2c
  419560:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  419564:	cmp	w0, #0x2b
  419568:	b.eq	4198e8 <ferror@plt+0x17b68>  // b.none
  41956c:	cmp	w0, #0x2b
  419570:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  419574:	cmp	w0, #0x2a
  419578:	b.eq	4198ac <ferror@plt+0x17b2c>  // b.none
  41957c:	cmp	w0, #0x2a
  419580:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  419584:	cmp	w0, #0x29
  419588:	b.eq	419870 <ferror@plt+0x17af0>  // b.none
  41958c:	cmp	w0, #0x29
  419590:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  419594:	cmp	w0, #0x21
  419598:	b.eq	419834 <ferror@plt+0x17ab4>  // b.none
  41959c:	cmp	w0, #0x21
  4195a0:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  4195a4:	cmp	w0, #0x20
  4195a8:	b.eq	4197f8 <ferror@plt+0x17a78>  // b.none
  4195ac:	cmp	w0, #0x20
  4195b0:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  4195b4:	cmp	w0, #0x1f
  4195b8:	b.eq	4197bc <ferror@plt+0x17a3c>  // b.none
  4195bc:	cmp	w0, #0x1f
  4195c0:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  4195c4:	cmp	w0, #0x10
  4195c8:	b.eq	419780 <ferror@plt+0x17a00>  // b.none
  4195cc:	cmp	w0, #0x10
  4195d0:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  4195d4:	cmp	w0, #0xf
  4195d8:	b.eq	419744 <ferror@plt+0x179c4>  // b.none
  4195dc:	cmp	w0, #0xf
  4195e0:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  4195e4:	cmp	w0, #0xe
  4195e8:	b.eq	419708 <ferror@plt+0x17988>  // b.none
  4195ec:	cmp	w0, #0xe
  4195f0:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  4195f4:	cmp	w0, #0xd
  4195f8:	b.eq	4196cc <ferror@plt+0x1794c>  // b.none
  4195fc:	cmp	w0, #0xd
  419600:	b.hi	419994 <ferror@plt+0x17c14>  // b.pmore
  419604:	cmp	w0, #0xb
  419608:	b.eq	419618 <ferror@plt+0x17898>  // b.none
  41960c:	cmp	w0, #0xc
  419610:	b.eq	419690 <ferror@plt+0x17910>  // b.none
  419614:	b	419994 <ferror@plt+0x17c14>
  419618:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41961c:	add	x0, x0, #0x88
  419620:	bl	401940 <strlen@plt>
  419624:	mov	x1, x0
  419628:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41962c:	add	x0, x0, #0x88
  419630:	add	x2, x1, x0
  419634:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419638:	add	x1, x0, #0xc88
  41963c:	mov	x0, x2
  419640:	ldr	x2, [x1]
  419644:	str	x2, [x0]
  419648:	ldrh	w1, [x1, #8]
  41964c:	strh	w1, [x0, #8]
  419650:	b	4199b4 <ferror@plt+0x17c34>
  419654:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419658:	add	x0, x0, #0x88
  41965c:	bl	401940 <strlen@plt>
  419660:	mov	x1, x0
  419664:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419668:	add	x0, x0, #0x88
  41966c:	add	x2, x1, x0
  419670:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419674:	add	x1, x0, #0xc98
  419678:	mov	x0, x2
  41967c:	ldr	x2, [x1]
  419680:	str	x2, [x0]
  419684:	ldur	x1, [x1, #5]
  419688:	stur	x1, [x0, #5]
  41968c:	b	4199b4 <ferror@plt+0x17c34>
  419690:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419694:	add	x0, x0, #0x88
  419698:	bl	401940 <strlen@plt>
  41969c:	mov	x1, x0
  4196a0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4196a4:	add	x0, x0, #0x88
  4196a8:	add	x2, x1, x0
  4196ac:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4196b0:	add	x1, x0, #0xca8
  4196b4:	mov	x0, x2
  4196b8:	ldr	x2, [x1]
  4196bc:	str	x2, [x0]
  4196c0:	ldrh	w1, [x1, #8]
  4196c4:	strh	w1, [x0, #8]
  4196c8:	b	4199b4 <ferror@plt+0x17c34>
  4196cc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4196d0:	add	x0, x0, #0x88
  4196d4:	bl	401940 <strlen@plt>
  4196d8:	mov	x1, x0
  4196dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4196e0:	add	x0, x0, #0x88
  4196e4:	add	x2, x1, x0
  4196e8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4196ec:	add	x1, x0, #0xcb8
  4196f0:	mov	x0, x2
  4196f4:	ldr	x2, [x1]
  4196f8:	str	x2, [x0]
  4196fc:	ldrh	w1, [x1, #8]
  419700:	strh	w1, [x0, #8]
  419704:	b	4199b4 <ferror@plt+0x17c34>
  419708:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41970c:	add	x0, x0, #0x88
  419710:	bl	401940 <strlen@plt>
  419714:	mov	x1, x0
  419718:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41971c:	add	x0, x0, #0x88
  419720:	add	x2, x1, x0
  419724:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419728:	add	x1, x0, #0xcc8
  41972c:	mov	x0, x2
  419730:	ldr	x2, [x1]
  419734:	str	x2, [x0]
  419738:	ldrh	w1, [x1, #8]
  41973c:	strh	w1, [x0, #8]
  419740:	b	4199b4 <ferror@plt+0x17c34>
  419744:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419748:	add	x0, x0, #0x88
  41974c:	bl	401940 <strlen@plt>
  419750:	mov	x1, x0
  419754:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419758:	add	x0, x0, #0x88
  41975c:	add	x2, x1, x0
  419760:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419764:	add	x1, x0, #0xcd8
  419768:	mov	x0, x2
  41976c:	ldr	x2, [x1]
  419770:	str	x2, [x0]
  419774:	ldrh	w1, [x1, #8]
  419778:	strh	w1, [x0, #8]
  41977c:	b	4199b4 <ferror@plt+0x17c34>
  419780:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419784:	add	x0, x0, #0x88
  419788:	bl	401940 <strlen@plt>
  41978c:	mov	x1, x0
  419790:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419794:	add	x0, x0, #0x88
  419798:	add	x2, x1, x0
  41979c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4197a0:	add	x1, x0, #0xce8
  4197a4:	mov	x0, x2
  4197a8:	ldr	x2, [x1]
  4197ac:	str	x2, [x0]
  4197b0:	ldrh	w1, [x1, #8]
  4197b4:	strh	w1, [x0, #8]
  4197b8:	b	4199b4 <ferror@plt+0x17c34>
  4197bc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4197c0:	add	x0, x0, #0x88
  4197c4:	bl	401940 <strlen@plt>
  4197c8:	mov	x1, x0
  4197cc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4197d0:	add	x0, x0, #0x88
  4197d4:	add	x2, x1, x0
  4197d8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4197dc:	add	x1, x0, #0xcf8
  4197e0:	mov	x0, x2
  4197e4:	ldr	x2, [x1]
  4197e8:	str	x2, [x0]
  4197ec:	ldrh	w1, [x1, #8]
  4197f0:	strh	w1, [x0, #8]
  4197f4:	b	4199b4 <ferror@plt+0x17c34>
  4197f8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4197fc:	add	x0, x0, #0x88
  419800:	bl	401940 <strlen@plt>
  419804:	mov	x1, x0
  419808:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41980c:	add	x0, x0, #0x88
  419810:	add	x2, x1, x0
  419814:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419818:	add	x1, x0, #0xd08
  41981c:	mov	x0, x2
  419820:	ldr	x2, [x1]
  419824:	str	x2, [x0]
  419828:	ldrh	w1, [x1, #8]
  41982c:	strh	w1, [x0, #8]
  419830:	b	4199b4 <ferror@plt+0x17c34>
  419834:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419838:	add	x0, x0, #0x88
  41983c:	bl	401940 <strlen@plt>
  419840:	mov	x1, x0
  419844:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419848:	add	x0, x0, #0x88
  41984c:	add	x2, x1, x0
  419850:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419854:	add	x1, x0, #0xd18
  419858:	mov	x0, x2
  41985c:	ldr	x2, [x1]
  419860:	str	x2, [x0]
  419864:	ldrh	w1, [x1, #8]
  419868:	strh	w1, [x0, #8]
  41986c:	b	4199b4 <ferror@plt+0x17c34>
  419870:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419874:	add	x0, x0, #0x88
  419878:	bl	401940 <strlen@plt>
  41987c:	mov	x1, x0
  419880:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419884:	add	x0, x0, #0x88
  419888:	add	x2, x1, x0
  41988c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419890:	add	x1, x0, #0xd28
  419894:	mov	x0, x2
  419898:	ldr	x2, [x1]
  41989c:	str	x2, [x0]
  4198a0:	ldrh	w1, [x1, #8]
  4198a4:	strh	w1, [x0, #8]
  4198a8:	b	4199b4 <ferror@plt+0x17c34>
  4198ac:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4198b0:	add	x0, x0, #0x88
  4198b4:	bl	401940 <strlen@plt>
  4198b8:	mov	x1, x0
  4198bc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4198c0:	add	x0, x0, #0x88
  4198c4:	add	x2, x1, x0
  4198c8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4198cc:	add	x1, x0, #0xd38
  4198d0:	mov	x0, x2
  4198d4:	ldr	x2, [x1]
  4198d8:	str	x2, [x0]
  4198dc:	ldrh	w1, [x1, #8]
  4198e0:	strh	w1, [x0, #8]
  4198e4:	b	4199b4 <ferror@plt+0x17c34>
  4198e8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4198ec:	add	x0, x0, #0x88
  4198f0:	bl	401940 <strlen@plt>
  4198f4:	mov	x1, x0
  4198f8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4198fc:	add	x0, x0, #0x88
  419900:	add	x2, x1, x0
  419904:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419908:	add	x1, x0, #0xd48
  41990c:	mov	x0, x2
  419910:	ldr	x2, [x1]
  419914:	str	x2, [x0]
  419918:	ldrh	w1, [x1, #8]
  41991c:	strh	w1, [x0, #8]
  419920:	b	4199b4 <ferror@plt+0x17c34>
  419924:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419928:	add	x0, x0, #0x88
  41992c:	bl	401940 <strlen@plt>
  419930:	mov	x1, x0
  419934:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419938:	add	x0, x0, #0x88
  41993c:	add	x2, x1, x0
  419940:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419944:	add	x1, x0, #0xd58
  419948:	mov	x0, x2
  41994c:	ldr	x2, [x1]
  419950:	str	x2, [x0]
  419954:	ldrh	w1, [x1, #8]
  419958:	strh	w1, [x0, #8]
  41995c:	b	4199b4 <ferror@plt+0x17c34>
  419960:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419964:	add	x0, x0, #0x88
  419968:	bl	401940 <strlen@plt>
  41996c:	mov	x1, x0
  419970:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419974:	add	x0, x0, #0x88
  419978:	add	x0, x1, x0
  41997c:	mov	x1, #0x534d                	// #21325
  419980:	movk	x1, #0x3450, lsl #16
  419984:	movk	x1, #0x3033, lsl #32
  419988:	movk	x1, #0x58, lsl #48
  41998c:	str	x1, [x0]
  419990:	b	4199b4 <ferror@plt+0x17c34>
  419994:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419998:	add	x0, x0, #0xd68
  41999c:	bl	401d40 <gettext@plt>
  4199a0:	mov	x1, x0
  4199a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4199a8:	add	x0, x0, #0x88
  4199ac:	bl	401ac0 <strcat@plt>
  4199b0:	nop
  4199b4:	ldr	w0, [sp, #36]
  4199b8:	and	w0, w0, #0xffffff00
  4199bc:	cmp	w0, #0x0
  4199c0:	b.eq	419c64 <ferror@plt+0x17ee4>  // b.none
  4199c4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4199c8:	add	x0, x0, #0xd78
  4199cc:	bl	401d40 <gettext@plt>
  4199d0:	mov	x1, x0
  4199d4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4199d8:	add	x0, x0, #0x88
  4199dc:	bl	401ac0 <strcat@plt>
  4199e0:	b	419c64 <ferror@plt+0x17ee4>
  4199e4:	ldr	w0, [sp, #36]
  4199e8:	and	w0, w0, #0xff
  4199ec:	cmp	w0, #0x84
  4199f0:	b.eq	419b30 <ferror@plt+0x17db0>  // b.none
  4199f4:	cmp	w0, #0x84
  4199f8:	b.hi	419ba0 <ferror@plt+0x17e20>  // b.pmore
  4199fc:	cmp	w0, #0x5
  419a00:	b.eq	419b6c <ferror@plt+0x17dec>  // b.none
  419a04:	cmp	w0, #0x5
  419a08:	b.hi	419ba0 <ferror@plt+0x17e20>  // b.pmore
  419a0c:	cmp	w0, #0x4
  419a10:	b.eq	419af4 <ferror@plt+0x17d74>  // b.none
  419a14:	cmp	w0, #0x4
  419a18:	b.hi	419ba0 <ferror@plt+0x17e20>  // b.pmore
  419a1c:	cmp	w0, #0x3
  419a20:	b.eq	419ab8 <ferror@plt+0x17d38>  // b.none
  419a24:	cmp	w0, #0x3
  419a28:	b.hi	419ba0 <ferror@plt+0x17e20>  // b.pmore
  419a2c:	cmp	w0, #0x1
  419a30:	b.eq	419a40 <ferror@plt+0x17cc0>  // b.none
  419a34:	cmp	w0, #0x2
  419a38:	b.eq	419a7c <ferror@plt+0x17cfc>  // b.none
  419a3c:	b	419ba0 <ferror@plt+0x17e20>
  419a40:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419a44:	add	x0, x0, #0x88
  419a48:	bl	401940 <strlen@plt>
  419a4c:	mov	x1, x0
  419a50:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419a54:	add	x0, x0, #0x88
  419a58:	add	x2, x1, x0
  419a5c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419a60:	add	x1, x0, #0xda0
  419a64:	mov	x0, x2
  419a68:	ldr	w2, [x1]
  419a6c:	str	w2, [x0]
  419a70:	ldrh	w1, [x1, #4]
  419a74:	strh	w1, [x0, #4]
  419a78:	b	419bc0 <ferror@plt+0x17e40>
  419a7c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419a80:	add	x0, x0, #0x88
  419a84:	bl	401940 <strlen@plt>
  419a88:	mov	x1, x0
  419a8c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419a90:	add	x0, x0, #0x88
  419a94:	add	x2, x1, x0
  419a98:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419a9c:	add	x1, x0, #0xda8
  419aa0:	mov	x0, x2
  419aa4:	ldr	w2, [x1]
  419aa8:	str	w2, [x0]
  419aac:	ldur	w1, [x1, #3]
  419ab0:	stur	w1, [x0, #3]
  419ab4:	b	419bc0 <ferror@plt+0x17e40>
  419ab8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419abc:	add	x0, x0, #0x88
  419ac0:	bl	401940 <strlen@plt>
  419ac4:	mov	x1, x0
  419ac8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419acc:	add	x0, x0, #0x88
  419ad0:	add	x2, x1, x0
  419ad4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419ad8:	add	x1, x0, #0xdb0
  419adc:	mov	x0, x2
  419ae0:	ldr	w2, [x1]
  419ae4:	str	w2, [x0]
  419ae8:	ldur	w1, [x1, #3]
  419aec:	stur	w1, [x0, #3]
  419af0:	b	419bc0 <ferror@plt+0x17e40>
  419af4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419af8:	add	x0, x0, #0x88
  419afc:	bl	401940 <strlen@plt>
  419b00:	mov	x1, x0
  419b04:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419b08:	add	x0, x0, #0x88
  419b0c:	add	x2, x1, x0
  419b10:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419b14:	add	x1, x0, #0xdb8
  419b18:	mov	x0, x2
  419b1c:	ldr	w2, [x1]
  419b20:	str	w2, [x0]
  419b24:	ldur	w1, [x1, #3]
  419b28:	stur	w1, [x0, #3]
  419b2c:	b	419bc0 <ferror@plt+0x17e40>
  419b30:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419b34:	add	x0, x0, #0x88
  419b38:	bl	401940 <strlen@plt>
  419b3c:	mov	x1, x0
  419b40:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419b44:	add	x0, x0, #0x88
  419b48:	add	x2, x1, x0
  419b4c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419b50:	add	x1, x0, #0xdc0
  419b54:	mov	x0, x2
  419b58:	ldr	x2, [x1]
  419b5c:	str	x2, [x0]
  419b60:	ldr	w1, [x1, #8]
  419b64:	str	w1, [x0, #8]
  419b68:	b	419bc0 <ferror@plt+0x17e40>
  419b6c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419b70:	add	x0, x0, #0x88
  419b74:	bl	401940 <strlen@plt>
  419b78:	mov	x1, x0
  419b7c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419b80:	add	x0, x0, #0x88
  419b84:	add	x0, x1, x0
  419b88:	mov	x1, #0x202c                	// #8236
  419b8c:	movk	x1, #0x4247, lsl #16
  419b90:	movk	x1, #0x385a, lsl #32
  419b94:	movk	x1, #0x30, lsl #48
  419b98:	str	x1, [x0]
  419b9c:	b	419bc0 <ferror@plt+0x17e40>
  419ba0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  419ba4:	add	x0, x0, #0xdd0
  419ba8:	bl	401d40 <gettext@plt>
  419bac:	mov	x1, x0
  419bb0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419bb4:	add	x0, x0, #0x88
  419bb8:	bl	401ac0 <strcat@plt>
  419bbc:	nop
  419bc0:	b	419c68 <ferror@plt+0x17ee8>
  419bc4:	nop
  419bc8:	b	419c68 <ferror@plt+0x17ee8>
  419bcc:	nop
  419bd0:	b	419c68 <ferror@plt+0x17ee8>
  419bd4:	nop
  419bd8:	b	419c68 <ferror@plt+0x17ee8>
  419bdc:	nop
  419be0:	b	419c68 <ferror@plt+0x17ee8>
  419be4:	nop
  419be8:	b	419c68 <ferror@plt+0x17ee8>
  419bec:	nop
  419bf0:	b	419c68 <ferror@plt+0x17ee8>
  419bf4:	nop
  419bf8:	b	419c68 <ferror@plt+0x17ee8>
  419bfc:	nop
  419c00:	b	419c68 <ferror@plt+0x17ee8>
  419c04:	nop
  419c08:	b	419c68 <ferror@plt+0x17ee8>
  419c0c:	nop
  419c10:	b	419c68 <ferror@plt+0x17ee8>
  419c14:	nop
  419c18:	b	419c68 <ferror@plt+0x17ee8>
  419c1c:	nop
  419c20:	b	419c68 <ferror@plt+0x17ee8>
  419c24:	nop
  419c28:	b	419c68 <ferror@plt+0x17ee8>
  419c2c:	nop
  419c30:	b	419c68 <ferror@plt+0x17ee8>
  419c34:	nop
  419c38:	b	419c68 <ferror@plt+0x17ee8>
  419c3c:	nop
  419c40:	b	419c68 <ferror@plt+0x17ee8>
  419c44:	nop
  419c48:	b	419c68 <ferror@plt+0x17ee8>
  419c4c:	nop
  419c50:	b	419c68 <ferror@plt+0x17ee8>
  419c54:	nop
  419c58:	b	419c68 <ferror@plt+0x17ee8>
  419c5c:	nop
  419c60:	b	419c68 <ferror@plt+0x17ee8>
  419c64:	nop
  419c68:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419c6c:	add	x0, x0, #0x88
  419c70:	ldr	x19, [sp, #16]
  419c74:	ldp	x29, x30, [sp], #80
  419c78:	ret
  419c7c:	stp	x29, x30, [sp, #-32]!
  419c80:	mov	x29, sp
  419c84:	str	x0, [sp, #24]
  419c88:	str	w1, [sp, #20]
  419c8c:	ldr	w0, [sp, #20]
  419c90:	cmp	w0, #0x12
  419c94:	b.hi	419d7c <ferror@plt+0x17ffc>  // b.pmore
  419c98:	adrp	x1, 492000 <warn@@Base+0x2302c>
  419c9c:	add	x1, x1, #0x390
  419ca0:	ldr	w0, [x1, w0, uxtw #2]
  419ca4:	adr	x1, 419cb0 <ferror@plt+0x17f30>
  419ca8:	add	x0, x1, w0, sxtw #2
  419cac:	br	x0
  419cb0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419cb4:	add	x0, x0, #0x218
  419cb8:	b	419eac <ferror@plt+0x1812c>
  419cbc:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419cc0:	add	x0, x0, #0x228
  419cc4:	b	419eac <ferror@plt+0x1812c>
  419cc8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419ccc:	add	x0, x0, #0x238
  419cd0:	b	419eac <ferror@plt+0x1812c>
  419cd4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419cd8:	add	x0, x0, #0x248
  419cdc:	b	419eac <ferror@plt+0x1812c>
  419ce0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419ce4:	add	x0, x0, #0x258
  419ce8:	b	419eac <ferror@plt+0x1812c>
  419cec:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419cf0:	add	x0, x0, #0x268
  419cf4:	b	419eac <ferror@plt+0x1812c>
  419cf8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419cfc:	add	x0, x0, #0x278
  419d00:	b	419eac <ferror@plt+0x1812c>
  419d04:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419d08:	add	x0, x0, #0x288
  419d0c:	b	419eac <ferror@plt+0x1812c>
  419d10:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419d14:	add	x0, x0, #0x298
  419d18:	b	419eac <ferror@plt+0x1812c>
  419d1c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419d20:	add	x0, x0, #0x2a8
  419d24:	b	419eac <ferror@plt+0x1812c>
  419d28:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419d2c:	add	x0, x0, #0x2c0
  419d30:	b	419eac <ferror@plt+0x1812c>
  419d34:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419d38:	add	x0, x0, #0x2d0
  419d3c:	b	419eac <ferror@plt+0x1812c>
  419d40:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419d44:	add	x0, x0, #0x2e0
  419d48:	b	419eac <ferror@plt+0x1812c>
  419d4c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419d50:	add	x0, x0, #0x2f8
  419d54:	b	419eac <ferror@plt+0x1812c>
  419d58:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419d5c:	add	x0, x0, #0x300
  419d60:	b	419eac <ferror@plt+0x1812c>
  419d64:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419d68:	add	x0, x0, #0x308
  419d6c:	b	419eac <ferror@plt+0x1812c>
  419d70:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419d74:	add	x0, x0, #0x318
  419d78:	b	419eac <ferror@plt+0x1812c>
  419d7c:	ldr	w0, [sp, #20]
  419d80:	cmp	w0, #0x3f
  419d84:	b.ls	419e74 <ferror@plt+0x180f4>  // b.plast
  419d88:	ldr	x0, [sp, #24]
  419d8c:	ldrh	w0, [x0, #82]
  419d90:	mov	w1, #0x1059                	// #4185
  419d94:	cmp	w0, w1
  419d98:	b.eq	419e14 <ferror@plt+0x18094>  // b.none
  419d9c:	mov	w1, #0x1059                	// #4185
  419da0:	cmp	w0, w1
  419da4:	b.gt	419e7c <ferror@plt+0x180fc>
  419da8:	cmp	w0, #0xdd
  419dac:	b.eq	419e14 <ferror@plt+0x18094>  // b.none
  419db0:	cmp	w0, #0xdd
  419db4:	b.gt	419e7c <ferror@plt+0x180fc>
  419db8:	cmp	w0, #0x8c
  419dbc:	b.eq	419e38 <ferror@plt+0x180b8>  // b.none
  419dc0:	cmp	w0, #0x8c
  419dc4:	b.gt	419e7c <ferror@plt+0x180fc>
  419dc8:	cmp	w0, #0x28
  419dcc:	b.eq	419ddc <ferror@plt+0x1805c>  // b.none
  419dd0:	cmp	w0, #0x69
  419dd4:	b.eq	419e14 <ferror@plt+0x18094>  // b.none
  419dd8:	b	419e7c <ferror@plt+0x180fc>
  419ddc:	ldr	w0, [sp, #20]
  419de0:	cmp	w0, #0x41
  419de4:	b.eq	419e00 <ferror@plt+0x18080>  // b.none
  419de8:	ldr	w0, [sp, #20]
  419dec:	cmp	w0, #0x61
  419df0:	b.ne	419e0c <ferror@plt+0x1808c>  // b.any
  419df4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  419df8:	add	x0, x0, #0x1b0
  419dfc:	b	419eac <ferror@plt+0x1812c>
  419e00:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419e04:	add	x0, x0, #0x338
  419e08:	b	419eac <ferror@plt+0x1812c>
  419e0c:	nop
  419e10:	b	419e80 <ferror@plt+0x18100>
  419e14:	ldr	w0, [sp, #20]
  419e18:	cmp	w0, #0xff
  419e1c:	b.ne	419e30 <ferror@plt+0x180b0>  // b.any
  419e20:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419e24:	add	x0, x0, #0x348
  419e28:	bl	401d40 <gettext@plt>
  419e2c:	b	419eac <ferror@plt+0x1812c>
  419e30:	nop
  419e34:	b	419e80 <ferror@plt+0x18100>
  419e38:	ldr	w0, [sp, #20]
  419e3c:	cmp	w0, #0x40
  419e40:	b.eq	419e54 <ferror@plt+0x180d4>  // b.none
  419e44:	ldr	w0, [sp, #20]
  419e48:	cmp	w0, #0x41
  419e4c:	b.eq	419e64 <ferror@plt+0x180e4>  // b.none
  419e50:	b	419e70 <ferror@plt+0x180f0>
  419e54:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419e58:	add	x0, x0, #0x358
  419e5c:	bl	401d40 <gettext@plt>
  419e60:	b	419eac <ferror@plt+0x1812c>
  419e64:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419e68:	add	x0, x0, #0x370
  419e6c:	b	419eac <ferror@plt+0x1812c>
  419e70:	b	419e80 <ferror@plt+0x18100>
  419e74:	nop
  419e78:	b	419e80 <ferror@plt+0x18100>
  419e7c:	nop
  419e80:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419e84:	add	x0, x0, #0x380
  419e88:	bl	401d40 <gettext@plt>
  419e8c:	ldr	w3, [sp, #20]
  419e90:	mov	x2, x0
  419e94:	mov	x1, #0x20                  	// #32
  419e98:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419e9c:	add	x0, x0, #0x488
  419ea0:	bl	401a20 <snprintf@plt>
  419ea4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  419ea8:	add	x0, x0, #0x488
  419eac:	ldp	x29, x30, [sp], #32
  419eb0:	ret
  419eb4:	sub	sp, sp, #0x10
  419eb8:	str	x0, [sp, #8]
  419ebc:	ldr	x1, [sp, #8]
  419ec0:	mov	x0, #0x70000000            	// #1879048192
  419ec4:	cmp	x1, x0
  419ec8:	b.ne	419ed8 <ferror@plt+0x18158>  // b.any
  419ecc:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419ed0:	add	x0, x0, #0x3e0
  419ed4:	b	419edc <ferror@plt+0x1815c>
  419ed8:	mov	x0, #0x0                   	// #0
  419edc:	add	sp, sp, #0x10
  419ee0:	ret
  419ee4:	sub	sp, sp, #0x10
  419ee8:	str	x0, [sp, #8]
  419eec:	ldr	x1, [sp, #8]
  419ef0:	mov	x0, #0x1                   	// #1
  419ef4:	movk	x0, #0x7000, lsl #16
  419ef8:	cmp	x1, x0
  419efc:	b.ne	419f0c <ferror@plt+0x1818c>  // b.any
  419f00:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419f04:	add	x0, x0, #0x3f0
  419f08:	b	419f10 <ferror@plt+0x18190>
  419f0c:	mov	x0, #0x0                   	// #0
  419f10:	add	sp, sp, #0x10
  419f14:	ret
  419f18:	sub	sp, sp, #0x10
  419f1c:	str	x0, [sp, #8]
  419f20:	ldr	x1, [sp, #8]
  419f24:	mov	x0, #0x70000000            	// #1879048192
  419f28:	cmp	x1, x0
  419f2c:	b.ne	419f3c <ferror@plt+0x181bc>  // b.any
  419f30:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419f34:	add	x0, x0, #0x3f8
  419f38:	b	419f40 <ferror@plt+0x181c0>
  419f3c:	mov	x0, #0x0                   	// #0
  419f40:	add	sp, sp, #0x10
  419f44:	ret
  419f48:	sub	sp, sp, #0x10
  419f4c:	str	x0, [sp, #8]
  419f50:	ldr	x1, [sp, #8]
  419f54:	mov	x0, #0x3                   	// #3
  419f58:	movk	x0, #0x7000, lsl #16
  419f5c:	cmp	x1, x0
  419f60:	b.eq	419fec <ferror@plt+0x1826c>  // b.none
  419f64:	ldr	x1, [sp, #8]
  419f68:	mov	x0, #0x3                   	// #3
  419f6c:	movk	x0, #0x7000, lsl #16
  419f70:	cmp	x1, x0
  419f74:	b.hi	419ff8 <ferror@plt+0x18278>  // b.pmore
  419f78:	ldr	x1, [sp, #8]
  419f7c:	mov	x0, #0x2                   	// #2
  419f80:	movk	x0, #0x7000, lsl #16
  419f84:	cmp	x1, x0
  419f88:	b.eq	419fe0 <ferror@plt+0x18260>  // b.none
  419f8c:	ldr	x1, [sp, #8]
  419f90:	mov	x0, #0x2                   	// #2
  419f94:	movk	x0, #0x7000, lsl #16
  419f98:	cmp	x1, x0
  419f9c:	b.hi	419ff8 <ferror@plt+0x18278>  // b.pmore
  419fa0:	ldr	x1, [sp, #8]
  419fa4:	mov	x0, #0x70000000            	// #1879048192
  419fa8:	cmp	x1, x0
  419fac:	b.eq	419fc8 <ferror@plt+0x18248>  // b.none
  419fb0:	ldr	x1, [sp, #8]
  419fb4:	mov	x0, #0x1                   	// #1
  419fb8:	movk	x0, #0x7000, lsl #16
  419fbc:	cmp	x1, x0
  419fc0:	b.eq	419fd4 <ferror@plt+0x18254>  // b.none
  419fc4:	b	419ff8 <ferror@plt+0x18278>
  419fc8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419fcc:	add	x0, x0, #0x408
  419fd0:	b	419ffc <ferror@plt+0x1827c>
  419fd4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419fd8:	add	x0, x0, #0x410
  419fdc:	b	419ffc <ferror@plt+0x1827c>
  419fe0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419fe4:	add	x0, x0, #0x418
  419fe8:	b	419ffc <ferror@plt+0x1827c>
  419fec:	adrp	x0, 492000 <warn@@Base+0x2302c>
  419ff0:	add	x0, x0, #0x420
  419ff4:	b	419ffc <ferror@plt+0x1827c>
  419ff8:	mov	x0, #0x0                   	// #0
  419ffc:	add	sp, sp, #0x10
  41a000:	ret
  41a004:	sub	sp, sp, #0x10
  41a008:	str	x0, [sp, #8]
  41a00c:	ldr	x1, [sp, #8]
  41a010:	mov	x0, #0x2                   	// #2
  41a014:	movk	x0, #0x7000, lsl #16
  41a018:	cmp	x1, x0
  41a01c:	b.eq	41a074 <ferror@plt+0x182f4>  // b.none
  41a020:	ldr	x1, [sp, #8]
  41a024:	mov	x0, #0x2                   	// #2
  41a028:	movk	x0, #0x7000, lsl #16
  41a02c:	cmp	x1, x0
  41a030:	b.hi	41a080 <ferror@plt+0x18300>  // b.pmore
  41a034:	ldr	x1, [sp, #8]
  41a038:	mov	x0, #0x70000000            	// #1879048192
  41a03c:	cmp	x1, x0
  41a040:	b.eq	41a05c <ferror@plt+0x182dc>  // b.none
  41a044:	ldr	x1, [sp, #8]
  41a048:	mov	x0, #0x1                   	// #1
  41a04c:	movk	x0, #0x7000, lsl #16
  41a050:	cmp	x1, x0
  41a054:	b.eq	41a068 <ferror@plt+0x182e8>  // b.none
  41a058:	b	41a080 <ferror@plt+0x18300>
  41a05c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a060:	add	x0, x0, #0x430
  41a064:	b	41a084 <ferror@plt+0x18304>
  41a068:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a06c:	add	x0, x0, #0x440
  41a070:	b	41a084 <ferror@plt+0x18304>
  41a074:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a078:	add	x0, x0, #0x450
  41a07c:	b	41a084 <ferror@plt+0x18304>
  41a080:	mov	x0, #0x0                   	// #0
  41a084:	add	sp, sp, #0x10
  41a088:	ret
  41a08c:	sub	sp, sp, #0x10
  41a090:	str	x0, [sp, #8]
  41a094:	ldr	x1, [sp, #8]
  41a098:	mov	x0, #0x70000000            	// #1879048192
  41a09c:	cmp	x1, x0
  41a0a0:	b.eq	41a0bc <ferror@plt+0x1833c>  // b.none
  41a0a4:	ldr	x1, [sp, #8]
  41a0a8:	mov	x0, #0x1                   	// #1
  41a0ac:	movk	x0, #0x7000, lsl #16
  41a0b0:	cmp	x1, x0
  41a0b4:	b.eq	41a0c8 <ferror@plt+0x18348>  // b.none
  41a0b8:	b	41a0d4 <ferror@plt+0x18354>
  41a0bc:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a0c0:	add	x0, x0, #0x468
  41a0c4:	b	41a0d8 <ferror@plt+0x18358>
  41a0c8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a0cc:	add	x0, x0, #0x478
  41a0d0:	b	41a0d8 <ferror@plt+0x18358>
  41a0d4:	mov	x0, #0x0                   	// #0
  41a0d8:	add	sp, sp, #0x10
  41a0dc:	ret
  41a0e0:	sub	sp, sp, #0x10
  41a0e4:	str	x0, [sp, #8]
  41a0e8:	ldr	x1, [sp, #8]
  41a0ec:	mov	x0, #0x70000000            	// #1879048192
  41a0f0:	cmp	x1, x0
  41a0f4:	b.ne	41a104 <ferror@plt+0x18384>  // b.any
  41a0f8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a0fc:	add	x0, x0, #0x488
  41a100:	b	41a108 <ferror@plt+0x18388>
  41a104:	mov	x0, #0x0                   	// #0
  41a108:	add	sp, sp, #0x10
  41a10c:	ret
  41a110:	sub	sp, sp, #0x10
  41a114:	str	x0, [sp, #8]
  41a118:	str	w1, [sp, #4]
  41a11c:	ldr	w0, [sp, #4]
  41a120:	cmp	w0, #0xf
  41a124:	b.ne	41a448 <ferror@plt+0x186c8>  // b.any
  41a128:	ldr	x1, [sp, #8]
  41a12c:	mov	x0, #0x15                  	// #21
  41a130:	movk	x0, #0x6000, lsl #16
  41a134:	cmp	x1, x0
  41a138:	b.eq	41a434 <ferror@plt+0x186b4>  // b.none
  41a13c:	ldr	x1, [sp, #8]
  41a140:	mov	x0, #0x15                  	// #21
  41a144:	movk	x0, #0x6000, lsl #16
  41a148:	cmp	x1, x0
  41a14c:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a150:	ldr	x1, [sp, #8]
  41a154:	mov	x0, #0x14                  	// #20
  41a158:	movk	x0, #0x6000, lsl #16
  41a15c:	cmp	x1, x0
  41a160:	b.eq	41a428 <ferror@plt+0x186a8>  // b.none
  41a164:	ldr	x1, [sp, #8]
  41a168:	mov	x0, #0x14                  	// #20
  41a16c:	movk	x0, #0x6000, lsl #16
  41a170:	cmp	x1, x0
  41a174:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a178:	ldr	x1, [sp, #8]
  41a17c:	mov	x0, #0x13                  	// #19
  41a180:	movk	x0, #0x6000, lsl #16
  41a184:	cmp	x1, x0
  41a188:	b.eq	41a41c <ferror@plt+0x1869c>  // b.none
  41a18c:	ldr	x1, [sp, #8]
  41a190:	mov	x0, #0x13                  	// #19
  41a194:	movk	x0, #0x6000, lsl #16
  41a198:	cmp	x1, x0
  41a19c:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a1a0:	ldr	x1, [sp, #8]
  41a1a4:	mov	x0, #0x12                  	// #18
  41a1a8:	movk	x0, #0x6000, lsl #16
  41a1ac:	cmp	x1, x0
  41a1b0:	b.eq	41a410 <ferror@plt+0x18690>  // b.none
  41a1b4:	ldr	x1, [sp, #8]
  41a1b8:	mov	x0, #0x12                  	// #18
  41a1bc:	movk	x0, #0x6000, lsl #16
  41a1c0:	cmp	x1, x0
  41a1c4:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a1c8:	ldr	x1, [sp, #8]
  41a1cc:	mov	x0, #0x11                  	// #17
  41a1d0:	movk	x0, #0x6000, lsl #16
  41a1d4:	cmp	x1, x0
  41a1d8:	b.eq	41a404 <ferror@plt+0x18684>  // b.none
  41a1dc:	ldr	x1, [sp, #8]
  41a1e0:	mov	x0, #0x11                  	// #17
  41a1e4:	movk	x0, #0x6000, lsl #16
  41a1e8:	cmp	x1, x0
  41a1ec:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a1f0:	ldr	x1, [sp, #8]
  41a1f4:	mov	x0, #0x10                  	// #16
  41a1f8:	movk	x0, #0x6000, lsl #16
  41a1fc:	cmp	x1, x0
  41a200:	b.eq	41a3f8 <ferror@plt+0x18678>  // b.none
  41a204:	ldr	x1, [sp, #8]
  41a208:	mov	x0, #0x10                  	// #16
  41a20c:	movk	x0, #0x6000, lsl #16
  41a210:	cmp	x1, x0
  41a214:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a218:	ldr	x1, [sp, #8]
  41a21c:	mov	x0, #0x9                   	// #9
  41a220:	movk	x0, #0x6000, lsl #16
  41a224:	cmp	x1, x0
  41a228:	b.eq	41a3ec <ferror@plt+0x1866c>  // b.none
  41a22c:	ldr	x1, [sp, #8]
  41a230:	mov	x0, #0x9                   	// #9
  41a234:	movk	x0, #0x6000, lsl #16
  41a238:	cmp	x1, x0
  41a23c:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a240:	ldr	x1, [sp, #8]
  41a244:	mov	x0, #0x8                   	// #8
  41a248:	movk	x0, #0x6000, lsl #16
  41a24c:	cmp	x1, x0
  41a250:	b.eq	41a3e0 <ferror@plt+0x18660>  // b.none
  41a254:	ldr	x1, [sp, #8]
  41a258:	mov	x0, #0x8                   	// #8
  41a25c:	movk	x0, #0x6000, lsl #16
  41a260:	cmp	x1, x0
  41a264:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a268:	ldr	x1, [sp, #8]
  41a26c:	mov	x0, #0x7                   	// #7
  41a270:	movk	x0, #0x6000, lsl #16
  41a274:	cmp	x1, x0
  41a278:	b.eq	41a3d4 <ferror@plt+0x18654>  // b.none
  41a27c:	ldr	x1, [sp, #8]
  41a280:	mov	x0, #0x7                   	// #7
  41a284:	movk	x0, #0x6000, lsl #16
  41a288:	cmp	x1, x0
  41a28c:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a290:	ldr	x1, [sp, #8]
  41a294:	mov	x0, #0x6                   	// #6
  41a298:	movk	x0, #0x6000, lsl #16
  41a29c:	cmp	x1, x0
  41a2a0:	b.eq	41a3c8 <ferror@plt+0x18648>  // b.none
  41a2a4:	ldr	x1, [sp, #8]
  41a2a8:	mov	x0, #0x6                   	// #6
  41a2ac:	movk	x0, #0x6000, lsl #16
  41a2b0:	cmp	x1, x0
  41a2b4:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a2b8:	ldr	x1, [sp, #8]
  41a2bc:	mov	x0, #0x5                   	// #5
  41a2c0:	movk	x0, #0x6000, lsl #16
  41a2c4:	cmp	x1, x0
  41a2c8:	b.eq	41a3bc <ferror@plt+0x1863c>  // b.none
  41a2cc:	ldr	x1, [sp, #8]
  41a2d0:	mov	x0, #0x5                   	// #5
  41a2d4:	movk	x0, #0x6000, lsl #16
  41a2d8:	cmp	x1, x0
  41a2dc:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a2e0:	ldr	x1, [sp, #8]
  41a2e4:	mov	x0, #0x4                   	// #4
  41a2e8:	movk	x0, #0x6000, lsl #16
  41a2ec:	cmp	x1, x0
  41a2f0:	b.eq	41a3b0 <ferror@plt+0x18630>  // b.none
  41a2f4:	ldr	x1, [sp, #8]
  41a2f8:	mov	x0, #0x4                   	// #4
  41a2fc:	movk	x0, #0x6000, lsl #16
  41a300:	cmp	x1, x0
  41a304:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a308:	ldr	x1, [sp, #8]
  41a30c:	mov	x0, #0x3                   	// #3
  41a310:	movk	x0, #0x6000, lsl #16
  41a314:	cmp	x1, x0
  41a318:	b.eq	41a3a4 <ferror@plt+0x18624>  // b.none
  41a31c:	ldr	x1, [sp, #8]
  41a320:	mov	x0, #0x3                   	// #3
  41a324:	movk	x0, #0x6000, lsl #16
  41a328:	cmp	x1, x0
  41a32c:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a330:	ldr	x1, [sp, #8]
  41a334:	mov	x0, #0x2                   	// #2
  41a338:	movk	x0, #0x6000, lsl #16
  41a33c:	cmp	x1, x0
  41a340:	b.eq	41a398 <ferror@plt+0x18618>  // b.none
  41a344:	ldr	x1, [sp, #8]
  41a348:	mov	x0, #0x2                   	// #2
  41a34c:	movk	x0, #0x6000, lsl #16
  41a350:	cmp	x1, x0
  41a354:	b.hi	41a440 <ferror@plt+0x186c0>  // b.pmore
  41a358:	ldr	x1, [sp, #8]
  41a35c:	mov	x0, #0x60000000            	// #1610612736
  41a360:	cmp	x1, x0
  41a364:	b.eq	41a380 <ferror@plt+0x18600>  // b.none
  41a368:	ldr	x1, [sp, #8]
  41a36c:	mov	x0, #0x1                   	// #1
  41a370:	movk	x0, #0x6000, lsl #16
  41a374:	cmp	x1, x0
  41a378:	b.eq	41a38c <ferror@plt+0x1860c>  // b.none
  41a37c:	b	41a440 <ferror@plt+0x186c0>
  41a380:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a384:	add	x0, x0, #0x498
  41a388:	b	41a508 <ferror@plt+0x18788>
  41a38c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a390:	add	x0, x0, #0x4a0
  41a394:	b	41a508 <ferror@plt+0x18788>
  41a398:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a39c:	add	x0, x0, #0x4b0
  41a3a0:	b	41a508 <ferror@plt+0x18788>
  41a3a4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a3a8:	add	x0, x0, #0x4c0
  41a3ac:	b	41a508 <ferror@plt+0x18788>
  41a3b0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a3b4:	add	x0, x0, #0x4d0
  41a3b8:	b	41a508 <ferror@plt+0x18788>
  41a3bc:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a3c0:	add	x0, x0, #0x4e0
  41a3c4:	b	41a508 <ferror@plt+0x18788>
  41a3c8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a3cc:	add	x0, x0, #0x4f0
  41a3d0:	b	41a508 <ferror@plt+0x18788>
  41a3d4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a3d8:	add	x0, x0, #0x508
  41a3dc:	b	41a508 <ferror@plt+0x18788>
  41a3e0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a3e4:	add	x0, x0, #0x518
  41a3e8:	b	41a508 <ferror@plt+0x18788>
  41a3ec:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a3f0:	add	x0, x0, #0x528
  41a3f4:	b	41a508 <ferror@plt+0x18788>
  41a3f8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a3fc:	add	x0, x0, #0x538
  41a400:	b	41a508 <ferror@plt+0x18788>
  41a404:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a408:	add	x0, x0, #0x548
  41a40c:	b	41a508 <ferror@plt+0x18788>
  41a410:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a414:	add	x0, x0, #0x558
  41a418:	b	41a508 <ferror@plt+0x18788>
  41a41c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a420:	add	x0, x0, #0x568
  41a424:	b	41a508 <ferror@plt+0x18788>
  41a428:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a42c:	add	x0, x0, #0x578
  41a430:	b	41a508 <ferror@plt+0x18788>
  41a434:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a438:	add	x0, x0, #0x588
  41a43c:	b	41a508 <ferror@plt+0x18788>
  41a440:	mov	x0, #0x0                   	// #0
  41a444:	b	41a508 <ferror@plt+0x18788>
  41a448:	ldr	w0, [sp, #4]
  41a44c:	cmp	w0, #0x32
  41a450:	b.ne	41a504 <ferror@plt+0x18784>  // b.any
  41a454:	ldr	x1, [sp, #8]
  41a458:	mov	x0, #0x14                  	// #20
  41a45c:	movk	x0, #0x6000, lsl #16
  41a460:	cmp	x1, x0
  41a464:	b.eq	41a4f0 <ferror@plt+0x18770>  // b.none
  41a468:	ldr	x1, [sp, #8]
  41a46c:	mov	x0, #0x14                  	// #20
  41a470:	movk	x0, #0x6000, lsl #16
  41a474:	cmp	x1, x0
  41a478:	b.hi	41a4fc <ferror@plt+0x1877c>  // b.pmore
  41a47c:	ldr	x1, [sp, #8]
  41a480:	mov	x0, #0x13                  	// #19
  41a484:	movk	x0, #0x6000, lsl #16
  41a488:	cmp	x1, x0
  41a48c:	b.eq	41a4e4 <ferror@plt+0x18764>  // b.none
  41a490:	ldr	x1, [sp, #8]
  41a494:	mov	x0, #0x13                  	// #19
  41a498:	movk	x0, #0x6000, lsl #16
  41a49c:	cmp	x1, x0
  41a4a0:	b.hi	41a4fc <ferror@plt+0x1877c>  // b.pmore
  41a4a4:	ldr	x1, [sp, #8]
  41a4a8:	mov	x0, #0x60000000            	// #1610612736
  41a4ac:	cmp	x1, x0
  41a4b0:	b.eq	41a4cc <ferror@plt+0x1874c>  // b.none
  41a4b4:	ldr	x1, [sp, #8]
  41a4b8:	mov	x0, #0x12                  	// #18
  41a4bc:	movk	x0, #0x6000, lsl #16
  41a4c0:	cmp	x1, x0
  41a4c4:	b.eq	41a4d8 <ferror@plt+0x18758>  // b.none
  41a4c8:	b	41a4fc <ferror@plt+0x1877c>
  41a4cc:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a4d0:	add	x0, x0, #0x498
  41a4d4:	b	41a508 <ferror@plt+0x18788>
  41a4d8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a4dc:	add	x0, x0, #0x558
  41a4e0:	b	41a508 <ferror@plt+0x18788>
  41a4e4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a4e8:	add	x0, x0, #0x568
  41a4ec:	b	41a508 <ferror@plt+0x18788>
  41a4f0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a4f4:	add	x0, x0, #0x578
  41a4f8:	b	41a508 <ferror@plt+0x18788>
  41a4fc:	mov	x0, #0x0                   	// #0
  41a500:	b	41a508 <ferror@plt+0x18788>
  41a504:	mov	x0, #0x0                   	// #0
  41a508:	add	sp, sp, #0x10
  41a50c:	ret
  41a510:	sub	sp, sp, #0x10
  41a514:	str	x0, [sp, #8]
  41a518:	ldr	x1, [sp, #8]
  41a51c:	mov	w0, #0x6fffffff            	// #1879048191
  41a520:	cmp	x1, x0
  41a524:	b.eq	41a680 <ferror@plt+0x18900>  // b.none
  41a528:	ldr	x1, [sp, #8]
  41a52c:	mov	w0, #0x6fffffff            	// #1879048191
  41a530:	cmp	x1, x0
  41a534:	b.hi	41a68c <ferror@plt+0x1890c>  // b.pmore
  41a538:	ldr	x1, [sp, #8]
  41a53c:	mov	x0, #0xfffd                	// #65533
  41a540:	movk	x0, #0x6fff, lsl #16
  41a544:	cmp	x1, x0
  41a548:	b.eq	41a674 <ferror@plt+0x188f4>  // b.none
  41a54c:	ldr	x1, [sp, #8]
  41a550:	mov	x0, #0xfffd                	// #65533
  41a554:	movk	x0, #0x6fff, lsl #16
  41a558:	cmp	x1, x0
  41a55c:	b.hi	41a68c <ferror@plt+0x1890c>  // b.pmore
  41a560:	ldr	x1, [sp, #8]
  41a564:	mov	x0, #0xfffc                	// #65532
  41a568:	movk	x0, #0x6fff, lsl #16
  41a56c:	cmp	x1, x0
  41a570:	b.eq	41a668 <ferror@plt+0x188e8>  // b.none
  41a574:	ldr	x1, [sp, #8]
  41a578:	mov	x0, #0xfffc                	// #65532
  41a57c:	movk	x0, #0x6fff, lsl #16
  41a580:	cmp	x1, x0
  41a584:	b.hi	41a68c <ferror@plt+0x1890c>  // b.pmore
  41a588:	ldr	x1, [sp, #8]
  41a58c:	mov	x0, #0xfffb                	// #65531
  41a590:	movk	x0, #0x6fff, lsl #16
  41a594:	cmp	x1, x0
  41a598:	b.eq	41a65c <ferror@plt+0x188dc>  // b.none
  41a59c:	ldr	x1, [sp, #8]
  41a5a0:	mov	x0, #0xfffb                	// #65531
  41a5a4:	movk	x0, #0x6fff, lsl #16
  41a5a8:	cmp	x1, x0
  41a5ac:	b.hi	41a68c <ferror@plt+0x1890c>  // b.pmore
  41a5b0:	ldr	x1, [sp, #8]
  41a5b4:	mov	x0, #0xfffa                	// #65530
  41a5b8:	movk	x0, #0x6fff, lsl #16
  41a5bc:	cmp	x1, x0
  41a5c0:	b.eq	41a650 <ferror@plt+0x188d0>  // b.none
  41a5c4:	ldr	x1, [sp, #8]
  41a5c8:	mov	x0, #0xfffa                	// #65530
  41a5cc:	movk	x0, #0x6fff, lsl #16
  41a5d0:	cmp	x1, x0
  41a5d4:	b.hi	41a68c <ferror@plt+0x1890c>  // b.pmore
  41a5d8:	ldr	x1, [sp, #8]
  41a5dc:	mov	x0, #0xfff7                	// #65527
  41a5e0:	movk	x0, #0x6fff, lsl #16
  41a5e4:	cmp	x1, x0
  41a5e8:	b.eq	41a644 <ferror@plt+0x188c4>  // b.none
  41a5ec:	ldr	x1, [sp, #8]
  41a5f0:	mov	x0, #0xfff7                	// #65527
  41a5f4:	movk	x0, #0x6fff, lsl #16
  41a5f8:	cmp	x1, x0
  41a5fc:	b.hi	41a68c <ferror@plt+0x1890c>  // b.pmore
  41a600:	ldr	x1, [sp, #8]
  41a604:	mov	x0, #0xe550                	// #58704
  41a608:	movk	x0, #0x6464, lsl #16
  41a60c:	cmp	x1, x0
  41a610:	b.eq	41a62c <ferror@plt+0x188ac>  // b.none
  41a614:	ldr	x1, [sp, #8]
  41a618:	mov	x0, #0xe550                	// #58704
  41a61c:	movk	x0, #0x6474, lsl #16
  41a620:	cmp	x1, x0
  41a624:	b.eq	41a638 <ferror@plt+0x188b8>  // b.none
  41a628:	b	41a68c <ferror@plt+0x1890c>
  41a62c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a630:	add	x0, x0, #0x598
  41a634:	b	41a690 <ferror@plt+0x18910>
  41a638:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a63c:	add	x0, x0, #0x5a8
  41a640:	b	41a690 <ferror@plt+0x18910>
  41a644:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a648:	add	x0, x0, #0x5c0
  41a64c:	b	41a690 <ferror@plt+0x18910>
  41a650:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a654:	add	x0, x0, #0x5d0
  41a658:	b	41a690 <ferror@plt+0x18910>
  41a65c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a660:	add	x0, x0, #0x5e0
  41a664:	b	41a690 <ferror@plt+0x18910>
  41a668:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a66c:	add	x0, x0, #0x5f0
  41a670:	b	41a690 <ferror@plt+0x18910>
  41a674:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a678:	add	x0, x0, #0x600
  41a67c:	b	41a690 <ferror@plt+0x18910>
  41a680:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a684:	add	x0, x0, #0x610
  41a688:	b	41a690 <ferror@plt+0x18910>
  41a68c:	mov	x0, #0x0                   	// #0
  41a690:	add	sp, sp, #0x10
  41a694:	ret
  41a698:	stp	x29, x30, [sp, #-48]!
  41a69c:	mov	x29, sp
  41a6a0:	str	x0, [sp, #24]
  41a6a4:	str	x1, [sp, #16]
  41a6a8:	ldr	x1, [sp, #16]
  41a6ac:	mov	x0, #0xe553                	// #58707
  41a6b0:	movk	x0, #0x6474, lsl #16
  41a6b4:	cmp	x1, x0
  41a6b8:	b.eq	41a878 <ferror@plt+0x18af8>  // b.none
  41a6bc:	ldr	x1, [sp, #16]
  41a6c0:	mov	x0, #0xe553                	// #58707
  41a6c4:	movk	x0, #0x6474, lsl #16
  41a6c8:	cmp	x1, x0
  41a6cc:	b.hi	41a884 <ferror@plt+0x18b04>  // b.pmore
  41a6d0:	ldr	x1, [sp, #16]
  41a6d4:	mov	x0, #0xe552                	// #58706
  41a6d8:	movk	x0, #0x6474, lsl #16
  41a6dc:	cmp	x1, x0
  41a6e0:	b.eq	41a86c <ferror@plt+0x18aec>  // b.none
  41a6e4:	ldr	x1, [sp, #16]
  41a6e8:	mov	x0, #0xe552                	// #58706
  41a6ec:	movk	x0, #0x6474, lsl #16
  41a6f0:	cmp	x1, x0
  41a6f4:	b.hi	41a884 <ferror@plt+0x18b04>  // b.pmore
  41a6f8:	ldr	x1, [sp, #16]
  41a6fc:	mov	x0, #0xe551                	// #58705
  41a700:	movk	x0, #0x6474, lsl #16
  41a704:	cmp	x1, x0
  41a708:	b.eq	41a860 <ferror@plt+0x18ae0>  // b.none
  41a70c:	ldr	x1, [sp, #16]
  41a710:	mov	x0, #0xe551                	// #58705
  41a714:	movk	x0, #0x6474, lsl #16
  41a718:	cmp	x1, x0
  41a71c:	b.hi	41a884 <ferror@plt+0x18b04>  // b.pmore
  41a720:	ldr	x1, [sp, #16]
  41a724:	mov	x0, #0xe550                	// #58704
  41a728:	movk	x0, #0x6474, lsl #16
  41a72c:	cmp	x1, x0
  41a730:	b.eq	41a854 <ferror@plt+0x18ad4>  // b.none
  41a734:	ldr	x1, [sp, #16]
  41a738:	mov	x0, #0xe550                	// #58704
  41a73c:	movk	x0, #0x6474, lsl #16
  41a740:	cmp	x1, x0
  41a744:	b.hi	41a884 <ferror@plt+0x18b04>  // b.pmore
  41a748:	ldr	x0, [sp, #16]
  41a74c:	cmp	x0, #0x7
  41a750:	b.eq	41a848 <ferror@plt+0x18ac8>  // b.none
  41a754:	ldr	x0, [sp, #16]
  41a758:	cmp	x0, #0x7
  41a75c:	b.hi	41a884 <ferror@plt+0x18b04>  // b.pmore
  41a760:	ldr	x0, [sp, #16]
  41a764:	cmp	x0, #0x6
  41a768:	b.eq	41a83c <ferror@plt+0x18abc>  // b.none
  41a76c:	ldr	x0, [sp, #16]
  41a770:	cmp	x0, #0x6
  41a774:	b.hi	41a884 <ferror@plt+0x18b04>  // b.pmore
  41a778:	ldr	x0, [sp, #16]
  41a77c:	cmp	x0, #0x5
  41a780:	b.eq	41a830 <ferror@plt+0x18ab0>  // b.none
  41a784:	ldr	x0, [sp, #16]
  41a788:	cmp	x0, #0x5
  41a78c:	b.hi	41a884 <ferror@plt+0x18b04>  // b.pmore
  41a790:	ldr	x0, [sp, #16]
  41a794:	cmp	x0, #0x4
  41a798:	b.eq	41a824 <ferror@plt+0x18aa4>  // b.none
  41a79c:	ldr	x0, [sp, #16]
  41a7a0:	cmp	x0, #0x4
  41a7a4:	b.hi	41a884 <ferror@plt+0x18b04>  // b.pmore
  41a7a8:	ldr	x0, [sp, #16]
  41a7ac:	cmp	x0, #0x3
  41a7b0:	b.eq	41a818 <ferror@plt+0x18a98>  // b.none
  41a7b4:	ldr	x0, [sp, #16]
  41a7b8:	cmp	x0, #0x3
  41a7bc:	b.hi	41a884 <ferror@plt+0x18b04>  // b.pmore
  41a7c0:	ldr	x0, [sp, #16]
  41a7c4:	cmp	x0, #0x2
  41a7c8:	b.eq	41a80c <ferror@plt+0x18a8c>  // b.none
  41a7cc:	ldr	x0, [sp, #16]
  41a7d0:	cmp	x0, #0x2
  41a7d4:	b.hi	41a884 <ferror@plt+0x18b04>  // b.pmore
  41a7d8:	ldr	x0, [sp, #16]
  41a7dc:	cmp	x0, #0x0
  41a7e0:	b.eq	41a7f4 <ferror@plt+0x18a74>  // b.none
  41a7e4:	ldr	x0, [sp, #16]
  41a7e8:	cmp	x0, #0x1
  41a7ec:	b.eq	41a800 <ferror@plt+0x18a80>  // b.none
  41a7f0:	b	41a884 <ferror@plt+0x18b04>
  41a7f4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41a7f8:	add	x0, x0, #0xbe0
  41a7fc:	b	41ab50 <ferror@plt+0x18dd0>
  41a800:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a804:	add	x0, x0, #0x620
  41a808:	b	41ab50 <ferror@plt+0x18dd0>
  41a80c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a810:	add	x0, x0, #0x628
  41a814:	b	41ab50 <ferror@plt+0x18dd0>
  41a818:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a81c:	add	x0, x0, #0x630
  41a820:	b	41ab50 <ferror@plt+0x18dd0>
  41a824:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a828:	add	x0, x0, #0x638
  41a82c:	b	41ab50 <ferror@plt+0x18dd0>
  41a830:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a834:	add	x0, x0, #0x640
  41a838:	b	41ab50 <ferror@plt+0x18dd0>
  41a83c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a840:	add	x0, x0, #0x648
  41a844:	b	41ab50 <ferror@plt+0x18dd0>
  41a848:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a84c:	add	x0, x0, #0x650
  41a850:	b	41ab50 <ferror@plt+0x18dd0>
  41a854:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a858:	add	x0, x0, #0x658
  41a85c:	b	41ab50 <ferror@plt+0x18dd0>
  41a860:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a864:	add	x0, x0, #0x668
  41a868:	b	41ab50 <ferror@plt+0x18dd0>
  41a86c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a870:	add	x0, x0, #0x678
  41a874:	b	41ab50 <ferror@plt+0x18dd0>
  41a878:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a87c:	add	x0, x0, #0x688
  41a880:	b	41ab50 <ferror@plt+0x18dd0>
  41a884:	ldr	x1, [sp, #16]
  41a888:	mov	w0, #0x6fffffff            	// #1879048191
  41a88c:	cmp	x1, x0
  41a890:	b.ls	41a9f0 <ferror@plt+0x18c70>  // b.plast
  41a894:	ldr	x1, [sp, #16]
  41a898:	mov	x0, #0x7fffffff            	// #2147483647
  41a89c:	cmp	x1, x0
  41a8a0:	b.hi	41a9f0 <ferror@plt+0x18c70>  // b.pmore
  41a8a4:	ldr	x0, [sp, #24]
  41a8a8:	ldrh	w0, [x0, #82]
  41a8ac:	mov	w1, #0xa390                	// #41872
  41a8b0:	cmp	w0, w1
  41a8b4:	b.eq	41a998 <ferror@plt+0x18c18>  // b.none
  41a8b8:	mov	w1, #0xa390                	// #41872
  41a8bc:	cmp	w0, w1
  41a8c0:	b.gt	41a9a8 <ferror@plt+0x18c28>
  41a8c4:	cmp	w0, #0xb7
  41a8c8:	b.eq	41a938 <ferror@plt+0x18bb8>  // b.none
  41a8cc:	cmp	w0, #0xb7
  41a8d0:	b.gt	41a9a8 <ferror@plt+0x18c28>
  41a8d4:	cmp	w0, #0x8c
  41a8d8:	b.eq	41a988 <ferror@plt+0x18c08>  // b.none
  41a8dc:	cmp	w0, #0x8c
  41a8e0:	b.gt	41a9a8 <ferror@plt+0x18c28>
  41a8e4:	cmp	w0, #0x32
  41a8e8:	b.eq	41a978 <ferror@plt+0x18bf8>  // b.none
  41a8ec:	cmp	w0, #0x32
  41a8f0:	b.gt	41a9a8 <ferror@plt+0x18c28>
  41a8f4:	cmp	w0, #0x28
  41a8f8:	b.eq	41a948 <ferror@plt+0x18bc8>  // b.none
  41a8fc:	cmp	w0, #0x28
  41a900:	b.gt	41a9a8 <ferror@plt+0x18c28>
  41a904:	cmp	w0, #0x16
  41a908:	b.eq	41a998 <ferror@plt+0x18c18>  // b.none
  41a90c:	cmp	w0, #0x16
  41a910:	b.gt	41a9a8 <ferror@plt+0x18c28>
  41a914:	cmp	w0, #0xf
  41a918:	b.eq	41a968 <ferror@plt+0x18be8>  // b.none
  41a91c:	cmp	w0, #0xf
  41a920:	b.gt	41a9a8 <ferror@plt+0x18c28>
  41a924:	cmp	w0, #0x8
  41a928:	b.eq	41a958 <ferror@plt+0x18bd8>  // b.none
  41a92c:	cmp	w0, #0xa
  41a930:	b.eq	41a958 <ferror@plt+0x18bd8>  // b.none
  41a934:	b	41a9a8 <ferror@plt+0x18c28>
  41a938:	ldr	x0, [sp, #16]
  41a93c:	bl	419eb4 <ferror@plt+0x18134>
  41a940:	str	x0, [sp, #40]
  41a944:	b	41a9b0 <ferror@plt+0x18c30>
  41a948:	ldr	x0, [sp, #16]
  41a94c:	bl	419ee4 <ferror@plt+0x18164>
  41a950:	str	x0, [sp, #40]
  41a954:	b	41a9b0 <ferror@plt+0x18c30>
  41a958:	ldr	x0, [sp, #16]
  41a95c:	bl	419f48 <ferror@plt+0x181c8>
  41a960:	str	x0, [sp, #40]
  41a964:	b	41a9b0 <ferror@plt+0x18c30>
  41a968:	ldr	x0, [sp, #16]
  41a96c:	bl	41a004 <ferror@plt+0x18284>
  41a970:	str	x0, [sp, #40]
  41a974:	b	41a9b0 <ferror@plt+0x18c30>
  41a978:	ldr	x0, [sp, #16]
  41a97c:	bl	41a08c <ferror@plt+0x1830c>
  41a980:	str	x0, [sp, #40]
  41a984:	b	41a9b0 <ferror@plt+0x18c30>
  41a988:	ldr	x0, [sp, #16]
  41a98c:	bl	41a0e0 <ferror@plt+0x18360>
  41a990:	str	x0, [sp, #40]
  41a994:	b	41a9b0 <ferror@plt+0x18c30>
  41a998:	ldr	x0, [sp, #16]
  41a99c:	bl	419f18 <ferror@plt+0x18198>
  41a9a0:	str	x0, [sp, #40]
  41a9a4:	b	41a9b0 <ferror@plt+0x18c30>
  41a9a8:	str	xzr, [sp, #40]
  41a9ac:	nop
  41a9b0:	ldr	x0, [sp, #40]
  41a9b4:	cmp	x0, #0x0
  41a9b8:	b.eq	41a9c4 <ferror@plt+0x18c44>  // b.none
  41a9bc:	ldr	x0, [sp, #40]
  41a9c0:	b	41ab50 <ferror@plt+0x18dd0>
  41a9c4:	ldr	x1, [sp, #16]
  41a9c8:	mov	x0, #0xffffffffffff0000    	// #-65536
  41a9cc:	movk	x0, #0x9000, lsl #16
  41a9d0:	add	x0, x1, x0
  41a9d4:	mov	x2, x0
  41a9d8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41a9dc:	add	x1, x0, #0x698
  41a9e0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41a9e4:	add	x0, x0, #0x4a8
  41a9e8:	bl	4019c0 <sprintf@plt>
  41a9ec:	b	41ab48 <ferror@plt+0x18dc8>
  41a9f0:	ldr	x1, [sp, #16]
  41a9f4:	mov	w0, #0x5fffffff            	// #1610612735
  41a9f8:	cmp	x1, x0
  41a9fc:	b.ls	41ab24 <ferror@plt+0x18da4>  // b.plast
  41aa00:	ldr	x1, [sp, #16]
  41aa04:	mov	w0, #0x6fffffff            	// #1879048191
  41aa08:	cmp	x1, x0
  41aa0c:	b.hi	41ab24 <ferror@plt+0x18da4>  // b.pmore
  41aa10:	str	xzr, [sp, #32]
  41aa14:	ldr	x0, [sp, #24]
  41aa18:	ldrb	w0, [x0, #31]
  41aa1c:	cmp	w0, #0x9
  41aa20:	b.eq	41aa4c <ferror@plt+0x18ccc>  // b.none
  41aa24:	cmp	w0, #0x9
  41aa28:	b.gt	41aad8 <ferror@plt+0x18d58>
  41aa2c:	cmp	w0, #0x6
  41aa30:	b.eq	41aac8 <ferror@plt+0x18d48>  // b.none
  41aa34:	cmp	w0, #0x6
  41aa38:	b.gt	41aad8 <ferror@plt+0x18d58>
  41aa3c:	cmp	w0, #0x1
  41aa40:	b.eq	41aaac <ferror@plt+0x18d2c>  // b.none
  41aa44:	cmp	w0, #0x3
  41aa48:	b.ne	41aad8 <ferror@plt+0x18d58>  // b.any
  41aa4c:	ldr	x1, [sp, #16]
  41aa50:	mov	x0, #0xe554                	// #58708
  41aa54:	movk	x0, #0x6474, lsl #16
  41aa58:	cmp	x1, x0
  41aa5c:	b.ls	41aae0 <ferror@plt+0x18d60>  // b.plast
  41aa60:	ldr	x1, [sp, #16]
  41aa64:	mov	x0, #0xf554                	// #62804
  41aa68:	movk	x0, #0x6474, lsl #16
  41aa6c:	cmp	x1, x0
  41aa70:	b.hi	41aae0 <ferror@plt+0x18d60>  // b.pmore
  41aa74:	ldr	x1, [sp, #16]
  41aa78:	mov	x0, #0xffffffffffff1aab    	// #-58709
  41aa7c:	movk	x0, #0x9b8b, lsl #16
  41aa80:	add	x0, x1, x0
  41aa84:	mov	x2, x0
  41aa88:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41aa8c:	add	x1, x0, #0x6a8
  41aa90:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41aa94:	add	x0, x0, #0x4a8
  41aa98:	bl	4019c0 <sprintf@plt>
  41aa9c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41aaa0:	add	x0, x0, #0x4a8
  41aaa4:	str	x0, [sp, #32]
  41aaa8:	b	41aae0 <ferror@plt+0x18d60>
  41aaac:	ldr	x0, [sp, #24]
  41aab0:	ldrh	w0, [x0, #82]
  41aab4:	mov	w1, w0
  41aab8:	ldr	x0, [sp, #16]
  41aabc:	bl	41a110 <ferror@plt+0x18390>
  41aac0:	str	x0, [sp, #32]
  41aac4:	b	41aae4 <ferror@plt+0x18d64>
  41aac8:	ldr	x0, [sp, #16]
  41aacc:	bl	41a510 <ferror@plt+0x18790>
  41aad0:	str	x0, [sp, #32]
  41aad4:	b	41aae4 <ferror@plt+0x18d64>
  41aad8:	nop
  41aadc:	b	41aae4 <ferror@plt+0x18d64>
  41aae0:	nop
  41aae4:	ldr	x0, [sp, #32]
  41aae8:	cmp	x0, #0x0
  41aaec:	b.eq	41aaf8 <ferror@plt+0x18d78>  // b.none
  41aaf0:	ldr	x0, [sp, #32]
  41aaf4:	b	41ab50 <ferror@plt+0x18dd0>
  41aaf8:	ldr	x1, [sp, #16]
  41aafc:	mov	x0, #0xffffffffffff0000    	// #-65536
  41ab00:	movk	x0, #0xa000, lsl #16
  41ab04:	add	x0, x1, x0
  41ab08:	mov	x2, x0
  41ab0c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ab10:	add	x1, x0, #0x6b8
  41ab14:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41ab18:	add	x0, x0, #0x4a8
  41ab1c:	bl	4019c0 <sprintf@plt>
  41ab20:	b	41ab48 <ferror@plt+0x18dc8>
  41ab24:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41ab28:	add	x0, x0, #0xf00
  41ab2c:	bl	401d40 <gettext@plt>
  41ab30:	ldr	x3, [sp, #16]
  41ab34:	mov	x2, x0
  41ab38:	mov	x1, #0x20                  	// #32
  41ab3c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41ab40:	add	x0, x0, #0x4a8
  41ab44:	bl	401a20 <snprintf@plt>
  41ab48:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41ab4c:	add	x0, x0, #0x4a8
  41ab50:	ldp	x29, x30, [sp], #48
  41ab54:	ret
  41ab58:	sub	sp, sp, #0x10
  41ab5c:	str	w0, [sp, #12]
  41ab60:	ldr	w1, [sp, #12]
  41ab64:	mov	w0, #0x1                   	// #1
  41ab68:	movk	w0, #0x7000, lsl #16
  41ab6c:	cmp	w1, w0
  41ab70:	b.ne	41ab80 <ferror@plt+0x18e00>  // b.any
  41ab74:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ab78:	add	x0, x0, #0x6c8
  41ab7c:	b	41ab88 <ferror@plt+0x18e08>
  41ab80:	nop
  41ab84:	mov	x0, #0x0                   	// #0
  41ab88:	add	sp, sp, #0x10
  41ab8c:	ret
  41ab90:	sub	sp, sp, #0x10
  41ab94:	str	w0, [sp, #12]
  41ab98:	ldr	w1, [sp, #12]
  41ab9c:	mov	w0, #0x90000000            	// #-1879048192
  41aba0:	add	w0, w1, w0
  41aba4:	cmp	w0, #0x2b
  41aba8:	b.hi	41adb0 <ferror@plt+0x19030>  // b.pmore
  41abac:	adrp	x1, 492000 <warn@@Base+0x2302c>
  41abb0:	add	x1, x1, #0x918
  41abb4:	ldr	w0, [x1, w0, uxtw #2]
  41abb8:	adr	x1, 41abc4 <ferror@plt+0x18e44>
  41abbc:	add	x0, x1, w0, sxtw #2
  41abc0:	br	x0
  41abc4:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41abc8:	add	x0, x0, #0xd80
  41abcc:	b	41adb8 <ferror@plt+0x19038>
  41abd0:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41abd4:	add	x0, x0, #0xd60
  41abd8:	b	41adb8 <ferror@plt+0x19038>
  41abdc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41abe0:	add	x0, x0, #0xd70
  41abe4:	b	41adb8 <ferror@plt+0x19038>
  41abe8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41abec:	add	x0, x0, #0x6d8
  41abf0:	b	41adb8 <ferror@plt+0x19038>
  41abf4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41abf8:	add	x0, x0, #0x6e8
  41abfc:	b	41adb8 <ferror@plt+0x19038>
  41ac00:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ac04:	add	x0, x0, #0x6f8
  41ac08:	b	41adb8 <ferror@plt+0x19038>
  41ac0c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ac10:	add	x0, x0, #0x708
  41ac14:	b	41adb8 <ferror@plt+0x19038>
  41ac18:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ac1c:	add	x0, x0, #0x718
  41ac20:	b	41adb8 <ferror@plt+0x19038>
  41ac24:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ac28:	add	x0, x0, #0x728
  41ac2c:	b	41adb8 <ferror@plt+0x19038>
  41ac30:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ac34:	add	x0, x0, #0x738
  41ac38:	b	41adb8 <ferror@plt+0x19038>
  41ac3c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ac40:	add	x0, x0, #0x748
  41ac44:	b	41adb8 <ferror@plt+0x19038>
  41ac48:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ac4c:	add	x0, x0, #0x758
  41ac50:	b	41adb8 <ferror@plt+0x19038>
  41ac54:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41ac58:	add	x0, x0, #0xfa8
  41ac5c:	b	41adb8 <ferror@plt+0x19038>
  41ac60:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ac64:	add	x0, x0, #0x768
  41ac68:	b	41adb8 <ferror@plt+0x19038>
  41ac6c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ac70:	add	x0, x0, #0x778
  41ac74:	b	41adb8 <ferror@plt+0x19038>
  41ac78:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ac7c:	add	x0, x0, #0x788
  41ac80:	b	41adb8 <ferror@plt+0x19038>
  41ac84:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ac88:	add	x0, x0, #0x798
  41ac8c:	b	41adb8 <ferror@plt+0x19038>
  41ac90:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ac94:	add	x0, x0, #0x7a8
  41ac98:	b	41adb8 <ferror@plt+0x19038>
  41ac9c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41aca0:	add	x0, x0, #0x7b8
  41aca4:	b	41adb8 <ferror@plt+0x19038>
  41aca8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41acac:	add	x0, x0, #0x7c8
  41acb0:	b	41adb8 <ferror@plt+0x19038>
  41acb4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41acb8:	add	x0, x0, #0x7d8
  41acbc:	b	41adb8 <ferror@plt+0x19038>
  41acc0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41acc4:	add	x0, x0, #0x7e8
  41acc8:	b	41adb8 <ferror@plt+0x19038>
  41accc:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41acd0:	add	x0, x0, #0x7f8
  41acd4:	b	41adb8 <ferror@plt+0x19038>
  41acd8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41acdc:	add	x0, x0, #0x808
  41ace0:	b	41adb8 <ferror@plt+0x19038>
  41ace4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ace8:	add	x0, x0, #0x818
  41acec:	b	41adb8 <ferror@plt+0x19038>
  41acf0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41acf4:	add	x0, x0, #0x828
  41acf8:	b	41adb8 <ferror@plt+0x19038>
  41acfc:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad00:	add	x0, x0, #0x838
  41ad04:	b	41adb8 <ferror@plt+0x19038>
  41ad08:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad0c:	add	x0, x0, #0x848
  41ad10:	b	41adb8 <ferror@plt+0x19038>
  41ad14:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad18:	add	x0, x0, #0x858
  41ad1c:	b	41adb8 <ferror@plt+0x19038>
  41ad20:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  41ad24:	add	x0, x0, #0xf38
  41ad28:	b	41adb8 <ferror@plt+0x19038>
  41ad2c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad30:	add	x0, x0, #0x868
  41ad34:	b	41adb8 <ferror@plt+0x19038>
  41ad38:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad3c:	add	x0, x0, #0x878
  41ad40:	b	41adb8 <ferror@plt+0x19038>
  41ad44:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad48:	add	x0, x0, #0x888
  41ad4c:	b	41adb8 <ferror@plt+0x19038>
  41ad50:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad54:	add	x0, x0, #0x898
  41ad58:	b	41adb8 <ferror@plt+0x19038>
  41ad5c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad60:	add	x0, x0, #0x8a8
  41ad64:	b	41adb8 <ferror@plt+0x19038>
  41ad68:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad6c:	add	x0, x0, #0x8c0
  41ad70:	b	41adb8 <ferror@plt+0x19038>
  41ad74:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad78:	add	x0, x0, #0x8d0
  41ad7c:	b	41adb8 <ferror@plt+0x19038>
  41ad80:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad84:	add	x0, x0, #0x8e0
  41ad88:	b	41adb8 <ferror@plt+0x19038>
  41ad8c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad90:	add	x0, x0, #0x8f0
  41ad94:	b	41adb8 <ferror@plt+0x19038>
  41ad98:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41ad9c:	add	x0, x0, #0x908
  41ada0:	b	41adb8 <ferror@plt+0x19038>
  41ada4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41ada8:	add	x0, x0, #0x90
  41adac:	b	41adb8 <ferror@plt+0x19038>
  41adb0:	nop
  41adb4:	mov	x0, #0x0                   	// #0
  41adb8:	add	sp, sp, #0x10
  41adbc:	ret
  41adc0:	sub	sp, sp, #0x10
  41adc4:	str	w0, [sp, #12]
  41adc8:	ldr	w1, [sp, #12]
  41adcc:	mov	w0, #0x9                   	// #9
  41add0:	movk	w0, #0x7000, lsl #16
  41add4:	cmp	w1, w0
  41add8:	b.eq	41aef4 <ferror@plt+0x19174>  // b.none
  41addc:	ldr	w1, [sp, #12]
  41ade0:	mov	w0, #0x9                   	// #9
  41ade4:	movk	w0, #0x7000, lsl #16
  41ade8:	cmp	w1, w0
  41adec:	b.hi	41af0c <ferror@plt+0x1918c>  // b.pmore
  41adf0:	ldr	w1, [sp, #12]
  41adf4:	mov	w0, #0x8                   	// #8
  41adf8:	movk	w0, #0x7000, lsl #16
  41adfc:	cmp	w1, w0
  41ae00:	b.eq	41aee8 <ferror@plt+0x19168>  // b.none
  41ae04:	ldr	w1, [sp, #12]
  41ae08:	mov	w0, #0x8                   	// #8
  41ae0c:	movk	w0, #0x7000, lsl #16
  41ae10:	cmp	w1, w0
  41ae14:	b.hi	41af0c <ferror@plt+0x1918c>  // b.pmore
  41ae18:	ldr	w1, [sp, #12]
  41ae1c:	mov	w0, #0x4                   	// #4
  41ae20:	movk	w0, #0x7000, lsl #16
  41ae24:	cmp	w1, w0
  41ae28:	b.eq	41af00 <ferror@plt+0x19180>  // b.none
  41ae2c:	ldr	w1, [sp, #12]
  41ae30:	mov	w0, #0x4                   	// #4
  41ae34:	movk	w0, #0x7000, lsl #16
  41ae38:	cmp	w1, w0
  41ae3c:	b.hi	41af0c <ferror@plt+0x1918c>  // b.pmore
  41ae40:	ldr	w1, [sp, #12]
  41ae44:	mov	w0, #0x3                   	// #3
  41ae48:	movk	w0, #0x7000, lsl #16
  41ae4c:	cmp	w1, w0
  41ae50:	b.eq	41aedc <ferror@plt+0x1915c>  // b.none
  41ae54:	ldr	w1, [sp, #12]
  41ae58:	mov	w0, #0x3                   	// #3
  41ae5c:	movk	w0, #0x7000, lsl #16
  41ae60:	cmp	w1, w0
  41ae64:	b.hi	41af0c <ferror@plt+0x1918c>  // b.pmore
  41ae68:	ldr	w1, [sp, #12]
  41ae6c:	mov	w0, #0x2                   	// #2
  41ae70:	movk	w0, #0x7000, lsl #16
  41ae74:	cmp	w1, w0
  41ae78:	b.eq	41aed0 <ferror@plt+0x19150>  // b.none
  41ae7c:	ldr	w1, [sp, #12]
  41ae80:	mov	w0, #0x2                   	// #2
  41ae84:	movk	w0, #0x7000, lsl #16
  41ae88:	cmp	w1, w0
  41ae8c:	b.hi	41af0c <ferror@plt+0x1918c>  // b.pmore
  41ae90:	ldr	w1, [sp, #12]
  41ae94:	mov	w0, #0x70000000            	// #1879048192
  41ae98:	cmp	w1, w0
  41ae9c:	b.eq	41aeb8 <ferror@plt+0x19138>  // b.none
  41aea0:	ldr	w1, [sp, #12]
  41aea4:	mov	w0, #0x1                   	// #1
  41aea8:	movk	w0, #0x7000, lsl #16
  41aeac:	cmp	w1, w0
  41aeb0:	b.eq	41aec4 <ferror@plt+0x19144>  // b.none
  41aeb4:	b	41af0c <ferror@plt+0x1918c>
  41aeb8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41aebc:	add	x0, x0, #0x9c8
  41aec0:	b	41af10 <ferror@plt+0x19190>
  41aec4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41aec8:	add	x0, x0, #0x440
  41aecc:	b	41af10 <ferror@plt+0x19190>
  41aed0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41aed4:	add	x0, x0, #0x9d8
  41aed8:	b	41af10 <ferror@plt+0x19190>
  41aedc:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41aee0:	add	x0, x0, #0x9e8
  41aee4:	b	41af10 <ferror@plt+0x19190>
  41aee8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41aeec:	add	x0, x0, #0x9f8
  41aef0:	b	41af10 <ferror@plt+0x19190>
  41aef4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41aef8:	add	x0, x0, #0xa08
  41aefc:	b	41af10 <ferror@plt+0x19190>
  41af00:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41af04:	add	x0, x0, #0xa18
  41af08:	b	41af10 <ferror@plt+0x19190>
  41af0c:	mov	x0, #0x0                   	// #0
  41af10:	add	sp, sp, #0x10
  41af14:	ret
  41af18:	stp	x29, x30, [sp, #-32]!
  41af1c:	mov	x29, sp
  41af20:	str	x0, [sp, #24]
  41af24:	str	w1, [sp, #20]
  41af28:	ldr	w0, [sp, #20]
  41af2c:	and	w1, w0, #0xff000000
  41af30:	mov	w0, #0x78000000            	// #2013265920
  41af34:	cmp	w1, w0
  41af38:	b.ne	41af58 <ferror@plt+0x191d8>  // b.any
  41af3c:	ldr	w0, [sp, #20]
  41af40:	lsr	w0, w0, #16
  41af44:	and	w0, w0, #0xff
  41af48:	mov	w1, w0
  41af4c:	ldr	x0, [sp, #24]
  41af50:	bl	419c7c <ferror@plt+0x17efc>
  41af54:	b	41b130 <ferror@plt+0x193b0>
  41af58:	ldr	w1, [sp, #20]
  41af5c:	mov	w0, #0x79000000            	// #2030043136
  41af60:	cmp	w1, w0
  41af64:	b.eq	41b0c8 <ferror@plt+0x19348>  // b.none
  41af68:	ldr	w1, [sp, #20]
  41af6c:	mov	w0, #0x79000000            	// #2030043136
  41af70:	cmp	w1, w0
  41af74:	b.hi	41b128 <ferror@plt+0x193a8>  // b.pmore
  41af78:	ldr	w1, [sp, #20]
  41af7c:	mov	w0, #0x1                   	// #1
  41af80:	movk	w0, #0x7000, lsl #16
  41af84:	cmp	w1, w0
  41af88:	b.eq	41b0bc <ferror@plt+0x1933c>  // b.none
  41af8c:	ldr	w1, [sp, #20]
  41af90:	mov	w0, #0x1                   	// #1
  41af94:	movk	w0, #0x7000, lsl #16
  41af98:	cmp	w1, w0
  41af9c:	b.hi	41b128 <ferror@plt+0x193a8>  // b.pmore
  41afa0:	ldr	w1, [sp, #20]
  41afa4:	mov	w0, #0x70000000            	// #1879048192
  41afa8:	cmp	w1, w0
  41afac:	b.eq	41b0b0 <ferror@plt+0x19330>  // b.none
  41afb0:	ldr	w1, [sp, #20]
  41afb4:	mov	w0, #0x70000000            	// #1879048192
  41afb8:	cmp	w1, w0
  41afbc:	b.hi	41b128 <ferror@plt+0x193a8>  // b.pmore
  41afc0:	ldr	w1, [sp, #20]
  41afc4:	mov	w0, #0x6                   	// #6
  41afc8:	movk	w0, #0x6000, lsl #16
  41afcc:	cmp	w1, w0
  41afd0:	b.eq	41b11c <ferror@plt+0x1939c>  // b.none
  41afd4:	ldr	w1, [sp, #20]
  41afd8:	mov	w0, #0x6                   	// #6
  41afdc:	movk	w0, #0x6000, lsl #16
  41afe0:	cmp	w1, w0
  41afe4:	b.hi	41b128 <ferror@plt+0x193a8>  // b.pmore
  41afe8:	ldr	w1, [sp, #20]
  41afec:	mov	w0, #0x5                   	// #5
  41aff0:	movk	w0, #0x6000, lsl #16
  41aff4:	cmp	w1, w0
  41aff8:	b.eq	41b110 <ferror@plt+0x19390>  // b.none
  41affc:	ldr	w1, [sp, #20]
  41b000:	mov	w0, #0x5                   	// #5
  41b004:	movk	w0, #0x6000, lsl #16
  41b008:	cmp	w1, w0
  41b00c:	b.hi	41b128 <ferror@plt+0x193a8>  // b.pmore
  41b010:	ldr	w1, [sp, #20]
  41b014:	mov	w0, #0x4                   	// #4
  41b018:	movk	w0, #0x6000, lsl #16
  41b01c:	cmp	w1, w0
  41b020:	b.eq	41b104 <ferror@plt+0x19384>  // b.none
  41b024:	ldr	w1, [sp, #20]
  41b028:	mov	w0, #0x4                   	// #4
  41b02c:	movk	w0, #0x6000, lsl #16
  41b030:	cmp	w1, w0
  41b034:	b.hi	41b128 <ferror@plt+0x193a8>  // b.pmore
  41b038:	ldr	w1, [sp, #20]
  41b03c:	mov	w0, #0x3                   	// #3
  41b040:	movk	w0, #0x6000, lsl #16
  41b044:	cmp	w1, w0
  41b048:	b.eq	41b0f8 <ferror@plt+0x19378>  // b.none
  41b04c:	ldr	w1, [sp, #20]
  41b050:	mov	w0, #0x3                   	// #3
  41b054:	movk	w0, #0x6000, lsl #16
  41b058:	cmp	w1, w0
  41b05c:	b.hi	41b128 <ferror@plt+0x193a8>  // b.pmore
  41b060:	ldr	w1, [sp, #20]
  41b064:	mov	w0, #0x2                   	// #2
  41b068:	movk	w0, #0x6000, lsl #16
  41b06c:	cmp	w1, w0
  41b070:	b.eq	41b0ec <ferror@plt+0x1936c>  // b.none
  41b074:	ldr	w1, [sp, #20]
  41b078:	mov	w0, #0x2                   	// #2
  41b07c:	movk	w0, #0x6000, lsl #16
  41b080:	cmp	w1, w0
  41b084:	b.hi	41b128 <ferror@plt+0x193a8>  // b.pmore
  41b088:	ldr	w1, [sp, #20]
  41b08c:	mov	w0, #0x60000000            	// #1610612736
  41b090:	cmp	w1, w0
  41b094:	b.eq	41b0d4 <ferror@plt+0x19354>  // b.none
  41b098:	ldr	w1, [sp, #20]
  41b09c:	mov	w0, #0x1                   	// #1
  41b0a0:	movk	w0, #0x6000, lsl #16
  41b0a4:	cmp	w1, w0
  41b0a8:	b.eq	41b0e0 <ferror@plt+0x19360>  // b.none
  41b0ac:	b	41b128 <ferror@plt+0x193a8>
  41b0b0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b0b4:	add	x0, x0, #0xa28
  41b0b8:	b	41b130 <ferror@plt+0x193b0>
  41b0bc:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b0c0:	add	x0, x0, #0x478
  41b0c4:	b	41b130 <ferror@plt+0x193b0>
  41b0c8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b0cc:	add	x0, x0, #0xa38
  41b0d0:	b	41b130 <ferror@plt+0x193b0>
  41b0d4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b0d8:	add	x0, x0, #0xa50
  41b0dc:	b	41b130 <ferror@plt+0x193b0>
  41b0e0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b0e4:	add	x0, x0, #0xa60
  41b0e8:	b	41b130 <ferror@plt+0x193b0>
  41b0ec:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b0f0:	add	x0, x0, #0xa78
  41b0f4:	b	41b130 <ferror@plt+0x193b0>
  41b0f8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b0fc:	add	x0, x0, #0xa88
  41b100:	b	41b130 <ferror@plt+0x193b0>
  41b104:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b108:	add	x0, x0, #0xa98
  41b10c:	b	41b130 <ferror@plt+0x193b0>
  41b110:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b114:	add	x0, x0, #0xaa8
  41b118:	b	41b130 <ferror@plt+0x193b0>
  41b11c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b120:	add	x0, x0, #0xac0
  41b124:	b	41b130 <ferror@plt+0x193b0>
  41b128:	nop
  41b12c:	mov	x0, #0x0                   	// #0
  41b130:	ldp	x29, x30, [sp], #32
  41b134:	ret
  41b138:	sub	sp, sp, #0x10
  41b13c:	str	w0, [sp, #12]
  41b140:	ldr	w1, [sp, #12]
  41b144:	mov	w0, #0x1                   	// #1
  41b148:	movk	w0, #0x7000, lsl #16
  41b14c:	cmp	w1, w0
  41b150:	b.ne	41b160 <ferror@plt+0x193e0>  // b.any
  41b154:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b158:	add	x0, x0, #0xad0
  41b15c:	b	41b164 <ferror@plt+0x193e4>
  41b160:	mov	x0, #0x0                   	// #0
  41b164:	add	sp, sp, #0x10
  41b168:	ret
  41b16c:	sub	sp, sp, #0x10
  41b170:	str	w0, [sp, #12]
  41b174:	ldr	w1, [sp, #12]
  41b178:	mov	w0, #0x3                   	// #3
  41b17c:	movk	w0, #0x7000, lsl #16
  41b180:	cmp	w1, w0
  41b184:	b.ne	41b194 <ferror@plt+0x19414>  // b.any
  41b188:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b18c:	add	x0, x0, #0xae0
  41b190:	b	41b198 <ferror@plt+0x19418>
  41b194:	mov	x0, #0x0                   	// #0
  41b198:	add	sp, sp, #0x10
  41b19c:	ret
  41b1a0:	sub	sp, sp, #0x10
  41b1a4:	str	w0, [sp, #12]
  41b1a8:	ldr	w1, [sp, #12]
  41b1ac:	mov	w0, #0x5                   	// #5
  41b1b0:	movk	w0, #0x7000, lsl #16
  41b1b4:	cmp	w1, w0
  41b1b8:	b.eq	41b27c <ferror@plt+0x194fc>  // b.none
  41b1bc:	ldr	w1, [sp, #12]
  41b1c0:	mov	w0, #0x5                   	// #5
  41b1c4:	movk	w0, #0x7000, lsl #16
  41b1c8:	cmp	w1, w0
  41b1cc:	b.hi	41b288 <ferror@plt+0x19508>  // b.pmore
  41b1d0:	ldr	w1, [sp, #12]
  41b1d4:	mov	w0, #0x4                   	// #4
  41b1d8:	movk	w0, #0x7000, lsl #16
  41b1dc:	cmp	w1, w0
  41b1e0:	b.eq	41b270 <ferror@plt+0x194f0>  // b.none
  41b1e4:	ldr	w1, [sp, #12]
  41b1e8:	mov	w0, #0x4                   	// #4
  41b1ec:	movk	w0, #0x7000, lsl #16
  41b1f0:	cmp	w1, w0
  41b1f4:	b.hi	41b288 <ferror@plt+0x19508>  // b.pmore
  41b1f8:	ldr	w1, [sp, #12]
  41b1fc:	mov	w0, #0x3                   	// #3
  41b200:	movk	w0, #0x7000, lsl #16
  41b204:	cmp	w1, w0
  41b208:	b.eq	41b264 <ferror@plt+0x194e4>  // b.none
  41b20c:	ldr	w1, [sp, #12]
  41b210:	mov	w0, #0x3                   	// #3
  41b214:	movk	w0, #0x7000, lsl #16
  41b218:	cmp	w1, w0
  41b21c:	b.hi	41b288 <ferror@plt+0x19508>  // b.pmore
  41b220:	ldr	w1, [sp, #12]
  41b224:	mov	w0, #0x1                   	// #1
  41b228:	movk	w0, #0x7000, lsl #16
  41b22c:	cmp	w1, w0
  41b230:	b.eq	41b24c <ferror@plt+0x194cc>  // b.none
  41b234:	ldr	w1, [sp, #12]
  41b238:	mov	w0, #0x2                   	// #2
  41b23c:	movk	w0, #0x7000, lsl #16
  41b240:	cmp	w1, w0
  41b244:	b.eq	41b258 <ferror@plt+0x194d8>  // b.none
  41b248:	b	41b288 <ferror@plt+0x19508>
  41b24c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b250:	add	x0, x0, #0xaf8
  41b254:	b	41b28c <ferror@plt+0x1950c>
  41b258:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b25c:	add	x0, x0, #0xb08
  41b260:	b	41b28c <ferror@plt+0x1950c>
  41b264:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b268:	add	x0, x0, #0xb18
  41b26c:	b	41b28c <ferror@plt+0x1950c>
  41b270:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b274:	add	x0, x0, #0xb28
  41b278:	b	41b28c <ferror@plt+0x1950c>
  41b27c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b280:	add	x0, x0, #0xb40
  41b284:	b	41b28c <ferror@plt+0x1950c>
  41b288:	mov	x0, #0x0                   	// #0
  41b28c:	add	sp, sp, #0x10
  41b290:	ret
  41b294:	sub	sp, sp, #0x10
  41b298:	str	w0, [sp, #12]
  41b29c:	ldr	w1, [sp, #12]
  41b2a0:	mov	w0, #0x4                   	// #4
  41b2a4:	movk	w0, #0x7f00, lsl #16
  41b2a8:	cmp	w1, w0
  41b2ac:	b.eq	41b404 <ferror@plt+0x19684>  // b.none
  41b2b0:	ldr	w1, [sp, #12]
  41b2b4:	mov	w0, #0x4                   	// #4
  41b2b8:	movk	w0, #0x7f00, lsl #16
  41b2bc:	cmp	w1, w0
  41b2c0:	b.hi	41b410 <ferror@plt+0x19690>  // b.pmore
  41b2c4:	ldr	w1, [sp, #12]
  41b2c8:	mov	w0, #0x3                   	// #3
  41b2cc:	movk	w0, #0x7f00, lsl #16
  41b2d0:	cmp	w1, w0
  41b2d4:	b.eq	41b3f8 <ferror@plt+0x19678>  // b.none
  41b2d8:	ldr	w1, [sp, #12]
  41b2dc:	mov	w0, #0x3                   	// #3
  41b2e0:	movk	w0, #0x7f00, lsl #16
  41b2e4:	cmp	w1, w0
  41b2e8:	b.hi	41b410 <ferror@plt+0x19690>  // b.pmore
  41b2ec:	ldr	w1, [sp, #12]
  41b2f0:	mov	w0, #0x2                   	// #2
  41b2f4:	movk	w0, #0x7f00, lsl #16
  41b2f8:	cmp	w1, w0
  41b2fc:	b.eq	41b3ec <ferror@plt+0x1966c>  // b.none
  41b300:	ldr	w1, [sp, #12]
  41b304:	mov	w0, #0x2                   	// #2
  41b308:	movk	w0, #0x7f00, lsl #16
  41b30c:	cmp	w1, w0
  41b310:	b.hi	41b410 <ferror@plt+0x19690>  // b.pmore
  41b314:	ldr	w1, [sp, #12]
  41b318:	mov	w0, #0x1                   	// #1
  41b31c:	movk	w0, #0x7f00, lsl #16
  41b320:	cmp	w1, w0
  41b324:	b.eq	41b3e0 <ferror@plt+0x19660>  // b.none
  41b328:	ldr	w1, [sp, #12]
  41b32c:	mov	w0, #0x1                   	// #1
  41b330:	movk	w0, #0x7f00, lsl #16
  41b334:	cmp	w1, w0
  41b338:	b.hi	41b410 <ferror@plt+0x19690>  // b.pmore
  41b33c:	ldr	w1, [sp, #12]
  41b340:	mov	w0, #0x7f000000            	// #2130706432
  41b344:	cmp	w1, w0
  41b348:	b.eq	41b3d4 <ferror@plt+0x19654>  // b.none
  41b34c:	ldr	w1, [sp, #12]
  41b350:	mov	w0, #0x7f000000            	// #2130706432
  41b354:	cmp	w1, w0
  41b358:	b.hi	41b410 <ferror@plt+0x19690>  // b.pmore
  41b35c:	ldr	w1, [sp, #12]
  41b360:	mov	w0, #0x3                   	// #3
  41b364:	movk	w0, #0x7000, lsl #16
  41b368:	cmp	w1, w0
  41b36c:	b.eq	41b3c8 <ferror@plt+0x19648>  // b.none
  41b370:	ldr	w1, [sp, #12]
  41b374:	mov	w0, #0x3                   	// #3
  41b378:	movk	w0, #0x7000, lsl #16
  41b37c:	cmp	w1, w0
  41b380:	b.hi	41b410 <ferror@plt+0x19690>  // b.pmore
  41b384:	ldr	w1, [sp, #12]
  41b388:	mov	w0, #0x1                   	// #1
  41b38c:	movk	w0, #0x7000, lsl #16
  41b390:	cmp	w1, w0
  41b394:	b.eq	41b3b0 <ferror@plt+0x19630>  // b.none
  41b398:	ldr	w1, [sp, #12]
  41b39c:	mov	w0, #0x2                   	// #2
  41b3a0:	movk	w0, #0x7000, lsl #16
  41b3a4:	cmp	w1, w0
  41b3a8:	b.eq	41b3bc <ferror@plt+0x1963c>  // b.none
  41b3ac:	b	41b410 <ferror@plt+0x19690>
  41b3b0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b3b4:	add	x0, x0, #0xb58
  41b3b8:	b	41b414 <ferror@plt+0x19694>
  41b3bc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b3c0:	add	x0, x0, #0x998
  41b3c4:	b	41b414 <ferror@plt+0x19694>
  41b3c8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b3cc:	add	x0, x0, #0xb68
  41b3d0:	b	41b414 <ferror@plt+0x19694>
  41b3d4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b3d8:	add	x0, x0, #0xb80
  41b3dc:	b	41b414 <ferror@plt+0x19694>
  41b3e0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b3e4:	add	x0, x0, #0xb90
  41b3e8:	b	41b414 <ferror@plt+0x19694>
  41b3ec:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b3f0:	add	x0, x0, #0xb98
  41b3f4:	b	41b414 <ferror@plt+0x19694>
  41b3f8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b3fc:	add	x0, x0, #0xba8
  41b400:	b	41b414 <ferror@plt+0x19694>
  41b404:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b408:	add	x0, x0, #0xbb8
  41b40c:	b	41b414 <ferror@plt+0x19694>
  41b410:	mov	x0, #0x0                   	// #0
  41b414:	add	sp, sp, #0x10
  41b418:	ret
  41b41c:	sub	sp, sp, #0x10
  41b420:	str	w0, [sp, #12]
  41b424:	ldr	w1, [sp, #12]
  41b428:	mov	w0, #0x6                   	// #6
  41b42c:	movk	w0, #0x7f00, lsl #16
  41b430:	cmp	w1, w0
  41b434:	b.eq	41b480 <ferror@plt+0x19700>  // b.none
  41b438:	ldr	w1, [sp, #12]
  41b43c:	mov	w0, #0x6                   	// #6
  41b440:	movk	w0, #0x7f00, lsl #16
  41b444:	cmp	w1, w0
  41b448:	b.hi	41b498 <ferror@plt+0x19718>  // b.pmore
  41b44c:	ldr	w1, [sp, #12]
  41b450:	mov	w0, #0x3                   	// #3
  41b454:	movk	w0, #0x7000, lsl #16
  41b458:	cmp	w1, w0
  41b45c:	b.eq	41b48c <ferror@plt+0x1970c>  // b.none
  41b460:	ldr	w1, [sp, #12]
  41b464:	mov	w0, #0x5                   	// #5
  41b468:	movk	w0, #0x7f00, lsl #16
  41b46c:	cmp	w1, w0
  41b470:	b.ne	41b498 <ferror@plt+0x19718>  // b.any
  41b474:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b478:	add	x0, x0, #0xbc8
  41b47c:	b	41b49c <ferror@plt+0x1971c>
  41b480:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b484:	add	x0, x0, #0xbe0
  41b488:	b	41b49c <ferror@plt+0x1971c>
  41b48c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b490:	add	x0, x0, #0xbf8
  41b494:	b	41b49c <ferror@plt+0x1971c>
  41b498:	mov	x0, #0x0                   	// #0
  41b49c:	add	sp, sp, #0x10
  41b4a0:	ret
  41b4a4:	sub	sp, sp, #0x10
  41b4a8:	str	w0, [sp, #12]
  41b4ac:	ldr	w1, [sp, #12]
  41b4b0:	mov	w0, #0x80000000            	// #-2147483648
  41b4b4:	cmp	w1, w0
  41b4b8:	b.eq	41b510 <ferror@plt+0x19790>  // b.none
  41b4bc:	ldr	w1, [sp, #12]
  41b4c0:	mov	w0, #0x80000000            	// #-2147483648
  41b4c4:	cmp	w1, w0
  41b4c8:	b.hi	41b51c <ferror@plt+0x1979c>  // b.pmore
  41b4cc:	ldr	w1, [sp, #12]
  41b4d0:	mov	w0, #0x1                   	// #1
  41b4d4:	movk	w0, #0x7000, lsl #16
  41b4d8:	cmp	w1, w0
  41b4dc:	b.eq	41b4f8 <ferror@plt+0x19778>  // b.none
  41b4e0:	ldr	w1, [sp, #12]
  41b4e4:	mov	w0, #0x2                   	// #2
  41b4e8:	movk	w0, #0x7000, lsl #16
  41b4ec:	cmp	w1, w0
  41b4f0:	b.eq	41b504 <ferror@plt+0x19784>  // b.none
  41b4f4:	b	41b51c <ferror@plt+0x1979c>
  41b4f8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b4fc:	add	x0, x0, #0xc10
  41b500:	b	41b520 <ferror@plt+0x197a0>
  41b504:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b508:	add	x0, x0, #0xc20
  41b50c:	b	41b520 <ferror@plt+0x197a0>
  41b510:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b514:	add	x0, x0, #0xc30
  41b518:	b	41b520 <ferror@plt+0x197a0>
  41b51c:	mov	x0, #0x0                   	// #0
  41b520:	add	sp, sp, #0x10
  41b524:	ret
  41b528:	sub	sp, sp, #0x10
  41b52c:	str	w0, [sp, #12]
  41b530:	ldr	w1, [sp, #12]
  41b534:	mov	w0, #0xa0000000            	// #-1610612736
  41b538:	cmp	w1, w0
  41b53c:	b.eq	41b5f0 <ferror@plt+0x19870>  // b.none
  41b540:	ldr	w1, [sp, #12]
  41b544:	mov	w0, #0xa0000000            	// #-1610612736
  41b548:	cmp	w1, w0
  41b54c:	b.hi	41b5fc <ferror@plt+0x1987c>  // b.pmore
  41b550:	ldr	w1, [sp, #12]
  41b554:	mov	w0, #0x80000000            	// #-2147483648
  41b558:	cmp	w1, w0
  41b55c:	b.eq	41b5e4 <ferror@plt+0x19864>  // b.none
  41b560:	ldr	w1, [sp, #12]
  41b564:	mov	w0, #0x80000000            	// #-2147483648
  41b568:	cmp	w1, w0
  41b56c:	b.hi	41b5fc <ferror@plt+0x1987c>  // b.pmore
  41b570:	ldr	w1, [sp, #12]
  41b574:	mov	w0, #0x2                   	// #2
  41b578:	movk	w0, #0x7000, lsl #16
  41b57c:	cmp	w1, w0
  41b580:	b.eq	41b5d8 <ferror@plt+0x19858>  // b.none
  41b584:	ldr	w1, [sp, #12]
  41b588:	mov	w0, #0x2                   	// #2
  41b58c:	movk	w0, #0x7000, lsl #16
  41b590:	cmp	w1, w0
  41b594:	b.hi	41b5fc <ferror@plt+0x1987c>  // b.pmore
  41b598:	ldr	w1, [sp, #12]
  41b59c:	mov	w0, #0x70000000            	// #1879048192
  41b5a0:	cmp	w1, w0
  41b5a4:	b.eq	41b5c0 <ferror@plt+0x19840>  // b.none
  41b5a8:	ldr	w1, [sp, #12]
  41b5ac:	mov	w0, #0x1                   	// #1
  41b5b0:	movk	w0, #0x7000, lsl #16
  41b5b4:	cmp	w1, w0
  41b5b8:	b.eq	41b5cc <ferror@plt+0x1984c>  // b.none
  41b5bc:	b	41b5fc <ferror@plt+0x1987c>
  41b5c0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b5c4:	add	x0, x0, #0xc40
  41b5c8:	b	41b600 <ferror@plt+0x19880>
  41b5cc:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b5d0:	add	x0, x0, #0xc58
  41b5d4:	b	41b600 <ferror@plt+0x19880>
  41b5d8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b5dc:	add	x0, x0, #0xc70
  41b5e0:	b	41b600 <ferror@plt+0x19880>
  41b5e4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b5e8:	add	x0, x0, #0xc88
  41b5ec:	b	41b600 <ferror@plt+0x19880>
  41b5f0:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b5f4:	add	x0, x0, #0xc98
  41b5f8:	b	41b600 <ferror@plt+0x19880>
  41b5fc:	mov	x0, #0x0                   	// #0
  41b600:	add	sp, sp, #0x10
  41b604:	ret
  41b608:	sub	sp, sp, #0x10
  41b60c:	str	w0, [sp, #12]
  41b610:	ldr	w1, [sp, #12]
  41b614:	mov	w0, #0x3                   	// #3
  41b618:	movk	w0, #0x7000, lsl #16
  41b61c:	cmp	w1, w0
  41b620:	b.ne	41b630 <ferror@plt+0x198b0>  // b.any
  41b624:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b628:	add	x0, x0, #0xca8
  41b62c:	b	41b634 <ferror@plt+0x198b4>
  41b630:	mov	x0, #0x0                   	// #0
  41b634:	add	sp, sp, #0x10
  41b638:	ret
  41b63c:	stp	x29, x30, [sp, #-48]!
  41b640:	mov	x29, sp
  41b644:	str	x0, [sp, #24]
  41b648:	str	w1, [sp, #20]
  41b64c:	ldr	w1, [sp, #20]
  41b650:	mov	w0, #0x7fffffff            	// #2147483647
  41b654:	cmp	w1, w0
  41b658:	b.eq	41b8dc <ferror@plt+0x19b5c>  // b.none
  41b65c:	ldr	w1, [sp, #20]
  41b660:	mov	w0, #0x7fffffff            	// #2147483647
  41b664:	cmp	w1, w0
  41b668:	b.hi	41b8f4 <ferror@plt+0x19b74>  // b.pmore
  41b66c:	ldr	w1, [sp, #20]
  41b670:	mov	w0, #0xfffd                	// #65533
  41b674:	movk	w0, #0x7fff, lsl #16
  41b678:	cmp	w1, w0
  41b67c:	b.eq	41b8d0 <ferror@plt+0x19b50>  // b.none
  41b680:	ldr	w1, [sp, #20]
  41b684:	mov	w0, #0x7ffffffe            	// #2147483646
  41b688:	cmp	w1, w0
  41b68c:	b.cs	41b8f4 <ferror@plt+0x19b74>  // b.hs, b.nlast
  41b690:	ldr	w1, [sp, #20]
  41b694:	mov	w0, #0x6fffffff            	// #1879048191
  41b698:	cmp	w1, w0
  41b69c:	b.eq	41b8ac <ferror@plt+0x19b2c>  // b.none
  41b6a0:	ldr	w1, [sp, #20]
  41b6a4:	mov	w0, #0x6fffffff            	// #1879048191
  41b6a8:	cmp	w1, w0
  41b6ac:	b.hi	41b8f4 <ferror@plt+0x19b74>  // b.pmore
  41b6b0:	ldr	w1, [sp, #20]
  41b6b4:	mov	w0, #0xfffe                	// #65534
  41b6b8:	movk	w0, #0x6fff, lsl #16
  41b6bc:	cmp	w1, w0
  41b6c0:	b.eq	41b8a0 <ferror@plt+0x19b20>  // b.none
  41b6c4:	ldr	w1, [sp, #20]
  41b6c8:	mov	w0, #0x6fffffff            	// #1879048191
  41b6cc:	cmp	w1, w0
  41b6d0:	b.cs	41b8f4 <ferror@plt+0x19b74>  // b.hs, b.nlast
  41b6d4:	ldr	w1, [sp, #20]
  41b6d8:	mov	w0, #0xfffd                	// #65533
  41b6dc:	movk	w0, #0x6fff, lsl #16
  41b6e0:	cmp	w1, w0
  41b6e4:	b.eq	41b894 <ferror@plt+0x19b14>  // b.none
  41b6e8:	ldr	w1, [sp, #20]
  41b6ec:	mov	w0, #0xfffd                	// #65533
  41b6f0:	movk	w0, #0x6fff, lsl #16
  41b6f4:	cmp	w1, w0
  41b6f8:	b.hi	41b8f4 <ferror@plt+0x19b74>  // b.pmore
  41b6fc:	ldr	w1, [sp, #20]
  41b700:	mov	w0, #0xfffc                	// #65532
  41b704:	movk	w0, #0x6fff, lsl #16
  41b708:	cmp	w1, w0
  41b70c:	b.eq	41b8c4 <ferror@plt+0x19b44>  // b.none
  41b710:	ldr	w1, [sp, #20]
  41b714:	mov	w0, #0xfffc                	// #65532
  41b718:	movk	w0, #0x6fff, lsl #16
  41b71c:	cmp	w1, w0
  41b720:	b.hi	41b8f4 <ferror@plt+0x19b74>  // b.pmore
  41b724:	ldr	w1, [sp, #20]
  41b728:	mov	w0, #0xfff7                	// #65527
  41b72c:	movk	w0, #0x6fff, lsl #16
  41b730:	cmp	w1, w0
  41b734:	b.eq	41b8e8 <ferror@plt+0x19b68>  // b.none
  41b738:	ldr	w1, [sp, #20]
  41b73c:	mov	w0, #0xfff7                	// #65527
  41b740:	movk	w0, #0x6fff, lsl #16
  41b744:	cmp	w1, w0
  41b748:	b.hi	41b8f4 <ferror@plt+0x19b74>  // b.pmore
  41b74c:	ldr	w1, [sp, #20]
  41b750:	mov	w0, #0xfff6                	// #65526
  41b754:	movk	w0, #0x6fff, lsl #16
  41b758:	cmp	w1, w0
  41b75c:	b.eq	41b870 <ferror@plt+0x19af0>  // b.none
  41b760:	ldr	w1, [sp, #20]
  41b764:	mov	w0, #0xfff6                	// #65526
  41b768:	movk	w0, #0x6fff, lsl #16
  41b76c:	cmp	w1, w0
  41b770:	b.hi	41b8f4 <ferror@plt+0x19b74>  // b.pmore
  41b774:	ldr	w0, [sp, #20]
  41b778:	cmp	w0, #0x12
  41b77c:	b.hi	41b7a4 <ferror@plt+0x19a24>  // b.pmore
  41b780:	ldr	w0, [sp, #20]
  41b784:	cmp	w0, #0x12
  41b788:	b.hi	41b8f4 <ferror@plt+0x19b74>  // b.pmore
  41b78c:	adrp	x1, 492000 <warn@@Base+0x2302c>
  41b790:	add	x1, x1, #0xd68
  41b794:	ldr	w0, [x1, w0, uxtw #2]
  41b798:	adr	x1, 41b7a4 <ferror@plt+0x19a24>
  41b79c:	add	x0, x1, w0, sxtw #2
  41b7a0:	br	x0
  41b7a4:	ldr	w1, [sp, #20]
  41b7a8:	mov	w0, #0xfff0                	// #65520
  41b7ac:	movk	w0, #0x6fff, lsl #16
  41b7b0:	cmp	w1, w0
  41b7b4:	b.eq	41b8b8 <ferror@plt+0x19b38>  // b.none
  41b7b8:	b	41b8f4 <ferror@plt+0x19b74>
  41b7bc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b7c0:	add	x0, x0, #0xbe0
  41b7c4:	b	41bd60 <ferror@plt+0x19fe0>
  41b7c8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b7cc:	add	x0, x0, #0xcc0
  41b7d0:	b	41bd60 <ferror@plt+0x19fe0>
  41b7d4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b7d8:	add	x0, x0, #0xc18
  41b7dc:	b	41bd60 <ferror@plt+0x19fe0>
  41b7e0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b7e4:	add	x0, x0, #0xc10
  41b7e8:	b	41bd60 <ferror@plt+0x19fe0>
  41b7ec:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b7f0:	add	x0, x0, #0xc20
  41b7f4:	b	41bd60 <ferror@plt+0x19fe0>
  41b7f8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b7fc:	add	x0, x0, #0xc08
  41b800:	b	41bd60 <ferror@plt+0x19fe0>
  41b804:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b808:	add	x0, x0, #0x628
  41b80c:	b	41bd60 <ferror@plt+0x19fe0>
  41b810:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b814:	add	x0, x0, #0x638
  41b818:	b	41bd60 <ferror@plt+0x19fe0>
  41b81c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b820:	add	x0, x0, #0xcd0
  41b824:	b	41bd60 <ferror@plt+0x19fe0>
  41b828:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b82c:	add	x0, x0, #0xc78
  41b830:	b	41bd60 <ferror@plt+0x19fe0>
  41b834:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b838:	add	x0, x0, #0x640
  41b83c:	b	41bd60 <ferror@plt+0x19fe0>
  41b840:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b844:	add	x0, x0, #0xcd8
  41b848:	b	41bd60 <ferror@plt+0x19fe0>
  41b84c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b850:	add	x0, x0, #0xcc0
  41b854:	b	41bd60 <ferror@plt+0x19fe0>
  41b858:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b85c:	add	x0, x0, #0xcd0
  41b860:	b	41bd60 <ferror@plt+0x19fe0>
  41b864:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b868:	add	x0, x0, #0xd10
  41b86c:	b	41bd60 <ferror@plt+0x19fe0>
  41b870:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b874:	add	x0, x0, #0xeb8
  41b878:	b	41bd60 <ferror@plt+0x19fe0>
  41b87c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b880:	add	x0, x0, #0xce0
  41b884:	b	41bd60 <ferror@plt+0x19fe0>
  41b888:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41b88c:	add	x0, x0, #0xce8
  41b890:	b	41bd60 <ferror@plt+0x19fe0>
  41b894:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b898:	add	x0, x0, #0xe38
  41b89c:	b	41bd60 <ferror@plt+0x19fe0>
  41b8a0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b8a4:	add	x0, x0, #0xe50
  41b8a8:	b	41bd60 <ferror@plt+0x19fe0>
  41b8ac:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b8b0:	add	x0, x0, #0xde8
  41b8b4:	b	41bd60 <ferror@plt+0x19fe0>
  41b8b8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b8bc:	add	x0, x0, #0xde8
  41b8c0:	b	41bd60 <ferror@plt+0x19fe0>
  41b8c4:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b8c8:	add	x0, x0, #0xe38
  41b8cc:	b	41bd60 <ferror@plt+0x19fe0>
  41b8d0:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b8d4:	add	x0, x0, #0xb40
  41b8d8:	b	41bd60 <ferror@plt+0x19fe0>
  41b8dc:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b8e0:	add	x0, x0, #0xb58
  41b8e4:	b	41bd60 <ferror@plt+0x19fe0>
  41b8e8:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41b8ec:	add	x0, x0, #0xe98
  41b8f0:	b	41bd60 <ferror@plt+0x19fe0>
  41b8f4:	ldr	w1, [sp, #20]
  41b8f8:	mov	w0, #0x6fffffff            	// #1879048191
  41b8fc:	cmp	w1, w0
  41b900:	b.ls	41bb3c <ferror@plt+0x19dbc>  // b.plast
  41b904:	ldr	w0, [sp, #20]
  41b908:	cmp	w0, #0x0
  41b90c:	b.lt	41bb3c <ferror@plt+0x19dbc>  // b.tstop
  41b910:	ldr	x0, [sp, #24]
  41b914:	ldrh	w0, [x0, #82]
  41b918:	mov	w1, #0x9080                	// #36992
  41b91c:	cmp	w0, w1
  41b920:	b.eq	41bad8 <ferror@plt+0x19d58>  // b.none
  41b924:	mov	w1, #0x9080                	// #36992
  41b928:	cmp	w0, w1
  41b92c:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b930:	cmp	w0, #0xfa
  41b934:	b.eq	41bac8 <ferror@plt+0x19d48>  // b.none
  41b938:	cmp	w0, #0xfa
  41b93c:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b940:	cmp	w0, #0xf3
  41b944:	b.eq	41bae8 <ferror@plt+0x19d68>  // b.none
  41b948:	cmp	w0, #0xf3
  41b94c:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b950:	cmp	w0, #0xc3
  41b954:	b.eq	41ba34 <ferror@plt+0x19cb4>  // b.none
  41b958:	cmp	w0, #0xc3
  41b95c:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b960:	cmp	w0, #0xb7
  41b964:	b.eq	41ba88 <ferror@plt+0x19d08>  // b.none
  41b968:	cmp	w0, #0xb7
  41b96c:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b970:	cmp	w0, #0xb5
  41b974:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b978:	cmp	w0, #0xb4
  41b97c:	b.ge	41ba78 <ferror@plt+0x19cf8>  // b.tcont
  41b980:	cmp	w0, #0x8c
  41b984:	b.eq	41baa8 <ferror@plt+0x19d28>  // b.none
  41b988:	cmp	w0, #0x8c
  41b98c:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b990:	cmp	w0, #0x69
  41b994:	b.eq	41bab8 <ferror@plt+0x19d38>  // b.none
  41b998:	cmp	w0, #0x69
  41b99c:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b9a0:	cmp	w0, #0x5d
  41b9a4:	b.eq	41ba34 <ferror@plt+0x19cb4>  // b.none
  41b9a8:	cmp	w0, #0x5d
  41b9ac:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b9b0:	cmp	w0, #0x57
  41b9b4:	b.eq	41bad8 <ferror@plt+0x19d58>  // b.none
  41b9b8:	cmp	w0, #0x57
  41b9bc:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b9c0:	cmp	w0, #0x3e
  41b9c4:	b.eq	41ba78 <ferror@plt+0x19cf8>  // b.none
  41b9c8:	cmp	w0, #0x3e
  41b9cc:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b9d0:	cmp	w0, #0x32
  41b9d4:	b.eq	41ba64 <ferror@plt+0x19ce4>  // b.none
  41b9d8:	cmp	w0, #0x32
  41b9dc:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b9e0:	cmp	w0, #0x2d
  41b9e4:	b.eq	41ba34 <ferror@plt+0x19cb4>  // b.none
  41b9e8:	cmp	w0, #0x2d
  41b9ec:	b.gt	41baf8 <ferror@plt+0x19d78>
  41b9f0:	cmp	w0, #0x28
  41b9f4:	b.eq	41ba98 <ferror@plt+0x19d18>  // b.none
  41b9f8:	cmp	w0, #0x28
  41b9fc:	b.gt	41baf8 <ferror@plt+0x19d78>
  41ba00:	cmp	w0, #0x24
  41ba04:	b.eq	41bad8 <ferror@plt+0x19d58>  // b.none
  41ba08:	cmp	w0, #0x24
  41ba0c:	b.gt	41baf8 <ferror@plt+0x19d78>
  41ba10:	cmp	w0, #0xf
  41ba14:	b.eq	41ba54 <ferror@plt+0x19cd4>  // b.none
  41ba18:	cmp	w0, #0xf
  41ba1c:	b.gt	41baf8 <ferror@plt+0x19d78>
  41ba20:	cmp	w0, #0x8
  41ba24:	b.eq	41ba44 <ferror@plt+0x19cc4>  // b.none
  41ba28:	cmp	w0, #0xa
  41ba2c:	b.eq	41ba44 <ferror@plt+0x19cc4>  // b.none
  41ba30:	b	41baf8 <ferror@plt+0x19d78>
  41ba34:	ldr	w0, [sp, #20]
  41ba38:	bl	41ab58 <ferror@plt+0x18dd8>
  41ba3c:	str	x0, [sp, #40]
  41ba40:	b	41bb00 <ferror@plt+0x19d80>
  41ba44:	ldr	w0, [sp, #20]
  41ba48:	bl	41ab90 <ferror@plt+0x18e10>
  41ba4c:	str	x0, [sp, #40]
  41ba50:	b	41bb00 <ferror@plt+0x19d80>
  41ba54:	ldr	w0, [sp, #20]
  41ba58:	bl	41adc0 <ferror@plt+0x19040>
  41ba5c:	str	x0, [sp, #40]
  41ba60:	b	41bb00 <ferror@plt+0x19d80>
  41ba64:	ldr	w1, [sp, #20]
  41ba68:	ldr	x0, [sp, #24]
  41ba6c:	bl	41af18 <ferror@plt+0x19198>
  41ba70:	str	x0, [sp, #40]
  41ba74:	b	41bb00 <ferror@plt+0x19d80>
  41ba78:	ldr	w0, [sp, #20]
  41ba7c:	bl	41b138 <ferror@plt+0x193b8>
  41ba80:	str	x0, [sp, #40]
  41ba84:	b	41bb00 <ferror@plt+0x19d80>
  41ba88:	ldr	w0, [sp, #20]
  41ba8c:	bl	41b16c <ferror@plt+0x193ec>
  41ba90:	str	x0, [sp, #40]
  41ba94:	b	41bb00 <ferror@plt+0x19d80>
  41ba98:	ldr	w0, [sp, #20]
  41ba9c:	bl	41b1a0 <ferror@plt+0x19420>
  41baa0:	str	x0, [sp, #40]
  41baa4:	b	41bb00 <ferror@plt+0x19d80>
  41baa8:	ldr	w0, [sp, #20]
  41baac:	bl	41b294 <ferror@plt+0x19514>
  41bab0:	str	x0, [sp, #40]
  41bab4:	b	41bb00 <ferror@plt+0x19d80>
  41bab8:	ldr	w0, [sp, #20]
  41babc:	bl	41b41c <ferror@plt+0x1969c>
  41bac0:	str	x0, [sp, #40]
  41bac4:	b	41bb00 <ferror@plt+0x19d80>
  41bac8:	ldr	w0, [sp, #20]
  41bacc:	bl	41b4a4 <ferror@plt+0x19724>
  41bad0:	str	x0, [sp, #40]
  41bad4:	b	41bb00 <ferror@plt+0x19d80>
  41bad8:	ldr	w0, [sp, #20]
  41badc:	bl	41b528 <ferror@plt+0x197a8>
  41bae0:	str	x0, [sp, #40]
  41bae4:	b	41bb00 <ferror@plt+0x19d80>
  41bae8:	ldr	w0, [sp, #20]
  41baec:	bl	41b608 <ferror@plt+0x19888>
  41baf0:	str	x0, [sp, #40]
  41baf4:	b	41bb00 <ferror@plt+0x19d80>
  41baf8:	str	xzr, [sp, #40]
  41bafc:	nop
  41bb00:	ldr	x0, [sp, #40]
  41bb04:	cmp	x0, #0x0
  41bb08:	b.eq	41bb14 <ferror@plt+0x19d94>  // b.none
  41bb0c:	ldr	x0, [sp, #40]
  41bb10:	b	41bd60 <ferror@plt+0x19fe0>
  41bb14:	ldr	w1, [sp, #20]
  41bb18:	mov	w0, #0x90000000            	// #-1879048192
  41bb1c:	add	w0, w1, w0
  41bb20:	mov	w2, w0
  41bb24:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41bb28:	add	x1, x0, #0xd00
  41bb2c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41bb30:	add	x0, x0, #0x4c8
  41bb34:	bl	4019c0 <sprintf@plt>
  41bb38:	b	41bd58 <ferror@plt+0x19fd8>
  41bb3c:	ldr	w1, [sp, #20]
  41bb40:	mov	w0, #0x5fffffff            	// #1610612735
  41bb44:	cmp	w1, w0
  41bb48:	b.ls	41bca4 <ferror@plt+0x19f24>  // b.plast
  41bb4c:	ldr	w1, [sp, #20]
  41bb50:	mov	w0, #0x6fffffff            	// #1879048191
  41bb54:	cmp	w1, w0
  41bb58:	b.hi	41bca4 <ferror@plt+0x19f24>  // b.pmore
  41bb5c:	ldr	x0, [sp, #24]
  41bb60:	ldrh	w0, [x0, #82]
  41bb64:	cmp	w0, #0x32
  41bb68:	b.ne	41bb80 <ferror@plt+0x19e00>  // b.any
  41bb6c:	ldr	w1, [sp, #20]
  41bb70:	ldr	x0, [sp, #24]
  41bb74:	bl	41af18 <ferror@plt+0x19198>
  41bb78:	str	x0, [sp, #40]
  41bb7c:	b	41bc68 <ferror@plt+0x19ee8>
  41bb80:	ldr	x0, [sp, #24]
  41bb84:	ldrb	w0, [x0, #31]
  41bb88:	cmp	w0, #0x6
  41bb8c:	b.ne	41bba0 <ferror@plt+0x19e20>  // b.any
  41bb90:	ldr	w0, [sp, #20]
  41bb94:	bl	411e84 <ferror@plt+0x10104>
  41bb98:	str	x0, [sp, #40]
  41bb9c:	b	41bc64 <ferror@plt+0x19ee4>
  41bba0:	ldr	w1, [sp, #20]
  41bba4:	mov	w0, #0xfff7                	// #65527
  41bba8:	movk	w0, #0x6fff, lsl #16
  41bbac:	cmp	w1, w0
  41bbb0:	b.eq	41bc4c <ferror@plt+0x19ecc>  // b.none
  41bbb4:	ldr	w1, [sp, #20]
  41bbb8:	mov	w0, #0xfff7                	// #65527
  41bbbc:	movk	w0, #0x6fff, lsl #16
  41bbc0:	cmp	w1, w0
  41bbc4:	b.hi	41bc5c <ferror@plt+0x19edc>  // b.pmore
  41bbc8:	ldr	w1, [sp, #20]
  41bbcc:	mov	w0, #0xfff6                	// #65526
  41bbd0:	movk	w0, #0x6fff, lsl #16
  41bbd4:	cmp	w1, w0
  41bbd8:	b.eq	41bc3c <ferror@plt+0x19ebc>  // b.none
  41bbdc:	ldr	w1, [sp, #20]
  41bbe0:	mov	w0, #0xfff6                	// #65526
  41bbe4:	movk	w0, #0x6fff, lsl #16
  41bbe8:	cmp	w1, w0
  41bbec:	b.hi	41bc5c <ferror@plt+0x19edc>  // b.pmore
  41bbf0:	ldr	w1, [sp, #20]
  41bbf4:	mov	w0, #0x4700                	// #18176
  41bbf8:	movk	w0, #0x6fff, lsl #16
  41bbfc:	cmp	w1, w0
  41bc00:	b.eq	41bc1c <ferror@plt+0x19e9c>  // b.none
  41bc04:	ldr	w1, [sp, #20]
  41bc08:	mov	w0, #0xfff5                	// #65525
  41bc0c:	movk	w0, #0x6fff, lsl #16
  41bc10:	cmp	w1, w0
  41bc14:	b.eq	41bc2c <ferror@plt+0x19eac>  // b.none
  41bc18:	b	41bc5c <ferror@plt+0x19edc>
  41bc1c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41bc20:	add	x0, x0, #0xd10
  41bc24:	str	x0, [sp, #40]
  41bc28:	b	41bc64 <ferror@plt+0x19ee4>
  41bc2c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41bc30:	add	x0, x0, #0xd28
  41bc34:	str	x0, [sp, #40]
  41bc38:	b	41bc64 <ferror@plt+0x19ee4>
  41bc3c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41bc40:	add	x0, x0, #0xeb8
  41bc44:	str	x0, [sp, #40]
  41bc48:	b	41bc64 <ferror@plt+0x19ee4>
  41bc4c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  41bc50:	add	x0, x0, #0xe98
  41bc54:	str	x0, [sp, #40]
  41bc58:	b	41bc64 <ferror@plt+0x19ee4>
  41bc5c:	str	xzr, [sp, #40]
  41bc60:	nop
  41bc64:	nop
  41bc68:	ldr	x0, [sp, #40]
  41bc6c:	cmp	x0, #0x0
  41bc70:	b.eq	41bc7c <ferror@plt+0x19efc>  // b.none
  41bc74:	ldr	x0, [sp, #40]
  41bc78:	b	41bd60 <ferror@plt+0x19fe0>
  41bc7c:	ldr	w1, [sp, #20]
  41bc80:	mov	w0, #0xa0000000            	// #-1610612736
  41bc84:	add	w0, w1, w0
  41bc88:	mov	w2, w0
  41bc8c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41bc90:	add	x1, x0, #0xd38
  41bc94:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41bc98:	add	x0, x0, #0x4c8
  41bc9c:	bl	4019c0 <sprintf@plt>
  41bca0:	b	41bd58 <ferror@plt+0x19fd8>
  41bca4:	ldr	w0, [sp, #20]
  41bca8:	cmp	w0, #0x0
  41bcac:	b.ge	41bd34 <ferror@plt+0x19fb4>  // b.tcont
  41bcb0:	ldr	x0, [sp, #24]
  41bcb4:	ldrh	w0, [x0, #82]
  41bcb8:	mov	w1, #0x9080                	// #36992
  41bcbc:	cmp	w0, w1
  41bcc0:	b.eq	41bce0 <ferror@plt+0x19f60>  // b.none
  41bcc4:	mov	w1, #0x9080                	// #36992
  41bcc8:	cmp	w0, w1
  41bccc:	b.gt	41bcf0 <ferror@plt+0x19f70>
  41bcd0:	cmp	w0, #0x24
  41bcd4:	b.eq	41bce0 <ferror@plt+0x19f60>  // b.none
  41bcd8:	cmp	w0, #0x57
  41bcdc:	b.ne	41bcf0 <ferror@plt+0x19f70>  // b.any
  41bce0:	ldr	w0, [sp, #20]
  41bce4:	bl	41b528 <ferror@plt+0x197a8>
  41bce8:	str	x0, [sp, #40]
  41bcec:	b	41bcf8 <ferror@plt+0x19f78>
  41bcf0:	str	xzr, [sp, #40]
  41bcf4:	nop
  41bcf8:	ldr	x0, [sp, #40]
  41bcfc:	cmp	x0, #0x0
  41bd00:	b.eq	41bd0c <ferror@plt+0x19f8c>  // b.none
  41bd04:	ldr	x0, [sp, #40]
  41bd08:	b	41bd60 <ferror@plt+0x19fe0>
  41bd0c:	ldr	w1, [sp, #20]
  41bd10:	mov	w0, #0x80000000            	// #-2147483648
  41bd14:	add	w0, w1, w0
  41bd18:	mov	w2, w0
  41bd1c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41bd20:	add	x1, x0, #0xd48
  41bd24:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41bd28:	add	x0, x0, #0x4c8
  41bd2c:	bl	4019c0 <sprintf@plt>
  41bd30:	b	41bd58 <ferror@plt+0x19fd8>
  41bd34:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41bd38:	add	x0, x0, #0xd58
  41bd3c:	bl	401d40 <gettext@plt>
  41bd40:	ldr	w3, [sp, #20]
  41bd44:	mov	x2, x0
  41bd48:	mov	x1, #0x20                  	// #32
  41bd4c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41bd50:	add	x0, x0, #0x4c8
  41bd54:	bl	401a20 <snprintf@plt>
  41bd58:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41bd5c:	add	x0, x0, #0x4c8
  41bd60:	ldp	x29, x30, [sp], #48
  41bd64:	ret
  41bd68:	stp	x29, x30, [sp, #-48]!
  41bd6c:	mov	x29, sp
  41bd70:	str	x19, [sp, #16]
  41bd74:	str	x0, [sp, #40]
  41bd78:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41bd7c:	add	x0, x0, #0xfb0
  41bd80:	bl	401d40 <gettext@plt>
  41bd84:	mov	x1, x0
  41bd88:	ldr	x0, [sp, #40]
  41bd8c:	bl	401d60 <fprintf@plt>
  41bd90:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41bd94:	add	x0, x0, #0xfd8
  41bd98:	bl	401d40 <gettext@plt>
  41bd9c:	mov	x1, x0
  41bda0:	ldr	x0, [sp, #40]
  41bda4:	bl	401d60 <fprintf@plt>
  41bda8:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41bdac:	add	x0, x0, #0x18
  41bdb0:	bl	401d40 <gettext@plt>
  41bdb4:	mov	x1, x0
  41bdb8:	ldr	x0, [sp, #40]
  41bdbc:	bl	401d60 <fprintf@plt>
  41bdc0:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41bdc4:	add	x0, x0, #0x7d0
  41bdc8:	bl	401d40 <gettext@plt>
  41bdcc:	mov	x1, x0
  41bdd0:	ldr	x0, [sp, #40]
  41bdd4:	bl	401d60 <fprintf@plt>
  41bdd8:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41bddc:	add	x0, x0, #0x880
  41bde0:	bl	401d40 <gettext@plt>
  41bde4:	mov	x1, x0
  41bde8:	ldr	x0, [sp, #40]
  41bdec:	bl	401d60 <fprintf@plt>
  41bdf0:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41bdf4:	add	x0, x0, #0xa08
  41bdf8:	bl	401d40 <gettext@plt>
  41bdfc:	mov	x1, x0
  41be00:	ldr	x0, [sp, #40]
  41be04:	bl	401d60 <fprintf@plt>
  41be08:	mov	w0, #0x3c                  	// #60
  41be0c:	cmp	w0, #0x0
  41be10:	b.eq	41be58 <ferror@plt+0x1a0d8>  // b.none
  41be14:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41be18:	add	x0, x0, #0x708
  41be1c:	ldr	x0, [x0]
  41be20:	ldr	x1, [sp, #40]
  41be24:	cmp	x1, x0
  41be28:	b.ne	41be58 <ferror@plt+0x1a0d8>  // b.any
  41be2c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41be30:	add	x0, x0, #0x708
  41be34:	ldr	x19, [x0]
  41be38:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41be3c:	add	x0, x0, #0xb38
  41be40:	bl	401d40 <gettext@plt>
  41be44:	mov	x1, x0
  41be48:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41be4c:	add	x2, x0, #0xb50
  41be50:	mov	x0, x19
  41be54:	bl	401d60 <fprintf@plt>
  41be58:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41be5c:	add	x0, x0, #0x708
  41be60:	ldr	x0, [x0]
  41be64:	ldr	x1, [sp, #40]
  41be68:	cmp	x1, x0
  41be6c:	cset	w0, ne  // ne = any
  41be70:	and	w0, w0, #0xff
  41be74:	bl	401960 <exit@plt>
  41be78:	stp	x29, x30, [sp, #-48]!
  41be7c:	mov	x29, sp
  41be80:	str	x0, [sp, #24]
  41be84:	str	w1, [sp, #20]
  41be88:	strb	w2, [sp, #19]
  41be8c:	ldr	x0, [sp, #24]
  41be90:	ldr	w0, [x0, #152]
  41be94:	ldr	w1, [sp, #20]
  41be98:	cmp	w1, w0
  41be9c:	b.cc	41bf30 <ferror@plt+0x1a1b0>  // b.lo, b.ul, b.last
  41bea0:	ldr	w0, [sp, #20]
  41bea4:	add	w0, w0, #0x1
  41bea8:	mov	w0, w0
  41beac:	mov	x1, #0x1                   	// #1
  41beb0:	bl	401ae0 <calloc@plt>
  41beb4:	str	x0, [sp, #40]
  41beb8:	ldr	x0, [sp, #40]
  41bebc:	cmp	x0, #0x0
  41bec0:	b.ne	41bed8 <ferror@plt+0x1a158>  // b.any
  41bec4:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41bec8:	add	x0, x0, #0xb78
  41becc:	bl	401d40 <gettext@plt>
  41bed0:	bl	46eed4 <error@@Base>
  41bed4:	b	41bf30 <ferror@plt+0x1a1b0>
  41bed8:	ldr	x0, [sp, #24]
  41bedc:	ldr	x0, [x0, #144]
  41bee0:	cmp	x0, #0x0
  41bee4:	b.eq	41bf14 <ferror@plt+0x1a194>  // b.none
  41bee8:	ldr	x0, [sp, #24]
  41beec:	ldr	x1, [x0, #144]
  41bef0:	ldr	x0, [sp, #24]
  41bef4:	ldr	w0, [x0, #152]
  41bef8:	mov	w0, w0
  41befc:	mov	x2, x0
  41bf00:	ldr	x0, [sp, #40]
  41bf04:	bl	401900 <memcpy@plt>
  41bf08:	ldr	x0, [sp, #24]
  41bf0c:	ldr	x0, [x0, #144]
  41bf10:	bl	401c10 <free@plt>
  41bf14:	ldr	x0, [sp, #24]
  41bf18:	ldr	x1, [sp, #40]
  41bf1c:	str	x1, [x0, #144]
  41bf20:	ldr	w0, [sp, #20]
  41bf24:	add	w1, w0, #0x1
  41bf28:	ldr	x0, [sp, #24]
  41bf2c:	str	w1, [x0, #152]
  41bf30:	ldr	x0, [sp, #24]
  41bf34:	ldr	x0, [x0, #144]
  41bf38:	cmp	x0, #0x0
  41bf3c:	b.eq	41bf74 <ferror@plt+0x1a1f4>  // b.none
  41bf40:	ldr	x0, [sp, #24]
  41bf44:	ldr	x1, [x0, #144]
  41bf48:	ldr	w0, [sp, #20]
  41bf4c:	add	x0, x1, x0
  41bf50:	ldrb	w2, [x0]
  41bf54:	ldr	x0, [sp, #24]
  41bf58:	ldr	x1, [x0, #144]
  41bf5c:	ldr	w0, [sp, #20]
  41bf60:	add	x0, x1, x0
  41bf64:	ldrb	w1, [sp, #19]
  41bf68:	orr	w1, w2, w1
  41bf6c:	and	w1, w1, #0xff
  41bf70:	strb	w1, [x0]
  41bf74:	nop
  41bf78:	ldp	x29, x30, [sp], #48
  41bf7c:	ret
  41bf80:	stp	x29, x30, [sp, #-48]!
  41bf84:	mov	x29, sp
  41bf88:	str	x0, [sp, #24]
  41bf8c:	strb	w1, [sp, #23]
  41bf90:	mov	x0, #0x18                  	// #24
  41bf94:	bl	401a70 <malloc@plt>
  41bf98:	str	x0, [sp, #40]
  41bf9c:	ldr	x0, [sp, #40]
  41bfa0:	cmp	x0, #0x0
  41bfa4:	b.ne	41bfb8 <ferror@plt+0x1a238>  // b.any
  41bfa8:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41bfac:	add	x0, x0, #0xb78
  41bfb0:	bl	401d40 <gettext@plt>
  41bfb4:	bl	46eed4 <error@@Base>
  41bfb8:	ldr	x0, [sp, #24]
  41bfbc:	bl	401b30 <strdup@plt>
  41bfc0:	mov	x1, x0
  41bfc4:	ldr	x0, [sp, #40]
  41bfc8:	str	x1, [x0]
  41bfcc:	ldr	x0, [sp, #40]
  41bfd0:	ldr	x0, [x0]
  41bfd4:	cmp	x0, #0x0
  41bfd8:	b.ne	41bfec <ferror@plt+0x1a26c>  // b.any
  41bfdc:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41bfe0:	add	x0, x0, #0xb78
  41bfe4:	bl	401d40 <gettext@plt>
  41bfe8:	bl	46eed4 <error@@Base>
  41bfec:	ldr	x0, [sp, #40]
  41bff0:	ldrb	w1, [sp, #23]
  41bff4:	strb	w1, [x0, #8]
  41bff8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41bffc:	add	x0, x0, #0xa40
  41c000:	ldr	x1, [x0]
  41c004:	ldr	x0, [sp, #40]
  41c008:	str	x1, [x0, #16]
  41c00c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c010:	add	x0, x0, #0xa40
  41c014:	ldr	x1, [sp, #40]
  41c018:	str	x1, [x0]
  41c01c:	nop
  41c020:	ldp	x29, x30, [sp], #48
  41c024:	ret
  41c028:	stp	x29, x30, [sp, #-48]!
  41c02c:	mov	x29, sp
  41c030:	str	x0, [sp, #24]
  41c034:	strb	w1, [sp, #23]
  41c038:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c03c:	add	x0, x0, #0x948
  41c040:	ldr	w0, [x0]
  41c044:	add	w1, w0, #0x1
  41c048:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c04c:	add	x0, x0, #0x948
  41c050:	str	w1, [x0]
  41c054:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c058:	add	x0, x0, #0x6f8
  41c05c:	ldr	x0, [x0]
  41c060:	add	x1, sp, #0x20
  41c064:	mov	w2, #0x0                   	// #0
  41c068:	bl	401930 <strtoul@plt>
  41c06c:	str	w0, [sp, #44]
  41c070:	ldr	x0, [sp, #32]
  41c074:	ldrb	w0, [x0]
  41c078:	cmp	w0, #0x0
  41c07c:	b.ne	41c0a4 <ferror@plt+0x1a324>  // b.any
  41c080:	ldr	w0, [sp, #44]
  41c084:	cmp	w0, #0x0
  41c088:	b.lt	41c0a4 <ferror@plt+0x1a324>  // b.tstop
  41c08c:	ldr	w0, [sp, #44]
  41c090:	ldrb	w2, [sp, #23]
  41c094:	mov	w1, w0
  41c098:	ldr	x0, [sp, #24]
  41c09c:	bl	41be78 <ferror@plt+0x1a0f8>
  41c0a0:	b	41c0bc <ferror@plt+0x1a33c>
  41c0a4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c0a8:	add	x0, x0, #0x6f8
  41c0ac:	ldr	x0, [x0]
  41c0b0:	ldrb	w1, [sp, #23]
  41c0b4:	bl	41bf80 <ferror@plt+0x1a200>
  41c0b8:	nop
  41c0bc:	nop
  41c0c0:	ldp	x29, x30, [sp], #48
  41c0c4:	ret
  41c0c8:	stp	x29, x30, [sp, #-80]!
  41c0cc:	mov	x29, sp
  41c0d0:	str	x0, [sp, #40]
  41c0d4:	str	w1, [sp, #36]
  41c0d8:	str	x2, [sp, #24]
  41c0dc:	ldr	w0, [sp, #36]
  41c0e0:	cmp	w0, #0x1
  41c0e4:	b.gt	41c6a0 <ferror@plt+0x1a920>
  41c0e8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c0ec:	add	x0, x0, #0x6f0
  41c0f0:	ldr	x0, [x0]
  41c0f4:	bl	41bd68 <ferror@plt+0x19fe8>
  41c0f8:	b	41c6a0 <ferror@plt+0x1a920>
  41c0fc:	ldr	w0, [sp, #76]
  41c100:	cmp	w0, #0x208
  41c104:	b.eq	41c5e4 <ferror@plt+0x1a864>  // b.none
  41c108:	ldr	w0, [sp, #76]
  41c10c:	cmp	w0, #0x208
  41c110:	b.gt	41c67c <ferror@plt+0x1a8fc>
  41c114:	ldr	w0, [sp, #76]
  41c118:	cmp	w0, #0x207
  41c11c:	b.eq	41c5c0 <ferror@plt+0x1a840>  // b.none
  41c120:	ldr	w0, [sp, #76]
  41c124:	cmp	w0, #0x207
  41c128:	b.gt	41c67c <ferror@plt+0x1a8fc>
  41c12c:	ldr	w0, [sp, #76]
  41c130:	cmp	w0, #0x206
  41c134:	b.eq	41c608 <ferror@plt+0x1a888>  // b.none
  41c138:	ldr	w0, [sp, #76]
  41c13c:	cmp	w0, #0x206
  41c140:	b.gt	41c67c <ferror@plt+0x1a8fc>
  41c144:	ldr	w0, [sp, #76]
  41c148:	cmp	w0, #0x205
  41c14c:	b.eq	41c5a0 <ferror@plt+0x1a820>  // b.none
  41c150:	ldr	w0, [sp, #76]
  41c154:	cmp	w0, #0x205
  41c158:	b.gt	41c67c <ferror@plt+0x1a8fc>
  41c15c:	ldr	w0, [sp, #76]
  41c160:	cmp	w0, #0x204
  41c164:	b.eq	41c58c <ferror@plt+0x1a80c>  // b.none
  41c168:	ldr	w0, [sp, #76]
  41c16c:	cmp	w0, #0x204
  41c170:	b.gt	41c67c <ferror@plt+0x1a8fc>
  41c174:	ldr	w0, [sp, #76]
  41c178:	cmp	w0, #0x203
  41c17c:	b.eq	41c560 <ferror@plt+0x1a7e0>  // b.none
  41c180:	ldr	w0, [sp, #76]
  41c184:	cmp	w0, #0x203
  41c188:	b.gt	41c67c <ferror@plt+0x1a8fc>
  41c18c:	ldr	w0, [sp, #76]
  41c190:	cmp	w0, #0x202
  41c194:	b.eq	41c534 <ferror@plt+0x1a7b4>  // b.none
  41c198:	ldr	w0, [sp, #76]
  41c19c:	cmp	w0, #0x202
  41c1a0:	b.gt	41c67c <ferror@plt+0x1a8fc>
  41c1a4:	ldr	w0, [sp, #76]
  41c1a8:	cmp	w0, #0x201
  41c1ac:	b.eq	41c62c <ferror@plt+0x1a8ac>  // b.none
  41c1b0:	ldr	w0, [sp, #76]
  41c1b4:	cmp	w0, #0x201
  41c1b8:	b.gt	41c67c <ferror@plt+0x1a8fc>
  41c1bc:	ldr	w0, [sp, #76]
  41c1c0:	cmp	w0, #0x7a
  41c1c4:	b.gt	41c1f8 <ferror@plt+0x1a478>
  41c1c8:	ldr	w0, [sp, #76]
  41c1cc:	cmp	w0, #0x0
  41c1d0:	b.lt	41c67c <ferror@plt+0x1a8fc>  // b.tstop
  41c1d4:	ldr	w0, [sp, #76]
  41c1d8:	cmp	w0, #0x7a
  41c1dc:	b.hi	41c67c <ferror@plt+0x1a8fc>  // b.pmore
  41c1e0:	adrp	x1, 493000 <warn@@Base+0x2402c>
  41c1e4:	add	x1, x1, #0xbe4
  41c1e8:	ldr	w0, [x1, w0, uxtw #2]
  41c1ec:	adr	x1, 41c1f8 <ferror@plt+0x1a478>
  41c1f0:	add	x0, x1, w0, sxtw #2
  41c1f4:	br	x0
  41c1f8:	ldr	w0, [sp, #76]
  41c1fc:	cmp	w0, #0x200
  41c200:	b.eq	41c4dc <ferror@plt+0x1a75c>  // b.none
  41c204:	b	41c67c <ferror@plt+0x1a8fc>
  41c208:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c20c:	add	x0, x0, #0x708
  41c210:	ldr	x0, [x0]
  41c214:	bl	41bd68 <ferror@plt+0x19fe8>
  41c218:	b	41c6a0 <ferror@plt+0x1a920>
  41c21c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c220:	add	x0, x0, #0x920
  41c224:	mov	w1, #0x1                   	// #1
  41c228:	str	w1, [x0]
  41c22c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c230:	add	x0, x0, #0x928
  41c234:	mov	w1, #0x1                   	// #1
  41c238:	str	w1, [x0]
  41c23c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c240:	add	x0, x0, #0x93c
  41c244:	mov	w1, #0x1                   	// #1
  41c248:	str	w1, [x0]
  41c24c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c250:	add	x0, x0, #0x91c
  41c254:	mov	w1, #0x1                   	// #1
  41c258:	str	w1, [x0]
  41c25c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c260:	add	x0, x0, #0x944
  41c264:	mov	w1, #0x1                   	// #1
  41c268:	str	w1, [x0]
  41c26c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c270:	add	x0, x0, #0x92c
  41c274:	mov	w1, #0x1                   	// #1
  41c278:	str	w1, [x0]
  41c27c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c280:	add	x0, x0, #0x930
  41c284:	mov	w1, #0x1                   	// #1
  41c288:	str	w1, [x0]
  41c28c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c290:	add	x0, x0, #0x938
  41c294:	mov	w1, #0x1                   	// #1
  41c298:	str	w1, [x0]
  41c29c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c2a0:	add	x0, x0, #0x94c
  41c2a4:	mov	w1, #0x1                   	// #1
  41c2a8:	str	w1, [x0]
  41c2ac:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c2b0:	add	x0, x0, #0x950
  41c2b4:	mov	w1, #0x1                   	// #1
  41c2b8:	str	w1, [x0]
  41c2bc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c2c0:	add	x0, x0, #0x95c
  41c2c4:	mov	w1, #0x1                   	// #1
  41c2c8:	str	w1, [x0]
  41c2cc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c2d0:	add	x0, x0, #0x960
  41c2d4:	mov	w1, #0x1                   	// #1
  41c2d8:	str	w1, [x0]
  41c2dc:	b	41c6a0 <ferror@plt+0x1a920>
  41c2e0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c2e4:	add	x0, x0, #0x930
  41c2e8:	mov	w1, #0x1                   	// #1
  41c2ec:	str	w1, [x0]
  41c2f0:	b	41c6a0 <ferror@plt+0x1a920>
  41c2f4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c2f8:	add	x0, x0, #0x92c
  41c2fc:	mov	w1, #0x1                   	// #1
  41c300:	str	w1, [x0]
  41c304:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c308:	add	x0, x0, #0x934
  41c30c:	mov	w1, #0x1                   	// #1
  41c310:	str	w1, [x0]
  41c314:	b	41c6a0 <ferror@plt+0x1a920>
  41c318:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c31c:	add	x0, x0, #0x944
  41c320:	mov	w1, #0x1                   	// #1
  41c324:	str	w1, [x0]
  41c328:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c32c:	add	x0, x0, #0x92c
  41c330:	mov	w1, #0x1                   	// #1
  41c334:	str	w1, [x0]
  41c338:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c33c:	add	x0, x0, #0x938
  41c340:	mov	w1, #0x1                   	// #1
  41c344:	str	w1, [x0]
  41c348:	b	41c6a0 <ferror@plt+0x1a920>
  41c34c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c350:	add	x0, x0, #0x95c
  41c354:	mov	w1, #0x1                   	// #1
  41c358:	str	w1, [x0]
  41c35c:	b	41c6a0 <ferror@plt+0x1a920>
  41c360:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c364:	add	x0, x0, #0x940
  41c368:	mov	w1, #0x1                   	// #1
  41c36c:	str	w1, [x0]
  41c370:	b	41c6a0 <ferror@plt+0x1a920>
  41c374:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c378:	add	x0, x0, #0x928
  41c37c:	mov	w1, #0x1                   	// #1
  41c380:	str	w1, [x0]
  41c384:	b	41c6a0 <ferror@plt+0x1a920>
  41c388:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c38c:	add	x0, x0, #0x93c
  41c390:	mov	w1, #0x1                   	// #1
  41c394:	str	w1, [x0]
  41c398:	b	41c6a0 <ferror@plt+0x1a920>
  41c39c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c3a0:	add	x0, x0, #0x944
  41c3a4:	mov	w1, #0x1                   	// #1
  41c3a8:	str	w1, [x0]
  41c3ac:	b	41c6a0 <ferror@plt+0x1a920>
  41c3b0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c3b4:	add	x0, x0, #0x938
  41c3b8:	mov	w1, #0x1                   	// #1
  41c3bc:	str	w1, [x0]
  41c3c0:	b	41c6a0 <ferror@plt+0x1a920>
  41c3c4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c3c8:	add	x0, x0, #0x920
  41c3cc:	mov	w1, #0x1                   	// #1
  41c3d0:	str	w1, [x0]
  41c3d4:	b	41c6a0 <ferror@plt+0x1a920>
  41c3d8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c3dc:	add	x0, x0, #0x92c
  41c3e0:	mov	w1, #0x1                   	// #1
  41c3e4:	str	w1, [x0]
  41c3e8:	b	41c6a0 <ferror@plt+0x1a920>
  41c3ec:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c3f0:	add	x0, x0, #0x91c
  41c3f4:	mov	w1, #0x1                   	// #1
  41c3f8:	str	w1, [x0]
  41c3fc:	b	41c6a0 <ferror@plt+0x1a920>
  41c400:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c404:	add	x0, x0, #0x950
  41c408:	mov	w1, #0x1                   	// #1
  41c40c:	str	w1, [x0]
  41c410:	b	41c6a0 <ferror@plt+0x1a920>
  41c414:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c418:	add	x0, x0, #0x960
  41c41c:	mov	w1, #0x1                   	// #1
  41c420:	str	w1, [x0]
  41c424:	b	41c6a0 <ferror@plt+0x1a920>
  41c428:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c42c:	add	x0, x0, #0x964
  41c430:	mov	w1, #0x1                   	// #1
  41c434:	str	w1, [x0]
  41c438:	b	41c6a0 <ferror@plt+0x1a920>
  41c43c:	mov	w1, #0x1                   	// #1
  41c440:	ldr	x0, [sp, #40]
  41c444:	bl	41c028 <ferror@plt+0x1a2a8>
  41c448:	b	41c6a0 <ferror@plt+0x1a920>
  41c44c:	mov	w1, #0x8                   	// #8
  41c450:	ldr	x0, [sp, #40]
  41c454:	bl	41c028 <ferror@plt+0x1a2a8>
  41c458:	b	41c6a0 <ferror@plt+0x1a920>
  41c45c:	mov	w1, #0x10                  	// #16
  41c460:	ldr	x0, [sp, #40]
  41c464:	bl	41c028 <ferror@plt+0x1a2a8>
  41c468:	b	41c6a0 <ferror@plt+0x1a920>
  41c46c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c470:	add	x0, x0, #0x96c
  41c474:	mov	w1, #0x1                   	// #1
  41c478:	str	w1, [x0]
  41c47c:	b	41c6a0 <ferror@plt+0x1a920>
  41c480:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c484:	add	x0, x0, #0x948
  41c488:	mov	w1, #0x1                   	// #1
  41c48c:	str	w1, [x0]
  41c490:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c494:	add	x0, x0, #0x6f8
  41c498:	ldr	x0, [x0]
  41c49c:	cmp	x0, #0x0
  41c4a0:	b.ne	41c4bc <ferror@plt+0x1a73c>  // b.any
  41c4a4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c4a8:	add	x0, x0, #0x954
  41c4ac:	mov	w1, #0x1                   	// #1
  41c4b0:	str	w1, [x0]
  41c4b4:	bl	46ed9c <ferror@plt+0x6d01c>
  41c4b8:	b	41c6a0 <ferror@plt+0x1a920>
  41c4bc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c4c0:	add	x0, x0, #0x954
  41c4c4:	str	wzr, [x0]
  41c4c8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c4cc:	add	x0, x0, #0x6f8
  41c4d0:	ldr	x0, [x0]
  41c4d4:	bl	46eb50 <ferror@plt+0x6cdd0>
  41c4d8:	b	41c6a0 <ferror@plt+0x1a920>
  41c4dc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c4e0:	add	x0, x0, #0x948
  41c4e4:	mov	w1, #0x1                   	// #1
  41c4e8:	str	w1, [x0]
  41c4ec:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c4f0:	add	x0, x0, #0x6f8
  41c4f4:	ldr	x0, [x0]
  41c4f8:	cmp	x0, #0x0
  41c4fc:	b.ne	41c514 <ferror@plt+0x1a794>  // b.any
  41c500:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c504:	add	x0, x0, #0x954
  41c508:	mov	w1, #0x1                   	// #1
  41c50c:	str	w1, [x0]
  41c510:	b	41c6a0 <ferror@plt+0x1a920>
  41c514:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c518:	add	x0, x0, #0x954
  41c51c:	str	wzr, [x0]
  41c520:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c524:	add	x0, x0, #0x6f8
  41c528:	ldr	x0, [x0]
  41c52c:	bl	46e9d0 <ferror@plt+0x6cc50>
  41c530:	b	41c6a0 <ferror@plt+0x1a920>
  41c534:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c538:	add	x0, x0, #0x6f8
  41c53c:	ldr	x0, [x0]
  41c540:	add	x1, sp, #0x40
  41c544:	mov	w2, #0x0                   	// #0
  41c548:	bl	401930 <strtoul@plt>
  41c54c:	mov	w1, w0
  41c550:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  41c554:	add	x0, x0, #0x400
  41c558:	str	w1, [x0]
  41c55c:	b	41c6a0 <ferror@plt+0x1a920>
  41c560:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c564:	add	x0, x0, #0x6f8
  41c568:	ldr	x0, [x0]
  41c56c:	add	x1, sp, #0x38
  41c570:	mov	w2, #0x0                   	// #0
  41c574:	bl	401930 <strtoul@plt>
  41c578:	mov	x1, x0
  41c57c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41c580:	add	x0, x0, #0x578
  41c584:	str	x1, [x0]
  41c588:	b	41c6a0 <ferror@plt+0x1a920>
  41c58c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41c590:	add	x0, x0, #0x998
  41c594:	mov	w1, #0x1                   	// #1
  41c598:	str	w1, [x0]
  41c59c:	b	41c6a0 <ferror@plt+0x1a920>
  41c5a0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c5a4:	add	x0, x0, #0x958
  41c5a8:	mov	w1, #0x1                   	// #1
  41c5ac:	str	w1, [x0]
  41c5b0:	mov	w1, #0x20                  	// #32
  41c5b4:	ldr	x0, [sp, #40]
  41c5b8:	bl	41c028 <ferror@plt+0x1a2a8>
  41c5bc:	b	41c6a0 <ferror@plt+0x1a920>
  41c5c0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c5c4:	add	x0, x0, #0x6f8
  41c5c8:	ldr	x0, [x0]
  41c5cc:	bl	401b30 <strdup@plt>
  41c5d0:	mov	x1, x0
  41c5d4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c5d8:	add	x0, x0, #0x978
  41c5dc:	str	x1, [x0]
  41c5e0:	b	41c6a0 <ferror@plt+0x1a920>
  41c5e4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c5e8:	add	x0, x0, #0x6f8
  41c5ec:	ldr	x0, [x0]
  41c5f0:	bl	401b30 <strdup@plt>
  41c5f4:	mov	x1, x0
  41c5f8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c5fc:	add	x0, x0, #0x980
  41c600:	str	x1, [x0]
  41c604:	b	41c6a0 <ferror@plt+0x1a920>
  41c608:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c60c:	add	x0, x0, #0x6f8
  41c610:	ldr	x0, [x0]
  41c614:	bl	401b30 <strdup@plt>
  41c618:	mov	x1, x0
  41c61c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c620:	add	x0, x0, #0x970
  41c624:	str	x1, [x0]
  41c628:	b	41c6a0 <ferror@plt+0x1a920>
  41c62c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c630:	add	x0, x0, #0x924
  41c634:	mov	w1, #0x1                   	// #1
  41c638:	str	w1, [x0]
  41c63c:	b	41c6a0 <ferror@plt+0x1a920>
  41c640:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  41c644:	add	x0, x0, #0x260
  41c648:	ldr	x0, [x0]
  41c64c:	bl	4473dc <ferror@plt+0x4565c>
  41c650:	b	41c6a0 <ferror@plt+0x1a920>
  41c654:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c658:	add	x0, x0, #0x94c
  41c65c:	mov	w1, #0x1                   	// #1
  41c660:	str	w1, [x0]
  41c664:	b	41c6a0 <ferror@plt+0x1a920>
  41c668:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41c66c:	add	x0, x0, #0x548
  41c670:	mov	w1, #0x1                   	// #1
  41c674:	str	w1, [x0]
  41c678:	b	41c6a0 <ferror@plt+0x1a920>
  41c67c:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41c680:	add	x0, x0, #0xba8
  41c684:	bl	401d40 <gettext@plt>
  41c688:	ldr	w1, [sp, #76]
  41c68c:	bl	46eed4 <error@@Base>
  41c690:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c694:	add	x0, x0, #0x6f0
  41c698:	ldr	x0, [x0]
  41c69c:	bl	41bd68 <ferror@plt+0x19fe8>
  41c6a0:	mov	x4, #0x0                   	// #0
  41c6a4:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  41c6a8:	add	x3, x0, #0x268
  41c6ac:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41c6b0:	add	x2, x0, #0xbc0
  41c6b4:	ldr	x1, [sp, #24]
  41c6b8:	ldr	w0, [sp, #36]
  41c6bc:	bl	401be0 <getopt_long@plt>
  41c6c0:	str	w0, [sp, #76]
  41c6c4:	ldr	w0, [sp, #76]
  41c6c8:	cmn	w0, #0x1
  41c6cc:	b.ne	41c0fc <ferror@plt+0x1a37c>  // b.any
  41c6d0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c6d4:	add	x0, x0, #0x91c
  41c6d8:	ldr	w0, [x0]
  41c6dc:	cmp	w0, #0x0
  41c6e0:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c6e4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c6e8:	add	x0, x0, #0x920
  41c6ec:	ldr	w0, [x0]
  41c6f0:	cmp	w0, #0x0
  41c6f4:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c6f8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c6fc:	add	x0, x0, #0x928
  41c700:	ldr	w0, [x0]
  41c704:	cmp	w0, #0x0
  41c708:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c70c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c710:	add	x0, x0, #0x93c
  41c714:	ldr	w0, [x0]
  41c718:	cmp	w0, #0x0
  41c71c:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c720:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c724:	add	x0, x0, #0x92c
  41c728:	ldr	w0, [x0]
  41c72c:	cmp	w0, #0x0
  41c730:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c734:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c738:	add	x0, x0, #0x938
  41c73c:	ldr	w0, [x0]
  41c740:	cmp	w0, #0x0
  41c744:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c748:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c74c:	add	x0, x0, #0x944
  41c750:	ldr	w0, [x0]
  41c754:	cmp	w0, #0x0
  41c758:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c75c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c760:	add	x0, x0, #0x948
  41c764:	ldr	w0, [x0]
  41c768:	cmp	w0, #0x0
  41c76c:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c770:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c774:	add	x0, x0, #0x94c
  41c778:	ldr	w0, [x0]
  41c77c:	cmp	w0, #0x0
  41c780:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c784:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c788:	add	x0, x0, #0x950
  41c78c:	ldr	w0, [x0]
  41c790:	cmp	w0, #0x0
  41c794:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c798:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c79c:	add	x0, x0, #0x954
  41c7a0:	ldr	w0, [x0]
  41c7a4:	cmp	w0, #0x0
  41c7a8:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c7ac:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c7b0:	add	x0, x0, #0x95c
  41c7b4:	ldr	w0, [x0]
  41c7b8:	cmp	w0, #0x0
  41c7bc:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c7c0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c7c4:	add	x0, x0, #0x960
  41c7c8:	ldr	w0, [x0]
  41c7cc:	cmp	w0, #0x0
  41c7d0:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c7d4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c7d8:	add	x0, x0, #0x930
  41c7dc:	ldr	w0, [x0]
  41c7e0:	cmp	w0, #0x0
  41c7e4:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c7e8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c7ec:	add	x0, x0, #0x964
  41c7f0:	ldr	w0, [x0]
  41c7f4:	cmp	w0, #0x0
  41c7f8:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c7fc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c800:	add	x0, x0, #0x924
  41c804:	ldr	w0, [x0]
  41c808:	cmp	w0, #0x0
  41c80c:	b.ne	41c820 <ferror@plt+0x1aaa0>  // b.any
  41c810:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41c814:	add	x0, x0, #0x6f0
  41c818:	ldr	x0, [x0]
  41c81c:	bl	41bd68 <ferror@plt+0x19fe8>
  41c820:	nop
  41c824:	ldp	x29, x30, [sp], #80
  41c828:	ret
  41c82c:	stp	x29, x30, [sp, #-32]!
  41c830:	mov	x29, sp
  41c834:	str	w0, [sp, #28]
  41c838:	ldr	w0, [sp, #28]
  41c83c:	cmp	w0, #0x2
  41c840:	b.eq	41c888 <ferror@plt+0x1ab08>  // b.none
  41c844:	ldr	w0, [sp, #28]
  41c848:	cmp	w0, #0x2
  41c84c:	b.hi	41c894 <ferror@plt+0x1ab14>  // b.pmore
  41c850:	ldr	w0, [sp, #28]
  41c854:	cmp	w0, #0x0
  41c858:	b.eq	41c86c <ferror@plt+0x1aaec>  // b.none
  41c85c:	ldr	w0, [sp, #28]
  41c860:	cmp	w0, #0x1
  41c864:	b.eq	41c87c <ferror@plt+0x1aafc>  // b.none
  41c868:	b	41c894 <ferror@plt+0x1ab14>
  41c86c:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41c870:	add	x0, x0, #0xdd0
  41c874:	bl	401d40 <gettext@plt>
  41c878:	b	41c8c0 <ferror@plt+0x1ab40>
  41c87c:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41c880:	add	x0, x0, #0xdd8
  41c884:	b	41c8c0 <ferror@plt+0x1ab40>
  41c888:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41c88c:	add	x0, x0, #0xde0
  41c890:	b	41c8c0 <ferror@plt+0x1ab40>
  41c894:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41c898:	add	x0, x0, #0x380
  41c89c:	bl	401d40 <gettext@plt>
  41c8a0:	ldr	w3, [sp, #28]
  41c8a4:	mov	x2, x0
  41c8a8:	mov	x1, #0x20                  	// #32
  41c8ac:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41c8b0:	add	x0, x0, #0x4e8
  41c8b4:	bl	401a20 <snprintf@plt>
  41c8b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41c8bc:	add	x0, x0, #0x4e8
  41c8c0:	ldp	x29, x30, [sp], #32
  41c8c4:	ret
  41c8c8:	stp	x29, x30, [sp, #-32]!
  41c8cc:	mov	x29, sp
  41c8d0:	str	w0, [sp, #28]
  41c8d4:	ldr	w0, [sp, #28]
  41c8d8:	cmp	w0, #0x2
  41c8dc:	b.eq	41c928 <ferror@plt+0x1aba8>  // b.none
  41c8e0:	ldr	w0, [sp, #28]
  41c8e4:	cmp	w0, #0x2
  41c8e8:	b.hi	41c938 <ferror@plt+0x1abb8>  // b.pmore
  41c8ec:	ldr	w0, [sp, #28]
  41c8f0:	cmp	w0, #0x0
  41c8f4:	b.eq	41c908 <ferror@plt+0x1ab88>  // b.none
  41c8f8:	ldr	w0, [sp, #28]
  41c8fc:	cmp	w0, #0x1
  41c900:	b.eq	41c918 <ferror@plt+0x1ab98>  // b.none
  41c904:	b	41c938 <ferror@plt+0x1abb8>
  41c908:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41c90c:	add	x0, x0, #0xdd0
  41c910:	bl	401d40 <gettext@plt>
  41c914:	b	41c964 <ferror@plt+0x1abe4>
  41c918:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41c91c:	add	x0, x0, #0xde8
  41c920:	bl	401d40 <gettext@plt>
  41c924:	b	41c964 <ferror@plt+0x1abe4>
  41c928:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41c92c:	add	x0, x0, #0xe08
  41c930:	bl	401d40 <gettext@plt>
  41c934:	b	41c964 <ferror@plt+0x1abe4>
  41c938:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41c93c:	add	x0, x0, #0x380
  41c940:	bl	401d40 <gettext@plt>
  41c944:	ldr	w3, [sp, #28]
  41c948:	mov	x2, x0
  41c94c:	mov	x1, #0x20                  	// #32
  41c950:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41c954:	add	x0, x0, #0x508
  41c958:	bl	401a20 <snprintf@plt>
  41c95c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  41c960:	add	x0, x0, #0x508
  41c964:	ldp	x29, x30, [sp], #32
  41c968:	ret
  41c96c:	stp	x29, x30, [sp, #-64]!
  41c970:	mov	x29, sp
  41c974:	stp	x19, x20, [sp, #16]
  41c978:	str	x0, [sp, #40]
  41c97c:	ldr	x0, [sp, #40]
  41c980:	add	x0, x0, #0x18
  41c984:	str	x0, [sp, #48]
  41c988:	ldr	x0, [sp, #48]
  41c98c:	ldrb	w0, [x0]
  41c990:	cmp	w0, #0x7f
  41c994:	b.ne	41c9c8 <ferror@plt+0x1ac48>  // b.any
  41c998:	ldr	x0, [sp, #48]
  41c99c:	ldrb	w0, [x0, #1]
  41c9a0:	cmp	w0, #0x45
  41c9a4:	b.ne	41c9c8 <ferror@plt+0x1ac48>  // b.any
  41c9a8:	ldr	x0, [sp, #48]
  41c9ac:	ldrb	w0, [x0, #2]
  41c9b0:	cmp	w0, #0x4c
  41c9b4:	b.ne	41c9c8 <ferror@plt+0x1ac48>  // b.any
  41c9b8:	ldr	x0, [sp, #48]
  41c9bc:	ldrb	w0, [x0, #3]
  41c9c0:	cmp	w0, #0x46
  41c9c4:	b.eq	41c9e0 <ferror@plt+0x1ac60>  // b.none
  41c9c8:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41c9cc:	add	x0, x0, #0xe28
  41c9d0:	bl	401d40 <gettext@plt>
  41c9d4:	bl	46eed4 <error@@Base>
  41c9d8:	mov	w0, #0x0                   	// #0
  41c9dc:	b	41cfe0 <ferror@plt+0x1b260>
  41c9e0:	ldr	x0, [sp, #48]
  41c9e4:	ldrh	w0, [x0, #58]
  41c9e8:	bl	463dd8 <ferror@plt+0x62058>
  41c9ec:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41c9f0:	add	x0, x0, #0x944
  41c9f4:	ldr	w0, [x0]
  41c9f8:	cmp	w0, #0x0
  41c9fc:	b.eq	41cf0c <ferror@plt+0x1b18c>  // b.none
  41ca00:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41ca04:	add	x0, x0, #0xe68
  41ca08:	bl	401d40 <gettext@plt>
  41ca0c:	bl	401cf0 <printf@plt>
  41ca10:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41ca14:	add	x0, x0, #0xe78
  41ca18:	bl	401d40 <gettext@plt>
  41ca1c:	bl	401cf0 <printf@plt>
  41ca20:	str	wzr, [sp, #60]
  41ca24:	b	41ca50 <ferror@plt+0x1acd0>
  41ca28:	ldr	x1, [sp, #48]
  41ca2c:	ldr	w0, [sp, #60]
  41ca30:	ldrb	w0, [x1, x0]
  41ca34:	mov	w1, w0
  41ca38:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41ca3c:	add	x0, x0, #0xe88
  41ca40:	bl	401cf0 <printf@plt>
  41ca44:	ldr	w0, [sp, #60]
  41ca48:	add	w0, w0, #0x1
  41ca4c:	str	w0, [sp, #60]
  41ca50:	ldr	w0, [sp, #60]
  41ca54:	cmp	w0, #0xf
  41ca58:	b.ls	41ca28 <ferror@plt+0x1aca8>  // b.plast
  41ca5c:	mov	w0, #0xa                   	// #10
  41ca60:	bl	401d20 <putchar@plt>
  41ca64:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41ca68:	add	x0, x0, #0xe90
  41ca6c:	bl	401d40 <gettext@plt>
  41ca70:	mov	x19, x0
  41ca74:	ldr	x0, [sp, #48]
  41ca78:	ldrb	w0, [x0, #4]
  41ca7c:	bl	41c82c <ferror@plt+0x1aaac>
  41ca80:	mov	x1, x0
  41ca84:	mov	x0, x19
  41ca88:	bl	401cf0 <printf@plt>
  41ca8c:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41ca90:	add	x0, x0, #0xec0
  41ca94:	bl	401d40 <gettext@plt>
  41ca98:	mov	x19, x0
  41ca9c:	ldr	x0, [sp, #48]
  41caa0:	ldrb	w0, [x0, #5]
  41caa4:	bl	41c8c8 <ferror@plt+0x1ab48>
  41caa8:	mov	x1, x0
  41caac:	mov	x0, x19
  41cab0:	bl	401cf0 <printf@plt>
  41cab4:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41cab8:	add	x0, x0, #0xef0
  41cabc:	bl	401d40 <gettext@plt>
  41cac0:	mov	x19, x0
  41cac4:	ldr	x0, [sp, #48]
  41cac8:	ldrb	w0, [x0, #6]
  41cacc:	mov	w20, w0
  41cad0:	ldr	x0, [sp, #48]
  41cad4:	ldrb	w0, [x0, #6]
  41cad8:	cmp	w0, #0x1
  41cadc:	b.ne	41caf0 <ferror@plt+0x1ad70>  // b.any
  41cae0:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41cae4:	add	x0, x0, #0xf20
  41cae8:	bl	401d40 <gettext@plt>
  41caec:	b	41cb18 <ferror@plt+0x1ad98>
  41caf0:	ldr	x0, [sp, #48]
  41caf4:	ldrb	w0, [x0, #6]
  41caf8:	cmp	w0, #0x0
  41cafc:	b.eq	41cb10 <ferror@plt+0x1ad90>  // b.none
  41cb00:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41cb04:	add	x0, x0, #0xf30
  41cb08:	bl	401d40 <gettext@plt>
  41cb0c:	b	41cb18 <ferror@plt+0x1ad98>
  41cb10:	adrp	x0, 474000 <warn@@Base+0x502c>
  41cb14:	add	x0, x0, #0x9a0
  41cb18:	mov	x2, x0
  41cb1c:	mov	w1, w20
  41cb20:	mov	x0, x19
  41cb24:	bl	401cf0 <printf@plt>
  41cb28:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41cb2c:	add	x0, x0, #0xf40
  41cb30:	bl	401d40 <gettext@plt>
  41cb34:	mov	x19, x0
  41cb38:	ldr	x0, [sp, #48]
  41cb3c:	ldrb	w0, [x0, #7]
  41cb40:	mov	w1, w0
  41cb44:	ldr	x0, [sp, #40]
  41cb48:	bl	419c7c <ferror@plt+0x17efc>
  41cb4c:	mov	x1, x0
  41cb50:	mov	x0, x19
  41cb54:	bl	401cf0 <printf@plt>
  41cb58:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41cb5c:	add	x0, x0, #0xf70
  41cb60:	bl	401d40 <gettext@plt>
  41cb64:	mov	x2, x0
  41cb68:	ldr	x0, [sp, #48]
  41cb6c:	ldrb	w0, [x0, #8]
  41cb70:	mov	w1, w0
  41cb74:	mov	x0, x2
  41cb78:	bl	401cf0 <printf@plt>
  41cb7c:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41cb80:	add	x0, x0, #0xfa0
  41cb84:	bl	401d40 <gettext@plt>
  41cb88:	mov	x19, x0
  41cb8c:	ldr	x0, [sp, #48]
  41cb90:	ldrh	w0, [x0, #56]
  41cb94:	bl	413028 <ferror@plt+0x112a8>
  41cb98:	mov	x1, x0
  41cb9c:	mov	x0, x19
  41cba0:	bl	401cf0 <printf@plt>
  41cba4:	adrp	x0, 493000 <warn@@Base+0x2402c>
  41cba8:	add	x0, x0, #0xfd0
  41cbac:	bl	401d40 <gettext@plt>
  41cbb0:	mov	x19, x0
  41cbb4:	ldr	x0, [sp, #48]
  41cbb8:	ldrh	w0, [x0, #58]
  41cbbc:	bl	4131ac <ferror@plt+0x1142c>
  41cbc0:	mov	x1, x0
  41cbc4:	mov	x0, x19
  41cbc8:	bl	401cf0 <printf@plt>
  41cbcc:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41cbd0:	add	x0, x0, #0x0
  41cbd4:	bl	401d40 <gettext@plt>
  41cbd8:	mov	x2, x0
  41cbdc:	ldr	x0, [sp, #48]
  41cbe0:	ldr	x0, [x0, #40]
  41cbe4:	mov	x1, x0
  41cbe8:	mov	x0, x2
  41cbec:	bl	401cf0 <printf@plt>
  41cbf0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41cbf4:	add	x0, x0, #0x30
  41cbf8:	bl	401d40 <gettext@plt>
  41cbfc:	bl	401cf0 <printf@plt>
  41cc00:	ldr	x0, [sp, #48]
  41cc04:	ldr	x0, [x0, #16]
  41cc08:	mov	w1, #0x4                   	// #4
  41cc0c:	bl	40ea20 <ferror@plt+0xcca0>
  41cc10:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41cc14:	add	x0, x0, #0x58
  41cc18:	bl	401d40 <gettext@plt>
  41cc1c:	bl	401cf0 <printf@plt>
  41cc20:	ldr	x0, [sp, #48]
  41cc24:	ldr	x0, [x0, #24]
  41cc28:	mov	w1, #0x1                   	// #1
  41cc2c:	bl	40ea20 <ferror@plt+0xcca0>
  41cc30:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41cc34:	add	x0, x0, #0x80
  41cc38:	bl	401d40 <gettext@plt>
  41cc3c:	bl	401cf0 <printf@plt>
  41cc40:	ldr	x0, [sp, #48]
  41cc44:	ldr	x0, [x0, #32]
  41cc48:	mov	w1, #0x1                   	// #1
  41cc4c:	bl	40ea20 <ferror@plt+0xcca0>
  41cc50:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41cc54:	add	x0, x0, #0xc0
  41cc58:	bl	401d40 <gettext@plt>
  41cc5c:	bl	401cf0 <printf@plt>
  41cc60:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41cc64:	add	x0, x0, #0xd8
  41cc68:	bl	401d40 <gettext@plt>
  41cc6c:	mov	x20, x0
  41cc70:	ldr	x0, [sp, #48]
  41cc74:	ldr	x19, [x0, #48]
  41cc78:	ldr	x0, [sp, #48]
  41cc7c:	ldr	x0, [x0, #48]
  41cc80:	mov	w1, w0
  41cc84:	ldr	x0, [sp, #48]
  41cc88:	ldrh	w0, [x0, #58]
  41cc8c:	mov	w2, w0
  41cc90:	ldr	x0, [sp, #40]
  41cc94:	bl	41591c <ferror@plt+0x13b9c>
  41cc98:	mov	x2, x0
  41cc9c:	mov	x1, x19
  41cca0:	mov	x0, x20
  41cca4:	bl	401cf0 <printf@plt>
  41cca8:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41ccac:	add	x0, x0, #0x108
  41ccb0:	bl	401d40 <gettext@plt>
  41ccb4:	mov	x2, x0
  41ccb8:	ldr	x0, [sp, #48]
  41ccbc:	ldr	w0, [x0, #60]
  41ccc0:	mov	w1, w0
  41ccc4:	mov	x0, x2
  41ccc8:	bl	401cf0 <printf@plt>
  41cccc:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41ccd0:	add	x0, x0, #0x140
  41ccd4:	bl	401d40 <gettext@plt>
  41ccd8:	mov	x2, x0
  41ccdc:	ldr	x0, [sp, #48]
  41cce0:	ldr	w0, [x0, #64]
  41cce4:	mov	w1, w0
  41cce8:	mov	x0, x2
  41ccec:	bl	401cf0 <printf@plt>
  41ccf0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41ccf4:	add	x0, x0, #0x178
  41ccf8:	bl	401d40 <gettext@plt>
  41ccfc:	mov	x2, x0
  41cd00:	ldr	x0, [sp, #48]
  41cd04:	ldr	w0, [x0, #68]
  41cd08:	mov	w1, w0
  41cd0c:	mov	x0, x2
  41cd10:	bl	401cf0 <printf@plt>
  41cd14:	ldr	x0, [sp, #40]
  41cd18:	ldr	x0, [x0, #112]
  41cd1c:	cmp	x0, #0x0
  41cd20:	b.eq	41cd78 <ferror@plt+0x1aff8>  // b.none
  41cd24:	ldr	x0, [sp, #48]
  41cd28:	ldr	w1, [x0, #68]
  41cd2c:	mov	w0, #0xffff                	// #65535
  41cd30:	cmp	w1, w0
  41cd34:	b.ne	41cd78 <ferror@plt+0x1aff8>  // b.any
  41cd38:	ldr	x0, [sp, #40]
  41cd3c:	ldr	x0, [x0, #112]
  41cd40:	ldr	w0, [x0, #44]
  41cd44:	cmp	w0, #0x0
  41cd48:	b.eq	41cd78 <ferror@plt+0x1aff8>  // b.none
  41cd4c:	ldr	x0, [sp, #40]
  41cd50:	ldr	x0, [x0, #112]
  41cd54:	ldr	w1, [x0, #44]
  41cd58:	ldr	x0, [sp, #48]
  41cd5c:	str	w1, [x0, #68]
  41cd60:	ldr	x0, [sp, #48]
  41cd64:	ldr	w0, [x0, #68]
  41cd68:	mov	w1, w0
  41cd6c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41cd70:	add	x0, x0, #0x1a0
  41cd74:	bl	401cf0 <printf@plt>
  41cd78:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41cd7c:	add	x0, x0, #0x708
  41cd80:	ldr	x0, [x0]
  41cd84:	mov	x1, x0
  41cd88:	mov	w0, #0xa                   	// #10
  41cd8c:	bl	4019d0 <putc@plt>
  41cd90:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41cd94:	add	x0, x0, #0x1a8
  41cd98:	bl	401d40 <gettext@plt>
  41cd9c:	mov	x2, x0
  41cda0:	ldr	x0, [sp, #48]
  41cda4:	ldr	w0, [x0, #72]
  41cda8:	mov	w1, w0
  41cdac:	mov	x0, x2
  41cdb0:	bl	401cf0 <printf@plt>
  41cdb4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41cdb8:	add	x0, x0, #0x1e0
  41cdbc:	bl	401d40 <gettext@plt>
  41cdc0:	mov	x2, x0
  41cdc4:	ldr	x0, [sp, #48]
  41cdc8:	ldr	w0, [x0, #76]
  41cdcc:	mov	w1, w0
  41cdd0:	mov	x0, x2
  41cdd4:	bl	401cf0 <printf@plt>
  41cdd8:	ldr	x0, [sp, #40]
  41cddc:	ldr	x0, [x0, #112]
  41cde0:	cmp	x0, #0x0
  41cde4:	b.eq	41ce28 <ferror@plt+0x1b0a8>  // b.none
  41cde8:	ldr	x0, [sp, #48]
  41cdec:	ldr	w0, [x0, #76]
  41cdf0:	cmp	w0, #0x0
  41cdf4:	b.ne	41ce28 <ferror@plt+0x1b0a8>  // b.any
  41cdf8:	ldr	x0, [sp, #40]
  41cdfc:	ldr	x0, [x0, #112]
  41ce00:	ldr	x0, [x0, #32]
  41ce04:	mov	w1, w0
  41ce08:	ldr	x0, [sp, #48]
  41ce0c:	str	w1, [x0, #76]
  41ce10:	ldr	x0, [sp, #48]
  41ce14:	ldr	w0, [x0, #76]
  41ce18:	mov	w1, w0
  41ce1c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41ce20:	add	x0, x0, #0x1a0
  41ce24:	bl	401cf0 <printf@plt>
  41ce28:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41ce2c:	add	x0, x0, #0x708
  41ce30:	ldr	x0, [x0]
  41ce34:	mov	x1, x0
  41ce38:	mov	w0, #0xa                   	// #10
  41ce3c:	bl	4019d0 <putc@plt>
  41ce40:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41ce44:	add	x0, x0, #0x208
  41ce48:	bl	401d40 <gettext@plt>
  41ce4c:	mov	x2, x0
  41ce50:	ldr	x0, [sp, #48]
  41ce54:	ldr	w0, [x0, #80]
  41ce58:	mov	w1, w0
  41ce5c:	mov	x0, x2
  41ce60:	bl	401cf0 <printf@plt>
  41ce64:	ldr	x0, [sp, #40]
  41ce68:	ldr	x0, [x0, #112]
  41ce6c:	cmp	x0, #0x0
  41ce70:	b.eq	41ceb4 <ferror@plt+0x1b134>  // b.none
  41ce74:	ldr	x0, [sp, #48]
  41ce78:	ldr	w1, [x0, #80]
  41ce7c:	mov	w0, #0xffff                	// #65535
  41ce80:	cmp	w1, w0
  41ce84:	b.ne	41ceb4 <ferror@plt+0x1b134>  // b.any
  41ce88:	ldr	x0, [sp, #40]
  41ce8c:	ldr	x0, [x0, #112]
  41ce90:	ldr	w1, [x0, #40]
  41ce94:	ldr	x0, [sp, #48]
  41ce98:	str	w1, [x0, #80]
  41ce9c:	ldr	x0, [sp, #48]
  41cea0:	ldr	w0, [x0, #80]
  41cea4:	mov	w1, w0
  41cea8:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41ceac:	add	x0, x0, #0x1a0
  41ceb0:	bl	401cf0 <printf@plt>
  41ceb4:	ldr	x0, [sp, #48]
  41ceb8:	ldr	w0, [x0, #80]
  41cebc:	cmp	w0, #0x0
  41cec0:	b.eq	41cef4 <ferror@plt+0x1b174>  // b.none
  41cec4:	ldr	x0, [sp, #48]
  41cec8:	ldr	w1, [x0, #80]
  41cecc:	ldr	x0, [sp, #48]
  41ced0:	ldr	w0, [x0, #76]
  41ced4:	cmp	w1, w0
  41ced8:	b.cc	41cef4 <ferror@plt+0x1b174>  // b.lo, b.ul, b.last
  41cedc:	ldr	x0, [sp, #48]
  41cee0:	str	wzr, [x0, #80]
  41cee4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41cee8:	add	x0, x0, #0x230
  41ceec:	bl	401d40 <gettext@plt>
  41cef0:	bl	401cf0 <printf@plt>
  41cef4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41cef8:	add	x0, x0, #0x708
  41cefc:	ldr	x0, [x0]
  41cf00:	mov	x1, x0
  41cf04:	mov	w0, #0xa                   	// #10
  41cf08:	bl	4019d0 <putc@plt>
  41cf0c:	ldr	x0, [sp, #40]
  41cf10:	ldr	x0, [x0, #112]
  41cf14:	cmp	x0, #0x0
  41cf18:	b.eq	41cfdc <ferror@plt+0x1b25c>  // b.none
  41cf1c:	ldr	x0, [sp, #48]
  41cf20:	ldr	w1, [x0, #68]
  41cf24:	mov	w0, #0xffff                	// #65535
  41cf28:	cmp	w1, w0
  41cf2c:	b.ne	41cf58 <ferror@plt+0x1b1d8>  // b.any
  41cf30:	ldr	x0, [sp, #40]
  41cf34:	ldr	x0, [x0, #112]
  41cf38:	ldr	w0, [x0, #44]
  41cf3c:	cmp	w0, #0x0
  41cf40:	b.eq	41cf58 <ferror@plt+0x1b1d8>  // b.none
  41cf44:	ldr	x0, [sp, #40]
  41cf48:	ldr	x0, [x0, #112]
  41cf4c:	ldr	w1, [x0, #44]
  41cf50:	ldr	x0, [sp, #48]
  41cf54:	str	w1, [x0, #68]
  41cf58:	ldr	x0, [sp, #48]
  41cf5c:	ldr	w0, [x0, #76]
  41cf60:	cmp	w0, #0x0
  41cf64:	b.ne	41cf80 <ferror@plt+0x1b200>  // b.any
  41cf68:	ldr	x0, [sp, #40]
  41cf6c:	ldr	x0, [x0, #112]
  41cf70:	ldr	x0, [x0, #32]
  41cf74:	mov	w1, w0
  41cf78:	ldr	x0, [sp, #48]
  41cf7c:	str	w1, [x0, #76]
  41cf80:	ldr	x0, [sp, #48]
  41cf84:	ldr	w1, [x0, #80]
  41cf88:	mov	w0, #0xffff                	// #65535
  41cf8c:	cmp	w1, w0
  41cf90:	b.ne	41cfa8 <ferror@plt+0x1b228>  // b.any
  41cf94:	ldr	x0, [sp, #40]
  41cf98:	ldr	x0, [x0, #112]
  41cf9c:	ldr	w1, [x0, #40]
  41cfa0:	ldr	x0, [sp, #48]
  41cfa4:	str	w1, [x0, #80]
  41cfa8:	ldr	x0, [sp, #48]
  41cfac:	ldr	w1, [x0, #80]
  41cfb0:	ldr	x0, [sp, #48]
  41cfb4:	ldr	w0, [x0, #76]
  41cfb8:	cmp	w1, w0
  41cfbc:	b.cc	41cfc8 <ferror@plt+0x1b248>  // b.lo, b.ul, b.last
  41cfc0:	ldr	x0, [sp, #48]
  41cfc4:	str	wzr, [x0, #80]
  41cfc8:	ldr	x0, [sp, #40]
  41cfcc:	ldr	x0, [x0, #112]
  41cfd0:	bl	401c10 <free@plt>
  41cfd4:	ldr	x0, [sp, #40]
  41cfd8:	str	xzr, [x0, #112]
  41cfdc:	mov	w0, #0x1                   	// #1
  41cfe0:	ldp	x19, x20, [sp, #16]
  41cfe4:	ldp	x29, x30, [sp], #64
  41cfe8:	ret
  41cfec:	stp	x29, x30, [sp, #-112]!
  41cff0:	mov	x29, sp
  41cff4:	stp	x19, x20, [sp, #16]
  41cff8:	str	x21, [sp, #32]
  41cffc:	str	x0, [sp, #56]
  41d000:	str	x1, [sp, #48]
  41d004:	ldr	x0, [sp, #56]
  41d008:	ldr	w0, [x0, #88]
  41d00c:	str	w0, [sp, #88]
  41d010:	ldr	x0, [sp, #56]
  41d014:	ldr	w0, [x0, #92]
  41d018:	str	w0, [sp, #84]
  41d01c:	ldr	w0, [sp, #88]
  41d020:	cmp	w0, #0x0
  41d024:	b.eq	41d034 <ferror@plt+0x1b2b4>  // b.none
  41d028:	ldr	w0, [sp, #84]
  41d02c:	cmp	w0, #0x0
  41d030:	b.ne	41d03c <ferror@plt+0x1b2bc>  // b.any
  41d034:	mov	w0, #0x0                   	// #0
  41d038:	b	41d264 <ferror@plt+0x1b4e4>
  41d03c:	ldr	w0, [sp, #88]
  41d040:	cmp	w0, #0x1f
  41d044:	b.hi	41d060 <ferror@plt+0x1b2e0>  // b.pmore
  41d048:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d04c:	add	x0, x0, #0x250
  41d050:	bl	401d40 <gettext@plt>
  41d054:	bl	46eed4 <error@@Base>
  41d058:	mov	w0, #0x0                   	// #0
  41d05c:	b	41d264 <ferror@plt+0x1b4e4>
  41d060:	ldr	w0, [sp, #88]
  41d064:	cmp	w0, #0x20
  41d068:	b.ls	41d07c <ferror@plt+0x1b2fc>  // b.plast
  41d06c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d070:	add	x0, x0, #0x2a8
  41d074:	bl	401d40 <gettext@plt>
  41d078:	bl	46efd4 <warn@@Base>
  41d07c:	ldr	x0, [sp, #56]
  41d080:	ldr	x19, [x0, #48]
  41d084:	ldr	w20, [sp, #88]
  41d088:	ldr	w21, [sp, #84]
  41d08c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d090:	add	x0, x0, #0x308
  41d094:	bl	401d40 <gettext@plt>
  41d098:	mov	x5, x0
  41d09c:	mov	x4, x21
  41d0a0:	mov	x3, x20
  41d0a4:	mov	x2, x19
  41d0a8:	ldr	x1, [sp, #56]
  41d0ac:	mov	x0, #0x0                   	// #0
  41d0b0:	bl	40e704 <ferror@plt+0xc984>
  41d0b4:	str	x0, [sp, #72]
  41d0b8:	ldr	x0, [sp, #72]
  41d0bc:	cmp	x0, #0x0
  41d0c0:	b.ne	41d0cc <ferror@plt+0x1b34c>  // b.any
  41d0c4:	mov	w0, #0x0                   	// #0
  41d0c8:	b	41d264 <ferror@plt+0x1b4e4>
  41d0cc:	str	wzr, [sp, #92]
  41d0d0:	ldr	x0, [sp, #48]
  41d0d4:	str	x0, [sp, #96]
  41d0d8:	ldr	x0, [sp, #72]
  41d0dc:	str	x0, [sp, #104]
  41d0e0:	b	41d244 <ferror@plt+0x1b4c4>
  41d0e4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d0e8:	add	x0, x0, #0x580
  41d0ec:	ldr	x2, [x0]
  41d0f0:	ldr	x0, [sp, #104]
  41d0f4:	mov	w1, #0x4                   	// #4
  41d0f8:	blr	x2
  41d0fc:	mov	x1, x0
  41d100:	ldr	x0, [sp, #96]
  41d104:	str	x1, [x0]
  41d108:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d10c:	add	x0, x0, #0x580
  41d110:	ldr	x2, [x0]
  41d114:	ldr	x0, [sp, #104]
  41d118:	add	x0, x0, #0x4
  41d11c:	mov	w1, #0x4                   	// #4
  41d120:	blr	x2
  41d124:	mov	x1, x0
  41d128:	ldr	x0, [sp, #96]
  41d12c:	str	x1, [x0, #16]
  41d130:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d134:	add	x0, x0, #0x580
  41d138:	ldr	x2, [x0]
  41d13c:	ldr	x0, [sp, #104]
  41d140:	add	x0, x0, #0x8
  41d144:	mov	w1, #0x4                   	// #4
  41d148:	blr	x2
  41d14c:	mov	x1, x0
  41d150:	ldr	x0, [sp, #96]
  41d154:	str	x1, [x0, #24]
  41d158:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d15c:	add	x0, x0, #0x580
  41d160:	ldr	x2, [x0]
  41d164:	ldr	x0, [sp, #104]
  41d168:	add	x0, x0, #0xc
  41d16c:	mov	w1, #0x4                   	// #4
  41d170:	blr	x2
  41d174:	mov	x1, x0
  41d178:	ldr	x0, [sp, #96]
  41d17c:	str	x1, [x0, #32]
  41d180:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d184:	add	x0, x0, #0x580
  41d188:	ldr	x2, [x0]
  41d18c:	ldr	x0, [sp, #104]
  41d190:	add	x0, x0, #0x10
  41d194:	mov	w1, #0x4                   	// #4
  41d198:	blr	x2
  41d19c:	mov	x1, x0
  41d1a0:	ldr	x0, [sp, #96]
  41d1a4:	str	x1, [x0, #40]
  41d1a8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d1ac:	add	x0, x0, #0x580
  41d1b0:	ldr	x2, [x0]
  41d1b4:	ldr	x0, [sp, #104]
  41d1b8:	add	x0, x0, #0x14
  41d1bc:	mov	w1, #0x4                   	// #4
  41d1c0:	blr	x2
  41d1c4:	mov	x1, x0
  41d1c8:	ldr	x0, [sp, #96]
  41d1cc:	str	x1, [x0, #48]
  41d1d0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d1d4:	add	x0, x0, #0x580
  41d1d8:	ldr	x2, [x0]
  41d1dc:	ldr	x0, [sp, #104]
  41d1e0:	add	x0, x0, #0x18
  41d1e4:	mov	w1, #0x4                   	// #4
  41d1e8:	blr	x2
  41d1ec:	mov	x1, x0
  41d1f0:	ldr	x0, [sp, #96]
  41d1f4:	str	x1, [x0, #8]
  41d1f8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d1fc:	add	x0, x0, #0x580
  41d200:	ldr	x2, [x0]
  41d204:	ldr	x0, [sp, #104]
  41d208:	add	x0, x0, #0x1c
  41d20c:	mov	w1, #0x4                   	// #4
  41d210:	blr	x2
  41d214:	mov	x1, x0
  41d218:	ldr	x0, [sp, #96]
  41d21c:	str	x1, [x0, #56]
  41d220:	ldr	w0, [sp, #92]
  41d224:	add	w0, w0, #0x1
  41d228:	str	w0, [sp, #92]
  41d22c:	ldr	x0, [sp, #96]
  41d230:	add	x0, x0, #0x40
  41d234:	str	x0, [sp, #96]
  41d238:	ldr	x0, [sp, #104]
  41d23c:	add	x0, x0, #0x20
  41d240:	str	x0, [sp, #104]
  41d244:	ldr	x0, [sp, #56]
  41d248:	ldr	w0, [x0, #92]
  41d24c:	ldr	w1, [sp, #92]
  41d250:	cmp	w1, w0
  41d254:	b.cc	41d0e4 <ferror@plt+0x1b364>  // b.lo, b.ul, b.last
  41d258:	ldr	x0, [sp, #72]
  41d25c:	bl	401c10 <free@plt>
  41d260:	mov	w0, #0x1                   	// #1
  41d264:	ldp	x19, x20, [sp, #16]
  41d268:	ldr	x21, [sp, #32]
  41d26c:	ldp	x29, x30, [sp], #112
  41d270:	ret
  41d274:	stp	x29, x30, [sp, #-112]!
  41d278:	mov	x29, sp
  41d27c:	stp	x19, x20, [sp, #16]
  41d280:	str	x21, [sp, #32]
  41d284:	str	x0, [sp, #56]
  41d288:	str	x1, [sp, #48]
  41d28c:	ldr	x0, [sp, #56]
  41d290:	ldr	w0, [x0, #88]
  41d294:	str	w0, [sp, #88]
  41d298:	ldr	x0, [sp, #56]
  41d29c:	ldr	w0, [x0, #92]
  41d2a0:	str	w0, [sp, #84]
  41d2a4:	ldr	w0, [sp, #88]
  41d2a8:	cmp	w0, #0x0
  41d2ac:	b.eq	41d2bc <ferror@plt+0x1b53c>  // b.none
  41d2b0:	ldr	w0, [sp, #84]
  41d2b4:	cmp	w0, #0x0
  41d2b8:	b.ne	41d2c4 <ferror@plt+0x1b544>  // b.any
  41d2bc:	mov	w0, #0x0                   	// #0
  41d2c0:	b	41d4ec <ferror@plt+0x1b76c>
  41d2c4:	ldr	w0, [sp, #88]
  41d2c8:	cmp	w0, #0x37
  41d2cc:	b.hi	41d2e8 <ferror@plt+0x1b568>  // b.pmore
  41d2d0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d2d4:	add	x0, x0, #0x250
  41d2d8:	bl	401d40 <gettext@plt>
  41d2dc:	bl	46eed4 <error@@Base>
  41d2e0:	mov	w0, #0x0                   	// #0
  41d2e4:	b	41d4ec <ferror@plt+0x1b76c>
  41d2e8:	ldr	w0, [sp, #88]
  41d2ec:	cmp	w0, #0x38
  41d2f0:	b.ls	41d304 <ferror@plt+0x1b584>  // b.plast
  41d2f4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d2f8:	add	x0, x0, #0x2a8
  41d2fc:	bl	401d40 <gettext@plt>
  41d300:	bl	46efd4 <warn@@Base>
  41d304:	ldr	x0, [sp, #56]
  41d308:	ldr	x19, [x0, #48]
  41d30c:	ldr	w20, [sp, #88]
  41d310:	ldr	w21, [sp, #84]
  41d314:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d318:	add	x0, x0, #0x308
  41d31c:	bl	401d40 <gettext@plt>
  41d320:	mov	x5, x0
  41d324:	mov	x4, x21
  41d328:	mov	x3, x20
  41d32c:	mov	x2, x19
  41d330:	ldr	x1, [sp, #56]
  41d334:	mov	x0, #0x0                   	// #0
  41d338:	bl	40e704 <ferror@plt+0xc984>
  41d33c:	str	x0, [sp, #72]
  41d340:	ldr	x0, [sp, #72]
  41d344:	cmp	x0, #0x0
  41d348:	b.ne	41d354 <ferror@plt+0x1b5d4>  // b.any
  41d34c:	mov	w0, #0x0                   	// #0
  41d350:	b	41d4ec <ferror@plt+0x1b76c>
  41d354:	str	wzr, [sp, #92]
  41d358:	ldr	x0, [sp, #48]
  41d35c:	str	x0, [sp, #96]
  41d360:	ldr	x0, [sp, #72]
  41d364:	str	x0, [sp, #104]
  41d368:	b	41d4cc <ferror@plt+0x1b74c>
  41d36c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d370:	add	x0, x0, #0x580
  41d374:	ldr	x2, [x0]
  41d378:	ldr	x0, [sp, #104]
  41d37c:	mov	w1, #0x4                   	// #4
  41d380:	blr	x2
  41d384:	mov	x1, x0
  41d388:	ldr	x0, [sp, #96]
  41d38c:	str	x1, [x0]
  41d390:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d394:	add	x0, x0, #0x580
  41d398:	ldr	x2, [x0]
  41d39c:	ldr	x0, [sp, #104]
  41d3a0:	add	x0, x0, #0x4
  41d3a4:	mov	w1, #0x4                   	// #4
  41d3a8:	blr	x2
  41d3ac:	mov	x1, x0
  41d3b0:	ldr	x0, [sp, #96]
  41d3b4:	str	x1, [x0, #8]
  41d3b8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d3bc:	add	x0, x0, #0x580
  41d3c0:	ldr	x2, [x0]
  41d3c4:	ldr	x0, [sp, #104]
  41d3c8:	add	x0, x0, #0x8
  41d3cc:	mov	w1, #0x8                   	// #8
  41d3d0:	blr	x2
  41d3d4:	mov	x1, x0
  41d3d8:	ldr	x0, [sp, #96]
  41d3dc:	str	x1, [x0, #16]
  41d3e0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d3e4:	add	x0, x0, #0x580
  41d3e8:	ldr	x2, [x0]
  41d3ec:	ldr	x0, [sp, #104]
  41d3f0:	add	x0, x0, #0x10
  41d3f4:	mov	w1, #0x8                   	// #8
  41d3f8:	blr	x2
  41d3fc:	mov	x1, x0
  41d400:	ldr	x0, [sp, #96]
  41d404:	str	x1, [x0, #24]
  41d408:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d40c:	add	x0, x0, #0x580
  41d410:	ldr	x2, [x0]
  41d414:	ldr	x0, [sp, #104]
  41d418:	add	x0, x0, #0x18
  41d41c:	mov	w1, #0x8                   	// #8
  41d420:	blr	x2
  41d424:	mov	x1, x0
  41d428:	ldr	x0, [sp, #96]
  41d42c:	str	x1, [x0, #32]
  41d430:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d434:	add	x0, x0, #0x580
  41d438:	ldr	x2, [x0]
  41d43c:	ldr	x0, [sp, #104]
  41d440:	add	x0, x0, #0x20
  41d444:	mov	w1, #0x8                   	// #8
  41d448:	blr	x2
  41d44c:	mov	x1, x0
  41d450:	ldr	x0, [sp, #96]
  41d454:	str	x1, [x0, #40]
  41d458:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d45c:	add	x0, x0, #0x580
  41d460:	ldr	x2, [x0]
  41d464:	ldr	x0, [sp, #104]
  41d468:	add	x0, x0, #0x28
  41d46c:	mov	w1, #0x8                   	// #8
  41d470:	blr	x2
  41d474:	mov	x1, x0
  41d478:	ldr	x0, [sp, #96]
  41d47c:	str	x1, [x0, #48]
  41d480:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d484:	add	x0, x0, #0x580
  41d488:	ldr	x2, [x0]
  41d48c:	ldr	x0, [sp, #104]
  41d490:	add	x0, x0, #0x30
  41d494:	mov	w1, #0x8                   	// #8
  41d498:	blr	x2
  41d49c:	mov	x1, x0
  41d4a0:	ldr	x0, [sp, #96]
  41d4a4:	str	x1, [x0, #56]
  41d4a8:	ldr	w0, [sp, #92]
  41d4ac:	add	w0, w0, #0x1
  41d4b0:	str	w0, [sp, #92]
  41d4b4:	ldr	x0, [sp, #96]
  41d4b8:	add	x0, x0, #0x40
  41d4bc:	str	x0, [sp, #96]
  41d4c0:	ldr	x0, [sp, #104]
  41d4c4:	add	x0, x0, #0x38
  41d4c8:	str	x0, [sp, #104]
  41d4cc:	ldr	x0, [sp, #56]
  41d4d0:	ldr	w0, [x0, #92]
  41d4d4:	ldr	w1, [sp, #92]
  41d4d8:	cmp	w1, w0
  41d4dc:	b.cc	41d36c <ferror@plt+0x1b5ec>  // b.lo, b.ul, b.last
  41d4e0:	ldr	x0, [sp, #72]
  41d4e4:	bl	401c10 <free@plt>
  41d4e8:	mov	w0, #0x1                   	// #1
  41d4ec:	ldp	x19, x20, [sp, #16]
  41d4f0:	ldr	x21, [sp, #32]
  41d4f4:	ldp	x29, x30, [sp], #112
  41d4f8:	ret
  41d4fc:	stp	x29, x30, [sp, #-48]!
  41d500:	mov	x29, sp
  41d504:	str	x0, [sp, #24]
  41d508:	ldr	x0, [sp, #24]
  41d50c:	ldr	x0, [x0, #120]
  41d510:	cmp	x0, #0x0
  41d514:	b.eq	41d520 <ferror@plt+0x1b7a0>  // b.none
  41d518:	mov	w0, #0x1                   	// #1
  41d51c:	b	41d64c <ferror@plt+0x1b8cc>
  41d520:	ldr	x0, [sp, #24]
  41d524:	ldr	w0, [x0, #92]
  41d528:	mov	w1, w0
  41d52c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41d530:	add	x0, x0, #0x968
  41d534:	ldr	w0, [x0]
  41d538:	cmp	w0, #0x0
  41d53c:	b.eq	41d548 <ferror@plt+0x1b7c8>  // b.none
  41d540:	mov	x0, #0x20                  	// #32
  41d544:	b	41d54c <ferror@plt+0x1b7cc>
  41d548:	mov	x0, #0x38                  	// #56
  41d54c:	mul	x1, x0, x1
  41d550:	ldr	x0, [sp, #24]
  41d554:	ldr	x0, [x0, #16]
  41d558:	cmp	x1, x0
  41d55c:	b.cc	41d58c <ferror@plt+0x1b80c>  // b.lo, b.ul, b.last
  41d560:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d564:	add	x0, x0, #0x318
  41d568:	bl	401d40 <gettext@plt>
  41d56c:	mov	x2, x0
  41d570:	ldr	x0, [sp, #24]
  41d574:	ldr	w0, [x0, #92]
  41d578:	mov	w1, w0
  41d57c:	mov	x0, x2
  41d580:	bl	46eed4 <error@@Base>
  41d584:	mov	w0, #0x0                   	// #0
  41d588:	b	41d64c <ferror@plt+0x1b8cc>
  41d58c:	ldr	x0, [sp, #24]
  41d590:	ldr	w0, [x0, #92]
  41d594:	mov	w0, w0
  41d598:	mov	x1, #0x40                  	// #64
  41d59c:	bl	46d8cc <ferror@plt+0x6bb4c>
  41d5a0:	str	x0, [sp, #40]
  41d5a4:	ldr	x0, [sp, #40]
  41d5a8:	cmp	x0, #0x0
  41d5ac:	b.ne	41d5dc <ferror@plt+0x1b85c>  // b.any
  41d5b0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d5b4:	add	x0, x0, #0x358
  41d5b8:	bl	401d40 <gettext@plt>
  41d5bc:	mov	x2, x0
  41d5c0:	ldr	x0, [sp, #24]
  41d5c4:	ldr	w0, [x0, #92]
  41d5c8:	mov	w1, w0
  41d5cc:	mov	x0, x2
  41d5d0:	bl	46eed4 <error@@Base>
  41d5d4:	mov	w0, #0x0                   	// #0
  41d5d8:	b	41d64c <ferror@plt+0x1b8cc>
  41d5dc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41d5e0:	add	x0, x0, #0x968
  41d5e4:	ldr	w0, [x0]
  41d5e8:	cmp	w0, #0x0
  41d5ec:	b.eq	41d60c <ferror@plt+0x1b88c>  // b.none
  41d5f0:	ldr	x1, [sp, #40]
  41d5f4:	ldr	x0, [sp, #24]
  41d5f8:	bl	41cfec <ferror@plt+0x1b26c>
  41d5fc:	cmp	w0, #0x0
  41d600:	cset	w0, ne  // ne = any
  41d604:	and	w0, w0, #0xff
  41d608:	b	41d624 <ferror@plt+0x1b8a4>
  41d60c:	ldr	x1, [sp, #40]
  41d610:	ldr	x0, [sp, #24]
  41d614:	bl	41d274 <ferror@plt+0x1b4f4>
  41d618:	cmp	w0, #0x0
  41d61c:	cset	w0, ne  // ne = any
  41d620:	and	w0, w0, #0xff
  41d624:	cmp	w0, #0x0
  41d628:	b.eq	41d640 <ferror@plt+0x1b8c0>  // b.none
  41d62c:	ldr	x0, [sp, #24]
  41d630:	ldr	x1, [sp, #40]
  41d634:	str	x1, [x0, #120]
  41d638:	mov	w0, #0x1                   	// #1
  41d63c:	b	41d64c <ferror@plt+0x1b8cc>
  41d640:	ldr	x0, [sp, #40]
  41d644:	bl	401c10 <free@plt>
  41d648:	mov	w0, #0x0                   	// #0
  41d64c:	ldp	x29, x30, [sp], #48
  41d650:	ret
  41d654:	stp	x29, x30, [sp, #-144]!
  41d658:	mov	x29, sp
  41d65c:	stp	x19, x20, [sp, #16]
  41d660:	str	x0, [sp, #40]
  41d664:	str	xzr, [sp, #136]
  41d668:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41d66c:	add	x0, x0, #0x728
  41d670:	str	xzr, [x0]
  41d674:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41d678:	add	x0, x0, #0x730
  41d67c:	str	xzr, [x0]
  41d680:	ldr	x0, [sp, #40]
  41d684:	ldr	w0, [x0, #92]
  41d688:	cmp	w0, #0x0
  41d68c:	b.ne	41d6e4 <ferror@plt+0x1b964>  // b.any
  41d690:	ldr	x0, [sp, #40]
  41d694:	ldr	x0, [x0, #48]
  41d698:	cmp	x0, #0x0
  41d69c:	b.eq	41d6b8 <ferror@plt+0x1b938>  // b.none
  41d6a0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d6a4:	add	x0, x0, #0x388
  41d6a8:	bl	401d40 <gettext@plt>
  41d6ac:	bl	46efd4 <warn@@Base>
  41d6b0:	mov	w0, #0x0                   	// #0
  41d6b4:	b	41e630 <ferror@plt+0x1c8b0>
  41d6b8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41d6bc:	add	x0, x0, #0x938
  41d6c0:	ldr	w0, [x0]
  41d6c4:	cmp	w0, #0x0
  41d6c8:	b.eq	41d6dc <ferror@plt+0x1b95c>  // b.none
  41d6cc:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d6d0:	add	x0, x0, #0x3e8
  41d6d4:	bl	401d40 <gettext@plt>
  41d6d8:	bl	401cf0 <printf@plt>
  41d6dc:	mov	w0, #0x1                   	// #1
  41d6e0:	b	41e630 <ferror@plt+0x1c8b0>
  41d6e4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41d6e8:	add	x0, x0, #0x938
  41d6ec:	ldr	w0, [x0]
  41d6f0:	cmp	w0, #0x0
  41d6f4:	b.eq	41d7c0 <ferror@plt+0x1ba40>  // b.none
  41d6f8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41d6fc:	add	x0, x0, #0x944
  41d700:	ldr	w0, [x0]
  41d704:	cmp	w0, #0x0
  41d708:	b.ne	41d7c0 <ferror@plt+0x1ba40>  // b.any
  41d70c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d710:	add	x0, x0, #0x418
  41d714:	bl	401d40 <gettext@plt>
  41d718:	mov	x19, x0
  41d71c:	ldr	x0, [sp, #40]
  41d720:	ldrh	w0, [x0, #80]
  41d724:	bl	413028 <ferror@plt+0x112a8>
  41d728:	mov	x1, x0
  41d72c:	mov	x0, x19
  41d730:	bl	401cf0 <printf@plt>
  41d734:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d738:	add	x0, x0, #0x430
  41d73c:	bl	401d40 <gettext@plt>
  41d740:	mov	x19, x0
  41d744:	ldr	x0, [sp, #40]
  41d748:	ldr	x0, [x0, #40]
  41d74c:	mov	x1, x0
  41d750:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d754:	add	x0, x0, #0x448
  41d758:	bl	40e660 <ferror@plt+0xc8e0>
  41d75c:	mov	x1, x0
  41d760:	mov	x0, x19
  41d764:	bl	401cf0 <printf@plt>
  41d768:	ldr	x0, [sp, #40]
  41d76c:	ldr	w0, [x0, #92]
  41d770:	mov	w0, w0
  41d774:	mov	x2, x0
  41d778:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d77c:	add	x1, x0, #0x450
  41d780:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d784:	add	x0, x0, #0x488
  41d788:	bl	401920 <ngettext@plt>
  41d78c:	mov	x20, x0
  41d790:	ldr	x0, [sp, #40]
  41d794:	ldr	w19, [x0, #92]
  41d798:	ldr	x0, [sp, #40]
  41d79c:	ldr	x0, [x0, #48]
  41d7a0:	mov	x1, x0
  41d7a4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  41d7a8:	add	x0, x0, #0xe58
  41d7ac:	bl	40e660 <ferror@plt+0xc8e0>
  41d7b0:	mov	x2, x0
  41d7b4:	mov	w1, w19
  41d7b8:	mov	x0, x20
  41d7bc:	bl	401cf0 <printf@plt>
  41d7c0:	ldr	x0, [sp, #40]
  41d7c4:	bl	41d4fc <ferror@plt+0x1b77c>
  41d7c8:	cmp	w0, #0x0
  41d7cc:	b.ne	41d7d8 <ferror@plt+0x1ba58>  // b.any
  41d7d0:	mov	w0, #0x1                   	// #1
  41d7d4:	b	41e630 <ferror@plt+0x1c8b0>
  41d7d8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41d7dc:	add	x0, x0, #0x938
  41d7e0:	ldr	w0, [x0]
  41d7e4:	cmp	w0, #0x0
  41d7e8:	b.eq	41d890 <ferror@plt+0x1bb10>  // b.none
  41d7ec:	ldr	x0, [sp, #40]
  41d7f0:	ldr	w0, [x0, #92]
  41d7f4:	cmp	w0, #0x1
  41d7f8:	b.ls	41d810 <ferror@plt+0x1ba90>  // b.plast
  41d7fc:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d800:	add	x0, x0, #0x4c0
  41d804:	bl	401d40 <gettext@plt>
  41d808:	bl	401cf0 <printf@plt>
  41d80c:	b	41d820 <ferror@plt+0x1baa0>
  41d810:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d814:	add	x0, x0, #0x4c0
  41d818:	bl	401d40 <gettext@plt>
  41d81c:	bl	401cf0 <printf@plt>
  41d820:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41d824:	add	x0, x0, #0x968
  41d828:	ldr	w0, [x0]
  41d82c:	cmp	w0, #0x0
  41d830:	b.eq	41d848 <ferror@plt+0x1bac8>  // b.none
  41d834:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d838:	add	x0, x0, #0x4d8
  41d83c:	bl	401d40 <gettext@plt>
  41d840:	bl	401cf0 <printf@plt>
  41d844:	b	41d890 <ferror@plt+0x1bb10>
  41d848:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41d84c:	add	x0, x0, #0x548
  41d850:	ldr	w0, [x0]
  41d854:	cmp	w0, #0x0
  41d858:	b.eq	41d870 <ferror@plt+0x1baf0>  // b.none
  41d85c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d860:	add	x0, x0, #0x528
  41d864:	bl	401d40 <gettext@plt>
  41d868:	bl	401cf0 <printf@plt>
  41d86c:	b	41d890 <ferror@plt+0x1bb10>
  41d870:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d874:	add	x0, x0, #0x588
  41d878:	bl	401d40 <gettext@plt>
  41d87c:	bl	401cf0 <printf@plt>
  41d880:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d884:	add	x0, x0, #0x5d0
  41d888:	bl	401d40 <gettext@plt>
  41d88c:	bl	401cf0 <printf@plt>
  41d890:	str	wzr, [sp, #132]
  41d894:	ldr	x0, [sp, #40]
  41d898:	ldr	x0, [x0, #120]
  41d89c:	str	x0, [sp, #120]
  41d8a0:	b	41e12c <ferror@plt+0x1c3ac>
  41d8a4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41d8a8:	add	x0, x0, #0x938
  41d8ac:	ldr	w0, [x0]
  41d8b0:	cmp	w0, #0x0
  41d8b4:	b.eq	41dc30 <ferror@plt+0x1beb0>  // b.none
  41d8b8:	ldr	x0, [sp, #120]
  41d8bc:	ldr	x0, [x0]
  41d8c0:	mov	x1, x0
  41d8c4:	ldr	x0, [sp, #40]
  41d8c8:	bl	41a698 <ferror@plt+0x18918>
  41d8cc:	mov	x1, x0
  41d8d0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d8d4:	add	x0, x0, #0x618
  41d8d8:	bl	401cf0 <printf@plt>
  41d8dc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41d8e0:	add	x0, x0, #0x968
  41d8e4:	ldr	w0, [x0]
  41d8e8:	cmp	w0, #0x0
  41d8ec:	b.eq	41d9fc <ferror@plt+0x1bc7c>  // b.none
  41d8f0:	ldr	x0, [sp, #120]
  41d8f4:	ldr	x0, [x0, #16]
  41d8f8:	mov	x1, x0
  41d8fc:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d900:	add	x0, x0, #0x628
  41d904:	bl	401cf0 <printf@plt>
  41d908:	ldr	x0, [sp, #120]
  41d90c:	ldr	x0, [x0, #24]
  41d910:	mov	x1, x0
  41d914:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d918:	add	x0, x0, #0x638
  41d91c:	bl	401cf0 <printf@plt>
  41d920:	ldr	x0, [sp, #120]
  41d924:	ldr	x0, [x0, #32]
  41d928:	mov	x1, x0
  41d92c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d930:	add	x0, x0, #0x638
  41d934:	bl	401cf0 <printf@plt>
  41d938:	ldr	x0, [sp, #120]
  41d93c:	ldr	x0, [x0, #40]
  41d940:	mov	x1, x0
  41d944:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d948:	add	x0, x0, #0x648
  41d94c:	bl	401cf0 <printf@plt>
  41d950:	ldr	x0, [sp, #120]
  41d954:	ldr	x0, [x0, #48]
  41d958:	mov	x1, x0
  41d95c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d960:	add	x0, x0, #0x648
  41d964:	bl	401cf0 <printf@plt>
  41d968:	ldr	x0, [sp, #120]
  41d96c:	ldr	x0, [x0, #8]
  41d970:	and	x0, x0, #0x4
  41d974:	cmp	x0, #0x0
  41d978:	b.eq	41d984 <ferror@plt+0x1bc04>  // b.none
  41d97c:	mov	w0, #0x52                  	// #82
  41d980:	b	41d988 <ferror@plt+0x1bc08>
  41d984:	mov	w0, #0x20                  	// #32
  41d988:	ldr	x1, [sp, #120]
  41d98c:	ldr	x1, [x1, #8]
  41d990:	and	x1, x1, #0x2
  41d994:	cmp	x1, #0x0
  41d998:	b.eq	41d9a4 <ferror@plt+0x1bc24>  // b.none
  41d99c:	mov	w1, #0x57                  	// #87
  41d9a0:	b	41d9a8 <ferror@plt+0x1bc28>
  41d9a4:	mov	w1, #0x20                  	// #32
  41d9a8:	ldr	x2, [sp, #120]
  41d9ac:	ldr	x2, [x2, #8]
  41d9b0:	and	x2, x2, #0x1
  41d9b4:	cmp	x2, #0x0
  41d9b8:	b.eq	41d9c4 <ferror@plt+0x1bc44>  // b.none
  41d9bc:	mov	w2, #0x45                  	// #69
  41d9c0:	b	41d9c8 <ferror@plt+0x1bc48>
  41d9c4:	mov	w2, #0x20                  	// #32
  41d9c8:	mov	w3, w2
  41d9cc:	mov	w2, w1
  41d9d0:	mov	w1, w0
  41d9d4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d9d8:	add	x0, x0, #0x658
  41d9dc:	bl	401cf0 <printf@plt>
  41d9e0:	ldr	x0, [sp, #120]
  41d9e4:	ldr	x0, [x0, #56]
  41d9e8:	mov	x1, x0
  41d9ec:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41d9f0:	add	x0, x0, #0x660
  41d9f4:	bl	401cf0 <printf@plt>
  41d9f8:	b	41dc18 <ferror@plt+0x1be98>
  41d9fc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41da00:	add	x0, x0, #0x548
  41da04:	ldr	w0, [x0]
  41da08:	cmp	w0, #0x0
  41da0c:	b.eq	41db1c <ferror@plt+0x1bd9c>  // b.none
  41da10:	ldr	x0, [sp, #120]
  41da14:	ldr	x0, [x0, #16]
  41da18:	mov	x1, x0
  41da1c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41da20:	add	x0, x0, #0x628
  41da24:	bl	401cf0 <printf@plt>
  41da28:	ldr	x0, [sp, #120]
  41da2c:	ldr	x0, [x0, #24]
  41da30:	mov	w1, #0x5                   	// #5
  41da34:	bl	40ea20 <ferror@plt+0xcca0>
  41da38:	mov	w0, #0x20                  	// #32
  41da3c:	bl	401d20 <putchar@plt>
  41da40:	ldr	x0, [sp, #120]
  41da44:	ldr	x0, [x0, #32]
  41da48:	mov	w1, #0x5                   	// #5
  41da4c:	bl	40ea20 <ferror@plt+0xcca0>
  41da50:	mov	w0, #0x20                  	// #32
  41da54:	bl	401d20 <putchar@plt>
  41da58:	ldr	x0, [sp, #120]
  41da5c:	ldr	x0, [x0, #40]
  41da60:	mov	x1, x0
  41da64:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41da68:	add	x0, x0, #0x628
  41da6c:	bl	401cf0 <printf@plt>
  41da70:	ldr	x0, [sp, #120]
  41da74:	ldr	x0, [x0, #48]
  41da78:	mov	x1, x0
  41da7c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41da80:	add	x0, x0, #0x668
  41da84:	bl	401cf0 <printf@plt>
  41da88:	ldr	x0, [sp, #120]
  41da8c:	ldr	x0, [x0, #8]
  41da90:	and	x0, x0, #0x4
  41da94:	cmp	x0, #0x0
  41da98:	b.eq	41daa4 <ferror@plt+0x1bd24>  // b.none
  41da9c:	mov	w0, #0x52                  	// #82
  41daa0:	b	41daa8 <ferror@plt+0x1bd28>
  41daa4:	mov	w0, #0x20                  	// #32
  41daa8:	ldr	x1, [sp, #120]
  41daac:	ldr	x1, [x1, #8]
  41dab0:	and	x1, x1, #0x2
  41dab4:	cmp	x1, #0x0
  41dab8:	b.eq	41dac4 <ferror@plt+0x1bd44>  // b.none
  41dabc:	mov	w1, #0x57                  	// #87
  41dac0:	b	41dac8 <ferror@plt+0x1bd48>
  41dac4:	mov	w1, #0x20                  	// #32
  41dac8:	ldr	x2, [sp, #120]
  41dacc:	ldr	x2, [x2, #8]
  41dad0:	and	x2, x2, #0x1
  41dad4:	cmp	x2, #0x0
  41dad8:	b.eq	41dae4 <ferror@plt+0x1bd64>  // b.none
  41dadc:	mov	w2, #0x45                  	// #69
  41dae0:	b	41dae8 <ferror@plt+0x1bd68>
  41dae4:	mov	w2, #0x20                  	// #32
  41dae8:	mov	w3, w2
  41daec:	mov	w2, w1
  41daf0:	mov	w1, w0
  41daf4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41daf8:	add	x0, x0, #0x678
  41dafc:	bl	401cf0 <printf@plt>
  41db00:	ldr	x0, [sp, #120]
  41db04:	ldr	x0, [x0, #56]
  41db08:	mov	x1, x0
  41db0c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41db10:	add	x0, x0, #0x660
  41db14:	bl	401cf0 <printf@plt>
  41db18:	b	41dc18 <ferror@plt+0x1be98>
  41db1c:	ldr	x0, [sp, #120]
  41db20:	ldr	x0, [x0, #16]
  41db24:	mov	w1, #0x5                   	// #5
  41db28:	bl	40ea20 <ferror@plt+0xcca0>
  41db2c:	mov	w0, #0x20                  	// #32
  41db30:	bl	401d20 <putchar@plt>
  41db34:	ldr	x0, [sp, #120]
  41db38:	ldr	x0, [x0, #24]
  41db3c:	mov	w1, #0x5                   	// #5
  41db40:	bl	40ea20 <ferror@plt+0xcca0>
  41db44:	mov	w0, #0x20                  	// #32
  41db48:	bl	401d20 <putchar@plt>
  41db4c:	ldr	x0, [sp, #120]
  41db50:	ldr	x0, [x0, #32]
  41db54:	mov	w1, #0x5                   	// #5
  41db58:	bl	40ea20 <ferror@plt+0xcca0>
  41db5c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41db60:	add	x0, x0, #0x688
  41db64:	bl	401cf0 <printf@plt>
  41db68:	ldr	x0, [sp, #120]
  41db6c:	ldr	x0, [x0, #40]
  41db70:	mov	w1, #0x5                   	// #5
  41db74:	bl	40ea20 <ferror@plt+0xcca0>
  41db78:	mov	w0, #0x20                  	// #32
  41db7c:	bl	401d20 <putchar@plt>
  41db80:	ldr	x0, [sp, #120]
  41db84:	ldr	x0, [x0, #48]
  41db88:	mov	w1, #0x5                   	// #5
  41db8c:	bl	40ea20 <ferror@plt+0xcca0>
  41db90:	ldr	x0, [sp, #120]
  41db94:	ldr	x0, [x0, #8]
  41db98:	and	x0, x0, #0x4
  41db9c:	cmp	x0, #0x0
  41dba0:	b.eq	41dbac <ferror@plt+0x1be2c>  // b.none
  41dba4:	mov	w0, #0x52                  	// #82
  41dba8:	b	41dbb0 <ferror@plt+0x1be30>
  41dbac:	mov	w0, #0x20                  	// #32
  41dbb0:	ldr	x1, [sp, #120]
  41dbb4:	ldr	x1, [x1, #8]
  41dbb8:	and	x1, x1, #0x2
  41dbbc:	cmp	x1, #0x0
  41dbc0:	b.eq	41dbcc <ferror@plt+0x1be4c>  // b.none
  41dbc4:	mov	w1, #0x57                  	// #87
  41dbc8:	b	41dbd0 <ferror@plt+0x1be50>
  41dbcc:	mov	w1, #0x20                  	// #32
  41dbd0:	ldr	x2, [sp, #120]
  41dbd4:	ldr	x2, [x2, #8]
  41dbd8:	and	x2, x2, #0x1
  41dbdc:	cmp	x2, #0x0
  41dbe0:	b.eq	41dbec <ferror@plt+0x1be6c>  // b.none
  41dbe4:	mov	w2, #0x45                  	// #69
  41dbe8:	b	41dbf0 <ferror@plt+0x1be70>
  41dbec:	mov	w2, #0x20                  	// #32
  41dbf0:	mov	w3, w2
  41dbf4:	mov	w2, w1
  41dbf8:	mov	w1, w0
  41dbfc:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41dc00:	add	x0, x0, #0x6a0
  41dc04:	bl	401cf0 <printf@plt>
  41dc08:	ldr	x0, [sp, #120]
  41dc0c:	ldr	x0, [x0, #56]
  41dc10:	mov	w1, #0x4                   	// #4
  41dc14:	bl	40ea20 <ferror@plt+0xcca0>
  41dc18:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41dc1c:	add	x0, x0, #0x708
  41dc20:	ldr	x0, [x0]
  41dc24:	mov	x1, x0
  41dc28:	mov	w0, #0xa                   	// #10
  41dc2c:	bl	4019d0 <putc@plt>
  41dc30:	ldr	x0, [sp, #120]
  41dc34:	ldr	x0, [x0]
  41dc38:	cmp	x0, #0x6
  41dc3c:	b.eq	41dca0 <ferror@plt+0x1bf20>  // b.none
  41dc40:	cmp	x0, #0x6
  41dc44:	b.hi	41e114 <ferror@plt+0x1c394>  // b.pmore
  41dc48:	cmp	x0, #0x3
  41dc4c:	b.eq	41dfec <ferror@plt+0x1c26c>  // b.none
  41dc50:	cmp	x0, #0x3
  41dc54:	b.hi	41e114 <ferror@plt+0x1c394>  // b.pmore
  41dc58:	cmp	x0, #0x1
  41dc5c:	b.eq	41dc6c <ferror@plt+0x1beec>  // b.none
  41dc60:	cmp	x0, #0x2
  41dc64:	b.eq	41ddec <ferror@plt+0x1c06c>  // b.none
  41dc68:	b	41e114 <ferror@plt+0x1c394>
  41dc6c:	ldr	x0, [sp, #120]
  41dc70:	ldr	x1, [x0, #48]
  41dc74:	ldr	x0, [sp, #120]
  41dc78:	ldr	x0, [x0, #40]
  41dc7c:	cmp	x1, x0
  41dc80:	b.cs	41dc94 <ferror@plt+0x1bf14>  // b.hs, b.nlast
  41dc84:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41dc88:	add	x0, x0, #0x6b0
  41dc8c:	bl	401d40 <gettext@plt>
  41dc90:	bl	46eed4 <error@@Base>
  41dc94:	ldr	x0, [sp, #120]
  41dc98:	str	x0, [sp, #136]
  41dc9c:	b	41e114 <ferror@plt+0x1c394>
  41dca0:	ldr	w0, [sp, #132]
  41dca4:	cmp	w0, #0x0
  41dca8:	b.eq	41dcc8 <ferror@plt+0x1bf48>  // b.none
  41dcac:	ldr	x0, [sp, #136]
  41dcb0:	cmp	x0, #0x0
  41dcb4:	b.eq	41dcc8 <ferror@plt+0x1bf48>  // b.none
  41dcb8:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41dcbc:	add	x0, x0, #0x6e8
  41dcc0:	bl	401d40 <gettext@plt>
  41dcc4:	bl	46eed4 <error@@Base>
  41dcc8:	ldr	x0, [sp, #40]
  41dccc:	ldrh	w0, [x0, #82]
  41dcd0:	cmp	w0, #0xf
  41dcd4:	b.eq	41e0f8 <ferror@plt+0x1c378>  // b.none
  41dcd8:	mov	w0, #0x1                   	// #1
  41dcdc:	str	w0, [sp, #116]
  41dce0:	b	41dda8 <ferror@plt+0x1c028>
  41dce4:	ldr	x0, [sp, #40]
  41dce8:	ldr	x1, [x0, #120]
  41dcec:	ldr	w0, [sp, #116]
  41dcf0:	lsl	x0, x0, #6
  41dcf4:	add	x0, x1, x0
  41dcf8:	str	x0, [sp, #96]
  41dcfc:	ldr	x0, [sp, #96]
  41dd00:	ldr	x0, [x0]
  41dd04:	cmp	x0, #0x1
  41dd08:	b.ne	41dd9c <ferror@plt+0x1c01c>  // b.any
  41dd0c:	ldr	x0, [sp, #96]
  41dd10:	ldr	x1, [x0, #16]
  41dd14:	ldr	x0, [sp, #120]
  41dd18:	ldr	x0, [x0, #16]
  41dd1c:	cmp	x1, x0
  41dd20:	b.hi	41dd9c <ferror@plt+0x1c01c>  // b.pmore
  41dd24:	ldr	x0, [sp, #96]
  41dd28:	ldr	x1, [x0, #16]
  41dd2c:	ldr	x0, [sp, #96]
  41dd30:	ldr	x0, [x0, #40]
  41dd34:	add	x1, x1, x0
  41dd38:	ldr	x0, [sp, #120]
  41dd3c:	ldr	x2, [x0, #16]
  41dd40:	ldr	x0, [sp, #120]
  41dd44:	ldr	x0, [x0, #40]
  41dd48:	add	x0, x2, x0
  41dd4c:	cmp	x1, x0
  41dd50:	b.cc	41dd9c <ferror@plt+0x1c01c>  // b.lo, b.ul, b.last
  41dd54:	ldr	x0, [sp, #96]
  41dd58:	ldr	x1, [x0, #24]
  41dd5c:	ldr	x0, [sp, #120]
  41dd60:	ldr	x0, [x0, #24]
  41dd64:	cmp	x1, x0
  41dd68:	b.hi	41dd9c <ferror@plt+0x1c01c>  // b.pmore
  41dd6c:	ldr	x0, [sp, #96]
  41dd70:	ldr	x1, [x0, #24]
  41dd74:	ldr	x0, [sp, #96]
  41dd78:	ldr	x0, [x0, #40]
  41dd7c:	add	x1, x1, x0
  41dd80:	ldr	x0, [sp, #120]
  41dd84:	ldr	x2, [x0, #24]
  41dd88:	ldr	x0, [sp, #120]
  41dd8c:	ldr	x0, [x0, #40]
  41dd90:	add	x0, x2, x0
  41dd94:	cmp	x1, x0
  41dd98:	b.cs	41ddc0 <ferror@plt+0x1c040>  // b.hs, b.nlast
  41dd9c:	ldr	w0, [sp, #116]
  41dda0:	add	w0, w0, #0x1
  41dda4:	str	w0, [sp, #116]
  41dda8:	ldr	x0, [sp, #40]
  41ddac:	ldr	w0, [x0, #92]
  41ddb0:	ldr	w1, [sp, #116]
  41ddb4:	cmp	w1, w0
  41ddb8:	b.cc	41dce4 <ferror@plt+0x1bf64>  // b.lo, b.ul, b.last
  41ddbc:	b	41ddc4 <ferror@plt+0x1c044>
  41ddc0:	nop
  41ddc4:	ldr	x0, [sp, #40]
  41ddc8:	ldr	w0, [x0, #92]
  41ddcc:	ldr	w1, [sp, #116]
  41ddd0:	cmp	w1, w0
  41ddd4:	b.ne	41e0f8 <ferror@plt+0x1c378>  // b.any
  41ddd8:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41dddc:	add	x0, x0, #0x720
  41dde0:	bl	401d40 <gettext@plt>
  41dde4:	bl	46eed4 <error@@Base>
  41dde8:	b	41e0f8 <ferror@plt+0x1c378>
  41ddec:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41ddf0:	add	x0, x0, #0x728
  41ddf4:	ldr	x0, [x0]
  41ddf8:	cmp	x0, #0x0
  41ddfc:	b.eq	41de10 <ferror@plt+0x1c090>  // b.none
  41de00:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41de04:	add	x0, x0, #0x758
  41de08:	bl	401d40 <gettext@plt>
  41de0c:	bl	46eed4 <error@@Base>
  41de10:	ldr	x0, [sp, #120]
  41de14:	ldr	x1, [x0, #16]
  41de18:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41de1c:	add	x0, x0, #0x728
  41de20:	str	x1, [x0]
  41de24:	ldr	x0, [sp, #120]
  41de28:	ldr	x1, [x0, #40]
  41de2c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41de30:	add	x0, x0, #0x730
  41de34:	str	x1, [x0]
  41de38:	ldr	x0, [sp, #40]
  41de3c:	ldr	x0, [x0, #112]
  41de40:	cmp	x0, #0x0
  41de44:	b.eq	41df6c <ferror@plt+0x1c1ec>  // b.none
  41de48:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41de4c:	add	x1, x0, #0x778
  41de50:	ldr	x0, [sp, #40]
  41de54:	bl	40f0d4 <ferror@plt+0xd354>
  41de58:	str	x0, [sp, #80]
  41de5c:	ldr	x0, [sp, #80]
  41de60:	cmp	x0, #0x0
  41de64:	b.eq	41de78 <ferror@plt+0x1c0f8>  // b.none
  41de68:	ldr	x0, [sp, #80]
  41de6c:	ldr	x0, [x0, #32]
  41de70:	cmp	x0, #0x0
  41de74:	b.ne	41de9c <ferror@plt+0x1c11c>  // b.any
  41de78:	ldr	x0, [sp, #40]
  41de7c:	bl	40f518 <ferror@plt+0xd798>
  41de80:	cmp	w0, #0x0
  41de84:	b.ne	41e100 <ferror@plt+0x1c380>  // b.any
  41de88:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41de8c:	add	x0, x0, #0x788
  41de90:	bl	401d40 <gettext@plt>
  41de94:	bl	46eed4 <error@@Base>
  41de98:	b	41e100 <ferror@plt+0x1c380>
  41de9c:	ldr	x0, [sp, #80]
  41dea0:	ldr	w0, [x0, #4]
  41dea4:	cmp	w0, #0x8
  41dea8:	b.ne	41debc <ferror@plt+0x1c13c>  // b.any
  41deac:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41deb0:	add	x0, x0, #0x730
  41deb4:	str	xzr, [x0]
  41deb8:	b	41e114 <ferror@plt+0x1c394>
  41debc:	ldr	x0, [sp, #80]
  41dec0:	ldr	x0, [x0, #24]
  41dec4:	mov	x1, x0
  41dec8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41decc:	add	x0, x0, #0x728
  41ded0:	str	x1, [x0]
  41ded4:	ldr	x0, [sp, #80]
  41ded8:	ldr	x1, [x0, #32]
  41dedc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41dee0:	add	x0, x0, #0x730
  41dee4:	str	x1, [x0]
  41dee8:	ldr	x0, [sp, #120]
  41deec:	ldr	x1, [x0, #16]
  41def0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41def4:	add	x0, x0, #0x728
  41def8:	ldr	x0, [x0]
  41defc:	cmp	x1, x0
  41df00:	b.hi	41df2c <ferror@plt+0x1c1ac>  // b.pmore
  41df04:	ldr	x0, [sp, #120]
  41df08:	ldr	x1, [x0, #16]
  41df0c:	ldr	x0, [sp, #120]
  41df10:	ldr	x0, [x0, #40]
  41df14:	add	x1, x1, x0
  41df18:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41df1c:	add	x0, x0, #0x728
  41df20:	ldr	x0, [x0]
  41df24:	cmp	x1, x0
  41df28:	b.cs	41df40 <ferror@plt+0x1c1c0>  // b.hs, b.nlast
  41df2c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41df30:	add	x0, x0, #0x7b8
  41df34:	bl	401d40 <gettext@plt>
  41df38:	bl	46efd4 <warn@@Base>
  41df3c:	b	41df6c <ferror@plt+0x1c1ec>
  41df40:	ldr	x0, [sp, #120]
  41df44:	ldr	x1, [x0, #16]
  41df48:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41df4c:	add	x0, x0, #0x728
  41df50:	ldr	x0, [x0]
  41df54:	cmp	x1, x0
  41df58:	b.cs	41df6c <ferror@plt+0x1c1ec>  // b.hs, b.nlast
  41df5c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41df60:	add	x0, x0, #0x800
  41df64:	bl	401d40 <gettext@plt>
  41df68:	bl	46efd4 <warn@@Base>
  41df6c:	ldr	x0, [sp, #40]
  41df70:	ldr	x1, [x0, #16]
  41df74:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41df78:	add	x0, x0, #0x728
  41df7c:	ldr	x0, [x0]
  41df80:	cmp	x1, x0
  41df84:	b.cc	41dfb4 <ferror@plt+0x1c234>  // b.lo, b.ul, b.last
  41df88:	ldr	x0, [sp, #40]
  41df8c:	ldr	x1, [x0, #16]
  41df90:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41df94:	add	x0, x0, #0x728
  41df98:	ldr	x0, [x0]
  41df9c:	sub	x1, x1, x0
  41dfa0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41dfa4:	add	x0, x0, #0x730
  41dfa8:	ldr	x0, [x0]
  41dfac:	cmp	x1, x0
  41dfb0:	b.cs	41e108 <ferror@plt+0x1c388>  // b.hs, b.nlast
  41dfb4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41dfb8:	add	x0, x0, #0x848
  41dfbc:	bl	401d40 <gettext@plt>
  41dfc0:	bl	46eed4 <error@@Base>
  41dfc4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41dfc8:	add	x0, x0, #0x730
  41dfcc:	str	xzr, [x0]
  41dfd0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41dfd4:	add	x0, x0, #0x730
  41dfd8:	ldr	x1, [x0]
  41dfdc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41dfe0:	add	x0, x0, #0x728
  41dfe4:	str	x1, [x0]
  41dfe8:	b	41e108 <ferror@plt+0x1c388>
  41dfec:	ldr	x0, [sp, #40]
  41dff0:	ldr	x3, [x0, #8]
  41dff4:	ldr	x0, [sp, #120]
  41dff8:	ldr	x1, [x0, #16]
  41dffc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41e000:	add	x0, x0, #0x718
  41e004:	ldr	x0, [x0]
  41e008:	add	x0, x1, x0
  41e00c:	mov	w2, #0x0                   	// #0
  41e010:	mov	x1, x0
  41e014:	mov	x0, x3
  41e018:	bl	401b70 <fseek@plt>
  41e01c:	cmp	w0, #0x0
  41e020:	b.eq	41e038 <ferror@plt+0x1c2b8>  // b.none
  41e024:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e028:	add	x0, x0, #0x888
  41e02c:	bl	401d40 <gettext@plt>
  41e030:	bl	46eed4 <error@@Base>
  41e034:	b	41e110 <ferror@plt+0x1c390>
  41e038:	add	x4, sp, #0x30
  41e03c:	mov	w3, #0xfff                 	// #4095
  41e040:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e044:	add	x2, x0, #0x8b8
  41e048:	mov	x1, #0x20                  	// #32
  41e04c:	mov	x0, x4
  41e050:	bl	401a20 <snprintf@plt>
  41e054:	str	w0, [sp, #92]
  41e058:	ldr	w0, [sp, #92]
  41e05c:	cmp	w0, #0x1f
  41e060:	b.gt	41e070 <ferror@plt+0x1c2f0>
  41e064:	ldr	w0, [sp, #92]
  41e068:	cmp	w0, #0x0
  41e06c:	b.ge	41e080 <ferror@plt+0x1c300>  // b.tcont
  41e070:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e074:	add	x0, x0, #0x8c0
  41e078:	bl	401d40 <gettext@plt>
  41e07c:	bl	46eed4 <error@@Base>
  41e080:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41e084:	add	x0, x0, #0x778
  41e088:	strb	wzr, [x0]
  41e08c:	ldr	x0, [sp, #40]
  41e090:	ldr	x3, [x0, #8]
  41e094:	add	x1, sp, #0x30
  41e098:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41e09c:	add	x2, x0, #0x778
  41e0a0:	mov	x0, x3
  41e0a4:	bl	401a80 <__isoc99_fscanf@plt>
  41e0a8:	cmp	w0, #0x0
  41e0ac:	b.gt	41e0c0 <ferror@plt+0x1c340>
  41e0b0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e0b4:	add	x0, x0, #0x910
  41e0b8:	bl	401d40 <gettext@plt>
  41e0bc:	bl	46eed4 <error@@Base>
  41e0c0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41e0c4:	add	x0, x0, #0x938
  41e0c8:	ldr	w0, [x0]
  41e0cc:	cmp	w0, #0x0
  41e0d0:	b.eq	41e110 <ferror@plt+0x1c390>  // b.none
  41e0d4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e0d8:	add	x0, x0, #0x940
  41e0dc:	bl	401d40 <gettext@plt>
  41e0e0:	mov	x2, x0
  41e0e4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41e0e8:	add	x1, x0, #0x778
  41e0ec:	mov	x0, x2
  41e0f0:	bl	401cf0 <printf@plt>
  41e0f4:	b	41e110 <ferror@plt+0x1c390>
  41e0f8:	nop
  41e0fc:	b	41e114 <ferror@plt+0x1c394>
  41e100:	nop
  41e104:	b	41e114 <ferror@plt+0x1c394>
  41e108:	nop
  41e10c:	b	41e114 <ferror@plt+0x1c394>
  41e110:	nop
  41e114:	ldr	w0, [sp, #132]
  41e118:	add	w0, w0, #0x1
  41e11c:	str	w0, [sp, #132]
  41e120:	ldr	x0, [sp, #120]
  41e124:	add	x0, x0, #0x40
  41e128:	str	x0, [sp, #120]
  41e12c:	ldr	x0, [sp, #40]
  41e130:	ldr	w0, [x0, #92]
  41e134:	ldr	w1, [sp, #132]
  41e138:	cmp	w1, w0
  41e13c:	b.cc	41d8a4 <ferror@plt+0x1bb24>  // b.lo, b.ul, b.last
  41e140:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41e144:	add	x0, x0, #0x938
  41e148:	ldr	w0, [x0]
  41e14c:	cmp	w0, #0x0
  41e150:	b.eq	41e62c <ferror@plt+0x1c8ac>  // b.none
  41e154:	ldr	x0, [sp, #40]
  41e158:	ldr	x0, [x0, #112]
  41e15c:	cmp	x0, #0x0
  41e160:	b.eq	41e62c <ferror@plt+0x1c8ac>  // b.none
  41e164:	ldr	x0, [sp, #40]
  41e168:	ldr	x0, [x0, #128]
  41e16c:	cmp	x0, #0x0
  41e170:	b.eq	41e62c <ferror@plt+0x1c8ac>  // b.none
  41e174:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e178:	add	x0, x0, #0x970
  41e17c:	bl	401d40 <gettext@plt>
  41e180:	bl	401cf0 <printf@plt>
  41e184:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e188:	add	x0, x0, #0x990
  41e18c:	bl	401d40 <gettext@plt>
  41e190:	bl	401cf0 <printf@plt>
  41e194:	str	wzr, [sp, #132]
  41e198:	b	41e618 <ferror@plt+0x1c898>
  41e19c:	ldr	x0, [sp, #40]
  41e1a0:	ldr	x1, [x0, #120]
  41e1a4:	ldr	w0, [sp, #132]
  41e1a8:	lsl	x0, x0, #6
  41e1ac:	add	x0, x1, x0
  41e1b0:	str	x0, [sp, #120]
  41e1b4:	ldr	x0, [sp, #40]
  41e1b8:	ldr	x0, [x0, #112]
  41e1bc:	add	x0, x0, #0x50
  41e1c0:	str	x0, [sp, #104]
  41e1c4:	ldr	w1, [sp, #132]
  41e1c8:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e1cc:	add	x0, x0, #0x9a8
  41e1d0:	bl	401cf0 <printf@plt>
  41e1d4:	mov	w0, #0x1                   	// #1
  41e1d8:	str	w0, [sp, #112]
  41e1dc:	b	41e5e0 <ferror@plt+0x1c860>
  41e1e0:	ldr	x0, [sp, #104]
  41e1e4:	ldr	x0, [x0, #8]
  41e1e8:	and	x0, x0, #0x400
  41e1ec:	cmp	x0, #0x0
  41e1f0:	b.eq	41e214 <ferror@plt+0x1c494>  // b.none
  41e1f4:	ldr	x0, [sp, #104]
  41e1f8:	ldr	w0, [x0, #4]
  41e1fc:	cmp	w0, #0x8
  41e200:	b.ne	41e214 <ferror@plt+0x1c494>  // b.any
  41e204:	ldr	x0, [sp, #120]
  41e208:	ldr	x0, [x0]
  41e20c:	cmp	x0, #0x7
  41e210:	b.ne	41e5c8 <ferror@plt+0x1c848>  // b.any
  41e214:	ldr	x0, [sp, #104]
  41e218:	ldr	x0, [x0, #8]
  41e21c:	and	x0, x0, #0x400
  41e220:	cmp	x0, #0x0
  41e224:	b.eq	41e260 <ferror@plt+0x1c4e0>  // b.none
  41e228:	ldr	x0, [sp, #120]
  41e22c:	ldr	x0, [x0]
  41e230:	cmp	x0, #0x7
  41e234:	b.eq	41e294 <ferror@plt+0x1c514>  // b.none
  41e238:	ldr	x0, [sp, #120]
  41e23c:	ldr	x1, [x0]
  41e240:	mov	x0, #0xe552                	// #58706
  41e244:	movk	x0, #0x6474, lsl #16
  41e248:	cmp	x1, x0
  41e24c:	b.eq	41e294 <ferror@plt+0x1c514>  // b.none
  41e250:	ldr	x0, [sp, #120]
  41e254:	ldr	x0, [x0]
  41e258:	cmp	x0, #0x1
  41e25c:	b.eq	41e294 <ferror@plt+0x1c514>  // b.none
  41e260:	ldr	x0, [sp, #104]
  41e264:	ldr	x0, [x0, #8]
  41e268:	and	x0, x0, #0x400
  41e26c:	cmp	x0, #0x0
  41e270:	b.ne	41e5c8 <ferror@plt+0x1c848>  // b.any
  41e274:	ldr	x0, [sp, #120]
  41e278:	ldr	x0, [x0]
  41e27c:	cmp	x0, #0x7
  41e280:	b.eq	41e5c8 <ferror@plt+0x1c848>  // b.none
  41e284:	ldr	x0, [sp, #120]
  41e288:	ldr	x0, [x0]
  41e28c:	cmp	x0, #0x6
  41e290:	b.eq	41e5c8 <ferror@plt+0x1c848>  // b.none
  41e294:	ldr	x0, [sp, #104]
  41e298:	ldr	x0, [x0, #8]
  41e29c:	and	x0, x0, #0x2
  41e2a0:	cmp	x0, #0x0
  41e2a4:	b.ne	41e340 <ferror@plt+0x1c5c0>  // b.any
  41e2a8:	ldr	x0, [sp, #120]
  41e2ac:	ldr	x0, [x0]
  41e2b0:	cmp	x0, #0x1
  41e2b4:	b.eq	41e5c8 <ferror@plt+0x1c848>  // b.none
  41e2b8:	ldr	x0, [sp, #120]
  41e2bc:	ldr	x0, [x0]
  41e2c0:	cmp	x0, #0x2
  41e2c4:	b.eq	41e5c8 <ferror@plt+0x1c848>  // b.none
  41e2c8:	ldr	x0, [sp, #120]
  41e2cc:	ldr	x1, [x0]
  41e2d0:	mov	x0, #0xe550                	// #58704
  41e2d4:	movk	x0, #0x6474, lsl #16
  41e2d8:	cmp	x1, x0
  41e2dc:	b.eq	41e5c8 <ferror@plt+0x1c848>  // b.none
  41e2e0:	ldr	x0, [sp, #120]
  41e2e4:	ldr	x1, [x0]
  41e2e8:	mov	x0, #0xe551                	// #58705
  41e2ec:	movk	x0, #0x6474, lsl #16
  41e2f0:	cmp	x1, x0
  41e2f4:	b.eq	41e5c8 <ferror@plt+0x1c848>  // b.none
  41e2f8:	ldr	x0, [sp, #120]
  41e2fc:	ldr	x1, [x0]
  41e300:	mov	x0, #0xe552                	// #58706
  41e304:	movk	x0, #0x6474, lsl #16
  41e308:	cmp	x1, x0
  41e30c:	b.eq	41e5c8 <ferror@plt+0x1c848>  // b.none
  41e310:	ldr	x0, [sp, #120]
  41e314:	ldr	x1, [x0]
  41e318:	mov	x0, #0xe554                	// #58708
  41e31c:	movk	x0, #0x6474, lsl #16
  41e320:	cmp	x1, x0
  41e324:	b.ls	41e340 <ferror@plt+0x1c5c0>  // b.plast
  41e328:	ldr	x0, [sp, #120]
  41e32c:	ldr	x1, [x0]
  41e330:	mov	x0, #0xf554                	// #62804
  41e334:	movk	x0, #0x6474, lsl #16
  41e338:	cmp	x1, x0
  41e33c:	b.ls	41e5c8 <ferror@plt+0x1c848>  // b.plast
  41e340:	ldr	x0, [sp, #104]
  41e344:	ldr	w0, [x0, #4]
  41e348:	cmp	w0, #0x8
  41e34c:	b.eq	41e408 <ferror@plt+0x1c688>  // b.none
  41e350:	ldr	x0, [sp, #104]
  41e354:	ldr	x0, [x0, #24]
  41e358:	mov	x1, x0
  41e35c:	ldr	x0, [sp, #120]
  41e360:	ldr	x0, [x0, #16]
  41e364:	cmp	x1, x0
  41e368:	b.cc	41e5c8 <ferror@plt+0x1c848>  // b.lo, b.ul, b.last
  41e36c:	ldr	x0, [sp, #104]
  41e370:	ldr	x0, [x0, #24]
  41e374:	mov	x1, x0
  41e378:	ldr	x0, [sp, #120]
  41e37c:	ldr	x0, [x0, #16]
  41e380:	sub	x1, x1, x0
  41e384:	ldr	x0, [sp, #120]
  41e388:	ldr	x0, [x0, #40]
  41e38c:	sub	x0, x0, #0x1
  41e390:	cmp	x1, x0
  41e394:	b.hi	41e5c8 <ferror@plt+0x1c848>  // b.pmore
  41e398:	ldr	x0, [sp, #104]
  41e39c:	ldr	x0, [x0, #24]
  41e3a0:	mov	x1, x0
  41e3a4:	ldr	x0, [sp, #120]
  41e3a8:	ldr	x0, [x0, #16]
  41e3ac:	sub	x1, x1, x0
  41e3b0:	ldr	x0, [sp, #104]
  41e3b4:	ldr	x0, [x0, #8]
  41e3b8:	and	x0, x0, #0x400
  41e3bc:	cmp	x0, #0x0
  41e3c0:	b.eq	41e3e4 <ferror@plt+0x1c664>  // b.none
  41e3c4:	ldr	x0, [sp, #104]
  41e3c8:	ldr	w0, [x0, #4]
  41e3cc:	cmp	w0, #0x8
  41e3d0:	b.ne	41e3e4 <ferror@plt+0x1c664>  // b.any
  41e3d4:	ldr	x0, [sp, #120]
  41e3d8:	ldr	x0, [x0]
  41e3dc:	cmp	x0, #0x7
  41e3e0:	b.ne	41e3f0 <ferror@plt+0x1c670>  // b.any
  41e3e4:	ldr	x0, [sp, #104]
  41e3e8:	ldr	x0, [x0, #32]
  41e3ec:	b	41e3f4 <ferror@plt+0x1c674>
  41e3f0:	mov	x0, #0x0                   	// #0
  41e3f4:	add	x1, x0, x1
  41e3f8:	ldr	x0, [sp, #120]
  41e3fc:	ldr	x0, [x0, #40]
  41e400:	cmp	x1, x0
  41e404:	b.hi	41e5c8 <ferror@plt+0x1c848>  // b.pmore
  41e408:	ldr	x0, [sp, #104]
  41e40c:	ldr	x0, [x0, #8]
  41e410:	and	x0, x0, #0x2
  41e414:	cmp	x0, #0x0
  41e418:	b.eq	41e4c8 <ferror@plt+0x1c748>  // b.none
  41e41c:	ldr	x0, [sp, #104]
  41e420:	ldr	x1, [x0, #16]
  41e424:	ldr	x0, [sp, #120]
  41e428:	ldr	x0, [x0, #24]
  41e42c:	cmp	x1, x0
  41e430:	b.cc	41e5c8 <ferror@plt+0x1c848>  // b.lo, b.ul, b.last
  41e434:	ldr	x0, [sp, #104]
  41e438:	ldr	x1, [x0, #16]
  41e43c:	ldr	x0, [sp, #120]
  41e440:	ldr	x0, [x0, #24]
  41e444:	sub	x1, x1, x0
  41e448:	ldr	x0, [sp, #120]
  41e44c:	ldr	x0, [x0, #48]
  41e450:	sub	x0, x0, #0x1
  41e454:	cmp	x1, x0
  41e458:	b.hi	41e5c8 <ferror@plt+0x1c848>  // b.pmore
  41e45c:	ldr	x0, [sp, #104]
  41e460:	ldr	x1, [x0, #16]
  41e464:	ldr	x0, [sp, #120]
  41e468:	ldr	x0, [x0, #24]
  41e46c:	sub	x1, x1, x0
  41e470:	ldr	x0, [sp, #104]
  41e474:	ldr	x0, [x0, #8]
  41e478:	and	x0, x0, #0x400
  41e47c:	cmp	x0, #0x0
  41e480:	b.eq	41e4a4 <ferror@plt+0x1c724>  // b.none
  41e484:	ldr	x0, [sp, #104]
  41e488:	ldr	w0, [x0, #4]
  41e48c:	cmp	w0, #0x8
  41e490:	b.ne	41e4a4 <ferror@plt+0x1c724>  // b.any
  41e494:	ldr	x0, [sp, #120]
  41e498:	ldr	x0, [x0]
  41e49c:	cmp	x0, #0x7
  41e4a0:	b.ne	41e4b0 <ferror@plt+0x1c730>  // b.any
  41e4a4:	ldr	x0, [sp, #104]
  41e4a8:	ldr	x0, [x0, #32]
  41e4ac:	b	41e4b4 <ferror@plt+0x1c734>
  41e4b0:	mov	x0, #0x0                   	// #0
  41e4b4:	add	x1, x0, x1
  41e4b8:	ldr	x0, [sp, #120]
  41e4bc:	ldr	x0, [x0, #48]
  41e4c0:	cmp	x1, x0
  41e4c4:	b.hi	41e5c8 <ferror@plt+0x1c848>  // b.pmore
  41e4c8:	ldr	x0, [sp, #120]
  41e4cc:	ldr	x0, [x0]
  41e4d0:	cmp	x0, #0x2
  41e4d4:	b.eq	41e4e8 <ferror@plt+0x1c768>  // b.none
  41e4d8:	ldr	x0, [sp, #120]
  41e4dc:	ldr	x0, [x0]
  41e4e0:	cmp	x0, #0x4
  41e4e4:	b.ne	41e5ac <ferror@plt+0x1c82c>  // b.any
  41e4e8:	ldr	x0, [sp, #104]
  41e4ec:	ldr	x0, [x0, #32]
  41e4f0:	cmp	x0, #0x0
  41e4f4:	b.ne	41e5ac <ferror@plt+0x1c82c>  // b.any
  41e4f8:	ldr	x0, [sp, #120]
  41e4fc:	ldr	x0, [x0, #48]
  41e500:	cmp	x0, #0x0
  41e504:	b.eq	41e5ac <ferror@plt+0x1c82c>  // b.none
  41e508:	ldr	x0, [sp, #104]
  41e50c:	ldr	w0, [x0, #4]
  41e510:	cmp	w0, #0x8
  41e514:	b.eq	41e55c <ferror@plt+0x1c7dc>  // b.none
  41e518:	ldr	x0, [sp, #104]
  41e51c:	ldr	x0, [x0, #24]
  41e520:	mov	x1, x0
  41e524:	ldr	x0, [sp, #120]
  41e528:	ldr	x0, [x0, #16]
  41e52c:	cmp	x1, x0
  41e530:	b.ls	41e5c8 <ferror@plt+0x1c848>  // b.plast
  41e534:	ldr	x0, [sp, #104]
  41e538:	ldr	x0, [x0, #24]
  41e53c:	mov	x1, x0
  41e540:	ldr	x0, [sp, #120]
  41e544:	ldr	x0, [x0, #16]
  41e548:	sub	x1, x1, x0
  41e54c:	ldr	x0, [sp, #120]
  41e550:	ldr	x0, [x0, #40]
  41e554:	cmp	x1, x0
  41e558:	b.cs	41e5c8 <ferror@plt+0x1c848>  // b.hs, b.nlast
  41e55c:	ldr	x0, [sp, #104]
  41e560:	ldr	x0, [x0, #8]
  41e564:	and	x0, x0, #0x2
  41e568:	cmp	x0, #0x0
  41e56c:	b.eq	41e5ac <ferror@plt+0x1c82c>  // b.none
  41e570:	ldr	x0, [sp, #104]
  41e574:	ldr	x1, [x0, #16]
  41e578:	ldr	x0, [sp, #120]
  41e57c:	ldr	x0, [x0, #24]
  41e580:	cmp	x1, x0
  41e584:	b.ls	41e5c8 <ferror@plt+0x1c848>  // b.plast
  41e588:	ldr	x0, [sp, #104]
  41e58c:	ldr	x1, [x0, #16]
  41e590:	ldr	x0, [sp, #120]
  41e594:	ldr	x0, [x0, #24]
  41e598:	sub	x1, x1, x0
  41e59c:	ldr	x0, [sp, #120]
  41e5a0:	ldr	x0, [x0, #48]
  41e5a4:	cmp	x1, x0
  41e5a8:	b.cs	41e5c8 <ferror@plt+0x1c848>  // b.hs, b.nlast
  41e5ac:	ldr	x1, [sp, #104]
  41e5b0:	ldr	x0, [sp, #40]
  41e5b4:	bl	40ee18 <ferror@plt+0xd098>
  41e5b8:	mov	x1, x0
  41e5bc:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e5c0:	add	x0, x0, #0x9b8
  41e5c4:	bl	401cf0 <printf@plt>
  41e5c8:	ldr	w0, [sp, #112]
  41e5cc:	add	w0, w0, #0x1
  41e5d0:	str	w0, [sp, #112]
  41e5d4:	ldr	x0, [sp, #104]
  41e5d8:	add	x0, x0, #0x50
  41e5dc:	str	x0, [sp, #104]
  41e5e0:	ldr	x0, [sp, #40]
  41e5e4:	ldr	w0, [x0, #100]
  41e5e8:	ldr	w1, [sp, #112]
  41e5ec:	cmp	w1, w0
  41e5f0:	b.cc	41e1e0 <ferror@plt+0x1c460>  // b.lo, b.ul, b.last
  41e5f4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  41e5f8:	add	x0, x0, #0x708
  41e5fc:	ldr	x0, [x0]
  41e600:	mov	x1, x0
  41e604:	mov	w0, #0xa                   	// #10
  41e608:	bl	4019d0 <putc@plt>
  41e60c:	ldr	w0, [sp, #132]
  41e610:	add	w0, w0, #0x1
  41e614:	str	w0, [sp, #132]
  41e618:	ldr	x0, [sp, #40]
  41e61c:	ldr	w0, [x0, #92]
  41e620:	ldr	w1, [sp, #132]
  41e624:	cmp	w1, w0
  41e628:	b.cc	41e19c <ferror@plt+0x1c41c>  // b.lo, b.ul, b.last
  41e62c:	mov	w0, #0x1                   	// #1
  41e630:	ldp	x19, x20, [sp, #16]
  41e634:	ldp	x29, x30, [sp], #144
  41e638:	ret
  41e63c:	stp	x29, x30, [sp, #-64]!
  41e640:	mov	x29, sp
  41e644:	str	x0, [sp, #40]
  41e648:	str	x1, [sp, #32]
  41e64c:	str	x2, [sp, #24]
  41e650:	ldr	x0, [sp, #40]
  41e654:	bl	41d4fc <ferror@plt+0x1b77c>
  41e658:	cmp	w0, #0x0
  41e65c:	b.ne	41e678 <ferror@plt+0x1c8f8>  // b.any
  41e660:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e664:	add	x0, x0, #0x9c0
  41e668:	bl	401d40 <gettext@plt>
  41e66c:	bl	46efd4 <warn@@Base>
  41e670:	ldr	x0, [sp, #32]
  41e674:	b	41e754 <ferror@plt+0x1c9d4>
  41e678:	ldr	x0, [sp, #40]
  41e67c:	ldr	x0, [x0, #120]
  41e680:	str	x0, [sp, #56]
  41e684:	b	41e714 <ferror@plt+0x1c994>
  41e688:	ldr	x0, [sp, #56]
  41e68c:	ldr	x0, [x0]
  41e690:	cmp	x0, #0x1
  41e694:	b.ne	41e704 <ferror@plt+0x1c984>  // b.any
  41e698:	ldr	x0, [sp, #56]
  41e69c:	ldr	x1, [x0, #24]
  41e6a0:	ldr	x0, [sp, #56]
  41e6a4:	ldr	x0, [x0, #56]
  41e6a8:	neg	x0, x0
  41e6ac:	and	x0, x1, x0
  41e6b0:	ldr	x1, [sp, #32]
  41e6b4:	cmp	x1, x0
  41e6b8:	b.cc	41e708 <ferror@plt+0x1c988>  // b.lo, b.ul, b.last
  41e6bc:	ldr	x1, [sp, #32]
  41e6c0:	ldr	x0, [sp, #24]
  41e6c4:	add	x1, x1, x0
  41e6c8:	ldr	x0, [sp, #56]
  41e6cc:	ldr	x2, [x0, #24]
  41e6d0:	ldr	x0, [sp, #56]
  41e6d4:	ldr	x0, [x0, #40]
  41e6d8:	add	x0, x2, x0
  41e6dc:	cmp	x1, x0
  41e6e0:	b.hi	41e708 <ferror@plt+0x1c988>  // b.pmore
  41e6e4:	ldr	x0, [sp, #56]
  41e6e8:	ldr	x0, [x0, #24]
  41e6ec:	ldr	x1, [sp, #32]
  41e6f0:	sub	x1, x1, x0
  41e6f4:	ldr	x0, [sp, #56]
  41e6f8:	ldr	x0, [x0, #16]
  41e6fc:	add	x0, x1, x0
  41e700:	b	41e754 <ferror@plt+0x1c9d4>
  41e704:	nop
  41e708:	ldr	x0, [sp, #56]
  41e70c:	add	x0, x0, #0x40
  41e710:	str	x0, [sp, #56]
  41e714:	ldr	x0, [sp, #40]
  41e718:	ldr	x1, [x0, #120]
  41e71c:	ldr	x0, [sp, #40]
  41e720:	ldr	w0, [x0, #92]
  41e724:	mov	w0, w0
  41e728:	lsl	x0, x0, #6
  41e72c:	add	x0, x1, x0
  41e730:	ldr	x1, [sp, #56]
  41e734:	cmp	x1, x0
  41e738:	b.cc	41e688 <ferror@plt+0x1c908>  // b.lo, b.ul, b.last
  41e73c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e740:	add	x0, x0, #0xa00
  41e744:	bl	401d40 <gettext@plt>
  41e748:	ldr	x1, [sp, #32]
  41e74c:	bl	46efd4 <warn@@Base>
  41e750:	ldr	x0, [sp, #32]
  41e754:	ldp	x29, x30, [sp], #64
  41e758:	ret
  41e75c:	stp	x29, x30, [sp, #-96]!
  41e760:	mov	x29, sp
  41e764:	stp	x19, x20, [sp, #16]
  41e768:	str	x21, [sp, #32]
  41e76c:	str	x0, [sp, #56]
  41e770:	str	w1, [sp, #52]
  41e774:	ldr	x0, [sp, #56]
  41e778:	ldr	w0, [x0, #96]
  41e77c:	str	w0, [sp, #80]
  41e780:	ldr	w0, [sp, #52]
  41e784:	cmp	w0, #0x0
  41e788:	b.ne	41e798 <ferror@plt+0x1ca18>  // b.any
  41e78c:	ldr	x0, [sp, #56]
  41e790:	ldr	w0, [x0, #100]
  41e794:	b	41e79c <ferror@plt+0x1ca1c>
  41e798:	mov	w0, #0x1                   	// #1
  41e79c:	str	w0, [sp, #76]
  41e7a0:	ldr	w0, [sp, #80]
  41e7a4:	cmp	w0, #0x0
  41e7a8:	b.eq	41e7b8 <ferror@plt+0x1ca38>  // b.none
  41e7ac:	ldr	w0, [sp, #76]
  41e7b0:	cmp	w0, #0x0
  41e7b4:	b.ne	41e7c0 <ferror@plt+0x1ca40>  // b.any
  41e7b8:	mov	w0, #0x0                   	// #0
  41e7bc:	b	41ec70 <ferror@plt+0x1cef0>
  41e7c0:	ldr	w0, [sp, #80]
  41e7c4:	cmp	w0, #0x27
  41e7c8:	b.hi	41e7f0 <ferror@plt+0x1ca70>  // b.pmore
  41e7cc:	ldr	w0, [sp, #52]
  41e7d0:	cmp	w0, #0x0
  41e7d4:	b.ne	41e7e8 <ferror@plt+0x1ca68>  // b.any
  41e7d8:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e7dc:	add	x0, x0, #0xa40
  41e7e0:	bl	401d40 <gettext@plt>
  41e7e4:	bl	46eed4 <error@@Base>
  41e7e8:	mov	w0, #0x0                   	// #0
  41e7ec:	b	41ec70 <ferror@plt+0x1cef0>
  41e7f0:	ldr	w0, [sp, #52]
  41e7f4:	cmp	w0, #0x0
  41e7f8:	b.ne	41e818 <ferror@plt+0x1ca98>  // b.any
  41e7fc:	ldr	w0, [sp, #80]
  41e800:	cmp	w0, #0x28
  41e804:	b.ls	41e818 <ferror@plt+0x1ca98>  // b.plast
  41e808:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e80c:	add	x0, x0, #0xa98
  41e810:	bl	401d40 <gettext@plt>
  41e814:	bl	46efd4 <warn@@Base>
  41e818:	ldr	x0, [sp, #56]
  41e81c:	ldr	x19, [x0, #56]
  41e820:	ldr	w20, [sp, #80]
  41e824:	ldr	w21, [sp, #76]
  41e828:	ldr	w0, [sp, #52]
  41e82c:	cmp	w0, #0x0
  41e830:	b.ne	41e844 <ferror@plt+0x1cac4>  // b.any
  41e834:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e838:	add	x0, x0, #0xaf8
  41e83c:	bl	401d40 <gettext@plt>
  41e840:	b	41e848 <ferror@plt+0x1cac8>
  41e844:	mov	x0, #0x0                   	// #0
  41e848:	mov	x5, x0
  41e84c:	mov	x4, x21
  41e850:	mov	x3, x20
  41e854:	mov	x2, x19
  41e858:	ldr	x1, [sp, #56]
  41e85c:	mov	x0, #0x0                   	// #0
  41e860:	bl	40e704 <ferror@plt+0xc984>
  41e864:	str	x0, [sp, #64]
  41e868:	ldr	x0, [sp, #64]
  41e86c:	cmp	x0, #0x0
  41e870:	b.ne	41e87c <ferror@plt+0x1cafc>  // b.any
  41e874:	mov	w0, #0x0                   	// #0
  41e878:	b	41ec70 <ferror@plt+0x1cef0>
  41e87c:	ldr	x0, [sp, #56]
  41e880:	ldr	x0, [x0, #112]
  41e884:	bl	401c10 <free@plt>
  41e888:	ldr	w0, [sp, #76]
  41e88c:	mov	x1, #0x50                  	// #80
  41e890:	bl	46d8cc <ferror@plt+0x6bb4c>
  41e894:	mov	x1, x0
  41e898:	ldr	x0, [sp, #56]
  41e89c:	str	x1, [x0, #112]
  41e8a0:	ldr	x0, [sp, #56]
  41e8a4:	ldr	x0, [x0, #112]
  41e8a8:	cmp	x0, #0x0
  41e8ac:	b.ne	41e8e0 <ferror@plt+0x1cb60>  // b.any
  41e8b0:	ldr	w0, [sp, #52]
  41e8b4:	cmp	w0, #0x0
  41e8b8:	b.ne	41e8d0 <ferror@plt+0x1cb50>  // b.any
  41e8bc:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41e8c0:	add	x0, x0, #0xb08
  41e8c4:	bl	401d40 <gettext@plt>
  41e8c8:	ldr	w1, [sp, #76]
  41e8cc:	bl	46eed4 <error@@Base>
  41e8d0:	ldr	x0, [sp, #64]
  41e8d4:	bl	401c10 <free@plt>
  41e8d8:	mov	w0, #0x0                   	// #0
  41e8dc:	b	41ec70 <ferror@plt+0x1cef0>
  41e8e0:	str	wzr, [sp, #84]
  41e8e4:	ldr	x0, [sp, #56]
  41e8e8:	ldr	x0, [x0, #112]
  41e8ec:	str	x0, [sp, #88]
  41e8f0:	b	41ec54 <ferror@plt+0x1ced4>
  41e8f4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41e8f8:	add	x0, x0, #0x580
  41e8fc:	ldr	x2, [x0]
  41e900:	ldr	w1, [sp, #84]
  41e904:	mov	x0, x1
  41e908:	lsl	x0, x0, #2
  41e90c:	add	x0, x0, x1
  41e910:	lsl	x0, x0, #3
  41e914:	mov	x1, x0
  41e918:	ldr	x0, [sp, #64]
  41e91c:	add	x0, x0, x1
  41e920:	mov	w1, #0x4                   	// #4
  41e924:	blr	x2
  41e928:	mov	w1, w0
  41e92c:	ldr	x0, [sp, #88]
  41e930:	str	w1, [x0]
  41e934:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41e938:	add	x0, x0, #0x580
  41e93c:	ldr	x2, [x0]
  41e940:	ldr	w1, [sp, #84]
  41e944:	mov	x0, x1
  41e948:	lsl	x0, x0, #2
  41e94c:	add	x0, x0, x1
  41e950:	lsl	x0, x0, #3
  41e954:	mov	x1, x0
  41e958:	ldr	x0, [sp, #64]
  41e95c:	add	x0, x0, x1
  41e960:	add	x0, x0, #0x4
  41e964:	mov	w1, #0x4                   	// #4
  41e968:	blr	x2
  41e96c:	mov	w1, w0
  41e970:	ldr	x0, [sp, #88]
  41e974:	str	w1, [x0, #4]
  41e978:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41e97c:	add	x0, x0, #0x580
  41e980:	ldr	x2, [x0]
  41e984:	ldr	w1, [sp, #84]
  41e988:	mov	x0, x1
  41e98c:	lsl	x0, x0, #2
  41e990:	add	x0, x0, x1
  41e994:	lsl	x0, x0, #3
  41e998:	mov	x1, x0
  41e99c:	ldr	x0, [sp, #64]
  41e9a0:	add	x0, x0, x1
  41e9a4:	add	x0, x0, #0x8
  41e9a8:	mov	w1, #0x4                   	// #4
  41e9ac:	blr	x2
  41e9b0:	mov	x1, x0
  41e9b4:	ldr	x0, [sp, #88]
  41e9b8:	str	x1, [x0, #8]
  41e9bc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41e9c0:	add	x0, x0, #0x580
  41e9c4:	ldr	x2, [x0]
  41e9c8:	ldr	w1, [sp, #84]
  41e9cc:	mov	x0, x1
  41e9d0:	lsl	x0, x0, #2
  41e9d4:	add	x0, x0, x1
  41e9d8:	lsl	x0, x0, #3
  41e9dc:	mov	x1, x0
  41e9e0:	ldr	x0, [sp, #64]
  41e9e4:	add	x0, x0, x1
  41e9e8:	add	x0, x0, #0xc
  41e9ec:	mov	w1, #0x4                   	// #4
  41e9f0:	blr	x2
  41e9f4:	mov	x1, x0
  41e9f8:	ldr	x0, [sp, #88]
  41e9fc:	str	x1, [x0, #16]
  41ea00:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41ea04:	add	x0, x0, #0x580
  41ea08:	ldr	x2, [x0]
  41ea0c:	ldr	w1, [sp, #84]
  41ea10:	mov	x0, x1
  41ea14:	lsl	x0, x0, #2
  41ea18:	add	x0, x0, x1
  41ea1c:	lsl	x0, x0, #3
  41ea20:	mov	x1, x0
  41ea24:	ldr	x0, [sp, #64]
  41ea28:	add	x0, x0, x1
  41ea2c:	add	x0, x0, #0x10
  41ea30:	mov	w1, #0x4                   	// #4
  41ea34:	blr	x2
  41ea38:	mov	x1, x0
  41ea3c:	ldr	x0, [sp, #88]
  41ea40:	str	x1, [x0, #24]
  41ea44:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41ea48:	add	x0, x0, #0x580
  41ea4c:	ldr	x2, [x0]
  41ea50:	ldr	w1, [sp, #84]
  41ea54:	mov	x0, x1
  41ea58:	lsl	x0, x0, #2
  41ea5c:	add	x0, x0, x1
  41ea60:	lsl	x0, x0, #3
  41ea64:	mov	x1, x0
  41ea68:	ldr	x0, [sp, #64]
  41ea6c:	add	x0, x0, x1
  41ea70:	add	x0, x0, #0x14
  41ea74:	mov	w1, #0x4                   	// #4
  41ea78:	blr	x2
  41ea7c:	mov	x1, x0
  41ea80:	ldr	x0, [sp, #88]
  41ea84:	str	x1, [x0, #32]
  41ea88:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41ea8c:	add	x0, x0, #0x580
  41ea90:	ldr	x2, [x0]
  41ea94:	ldr	w1, [sp, #84]
  41ea98:	mov	x0, x1
  41ea9c:	lsl	x0, x0, #2
  41eaa0:	add	x0, x0, x1
  41eaa4:	lsl	x0, x0, #3
  41eaa8:	mov	x1, x0
  41eaac:	ldr	x0, [sp, #64]
  41eab0:	add	x0, x0, x1
  41eab4:	add	x0, x0, #0x18
  41eab8:	mov	w1, #0x4                   	// #4
  41eabc:	blr	x2
  41eac0:	mov	w1, w0
  41eac4:	ldr	x0, [sp, #88]
  41eac8:	str	w1, [x0, #40]
  41eacc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41ead0:	add	x0, x0, #0x580
  41ead4:	ldr	x2, [x0]
  41ead8:	ldr	w1, [sp, #84]
  41eadc:	mov	x0, x1
  41eae0:	lsl	x0, x0, #2
  41eae4:	add	x0, x0, x1
  41eae8:	lsl	x0, x0, #3
  41eaec:	mov	x1, x0
  41eaf0:	ldr	x0, [sp, #64]
  41eaf4:	add	x0, x0, x1
  41eaf8:	add	x0, x0, #0x1c
  41eafc:	mov	w1, #0x4                   	// #4
  41eb00:	blr	x2
  41eb04:	mov	w1, w0
  41eb08:	ldr	x0, [sp, #88]
  41eb0c:	str	w1, [x0, #44]
  41eb10:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41eb14:	add	x0, x0, #0x580
  41eb18:	ldr	x2, [x0]
  41eb1c:	ldr	w1, [sp, #84]
  41eb20:	mov	x0, x1
  41eb24:	lsl	x0, x0, #2
  41eb28:	add	x0, x0, x1
  41eb2c:	lsl	x0, x0, #3
  41eb30:	mov	x1, x0
  41eb34:	ldr	x0, [sp, #64]
  41eb38:	add	x0, x0, x1
  41eb3c:	add	x0, x0, #0x20
  41eb40:	mov	w1, #0x4                   	// #4
  41eb44:	blr	x2
  41eb48:	mov	x1, x0
  41eb4c:	ldr	x0, [sp, #88]
  41eb50:	str	x1, [x0, #48]
  41eb54:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41eb58:	add	x0, x0, #0x580
  41eb5c:	ldr	x2, [x0]
  41eb60:	ldr	w1, [sp, #84]
  41eb64:	mov	x0, x1
  41eb68:	lsl	x0, x0, #2
  41eb6c:	add	x0, x0, x1
  41eb70:	lsl	x0, x0, #3
  41eb74:	mov	x1, x0
  41eb78:	ldr	x0, [sp, #64]
  41eb7c:	add	x0, x0, x1
  41eb80:	add	x0, x0, #0x24
  41eb84:	mov	w1, #0x4                   	// #4
  41eb88:	blr	x2
  41eb8c:	mov	x1, x0
  41eb90:	ldr	x0, [sp, #88]
  41eb94:	str	x1, [x0, #56]
  41eb98:	ldr	w0, [sp, #52]
  41eb9c:	cmp	w0, #0x0
  41eba0:	b.ne	41ebe0 <ferror@plt+0x1ce60>  // b.any
  41eba4:	ldr	x0, [sp, #88]
  41eba8:	ldr	w0, [x0, #40]
  41ebac:	ldr	w1, [sp, #76]
  41ebb0:	cmp	w1, w0
  41ebb4:	b.cs	41ebe0 <ferror@plt+0x1ce60>  // b.hs, b.nlast
  41ebb8:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41ebbc:	add	x0, x0, #0xb38
  41ebc0:	bl	401d40 <gettext@plt>
  41ebc4:	mov	x3, x0
  41ebc8:	ldr	x0, [sp, #88]
  41ebcc:	ldr	w0, [x0, #40]
  41ebd0:	mov	w2, w0
  41ebd4:	ldr	w1, [sp, #84]
  41ebd8:	mov	x0, x3
  41ebdc:	bl	46efd4 <warn@@Base>
  41ebe0:	ldr	w0, [sp, #52]
  41ebe4:	cmp	w0, #0x0
  41ebe8:	b.ne	41ec3c <ferror@plt+0x1cebc>  // b.any
  41ebec:	ldr	x0, [sp, #88]
  41ebf0:	ldr	x0, [x0, #8]
  41ebf4:	and	x0, x0, #0x40
  41ebf8:	cmp	x0, #0x0
  41ebfc:	b.eq	41ec3c <ferror@plt+0x1cebc>  // b.none
  41ec00:	ldr	x0, [sp, #88]
  41ec04:	ldr	w0, [x0, #44]
  41ec08:	ldr	w1, [sp, #76]
  41ec0c:	cmp	w1, w0
  41ec10:	b.cs	41ec3c <ferror@plt+0x1cebc>  // b.hs, b.nlast
  41ec14:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41ec18:	add	x0, x0, #0xb70
  41ec1c:	bl	401d40 <gettext@plt>
  41ec20:	mov	x3, x0
  41ec24:	ldr	x0, [sp, #88]
  41ec28:	ldr	w0, [x0, #44]
  41ec2c:	mov	w2, w0
  41ec30:	ldr	w1, [sp, #84]
  41ec34:	mov	x0, x3
  41ec38:	bl	46efd4 <warn@@Base>
  41ec3c:	ldr	w0, [sp, #84]
  41ec40:	add	w0, w0, #0x1
  41ec44:	str	w0, [sp, #84]
  41ec48:	ldr	x0, [sp, #88]
  41ec4c:	add	x0, x0, #0x50
  41ec50:	str	x0, [sp, #88]
  41ec54:	ldr	w1, [sp, #84]
  41ec58:	ldr	w0, [sp, #76]
  41ec5c:	cmp	w1, w0
  41ec60:	b.cc	41e8f4 <ferror@plt+0x1cb74>  // b.lo, b.ul, b.last
  41ec64:	ldr	x0, [sp, #64]
  41ec68:	bl	401c10 <free@plt>
  41ec6c:	mov	w0, #0x1                   	// #1
  41ec70:	ldp	x19, x20, [sp, #16]
  41ec74:	ldr	x21, [sp, #32]
  41ec78:	ldp	x29, x30, [sp], #96
  41ec7c:	ret
  41ec80:	stp	x29, x30, [sp, #-96]!
  41ec84:	mov	x29, sp
  41ec88:	stp	x19, x20, [sp, #16]
  41ec8c:	str	x21, [sp, #32]
  41ec90:	str	x0, [sp, #56]
  41ec94:	str	w1, [sp, #52]
  41ec98:	ldr	x0, [sp, #56]
  41ec9c:	ldr	w0, [x0, #96]
  41eca0:	str	w0, [sp, #80]
  41eca4:	ldr	w0, [sp, #52]
  41eca8:	cmp	w0, #0x0
  41ecac:	b.ne	41ecbc <ferror@plt+0x1cf3c>  // b.any
  41ecb0:	ldr	x0, [sp, #56]
  41ecb4:	ldr	w0, [x0, #100]
  41ecb8:	b	41ecc0 <ferror@plt+0x1cf40>
  41ecbc:	mov	w0, #0x1                   	// #1
  41ecc0:	str	w0, [sp, #76]
  41ecc4:	ldr	w0, [sp, #80]
  41ecc8:	cmp	w0, #0x0
  41eccc:	b.eq	41ecdc <ferror@plt+0x1cf5c>  // b.none
  41ecd0:	ldr	w0, [sp, #76]
  41ecd4:	cmp	w0, #0x0
  41ecd8:	b.ne	41ece4 <ferror@plt+0x1cf64>  // b.any
  41ecdc:	mov	w0, #0x0                   	// #0
  41ece0:	b	41f0f4 <ferror@plt+0x1d374>
  41ece4:	ldr	w0, [sp, #80]
  41ece8:	cmp	w0, #0x3f
  41ecec:	b.hi	41ed14 <ferror@plt+0x1cf94>  // b.pmore
  41ecf0:	ldr	w0, [sp, #52]
  41ecf4:	cmp	w0, #0x0
  41ecf8:	b.ne	41ed0c <ferror@plt+0x1cf8c>  // b.any
  41ecfc:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41ed00:	add	x0, x0, #0xa40
  41ed04:	bl	401d40 <gettext@plt>
  41ed08:	bl	46eed4 <error@@Base>
  41ed0c:	mov	w0, #0x0                   	// #0
  41ed10:	b	41f0f4 <ferror@plt+0x1d374>
  41ed14:	ldr	w0, [sp, #52]
  41ed18:	cmp	w0, #0x0
  41ed1c:	b.ne	41ed3c <ferror@plt+0x1cfbc>  // b.any
  41ed20:	ldr	w0, [sp, #80]
  41ed24:	cmp	w0, #0x40
  41ed28:	b.ls	41ed3c <ferror@plt+0x1cfbc>  // b.plast
  41ed2c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41ed30:	add	x0, x0, #0xa98
  41ed34:	bl	401d40 <gettext@plt>
  41ed38:	bl	46efd4 <warn@@Base>
  41ed3c:	ldr	x0, [sp, #56]
  41ed40:	ldr	x19, [x0, #56]
  41ed44:	ldr	w20, [sp, #80]
  41ed48:	ldr	w21, [sp, #76]
  41ed4c:	ldr	w0, [sp, #52]
  41ed50:	cmp	w0, #0x0
  41ed54:	b.ne	41ed68 <ferror@plt+0x1cfe8>  // b.any
  41ed58:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41ed5c:	add	x0, x0, #0xaf8
  41ed60:	bl	401d40 <gettext@plt>
  41ed64:	b	41ed6c <ferror@plt+0x1cfec>
  41ed68:	mov	x0, #0x0                   	// #0
  41ed6c:	mov	x5, x0
  41ed70:	mov	x4, x21
  41ed74:	mov	x3, x20
  41ed78:	mov	x2, x19
  41ed7c:	ldr	x1, [sp, #56]
  41ed80:	mov	x0, #0x0                   	// #0
  41ed84:	bl	40e704 <ferror@plt+0xc984>
  41ed88:	str	x0, [sp, #64]
  41ed8c:	ldr	x0, [sp, #64]
  41ed90:	cmp	x0, #0x0
  41ed94:	b.ne	41eda0 <ferror@plt+0x1d020>  // b.any
  41ed98:	mov	w0, #0x0                   	// #0
  41ed9c:	b	41f0f4 <ferror@plt+0x1d374>
  41eda0:	ldr	x0, [sp, #56]
  41eda4:	ldr	x0, [x0, #112]
  41eda8:	bl	401c10 <free@plt>
  41edac:	ldr	w0, [sp, #76]
  41edb0:	mov	x1, #0x50                  	// #80
  41edb4:	bl	46d8cc <ferror@plt+0x6bb4c>
  41edb8:	mov	x1, x0
  41edbc:	ldr	x0, [sp, #56]
  41edc0:	str	x1, [x0, #112]
  41edc4:	ldr	x0, [sp, #56]
  41edc8:	ldr	x0, [x0, #112]
  41edcc:	cmp	x0, #0x0
  41edd0:	b.ne	41ee04 <ferror@plt+0x1d084>  // b.any
  41edd4:	ldr	w0, [sp, #52]
  41edd8:	cmp	w0, #0x0
  41eddc:	b.ne	41edf4 <ferror@plt+0x1d074>  // b.any
  41ede0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41ede4:	add	x0, x0, #0xb08
  41ede8:	bl	401d40 <gettext@plt>
  41edec:	ldr	w1, [sp, #76]
  41edf0:	bl	46eed4 <error@@Base>
  41edf4:	ldr	x0, [sp, #64]
  41edf8:	bl	401c10 <free@plt>
  41edfc:	mov	w0, #0x0                   	// #0
  41ee00:	b	41f0f4 <ferror@plt+0x1d374>
  41ee04:	str	wzr, [sp, #84]
  41ee08:	ldr	x0, [sp, #56]
  41ee0c:	ldr	x0, [x0, #112]
  41ee10:	str	x0, [sp, #88]
  41ee14:	b	41f0d8 <ferror@plt+0x1d358>
  41ee18:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41ee1c:	add	x0, x0, #0x580
  41ee20:	ldr	x2, [x0]
  41ee24:	ldr	w0, [sp, #84]
  41ee28:	lsl	x0, x0, #6
  41ee2c:	ldr	x1, [sp, #64]
  41ee30:	add	x0, x1, x0
  41ee34:	mov	w1, #0x4                   	// #4
  41ee38:	blr	x2
  41ee3c:	mov	w1, w0
  41ee40:	ldr	x0, [sp, #88]
  41ee44:	str	w1, [x0]
  41ee48:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41ee4c:	add	x0, x0, #0x580
  41ee50:	ldr	x2, [x0]
  41ee54:	ldr	w0, [sp, #84]
  41ee58:	lsl	x0, x0, #6
  41ee5c:	ldr	x1, [sp, #64]
  41ee60:	add	x0, x1, x0
  41ee64:	add	x0, x0, #0x4
  41ee68:	mov	w1, #0x4                   	// #4
  41ee6c:	blr	x2
  41ee70:	mov	w1, w0
  41ee74:	ldr	x0, [sp, #88]
  41ee78:	str	w1, [x0, #4]
  41ee7c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41ee80:	add	x0, x0, #0x580
  41ee84:	ldr	x2, [x0]
  41ee88:	ldr	w0, [sp, #84]
  41ee8c:	lsl	x0, x0, #6
  41ee90:	ldr	x1, [sp, #64]
  41ee94:	add	x0, x1, x0
  41ee98:	add	x0, x0, #0x8
  41ee9c:	mov	w1, #0x8                   	// #8
  41eea0:	blr	x2
  41eea4:	mov	x1, x0
  41eea8:	ldr	x0, [sp, #88]
  41eeac:	str	x1, [x0, #8]
  41eeb0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41eeb4:	add	x0, x0, #0x580
  41eeb8:	ldr	x2, [x0]
  41eebc:	ldr	w0, [sp, #84]
  41eec0:	lsl	x0, x0, #6
  41eec4:	ldr	x1, [sp, #64]
  41eec8:	add	x0, x1, x0
  41eecc:	add	x0, x0, #0x10
  41eed0:	mov	w1, #0x8                   	// #8
  41eed4:	blr	x2
  41eed8:	mov	x1, x0
  41eedc:	ldr	x0, [sp, #88]
  41eee0:	str	x1, [x0, #16]
  41eee4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41eee8:	add	x0, x0, #0x580
  41eeec:	ldr	x2, [x0]
  41eef0:	ldr	w0, [sp, #84]
  41eef4:	lsl	x0, x0, #6
  41eef8:	ldr	x1, [sp, #64]
  41eefc:	add	x0, x1, x0
  41ef00:	add	x0, x0, #0x20
  41ef04:	mov	w1, #0x8                   	// #8
  41ef08:	blr	x2
  41ef0c:	mov	x1, x0
  41ef10:	ldr	x0, [sp, #88]
  41ef14:	str	x1, [x0, #32]
  41ef18:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41ef1c:	add	x0, x0, #0x580
  41ef20:	ldr	x2, [x0]
  41ef24:	ldr	w0, [sp, #84]
  41ef28:	lsl	x0, x0, #6
  41ef2c:	ldr	x1, [sp, #64]
  41ef30:	add	x0, x1, x0
  41ef34:	add	x0, x0, #0x38
  41ef38:	mov	w1, #0x8                   	// #8
  41ef3c:	blr	x2
  41ef40:	mov	x1, x0
  41ef44:	ldr	x0, [sp, #88]
  41ef48:	str	x1, [x0, #56]
  41ef4c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41ef50:	add	x0, x0, #0x580
  41ef54:	ldr	x2, [x0]
  41ef58:	ldr	w0, [sp, #84]
  41ef5c:	lsl	x0, x0, #6
  41ef60:	ldr	x1, [sp, #64]
  41ef64:	add	x0, x1, x0
  41ef68:	add	x0, x0, #0x28
  41ef6c:	mov	w1, #0x4                   	// #4
  41ef70:	blr	x2
  41ef74:	mov	w1, w0
  41ef78:	ldr	x0, [sp, #88]
  41ef7c:	str	w1, [x0, #40]
  41ef80:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41ef84:	add	x0, x0, #0x580
  41ef88:	ldr	x2, [x0]
  41ef8c:	ldr	w0, [sp, #84]
  41ef90:	lsl	x0, x0, #6
  41ef94:	ldr	x1, [sp, #64]
  41ef98:	add	x0, x1, x0
  41ef9c:	add	x0, x0, #0x2c
  41efa0:	mov	w1, #0x4                   	// #4
  41efa4:	blr	x2
  41efa8:	mov	w1, w0
  41efac:	ldr	x0, [sp, #88]
  41efb0:	str	w1, [x0, #44]
  41efb4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41efb8:	add	x0, x0, #0x580
  41efbc:	ldr	x2, [x0]
  41efc0:	ldr	w0, [sp, #84]
  41efc4:	lsl	x0, x0, #6
  41efc8:	ldr	x1, [sp, #64]
  41efcc:	add	x0, x1, x0
  41efd0:	add	x0, x0, #0x18
  41efd4:	mov	w1, #0x8                   	// #8
  41efd8:	blr	x2
  41efdc:	mov	x1, x0
  41efe0:	ldr	x0, [sp, #88]
  41efe4:	str	x1, [x0, #24]
  41efe8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41efec:	add	x0, x0, #0x580
  41eff0:	ldr	x2, [x0]
  41eff4:	ldr	w0, [sp, #84]
  41eff8:	lsl	x0, x0, #6
  41effc:	ldr	x1, [sp, #64]
  41f000:	add	x0, x1, x0
  41f004:	add	x0, x0, #0x30
  41f008:	mov	w1, #0x8                   	// #8
  41f00c:	blr	x2
  41f010:	mov	x1, x0
  41f014:	ldr	x0, [sp, #88]
  41f018:	str	x1, [x0, #48]
  41f01c:	ldr	w0, [sp, #52]
  41f020:	cmp	w0, #0x0
  41f024:	b.ne	41f064 <ferror@plt+0x1d2e4>  // b.any
  41f028:	ldr	x0, [sp, #88]
  41f02c:	ldr	w0, [x0, #40]
  41f030:	ldr	w1, [sp, #76]
  41f034:	cmp	w1, w0
  41f038:	b.cs	41f064 <ferror@plt+0x1d2e4>  // b.hs, b.nlast
  41f03c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f040:	add	x0, x0, #0xb38
  41f044:	bl	401d40 <gettext@plt>
  41f048:	mov	x3, x0
  41f04c:	ldr	x0, [sp, #88]
  41f050:	ldr	w0, [x0, #40]
  41f054:	mov	w2, w0
  41f058:	ldr	w1, [sp, #84]
  41f05c:	mov	x0, x3
  41f060:	bl	46efd4 <warn@@Base>
  41f064:	ldr	w0, [sp, #52]
  41f068:	cmp	w0, #0x0
  41f06c:	b.ne	41f0c0 <ferror@plt+0x1d340>  // b.any
  41f070:	ldr	x0, [sp, #88]
  41f074:	ldr	x0, [x0, #8]
  41f078:	and	x0, x0, #0x40
  41f07c:	cmp	x0, #0x0
  41f080:	b.eq	41f0c0 <ferror@plt+0x1d340>  // b.none
  41f084:	ldr	x0, [sp, #88]
  41f088:	ldr	w0, [x0, #44]
  41f08c:	ldr	w1, [sp, #76]
  41f090:	cmp	w1, w0
  41f094:	b.cs	41f0c0 <ferror@plt+0x1d340>  // b.hs, b.nlast
  41f098:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f09c:	add	x0, x0, #0xb70
  41f0a0:	bl	401d40 <gettext@plt>
  41f0a4:	mov	x3, x0
  41f0a8:	ldr	x0, [sp, #88]
  41f0ac:	ldr	w0, [x0, #44]
  41f0b0:	mov	w2, w0
  41f0b4:	ldr	w1, [sp, #84]
  41f0b8:	mov	x0, x3
  41f0bc:	bl	46efd4 <warn@@Base>
  41f0c0:	ldr	w0, [sp, #84]
  41f0c4:	add	w0, w0, #0x1
  41f0c8:	str	w0, [sp, #84]
  41f0cc:	ldr	x0, [sp, #88]
  41f0d0:	add	x0, x0, #0x50
  41f0d4:	str	x0, [sp, #88]
  41f0d8:	ldr	w1, [sp, #84]
  41f0dc:	ldr	w0, [sp, #76]
  41f0e0:	cmp	w1, w0
  41f0e4:	b.cc	41ee18 <ferror@plt+0x1d098>  // b.lo, b.ul, b.last
  41f0e8:	ldr	x0, [sp, #64]
  41f0ec:	bl	401c10 <free@plt>
  41f0f0:	mov	w0, #0x1                   	// #1
  41f0f4:	ldp	x19, x20, [sp, #16]
  41f0f8:	ldr	x21, [sp, #32]
  41f0fc:	ldp	x29, x30, [sp], #96
  41f100:	ret
  41f104:	stp	x29, x30, [sp, #-128]!
  41f108:	mov	x29, sp
  41f10c:	stp	x19, x20, [sp, #16]
  41f110:	str	x0, [sp, #56]
  41f114:	str	x1, [sp, #48]
  41f118:	str	x2, [sp, #40]
  41f11c:	str	xzr, [sp, #120]
  41f120:	str	xzr, [sp, #112]
  41f124:	str	xzr, [sp, #104]
  41f128:	str	xzr, [sp, #96]
  41f12c:	ldr	x0, [sp, #48]
  41f130:	ldr	x0, [x0, #32]
  41f134:	cmp	x0, #0x0
  41f138:	b.ne	41f158 <ferror@plt+0x1d3d8>  // b.any
  41f13c:	ldr	x0, [sp, #40]
  41f140:	cmp	x0, #0x0
  41f144:	b.eq	41f150 <ferror@plt+0x1d3d0>  // b.none
  41f148:	ldr	x0, [sp, #40]
  41f14c:	str	xzr, [x0]
  41f150:	mov	x0, #0x0                   	// #0
  41f154:	b	41f690 <ferror@plt+0x1d910>
  41f158:	ldr	x0, [sp, #48]
  41f15c:	ldr	x0, [x0, #56]
  41f160:	cmp	x0, #0x0
  41f164:	b.eq	41f180 <ferror@plt+0x1d400>  // b.none
  41f168:	ldr	x0, [sp, #48]
  41f16c:	ldr	x1, [x0, #56]
  41f170:	ldr	x0, [sp, #48]
  41f174:	ldr	x0, [x0, #32]
  41f178:	cmp	x1, x0
  41f17c:	b.ls	41f1b8 <ferror@plt+0x1d438>  // b.plast
  41f180:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f184:	add	x0, x0, #0xba8
  41f188:	bl	401d40 <gettext@plt>
  41f18c:	mov	x19, x0
  41f190:	ldr	x1, [sp, #48]
  41f194:	ldr	x0, [sp, #56]
  41f198:	bl	40ee18 <ferror@plt+0xd098>
  41f19c:	mov	x1, x0
  41f1a0:	ldr	x0, [sp, #48]
  41f1a4:	ldr	x0, [x0, #56]
  41f1a8:	mov	x2, x0
  41f1ac:	mov	x0, x19
  41f1b0:	bl	46eed4 <error@@Base>
  41f1b4:	b	41f650 <ferror@plt+0x1d8d0>
  41f1b8:	ldr	x0, [sp, #48]
  41f1bc:	ldr	x1, [x0, #32]
  41f1c0:	ldr	x0, [sp, #56]
  41f1c4:	ldr	x0, [x0, #16]
  41f1c8:	cmp	x1, x0
  41f1cc:	b.ls	41f208 <ferror@plt+0x1d488>  // b.plast
  41f1d0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f1d4:	add	x0, x0, #0xbd8
  41f1d8:	bl	401d40 <gettext@plt>
  41f1dc:	mov	x19, x0
  41f1e0:	ldr	x1, [sp, #48]
  41f1e4:	ldr	x0, [sp, #56]
  41f1e8:	bl	40ee18 <ferror@plt+0xd098>
  41f1ec:	mov	x1, x0
  41f1f0:	ldr	x0, [sp, #48]
  41f1f4:	ldr	x0, [x0, #32]
  41f1f8:	mov	x2, x0
  41f1fc:	mov	x0, x19
  41f200:	bl	46eed4 <error@@Base>
  41f204:	b	41f650 <ferror@plt+0x1d8d0>
  41f208:	ldr	x0, [sp, #48]
  41f20c:	ldr	x1, [x0, #32]
  41f210:	ldr	x0, [sp, #48]
  41f214:	ldr	x0, [x0, #56]
  41f218:	udiv	x0, x1, x0
  41f21c:	str	x0, [sp, #120]
  41f220:	ldr	x0, [sp, #120]
  41f224:	lsl	x1, x0, #4
  41f228:	ldr	x0, [sp, #48]
  41f22c:	ldr	x0, [x0, #32]
  41f230:	add	x0, x0, #0x1
  41f234:	cmp	x1, x0
  41f238:	b.ls	41f284 <ferror@plt+0x1d504>  // b.plast
  41f23c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f240:	add	x0, x0, #0xc08
  41f244:	bl	401d40 <gettext@plt>
  41f248:	mov	x20, x0
  41f24c:	ldr	x0, [sp, #48]
  41f250:	ldr	x19, [x0, #32]
  41f254:	ldr	x1, [sp, #48]
  41f258:	ldr	x0, [sp, #56]
  41f25c:	bl	40ee18 <ferror@plt+0xd098>
  41f260:	mov	x1, x0
  41f264:	ldr	x0, [sp, #48]
  41f268:	ldr	x0, [x0, #56]
  41f26c:	mov	x3, x0
  41f270:	mov	x2, x1
  41f274:	mov	x1, x19
  41f278:	mov	x0, x20
  41f27c:	bl	46eed4 <error@@Base>
  41f280:	b	41f650 <ferror@plt+0x1d8d0>
  41f284:	ldr	x0, [sp, #48]
  41f288:	ldr	x0, [x0, #24]
  41f28c:	mov	x20, x0
  41f290:	ldr	x0, [sp, #48]
  41f294:	ldr	x19, [x0, #32]
  41f298:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41f29c:	add	x0, x0, #0xe60
  41f2a0:	bl	401d40 <gettext@plt>
  41f2a4:	mov	x5, x0
  41f2a8:	mov	x4, x19
  41f2ac:	mov	x3, #0x1                   	// #1
  41f2b0:	mov	x2, x20
  41f2b4:	ldr	x1, [sp, #56]
  41f2b8:	mov	x0, #0x0                   	// #0
  41f2bc:	bl	40e704 <ferror@plt+0xc984>
  41f2c0:	str	x0, [sp, #112]
  41f2c4:	ldr	x0, [sp, #112]
  41f2c8:	cmp	x0, #0x0
  41f2cc:	b.eq	41f644 <ferror@plt+0x1d8c4>  // b.none
  41f2d0:	str	xzr, [sp, #104]
  41f2d4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41f2d8:	add	x0, x0, #0x910
  41f2dc:	ldr	x0, [x0]
  41f2e0:	str	x0, [sp, #72]
  41f2e4:	b	41f418 <ferror@plt+0x1d698>
  41f2e8:	ldr	x0, [sp, #72]
  41f2ec:	ldr	x0, [x0]
  41f2f0:	ldr	w0, [x0, #40]
  41f2f4:	mov	w0, w0
  41f2f8:	ldr	x1, [sp, #56]
  41f2fc:	ldr	x1, [x1, #112]
  41f300:	ldr	x2, [sp, #48]
  41f304:	sub	x1, x2, x1
  41f308:	asr	x2, x1, #4
  41f30c:	mov	x1, #0xcccccccccccccccc    	// #-3689348814741910324
  41f310:	movk	x1, #0xcccd
  41f314:	mul	x1, x2, x1
  41f318:	cmp	x0, x1
  41f31c:	b.ne	41f408 <ferror@plt+0x1d688>  // b.any
  41f320:	ldr	x0, [sp, #104]
  41f324:	cmp	x0, #0x0
  41f328:	b.eq	41f344 <ferror@plt+0x1d5c4>  // b.none
  41f32c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f330:	add	x0, x0, #0xc50
  41f334:	bl	401d40 <gettext@plt>
  41f338:	bl	46eed4 <error@@Base>
  41f33c:	ldr	x0, [sp, #104]
  41f340:	bl	401c10 <free@plt>
  41f344:	ldr	x0, [sp, #72]
  41f348:	ldr	x0, [x0]
  41f34c:	ldr	x0, [x0, #24]
  41f350:	mov	x20, x0
  41f354:	ldr	x0, [sp, #72]
  41f358:	ldr	x0, [x0]
  41f35c:	ldr	x19, [x0, #32]
  41f360:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f364:	add	x0, x0, #0xca0
  41f368:	bl	401d40 <gettext@plt>
  41f36c:	mov	x5, x0
  41f370:	mov	x4, x19
  41f374:	mov	x3, #0x1                   	// #1
  41f378:	mov	x2, x20
  41f37c:	ldr	x1, [sp, #56]
  41f380:	mov	x0, #0x0                   	// #0
  41f384:	bl	40e704 <ferror@plt+0xc984>
  41f388:	str	x0, [sp, #104]
  41f38c:	ldr	x0, [sp, #104]
  41f390:	cmp	x0, #0x0
  41f394:	b.eq	41f64c <ferror@plt+0x1d8cc>  // b.none
  41f398:	ldr	x0, [sp, #72]
  41f39c:	ldr	x0, [x0]
  41f3a0:	ldr	x0, [x0, #32]
  41f3a4:	lsr	x0, x0, #2
  41f3a8:	ldr	x1, [sp, #120]
  41f3ac:	cmp	x1, x0
  41f3b0:	b.ls	41f40c <ferror@plt+0x1d68c>  // b.plast
  41f3b4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f3b8:	add	x0, x0, #0xcc0
  41f3bc:	bl	401d40 <gettext@plt>
  41f3c0:	mov	x19, x0
  41f3c4:	ldr	x0, [sp, #72]
  41f3c8:	ldr	x0, [x0]
  41f3cc:	mov	x1, x0
  41f3d0:	ldr	x0, [sp, #56]
  41f3d4:	bl	40ee18 <ferror@plt+0xd098>
  41f3d8:	mov	x4, x0
  41f3dc:	ldr	x0, [sp, #72]
  41f3e0:	ldr	x0, [x0]
  41f3e4:	ldr	x1, [x0, #32]
  41f3e8:	ldr	x0, [sp, #48]
  41f3ec:	ldr	x0, [x0, #32]
  41f3f0:	mov	x3, x0
  41f3f4:	mov	x2, x1
  41f3f8:	mov	x1, x4
  41f3fc:	mov	x0, x19
  41f400:	bl	46eed4 <error@@Base>
  41f404:	b	41f650 <ferror@plt+0x1d8d0>
  41f408:	nop
  41f40c:	ldr	x0, [sp, #72]
  41f410:	ldr	x0, [x0, #8]
  41f414:	str	x0, [sp, #72]
  41f418:	ldr	x0, [sp, #72]
  41f41c:	cmp	x0, #0x0
  41f420:	b.ne	41f2e8 <ferror@plt+0x1d568>  // b.any
  41f424:	mov	x1, #0x20                  	// #32
  41f428:	ldr	x0, [sp, #120]
  41f42c:	bl	46d8cc <ferror@plt+0x6bb4c>
  41f430:	str	x0, [sp, #96]
  41f434:	ldr	x0, [sp, #96]
  41f438:	cmp	x0, #0x0
  41f43c:	b.ne	41f458 <ferror@plt+0x1d6d8>  // b.any
  41f440:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f444:	add	x0, x0, #0xd00
  41f448:	bl	401d40 <gettext@plt>
  41f44c:	ldr	x1, [sp, #120]
  41f450:	bl	46eed4 <error@@Base>
  41f454:	b	41f650 <ferror@plt+0x1d8d0>
  41f458:	str	wzr, [sp, #84]
  41f45c:	ldr	x0, [sp, #96]
  41f460:	str	x0, [sp, #88]
  41f464:	b	41f630 <ferror@plt+0x1d8b0>
  41f468:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41f46c:	add	x0, x0, #0x580
  41f470:	ldr	x2, [x0]
  41f474:	ldr	w0, [sp, #84]
  41f478:	lsl	x0, x0, #4
  41f47c:	ldr	x1, [sp, #112]
  41f480:	add	x0, x1, x0
  41f484:	mov	w1, #0x4                   	// #4
  41f488:	blr	x2
  41f48c:	mov	x1, x0
  41f490:	ldr	x0, [sp, #88]
  41f494:	str	x1, [x0, #16]
  41f498:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41f49c:	add	x0, x0, #0x580
  41f4a0:	ldr	x2, [x0]
  41f4a4:	ldr	w0, [sp, #84]
  41f4a8:	lsl	x0, x0, #4
  41f4ac:	ldr	x1, [sp, #112]
  41f4b0:	add	x0, x1, x0
  41f4b4:	add	x0, x0, #0x4
  41f4b8:	mov	w1, #0x4                   	// #4
  41f4bc:	blr	x2
  41f4c0:	mov	x1, x0
  41f4c4:	ldr	x0, [sp, #88]
  41f4c8:	str	x1, [x0]
  41f4cc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41f4d0:	add	x0, x0, #0x580
  41f4d4:	ldr	x2, [x0]
  41f4d8:	ldr	w0, [sp, #84]
  41f4dc:	lsl	x0, x0, #4
  41f4e0:	ldr	x1, [sp, #112]
  41f4e4:	add	x0, x1, x0
  41f4e8:	add	x0, x0, #0x8
  41f4ec:	mov	w1, #0x4                   	// #4
  41f4f0:	blr	x2
  41f4f4:	mov	x1, x0
  41f4f8:	ldr	x0, [sp, #88]
  41f4fc:	str	x1, [x0, #8]
  41f500:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41f504:	add	x0, x0, #0x580
  41f508:	ldr	x2, [x0]
  41f50c:	ldr	w0, [sp, #84]
  41f510:	lsl	x0, x0, #4
  41f514:	ldr	x1, [sp, #112]
  41f518:	add	x0, x1, x0
  41f51c:	add	x0, x0, #0xe
  41f520:	mov	w1, #0x2                   	// #2
  41f524:	blr	x2
  41f528:	mov	w1, w0
  41f52c:	ldr	x0, [sp, #88]
  41f530:	str	w1, [x0, #28]
  41f534:	ldr	x0, [sp, #88]
  41f538:	ldr	w1, [x0, #28]
  41f53c:	mov	w0, #0xffff                	// #65535
  41f540:	cmp	w1, w0
  41f544:	b.ne	41f588 <ferror@plt+0x1d808>  // b.any
  41f548:	ldr	x0, [sp, #104]
  41f54c:	cmp	x0, #0x0
  41f550:	b.eq	41f588 <ferror@plt+0x1d808>  // b.none
  41f554:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41f558:	add	x0, x0, #0x580
  41f55c:	ldr	x2, [x0]
  41f560:	ldr	w0, [sp, #84]
  41f564:	lsl	x0, x0, #2
  41f568:	ldr	x1, [sp, #104]
  41f56c:	add	x0, x1, x0
  41f570:	mov	w1, #0x4                   	// #4
  41f574:	blr	x2
  41f578:	mov	w1, w0
  41f57c:	ldr	x0, [sp, #88]
  41f580:	str	w1, [x0, #28]
  41f584:	b	41f5b0 <ferror@plt+0x1d830>
  41f588:	ldr	x0, [sp, #88]
  41f58c:	ldr	w1, [x0, #28]
  41f590:	mov	w0, #0xfeff                	// #65279
  41f594:	cmp	w1, w0
  41f598:	b.ls	41f5b0 <ferror@plt+0x1d830>  // b.plast
  41f59c:	ldr	x0, [sp, #88]
  41f5a0:	ldr	w0, [x0, #28]
  41f5a4:	sub	w1, w0, #0x10, lsl #12
  41f5a8:	ldr	x0, [sp, #88]
  41f5ac:	str	w1, [x0, #28]
  41f5b0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41f5b4:	add	x0, x0, #0x580
  41f5b8:	ldr	x2, [x0]
  41f5bc:	ldr	w0, [sp, #84]
  41f5c0:	lsl	x0, x0, #4
  41f5c4:	ldr	x1, [sp, #112]
  41f5c8:	add	x0, x1, x0
  41f5cc:	add	x0, x0, #0xc
  41f5d0:	mov	w1, #0x1                   	// #1
  41f5d4:	blr	x2
  41f5d8:	and	w1, w0, #0xff
  41f5dc:	ldr	x0, [sp, #88]
  41f5e0:	strb	w1, [x0, #24]
  41f5e4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41f5e8:	add	x0, x0, #0x580
  41f5ec:	ldr	x2, [x0]
  41f5f0:	ldr	w0, [sp, #84]
  41f5f4:	lsl	x0, x0, #4
  41f5f8:	ldr	x1, [sp, #112]
  41f5fc:	add	x0, x1, x0
  41f600:	add	x0, x0, #0xd
  41f604:	mov	w1, #0x1                   	// #1
  41f608:	blr	x2
  41f60c:	and	w1, w0, #0xff
  41f610:	ldr	x0, [sp, #88]
  41f614:	strb	w1, [x0, #25]
  41f618:	ldr	w0, [sp, #84]
  41f61c:	add	w0, w0, #0x1
  41f620:	str	w0, [sp, #84]
  41f624:	ldr	x0, [sp, #88]
  41f628:	add	x0, x0, #0x20
  41f62c:	str	x0, [sp, #88]
  41f630:	ldr	w0, [sp, #84]
  41f634:	ldr	x1, [sp, #120]
  41f638:	cmp	x1, x0
  41f63c:	b.hi	41f468 <ferror@plt+0x1d6e8>  // b.pmore
  41f640:	b	41f650 <ferror@plt+0x1d8d0>
  41f644:	nop
  41f648:	b	41f650 <ferror@plt+0x1d8d0>
  41f64c:	nop
  41f650:	ldr	x0, [sp, #104]
  41f654:	bl	401c10 <free@plt>
  41f658:	ldr	x0, [sp, #112]
  41f65c:	bl	401c10 <free@plt>
  41f660:	ldr	x0, [sp, #40]
  41f664:	cmp	x0, #0x0
  41f668:	b.eq	41f68c <ferror@plt+0x1d90c>  // b.none
  41f66c:	ldr	x0, [sp, #96]
  41f670:	cmp	x0, #0x0
  41f674:	b.eq	41f680 <ferror@plt+0x1d900>  // b.none
  41f678:	ldr	x0, [sp, #120]
  41f67c:	b	41f684 <ferror@plt+0x1d904>
  41f680:	mov	x0, #0x0                   	// #0
  41f684:	ldr	x1, [sp, #40]
  41f688:	str	x0, [x1]
  41f68c:	ldr	x0, [sp, #96]
  41f690:	ldp	x19, x20, [sp, #16]
  41f694:	ldp	x29, x30, [sp], #128
  41f698:	ret
  41f69c:	stp	x29, x30, [sp, #-128]!
  41f6a0:	mov	x29, sp
  41f6a4:	stp	x19, x20, [sp, #16]
  41f6a8:	str	x0, [sp, #56]
  41f6ac:	str	x1, [sp, #48]
  41f6b0:	str	x2, [sp, #40]
  41f6b4:	str	xzr, [sp, #120]
  41f6b8:	str	xzr, [sp, #112]
  41f6bc:	str	xzr, [sp, #104]
  41f6c0:	str	xzr, [sp, #96]
  41f6c4:	ldr	x0, [sp, #48]
  41f6c8:	ldr	x0, [x0, #32]
  41f6cc:	cmp	x0, #0x0
  41f6d0:	b.ne	41f6f0 <ferror@plt+0x1d970>  // b.any
  41f6d4:	ldr	x0, [sp, #40]
  41f6d8:	cmp	x0, #0x0
  41f6dc:	b.eq	41f6e8 <ferror@plt+0x1d968>  // b.none
  41f6e0:	ldr	x0, [sp, #40]
  41f6e4:	str	xzr, [x0]
  41f6e8:	mov	x0, #0x0                   	// #0
  41f6ec:	b	41fc98 <ferror@plt+0x1df18>
  41f6f0:	ldr	x0, [sp, #48]
  41f6f4:	ldr	x0, [x0, #56]
  41f6f8:	cmp	x0, #0x0
  41f6fc:	b.eq	41f718 <ferror@plt+0x1d998>  // b.none
  41f700:	ldr	x0, [sp, #48]
  41f704:	ldr	x1, [x0, #56]
  41f708:	ldr	x0, [sp, #48]
  41f70c:	ldr	x0, [x0, #32]
  41f710:	cmp	x1, x0
  41f714:	b.ls	41f750 <ferror@plt+0x1d9d0>  // b.plast
  41f718:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f71c:	add	x0, x0, #0xba8
  41f720:	bl	401d40 <gettext@plt>
  41f724:	mov	x19, x0
  41f728:	ldr	x1, [sp, #48]
  41f72c:	ldr	x0, [sp, #56]
  41f730:	bl	40ee18 <ferror@plt+0xd098>
  41f734:	mov	x1, x0
  41f738:	ldr	x0, [sp, #48]
  41f73c:	ldr	x0, [x0, #56]
  41f740:	mov	x2, x0
  41f744:	mov	x0, x19
  41f748:	bl	46eed4 <error@@Base>
  41f74c:	b	41fc58 <ferror@plt+0x1ded8>
  41f750:	ldr	x0, [sp, #48]
  41f754:	ldr	x1, [x0, #32]
  41f758:	ldr	x0, [sp, #56]
  41f75c:	ldr	x0, [x0, #16]
  41f760:	cmp	x1, x0
  41f764:	b.ls	41f7a0 <ferror@plt+0x1da20>  // b.plast
  41f768:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f76c:	add	x0, x0, #0xbd8
  41f770:	bl	401d40 <gettext@plt>
  41f774:	mov	x19, x0
  41f778:	ldr	x1, [sp, #48]
  41f77c:	ldr	x0, [sp, #56]
  41f780:	bl	40ee18 <ferror@plt+0xd098>
  41f784:	mov	x1, x0
  41f788:	ldr	x0, [sp, #48]
  41f78c:	ldr	x0, [x0, #32]
  41f790:	mov	x2, x0
  41f794:	mov	x0, x19
  41f798:	bl	46eed4 <error@@Base>
  41f79c:	b	41fc58 <ferror@plt+0x1ded8>
  41f7a0:	ldr	x0, [sp, #48]
  41f7a4:	ldr	x1, [x0, #32]
  41f7a8:	ldr	x0, [sp, #48]
  41f7ac:	ldr	x0, [x0, #56]
  41f7b0:	udiv	x0, x1, x0
  41f7b4:	str	x0, [sp, #120]
  41f7b8:	ldr	x1, [sp, #120]
  41f7bc:	mov	x0, x1
  41f7c0:	lsl	x0, x0, #1
  41f7c4:	add	x0, x0, x1
  41f7c8:	lsl	x0, x0, #3
  41f7cc:	mov	x1, x0
  41f7d0:	ldr	x0, [sp, #48]
  41f7d4:	ldr	x0, [x0, #32]
  41f7d8:	add	x0, x0, #0x1
  41f7dc:	cmp	x1, x0
  41f7e0:	b.ls	41f82c <ferror@plt+0x1daac>  // b.plast
  41f7e4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f7e8:	add	x0, x0, #0xc08
  41f7ec:	bl	401d40 <gettext@plt>
  41f7f0:	mov	x20, x0
  41f7f4:	ldr	x0, [sp, #48]
  41f7f8:	ldr	x19, [x0, #32]
  41f7fc:	ldr	x1, [sp, #48]
  41f800:	ldr	x0, [sp, #56]
  41f804:	bl	40ee18 <ferror@plt+0xd098>
  41f808:	mov	x1, x0
  41f80c:	ldr	x0, [sp, #48]
  41f810:	ldr	x0, [x0, #56]
  41f814:	mov	x3, x0
  41f818:	mov	x2, x1
  41f81c:	mov	x1, x19
  41f820:	mov	x0, x20
  41f824:	bl	46eed4 <error@@Base>
  41f828:	b	41fc58 <ferror@plt+0x1ded8>
  41f82c:	ldr	x0, [sp, #48]
  41f830:	ldr	x0, [x0, #24]
  41f834:	mov	x20, x0
  41f838:	ldr	x0, [sp, #48]
  41f83c:	ldr	x19, [x0, #32]
  41f840:	adrp	x0, 492000 <warn@@Base+0x2302c>
  41f844:	add	x0, x0, #0xe60
  41f848:	bl	401d40 <gettext@plt>
  41f84c:	mov	x5, x0
  41f850:	mov	x4, x19
  41f854:	mov	x3, #0x1                   	// #1
  41f858:	mov	x2, x20
  41f85c:	ldr	x1, [sp, #56]
  41f860:	mov	x0, #0x0                   	// #0
  41f864:	bl	40e704 <ferror@plt+0xc984>
  41f868:	str	x0, [sp, #112]
  41f86c:	ldr	x0, [sp, #112]
  41f870:	cmp	x0, #0x0
  41f874:	b.eq	41fc4c <ferror@plt+0x1decc>  // b.none
  41f878:	str	xzr, [sp, #104]
  41f87c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41f880:	add	x0, x0, #0x910
  41f884:	ldr	x0, [x0]
  41f888:	str	x0, [sp, #72]
  41f88c:	b	41f9c0 <ferror@plt+0x1dc40>
  41f890:	ldr	x0, [sp, #72]
  41f894:	ldr	x0, [x0]
  41f898:	ldr	w0, [x0, #40]
  41f89c:	mov	w0, w0
  41f8a0:	ldr	x1, [sp, #56]
  41f8a4:	ldr	x1, [x1, #112]
  41f8a8:	ldr	x2, [sp, #48]
  41f8ac:	sub	x1, x2, x1
  41f8b0:	asr	x2, x1, #4
  41f8b4:	mov	x1, #0xcccccccccccccccc    	// #-3689348814741910324
  41f8b8:	movk	x1, #0xcccd
  41f8bc:	mul	x1, x2, x1
  41f8c0:	cmp	x0, x1
  41f8c4:	b.ne	41f9b0 <ferror@plt+0x1dc30>  // b.any
  41f8c8:	ldr	x0, [sp, #104]
  41f8cc:	cmp	x0, #0x0
  41f8d0:	b.eq	41f8ec <ferror@plt+0x1db6c>  // b.none
  41f8d4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f8d8:	add	x0, x0, #0xc50
  41f8dc:	bl	401d40 <gettext@plt>
  41f8e0:	bl	46eed4 <error@@Base>
  41f8e4:	ldr	x0, [sp, #104]
  41f8e8:	bl	401c10 <free@plt>
  41f8ec:	ldr	x0, [sp, #72]
  41f8f0:	ldr	x0, [x0]
  41f8f4:	ldr	x0, [x0, #24]
  41f8f8:	mov	x20, x0
  41f8fc:	ldr	x0, [sp, #72]
  41f900:	ldr	x0, [x0]
  41f904:	ldr	x19, [x0, #32]
  41f908:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f90c:	add	x0, x0, #0xca0
  41f910:	bl	401d40 <gettext@plt>
  41f914:	mov	x5, x0
  41f918:	mov	x4, x19
  41f91c:	mov	x3, #0x1                   	// #1
  41f920:	mov	x2, x20
  41f924:	ldr	x1, [sp, #56]
  41f928:	mov	x0, #0x0                   	// #0
  41f92c:	bl	40e704 <ferror@plt+0xc984>
  41f930:	str	x0, [sp, #104]
  41f934:	ldr	x0, [sp, #104]
  41f938:	cmp	x0, #0x0
  41f93c:	b.eq	41fc54 <ferror@plt+0x1ded4>  // b.none
  41f940:	ldr	x0, [sp, #72]
  41f944:	ldr	x0, [x0]
  41f948:	ldr	x0, [x0, #32]
  41f94c:	lsr	x0, x0, #2
  41f950:	ldr	x1, [sp, #120]
  41f954:	cmp	x1, x0
  41f958:	b.ls	41f9b4 <ferror@plt+0x1dc34>  // b.plast
  41f95c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f960:	add	x0, x0, #0xcc0
  41f964:	bl	401d40 <gettext@plt>
  41f968:	mov	x19, x0
  41f96c:	ldr	x0, [sp, #72]
  41f970:	ldr	x0, [x0]
  41f974:	mov	x1, x0
  41f978:	ldr	x0, [sp, #56]
  41f97c:	bl	40ee18 <ferror@plt+0xd098>
  41f980:	mov	x4, x0
  41f984:	ldr	x0, [sp, #72]
  41f988:	ldr	x0, [x0]
  41f98c:	ldr	x1, [x0, #32]
  41f990:	ldr	x0, [sp, #48]
  41f994:	ldr	x0, [x0, #32]
  41f998:	mov	x3, x0
  41f99c:	mov	x2, x1
  41f9a0:	mov	x1, x4
  41f9a4:	mov	x0, x19
  41f9a8:	bl	46eed4 <error@@Base>
  41f9ac:	b	41fc58 <ferror@plt+0x1ded8>
  41f9b0:	nop
  41f9b4:	ldr	x0, [sp, #72]
  41f9b8:	ldr	x0, [x0, #8]
  41f9bc:	str	x0, [sp, #72]
  41f9c0:	ldr	x0, [sp, #72]
  41f9c4:	cmp	x0, #0x0
  41f9c8:	b.ne	41f890 <ferror@plt+0x1db10>  // b.any
  41f9cc:	mov	x1, #0x20                  	// #32
  41f9d0:	ldr	x0, [sp, #120]
  41f9d4:	bl	46d8cc <ferror@plt+0x6bb4c>
  41f9d8:	str	x0, [sp, #96]
  41f9dc:	ldr	x0, [sp, #96]
  41f9e0:	cmp	x0, #0x0
  41f9e4:	b.ne	41fa00 <ferror@plt+0x1dc80>  // b.any
  41f9e8:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41f9ec:	add	x0, x0, #0xd00
  41f9f0:	bl	401d40 <gettext@plt>
  41f9f4:	ldr	x1, [sp, #120]
  41f9f8:	bl	46eed4 <error@@Base>
  41f9fc:	b	41fc58 <ferror@plt+0x1ded8>
  41fa00:	str	wzr, [sp, #84]
  41fa04:	ldr	x0, [sp, #96]
  41fa08:	str	x0, [sp, #88]
  41fa0c:	b	41fc38 <ferror@plt+0x1deb8>
  41fa10:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41fa14:	add	x0, x0, #0x580
  41fa18:	ldr	x2, [x0]
  41fa1c:	ldr	w1, [sp, #84]
  41fa20:	mov	x0, x1
  41fa24:	lsl	x0, x0, #1
  41fa28:	add	x0, x0, x1
  41fa2c:	lsl	x0, x0, #3
  41fa30:	mov	x1, x0
  41fa34:	ldr	x0, [sp, #112]
  41fa38:	add	x0, x0, x1
  41fa3c:	mov	w1, #0x4                   	// #4
  41fa40:	blr	x2
  41fa44:	mov	x1, x0
  41fa48:	ldr	x0, [sp, #88]
  41fa4c:	str	x1, [x0, #16]
  41fa50:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41fa54:	add	x0, x0, #0x580
  41fa58:	ldr	x2, [x0]
  41fa5c:	ldr	w1, [sp, #84]
  41fa60:	mov	x0, x1
  41fa64:	lsl	x0, x0, #1
  41fa68:	add	x0, x0, x1
  41fa6c:	lsl	x0, x0, #3
  41fa70:	mov	x1, x0
  41fa74:	ldr	x0, [sp, #112]
  41fa78:	add	x0, x0, x1
  41fa7c:	add	x0, x0, #0x4
  41fa80:	mov	w1, #0x1                   	// #1
  41fa84:	blr	x2
  41fa88:	and	w1, w0, #0xff
  41fa8c:	ldr	x0, [sp, #88]
  41fa90:	strb	w1, [x0, #24]
  41fa94:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41fa98:	add	x0, x0, #0x580
  41fa9c:	ldr	x2, [x0]
  41faa0:	ldr	w1, [sp, #84]
  41faa4:	mov	x0, x1
  41faa8:	lsl	x0, x0, #1
  41faac:	add	x0, x0, x1
  41fab0:	lsl	x0, x0, #3
  41fab4:	mov	x1, x0
  41fab8:	ldr	x0, [sp, #112]
  41fabc:	add	x0, x0, x1
  41fac0:	add	x0, x0, #0x5
  41fac4:	mov	w1, #0x1                   	// #1
  41fac8:	blr	x2
  41facc:	and	w1, w0, #0xff
  41fad0:	ldr	x0, [sp, #88]
  41fad4:	strb	w1, [x0, #25]
  41fad8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41fadc:	add	x0, x0, #0x580
  41fae0:	ldr	x2, [x0]
  41fae4:	ldr	w1, [sp, #84]
  41fae8:	mov	x0, x1
  41faec:	lsl	x0, x0, #1
  41faf0:	add	x0, x0, x1
  41faf4:	lsl	x0, x0, #3
  41faf8:	mov	x1, x0
  41fafc:	ldr	x0, [sp, #112]
  41fb00:	add	x0, x0, x1
  41fb04:	add	x0, x0, #0x6
  41fb08:	mov	w1, #0x2                   	// #2
  41fb0c:	blr	x2
  41fb10:	mov	w1, w0
  41fb14:	ldr	x0, [sp, #88]
  41fb18:	str	w1, [x0, #28]
  41fb1c:	ldr	x0, [sp, #88]
  41fb20:	ldr	w1, [x0, #28]
  41fb24:	mov	w0, #0xffff                	// #65535
  41fb28:	cmp	w1, w0
  41fb2c:	b.ne	41fb70 <ferror@plt+0x1ddf0>  // b.any
  41fb30:	ldr	x0, [sp, #104]
  41fb34:	cmp	x0, #0x0
  41fb38:	b.eq	41fb70 <ferror@plt+0x1ddf0>  // b.none
  41fb3c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41fb40:	add	x0, x0, #0x580
  41fb44:	ldr	x2, [x0]
  41fb48:	ldr	w0, [sp, #84]
  41fb4c:	lsl	x0, x0, #2
  41fb50:	ldr	x1, [sp, #104]
  41fb54:	add	x0, x1, x0
  41fb58:	mov	w1, #0x4                   	// #4
  41fb5c:	blr	x2
  41fb60:	mov	w1, w0
  41fb64:	ldr	x0, [sp, #88]
  41fb68:	str	w1, [x0, #28]
  41fb6c:	b	41fb98 <ferror@plt+0x1de18>
  41fb70:	ldr	x0, [sp, #88]
  41fb74:	ldr	w1, [x0, #28]
  41fb78:	mov	w0, #0xfeff                	// #65279
  41fb7c:	cmp	w1, w0
  41fb80:	b.ls	41fb98 <ferror@plt+0x1de18>  // b.plast
  41fb84:	ldr	x0, [sp, #88]
  41fb88:	ldr	w0, [x0, #28]
  41fb8c:	sub	w1, w0, #0x10, lsl #12
  41fb90:	ldr	x0, [sp, #88]
  41fb94:	str	w1, [x0, #28]
  41fb98:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41fb9c:	add	x0, x0, #0x580
  41fba0:	ldr	x2, [x0]
  41fba4:	ldr	w1, [sp, #84]
  41fba8:	mov	x0, x1
  41fbac:	lsl	x0, x0, #1
  41fbb0:	add	x0, x0, x1
  41fbb4:	lsl	x0, x0, #3
  41fbb8:	mov	x1, x0
  41fbbc:	ldr	x0, [sp, #112]
  41fbc0:	add	x0, x0, x1
  41fbc4:	add	x0, x0, #0x8
  41fbc8:	mov	w1, #0x8                   	// #8
  41fbcc:	blr	x2
  41fbd0:	mov	x1, x0
  41fbd4:	ldr	x0, [sp, #88]
  41fbd8:	str	x1, [x0]
  41fbdc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  41fbe0:	add	x0, x0, #0x580
  41fbe4:	ldr	x2, [x0]
  41fbe8:	ldr	w1, [sp, #84]
  41fbec:	mov	x0, x1
  41fbf0:	lsl	x0, x0, #1
  41fbf4:	add	x0, x0, x1
  41fbf8:	lsl	x0, x0, #3
  41fbfc:	mov	x1, x0
  41fc00:	ldr	x0, [sp, #112]
  41fc04:	add	x0, x0, x1
  41fc08:	add	x0, x0, #0x10
  41fc0c:	mov	w1, #0x8                   	// #8
  41fc10:	blr	x2
  41fc14:	mov	x1, x0
  41fc18:	ldr	x0, [sp, #88]
  41fc1c:	str	x1, [x0, #8]
  41fc20:	ldr	w0, [sp, #84]
  41fc24:	add	w0, w0, #0x1
  41fc28:	str	w0, [sp, #84]
  41fc2c:	ldr	x0, [sp, #88]
  41fc30:	add	x0, x0, #0x20
  41fc34:	str	x0, [sp, #88]
  41fc38:	ldr	w0, [sp, #84]
  41fc3c:	ldr	x1, [sp, #120]
  41fc40:	cmp	x1, x0
  41fc44:	b.hi	41fa10 <ferror@plt+0x1dc90>  // b.pmore
  41fc48:	b	41fc58 <ferror@plt+0x1ded8>
  41fc4c:	nop
  41fc50:	b	41fc58 <ferror@plt+0x1ded8>
  41fc54:	nop
  41fc58:	ldr	x0, [sp, #104]
  41fc5c:	bl	401c10 <free@plt>
  41fc60:	ldr	x0, [sp, #112]
  41fc64:	bl	401c10 <free@plt>
  41fc68:	ldr	x0, [sp, #40]
  41fc6c:	cmp	x0, #0x0
  41fc70:	b.eq	41fc94 <ferror@plt+0x1df14>  // b.none
  41fc74:	ldr	x0, [sp, #96]
  41fc78:	cmp	x0, #0x0
  41fc7c:	b.eq	41fc88 <ferror@plt+0x1df08>  // b.none
  41fc80:	ldr	x0, [sp, #120]
  41fc84:	b	41fc8c <ferror@plt+0x1df0c>
  41fc88:	mov	x0, #0x0                   	// #0
  41fc8c:	ldr	x1, [sp, #40]
  41fc90:	str	x0, [x1]
  41fc94:	ldr	x0, [sp, #96]
  41fc98:	ldp	x19, x20, [sp, #16]
  41fc9c:	ldp	x29, x30, [sp], #128
  41fca0:	ret
  41fca4:	stp	x29, x30, [sp, #-96]!
  41fca8:	mov	x29, sp
  41fcac:	str	x0, [sp, #24]
  41fcb0:	str	x1, [sp, #16]
  41fcb4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41fcb8:	add	x0, x0, #0xa48
  41fcbc:	str	x0, [sp, #88]
  41fcc0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41fcc4:	add	x0, x0, #0x968
  41fcc8:	ldr	w0, [x0]
  41fccc:	cmp	w0, #0x0
  41fcd0:	b.eq	41fcdc <ferror@plt+0x1df5c>  // b.none
  41fcd4:	mov	w0, #0x8                   	// #8
  41fcd8:	b	41fce0 <ferror@plt+0x1df60>
  41fcdc:	mov	w0, #0x10                  	// #16
  41fce0:	str	w0, [sp, #52]
  41fce4:	mov	w1, #0x3fb                 	// #1019
  41fce8:	ldr	w0, [sp, #52]
  41fcec:	sub	w0, w1, w0
  41fcf0:	str	w0, [sp, #80]
  41fcf4:	str	xzr, [sp, #72]
  41fcf8:	str	xzr, [sp, #64]
  41fcfc:	str	xzr, [sp, #56]
  41fd00:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41fd04:	add	x0, x0, #0x934
  41fd08:	ldr	w0, [x0]
  41fd0c:	cmp	w0, #0x0
  41fd10:	b.eq	420670 <ferror@plt+0x1e8f0>  // b.none
  41fd14:	ldr	x4, [sp, #16]
  41fd18:	ldr	w3, [sp, #52]
  41fd1c:	ldr	w2, [sp, #52]
  41fd20:	adrp	x0, 494000 <warn@@Base+0x2502c>
  41fd24:	add	x1, x0, #0xd28
  41fd28:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41fd2c:	add	x0, x0, #0xa48
  41fd30:	bl	4019c0 <sprintf@plt>
  41fd34:	ldr	w0, [sp, #52]
  41fd38:	add	w0, w0, #0x4
  41fd3c:	mov	w0, w0
  41fd40:	ldr	x1, [sp, #88]
  41fd44:	add	x0, x1, x0
  41fd48:	str	x0, [sp, #88]
  41fd4c:	b	420670 <ferror@plt+0x1e8f0>
  41fd50:	ldr	x0, [sp, #16]
  41fd54:	neg	x0, x0
  41fd58:	ldr	x1, [sp, #16]
  41fd5c:	and	x0, x1, x0
  41fd60:	str	x0, [sp, #40]
  41fd64:	ldr	x0, [sp, #40]
  41fd68:	mvn	x0, x0
  41fd6c:	ldr	x1, [sp, #16]
  41fd70:	and	x0, x1, x0
  41fd74:	str	x0, [sp, #16]
  41fd78:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  41fd7c:	add	x0, x0, #0x934
  41fd80:	ldr	w0, [x0]
  41fd84:	cmp	w0, #0x0
  41fd88:	b.eq	420344 <ferror@plt+0x1e5c4>  // b.none
  41fd8c:	ldr	x1, [sp, #40]
  41fd90:	mov	x0, #0x80000000            	// #2147483648
  41fd94:	cmp	x1, x0
  41fd98:	b.eq	41ff34 <ferror@plt+0x1e1b4>  // b.none
  41fd9c:	ldr	x1, [sp, #40]
  41fda0:	mov	x0, #0x80000000            	// #2147483648
  41fda4:	cmp	x1, x0
  41fda8:	b.hi	41ff58 <ferror@plt+0x1e1d8>  // b.pmore
  41fdac:	ldr	x1, [sp, #40]
  41fdb0:	mov	x0, #0x1000000             	// #16777216
  41fdb4:	cmp	x1, x0
  41fdb8:	b.eq	41ff4c <ferror@plt+0x1e1cc>  // b.none
  41fdbc:	ldr	x1, [sp, #40]
  41fdc0:	mov	x0, #0x1000000             	// #16777216
  41fdc4:	cmp	x1, x0
  41fdc8:	b.hi	41ff58 <ferror@plt+0x1e1d8>  // b.pmore
  41fdcc:	ldr	x0, [sp, #40]
  41fdd0:	cmp	x0, #0x800
  41fdd4:	b.eq	41ff40 <ferror@plt+0x1e1c0>  // b.none
  41fdd8:	ldr	x0, [sp, #40]
  41fddc:	cmp	x0, #0x800
  41fde0:	b.hi	41ff58 <ferror@plt+0x1e1d8>  // b.pmore
  41fde4:	ldr	x0, [sp, #40]
  41fde8:	cmp	x0, #0x400
  41fdec:	b.eq	41ff28 <ferror@plt+0x1e1a8>  // b.none
  41fdf0:	ldr	x0, [sp, #40]
  41fdf4:	cmp	x0, #0x400
  41fdf8:	b.hi	41ff58 <ferror@plt+0x1e1d8>  // b.pmore
  41fdfc:	ldr	x0, [sp, #40]
  41fe00:	cmp	x0, #0x200
  41fe04:	b.eq	41ff1c <ferror@plt+0x1e19c>  // b.none
  41fe08:	ldr	x0, [sp, #40]
  41fe0c:	cmp	x0, #0x200
  41fe10:	b.hi	41ff58 <ferror@plt+0x1e1d8>  // b.pmore
  41fe14:	ldr	x0, [sp, #40]
  41fe18:	cmp	x0, #0x100
  41fe1c:	b.eq	41ff10 <ferror@plt+0x1e190>  // b.none
  41fe20:	ldr	x0, [sp, #40]
  41fe24:	cmp	x0, #0x100
  41fe28:	b.hi	41ff58 <ferror@plt+0x1e1d8>  // b.pmore
  41fe2c:	ldr	x0, [sp, #40]
  41fe30:	cmp	x0, #0x80
  41fe34:	b.eq	41ff04 <ferror@plt+0x1e184>  // b.none
  41fe38:	ldr	x0, [sp, #40]
  41fe3c:	cmp	x0, #0x80
  41fe40:	b.hi	41ff58 <ferror@plt+0x1e1d8>  // b.pmore
  41fe44:	ldr	x0, [sp, #40]
  41fe48:	cmp	x0, #0x40
  41fe4c:	b.eq	41fef8 <ferror@plt+0x1e178>  // b.none
  41fe50:	ldr	x0, [sp, #40]
  41fe54:	cmp	x0, #0x40
  41fe58:	b.hi	41ff58 <ferror@plt+0x1e1d8>  // b.pmore
  41fe5c:	ldr	x0, [sp, #40]
  41fe60:	cmp	x0, #0x20
  41fe64:	b.eq	41feec <ferror@plt+0x1e16c>  // b.none
  41fe68:	ldr	x0, [sp, #40]
  41fe6c:	cmp	x0, #0x20
  41fe70:	b.hi	41ff58 <ferror@plt+0x1e1d8>  // b.pmore
  41fe74:	ldr	x0, [sp, #40]
  41fe78:	cmp	x0, #0x10
  41fe7c:	b.eq	41fee0 <ferror@plt+0x1e160>  // b.none
  41fe80:	ldr	x0, [sp, #40]
  41fe84:	cmp	x0, #0x10
  41fe88:	b.hi	41ff58 <ferror@plt+0x1e1d8>  // b.pmore
  41fe8c:	ldr	x0, [sp, #40]
  41fe90:	cmp	x0, #0x4
  41fe94:	b.eq	41fed4 <ferror@plt+0x1e154>  // b.none
  41fe98:	ldr	x0, [sp, #40]
  41fe9c:	cmp	x0, #0x4
  41fea0:	b.hi	41ff58 <ferror@plt+0x1e1d8>  // b.pmore
  41fea4:	ldr	x0, [sp, #40]
  41fea8:	cmp	x0, #0x1
  41feac:	b.eq	41fec0 <ferror@plt+0x1e140>  // b.none
  41feb0:	ldr	x0, [sp, #40]
  41feb4:	cmp	x0, #0x2
  41feb8:	b.eq	41fec8 <ferror@plt+0x1e148>  // b.none
  41febc:	b	41ff58 <ferror@plt+0x1e1d8>
  41fec0:	str	wzr, [sp, #84]
  41fec4:	b	42020c <ferror@plt+0x1e48c>
  41fec8:	mov	w0, #0x1                   	// #1
  41fecc:	str	w0, [sp, #84]
  41fed0:	b	42020c <ferror@plt+0x1e48c>
  41fed4:	mov	w0, #0x2                   	// #2
  41fed8:	str	w0, [sp, #84]
  41fedc:	b	42020c <ferror@plt+0x1e48c>
  41fee0:	mov	w0, #0x3                   	// #3
  41fee4:	str	w0, [sp, #84]
  41fee8:	b	42020c <ferror@plt+0x1e48c>
  41feec:	mov	w0, #0x4                   	// #4
  41fef0:	str	w0, [sp, #84]
  41fef4:	b	42020c <ferror@plt+0x1e48c>
  41fef8:	mov	w0, #0x5                   	// #5
  41fefc:	str	w0, [sp, #84]
  41ff00:	b	42020c <ferror@plt+0x1e48c>
  41ff04:	mov	w0, #0x6                   	// #6
  41ff08:	str	w0, [sp, #84]
  41ff0c:	b	42020c <ferror@plt+0x1e48c>
  41ff10:	mov	w0, #0x7                   	// #7
  41ff14:	str	w0, [sp, #84]
  41ff18:	b	42020c <ferror@plt+0x1e48c>
  41ff1c:	mov	w0, #0x8                   	// #8
  41ff20:	str	w0, [sp, #84]
  41ff24:	b	42020c <ferror@plt+0x1e48c>
  41ff28:	mov	w0, #0x9                   	// #9
  41ff2c:	str	w0, [sp, #84]
  41ff30:	b	42020c <ferror@plt+0x1e48c>
  41ff34:	mov	w0, #0x12                  	// #18
  41ff38:	str	w0, [sp, #84]
  41ff3c:	b	42020c <ferror@plt+0x1e48c>
  41ff40:	mov	w0, #0x14                  	// #20
  41ff44:	str	w0, [sp, #84]
  41ff48:	b	42020c <ferror@plt+0x1e48c>
  41ff4c:	mov	w0, #0x18                  	// #24
  41ff50:	str	w0, [sp, #84]
  41ff54:	b	42020c <ferror@plt+0x1e48c>
  41ff58:	mov	w0, #0xffffffff            	// #-1
  41ff5c:	str	w0, [sp, #84]
  41ff60:	ldr	x0, [sp, #24]
  41ff64:	ldrh	w0, [x0, #82]
  41ff68:	cmp	w0, #0xb5
  41ff6c:	b.gt	4201f0 <ferror@plt+0x1e470>
  41ff70:	cmp	w0, #0xb4
  41ff74:	b.ge	420148 <ferror@plt+0x1e3c8>  // b.tcont
  41ff78:	cmp	w0, #0x3e
  41ff7c:	b.eq	420148 <ferror@plt+0x1e3c8>  // b.none
  41ff80:	cmp	w0, #0x3e
  41ff84:	b.gt	4201f0 <ferror@plt+0x1e470>
  41ff88:	cmp	w0, #0x32
  41ff8c:	b.eq	42000c <ferror@plt+0x1e28c>  // b.none
  41ff90:	cmp	w0, #0x32
  41ff94:	b.gt	4201f0 <ferror@plt+0x1e470>
  41ff98:	cmp	w0, #0x2b
  41ff9c:	b.eq	420148 <ferror@plt+0x1e3c8>  // b.none
  41ffa0:	cmp	w0, #0x2b
  41ffa4:	b.gt	4201f0 <ferror@plt+0x1e470>
  41ffa8:	cmp	w0, #0x14
  41ffac:	b.gt	420000 <ferror@plt+0x1e280>
  41ffb0:	cmp	w0, #0x2
  41ffb4:	b.lt	4201f0 <ferror@plt+0x1e470>  // b.tstop
  41ffb8:	mov	w1, w0
  41ffbc:	mov	x0, #0x1                   	// #1
  41ffc0:	lsl	x0, x0, x1
  41ffc4:	mov	x1, #0x84c                 	// #2124
  41ffc8:	movk	x1, #0x4, lsl #16
  41ffcc:	and	x1, x0, x1
  41ffd0:	cmp	x1, #0x0
  41ffd4:	cset	w1, ne  // ne = any
  41ffd8:	and	w1, w1, #0xff
  41ffdc:	cmp	w1, #0x0
  41ffe0:	b.ne	420148 <ferror@plt+0x1e3c8>  // b.any
  41ffe4:	and	x0, x0, #0x100000
  41ffe8:	cmp	x0, #0x0
  41ffec:	cset	w0, ne  // ne = any
  41fff0:	and	w0, w0, #0xff
  41fff4:	cmp	w0, #0x0
  41fff8:	b.ne	4201d4 <ferror@plt+0x1e454>  // b.any
  41fffc:	b	4201f0 <ferror@plt+0x1e470>
  420000:	cmp	w0, #0x28
  420004:	b.eq	420164 <ferror@plt+0x1e3e4>  // b.none
  420008:	b	4201f0 <ferror@plt+0x1e470>
  42000c:	ldr	x1, [sp, #40]
  420010:	mov	x0, #0x10000000            	// #268435456
  420014:	cmp	x1, x0
  420018:	b.ne	420028 <ferror@plt+0x1e2a8>  // b.any
  42001c:	mov	w0, #0xa                   	// #10
  420020:	str	w0, [sp, #84]
  420024:	b	4201f8 <ferror@plt+0x1e478>
  420028:	ldr	x1, [sp, #40]
  42002c:	mov	x0, #0x20000000            	// #536870912
  420030:	cmp	x1, x0
  420034:	b.ne	420044 <ferror@plt+0x1e2c4>  // b.any
  420038:	mov	w0, #0xb                   	// #11
  42003c:	str	w0, [sp, #84]
  420040:	b	4201f8 <ferror@plt+0x1e478>
  420044:	ldr	x0, [sp, #24]
  420048:	ldrb	w0, [x0, #31]
  42004c:	cmp	w0, #0xd
  420050:	b.ne	4201f8 <ferror@plt+0x1e478>  // b.any
  420054:	ldr	x1, [sp, #40]
  420058:	mov	x0, #0x2000000000          	// #137438953472
  42005c:	cmp	x1, x0
  420060:	b.eq	420134 <ferror@plt+0x1e3b4>  // b.none
  420064:	ldr	x1, [sp, #40]
  420068:	mov	x0, #0x2000000000          	// #137438953472
  42006c:	cmp	x1, x0
  420070:	b.hi	420140 <ferror@plt+0x1e3c0>  // b.pmore
  420074:	ldr	x1, [sp, #40]
  420078:	mov	x0, #0x1000000000          	// #68719476736
  42007c:	cmp	x1, x0
  420080:	b.eq	420128 <ferror@plt+0x1e3a8>  // b.none
  420084:	ldr	x1, [sp, #40]
  420088:	mov	x0, #0x1000000000          	// #68719476736
  42008c:	cmp	x1, x0
  420090:	b.hi	420140 <ferror@plt+0x1e3c0>  // b.pmore
  420094:	ldr	x1, [sp, #40]
  420098:	mov	x0, #0x800000000           	// #34359738368
  42009c:	cmp	x1, x0
  4200a0:	b.eq	42011c <ferror@plt+0x1e39c>  // b.none
  4200a4:	ldr	x1, [sp, #40]
  4200a8:	mov	x0, #0x800000000           	// #34359738368
  4200ac:	cmp	x1, x0
  4200b0:	b.hi	420140 <ferror@plt+0x1e3c0>  // b.pmore
  4200b4:	ldr	x1, [sp, #40]
  4200b8:	mov	x0, #0x400000000           	// #17179869184
  4200bc:	cmp	x1, x0
  4200c0:	b.eq	420110 <ferror@plt+0x1e390>  // b.none
  4200c4:	ldr	x1, [sp, #40]
  4200c8:	mov	x0, #0x400000000           	// #17179869184
  4200cc:	cmp	x1, x0
  4200d0:	b.hi	420140 <ferror@plt+0x1e3c0>  // b.pmore
  4200d4:	ldr	x1, [sp, #40]
  4200d8:	mov	x0, #0x100000000           	// #4294967296
  4200dc:	cmp	x1, x0
  4200e0:	b.eq	4200f8 <ferror@plt+0x1e378>  // b.none
  4200e4:	ldr	x1, [sp, #40]
  4200e8:	mov	x0, #0x200000000           	// #8589934592
  4200ec:	cmp	x1, x0
  4200f0:	b.eq	420104 <ferror@plt+0x1e384>  // b.none
  4200f4:	b	420140 <ferror@plt+0x1e3c0>
  4200f8:	mov	w0, #0xc                   	// #12
  4200fc:	str	w0, [sp, #84]
  420100:	b	420144 <ferror@plt+0x1e3c4>
  420104:	mov	w0, #0xd                   	// #13
  420108:	str	w0, [sp, #84]
  42010c:	b	420144 <ferror@plt+0x1e3c4>
  420110:	mov	w0, #0xe                   	// #14
  420114:	str	w0, [sp, #84]
  420118:	b	420144 <ferror@plt+0x1e3c4>
  42011c:	mov	w0, #0xf                   	// #15
  420120:	str	w0, [sp, #84]
  420124:	b	420144 <ferror@plt+0x1e3c4>
  420128:	mov	w0, #0x10                  	// #16
  42012c:	str	w0, [sp, #84]
  420130:	b	420144 <ferror@plt+0x1e3c4>
  420134:	mov	w0, #0x11                  	// #17
  420138:	str	w0, [sp, #84]
  42013c:	b	420144 <ferror@plt+0x1e3c4>
  420140:	nop
  420144:	b	4201f8 <ferror@plt+0x1e478>
  420148:	ldr	x1, [sp, #40]
  42014c:	mov	x0, #0x40000000            	// #1073741824
  420150:	cmp	x1, x0
  420154:	b.ne	420200 <ferror@plt+0x1e480>  // b.any
  420158:	mov	w0, #0x13                  	// #19
  42015c:	str	w0, [sp, #84]
  420160:	b	420200 <ferror@plt+0x1e480>
  420164:	ldr	x1, [sp, #40]
  420168:	mov	x0, #0x80000000            	// #2147483648
  42016c:	cmp	x1, x0
  420170:	b.eq	4201c0 <ferror@plt+0x1e440>  // b.none
  420174:	ldr	x1, [sp, #40]
  420178:	mov	x0, #0x80000000            	// #2147483648
  42017c:	cmp	x1, x0
  420180:	b.hi	4201cc <ferror@plt+0x1e44c>  // b.pmore
  420184:	ldr	x1, [sp, #40]
  420188:	mov	x0, #0x10000000            	// #268435456
  42018c:	cmp	x1, x0
  420190:	b.eq	4201a8 <ferror@plt+0x1e428>  // b.none
  420194:	ldr	x1, [sp, #40]
  420198:	mov	x0, #0x20000000            	// #536870912
  42019c:	cmp	x1, x0
  4201a0:	b.eq	4201b4 <ferror@plt+0x1e434>  // b.none
  4201a4:	b	4201cc <ferror@plt+0x1e44c>
  4201a8:	mov	w0, #0x15                  	// #21
  4201ac:	str	w0, [sp, #84]
  4201b0:	b	4201d0 <ferror@plt+0x1e450>
  4201b4:	mov	w0, #0x16                  	// #22
  4201b8:	str	w0, [sp, #84]
  4201bc:	b	4201d0 <ferror@plt+0x1e450>
  4201c0:	mov	w0, #0x17                  	// #23
  4201c4:	str	w0, [sp, #84]
  4201c8:	b	4201d0 <ferror@plt+0x1e450>
  4201cc:	nop
  4201d0:	b	42020c <ferror@plt+0x1e48c>
  4201d4:	ldr	x1, [sp, #40]
  4201d8:	mov	x0, #0x10000000            	// #268435456
  4201dc:	cmp	x1, x0
  4201e0:	b.ne	420208 <ferror@plt+0x1e488>  // b.any
  4201e4:	mov	w0, #0x19                  	// #25
  4201e8:	str	w0, [sp, #84]
  4201ec:	b	420208 <ferror@plt+0x1e488>
  4201f0:	nop
  4201f4:	b	42020c <ferror@plt+0x1e48c>
  4201f8:	nop
  4201fc:	b	42020c <ferror@plt+0x1e48c>
  420200:	nop
  420204:	b	42020c <ferror@plt+0x1e48c>
  420208:	nop
  42020c:	ldr	w0, [sp, #84]
  420210:	cmn	w0, #0x1
  420214:	b.eq	4202e8 <ferror@plt+0x1e568>  // b.none
  420218:	ldr	w0, [sp, #52]
  42021c:	add	x1, x0, #0x4
  420220:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420224:	add	x0, x0, #0xa48
  420228:	add	x0, x1, x0
  42022c:	ldr	x1, [sp, #88]
  420230:	cmp	x1, x0
  420234:	b.eq	420298 <ferror@plt+0x1e518>  // b.none
  420238:	ldr	w0, [sp, #80]
  42023c:	cmp	w0, #0xb
  420240:	b.hi	420264 <ferror@plt+0x1e4e4>  // b.pmore
  420244:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420248:	add	x0, x0, #0xd38
  42024c:	bl	401d40 <gettext@plt>
  420250:	bl	46efd4 <warn@@Base>
  420254:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420258:	add	x0, x0, #0xd78
  42025c:	bl	401d40 <gettext@plt>
  420260:	b	420924 <ferror@plt+0x1eba4>
  420264:	ldr	w0, [sp, #80]
  420268:	sub	w0, w0, #0x2
  42026c:	str	w0, [sp, #80]
  420270:	ldr	x0, [sp, #88]
  420274:	add	x1, x0, #0x1
  420278:	str	x1, [sp, #88]
  42027c:	mov	w1, #0x2c                  	// #44
  420280:	strb	w1, [x0]
  420284:	ldr	x0, [sp, #88]
  420288:	add	x1, x0, #0x1
  42028c:	str	x1, [sp, #88]
  420290:	mov	w1, #0x20                  	// #32
  420294:	strb	w1, [x0]
  420298:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  42029c:	add	x1, x0, #0xa98
  4202a0:	ldrsw	x0, [sp, #84]
  4202a4:	lsl	x0, x0, #4
  4202a8:	add	x0, x1, x0
  4202ac:	ldr	w0, [x0, #8]
  4202b0:	ldr	w1, [sp, #80]
  4202b4:	sub	w0, w1, w0
  4202b8:	str	w0, [sp, #80]
  4202bc:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  4202c0:	add	x1, x0, #0xa98
  4202c4:	ldrsw	x0, [sp, #84]
  4202c8:	lsl	x0, x0, #4
  4202cc:	add	x0, x1, x0
  4202d0:	ldr	x0, [x0]
  4202d4:	mov	x1, x0
  4202d8:	ldr	x0, [sp, #88]
  4202dc:	bl	401a30 <stpcpy@plt>
  4202e0:	str	x0, [sp, #88]
  4202e4:	b	420670 <ferror@plt+0x1e8f0>
  4202e8:	ldr	x0, [sp, #40]
  4202ec:	and	x0, x0, #0xff00000
  4202f0:	cmp	x0, #0x0
  4202f4:	b.eq	42030c <ferror@plt+0x1e58c>  // b.none
  4202f8:	ldr	x1, [sp, #72]
  4202fc:	ldr	x0, [sp, #40]
  420300:	orr	x0, x1, x0
  420304:	str	x0, [sp, #72]
  420308:	b	420670 <ferror@plt+0x1e8f0>
  42030c:	ldr	x0, [sp, #40]
  420310:	and	x0, x0, #0xf0000000
  420314:	cmp	x0, #0x0
  420318:	b.eq	420330 <ferror@plt+0x1e5b0>  // b.none
  42031c:	ldr	x1, [sp, #64]
  420320:	ldr	x0, [sp, #40]
  420324:	orr	x0, x1, x0
  420328:	str	x0, [sp, #64]
  42032c:	b	420670 <ferror@plt+0x1e8f0>
  420330:	ldr	x1, [sp, #56]
  420334:	ldr	x0, [sp, #40]
  420338:	orr	x0, x1, x0
  42033c:	str	x0, [sp, #56]
  420340:	b	420670 <ferror@plt+0x1e8f0>
  420344:	ldr	x1, [sp, #40]
  420348:	mov	x0, #0x80000000            	// #2147483648
  42034c:	cmp	x1, x0
  420350:	b.eq	420518 <ferror@plt+0x1e798>  // b.none
  420354:	ldr	x1, [sp, #40]
  420358:	mov	x0, #0x80000000            	// #2147483648
  42035c:	cmp	x1, x0
  420360:	b.hi	420548 <ferror@plt+0x1e7c8>  // b.pmore
  420364:	ldr	x1, [sp, #40]
  420368:	mov	x0, #0x1000000             	// #16777216
  42036c:	cmp	x1, x0
  420370:	b.eq	420538 <ferror@plt+0x1e7b8>  // b.none
  420374:	ldr	x1, [sp, #40]
  420378:	mov	x0, #0x1000000             	// #16777216
  42037c:	cmp	x1, x0
  420380:	b.hi	420548 <ferror@plt+0x1e7c8>  // b.pmore
  420384:	ldr	x0, [sp, #40]
  420388:	cmp	x0, #0x800
  42038c:	b.eq	420528 <ferror@plt+0x1e7a8>  // b.none
  420390:	ldr	x0, [sp, #40]
  420394:	cmp	x0, #0x800
  420398:	b.hi	420548 <ferror@plt+0x1e7c8>  // b.pmore
  42039c:	ldr	x0, [sp, #40]
  4203a0:	cmp	x0, #0x400
  4203a4:	b.eq	420508 <ferror@plt+0x1e788>  // b.none
  4203a8:	ldr	x0, [sp, #40]
  4203ac:	cmp	x0, #0x400
  4203b0:	b.hi	420548 <ferror@plt+0x1e7c8>  // b.pmore
  4203b4:	ldr	x0, [sp, #40]
  4203b8:	cmp	x0, #0x200
  4203bc:	b.eq	4204f8 <ferror@plt+0x1e778>  // b.none
  4203c0:	ldr	x0, [sp, #40]
  4203c4:	cmp	x0, #0x200
  4203c8:	b.hi	420548 <ferror@plt+0x1e7c8>  // b.pmore
  4203cc:	ldr	x0, [sp, #40]
  4203d0:	cmp	x0, #0x100
  4203d4:	b.eq	4204e8 <ferror@plt+0x1e768>  // b.none
  4203d8:	ldr	x0, [sp, #40]
  4203dc:	cmp	x0, #0x100
  4203e0:	b.hi	420548 <ferror@plt+0x1e7c8>  // b.pmore
  4203e4:	ldr	x0, [sp, #40]
  4203e8:	cmp	x0, #0x80
  4203ec:	b.eq	4204d8 <ferror@plt+0x1e758>  // b.none
  4203f0:	ldr	x0, [sp, #40]
  4203f4:	cmp	x0, #0x80
  4203f8:	b.hi	420548 <ferror@plt+0x1e7c8>  // b.pmore
  4203fc:	ldr	x0, [sp, #40]
  420400:	cmp	x0, #0x40
  420404:	b.eq	4204c8 <ferror@plt+0x1e748>  // b.none
  420408:	ldr	x0, [sp, #40]
  42040c:	cmp	x0, #0x40
  420410:	b.hi	420548 <ferror@plt+0x1e7c8>  // b.pmore
  420414:	ldr	x0, [sp, #40]
  420418:	cmp	x0, #0x20
  42041c:	b.eq	4204b8 <ferror@plt+0x1e738>  // b.none
  420420:	ldr	x0, [sp, #40]
  420424:	cmp	x0, #0x20
  420428:	b.hi	420548 <ferror@plt+0x1e7c8>  // b.pmore
  42042c:	ldr	x0, [sp, #40]
  420430:	cmp	x0, #0x10
  420434:	b.eq	4204a8 <ferror@plt+0x1e728>  // b.none
  420438:	ldr	x0, [sp, #40]
  42043c:	cmp	x0, #0x10
  420440:	b.hi	420548 <ferror@plt+0x1e7c8>  // b.pmore
  420444:	ldr	x0, [sp, #40]
  420448:	cmp	x0, #0x4
  42044c:	b.eq	420498 <ferror@plt+0x1e718>  // b.none
  420450:	ldr	x0, [sp, #40]
  420454:	cmp	x0, #0x4
  420458:	b.hi	420548 <ferror@plt+0x1e7c8>  // b.pmore
  42045c:	ldr	x0, [sp, #40]
  420460:	cmp	x0, #0x1
  420464:	b.eq	420478 <ferror@plt+0x1e6f8>  // b.none
  420468:	ldr	x0, [sp, #40]
  42046c:	cmp	x0, #0x2
  420470:	b.eq	420488 <ferror@plt+0x1e708>  // b.none
  420474:	b	420548 <ferror@plt+0x1e7c8>
  420478:	ldr	x0, [sp, #88]
  42047c:	mov	w1, #0x57                  	// #87
  420480:	strb	w1, [x0]
  420484:	b	420664 <ferror@plt+0x1e8e4>
  420488:	ldr	x0, [sp, #88]
  42048c:	mov	w1, #0x41                  	// #65
  420490:	strb	w1, [x0]
  420494:	b	420664 <ferror@plt+0x1e8e4>
  420498:	ldr	x0, [sp, #88]
  42049c:	mov	w1, #0x58                  	// #88
  4204a0:	strb	w1, [x0]
  4204a4:	b	420664 <ferror@plt+0x1e8e4>
  4204a8:	ldr	x0, [sp, #88]
  4204ac:	mov	w1, #0x4d                  	// #77
  4204b0:	strb	w1, [x0]
  4204b4:	b	420664 <ferror@plt+0x1e8e4>
  4204b8:	ldr	x0, [sp, #88]
  4204bc:	mov	w1, #0x53                  	// #83
  4204c0:	strb	w1, [x0]
  4204c4:	b	420664 <ferror@plt+0x1e8e4>
  4204c8:	ldr	x0, [sp, #88]
  4204cc:	mov	w1, #0x49                  	// #73
  4204d0:	strb	w1, [x0]
  4204d4:	b	420664 <ferror@plt+0x1e8e4>
  4204d8:	ldr	x0, [sp, #88]
  4204dc:	mov	w1, #0x4c                  	// #76
  4204e0:	strb	w1, [x0]
  4204e4:	b	420664 <ferror@plt+0x1e8e4>
  4204e8:	ldr	x0, [sp, #88]
  4204ec:	mov	w1, #0x4f                  	// #79
  4204f0:	strb	w1, [x0]
  4204f4:	b	420664 <ferror@plt+0x1e8e4>
  4204f8:	ldr	x0, [sp, #88]
  4204fc:	mov	w1, #0x47                  	// #71
  420500:	strb	w1, [x0]
  420504:	b	420664 <ferror@plt+0x1e8e4>
  420508:	ldr	x0, [sp, #88]
  42050c:	mov	w1, #0x54                  	// #84
  420510:	strb	w1, [x0]
  420514:	b	420664 <ferror@plt+0x1e8e4>
  420518:	ldr	x0, [sp, #88]
  42051c:	mov	w1, #0x45                  	// #69
  420520:	strb	w1, [x0]
  420524:	b	420664 <ferror@plt+0x1e8e4>
  420528:	ldr	x0, [sp, #88]
  42052c:	mov	w1, #0x43                  	// #67
  420530:	strb	w1, [x0]
  420534:	b	420664 <ferror@plt+0x1e8e4>
  420538:	ldr	x0, [sp, #88]
  42053c:	mov	w1, #0x44                  	// #68
  420540:	strb	w1, [x0]
  420544:	b	420664 <ferror@plt+0x1e8e4>
  420548:	ldr	x0, [sp, #24]
  42054c:	ldrh	w0, [x0, #82]
  420550:	cmp	w0, #0x3e
  420554:	b.eq	420578 <ferror@plt+0x1e7f8>  // b.none
  420558:	ldr	x0, [sp, #24]
  42055c:	ldrh	w0, [x0, #82]
  420560:	cmp	w0, #0xb4
  420564:	b.eq	420578 <ferror@plt+0x1e7f8>  // b.none
  420568:	ldr	x0, [sp, #24]
  42056c:	ldrh	w0, [x0, #82]
  420570:	cmp	w0, #0xb5
  420574:	b.ne	420598 <ferror@plt+0x1e818>  // b.any
  420578:	ldr	x1, [sp, #40]
  42057c:	mov	x0, #0x10000000            	// #268435456
  420580:	cmp	x1, x0
  420584:	b.ne	420598 <ferror@plt+0x1e818>  // b.any
  420588:	ldr	x0, [sp, #88]
  42058c:	mov	w1, #0x6c                  	// #108
  420590:	strb	w1, [x0]
  420594:	b	420660 <ferror@plt+0x1e8e0>
  420598:	ldr	x0, [sp, #24]
  42059c:	ldrh	w0, [x0, #82]
  4205a0:	cmp	w0, #0x28
  4205a4:	b.ne	4205c8 <ferror@plt+0x1e848>  // b.any
  4205a8:	ldr	x1, [sp, #40]
  4205ac:	mov	x0, #0x20000000            	// #536870912
  4205b0:	cmp	x1, x0
  4205b4:	b.ne	4205c8 <ferror@plt+0x1e848>  // b.any
  4205b8:	ldr	x0, [sp, #88]
  4205bc:	mov	w1, #0x79                  	// #121
  4205c0:	strb	w1, [x0]
  4205c4:	b	420660 <ferror@plt+0x1e8e0>
  4205c8:	ldr	x0, [sp, #24]
  4205cc:	ldrh	w0, [x0, #82]
  4205d0:	cmp	w0, #0x14
  4205d4:	b.ne	4205f8 <ferror@plt+0x1e878>  // b.any
  4205d8:	ldr	x1, [sp, #40]
  4205dc:	mov	x0, #0x10000000            	// #268435456
  4205e0:	cmp	x1, x0
  4205e4:	b.ne	4205f8 <ferror@plt+0x1e878>  // b.any
  4205e8:	ldr	x0, [sp, #88]
  4205ec:	mov	w1, #0x76                  	// #118
  4205f0:	strb	w1, [x0]
  4205f4:	b	420660 <ferror@plt+0x1e8e0>
  4205f8:	ldr	x0, [sp, #40]
  4205fc:	and	x0, x0, #0xff00000
  420600:	cmp	x0, #0x0
  420604:	b.eq	420624 <ferror@plt+0x1e8a4>  // b.none
  420608:	ldr	x0, [sp, #88]
  42060c:	mov	w1, #0x6f                  	// #111
  420610:	strb	w1, [x0]
  420614:	ldr	x0, [sp, #16]
  420618:	and	x0, x0, #0xfffffffff00fffff
  42061c:	str	x0, [sp, #16]
  420620:	b	420660 <ferror@plt+0x1e8e0>
  420624:	ldr	x0, [sp, #40]
  420628:	and	x0, x0, #0xf0000000
  42062c:	cmp	x0, #0x0
  420630:	b.eq	420650 <ferror@plt+0x1e8d0>  // b.none
  420634:	ldr	x0, [sp, #88]
  420638:	mov	w1, #0x70                  	// #112
  42063c:	strb	w1, [x0]
  420640:	ldr	x0, [sp, #16]
  420644:	and	x0, x0, #0xfffffff
  420648:	str	x0, [sp, #16]
  42064c:	b	420660 <ferror@plt+0x1e8e0>
  420650:	ldr	x0, [sp, #88]
  420654:	mov	w1, #0x78                  	// #120
  420658:	strb	w1, [x0]
  42065c:	b	420660 <ferror@plt+0x1e8e0>
  420660:	nop
  420664:	ldr	x0, [sp, #88]
  420668:	add	x0, x0, #0x1
  42066c:	str	x0, [sp, #88]
  420670:	ldr	x0, [sp, #16]
  420674:	cmp	x0, #0x0
  420678:	b.ne	41fd50 <ferror@plt+0x1dfd0>  // b.any
  42067c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420680:	add	x0, x0, #0x934
  420684:	ldr	w0, [x0]
  420688:	cmp	w0, #0x0
  42068c:	b.eq	420914 <ferror@plt+0x1eb94>  // b.none
  420690:	ldr	x0, [sp, #72]
  420694:	cmp	x0, #0x0
  420698:	b.eq	420764 <ferror@plt+0x1e9e4>  // b.none
  42069c:	ldr	w1, [sp, #80]
  4206a0:	ldr	w0, [sp, #52]
  4206a4:	sub	w0, w1, w0
  4206a8:	sub	w0, w0, #0x5
  4206ac:	str	w0, [sp, #80]
  4206b0:	ldr	w0, [sp, #52]
  4206b4:	add	x1, x0, #0x4
  4206b8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4206bc:	add	x0, x0, #0xa48
  4206c0:	add	x0, x1, x0
  4206c4:	ldr	x1, [sp, #88]
  4206c8:	cmp	x1, x0
  4206cc:	b.eq	420730 <ferror@plt+0x1e9b0>  // b.none
  4206d0:	ldr	w0, [sp, #80]
  4206d4:	cmp	w0, #0x2
  4206d8:	b.hi	4206fc <ferror@plt+0x1e97c>  // b.pmore
  4206dc:	adrp	x0, 494000 <warn@@Base+0x2502c>
  4206e0:	add	x0, x0, #0xd38
  4206e4:	bl	401d40 <gettext@plt>
  4206e8:	bl	46efd4 <warn@@Base>
  4206ec:	adrp	x0, 494000 <warn@@Base+0x2502c>
  4206f0:	add	x0, x0, #0xd78
  4206f4:	bl	401d40 <gettext@plt>
  4206f8:	b	420924 <ferror@plt+0x1eba4>
  4206fc:	ldr	w0, [sp, #80]
  420700:	sub	w0, w0, #0x2
  420704:	str	w0, [sp, #80]
  420708:	ldr	x0, [sp, #88]
  42070c:	add	x1, x0, #0x1
  420710:	str	x1, [sp, #88]
  420714:	mov	w1, #0x2c                  	// #44
  420718:	strb	w1, [x0]
  42071c:	ldr	x0, [sp, #88]
  420720:	add	x1, x0, #0x1
  420724:	str	x1, [sp, #88]
  420728:	mov	w1, #0x20                  	// #32
  42072c:	strb	w1, [x0]
  420730:	ldr	x4, [sp, #72]
  420734:	ldr	w3, [sp, #52]
  420738:	ldr	w2, [sp, #52]
  42073c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420740:	add	x1, x0, #0xd88
  420744:	ldr	x0, [sp, #88]
  420748:	bl	4019c0 <sprintf@plt>
  42074c:	ldr	w0, [sp, #52]
  420750:	add	w0, w0, #0x5
  420754:	mov	w0, w0
  420758:	ldr	x1, [sp, #88]
  42075c:	add	x0, x1, x0
  420760:	str	x0, [sp, #88]
  420764:	ldr	x0, [sp, #64]
  420768:	cmp	x0, #0x0
  42076c:	b.eq	420838 <ferror@plt+0x1eab8>  // b.none
  420770:	ldr	w1, [sp, #80]
  420774:	ldr	w0, [sp, #52]
  420778:	sub	w0, w1, w0
  42077c:	sub	w0, w0, #0x7
  420780:	str	w0, [sp, #80]
  420784:	ldr	w0, [sp, #52]
  420788:	add	x1, x0, #0x4
  42078c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420790:	add	x0, x0, #0xa48
  420794:	add	x0, x1, x0
  420798:	ldr	x1, [sp, #88]
  42079c:	cmp	x1, x0
  4207a0:	b.eq	420804 <ferror@plt+0x1ea84>  // b.none
  4207a4:	ldr	w0, [sp, #80]
  4207a8:	cmp	w0, #0x2
  4207ac:	b.hi	4207d0 <ferror@plt+0x1ea50>  // b.pmore
  4207b0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  4207b4:	add	x0, x0, #0xd38
  4207b8:	bl	401d40 <gettext@plt>
  4207bc:	bl	46efd4 <warn@@Base>
  4207c0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  4207c4:	add	x0, x0, #0xd78
  4207c8:	bl	401d40 <gettext@plt>
  4207cc:	b	420924 <ferror@plt+0x1eba4>
  4207d0:	ldr	w0, [sp, #80]
  4207d4:	sub	w0, w0, #0x2
  4207d8:	str	w0, [sp, #80]
  4207dc:	ldr	x0, [sp, #88]
  4207e0:	add	x1, x0, #0x1
  4207e4:	str	x1, [sp, #88]
  4207e8:	mov	w1, #0x2c                  	// #44
  4207ec:	strb	w1, [x0]
  4207f0:	ldr	x0, [sp, #88]
  4207f4:	add	x1, x0, #0x1
  4207f8:	str	x1, [sp, #88]
  4207fc:	mov	w1, #0x20                  	// #32
  420800:	strb	w1, [x0]
  420804:	ldr	x4, [sp, #64]
  420808:	ldr	w3, [sp, #52]
  42080c:	ldr	w2, [sp, #52]
  420810:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420814:	add	x1, x0, #0xd98
  420818:	ldr	x0, [sp, #88]
  42081c:	bl	4019c0 <sprintf@plt>
  420820:	ldr	w0, [sp, #52]
  420824:	add	w0, w0, #0x7
  420828:	mov	w0, w0
  42082c:	ldr	x1, [sp, #88]
  420830:	add	x0, x1, x0
  420834:	str	x0, [sp, #88]
  420838:	ldr	x0, [sp, #56]
  42083c:	cmp	x0, #0x0
  420840:	b.eq	420914 <ferror@plt+0x1eb94>  // b.none
  420844:	ldr	w1, [sp, #80]
  420848:	ldr	w0, [sp, #52]
  42084c:	sub	w0, w1, w0
  420850:	sub	w0, w0, #0xa
  420854:	str	w0, [sp, #80]
  420858:	ldr	w0, [sp, #52]
  42085c:	add	x1, x0, #0x4
  420860:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420864:	add	x0, x0, #0xa48
  420868:	add	x0, x1, x0
  42086c:	ldr	x1, [sp, #88]
  420870:	cmp	x1, x0
  420874:	b.eq	4208d8 <ferror@plt+0x1eb58>  // b.none
  420878:	ldr	w0, [sp, #80]
  42087c:	cmp	w0, #0x2
  420880:	b.hi	4208a4 <ferror@plt+0x1eb24>  // b.pmore
  420884:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420888:	add	x0, x0, #0xd38
  42088c:	bl	401d40 <gettext@plt>
  420890:	bl	46efd4 <warn@@Base>
  420894:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420898:	add	x0, x0, #0xd78
  42089c:	bl	401d40 <gettext@plt>
  4208a0:	b	420924 <ferror@plt+0x1eba4>
  4208a4:	ldr	w0, [sp, #80]
  4208a8:	sub	w0, w0, #0x2
  4208ac:	str	w0, [sp, #80]
  4208b0:	ldr	x0, [sp, #88]
  4208b4:	add	x1, x0, #0x1
  4208b8:	str	x1, [sp, #88]
  4208bc:	mov	w1, #0x2c                  	// #44
  4208c0:	strb	w1, [x0]
  4208c4:	ldr	x0, [sp, #88]
  4208c8:	add	x1, x0, #0x1
  4208cc:	str	x1, [sp, #88]
  4208d0:	mov	w1, #0x20                  	// #32
  4208d4:	strb	w1, [x0]
  4208d8:	adrp	x0, 494000 <warn@@Base+0x2502c>
  4208dc:	add	x0, x0, #0xda8
  4208e0:	bl	401d40 <gettext@plt>
  4208e4:	ldr	x4, [sp, #56]
  4208e8:	ldr	w3, [sp, #52]
  4208ec:	ldr	w2, [sp, #52]
  4208f0:	mov	x1, x0
  4208f4:	ldr	x0, [sp, #88]
  4208f8:	bl	4019c0 <sprintf@plt>
  4208fc:	ldr	w0, [sp, #52]
  420900:	add	w0, w0, #0xa
  420904:	mov	w0, w0
  420908:	ldr	x1, [sp, #88]
  42090c:	add	x0, x1, x0
  420910:	str	x0, [sp, #88]
  420914:	ldr	x0, [sp, #88]
  420918:	strb	wzr, [x0]
  42091c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420920:	add	x0, x0, #0xa48
  420924:	ldp	x29, x30, [sp], #96
  420928:	ret
  42092c:	stp	x29, x30, [sp, #-64]!
  420930:	mov	x29, sp
  420934:	str	x0, [sp, #40]
  420938:	str	x1, [sp, #32]
  42093c:	str	x2, [sp, #24]
  420940:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420944:	add	x0, x0, #0x968
  420948:	ldr	w0, [x0]
  42094c:	cmp	w0, #0x0
  420950:	b.eq	4209fc <ferror@plt+0x1ec7c>  // b.none
  420954:	ldr	x0, [sp, #32]
  420958:	str	x0, [sp, #48]
  42095c:	ldr	x0, [sp, #24]
  420960:	cmp	x0, #0xb
  420964:	b.hi	420980 <ferror@plt+0x1ec00>  // b.pmore
  420968:	adrp	x0, 494000 <warn@@Base+0x2502c>
  42096c:	add	x0, x0, #0xdc0
  420970:	bl	401d40 <gettext@plt>
  420974:	bl	46eed4 <error@@Base>
  420978:	mov	w0, #0x0                   	// #0
  42097c:	b	420aa0 <ferror@plt+0x1ed20>
  420980:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  420984:	add	x0, x0, #0x580
  420988:	ldr	x2, [x0]
  42098c:	ldr	x0, [sp, #48]
  420990:	mov	w1, #0x4                   	// #4
  420994:	blr	x2
  420998:	mov	w1, w0
  42099c:	ldr	x0, [sp, #40]
  4209a0:	str	w1, [x0]
  4209a4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4209a8:	add	x0, x0, #0x580
  4209ac:	ldr	x2, [x0]
  4209b0:	ldr	x0, [sp, #48]
  4209b4:	add	x0, x0, #0x4
  4209b8:	mov	w1, #0x4                   	// #4
  4209bc:	blr	x2
  4209c0:	mov	x1, x0
  4209c4:	ldr	x0, [sp, #40]
  4209c8:	str	x1, [x0, #8]
  4209cc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4209d0:	add	x0, x0, #0x580
  4209d4:	ldr	x2, [x0]
  4209d8:	ldr	x0, [sp, #48]
  4209dc:	add	x0, x0, #0x8
  4209e0:	mov	w1, #0x4                   	// #4
  4209e4:	blr	x2
  4209e8:	mov	x1, x0
  4209ec:	ldr	x0, [sp, #40]
  4209f0:	str	x1, [x0, #16]
  4209f4:	mov	w0, #0xc                   	// #12
  4209f8:	b	420aa0 <ferror@plt+0x1ed20>
  4209fc:	ldr	x0, [sp, #32]
  420a00:	str	x0, [sp, #56]
  420a04:	ldr	x0, [sp, #24]
  420a08:	cmp	x0, #0x17
  420a0c:	b.hi	420a28 <ferror@plt+0x1eca8>  // b.pmore
  420a10:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420a14:	add	x0, x0, #0xdc0
  420a18:	bl	401d40 <gettext@plt>
  420a1c:	bl	46eed4 <error@@Base>
  420a20:	mov	w0, #0x0                   	// #0
  420a24:	b	420aa0 <ferror@plt+0x1ed20>
  420a28:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  420a2c:	add	x0, x0, #0x580
  420a30:	ldr	x2, [x0]
  420a34:	ldr	x0, [sp, #56]
  420a38:	mov	w1, #0x4                   	// #4
  420a3c:	blr	x2
  420a40:	mov	w1, w0
  420a44:	ldr	x0, [sp, #40]
  420a48:	str	w1, [x0]
  420a4c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  420a50:	add	x0, x0, #0x580
  420a54:	ldr	x2, [x0]
  420a58:	ldr	x0, [sp, #56]
  420a5c:	add	x0, x0, #0x8
  420a60:	mov	w1, #0x8                   	// #8
  420a64:	blr	x2
  420a68:	mov	x1, x0
  420a6c:	ldr	x0, [sp, #40]
  420a70:	str	x1, [x0, #8]
  420a74:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  420a78:	add	x0, x0, #0x580
  420a7c:	ldr	x2, [x0]
  420a80:	ldr	x0, [sp, #56]
  420a84:	add	x0, x0, #0x10
  420a88:	mov	w1, #0x8                   	// #8
  420a8c:	blr	x2
  420a90:	mov	x1, x0
  420a94:	ldr	x0, [sp, #40]
  420a98:	str	x1, [x0, #16]
  420a9c:	mov	w0, #0x18                  	// #24
  420aa0:	ldp	x29, x30, [sp], #64
  420aa4:	ret
  420aa8:	stp	x29, x30, [sp, #-224]!
  420aac:	mov	x29, sp
  420ab0:	stp	x19, x20, [sp, #16]
  420ab4:	str	x0, [sp, #40]
  420ab8:	ldr	x0, [sp, #40]
  420abc:	str	xzr, [x0, #112]
  420ac0:	ldr	x0, [sp, #40]
  420ac4:	ldr	w0, [x0, #100]
  420ac8:	cmp	w0, #0x0
  420acc:	b.ne	420b24 <ferror@plt+0x1eda4>  // b.any
  420ad0:	ldr	x0, [sp, #40]
  420ad4:	ldr	x0, [x0, #56]
  420ad8:	cmp	x0, #0x0
  420adc:	b.eq	420af8 <ferror@plt+0x1ed78>  // b.none
  420ae0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420ae4:	add	x0, x0, #0xe00
  420ae8:	bl	401d40 <gettext@plt>
  420aec:	bl	46efd4 <warn@@Base>
  420af0:	mov	w0, #0x0                   	// #0
  420af4:	b	422cc4 <ferror@plt+0x20f44>
  420af8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420afc:	add	x0, x0, #0x92c
  420b00:	ldr	w0, [x0]
  420b04:	cmp	w0, #0x0
  420b08:	b.eq	420b1c <ferror@plt+0x1ed9c>  // b.none
  420b0c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420b10:	add	x0, x0, #0xe68
  420b14:	bl	401d40 <gettext@plt>
  420b18:	bl	401cf0 <printf@plt>
  420b1c:	mov	w0, #0x1                   	// #1
  420b20:	b	422cc4 <ferror@plt+0x20f44>
  420b24:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420b28:	add	x0, x0, #0x92c
  420b2c:	ldr	w0, [x0]
  420b30:	cmp	w0, #0x0
  420b34:	b.eq	420b90 <ferror@plt+0x1ee10>  // b.none
  420b38:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420b3c:	add	x0, x0, #0x944
  420b40:	ldr	w0, [x0]
  420b44:	cmp	w0, #0x0
  420b48:	b.ne	420b90 <ferror@plt+0x1ee10>  // b.any
  420b4c:	ldr	x0, [sp, #40]
  420b50:	ldr	w0, [x0, #100]
  420b54:	mov	w0, w0
  420b58:	mov	x2, x0
  420b5c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420b60:	add	x1, x0, #0xe90
  420b64:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420b68:	add	x0, x0, #0xed0
  420b6c:	bl	401920 <ngettext@plt>
  420b70:	mov	x3, x0
  420b74:	ldr	x0, [sp, #40]
  420b78:	ldr	w1, [x0, #100]
  420b7c:	ldr	x0, [sp, #40]
  420b80:	ldr	x0, [x0, #56]
  420b84:	mov	x2, x0
  420b88:	mov	x0, x3
  420b8c:	bl	401cf0 <printf@plt>
  420b90:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420b94:	add	x0, x0, #0x968
  420b98:	ldr	w0, [x0]
  420b9c:	cmp	w0, #0x0
  420ba0:	b.eq	420bc0 <ferror@plt+0x1ee40>  // b.none
  420ba4:	mov	w1, #0x0                   	// #0
  420ba8:	ldr	x0, [sp, #40]
  420bac:	bl	41e75c <ferror@plt+0x1c9dc>
  420bb0:	cmp	w0, #0x0
  420bb4:	b.ne	420bdc <ferror@plt+0x1ee5c>  // b.any
  420bb8:	mov	w0, #0x0                   	// #0
  420bbc:	b	422cc4 <ferror@plt+0x20f44>
  420bc0:	mov	w1, #0x0                   	// #0
  420bc4:	ldr	x0, [sp, #40]
  420bc8:	bl	41ec80 <ferror@plt+0x1cf00>
  420bcc:	cmp	w0, #0x0
  420bd0:	b.ne	420bdc <ferror@plt+0x1ee5c>  // b.any
  420bd4:	mov	w0, #0x0                   	// #0
  420bd8:	b	422cc4 <ferror@plt+0x20f44>
  420bdc:	ldr	x0, [sp, #40]
  420be0:	ldr	w0, [x0, #104]
  420be4:	cmp	w0, #0x0
  420be8:	b.eq	420cb0 <ferror@plt+0x1ef30>  // b.none
  420bec:	ldr	x0, [sp, #40]
  420bf0:	ldr	w1, [x0, #104]
  420bf4:	ldr	x0, [sp, #40]
  420bf8:	ldr	w0, [x0, #100]
  420bfc:	cmp	w1, w0
  420c00:	b.cs	420cb0 <ferror@plt+0x1ef30>  // b.hs, b.nlast
  420c04:	ldr	x0, [sp, #40]
  420c08:	ldr	x2, [x0, #112]
  420c0c:	ldr	x0, [sp, #40]
  420c10:	ldr	w0, [x0, #104]
  420c14:	mov	w1, w0
  420c18:	mov	x0, x1
  420c1c:	lsl	x0, x0, #2
  420c20:	add	x0, x0, x1
  420c24:	lsl	x0, x0, #4
  420c28:	add	x0, x2, x0
  420c2c:	str	x0, [sp, #192]
  420c30:	ldr	x0, [sp, #192]
  420c34:	ldr	x0, [x0, #32]
  420c38:	cmp	x0, #0x0
  420c3c:	b.eq	420cb0 <ferror@plt+0x1ef30>  // b.none
  420c40:	ldr	x0, [sp, #192]
  420c44:	ldr	x0, [x0, #24]
  420c48:	mov	x20, x0
  420c4c:	ldr	x0, [sp, #192]
  420c50:	ldr	x19, [x0, #32]
  420c54:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420c58:	add	x0, x0, #0xf08
  420c5c:	bl	401d40 <gettext@plt>
  420c60:	mov	x5, x0
  420c64:	mov	x4, x19
  420c68:	mov	x3, #0x1                   	// #1
  420c6c:	mov	x2, x20
  420c70:	ldr	x1, [sp, #40]
  420c74:	mov	x0, #0x0                   	// #0
  420c78:	bl	40e704 <ferror@plt+0xc984>
  420c7c:	mov	x1, x0
  420c80:	ldr	x0, [sp, #40]
  420c84:	str	x1, [x0, #128]
  420c88:	ldr	x0, [sp, #40]
  420c8c:	ldr	x0, [x0, #128]
  420c90:	cmp	x0, #0x0
  420c94:	b.eq	420ca4 <ferror@plt+0x1ef24>  // b.none
  420c98:	ldr	x0, [sp, #192]
  420c9c:	ldr	x0, [x0, #32]
  420ca0:	b	420ca8 <ferror@plt+0x1ef28>
  420ca4:	mov	x0, #0x0                   	// #0
  420ca8:	ldr	x1, [sp, #40]
  420cac:	str	x0, [x1, #136]
  420cb0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  420cb4:	add	x0, x0, #0x758
  420cb8:	str	xzr, [x0]
  420cbc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  420cc0:	add	x0, x0, #0x740
  420cc4:	str	xzr, [x0]
  420cc8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  420ccc:	add	x0, x0, #0x760
  420cd0:	str	xzr, [x0]
  420cd4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420cd8:	add	x0, x0, #0x910
  420cdc:	str	xzr, [x0]
  420ce0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420ce4:	add	x0, x0, #0x968
  420ce8:	ldr	w0, [x0]
  420cec:	cmp	w0, #0x0
  420cf0:	b.eq	420cfc <ferror@plt+0x1ef7c>  // b.none
  420cf4:	mov	w0, #0x4                   	// #4
  420cf8:	b	420d00 <ferror@plt+0x1ef80>
  420cfc:	mov	w0, #0x8                   	// #8
  420d00:	adrp	x1, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  420d04:	add	x1, x1, #0x54c
  420d08:	str	w0, [x1]
  420d0c:	ldr	x0, [sp, #40]
  420d10:	ldrh	w0, [x0, #82]
  420d14:	mov	w1, #0xfeb0                	// #65200
  420d18:	cmp	w0, w1
  420d1c:	b.eq	420e38 <ferror@plt+0x1f0b8>  // b.none
  420d20:	mov	w1, #0xfeb0                	// #65200
  420d24:	cmp	w0, w1
  420d28:	b.gt	420e78 <ferror@plt+0x1f0f8>
  420d2c:	cmp	w0, #0x78
  420d30:	b.eq	420e38 <ferror@plt+0x1f0b8>  // b.none
  420d34:	cmp	w0, #0x78
  420d38:	b.gt	420e78 <ferror@plt+0x1f0f8>
  420d3c:	cmp	w0, #0x2f
  420d40:	b.gt	420e78 <ferror@plt+0x1f0f8>
  420d44:	cmp	w0, #0x2e
  420d48:	b.ge	420d9c <ferror@plt+0x1f01c>  // b.tcont
  420d4c:	cmp	w0, #0x8
  420d50:	b.eq	420d5c <ferror@plt+0x1efdc>  // b.none
  420d54:	cmp	w0, #0xa
  420d58:	b.ne	420e78 <ferror@plt+0x1f0f8>  // b.any
  420d5c:	ldr	x0, [sp, #40]
  420d60:	ldr	x0, [x0, #72]
  420d64:	and	x0, x0, #0xf000
  420d68:	cmp	x0, #0x4, lsl #12
  420d6c:	b.ne	420e64 <ferror@plt+0x1f0e4>  // b.any
  420d70:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420d74:	add	x1, x0, #0xf18
  420d78:	ldr	x0, [sp, #40]
  420d7c:	bl	40f0d4 <ferror@plt+0xd354>
  420d80:	cmp	x0, #0x0
  420d84:	b.ne	420e64 <ferror@plt+0x1f0e4>  // b.any
  420d88:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  420d8c:	add	x0, x0, #0x54c
  420d90:	mov	w1, #0x8                   	// #8
  420d94:	str	w1, [x0]
  420d98:	b	420e64 <ferror@plt+0x1f0e4>
  420d9c:	ldr	x0, [sp, #40]
  420da0:	ldr	x0, [x0, #72]
  420da4:	and	x0, x0, #0xff0000
  420da8:	cmp	x0, #0x860, lsl #12
  420dac:	b.eq	420e0c <ferror@plt+0x1f08c>  // b.none
  420db0:	cmp	x0, #0x860, lsl #12
  420db4:	b.hi	420e6c <ferror@plt+0x1f0ec>  // b.pmore
  420db8:	cmp	x0, #0x850, lsl #12
  420dbc:	b.eq	420e20 <ferror@plt+0x1f0a0>  // b.none
  420dc0:	cmp	x0, #0x850, lsl #12
  420dc4:	b.hi	420e6c <ferror@plt+0x1f0ec>  // b.pmore
  420dc8:	cmp	x0, #0x840, lsl #12
  420dcc:	b.eq	420e0c <ferror@plt+0x1f08c>  // b.none
  420dd0:	cmp	x0, #0x840, lsl #12
  420dd4:	b.hi	420e6c <ferror@plt+0x1f0ec>  // b.pmore
  420dd8:	cmp	x0, #0x830, lsl #12
  420ddc:	b.eq	420e0c <ferror@plt+0x1f08c>  // b.none
  420de0:	cmp	x0, #0x830, lsl #12
  420de4:	b.hi	420e6c <ferror@plt+0x1f0ec>  // b.pmore
  420de8:	cmp	x0, #0x820, lsl #12
  420dec:	b.eq	420e20 <ferror@plt+0x1f0a0>  // b.none
  420df0:	cmp	x0, #0x820, lsl #12
  420df4:	b.hi	420e6c <ferror@plt+0x1f0ec>  // b.pmore
  420df8:	cmp	x0, #0x800, lsl #12
  420dfc:	b.eq	420e0c <ferror@plt+0x1f08c>  // b.none
  420e00:	cmp	x0, #0x810, lsl #12
  420e04:	b.eq	420e20 <ferror@plt+0x1f0a0>  // b.none
  420e08:	b	420e6c <ferror@plt+0x1f0ec>
  420e0c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  420e10:	add	x0, x0, #0x54c
  420e14:	mov	w1, #0x2                   	// #2
  420e18:	str	w1, [x0]
  420e1c:	b	420e34 <ferror@plt+0x1f0b4>
  420e20:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  420e24:	add	x0, x0, #0x54c
  420e28:	mov	w1, #0x4                   	// #4
  420e2c:	str	w1, [x0]
  420e30:	nop
  420e34:	b	420e6c <ferror@plt+0x1f0ec>
  420e38:	ldr	x0, [sp, #40]
  420e3c:	ldr	x0, [x0, #72]
  420e40:	and	x0, x0, #0x7f
  420e44:	cmp	x0, #0x75
  420e48:	b.ne	420e74 <ferror@plt+0x1f0f4>  // b.any
  420e4c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  420e50:	add	x0, x0, #0x54c
  420e54:	mov	w1, #0x2                   	// #2
  420e58:	str	w1, [x0]
  420e5c:	nop
  420e60:	b	420e74 <ferror@plt+0x1f0f4>
  420e64:	nop
  420e68:	b	420e78 <ferror@plt+0x1f0f8>
  420e6c:	nop
  420e70:	b	420e78 <ferror@plt+0x1f0f8>
  420e74:	nop
  420e78:	str	wzr, [sp, #204]
  420e7c:	ldr	x0, [sp, #40]
  420e80:	ldr	x0, [x0, #112]
  420e84:	str	x0, [sp, #192]
  420e88:	b	421c4c <ferror@plt+0x1fecc>
  420e8c:	ldr	x0, [sp, #192]
  420e90:	cmp	x0, #0x0
  420e94:	b.ne	420ea8 <ferror@plt+0x1f128>  // b.any
  420e98:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  420e9c:	add	x0, x0, #0xf68
  420ea0:	bl	401d40 <gettext@plt>
  420ea4:	b	420f0c <ferror@plt+0x1f18c>
  420ea8:	ldr	x0, [sp, #40]
  420eac:	ldr	x0, [x0, #128]
  420eb0:	cmp	x0, #0x0
  420eb4:	b.ne	420ec8 <ferror@plt+0x1f148>  // b.any
  420eb8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  420ebc:	add	x0, x0, #0xf70
  420ec0:	bl	401d40 <gettext@plt>
  420ec4:	b	420f0c <ferror@plt+0x1f18c>
  420ec8:	ldr	x0, [sp, #192]
  420ecc:	ldr	w0, [x0]
  420ed0:	mov	w1, w0
  420ed4:	ldr	x0, [sp, #40]
  420ed8:	ldr	x0, [x0, #136]
  420edc:	cmp	x1, x0
  420ee0:	b.cc	420ef4 <ferror@plt+0x1f174>  // b.lo, b.ul, b.last
  420ee4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  420ee8:	add	x0, x0, #0xf80
  420eec:	bl	401d40 <gettext@plt>
  420ef0:	b	420f0c <ferror@plt+0x1f18c>
  420ef4:	ldr	x0, [sp, #40]
  420ef8:	ldr	x1, [x0, #128]
  420efc:	ldr	x0, [sp, #192]
  420f00:	ldr	w0, [x0]
  420f04:	mov	w0, w0
  420f08:	add	x0, x1, x0
  420f0c:	str	x0, [sp, #208]
  420f10:	ldr	x0, [sp, #192]
  420f14:	ldr	w0, [x0, #4]
  420f18:	cmp	w0, #0xb
  420f1c:	b.ne	421034 <ferror@plt+0x1f2b4>  // b.any
  420f20:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  420f24:	add	x0, x0, #0x758
  420f28:	ldr	x0, [x0]
  420f2c:	cmp	x0, #0x0
  420f30:	b.eq	420f48 <ferror@plt+0x1f1c8>  // b.none
  420f34:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420f38:	add	x0, x0, #0xf30
  420f3c:	bl	401d40 <gettext@plt>
  420f40:	bl	46eed4 <error@@Base>
  420f44:	b	421c34 <ferror@plt+0x1feb4>
  420f48:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420f4c:	add	x0, x0, #0x968
  420f50:	ldr	w0, [x0]
  420f54:	cmp	w0, #0x0
  420f58:	b.eq	420f64 <ferror@plt+0x1f1e4>  // b.none
  420f5c:	mov	x0, #0x10                  	// #16
  420f60:	b	420f68 <ferror@plt+0x1f1e8>
  420f64:	mov	x0, #0x18                  	// #24
  420f68:	str	x0, [sp, #144]
  420f6c:	ldr	x0, [sp, #192]
  420f70:	ldr	x0, [x0, #56]
  420f74:	ldr	x1, [sp, #144]
  420f78:	cmp	x1, x0
  420f7c:	b.eq	420fe4 <ferror@plt+0x1f264>  // b.none
  420f80:	ldr	x0, [sp, #192]
  420f84:	ldr	x0, [x0, #56]
  420f88:	add	x3, sp, #0x38
  420f8c:	mov	x2, x0
  420f90:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  420f94:	add	x1, x0, #0xf20
  420f98:	mov	x0, x3
  420f9c:	bl	4019c0 <sprintf@plt>
  420fa0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420fa4:	add	x0, x0, #0xf60
  420fa8:	bl	401d40 <gettext@plt>
  420fac:	mov	x3, x0
  420fb0:	add	x0, sp, #0x38
  420fb4:	mov	x2, x0
  420fb8:	ldr	w1, [sp, #204]
  420fbc:	mov	x0, x3
  420fc0:	bl	46eed4 <error@@Base>
  420fc4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  420fc8:	add	x0, x0, #0xf90
  420fcc:	bl	401d40 <gettext@plt>
  420fd0:	ldr	x1, [sp, #144]
  420fd4:	bl	46eed4 <error@@Base>
  420fd8:	ldr	x0, [sp, #192]
  420fdc:	ldr	x1, [sp, #144]
  420fe0:	str	x1, [x0, #56]
  420fe4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  420fe8:	add	x0, x0, #0x968
  420fec:	ldr	w0, [x0]
  420ff0:	cmp	w0, #0x0
  420ff4:	b.eq	421010 <ferror@plt+0x1f290>  // b.none
  420ff8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  420ffc:	add	x2, x0, #0x750
  421000:	ldr	x1, [sp, #192]
  421004:	ldr	x0, [sp, #40]
  421008:	bl	41f104 <ferror@plt+0x1d384>
  42100c:	b	421024 <ferror@plt+0x1f2a4>
  421010:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  421014:	add	x2, x0, #0x750
  421018:	ldr	x1, [sp, #192]
  42101c:	ldr	x0, [sp, #40]
  421020:	bl	41f69c <ferror@plt+0x1d91c>
  421024:	adrp	x1, 4c8000 <warn@@Base+0x5902c>
  421028:	add	x1, x1, #0x758
  42102c:	str	x0, [x1]
  421030:	b	421c34 <ferror@plt+0x1feb4>
  421034:	ldr	x0, [sp, #192]
  421038:	ldr	w0, [x0, #4]
  42103c:	cmp	w0, #0x3
  421040:	b.ne	421104 <ferror@plt+0x1f384>  // b.any
  421044:	adrp	x0, 494000 <warn@@Base+0x2502c>
  421048:	add	x1, x0, #0xfd0
  42104c:	ldr	x0, [sp, #208]
  421050:	bl	401bf0 <strcmp@plt>
  421054:	cmp	w0, #0x0
  421058:	b.ne	421104 <ferror@plt+0x1f384>  // b.any
  42105c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  421060:	add	x0, x0, #0x740
  421064:	ldr	x0, [x0]
  421068:	cmp	x0, #0x0
  42106c:	b.eq	421084 <ferror@plt+0x1f304>  // b.none
  421070:	adrp	x0, 494000 <warn@@Base+0x2502c>
  421074:	add	x0, x0, #0xfd8
  421078:	bl	401d40 <gettext@plt>
  42107c:	bl	46eed4 <error@@Base>
  421080:	b	421c34 <ferror@plt+0x1feb4>
  421084:	ldr	x0, [sp, #192]
  421088:	ldr	x0, [x0, #24]
  42108c:	mov	x20, x0
  421090:	ldr	x0, [sp, #192]
  421094:	ldr	x19, [x0, #32]
  421098:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42109c:	add	x0, x0, #0x8
  4210a0:	bl	401d40 <gettext@plt>
  4210a4:	mov	x5, x0
  4210a8:	mov	x4, x19
  4210ac:	mov	x3, #0x1                   	// #1
  4210b0:	mov	x2, x20
  4210b4:	ldr	x1, [sp, #40]
  4210b8:	mov	x0, #0x0                   	// #0
  4210bc:	bl	40e704 <ferror@plt+0xc984>
  4210c0:	mov	x1, x0
  4210c4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4210c8:	add	x0, x0, #0x740
  4210cc:	str	x1, [x0]
  4210d0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4210d4:	add	x0, x0, #0x740
  4210d8:	ldr	x0, [x0]
  4210dc:	cmp	x0, #0x0
  4210e0:	b.eq	4210f0 <ferror@plt+0x1f370>  // b.none
  4210e4:	ldr	x0, [sp, #192]
  4210e8:	ldr	x0, [x0, #32]
  4210ec:	b	4210f4 <ferror@plt+0x1f374>
  4210f0:	mov	x0, #0x0                   	// #0
  4210f4:	adrp	x1, 4c8000 <warn@@Base+0x5902c>
  4210f8:	add	x1, x1, #0x748
  4210fc:	str	x0, [x1]
  421100:	b	421c34 <ferror@plt+0x1feb4>
  421104:	ldr	x0, [sp, #192]
  421108:	ldr	w0, [x0, #4]
  42110c:	cmp	w0, #0x12
  421110:	b.ne	421154 <ferror@plt+0x1f3d4>  // b.any
  421114:	mov	x0, #0x10                  	// #16
  421118:	bl	474714 <warn@@Base+0x5740>
  42111c:	str	x0, [sp, #152]
  421120:	ldr	x0, [sp, #152]
  421124:	ldr	x1, [sp, #192]
  421128:	str	x1, [x0]
  42112c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421130:	add	x0, x0, #0x910
  421134:	ldr	x1, [x0]
  421138:	ldr	x0, [sp, #152]
  42113c:	str	x1, [x0, #8]
  421140:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421144:	add	x0, x0, #0x910
  421148:	ldr	x1, [sp, #152]
  42114c:	str	x1, [x0]
  421150:	b	421c34 <ferror@plt+0x1feb4>
  421154:	ldr	x0, [sp, #192]
  421158:	ldr	w0, [x0, #4]
  42115c:	cmp	w0, #0x2
  421160:	b.ne	421204 <ferror@plt+0x1f484>  // b.any
  421164:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421168:	add	x0, x0, #0x968
  42116c:	ldr	w0, [x0]
  421170:	cmp	w0, #0x0
  421174:	b.eq	421180 <ferror@plt+0x1f400>  // b.none
  421178:	mov	x0, #0x10                  	// #16
  42117c:	b	421184 <ferror@plt+0x1f404>
  421180:	mov	x0, #0x18                  	// #24
  421184:	str	x0, [sp, #160]
  421188:	ldr	x0, [sp, #192]
  42118c:	ldr	x0, [x0, #56]
  421190:	ldr	x1, [sp, #160]
  421194:	cmp	x1, x0
  421198:	b.eq	421c34 <ferror@plt+0x1feb4>  // b.none
  42119c:	ldr	x0, [sp, #192]
  4211a0:	ldr	x0, [x0, #56]
  4211a4:	add	x3, sp, #0x38
  4211a8:	mov	x2, x0
  4211ac:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4211b0:	add	x1, x0, #0xf20
  4211b4:	mov	x0, x3
  4211b8:	bl	4019c0 <sprintf@plt>
  4211bc:	adrp	x0, 494000 <warn@@Base+0x2502c>
  4211c0:	add	x0, x0, #0xf60
  4211c4:	bl	401d40 <gettext@plt>
  4211c8:	mov	x3, x0
  4211cc:	add	x0, sp, #0x38
  4211d0:	mov	x2, x0
  4211d4:	ldr	w1, [sp, #204]
  4211d8:	mov	x0, x3
  4211dc:	bl	46eed4 <error@@Base>
  4211e0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  4211e4:	add	x0, x0, #0xf90
  4211e8:	bl	401d40 <gettext@plt>
  4211ec:	ldr	x1, [sp, #160]
  4211f0:	bl	46eed4 <error@@Base>
  4211f4:	ldr	x0, [sp, #192]
  4211f8:	ldr	x1, [sp, #160]
  4211fc:	str	x1, [x0, #56]
  421200:	b	421c34 <ferror@plt+0x1feb4>
  421204:	ldr	x0, [sp, #192]
  421208:	ldr	w0, [x0, #4]
  42120c:	cmp	w0, #0x11
  421210:	b.ne	421298 <ferror@plt+0x1f518>  // b.any
  421214:	mov	x0, #0x4                   	// #4
  421218:	str	x0, [sp, #168]
  42121c:	ldr	x0, [sp, #192]
  421220:	ldr	x0, [x0, #56]
  421224:	ldr	x1, [sp, #168]
  421228:	cmp	x1, x0
  42122c:	b.eq	421c34 <ferror@plt+0x1feb4>  // b.none
  421230:	ldr	x0, [sp, #192]
  421234:	ldr	x0, [x0, #56]
  421238:	add	x3, sp, #0x38
  42123c:	mov	x2, x0
  421240:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  421244:	add	x1, x0, #0xf20
  421248:	mov	x0, x3
  42124c:	bl	4019c0 <sprintf@plt>
  421250:	adrp	x0, 494000 <warn@@Base+0x2502c>
  421254:	add	x0, x0, #0xf60
  421258:	bl	401d40 <gettext@plt>
  42125c:	mov	x3, x0
  421260:	add	x0, sp, #0x38
  421264:	mov	x2, x0
  421268:	ldr	w1, [sp, #204]
  42126c:	mov	x0, x3
  421270:	bl	46eed4 <error@@Base>
  421274:	adrp	x0, 494000 <warn@@Base+0x2502c>
  421278:	add	x0, x0, #0xf90
  42127c:	bl	401d40 <gettext@plt>
  421280:	ldr	x1, [sp, #168]
  421284:	bl	46eed4 <error@@Base>
  421288:	ldr	x0, [sp, #192]
  42128c:	ldr	x1, [sp, #168]
  421290:	str	x1, [x0, #56]
  421294:	b	421c34 <ferror@plt+0x1feb4>
  421298:	ldr	x0, [sp, #192]
  42129c:	ldr	w0, [x0, #4]
  4212a0:	cmp	w0, #0x9
  4212a4:	b.ne	421348 <ferror@plt+0x1f5c8>  // b.any
  4212a8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4212ac:	add	x0, x0, #0x968
  4212b0:	ldr	w0, [x0]
  4212b4:	cmp	w0, #0x0
  4212b8:	b.eq	4212c4 <ferror@plt+0x1f544>  // b.none
  4212bc:	mov	x0, #0x8                   	// #8
  4212c0:	b	4212c8 <ferror@plt+0x1f548>
  4212c4:	mov	x0, #0x10                  	// #16
  4212c8:	str	x0, [sp, #176]
  4212cc:	ldr	x0, [sp, #192]
  4212d0:	ldr	x0, [x0, #56]
  4212d4:	ldr	x1, [sp, #176]
  4212d8:	cmp	x1, x0
  4212dc:	b.eq	421c34 <ferror@plt+0x1feb4>  // b.none
  4212e0:	ldr	x0, [sp, #192]
  4212e4:	ldr	x0, [x0, #56]
  4212e8:	add	x3, sp, #0x38
  4212ec:	mov	x2, x0
  4212f0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4212f4:	add	x1, x0, #0xf20
  4212f8:	mov	x0, x3
  4212fc:	bl	4019c0 <sprintf@plt>
  421300:	adrp	x0, 494000 <warn@@Base+0x2502c>
  421304:	add	x0, x0, #0xf60
  421308:	bl	401d40 <gettext@plt>
  42130c:	mov	x3, x0
  421310:	add	x0, sp, #0x38
  421314:	mov	x2, x0
  421318:	ldr	w1, [sp, #204]
  42131c:	mov	x0, x3
  421320:	bl	46eed4 <error@@Base>
  421324:	adrp	x0, 494000 <warn@@Base+0x2502c>
  421328:	add	x0, x0, #0xf90
  42132c:	bl	401d40 <gettext@plt>
  421330:	ldr	x1, [sp, #176]
  421334:	bl	46eed4 <error@@Base>
  421338:	ldr	x0, [sp, #192]
  42133c:	ldr	x1, [sp, #176]
  421340:	str	x1, [x0, #56]
  421344:	b	421c34 <ferror@plt+0x1feb4>
  421348:	ldr	x0, [sp, #192]
  42134c:	ldr	w0, [x0, #4]
  421350:	cmp	w0, #0x4
  421354:	b.ne	4213f8 <ferror@plt+0x1f678>  // b.any
  421358:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42135c:	add	x0, x0, #0x968
  421360:	ldr	w0, [x0]
  421364:	cmp	w0, #0x0
  421368:	b.eq	421374 <ferror@plt+0x1f5f4>  // b.none
  42136c:	mov	x0, #0xc                   	// #12
  421370:	b	421378 <ferror@plt+0x1f5f8>
  421374:	mov	x0, #0x18                  	// #24
  421378:	str	x0, [sp, #184]
  42137c:	ldr	x0, [sp, #192]
  421380:	ldr	x0, [x0, #56]
  421384:	ldr	x1, [sp, #184]
  421388:	cmp	x1, x0
  42138c:	b.eq	421c34 <ferror@plt+0x1feb4>  // b.none
  421390:	ldr	x0, [sp, #192]
  421394:	ldr	x0, [x0, #56]
  421398:	add	x3, sp, #0x38
  42139c:	mov	x2, x0
  4213a0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4213a4:	add	x1, x0, #0xf20
  4213a8:	mov	x0, x3
  4213ac:	bl	4019c0 <sprintf@plt>
  4213b0:	adrp	x0, 494000 <warn@@Base+0x2502c>
  4213b4:	add	x0, x0, #0xf60
  4213b8:	bl	401d40 <gettext@plt>
  4213bc:	mov	x3, x0
  4213c0:	add	x0, sp, #0x38
  4213c4:	mov	x2, x0
  4213c8:	ldr	w1, [sp, #204]
  4213cc:	mov	x0, x3
  4213d0:	bl	46eed4 <error@@Base>
  4213d4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  4213d8:	add	x0, x0, #0xf90
  4213dc:	bl	401d40 <gettext@plt>
  4213e0:	ldr	x1, [sp, #184]
  4213e4:	bl	46eed4 <error@@Base>
  4213e8:	ldr	x0, [sp, #192]
  4213ec:	ldr	x1, [sp, #184]
  4213f0:	str	x1, [x0, #56]
  4213f4:	b	421c34 <ferror@plt+0x1feb4>
  4213f8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4213fc:	add	x0, x0, #0x954
  421400:	ldr	w0, [x0]
  421404:	cmp	w0, #0x0
  421408:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  42140c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421410:	add	x0, x0, #0x524
  421414:	ldr	w0, [x0]
  421418:	cmp	w0, #0x0
  42141c:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  421420:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421424:	add	x0, x0, #0x538
  421428:	ldr	w0, [x0]
  42142c:	cmp	w0, #0x0
  421430:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  421434:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421438:	add	x0, x0, #0x554
  42143c:	ldr	w0, [x0]
  421440:	cmp	w0, #0x0
  421444:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  421448:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42144c:	add	x0, x0, #0x530
  421450:	ldr	w0, [x0]
  421454:	cmp	w0, #0x0
  421458:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  42145c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421460:	add	x0, x0, #0x560
  421464:	ldr	w0, [x0]
  421468:	cmp	w0, #0x0
  42146c:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  421470:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421474:	add	x0, x0, #0x528
  421478:	ldr	w0, [x0]
  42147c:	cmp	w0, #0x0
  421480:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  421484:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421488:	add	x0, x0, #0x52c
  42148c:	ldr	w0, [x0]
  421490:	cmp	w0, #0x0
  421494:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  421498:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42149c:	add	x0, x0, #0x564
  4214a0:	ldr	w0, [x0]
  4214a4:	cmp	w0, #0x0
  4214a8:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  4214ac:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4214b0:	add	x0, x0, #0x520
  4214b4:	ldr	w0, [x0]
  4214b8:	cmp	w0, #0x0
  4214bc:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  4214c0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4214c4:	add	x0, x0, #0x534
  4214c8:	ldr	w0, [x0]
  4214cc:	cmp	w0, #0x0
  4214d0:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  4214d4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4214d8:	add	x0, x0, #0x558
  4214dc:	ldr	w0, [x0]
  4214e0:	cmp	w0, #0x0
  4214e4:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  4214e8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4214ec:	add	x0, x0, #0x540
  4214f0:	ldr	w0, [x0]
  4214f4:	cmp	w0, #0x0
  4214f8:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  4214fc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421500:	add	x0, x0, #0x574
  421504:	ldr	w0, [x0]
  421508:	cmp	w0, #0x0
  42150c:	b.ne	421524 <ferror@plt+0x1f7a4>  // b.any
  421510:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421514:	add	x0, x0, #0x56c
  421518:	ldr	w0, [x0]
  42151c:	cmp	w0, #0x0
  421520:	b.eq	4219a0 <ferror@plt+0x1fc20>  // b.none
  421524:	mov	x2, #0x7                   	// #7
  421528:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42152c:	add	x1, x0, #0x18
  421530:	ldr	x0, [sp, #208]
  421534:	bl	401a90 <strncmp@plt>
  421538:	cmp	w0, #0x0
  42153c:	b.eq	42155c <ferror@plt+0x1f7dc>  // b.none
  421540:	mov	x2, #0x8                   	// #8
  421544:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421548:	add	x1, x0, #0x20
  42154c:	ldr	x0, [sp, #208]
  421550:	bl	401a90 <strncmp@plt>
  421554:	cmp	w0, #0x0
  421558:	b.ne	4219a0 <ferror@plt+0x1fc20>  // b.any
  42155c:	ldr	x0, [sp, #208]
  421560:	add	x0, x0, #0x1
  421564:	ldrb	w0, [x0]
  421568:	cmp	w0, #0x7a
  42156c:	b.ne	421580 <ferror@plt+0x1f800>  // b.any
  421570:	ldr	x0, [sp, #208]
  421574:	add	x0, x0, #0x8
  421578:	str	x0, [sp, #208]
  42157c:	b	42158c <ferror@plt+0x1f80c>
  421580:	ldr	x0, [sp, #208]
  421584:	add	x0, x0, #0x7
  421588:	str	x0, [sp, #208]
  42158c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421590:	add	x0, x0, #0x954
  421594:	ldr	w0, [x0]
  421598:	cmp	w0, #0x0
  42159c:	b.ne	42198c <ferror@plt+0x1fc0c>  // b.any
  4215a0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4215a4:	add	x0, x0, #0x524
  4215a8:	ldr	w0, [x0]
  4215ac:	cmp	w0, #0x0
  4215b0:	b.eq	4215d0 <ferror@plt+0x1f850>  // b.none
  4215b4:	mov	x2, #0x4                   	// #4
  4215b8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4215bc:	add	x1, x0, #0x30
  4215c0:	ldr	x0, [sp, #208]
  4215c4:	bl	401a90 <strncmp@plt>
  4215c8:	cmp	w0, #0x0
  4215cc:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  4215d0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4215d4:	add	x0, x0, #0x524
  4215d8:	ldr	w0, [x0]
  4215dc:	cmp	w0, #0x0
  4215e0:	b.eq	421600 <ferror@plt+0x1f880>  // b.none
  4215e4:	mov	x2, #0x5                   	// #5
  4215e8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4215ec:	add	x1, x0, #0x38
  4215f0:	ldr	x0, [sp, #208]
  4215f4:	bl	401a90 <strncmp@plt>
  4215f8:	cmp	w0, #0x0
  4215fc:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  421600:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421604:	add	x0, x0, #0x538
  421608:	ldr	w0, [x0]
  42160c:	cmp	w0, #0x0
  421610:	b.eq	421630 <ferror@plt+0x1f8b0>  // b.none
  421614:	mov	x2, #0x6                   	// #6
  421618:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42161c:	add	x1, x0, #0x40
  421620:	ldr	x0, [sp, #208]
  421624:	bl	401a90 <strncmp@plt>
  421628:	cmp	w0, #0x0
  42162c:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  421630:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421634:	add	x0, x0, #0x554
  421638:	ldr	w0, [x0]
  42163c:	cmp	w0, #0x0
  421640:	b.eq	42165c <ferror@plt+0x1f8dc>  // b.none
  421644:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421648:	add	x1, x0, #0x48
  42164c:	ldr	x0, [sp, #208]
  421650:	bl	401bf0 <strcmp@plt>
  421654:	cmp	w0, #0x0
  421658:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  42165c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421660:	add	x0, x0, #0x554
  421664:	ldr	w0, [x0]
  421668:	cmp	w0, #0x0
  42166c:	b.eq	42168c <ferror@plt+0x1f90c>  // b.none
  421670:	mov	x2, #0x5                   	// #5
  421674:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421678:	add	x1, x0, #0x50
  42167c:	ldr	x0, [sp, #208]
  421680:	bl	401a90 <strncmp@plt>
  421684:	cmp	w0, #0x0
  421688:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  42168c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421690:	add	x0, x0, #0x530
  421694:	ldr	w0, [x0]
  421698:	cmp	w0, #0x0
  42169c:	b.eq	4216bc <ferror@plt+0x1f93c>  // b.none
  4216a0:	mov	x2, #0x8                   	// #8
  4216a4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4216a8:	add	x1, x0, #0x58
  4216ac:	ldr	x0, [sp, #208]
  4216b0:	bl	401a90 <strncmp@plt>
  4216b4:	cmp	w0, #0x0
  4216b8:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  4216bc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4216c0:	add	x0, x0, #0x560
  4216c4:	ldr	w0, [x0]
  4216c8:	cmp	w0, #0x0
  4216cc:	b.eq	4216ec <ferror@plt+0x1f96c>  // b.none
  4216d0:	mov	x2, #0x8                   	// #8
  4216d4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4216d8:	add	x1, x0, #0x68
  4216dc:	ldr	x0, [sp, #208]
  4216e0:	bl	401a90 <strncmp@plt>
  4216e4:	cmp	w0, #0x0
  4216e8:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  4216ec:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4216f0:	add	x0, x0, #0x530
  4216f4:	ldr	w0, [x0]
  4216f8:	cmp	w0, #0x0
  4216fc:	b.eq	42171c <ferror@plt+0x1f99c>  // b.none
  421700:	mov	x2, #0xc                   	// #12
  421704:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421708:	add	x1, x0, #0x78
  42170c:	ldr	x0, [sp, #208]
  421710:	bl	401a90 <strncmp@plt>
  421714:	cmp	w0, #0x0
  421718:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  42171c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421720:	add	x0, x0, #0x560
  421724:	ldr	w0, [x0]
  421728:	cmp	w0, #0x0
  42172c:	b.eq	42174c <ferror@plt+0x1f9cc>  // b.none
  421730:	mov	x2, #0xc                   	// #12
  421734:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421738:	add	x1, x0, #0x88
  42173c:	ldr	x0, [sp, #208]
  421740:	bl	401a90 <strncmp@plt>
  421744:	cmp	w0, #0x0
  421748:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  42174c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421750:	add	x0, x0, #0x528
  421754:	ldr	w0, [x0]
  421758:	cmp	w0, #0x0
  42175c:	b.eq	42177c <ferror@plt+0x1f9fc>  // b.none
  421760:	mov	x2, #0x7                   	// #7
  421764:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421768:	add	x1, x0, #0x98
  42176c:	ldr	x0, [sp, #208]
  421770:	bl	401a90 <strncmp@plt>
  421774:	cmp	w0, #0x0
  421778:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  42177c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421780:	add	x0, x0, #0x558
  421784:	ldr	w0, [x0]
  421788:	cmp	w0, #0x0
  42178c:	b.eq	4217ac <ferror@plt+0x1fa2c>  // b.none
  421790:	mov	x2, #0x6                   	// #6
  421794:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421798:	add	x1, x0, #0xa0
  42179c:	ldr	x0, [sp, #208]
  4217a0:	bl	401a90 <strncmp@plt>
  4217a4:	cmp	w0, #0x0
  4217a8:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  4217ac:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4217b0:	add	x0, x0, #0x558
  4217b4:	ldr	w0, [x0]
  4217b8:	cmp	w0, #0x0
  4217bc:	b.eq	4217dc <ferror@plt+0x1fa5c>  // b.none
  4217c0:	mov	x2, #0x8                   	// #8
  4217c4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4217c8:	add	x1, x0, #0xa8
  4217cc:	ldr	x0, [sp, #208]
  4217d0:	bl	401a90 <strncmp@plt>
  4217d4:	cmp	w0, #0x0
  4217d8:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  4217dc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4217e0:	add	x0, x0, #0x52c
  4217e4:	ldr	w0, [x0]
  4217e8:	cmp	w0, #0x0
  4217ec:	b.eq	42180c <ferror@plt+0x1fa8c>  // b.none
  4217f0:	mov	x2, #0x5                   	// #5
  4217f4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4217f8:	add	x1, x0, #0xb8
  4217fc:	ldr	x0, [sp, #208]
  421800:	bl	401a90 <strncmp@plt>
  421804:	cmp	w0, #0x0
  421808:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  42180c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421810:	add	x0, x0, #0x564
  421814:	ldr	w0, [x0]
  421818:	cmp	w0, #0x0
  42181c:	b.eq	42183c <ferror@plt+0x1fabc>  // b.none
  421820:	mov	x2, #0x7                   	// #7
  421824:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421828:	add	x1, x0, #0xc0
  42182c:	ldr	x0, [sp, #208]
  421830:	bl	401a90 <strncmp@plt>
  421834:	cmp	w0, #0x0
  421838:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  42183c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421840:	add	x0, x0, #0x564
  421844:	ldr	w0, [x0]
  421848:	cmp	w0, #0x0
  42184c:	b.eq	42186c <ferror@plt+0x1faec>  // b.none
  421850:	mov	x2, #0x5                   	// #5
  421854:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421858:	add	x1, x0, #0xc8
  42185c:	ldr	x0, [sp, #208]
  421860:	bl	401a90 <strncmp@plt>
  421864:	cmp	w0, #0x0
  421868:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  42186c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421870:	add	x0, x0, #0x520
  421874:	ldr	w0, [x0]
  421878:	cmp	w0, #0x0
  42187c:	b.eq	42189c <ferror@plt+0x1fb1c>  // b.none
  421880:	mov	x2, #0x3                   	// #3
  421884:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421888:	add	x1, x0, #0xd0
  42188c:	ldr	x0, [sp, #208]
  421890:	bl	401a90 <strncmp@plt>
  421894:	cmp	w0, #0x0
  421898:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  42189c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4218a0:	add	x0, x0, #0x534
  4218a4:	ldr	w0, [x0]
  4218a8:	cmp	w0, #0x0
  4218ac:	b.eq	4218cc <ferror@plt+0x1fb4c>  // b.none
  4218b0:	mov	x2, #0x3                   	// #3
  4218b4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4218b8:	add	x1, x0, #0xd8
  4218bc:	ldr	x0, [sp, #208]
  4218c0:	bl	401a90 <strncmp@plt>
  4218c4:	cmp	w0, #0x0
  4218c8:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  4218cc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4218d0:	add	x0, x0, #0x534
  4218d4:	ldr	w0, [x0]
  4218d8:	cmp	w0, #0x0
  4218dc:	b.eq	4218fc <ferror@plt+0x1fb7c>  // b.none
  4218e0:	mov	x2, #0x8                   	// #8
  4218e4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4218e8:	add	x1, x0, #0xe0
  4218ec:	ldr	x0, [sp, #208]
  4218f0:	bl	401a90 <strncmp@plt>
  4218f4:	cmp	w0, #0x0
  4218f8:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  4218fc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421900:	add	x0, x0, #0x540
  421904:	ldr	w0, [x0]
  421908:	cmp	w0, #0x0
  42190c:	b.eq	42192c <ferror@plt+0x1fbac>  // b.none
  421910:	mov	x2, #0x4                   	// #4
  421914:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421918:	add	x1, x0, #0xf0
  42191c:	ldr	x0, [sp, #208]
  421920:	bl	401a90 <strncmp@plt>
  421924:	cmp	w0, #0x0
  421928:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  42192c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421930:	add	x0, x0, #0x574
  421934:	ldr	w0, [x0]
  421938:	cmp	w0, #0x0
  42193c:	b.eq	42195c <ferror@plt+0x1fbdc>  // b.none
  421940:	mov	x2, #0x8                   	// #8
  421944:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421948:	add	x1, x0, #0xf8
  42194c:	ldr	x0, [sp, #208]
  421950:	bl	401a90 <strncmp@plt>
  421954:	cmp	w0, #0x0
  421958:	b.eq	42198c <ferror@plt+0x1fc0c>  // b.none
  42195c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421960:	add	x0, x0, #0x574
  421964:	ldr	w0, [x0]
  421968:	cmp	w0, #0x0
  42196c:	b.eq	421c28 <ferror@plt+0x1fea8>  // b.none
  421970:	mov	x2, #0x8                   	// #8
  421974:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421978:	add	x1, x0, #0x108
  42197c:	ldr	x0, [sp, #208]
  421980:	bl	401a90 <strncmp@plt>
  421984:	cmp	w0, #0x0
  421988:	b.ne	421c28 <ferror@plt+0x1fea8>  // b.any
  42198c:	mov	w2, #0x4                   	// #4
  421990:	ldr	w1, [sp, #204]
  421994:	ldr	x0, [sp, #40]
  421998:	bl	41be78 <ferror@plt+0x1a0f8>
  42199c:	b	421c28 <ferror@plt+0x1fea8>
  4219a0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4219a4:	add	x0, x0, #0x954
  4219a8:	ldr	w0, [x0]
  4219ac:	cmp	w0, #0x0
  4219b0:	b.ne	4219c8 <ferror@plt+0x1fc48>  // b.any
  4219b4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4219b8:	add	x0, x0, #0x524
  4219bc:	ldr	w0, [x0]
  4219c0:	cmp	w0, #0x0
  4219c4:	b.eq	4219f8 <ferror@plt+0x1fc78>  // b.none
  4219c8:	mov	x2, #0x11                  	// #17
  4219cc:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4219d0:	add	x1, x0, #0x118
  4219d4:	ldr	x0, [sp, #208]
  4219d8:	bl	401a90 <strncmp@plt>
  4219dc:	cmp	w0, #0x0
  4219e0:	b.ne	4219f8 <ferror@plt+0x1fc78>  // b.any
  4219e4:	mov	w2, #0x4                   	// #4
  4219e8:	ldr	w1, [sp, #204]
  4219ec:	ldr	x0, [sp, #40]
  4219f0:	bl	41be78 <ferror@plt+0x1a0f8>
  4219f4:	b	421c34 <ferror@plt+0x1feb4>
  4219f8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4219fc:	add	x0, x0, #0x52c
  421a00:	ldr	w0, [x0]
  421a04:	cmp	w0, #0x0
  421a08:	b.eq	421a38 <ferror@plt+0x1fcb8>  // b.none
  421a0c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421a10:	add	x1, x0, #0x130
  421a14:	ldr	x0, [sp, #208]
  421a18:	bl	401bf0 <strcmp@plt>
  421a1c:	cmp	w0, #0x0
  421a20:	b.ne	421a38 <ferror@plt+0x1fcb8>  // b.any
  421a24:	mov	w2, #0x4                   	// #4
  421a28:	ldr	w1, [sp, #204]
  421a2c:	ldr	x0, [sp, #40]
  421a30:	bl	41be78 <ferror@plt+0x1a0f8>
  421a34:	b	421c34 <ferror@plt+0x1feb4>
  421a38:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421a3c:	add	x0, x0, #0x570
  421a40:	ldr	w0, [x0]
  421a44:	cmp	w0, #0x0
  421a48:	b.eq	421a90 <ferror@plt+0x1fd10>  // b.none
  421a4c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421a50:	add	x1, x0, #0x140
  421a54:	ldr	x0, [sp, #208]
  421a58:	bl	401bf0 <strcmp@plt>
  421a5c:	cmp	w0, #0x0
  421a60:	b.eq	421a7c <ferror@plt+0x1fcfc>  // b.none
  421a64:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421a68:	add	x1, x0, #0x150
  421a6c:	ldr	x0, [sp, #208]
  421a70:	bl	401bf0 <strcmp@plt>
  421a74:	cmp	w0, #0x0
  421a78:	b.ne	421a90 <ferror@plt+0x1fd10>  // b.any
  421a7c:	mov	w2, #0x4                   	// #4
  421a80:	ldr	w1, [sp, #204]
  421a84:	ldr	x0, [sp, #40]
  421a88:	bl	41be78 <ferror@plt+0x1a0f8>
  421a8c:	b	421c34 <ferror@plt+0x1feb4>
  421a90:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421a94:	add	x0, x0, #0x954
  421a98:	ldr	w0, [x0]
  421a9c:	cmp	w0, #0x0
  421aa0:	b.ne	421ae0 <ferror@plt+0x1fd60>  // b.any
  421aa4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421aa8:	add	x0, x0, #0x55c
  421aac:	ldr	w0, [x0]
  421ab0:	cmp	w0, #0x0
  421ab4:	b.ne	421ae0 <ferror@plt+0x1fd60>  // b.any
  421ab8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421abc:	add	x0, x0, #0x550
  421ac0:	ldr	w0, [x0]
  421ac4:	cmp	w0, #0x0
  421ac8:	b.ne	421ae0 <ferror@plt+0x1fd60>  // b.any
  421acc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421ad0:	add	x0, x0, #0x544
  421ad4:	ldr	w0, [x0]
  421ad8:	cmp	w0, #0x0
  421adc:	b.eq	421bb4 <ferror@plt+0x1fe34>  // b.none
  421ae0:	mov	x2, #0x7                   	// #7
  421ae4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421ae8:	add	x1, x0, #0x160
  421aec:	ldr	x0, [sp, #208]
  421af0:	bl	401a90 <strncmp@plt>
  421af4:	cmp	w0, #0x0
  421af8:	b.ne	421bb4 <ferror@plt+0x1fe34>  // b.any
  421afc:	ldr	x0, [sp, #208]
  421b00:	add	x0, x0, #0x7
  421b04:	str	x0, [sp, #208]
  421b08:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421b0c:	add	x0, x0, #0x954
  421b10:	ldr	w0, [x0]
  421b14:	cmp	w0, #0x0
  421b18:	b.ne	421ba0 <ferror@plt+0x1fe20>  // b.any
  421b1c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421b20:	add	x0, x0, #0x55c
  421b24:	ldr	w0, [x0]
  421b28:	cmp	w0, #0x0
  421b2c:	b.eq	421b48 <ferror@plt+0x1fdc8>  // b.none
  421b30:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421b34:	add	x1, x0, #0x30
  421b38:	ldr	x0, [sp, #208]
  421b3c:	bl	401bf0 <strcmp@plt>
  421b40:	cmp	w0, #0x0
  421b44:	b.eq	421ba0 <ferror@plt+0x1fe20>  // b.none
  421b48:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421b4c:	add	x0, x0, #0x550
  421b50:	ldr	w0, [x0]
  421b54:	cmp	w0, #0x0
  421b58:	b.eq	421b74 <ferror@plt+0x1fdf4>  // b.none
  421b5c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421b60:	add	x1, x0, #0x40
  421b64:	ldr	x0, [sp, #208]
  421b68:	bl	401bf0 <strcmp@plt>
  421b6c:	cmp	w0, #0x0
  421b70:	b.eq	421ba0 <ferror@plt+0x1fe20>  // b.none
  421b74:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421b78:	add	x0, x0, #0x544
  421b7c:	ldr	w0, [x0]
  421b80:	cmp	w0, #0x0
  421b84:	b.eq	421c30 <ferror@plt+0x1feb0>  // b.none
  421b88:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421b8c:	add	x1, x0, #0x98
  421b90:	ldr	x0, [sp, #208]
  421b94:	bl	401bf0 <strcmp@plt>
  421b98:	cmp	w0, #0x0
  421b9c:	b.ne	421c30 <ferror@plt+0x1feb0>  // b.any
  421ba0:	mov	w2, #0x4                   	// #4
  421ba4:	ldr	w1, [sp, #204]
  421ba8:	ldr	x0, [sp, #40]
  421bac:	bl	41be78 <ferror@plt+0x1a0f8>
  421bb0:	b	421c30 <ferror@plt+0x1feb0>
  421bb4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421bb8:	add	x0, x0, #0x954
  421bbc:	ldr	w0, [x0]
  421bc0:	cmp	w0, #0x0
  421bc4:	b.ne	421bdc <ferror@plt+0x1fe5c>  // b.any
  421bc8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421bcc:	add	x0, x0, #0x56c
  421bd0:	ldr	w0, [x0]
  421bd4:	cmp	w0, #0x0
  421bd8:	b.eq	421c34 <ferror@plt+0x1feb4>  // b.none
  421bdc:	mov	x2, #0xe                   	// #14
  421be0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421be4:	add	x1, x0, #0x168
  421be8:	ldr	x0, [sp, #208]
  421bec:	bl	401a90 <strncmp@plt>
  421bf0:	cmp	w0, #0x0
  421bf4:	b.eq	421c14 <ferror@plt+0x1fe94>  // b.none
  421bf8:	mov	x2, #0x11                  	// #17
  421bfc:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421c00:	add	x1, x0, #0x178
  421c04:	ldr	x0, [sp, #208]
  421c08:	bl	401a90 <strncmp@plt>
  421c0c:	cmp	w0, #0x0
  421c10:	b.ne	421c34 <ferror@plt+0x1feb4>  // b.any
  421c14:	mov	w2, #0x4                   	// #4
  421c18:	ldr	w1, [sp, #204]
  421c1c:	ldr	x0, [sp, #40]
  421c20:	bl	41be78 <ferror@plt+0x1a0f8>
  421c24:	b	421c34 <ferror@plt+0x1feb4>
  421c28:	nop
  421c2c:	b	421c34 <ferror@plt+0x1feb4>
  421c30:	nop
  421c34:	ldr	w0, [sp, #204]
  421c38:	add	w0, w0, #0x1
  421c3c:	str	w0, [sp, #204]
  421c40:	ldr	x0, [sp, #192]
  421c44:	add	x0, x0, #0x50
  421c48:	str	x0, [sp, #192]
  421c4c:	ldr	x0, [sp, #40]
  421c50:	ldr	w0, [x0, #100]
  421c54:	ldr	w1, [sp, #204]
  421c58:	cmp	w1, w0
  421c5c:	b.cc	420e8c <ferror@plt+0x1f10c>  // b.lo, b.ul, b.last
  421c60:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421c64:	add	x0, x0, #0x92c
  421c68:	ldr	w0, [x0]
  421c6c:	cmp	w0, #0x0
  421c70:	b.ne	421c7c <ferror@plt+0x1fefc>  // b.any
  421c74:	mov	w0, #0x1                   	// #1
  421c78:	b	422cc4 <ferror@plt+0x20f44>
  421c7c:	ldr	x0, [sp, #40]
  421c80:	ldr	w0, [x0, #100]
  421c84:	cmp	w0, #0x1
  421c88:	b.ls	421ca0 <ferror@plt+0x1ff20>  // b.plast
  421c8c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421c90:	add	x0, x0, #0x190
  421c94:	bl	401d40 <gettext@plt>
  421c98:	bl	401cf0 <printf@plt>
  421c9c:	b	421cb0 <ferror@plt+0x1ff30>
  421ca0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421ca4:	add	x0, x0, #0x1a8
  421ca8:	bl	401d40 <gettext@plt>
  421cac:	bl	401cf0 <printf@plt>
  421cb0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421cb4:	add	x0, x0, #0x968
  421cb8:	ldr	w0, [x0]
  421cbc:	cmp	w0, #0x0
  421cc0:	b.eq	421d10 <ferror@plt+0x1ff90>  // b.none
  421cc4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421cc8:	add	x0, x0, #0x934
  421ccc:	ldr	w0, [x0]
  421cd0:	cmp	w0, #0x0
  421cd4:	b.eq	421cfc <ferror@plt+0x1ff7c>  // b.none
  421cd8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421cdc:	add	x0, x0, #0x1c0
  421ce0:	bl	401d40 <gettext@plt>
  421ce4:	bl	401cf0 <printf@plt>
  421ce8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421cec:	add	x0, x0, #0x1d0
  421cf0:	bl	401d40 <gettext@plt>
  421cf4:	bl	401cf0 <printf@plt>
  421cf8:	b	421dd8 <ferror@plt+0x20058>
  421cfc:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421d00:	add	x0, x0, #0x210
  421d04:	bl	401d40 <gettext@plt>
  421d08:	bl	401cf0 <printf@plt>
  421d0c:	b	421dd8 <ferror@plt+0x20058>
  421d10:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  421d14:	add	x0, x0, #0x548
  421d18:	ldr	w0, [x0]
  421d1c:	cmp	w0, #0x0
  421d20:	b.eq	421d70 <ferror@plt+0x1fff0>  // b.none
  421d24:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421d28:	add	x0, x0, #0x934
  421d2c:	ldr	w0, [x0]
  421d30:	cmp	w0, #0x0
  421d34:	b.eq	421d5c <ferror@plt+0x1ffdc>  // b.none
  421d38:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421d3c:	add	x0, x0, #0x1c0
  421d40:	bl	401d40 <gettext@plt>
  421d44:	bl	401cf0 <printf@plt>
  421d48:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421d4c:	add	x0, x0, #0x268
  421d50:	bl	401d40 <gettext@plt>
  421d54:	bl	401cf0 <printf@plt>
  421d58:	b	421dd8 <ferror@plt+0x20058>
  421d5c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421d60:	add	x0, x0, #0x2b0
  421d64:	bl	401d40 <gettext@plt>
  421d68:	bl	401cf0 <printf@plt>
  421d6c:	b	421dd8 <ferror@plt+0x20058>
  421d70:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421d74:	add	x0, x0, #0x934
  421d78:	ldr	w0, [x0]
  421d7c:	cmp	w0, #0x0
  421d80:	b.eq	421db8 <ferror@plt+0x20038>  // b.none
  421d84:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421d88:	add	x0, x0, #0x1c0
  421d8c:	bl	401d40 <gettext@plt>
  421d90:	bl	401cf0 <printf@plt>
  421d94:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421d98:	add	x0, x0, #0x310
  421d9c:	bl	401d40 <gettext@plt>
  421da0:	bl	401cf0 <printf@plt>
  421da4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421da8:	add	x0, x0, #0x358
  421dac:	bl	401d40 <gettext@plt>
  421db0:	bl	401cf0 <printf@plt>
  421db4:	b	421dd8 <ferror@plt+0x20058>
  421db8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421dbc:	add	x0, x0, #0x3a0
  421dc0:	bl	401d40 <gettext@plt>
  421dc4:	bl	401cf0 <printf@plt>
  421dc8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421dcc:	add	x0, x0, #0x3e8
  421dd0:	bl	401d40 <gettext@plt>
  421dd4:	bl	401cf0 <printf@plt>
  421dd8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  421ddc:	add	x0, x0, #0x934
  421de0:	ldr	w0, [x0]
  421de4:	cmp	w0, #0x0
  421de8:	b.eq	421dfc <ferror@plt+0x2007c>  // b.none
  421dec:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421df0:	add	x0, x0, #0x430
  421df4:	bl	401d40 <gettext@plt>
  421df8:	bl	401cf0 <printf@plt>
  421dfc:	str	wzr, [sp, #204]
  421e00:	ldr	x0, [sp, #40]
  421e04:	ldr	x0, [x0, #112]
  421e08:	str	x0, [sp, #192]
  421e0c:	b	422bf4 <ferror@plt+0x20e74>
  421e10:	ldr	x0, [sp, #192]
  421e14:	ldr	w0, [x0, #4]
  421e18:	mov	w1, #0x6fffffff            	// #1879048191
  421e1c:	cmp	w0, w1
  421e20:	b.eq	421f2c <ferror@plt+0x201ac>  // b.none
  421e24:	mov	w1, #0x6fffffff            	// #1879048191
  421e28:	cmp	w0, w1
  421e2c:	b.hi	4220c0 <ferror@plt+0x20340>  // b.pmore
  421e30:	mov	w1, #0x6fffffff            	// #1879048191
  421e34:	cmp	w0, w1
  421e38:	b.cs	4220c0 <ferror@plt+0x20340>  // b.hs, b.nlast
  421e3c:	mov	w1, #0xfffd                	// #65533
  421e40:	movk	w1, #0x6fff, lsl #16
  421e44:	cmp	w0, w1
  421e48:	b.cs	421fe8 <ferror@plt+0x20268>  // b.hs, b.nlast
  421e4c:	mov	w1, #0xfff7                	// #65527
  421e50:	movk	w1, #0x6fff, lsl #16
  421e54:	cmp	w0, w1
  421e58:	b.eq	421fe8 <ferror@plt+0x20268>  // b.none
  421e5c:	mov	w1, #0xfff7                	// #65527
  421e60:	movk	w1, #0x6fff, lsl #16
  421e64:	cmp	w0, w1
  421e68:	b.hi	4220c0 <ferror@plt+0x20340>  // b.pmore
  421e6c:	mov	w1, #0xfff6                	// #65526
  421e70:	movk	w1, #0x6fff, lsl #16
  421e74:	cmp	w0, w1
  421e78:	b.eq	421f2c <ferror@plt+0x201ac>  // b.none
  421e7c:	mov	w1, #0xfff6                	// #65526
  421e80:	movk	w1, #0x6fff, lsl #16
  421e84:	cmp	w0, w1
  421e88:	b.hi	4220c0 <ferror@plt+0x20340>  // b.pmore
  421e8c:	cmp	w0, #0x12
  421e90:	b.hi	4220c0 <ferror@plt+0x20340>  // b.pmore
  421e94:	cmp	w0, #0x11
  421e98:	b.cs	421f2c <ferror@plt+0x201ac>  // b.hs, b.nlast
  421e9c:	cmp	w0, #0x10
  421ea0:	b.hi	4220c0 <ferror@plt+0x20340>  // b.pmore
  421ea4:	cmp	w0, #0xe
  421ea8:	b.cs	422070 <ferror@plt+0x202f0>  // b.hs, b.nlast
  421eac:	cmp	w0, #0xb
  421eb0:	b.eq	421fe8 <ferror@plt+0x20268>  // b.none
  421eb4:	cmp	w0, #0xb
  421eb8:	b.hi	4220c0 <ferror@plt+0x20340>  // b.pmore
  421ebc:	cmp	w0, #0x9
  421ec0:	b.eq	421efc <ferror@plt+0x2017c>  // b.none
  421ec4:	cmp	w0, #0x9
  421ec8:	b.hi	4220c0 <ferror@plt+0x20340>  // b.pmore
  421ecc:	cmp	w0, #0x6
  421ed0:	b.eq	421fe8 <ferror@plt+0x20268>  // b.none
  421ed4:	cmp	w0, #0x6
  421ed8:	b.hi	4220c0 <ferror@plt+0x20340>  // b.pmore
  421edc:	cmp	w0, #0x5
  421ee0:	b.eq	421f2c <ferror@plt+0x201ac>  // b.none
  421ee4:	cmp	w0, #0x5
  421ee8:	b.hi	4220c0 <ferror@plt+0x20340>  // b.pmore
  421eec:	cmp	w0, #0x2
  421ef0:	b.eq	421fe8 <ferror@plt+0x20268>  // b.none
  421ef4:	cmp	w0, #0x4
  421ef8:	b.ne	4220c0 <ferror@plt+0x20340>  // b.any
  421efc:	ldr	x0, [sp, #192]
  421f00:	ldr	w0, [x0, #40]
  421f04:	cmp	w0, #0x0
  421f08:	b.ne	421f2c <ferror@plt+0x201ac>  // b.any
  421f0c:	ldr	x0, [sp, #40]
  421f10:	ldrh	w0, [x0, #80]
  421f14:	cmp	w0, #0x2
  421f18:	b.eq	4220c8 <ferror@plt+0x20348>  // b.none
  421f1c:	ldr	x0, [sp, #40]
  421f20:	ldrh	w0, [x0, #80]
  421f24:	cmp	w0, #0x3
  421f28:	b.eq	4220c8 <ferror@plt+0x20348>  // b.none
  421f2c:	ldr	x0, [sp, #192]
  421f30:	ldr	w0, [x0, #40]
  421f34:	cmp	w0, #0x0
  421f38:	b.eq	421fbc <ferror@plt+0x2023c>  // b.none
  421f3c:	ldr	x0, [sp, #192]
  421f40:	ldr	w1, [x0, #40]
  421f44:	ldr	x0, [sp, #40]
  421f48:	ldr	w0, [x0, #100]
  421f4c:	cmp	w1, w0
  421f50:	b.cs	421fbc <ferror@plt+0x2023c>  // b.hs, b.nlast
  421f54:	ldr	x0, [sp, #40]
  421f58:	ldr	x2, [x0, #112]
  421f5c:	ldr	x0, [sp, #192]
  421f60:	ldr	w0, [x0, #40]
  421f64:	mov	w1, w0
  421f68:	mov	x0, x1
  421f6c:	lsl	x0, x0, #2
  421f70:	add	x0, x0, x1
  421f74:	lsl	x0, x0, #4
  421f78:	add	x0, x2, x0
  421f7c:	ldr	w0, [x0, #4]
  421f80:	cmp	w0, #0x2
  421f84:	b.eq	4220d0 <ferror@plt+0x20350>  // b.none
  421f88:	ldr	x0, [sp, #40]
  421f8c:	ldr	x2, [x0, #112]
  421f90:	ldr	x0, [sp, #192]
  421f94:	ldr	w0, [x0, #40]
  421f98:	mov	w1, w0
  421f9c:	mov	x0, x1
  421fa0:	lsl	x0, x0, #2
  421fa4:	add	x0, x0, x1
  421fa8:	lsl	x0, x0, #4
  421fac:	add	x0, x2, x0
  421fb0:	ldr	w0, [x0, #4]
  421fb4:	cmp	w0, #0xb
  421fb8:	b.eq	4220d0 <ferror@plt+0x20350>  // b.none
  421fbc:	adrp	x0, 495000 <warn@@Base+0x2602c>
  421fc0:	add	x0, x0, #0x440
  421fc4:	bl	401d40 <gettext@plt>
  421fc8:	mov	x3, x0
  421fcc:	ldr	x0, [sp, #192]
  421fd0:	ldr	w0, [x0, #40]
  421fd4:	mov	w2, w0
  421fd8:	ldr	w1, [sp, #204]
  421fdc:	mov	x0, x3
  421fe0:	bl	46efd4 <warn@@Base>
  421fe4:	b	4220d0 <ferror@plt+0x20350>
  421fe8:	ldr	x0, [sp, #192]
  421fec:	ldr	w0, [x0, #40]
  421ff0:	cmp	w0, #0x0
  421ff4:	b.eq	422044 <ferror@plt+0x202c4>  // b.none
  421ff8:	ldr	x0, [sp, #192]
  421ffc:	ldr	w1, [x0, #40]
  422000:	ldr	x0, [sp, #40]
  422004:	ldr	w0, [x0, #100]
  422008:	cmp	w1, w0
  42200c:	b.cs	422044 <ferror@plt+0x202c4>  // b.hs, b.nlast
  422010:	ldr	x0, [sp, #40]
  422014:	ldr	x2, [x0, #112]
  422018:	ldr	x0, [sp, #192]
  42201c:	ldr	w0, [x0, #40]
  422020:	mov	w1, w0
  422024:	mov	x0, x1
  422028:	lsl	x0, x0, #2
  42202c:	add	x0, x0, x1
  422030:	lsl	x0, x0, #4
  422034:	add	x0, x2, x0
  422038:	ldr	w0, [x0, #4]
  42203c:	cmp	w0, #0x3
  422040:	b.eq	4220d8 <ferror@plt+0x20358>  // b.none
  422044:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422048:	add	x0, x0, #0x478
  42204c:	bl	401d40 <gettext@plt>
  422050:	mov	x3, x0
  422054:	ldr	x0, [sp, #192]
  422058:	ldr	w0, [x0, #40]
  42205c:	mov	w2, w0
  422060:	ldr	w1, [sp, #204]
  422064:	mov	x0, x3
  422068:	bl	46efd4 <warn@@Base>
  42206c:	b	4220d8 <ferror@plt+0x20358>
  422070:	ldr	x0, [sp, #192]
  422074:	ldr	w1, [x0, #4]
  422078:	mov	w0, #0x5fffffff            	// #1610612735
  42207c:	cmp	w1, w0
  422080:	b.hi	4220e0 <ferror@plt+0x20360>  // b.pmore
  422084:	ldr	x0, [sp, #192]
  422088:	ldr	w0, [x0, #40]
  42208c:	cmp	w0, #0x0
  422090:	b.eq	4220e0 <ferror@plt+0x20360>  // b.none
  422094:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422098:	add	x0, x0, #0x4b0
  42209c:	bl	401d40 <gettext@plt>
  4220a0:	mov	x3, x0
  4220a4:	ldr	x0, [sp, #192]
  4220a8:	ldr	w0, [x0, #40]
  4220ac:	mov	w2, w0
  4220b0:	ldr	w1, [sp, #204]
  4220b4:	mov	x0, x3
  4220b8:	bl	46efd4 <warn@@Base>
  4220bc:	b	4220e0 <ferror@plt+0x20360>
  4220c0:	nop
  4220c4:	b	4220e4 <ferror@plt+0x20364>
  4220c8:	nop
  4220cc:	b	4220e4 <ferror@plt+0x20364>
  4220d0:	nop
  4220d4:	b	4220e4 <ferror@plt+0x20364>
  4220d8:	nop
  4220dc:	b	4220e4 <ferror@plt+0x20364>
  4220e0:	nop
  4220e4:	ldr	x0, [sp, #192]
  4220e8:	ldr	w0, [x0, #4]
  4220ec:	cmp	w0, #0x12
  4220f0:	cset	w1, hi  // hi = pmore
  4220f4:	and	w1, w1, #0xff
  4220f8:	cmp	w1, #0x0
  4220fc:	b.ne	422394 <ferror@plt+0x20614>  // b.any
  422100:	mov	x1, #0x1                   	// #1
  422104:	lsl	x0, x1, x0
  422108:	mov	x1, #0xc060                	// #49248
  42210c:	movk	x1, #0x5, lsl #16
  422110:	and	x1, x0, x1
  422114:	cmp	x1, #0x0
  422118:	cset	w1, ne  // ne = any
  42211c:	and	w1, w1, #0xff
  422120:	cmp	w1, #0x0
  422124:	b.ne	422358 <ferror@plt+0x205d8>  // b.any
  422128:	mov	x1, #0x804                 	// #2052
  42212c:	movk	x1, #0x2, lsl #16
  422130:	and	x1, x0, x1
  422134:	cmp	x1, #0x0
  422138:	cset	w1, ne  // ne = any
  42213c:	and	w1, w1, #0xff
  422140:	cmp	w1, #0x0
  422144:	b.ne	42245c <ferror@plt+0x206dc>  // b.any
  422148:	mov	x1, #0x210                 	// #528
  42214c:	and	x0, x0, x1
  422150:	cmp	x0, #0x0
  422154:	cset	w0, ne  // ne = any
  422158:	and	w0, w0, #0xff
  42215c:	cmp	w0, #0x0
  422160:	b.eq	422394 <ferror@plt+0x20614>  // b.none
  422164:	ldr	x0, [sp, #192]
  422168:	ldr	w0, [x0, #44]
  42216c:	cmp	w0, #0x0
  422170:	b.ne	422194 <ferror@plt+0x20414>  // b.any
  422174:	ldr	x0, [sp, #40]
  422178:	ldrh	w0, [x0, #80]
  42217c:	cmp	w0, #0x2
  422180:	b.eq	422464 <ferror@plt+0x206e4>  // b.none
  422184:	ldr	x0, [sp, #40]
  422188:	ldrh	w0, [x0, #80]
  42218c:	cmp	w0, #0x3
  422190:	b.eq	422464 <ferror@plt+0x206e4>  // b.none
  422194:	ldr	x0, [sp, #192]
  422198:	ldr	w0, [x0, #44]
  42219c:	cmp	w0, #0x0
  4221a0:	b.eq	42232c <ferror@plt+0x205ac>  // b.none
  4221a4:	ldr	x0, [sp, #192]
  4221a8:	ldr	w1, [x0, #44]
  4221ac:	ldr	x0, [sp, #40]
  4221b0:	ldr	w0, [x0, #100]
  4221b4:	cmp	w1, w0
  4221b8:	b.cs	42232c <ferror@plt+0x205ac>  // b.hs, b.nlast
  4221bc:	ldr	x0, [sp, #40]
  4221c0:	ldr	x2, [x0, #112]
  4221c4:	ldr	x0, [sp, #192]
  4221c8:	ldr	w0, [x0, #44]
  4221cc:	mov	w1, w0
  4221d0:	mov	x0, x1
  4221d4:	lsl	x0, x0, #2
  4221d8:	add	x0, x0, x1
  4221dc:	lsl	x0, x0, #4
  4221e0:	add	x0, x2, x0
  4221e4:	ldr	w0, [x0, #4]
  4221e8:	cmp	w0, #0x1
  4221ec:	b.eq	42246c <ferror@plt+0x206ec>  // b.none
  4221f0:	ldr	x0, [sp, #40]
  4221f4:	ldr	x2, [x0, #112]
  4221f8:	ldr	x0, [sp, #192]
  4221fc:	ldr	w0, [x0, #44]
  422200:	mov	w1, w0
  422204:	mov	x0, x1
  422208:	lsl	x0, x0, #2
  42220c:	add	x0, x0, x1
  422210:	lsl	x0, x0, #4
  422214:	add	x0, x2, x0
  422218:	ldr	w0, [x0, #4]
  42221c:	cmp	w0, #0x8
  422220:	b.eq	42246c <ferror@plt+0x206ec>  // b.none
  422224:	ldr	x0, [sp, #40]
  422228:	ldr	x2, [x0, #112]
  42222c:	ldr	x0, [sp, #192]
  422230:	ldr	w0, [x0, #44]
  422234:	mov	w1, w0
  422238:	mov	x0, x1
  42223c:	lsl	x0, x0, #2
  422240:	add	x0, x0, x1
  422244:	lsl	x0, x0, #4
  422248:	add	x0, x2, x0
  42224c:	ldr	w0, [x0, #4]
  422250:	cmp	w0, #0x7
  422254:	b.eq	42246c <ferror@plt+0x206ec>  // b.none
  422258:	ldr	x0, [sp, #40]
  42225c:	ldr	x2, [x0, #112]
  422260:	ldr	x0, [sp, #192]
  422264:	ldr	w0, [x0, #44]
  422268:	mov	w1, w0
  42226c:	mov	x0, x1
  422270:	lsl	x0, x0, #2
  422274:	add	x0, x0, x1
  422278:	lsl	x0, x0, #4
  42227c:	add	x0, x2, x0
  422280:	ldr	w0, [x0, #4]
  422284:	cmp	w0, #0xe
  422288:	b.eq	42246c <ferror@plt+0x206ec>  // b.none
  42228c:	ldr	x0, [sp, #40]
  422290:	ldr	x2, [x0, #112]
  422294:	ldr	x0, [sp, #192]
  422298:	ldr	w0, [x0, #44]
  42229c:	mov	w1, w0
  4222a0:	mov	x0, x1
  4222a4:	lsl	x0, x0, #2
  4222a8:	add	x0, x0, x1
  4222ac:	lsl	x0, x0, #4
  4222b0:	add	x0, x2, x0
  4222b4:	ldr	w0, [x0, #4]
  4222b8:	cmp	w0, #0xf
  4222bc:	b.eq	42246c <ferror@plt+0x206ec>  // b.none
  4222c0:	ldr	x0, [sp, #40]
  4222c4:	ldr	x2, [x0, #112]
  4222c8:	ldr	x0, [sp, #192]
  4222cc:	ldr	w0, [x0, #44]
  4222d0:	mov	w1, w0
  4222d4:	mov	x0, x1
  4222d8:	lsl	x0, x0, #2
  4222dc:	add	x0, x0, x1
  4222e0:	lsl	x0, x0, #4
  4222e4:	add	x0, x2, x0
  4222e8:	ldr	w0, [x0, #4]
  4222ec:	cmp	w0, #0x10
  4222f0:	b.eq	42246c <ferror@plt+0x206ec>  // b.none
  4222f4:	ldr	x0, [sp, #40]
  4222f8:	ldr	x2, [x0, #112]
  4222fc:	ldr	x0, [sp, #192]
  422300:	ldr	w0, [x0, #44]
  422304:	mov	w1, w0
  422308:	mov	x0, x1
  42230c:	lsl	x0, x0, #2
  422310:	add	x0, x0, x1
  422314:	lsl	x0, x0, #4
  422318:	add	x0, x2, x0
  42231c:	ldr	w1, [x0, #4]
  422320:	mov	w0, #0x5fffffff            	// #1610612735
  422324:	cmp	w1, w0
  422328:	b.hi	42246c <ferror@plt+0x206ec>  // b.pmore
  42232c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422330:	add	x0, x0, #0x4e0
  422334:	bl	401d40 <gettext@plt>
  422338:	mov	x3, x0
  42233c:	ldr	x0, [sp, #192]
  422340:	ldr	w0, [x0, #44]
  422344:	mov	w2, w0
  422348:	ldr	w1, [sp, #204]
  42234c:	mov	x0, x3
  422350:	bl	46efd4 <warn@@Base>
  422354:	b	42246c <ferror@plt+0x206ec>
  422358:	ldr	x0, [sp, #192]
  42235c:	ldr	w0, [x0, #44]
  422360:	cmp	w0, #0x0
  422364:	b.eq	422474 <ferror@plt+0x206f4>  // b.none
  422368:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42236c:	add	x0, x0, #0x520
  422370:	bl	401d40 <gettext@plt>
  422374:	mov	x3, x0
  422378:	ldr	x0, [sp, #192]
  42237c:	ldr	w0, [x0, #44]
  422380:	mov	w2, w0
  422384:	ldr	w1, [sp, #204]
  422388:	mov	x0, x3
  42238c:	bl	46efd4 <warn@@Base>
  422390:	b	422474 <ferror@plt+0x206f4>
  422394:	ldr	x0, [sp, #192]
  422398:	ldr	w0, [x0, #4]
  42239c:	cmp	w0, #0x8
  4223a0:	b.eq	42247c <ferror@plt+0x206fc>  // b.none
  4223a4:	ldr	x0, [sp, #192]
  4223a8:	ldr	x0, [x0, #8]
  4223ac:	and	x0, x0, #0x40
  4223b0:	cmp	x0, #0x0
  4223b4:	b.eq	4223f8 <ferror@plt+0x20678>  // b.none
  4223b8:	ldr	x0, [sp, #192]
  4223bc:	ldr	w0, [x0, #44]
  4223c0:	cmp	w0, #0x0
  4223c4:	b.eq	4223e0 <ferror@plt+0x20660>  // b.none
  4223c8:	ldr	x0, [sp, #192]
  4223cc:	ldr	w1, [x0, #44]
  4223d0:	ldr	x0, [sp, #40]
  4223d4:	ldr	w0, [x0, #100]
  4223d8:	cmp	w1, w0
  4223dc:	b.cc	42247c <ferror@plt+0x206fc>  // b.lo, b.ul, b.last
  4223e0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4223e4:	add	x0, x0, #0x550
  4223e8:	bl	401d40 <gettext@plt>
  4223ec:	ldr	w1, [sp, #204]
  4223f0:	bl	46efd4 <warn@@Base>
  4223f4:	b	42247c <ferror@plt+0x206fc>
  4223f8:	ldr	x0, [sp, #192]
  4223fc:	ldr	w1, [x0, #4]
  422400:	mov	w0, #0x5fffffff            	// #1610612735
  422404:	cmp	w1, w0
  422408:	b.hi	42247c <ferror@plt+0x206fc>  // b.pmore
  42240c:	ldr	x0, [sp, #192]
  422410:	ldr	x0, [x0, #8]
  422414:	and	x0, x0, #0x1000000
  422418:	cmp	x0, #0x0
  42241c:	b.ne	42247c <ferror@plt+0x206fc>  // b.any
  422420:	ldr	x0, [sp, #192]
  422424:	ldr	w0, [x0, #44]
  422428:	cmp	w0, #0x0
  42242c:	b.eq	42247c <ferror@plt+0x206fc>  // b.none
  422430:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422434:	add	x0, x0, #0x520
  422438:	bl	401d40 <gettext@plt>
  42243c:	mov	x3, x0
  422440:	ldr	x0, [sp, #192]
  422444:	ldr	w0, [x0, #44]
  422448:	mov	w2, w0
  42244c:	ldr	w1, [sp, #204]
  422450:	mov	x0, x3
  422454:	bl	46efd4 <warn@@Base>
  422458:	b	42247c <ferror@plt+0x206fc>
  42245c:	nop
  422460:	b	422480 <ferror@plt+0x20700>
  422464:	nop
  422468:	b	422480 <ferror@plt+0x20700>
  42246c:	nop
  422470:	b	422480 <ferror@plt+0x20700>
  422474:	nop
  422478:	b	422480 <ferror@plt+0x20700>
  42247c:	nop
  422480:	ldr	x0, [sp, #192]
  422484:	ldr	x1, [x0, #32]
  422488:	ldr	x0, [sp, #40]
  42248c:	ldr	x0, [x0, #16]
  422490:	cmp	x1, x0
  422494:	b.ls	4224e0 <ferror@plt+0x20760>  // b.plast
  422498:	ldr	x0, [sp, #192]
  42249c:	ldr	w0, [x0, #4]
  4224a0:	cmp	w0, #0x8
  4224a4:	b.eq	4224e0 <ferror@plt+0x20760>  // b.none
  4224a8:	ldr	x0, [sp, #192]
  4224ac:	ldr	w0, [x0, #4]
  4224b0:	cmp	w0, #0x0
  4224b4:	b.eq	4224e0 <ferror@plt+0x20760>  // b.none
  4224b8:	ldr	x0, [sp, #192]
  4224bc:	ldr	w1, [x0, #4]
  4224c0:	mov	w0, #0x5fffffff            	// #1610612735
  4224c4:	cmp	w1, w0
  4224c8:	b.hi	4224e0 <ferror@plt+0x20760>  // b.pmore
  4224cc:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4224d0:	add	x0, x0, #0x588
  4224d4:	bl	401d40 <gettext@plt>
  4224d8:	ldr	w1, [sp, #204]
  4224dc:	bl	46efd4 <warn@@Base>
  4224e0:	ldr	w1, [sp, #204]
  4224e4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4224e8:	add	x0, x0, #0x5c0
  4224ec:	bl	401cf0 <printf@plt>
  4224f0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4224f4:	add	x0, x0, #0x934
  4224f8:	ldr	w0, [x0]
  4224fc:	cmp	w0, #0x0
  422500:	b.eq	422524 <ferror@plt+0x207a4>  // b.none
  422504:	ldr	x1, [sp, #192]
  422508:	ldr	x0, [sp, #40]
  42250c:	bl	40ee18 <ferror@plt+0xd098>
  422510:	mov	x1, x0
  422514:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422518:	add	x0, x0, #0x5d0
  42251c:	bl	401cf0 <printf@plt>
  422520:	b	4225b0 <ferror@plt+0x20830>
  422524:	ldr	x0, [sp, #192]
  422528:	cmp	x0, #0x0
  42252c:	b.ne	422540 <ferror@plt+0x207c0>  // b.any
  422530:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  422534:	add	x0, x0, #0xf68
  422538:	bl	401d40 <gettext@plt>
  42253c:	b	4225a4 <ferror@plt+0x20824>
  422540:	ldr	x0, [sp, #40]
  422544:	ldr	x0, [x0, #128]
  422548:	cmp	x0, #0x0
  42254c:	b.ne	422560 <ferror@plt+0x207e0>  // b.any
  422550:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  422554:	add	x0, x0, #0xf70
  422558:	bl	401d40 <gettext@plt>
  42255c:	b	4225a4 <ferror@plt+0x20824>
  422560:	ldr	x0, [sp, #192]
  422564:	ldr	w0, [x0]
  422568:	mov	w1, w0
  42256c:	ldr	x0, [sp, #40]
  422570:	ldr	x0, [x0, #136]
  422574:	cmp	x1, x0
  422578:	b.cc	42258c <ferror@plt+0x2080c>  // b.lo, b.ul, b.last
  42257c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  422580:	add	x0, x0, #0xf80
  422584:	bl	401d40 <gettext@plt>
  422588:	b	4225a4 <ferror@plt+0x20824>
  42258c:	ldr	x0, [sp, #40]
  422590:	ldr	x1, [x0, #128]
  422594:	ldr	x0, [sp, #192]
  422598:	ldr	w0, [x0]
  42259c:	mov	w0, w0
  4225a0:	add	x0, x1, x0
  4225a4:	mov	x1, x0
  4225a8:	mov	w0, #0xffffffef            	// #-17
  4225ac:	bl	40ebc4 <ferror@plt+0xce44>
  4225b0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4225b4:	add	x0, x0, #0x548
  4225b8:	ldr	w0, [x0]
  4225bc:	cmp	w0, #0x0
  4225c0:	b.eq	4225d0 <ferror@plt+0x20850>  // b.none
  4225c4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4225c8:	add	x19, x0, #0x5e0
  4225cc:	b	4225d8 <ferror@plt+0x20858>
  4225d0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4225d4:	add	x19, x0, #0x5e8
  4225d8:	ldr	x0, [sp, #192]
  4225dc:	ldr	w0, [x0, #4]
  4225e0:	mov	w1, w0
  4225e4:	ldr	x0, [sp, #40]
  4225e8:	bl	41b63c <ferror@plt+0x198bc>
  4225ec:	mov	x1, x0
  4225f0:	mov	x0, x19
  4225f4:	bl	401cf0 <printf@plt>
  4225f8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4225fc:	add	x0, x0, #0x968
  422600:	ldr	w0, [x0]
  422604:	cmp	w0, #0x0
  422608:	b.eq	422880 <ferror@plt+0x20b00>  // b.none
  42260c:	str	xzr, [sp, #216]
  422610:	ldr	x0, [sp, #192]
  422614:	ldr	x0, [x0, #16]
  422618:	mov	w1, #0x6                   	// #6
  42261c:	bl	40ea20 <ferror@plt+0xcca0>
  422620:	ldr	x0, [sp, #192]
  422624:	ldr	x0, [x0, #24]
  422628:	mov	x4, x0
  42262c:	ldr	x0, [sp, #192]
  422630:	ldr	x1, [x0, #32]
  422634:	ldr	x0, [sp, #192]
  422638:	ldr	x0, [x0, #56]
  42263c:	mov	x3, x0
  422640:	mov	x2, x1
  422644:	mov	x1, x4
  422648:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42264c:	add	x0, x0, #0x5f8
  422650:	bl	401cf0 <printf@plt>
  422654:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422658:	add	x0, x0, #0x934
  42265c:	ldr	w0, [x0]
  422660:	cmp	w0, #0x0
  422664:	b.eq	422690 <ferror@plt+0x20910>  // b.none
  422668:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42266c:	add	x0, x0, #0x708
  422670:	ldr	x0, [x0]
  422674:	mov	x3, x0
  422678:	mov	x2, #0x2                   	// #2
  42267c:	mov	x1, #0x1                   	// #1
  422680:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422684:	add	x0, x0, #0x610
  422688:	bl	401c60 <fwrite@plt>
  42268c:	b	4226b4 <ferror@plt+0x20934>
  422690:	ldr	x0, [sp, #192]
  422694:	ldr	x0, [x0, #8]
  422698:	mov	x1, x0
  42269c:	ldr	x0, [sp, #40]
  4226a0:	bl	41fca4 <ferror@plt+0x1df24>
  4226a4:	mov	x1, x0
  4226a8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4226ac:	add	x0, x0, #0x618
  4226b0:	bl	401cf0 <printf@plt>
  4226b4:	ldr	x0, [sp, #192]
  4226b8:	ldr	w1, [x0, #40]
  4226bc:	ldr	x0, [sp, #40]
  4226c0:	ldr	w0, [x0, #100]
  4226c4:	cmp	w1, w0
  4226c8:	b.cc	42277c <ferror@plt+0x209fc>  // b.lo, b.ul, b.last
  4226cc:	adrp	x0, 474000 <warn@@Base+0x502c>
  4226d0:	add	x0, x0, #0x9a0
  4226d4:	str	x0, [sp, #216]
  4226d8:	ldr	x0, [sp, #40]
  4226dc:	ldrh	w0, [x0, #82]
  4226e0:	cmp	w0, #0x3e
  4226e4:	b.gt	422728 <ferror@plt+0x209a8>
  4226e8:	cmp	w0, #0x2
  4226ec:	b.lt	422784 <ferror@plt+0x20a04>  // b.tstop
  4226f0:	mov	w1, w0
  4226f4:	mov	x0, #0x1                   	// #1
  4226f8:	lsl	x1, x0, x1
  4226fc:	mov	x0, #0x84c                 	// #2124
  422700:	movk	x0, #0x4, lsl #16
  422704:	movk	x0, #0x800, lsl #32
  422708:	movk	x0, #0x4000, lsl #48
  42270c:	and	x0, x1, x0
  422710:	cmp	x0, #0x0
  422714:	cset	w0, ne  // ne = any
  422718:	and	w0, w0, #0xff
  42271c:	cmp	w0, #0x0
  422720:	b.ne	422734 <ferror@plt+0x209b4>  // b.any
  422724:	b	422784 <ferror@plt+0x20a04>
  422728:	sub	w0, w0, #0xb4
  42272c:	cmp	w0, #0x1
  422730:	b.hi	422784 <ferror@plt+0x20a04>  // b.pmore
  422734:	ldr	x0, [sp, #192]
  422738:	ldr	w1, [x0, #40]
  42273c:	mov	w0, #0xff00                	// #65280
  422740:	cmp	w1, w0
  422744:	b.ne	422758 <ferror@plt+0x209d8>  // b.any
  422748:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42274c:	add	x0, x0, #0x620
  422750:	str	x0, [sp, #216]
  422754:	b	42278c <ferror@plt+0x20a0c>
  422758:	ldr	x0, [sp, #192]
  42275c:	ldr	w1, [x0, #40]
  422760:	mov	w0, #0xff01                	// #65281
  422764:	cmp	w1, w0
  422768:	b.ne	42278c <ferror@plt+0x20a0c>  // b.any
  42276c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422770:	add	x0, x0, #0x628
  422774:	str	x0, [sp, #216]
  422778:	b	42278c <ferror@plt+0x20a0c>
  42277c:	nop
  422780:	b	422790 <ferror@plt+0x20a10>
  422784:	nop
  422788:	b	422790 <ferror@plt+0x20a10>
  42278c:	nop
  422790:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422794:	add	x0, x0, #0x934
  422798:	ldr	w0, [x0]
  42279c:	cmp	w0, #0x0
  4227a0:	b.eq	422810 <ferror@plt+0x20a90>  // b.none
  4227a4:	ldr	x0, [sp, #216]
  4227a8:	cmp	x0, #0x0
  4227ac:	b.eq	4227d4 <ferror@plt+0x20a54>  // b.none
  4227b0:	ldr	x0, [sp, #216]
  4227b4:	ldrb	w0, [x0]
  4227b8:	cmp	w0, #0x0
  4227bc:	b.eq	4227d4 <ferror@plt+0x20a54>  // b.none
  4227c0:	ldr	x1, [sp, #216]
  4227c4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4227c8:	add	x0, x0, #0x630
  4227cc:	bl	401cf0 <printf@plt>
  4227d0:	b	4227ec <ferror@plt+0x20a6c>
  4227d4:	ldr	x0, [sp, #192]
  4227d8:	ldr	w0, [x0, #40]
  4227dc:	mov	w1, w0
  4227e0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4227e4:	add	x0, x0, #0x638
  4227e8:	bl	401cf0 <printf@plt>
  4227ec:	ldr	x0, [sp, #192]
  4227f0:	ldr	w1, [x0, #44]
  4227f4:	ldr	x0, [sp, #192]
  4227f8:	ldr	x0, [x0, #48]
  4227fc:	mov	x2, x0
  422800:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422804:	add	x0, x0, #0x640
  422808:	bl	401cf0 <printf@plt>
  42280c:	b	422838 <ferror@plt+0x20ab8>
  422810:	ldr	x0, [sp, #192]
  422814:	ldr	w1, [x0, #40]
  422818:	ldr	x0, [sp, #192]
  42281c:	ldr	w2, [x0, #44]
  422820:	ldr	x0, [sp, #192]
  422824:	ldr	x0, [x0, #48]
  422828:	mov	x3, x0
  42282c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422830:	add	x0, x0, #0x650
  422834:	bl	401cf0 <printf@plt>
  422838:	ldr	x0, [sp, #216]
  42283c:	cmp	x0, #0x0
  422840:	b.eq	422ae4 <ferror@plt+0x20d64>  // b.none
  422844:	ldr	x0, [sp, #216]
  422848:	ldrb	w0, [x0]
  42284c:	cmp	w0, #0x0
  422850:	b.ne	422ae4 <ferror@plt+0x20d64>  // b.any
  422854:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422858:	add	x0, x0, #0x660
  42285c:	bl	401d40 <gettext@plt>
  422860:	mov	x3, x0
  422864:	ldr	x0, [sp, #192]
  422868:	ldr	w0, [x0, #40]
  42286c:	mov	w2, w0
  422870:	ldr	w1, [sp, #204]
  422874:	mov	x0, x3
  422878:	bl	46efd4 <warn@@Base>
  42287c:	b	422ae4 <ferror@plt+0x20d64>
  422880:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  422884:	add	x0, x0, #0x548
  422888:	ldr	w0, [x0]
  42288c:	cmp	w0, #0x0
  422890:	b.eq	422988 <ferror@plt+0x20c08>  // b.none
  422894:	ldr	x0, [sp, #192]
  422898:	ldr	x0, [x0, #16]
  42289c:	mov	w1, #0x6                   	// #6
  4228a0:	bl	40ea20 <ferror@plt+0xcca0>
  4228a4:	ldr	x0, [sp, #192]
  4228a8:	ldr	x0, [x0, #24]
  4228ac:	mov	x1, x0
  4228b0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4228b4:	add	x0, x0, #0x6a8
  4228b8:	bl	401cf0 <printf@plt>
  4228bc:	ldr	x0, [sp, #192]
  4228c0:	ldr	x0, [x0, #32]
  4228c4:	mov	x1, x0
  4228c8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4228cc:	add	x0, x0, #0x6a8
  4228d0:	bl	401cf0 <printf@plt>
  4228d4:	ldr	x0, [sp, #192]
  4228d8:	ldr	x0, [x0, #56]
  4228dc:	mov	x1, x0
  4228e0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4228e4:	add	x0, x0, #0x6b0
  4228e8:	bl	401cf0 <printf@plt>
  4228ec:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4228f0:	add	x0, x0, #0x934
  4228f4:	ldr	w0, [x0]
  4228f8:	cmp	w0, #0x0
  4228fc:	b.eq	422928 <ferror@plt+0x20ba8>  // b.none
  422900:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  422904:	add	x0, x0, #0x708
  422908:	ldr	x0, [x0]
  42290c:	mov	x3, x0
  422910:	mov	x2, #0x2                   	// #2
  422914:	mov	x1, #0x1                   	// #1
  422918:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42291c:	add	x0, x0, #0x610
  422920:	bl	401c60 <fwrite@plt>
  422924:	b	42294c <ferror@plt+0x20bcc>
  422928:	ldr	x0, [sp, #192]
  42292c:	ldr	x0, [x0, #8]
  422930:	mov	x1, x0
  422934:	ldr	x0, [sp, #40]
  422938:	bl	41fca4 <ferror@plt+0x1df24>
  42293c:	mov	x1, x0
  422940:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422944:	add	x0, x0, #0x618
  422948:	bl	401cf0 <printf@plt>
  42294c:	ldr	x0, [sp, #192]
  422950:	ldr	w1, [x0, #40]
  422954:	ldr	x0, [sp, #192]
  422958:	ldr	w0, [x0, #44]
  42295c:	mov	w2, w0
  422960:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422964:	add	x0, x0, #0x6b8
  422968:	bl	401cf0 <printf@plt>
  42296c:	ldr	x0, [sp, #192]
  422970:	ldr	x0, [x0, #48]
  422974:	mov	x1, x0
  422978:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42297c:	add	x0, x0, #0x6c8
  422980:	bl	401cf0 <printf@plt>
  422984:	b	422ae4 <ferror@plt+0x20d64>
  422988:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42298c:	add	x0, x0, #0x934
  422990:	ldr	w0, [x0]
  422994:	cmp	w0, #0x0
  422998:	b.eq	422a30 <ferror@plt+0x20cb0>  // b.none
  42299c:	mov	w0, #0x20                  	// #32
  4229a0:	bl	401d20 <putchar@plt>
  4229a4:	ldr	x0, [sp, #192]
  4229a8:	ldr	x0, [x0, #16]
  4229ac:	mov	w1, #0x6                   	// #6
  4229b0:	bl	40ea20 <ferror@plt+0xcca0>
  4229b4:	ldr	x0, [sp, #192]
  4229b8:	ldr	x0, [x0, #24]
  4229bc:	mov	x1, x0
  4229c0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4229c4:	add	x0, x0, #0x6d0
  4229c8:	bl	401cf0 <printf@plt>
  4229cc:	ldr	x0, [sp, #192]
  4229d0:	ldr	w0, [x0, #40]
  4229d4:	mov	w1, w0
  4229d8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4229dc:	add	x0, x0, #0x6e0
  4229e0:	bl	401cf0 <printf@plt>
  4229e4:	ldr	x0, [sp, #192]
  4229e8:	ldr	x0, [x0, #32]
  4229ec:	mov	w1, #0x6                   	// #6
  4229f0:	bl	40ea20 <ferror@plt+0xcca0>
  4229f4:	mov	w0, #0x20                  	// #32
  4229f8:	bl	401d20 <putchar@plt>
  4229fc:	ldr	x0, [sp, #192]
  422a00:	ldr	x0, [x0, #56]
  422a04:	mov	w1, #0x6                   	// #6
  422a08:	bl	40ea20 <ferror@plt+0xcca0>
  422a0c:	ldr	x0, [sp, #192]
  422a10:	ldr	w1, [x0, #44]
  422a14:	ldr	x0, [sp, #192]
  422a18:	ldr	x0, [x0, #48]
  422a1c:	mov	x2, x0
  422a20:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422a24:	add	x0, x0, #0x6f0
  422a28:	bl	401cf0 <printf@plt>
  422a2c:	b	422ae4 <ferror@plt+0x20d64>
  422a30:	mov	w0, #0x20                  	// #32
  422a34:	bl	401d20 <putchar@plt>
  422a38:	ldr	x0, [sp, #192]
  422a3c:	ldr	x0, [x0, #16]
  422a40:	mov	w1, #0x6                   	// #6
  422a44:	bl	40ea20 <ferror@plt+0xcca0>
  422a48:	ldr	x0, [sp, #192]
  422a4c:	ldr	x0, [x0, #24]
  422a50:	mov	x1, x0
  422a54:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422a58:	add	x0, x0, #0x700
  422a5c:	bl	401cf0 <printf@plt>
  422a60:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422a64:	add	x0, x0, #0x710
  422a68:	bl	401cf0 <printf@plt>
  422a6c:	ldr	x0, [sp, #192]
  422a70:	ldr	x0, [x0, #32]
  422a74:	mov	w1, #0x6                   	// #6
  422a78:	bl	40ea20 <ferror@plt+0xcca0>
  422a7c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422a80:	add	x0, x0, #0x610
  422a84:	bl	401cf0 <printf@plt>
  422a88:	ldr	x0, [sp, #192]
  422a8c:	ldr	x0, [x0, #56]
  422a90:	mov	w1, #0x6                   	// #6
  422a94:	bl	40ea20 <ferror@plt+0xcca0>
  422a98:	ldr	x0, [sp, #192]
  422a9c:	ldr	x0, [x0, #8]
  422aa0:	mov	x1, x0
  422aa4:	ldr	x0, [sp, #40]
  422aa8:	bl	41fca4 <ferror@plt+0x1df24>
  422aac:	mov	x1, x0
  422ab0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422ab4:	add	x0, x0, #0x618
  422ab8:	bl	401cf0 <printf@plt>
  422abc:	ldr	x0, [sp, #192]
  422ac0:	ldr	w1, [x0, #40]
  422ac4:	ldr	x0, [sp, #192]
  422ac8:	ldr	w2, [x0, #44]
  422acc:	ldr	x0, [sp, #192]
  422ad0:	ldr	x0, [x0, #48]
  422ad4:	mov	x3, x0
  422ad8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422adc:	add	x0, x0, #0x720
  422ae0:	bl	401cf0 <printf@plt>
  422ae4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422ae8:	add	x0, x0, #0x934
  422aec:	ldr	w0, [x0]
  422af0:	cmp	w0, #0x0
  422af4:	b.eq	422bdc <ferror@plt+0x20e5c>  // b.none
  422af8:	ldr	x0, [sp, #192]
  422afc:	ldr	x0, [x0, #8]
  422b00:	mov	x1, x0
  422b04:	ldr	x0, [sp, #40]
  422b08:	bl	41fca4 <ferror@plt+0x1df24>
  422b0c:	mov	x1, x0
  422b10:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422b14:	add	x0, x0, #0x738
  422b18:	bl	401cf0 <printf@plt>
  422b1c:	ldr	x0, [sp, #192]
  422b20:	ldr	x0, [x0, #8]
  422b24:	and	x0, x0, #0x800
  422b28:	cmp	x0, #0x0
  422b2c:	b.eq	422bdc <ferror@plt+0x20e5c>  // b.none
  422b30:	ldr	x0, [sp, #192]
  422b34:	ldr	x0, [x0, #24]
  422b38:	mov	x19, x0
  422b3c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422b40:	add	x0, x0, #0x748
  422b44:	bl	401d40 <gettext@plt>
  422b48:	mov	x1, x0
  422b4c:	add	x0, sp, #0x78
  422b50:	mov	x5, x1
  422b54:	mov	x4, #0x18                  	// #24
  422b58:	mov	x3, #0x1                   	// #1
  422b5c:	mov	x2, x19
  422b60:	ldr	x1, [sp, #40]
  422b64:	bl	40e704 <ferror@plt+0xc984>
  422b68:	cmp	x0, #0x0
  422b6c:	b.eq	422bdc <ferror@plt+0x20e5c>  // b.none
  422b70:	add	x1, sp, #0x78
  422b74:	add	x0, sp, #0x60
  422b78:	mov	x2, #0x18                  	// #24
  422b7c:	bl	42092c <ferror@plt+0x1ebac>
  422b80:	ldr	w0, [sp, #96]
  422b84:	cmp	w0, #0x1
  422b88:	b.ne	422b9c <ferror@plt+0x20e1c>  // b.any
  422b8c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422b90:	add	x0, x0, #0x760
  422b94:	bl	401cf0 <printf@plt>
  422b98:	b	422bbc <ferror@plt+0x20e3c>
  422b9c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422ba0:	add	x0, x0, #0x770
  422ba4:	bl	401d40 <gettext@plt>
  422ba8:	mov	x2, x0
  422bac:	ldr	w0, [sp, #96]
  422bb0:	mov	w1, w0
  422bb4:	mov	x0, x2
  422bb8:	bl	401cf0 <printf@plt>
  422bbc:	ldr	x0, [sp, #104]
  422bc0:	mov	w1, #0x6                   	// #6
  422bc4:	bl	40ea20 <ferror@plt+0xcca0>
  422bc8:	ldr	x0, [sp, #112]
  422bcc:	mov	x1, x0
  422bd0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422bd4:	add	x0, x0, #0x790
  422bd8:	bl	401cf0 <printf@plt>
  422bdc:	ldr	w0, [sp, #204]
  422be0:	add	w0, w0, #0x1
  422be4:	str	w0, [sp, #204]
  422be8:	ldr	x0, [sp, #192]
  422bec:	add	x0, x0, #0x50
  422bf0:	str	x0, [sp, #192]
  422bf4:	ldr	x0, [sp, #40]
  422bf8:	ldr	w0, [x0, #100]
  422bfc:	ldr	w1, [sp, #204]
  422c00:	cmp	w1, w0
  422c04:	b.cc	421e10 <ferror@plt+0x20090>  // b.lo, b.ul, b.last
  422c08:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422c0c:	add	x0, x0, #0x934
  422c10:	ldr	w0, [x0]
  422c14:	cmp	w0, #0x0
  422c18:	b.ne	422cc0 <ferror@plt+0x20f40>  // b.any
  422c1c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422c20:	add	x0, x0, #0x798
  422c24:	bl	401d40 <gettext@plt>
  422c28:	bl	401cf0 <printf@plt>
  422c2c:	ldr	x0, [sp, #40]
  422c30:	ldrh	w0, [x0, #82]
  422c34:	cmp	w0, #0x3e
  422c38:	b.eq	422c5c <ferror@plt+0x20edc>  // b.none
  422c3c:	ldr	x0, [sp, #40]
  422c40:	ldrh	w0, [x0, #82]
  422c44:	cmp	w0, #0xb4
  422c48:	b.eq	422c5c <ferror@plt+0x20edc>  // b.none
  422c4c:	ldr	x0, [sp, #40]
  422c50:	ldrh	w0, [x0, #82]
  422c54:	cmp	w0, #0xb5
  422c58:	b.ne	422c70 <ferror@plt+0x20ef0>  // b.any
  422c5c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422c60:	add	x0, x0, #0x878
  422c64:	bl	401d40 <gettext@plt>
  422c68:	bl	401cf0 <printf@plt>
  422c6c:	b	422cb4 <ferror@plt+0x20f34>
  422c70:	ldr	x0, [sp, #40]
  422c74:	ldrh	w0, [x0, #82]
  422c78:	cmp	w0, #0x28
  422c7c:	b.ne	422c94 <ferror@plt+0x20f14>  // b.any
  422c80:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422c84:	add	x0, x0, #0x888
  422c88:	bl	401d40 <gettext@plt>
  422c8c:	bl	401cf0 <printf@plt>
  422c90:	b	422cb4 <ferror@plt+0x20f34>
  422c94:	ldr	x0, [sp, #40]
  422c98:	ldrh	w0, [x0, #82]
  422c9c:	cmp	w0, #0x14
  422ca0:	b.ne	422cb4 <ferror@plt+0x20f34>  // b.any
  422ca4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422ca8:	add	x0, x0, #0x898
  422cac:	bl	401d40 <gettext@plt>
  422cb0:	bl	401cf0 <printf@plt>
  422cb4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422cb8:	add	x0, x0, #0x8a8
  422cbc:	bl	401bb0 <puts@plt>
  422cc0:	mov	w0, #0x1                   	// #1
  422cc4:	ldp	x19, x20, [sp, #16]
  422cc8:	ldp	x29, x30, [sp], #224
  422ccc:	ret
  422cd0:	stp	x29, x30, [sp, #-32]!
  422cd4:	mov	x29, sp
  422cd8:	str	w0, [sp, #28]
  422cdc:	ldr	w0, [sp, #28]
  422ce0:	cmp	w0, #0x0
  422ce4:	b.ne	422cf4 <ferror@plt+0x20f74>  // b.any
  422ce8:	adrp	x0, 474000 <warn@@Base+0x502c>
  422cec:	add	x0, x0, #0x9a0
  422cf0:	b	422e48 <ferror@plt+0x210c8>
  422cf4:	ldr	w0, [sp, #28]
  422cf8:	cmp	w0, #0x1
  422cfc:	b.ne	422d0c <ferror@plt+0x20f8c>  // b.any
  422d00:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422d04:	add	x0, x0, #0x8c0
  422d08:	b	422e48 <ferror@plt+0x210c8>
  422d0c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422d10:	add	x0, x0, #0x8c8
  422d14:	bl	401d40 <gettext@plt>
  422d18:	ldr	w3, [sp, #28]
  422d1c:	mov	x2, x0
  422d20:	mov	x1, #0xe                   	// #14
  422d24:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  422d28:	add	x0, x0, #0x528
  422d2c:	bl	401a20 <snprintf@plt>
  422d30:	ldr	w0, [sp, #28]
  422d34:	and	w0, w0, #0xfffffffe
  422d38:	str	w0, [sp, #28]
  422d3c:	ldr	w0, [sp, #28]
  422d40:	and	w0, w0, #0xff00000
  422d44:	cmp	w0, #0x0
  422d48:	b.eq	422d90 <ferror@plt+0x21010>  // b.none
  422d4c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  422d50:	add	x0, x0, #0x528
  422d54:	bl	401940 <strlen@plt>
  422d58:	mov	x1, x0
  422d5c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  422d60:	add	x0, x0, #0x528
  422d64:	add	x2, x1, x0
  422d68:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422d6c:	add	x1, x0, #0x8d0
  422d70:	mov	x0, x2
  422d74:	ldr	x2, [x1]
  422d78:	str	x2, [x0]
  422d7c:	ldur	x1, [x1, #6]
  422d80:	stur	x1, [x0, #6]
  422d84:	ldr	w0, [sp, #28]
  422d88:	and	w0, w0, #0xf00fffff
  422d8c:	str	w0, [sp, #28]
  422d90:	ldr	w0, [sp, #28]
  422d94:	and	w0, w0, #0xf0000000
  422d98:	cmp	w0, #0x0
  422d9c:	b.eq	422dd8 <ferror@plt+0x21058>  // b.none
  422da0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  422da4:	add	x0, x0, #0x528
  422da8:	bl	401940 <strlen@plt>
  422dac:	mov	x1, x0
  422db0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  422db4:	add	x0, x0, #0x528
  422db8:	add	x2, x1, x0
  422dbc:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422dc0:	add	x0, x0, #0x8e0
  422dc4:	ldp	x0, x1, [x0]
  422dc8:	stp	x0, x1, [x2]
  422dcc:	ldr	w0, [sp, #28]
  422dd0:	and	w0, w0, #0xfffffff
  422dd4:	str	w0, [sp, #28]
  422dd8:	ldr	w0, [sp, #28]
  422ddc:	cmp	w0, #0x0
  422de0:	b.eq	422e1c <ferror@plt+0x2109c>  // b.none
  422de4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  422de8:	add	x0, x0, #0x528
  422dec:	bl	401940 <strlen@plt>
  422df0:	mov	x1, x0
  422df4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  422df8:	add	x0, x0, #0x528
  422dfc:	add	x2, x1, x0
  422e00:	adrp	x0, 494000 <warn@@Base+0x2502c>
  422e04:	add	x1, x0, #0xd78
  422e08:	mov	x0, x2
  422e0c:	ldr	x2, [x1]
  422e10:	str	x2, [x0]
  422e14:	ldrh	w1, [x1, #8]
  422e18:	strh	w1, [x0, #8]
  422e1c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  422e20:	add	x0, x0, #0x528
  422e24:	bl	401940 <strlen@plt>
  422e28:	mov	x1, x0
  422e2c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  422e30:	add	x0, x0, #0x528
  422e34:	add	x0, x1, x0
  422e38:	mov	w1, #0x5d                  	// #93
  422e3c:	strh	w1, [x0]
  422e40:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  422e44:	add	x0, x0, #0x528
  422e48:	ldp	x29, x30, [sp], #32
  422e4c:	ret
  422e50:	stp	x29, x30, [sp, #-192]!
  422e54:	mov	x29, sp
  422e58:	stp	x19, x20, [sp, #16]
  422e5c:	str	x0, [sp, #40]
  422e60:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422e64:	add	x0, x0, #0x93c
  422e68:	ldr	w0, [x0]
  422e6c:	cmp	w0, #0x0
  422e70:	b.ne	422e90 <ferror@plt+0x21110>  // b.any
  422e74:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422e78:	add	x0, x0, #0x930
  422e7c:	ldr	w0, [x0]
  422e80:	cmp	w0, #0x0
  422e84:	b.ne	422e90 <ferror@plt+0x21110>  // b.any
  422e88:	mov	w0, #0x1                   	// #1
  422e8c:	b	423948 <ferror@plt+0x21bc8>
  422e90:	ldr	x0, [sp, #40]
  422e94:	ldr	w0, [x0, #100]
  422e98:	cmp	w0, #0x0
  422e9c:	b.ne	422ecc <ferror@plt+0x2114c>  // b.any
  422ea0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422ea4:	add	x0, x0, #0x930
  422ea8:	ldr	w0, [x0]
  422eac:	cmp	w0, #0x0
  422eb0:	b.eq	422ec4 <ferror@plt+0x21144>  // b.none
  422eb4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422eb8:	add	x0, x0, #0x8f0
  422ebc:	bl	401d40 <gettext@plt>
  422ec0:	bl	401cf0 <printf@plt>
  422ec4:	mov	w0, #0x1                   	// #1
  422ec8:	b	423948 <ferror@plt+0x21bc8>
  422ecc:	ldr	x0, [sp, #40]
  422ed0:	ldr	x0, [x0, #112]
  422ed4:	cmp	x0, #0x0
  422ed8:	b.ne	422ef4 <ferror@plt+0x21174>  // b.any
  422edc:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422ee0:	add	x0, x0, #0x920
  422ee4:	bl	401d40 <gettext@plt>
  422ee8:	bl	46eed4 <error@@Base>
  422eec:	mov	w0, #0x0                   	// #0
  422ef0:	b	423948 <ferror@plt+0x21bc8>
  422ef4:	ldr	x0, [sp, #40]
  422ef8:	ldr	w0, [x0, #100]
  422efc:	mov	w0, w0
  422f00:	mov	x1, #0x8                   	// #8
  422f04:	bl	401ae0 <calloc@plt>
  422f08:	mov	x1, x0
  422f0c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422f10:	add	x0, x0, #0x998
  422f14:	str	x1, [x0]
  422f18:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422f1c:	add	x0, x0, #0x998
  422f20:	ldr	x0, [x0]
  422f24:	cmp	x0, #0x0
  422f28:	b.ne	422f58 <ferror@plt+0x211d8>  // b.any
  422f2c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422f30:	add	x0, x0, #0x948
  422f34:	bl	401d40 <gettext@plt>
  422f38:	mov	x2, x0
  422f3c:	ldr	x0, [sp, #40]
  422f40:	ldr	w0, [x0, #100]
  422f44:	mov	w1, w0
  422f48:	mov	x0, x2
  422f4c:	bl	46eed4 <error@@Base>
  422f50:	mov	w0, #0x0                   	// #0
  422f54:	b	423948 <ferror@plt+0x21bc8>
  422f58:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422f5c:	add	x0, x0, #0x988
  422f60:	str	xzr, [x0]
  422f64:	str	wzr, [sp, #180]
  422f68:	ldr	x0, [sp, #40]
  422f6c:	ldr	x0, [x0, #112]
  422f70:	str	x0, [sp, #184]
  422f74:	b	422fbc <ferror@plt+0x2123c>
  422f78:	ldr	x0, [sp, #184]
  422f7c:	ldr	w0, [x0, #4]
  422f80:	cmp	w0, #0x11
  422f84:	b.ne	422fa4 <ferror@plt+0x21224>  // b.any
  422f88:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422f8c:	add	x0, x0, #0x988
  422f90:	ldr	x0, [x0]
  422f94:	add	x1, x0, #0x1
  422f98:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422f9c:	add	x0, x0, #0x988
  422fa0:	str	x1, [x0]
  422fa4:	ldr	w0, [sp, #180]
  422fa8:	add	w0, w0, #0x1
  422fac:	str	w0, [sp, #180]
  422fb0:	ldr	x0, [sp, #184]
  422fb4:	add	x0, x0, #0x50
  422fb8:	str	x0, [sp, #184]
  422fbc:	ldr	x0, [sp, #40]
  422fc0:	ldr	w0, [x0, #100]
  422fc4:	ldr	w1, [sp, #180]
  422fc8:	cmp	w1, w0
  422fcc:	b.cc	422f78 <ferror@plt+0x211f8>  // b.lo, b.ul, b.last
  422fd0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422fd4:	add	x0, x0, #0x988
  422fd8:	ldr	x0, [x0]
  422fdc:	cmp	x0, #0x0
  422fe0:	b.ne	423010 <ferror@plt+0x21290>  // b.any
  422fe4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  422fe8:	add	x0, x0, #0x930
  422fec:	ldr	w0, [x0]
  422ff0:	cmp	w0, #0x0
  422ff4:	b.eq	423008 <ferror@plt+0x21288>  // b.none
  422ff8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  422ffc:	add	x0, x0, #0x978
  423000:	bl	401d40 <gettext@plt>
  423004:	bl	401cf0 <printf@plt>
  423008:	mov	w0, #0x1                   	// #1
  42300c:	b	423948 <ferror@plt+0x21bc8>
  423010:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  423014:	add	x0, x0, #0x988
  423018:	ldr	x0, [x0]
  42301c:	mov	x1, #0x10                  	// #16
  423020:	bl	401ae0 <calloc@plt>
  423024:	mov	x1, x0
  423028:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42302c:	add	x0, x0, #0x990
  423030:	str	x1, [x0]
  423034:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  423038:	add	x0, x0, #0x990
  42303c:	ldr	x0, [x0]
  423040:	cmp	x0, #0x0
  423044:	b.ne	423078 <ferror@plt+0x212f8>  // b.any
  423048:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42304c:	add	x0, x0, #0x9a8
  423050:	bl	401d40 <gettext@plt>
  423054:	mov	x2, x0
  423058:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42305c:	add	x0, x0, #0x988
  423060:	ldr	x0, [x0]
  423064:	mov	x1, x0
  423068:	mov	x0, x2
  42306c:	bl	46eed4 <error@@Base>
  423070:	mov	w0, #0x0                   	// #0
  423074:	b	423948 <ferror@plt+0x21bc8>
  423078:	str	xzr, [sp, #160]
  42307c:	str	xzr, [sp, #152]
  423080:	str	xzr, [sp, #144]
  423084:	str	xzr, [sp, #48]
  423088:	str	xzr, [sp, #136]
  42308c:	str	xzr, [sp, #128]
  423090:	str	wzr, [sp, #180]
  423094:	ldr	x0, [sp, #40]
  423098:	ldr	x0, [x0, #112]
  42309c:	str	x0, [sp, #184]
  4230a0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4230a4:	add	x0, x0, #0x990
  4230a8:	ldr	x0, [x0]
  4230ac:	str	x0, [sp, #168]
  4230b0:	b	423908 <ferror@plt+0x21b88>
  4230b4:	ldr	x0, [sp, #184]
  4230b8:	ldr	w0, [x0, #4]
  4230bc:	cmp	w0, #0x11
  4230c0:	b.ne	4238f0 <ferror@plt+0x21b70>  // b.any
  4230c4:	ldr	x1, [sp, #184]
  4230c8:	ldr	x0, [sp, #40]
  4230cc:	bl	40ee18 <ferror@plt+0xd098>
  4230d0:	str	x0, [sp, #96]
  4230d4:	ldr	x0, [sp, #184]
  4230d8:	ldr	w1, [x0, #40]
  4230dc:	ldr	x0, [sp, #40]
  4230e0:	ldr	w0, [x0, #100]
  4230e4:	cmp	w1, w0
  4230e8:	b.cs	423128 <ferror@plt+0x213a8>  // b.hs, b.nlast
  4230ec:	ldr	x0, [sp, #40]
  4230f0:	ldr	x2, [x0, #112]
  4230f4:	ldr	x0, [sp, #184]
  4230f8:	ldr	w0, [x0, #40]
  4230fc:	mov	w1, w0
  423100:	mov	x0, x1
  423104:	lsl	x0, x0, #2
  423108:	add	x0, x0, x1
  42310c:	lsl	x0, x0, #4
  423110:	add	x0, x2, x0
  423114:	str	x0, [sp, #88]
  423118:	ldr	x0, [sp, #88]
  42311c:	ldr	w0, [x0, #4]
  423120:	cmp	w0, #0x2
  423124:	b.eq	423140 <ferror@plt+0x213c0>  // b.none
  423128:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42312c:	add	x0, x0, #0x9d0
  423130:	bl	401d40 <gettext@plt>
  423134:	ldr	x1, [sp, #96]
  423138:	bl	46eed4 <error@@Base>
  42313c:	b	4238f0 <ferror@plt+0x21b70>
  423140:	ldr	x1, [sp, #160]
  423144:	ldr	x0, [sp, #88]
  423148:	cmp	x1, x0
  42314c:	b.eq	4231b0 <ferror@plt+0x21430>  // b.none
  423150:	ldr	x0, [sp, #88]
  423154:	str	x0, [sp, #160]
  423158:	ldr	x0, [sp, #144]
  42315c:	cmp	x0, #0x0
  423160:	b.eq	42316c <ferror@plt+0x213ec>  // b.none
  423164:	ldr	x0, [sp, #144]
  423168:	bl	401c10 <free@plt>
  42316c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  423170:	add	x0, x0, #0x968
  423174:	ldr	w0, [x0]
  423178:	cmp	w0, #0x0
  42317c:	b.eq	423198 <ferror@plt+0x21418>  // b.none
  423180:	add	x0, sp, #0x30
  423184:	mov	x2, x0
  423188:	ldr	x1, [sp, #160]
  42318c:	ldr	x0, [sp, #40]
  423190:	bl	41f104 <ferror@plt+0x1d384>
  423194:	b	4231ac <ferror@plt+0x2142c>
  423198:	add	x0, sp, #0x30
  42319c:	mov	x2, x0
  4231a0:	ldr	x1, [sp, #160]
  4231a4:	ldr	x0, [sp, #40]
  4231a8:	bl	41f69c <ferror@plt+0x1d91c>
  4231ac:	str	x0, [sp, #144]
  4231b0:	ldr	x0, [sp, #144]
  4231b4:	cmp	x0, #0x0
  4231b8:	b.ne	4231d4 <ferror@plt+0x21454>  // b.any
  4231bc:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4231c0:	add	x0, x0, #0x9f8
  4231c4:	bl	401d40 <gettext@plt>
  4231c8:	ldr	x1, [sp, #96]
  4231cc:	bl	46eed4 <error@@Base>
  4231d0:	b	4238f0 <ferror@plt+0x21b70>
  4231d4:	ldr	x0, [sp, #184]
  4231d8:	ldr	w0, [x0, #44]
  4231dc:	mov	w1, w0
  4231e0:	ldr	x0, [sp, #48]
  4231e4:	cmp	x1, x0
  4231e8:	b.cc	423204 <ferror@plt+0x21484>  // b.lo, b.ul, b.last
  4231ec:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4231f0:	add	x0, x0, #0xa20
  4231f4:	bl	401d40 <gettext@plt>
  4231f8:	ldr	x1, [sp, #96]
  4231fc:	bl	46eed4 <error@@Base>
  423200:	b	4238f0 <ferror@plt+0x21b70>
  423204:	ldr	x0, [sp, #184]
  423208:	ldr	w0, [x0, #44]
  42320c:	mov	w0, w0
  423210:	lsl	x0, x0, #5
  423214:	ldr	x1, [sp, #144]
  423218:	add	x0, x1, x0
  42321c:	str	x0, [sp, #80]
  423220:	ldr	x0, [sp, #80]
  423224:	ldrb	w0, [x0, #24]
  423228:	and	w0, w0, #0xf
  42322c:	cmp	w0, #0x3
  423230:	b.ne	423388 <ferror@plt+0x21608>  // b.any
  423234:	ldr	x0, [sp, #80]
  423238:	ldr	w0, [x0, #28]
  42323c:	cmp	w0, #0x0
  423240:	b.eq	42325c <ferror@plt+0x214dc>  // b.none
  423244:	ldr	x0, [sp, #80]
  423248:	ldr	w1, [x0, #28]
  42324c:	ldr	x0, [sp, #40]
  423250:	ldr	w0, [x0, #100]
  423254:	cmp	w1, w0
  423258:	b.cc	423274 <ferror@plt+0x214f4>  // b.lo, b.ul, b.last
  42325c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423260:	add	x0, x0, #0xa20
  423264:	bl	401d40 <gettext@plt>
  423268:	ldr	x1, [sp, #96]
  42326c:	bl	46eed4 <error@@Base>
  423270:	b	4238f0 <ferror@plt+0x21b70>
  423274:	ldr	x0, [sp, #40]
  423278:	ldr	x2, [x0, #112]
  42327c:	ldr	x0, [sp, #80]
  423280:	ldr	w0, [x0, #28]
  423284:	mov	w1, w0
  423288:	mov	x0, x1
  42328c:	lsl	x0, x0, #2
  423290:	add	x0, x0, x1
  423294:	lsl	x0, x0, #4
  423298:	add	x0, x2, x0
  42329c:	cmp	x0, #0x0
  4232a0:	b.ne	4232b4 <ferror@plt+0x21534>  // b.any
  4232a4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4232a8:	add	x0, x0, #0xf68
  4232ac:	bl	401d40 <gettext@plt>
  4232b0:	b	423360 <ferror@plt+0x215e0>
  4232b4:	ldr	x0, [sp, #40]
  4232b8:	ldr	x0, [x0, #128]
  4232bc:	cmp	x0, #0x0
  4232c0:	b.ne	4232d4 <ferror@plt+0x21554>  // b.any
  4232c4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4232c8:	add	x0, x0, #0xf70
  4232cc:	bl	401d40 <gettext@plt>
  4232d0:	b	423360 <ferror@plt+0x215e0>
  4232d4:	ldr	x0, [sp, #40]
  4232d8:	ldr	x2, [x0, #112]
  4232dc:	ldr	x0, [sp, #80]
  4232e0:	ldr	w0, [x0, #28]
  4232e4:	mov	w1, w0
  4232e8:	mov	x0, x1
  4232ec:	lsl	x0, x0, #2
  4232f0:	add	x0, x0, x1
  4232f4:	lsl	x0, x0, #4
  4232f8:	add	x0, x2, x0
  4232fc:	ldr	w0, [x0]
  423300:	mov	w1, w0
  423304:	ldr	x0, [sp, #40]
  423308:	ldr	x0, [x0, #136]
  42330c:	cmp	x1, x0
  423310:	b.cc	423324 <ferror@plt+0x215a4>  // b.lo, b.ul, b.last
  423314:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  423318:	add	x0, x0, #0xf80
  42331c:	bl	401d40 <gettext@plt>
  423320:	b	423360 <ferror@plt+0x215e0>
  423324:	ldr	x0, [sp, #40]
  423328:	ldr	x2, [x0, #128]
  42332c:	ldr	x0, [sp, #40]
  423330:	ldr	x3, [x0, #112]
  423334:	ldr	x0, [sp, #80]
  423338:	ldr	w0, [x0, #28]
  42333c:	mov	w1, w0
  423340:	mov	x0, x1
  423344:	lsl	x0, x0, #2
  423348:	add	x0, x0, x1
  42334c:	lsl	x0, x0, #4
  423350:	add	x0, x3, x0
  423354:	ldr	w0, [x0]
  423358:	mov	w0, w0
  42335c:	add	x0, x2, x0
  423360:	str	x0, [sp, #120]
  423364:	str	xzr, [sp, #152]
  423368:	ldr	x0, [sp, #136]
  42336c:	cmp	x0, #0x0
  423370:	b.eq	42337c <ferror@plt+0x215fc>  // b.none
  423374:	ldr	x0, [sp, #136]
  423378:	bl	401c10 <free@plt>
  42337c:	str	xzr, [sp, #136]
  423380:	str	xzr, [sp, #128]
  423384:	b	4234b4 <ferror@plt+0x21734>
  423388:	ldr	x0, [sp, #160]
  42338c:	ldr	w1, [x0, #40]
  423390:	ldr	x0, [sp, #40]
  423394:	ldr	w0, [x0, #100]
  423398:	cmp	w1, w0
  42339c:	b.cc	4233c4 <ferror@plt+0x21644>  // b.lo, b.ul, b.last
  4233a0:	str	xzr, [sp, #152]
  4233a4:	ldr	x0, [sp, #136]
  4233a8:	cmp	x0, #0x0
  4233ac:	b.eq	4233b8 <ferror@plt+0x21638>  // b.none
  4233b0:	ldr	x0, [sp, #136]
  4233b4:	bl	401c10 <free@plt>
  4233b8:	str	xzr, [sp, #136]
  4233bc:	str	xzr, [sp, #128]
  4233c0:	b	42347c <ferror@plt+0x216fc>
  4233c4:	ldr	x0, [sp, #40]
  4233c8:	ldr	x2, [x0, #112]
  4233cc:	ldr	x0, [sp, #160]
  4233d0:	ldr	w0, [x0, #40]
  4233d4:	mov	w1, w0
  4233d8:	mov	x0, x1
  4233dc:	lsl	x0, x0, #2
  4233e0:	add	x0, x0, x1
  4233e4:	lsl	x0, x0, #4
  4233e8:	add	x0, x2, x0
  4233ec:	str	x0, [sp, #88]
  4233f0:	ldr	x1, [sp, #88]
  4233f4:	ldr	x0, [sp, #152]
  4233f8:	cmp	x1, x0
  4233fc:	b.eq	42347c <ferror@plt+0x216fc>  // b.none
  423400:	ldr	x0, [sp, #88]
  423404:	str	x0, [sp, #152]
  423408:	ldr	x0, [sp, #136]
  42340c:	cmp	x0, #0x0
  423410:	b.eq	42341c <ferror@plt+0x2169c>  // b.none
  423414:	ldr	x0, [sp, #136]
  423418:	bl	401c10 <free@plt>
  42341c:	ldr	x0, [sp, #152]
  423420:	ldr	x0, [x0, #24]
  423424:	mov	x20, x0
  423428:	ldr	x0, [sp, #152]
  42342c:	ldr	x19, [x0, #32]
  423430:	adrp	x0, 494000 <warn@@Base+0x2502c>
  423434:	add	x0, x0, #0xf08
  423438:	bl	401d40 <gettext@plt>
  42343c:	mov	x5, x0
  423440:	mov	x4, x19
  423444:	mov	x3, #0x1                   	// #1
  423448:	mov	x2, x20
  42344c:	ldr	x1, [sp, #40]
  423450:	mov	x0, #0x0                   	// #0
  423454:	bl	40e704 <ferror@plt+0xc984>
  423458:	str	x0, [sp, #136]
  42345c:	ldr	x0, [sp, #136]
  423460:	cmp	x0, #0x0
  423464:	b.eq	423474 <ferror@plt+0x216f4>  // b.none
  423468:	ldr	x0, [sp, #152]
  42346c:	ldr	x0, [x0, #32]
  423470:	b	423478 <ferror@plt+0x216f8>
  423474:	mov	x0, #0x0                   	// #0
  423478:	str	x0, [sp, #128]
  42347c:	ldr	x0, [sp, #80]
  423480:	ldr	x0, [x0, #16]
  423484:	ldr	x1, [sp, #128]
  423488:	cmp	x1, x0
  42348c:	b.ls	4234a4 <ferror@plt+0x21724>  // b.plast
  423490:	ldr	x0, [sp, #80]
  423494:	ldr	x0, [x0, #16]
  423498:	ldr	x1, [sp, #136]
  42349c:	add	x0, x1, x0
  4234a0:	b	4234b0 <ferror@plt+0x21730>
  4234a4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4234a8:	add	x0, x0, #0xf80
  4234ac:	bl	401d40 <gettext@plt>
  4234b0:	str	x0, [sp, #120]
  4234b4:	ldr	x0, [sp, #184]
  4234b8:	ldr	x1, [x0, #56]
  4234bc:	ldr	x0, [sp, #184]
  4234c0:	ldr	x0, [x0, #32]
  4234c4:	cmp	x1, x0
  4234c8:	b.ls	423514 <ferror@plt+0x21794>  // b.plast
  4234cc:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4234d0:	add	x0, x0, #0xa48
  4234d4:	bl	401d40 <gettext@plt>
  4234d8:	mov	x19, x0
  4234dc:	ldr	x1, [sp, #184]
  4234e0:	ldr	x0, [sp, #40]
  4234e4:	bl	40ee18 <ferror@plt+0xd098>
  4234e8:	mov	x4, x0
  4234ec:	ldr	x0, [sp, #184]
  4234f0:	ldr	x1, [x0, #56]
  4234f4:	ldr	x0, [sp, #184]
  4234f8:	ldr	x0, [x0, #32]
  4234fc:	mov	x3, x0
  423500:	mov	x2, x1
  423504:	mov	x1, x4
  423508:	mov	x0, x19
  42350c:	bl	46eed4 <error@@Base>
  423510:	b	4238f0 <ferror@plt+0x21b70>
  423514:	ldr	x0, [sp, #184]
  423518:	ldr	x0, [x0, #24]
  42351c:	mov	x20, x0
  423520:	ldr	x0, [sp, #184]
  423524:	ldr	x19, [x0, #32]
  423528:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42352c:	add	x0, x0, #0xa98
  423530:	bl	401d40 <gettext@plt>
  423534:	mov	x5, x0
  423538:	mov	x4, x19
  42353c:	mov	x3, #0x1                   	// #1
  423540:	mov	x2, x20
  423544:	ldr	x1, [sp, #40]
  423548:	mov	x0, #0x0                   	// #0
  42354c:	bl	40e704 <ferror@plt+0xc984>
  423550:	str	x0, [sp, #72]
  423554:	ldr	x0, [sp, #72]
  423558:	cmp	x0, #0x0
  42355c:	b.eq	4238ec <ferror@plt+0x21b6c>  // b.none
  423560:	ldr	x0, [sp, #72]
  423564:	str	x0, [sp, #112]
  423568:	ldr	x0, [sp, #184]
  42356c:	ldr	x1, [x0, #32]
  423570:	ldr	x0, [sp, #184]
  423574:	ldr	x0, [x0, #56]
  423578:	udiv	x0, x1, x0
  42357c:	sub	w0, w0, #0x1
  423580:	str	w0, [sp, #68]
  423584:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  423588:	add	x0, x0, #0x580
  42358c:	ldr	x2, [x0]
  423590:	mov	w1, #0x4                   	// #4
  423594:	ldr	x0, [sp, #112]
  423598:	blr	x2
  42359c:	str	w0, [sp, #64]
  4235a0:	ldr	x0, [sp, #112]
  4235a4:	add	x0, x0, #0x4
  4235a8:	str	x0, [sp, #112]
  4235ac:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4235b0:	add	x0, x0, #0x930
  4235b4:	ldr	w0, [x0]
  4235b8:	cmp	w0, #0x0
  4235bc:	b.eq	423604 <ferror@plt+0x21884>  // b.none
  4235c0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4235c4:	add	x0, x0, #0xaa8
  4235c8:	bl	401d40 <gettext@plt>
  4235cc:	mov	x19, x0
  4235d0:	ldr	w0, [sp, #64]
  4235d4:	bl	422cd0 <ferror@plt+0x20f50>
  4235d8:	ldr	w5, [sp, #68]
  4235dc:	ldr	x4, [sp, #120]
  4235e0:	ldr	x3, [sp, #96]
  4235e4:	ldr	w2, [sp, #180]
  4235e8:	mov	x1, x0
  4235ec:	mov	x0, x19
  4235f0:	bl	401cf0 <printf@plt>
  4235f4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4235f8:	add	x0, x0, #0xae0
  4235fc:	bl	401d40 <gettext@plt>
  423600:	bl	401cf0 <printf@plt>
  423604:	ldr	x0, [sp, #168]
  423608:	ldr	w1, [sp, #180]
  42360c:	str	w1, [x0, #8]
  423610:	str	wzr, [sp, #108]
  423614:	b	4238b8 <ferror@plt+0x21b38>
  423618:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42361c:	add	x0, x0, #0x580
  423620:	ldr	x2, [x0]
  423624:	mov	w1, #0x4                   	// #4
  423628:	ldr	x0, [sp, #112]
  42362c:	blr	x2
  423630:	str	w0, [sp, #64]
  423634:	ldr	x0, [sp, #112]
  423638:	add	x0, x0, #0x4
  42363c:	str	x0, [sp, #112]
  423640:	ldr	x0, [sp, #40]
  423644:	ldr	w0, [x0, #100]
  423648:	ldr	w1, [sp, #64]
  42364c:	cmp	w1, w0
  423650:	b.cc	4236d0 <ferror@plt+0x21950>  // b.lo, b.ul, b.last
  423654:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  423658:	add	x0, x0, #0x5a8
  42365c:	ldr	w0, [x0]
  423660:	add	w2, w0, #0x1
  423664:	adrp	x1, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  423668:	add	x1, x1, #0x5a8
  42366c:	str	w2, [x1]
  423670:	cmp	w0, #0x9
  423674:	b.hi	4238a0 <ferror@plt+0x21b20>  // b.pmore
  423678:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42367c:	add	x0, x0, #0xaf8
  423680:	bl	401d40 <gettext@plt>
  423684:	mov	x4, x0
  423688:	ldr	x0, [sp, #40]
  42368c:	ldr	w0, [x0, #100]
  423690:	sub	w0, w0, #0x1
  423694:	mov	w3, w0
  423698:	ldr	w2, [sp, #180]
  42369c:	ldr	w1, [sp, #64]
  4236a0:	mov	x0, x4
  4236a4:	bl	46eed4 <error@@Base>
  4236a8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4236ac:	add	x0, x0, #0x5a8
  4236b0:	ldr	w0, [x0]
  4236b4:	cmp	w0, #0xa
  4236b8:	b.ne	4238a0 <ferror@plt+0x21b20>  // b.any
  4236bc:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4236c0:	add	x0, x0, #0xb38
  4236c4:	bl	401d40 <gettext@plt>
  4236c8:	bl	46efd4 <warn@@Base>
  4236cc:	b	4238a0 <ferror@plt+0x21b20>
  4236d0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4236d4:	add	x0, x0, #0x998
  4236d8:	ldr	x1, [x0]
  4236dc:	ldr	w0, [sp, #64]
  4236e0:	lsl	x0, x0, #3
  4236e4:	add	x0, x1, x0
  4236e8:	ldr	x0, [x0]
  4236ec:	cmp	x0, #0x0
  4236f0:	b.eq	4237f0 <ferror@plt+0x21a70>  // b.none
  4236f4:	ldr	w0, [sp, #64]
  4236f8:	cmp	w0, #0x0
  4236fc:	b.eq	423790 <ferror@plt+0x21a10>  // b.none
  423700:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  423704:	add	x0, x0, #0x5ac
  423708:	ldr	w0, [x0]
  42370c:	add	w2, w0, #0x1
  423710:	adrp	x1, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  423714:	add	x1, x1, #0x5ac
  423718:	str	w2, [x1]
  42371c:	cmp	w0, #0x9
  423720:	b.hi	4238a8 <ferror@plt+0x21b28>  // b.pmore
  423724:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423728:	add	x0, x0, #0xb88
  42372c:	bl	401d40 <gettext@plt>
  423730:	mov	x4, x0
  423734:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  423738:	add	x0, x0, #0x998
  42373c:	ldr	x1, [x0]
  423740:	ldr	w0, [sp, #64]
  423744:	lsl	x0, x0, #3
  423748:	add	x0, x1, x0
  42374c:	ldr	x0, [x0]
  423750:	ldr	w0, [x0, #8]
  423754:	mov	w3, w0
  423758:	ldr	w2, [sp, #180]
  42375c:	ldr	w1, [sp, #64]
  423760:	mov	x0, x4
  423764:	bl	46eed4 <error@@Base>
  423768:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42376c:	add	x0, x0, #0x5ac
  423770:	ldr	w0, [x0]
  423774:	cmp	w0, #0xa
  423778:	b.ne	4238a8 <ferror@plt+0x21b28>  // b.any
  42377c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423780:	add	x0, x0, #0xbd0
  423784:	bl	401d40 <gettext@plt>
  423788:	bl	46efd4 <warn@@Base>
  42378c:	b	4238a8 <ferror@plt+0x21b28>
  423790:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  423794:	add	x0, x0, #0x5b0
  423798:	ldr	w0, [x0]
  42379c:	cmp	w0, #0x0
  4237a0:	b.ne	4237f0 <ferror@plt+0x21a70>  // b.any
  4237a4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4237a8:	add	x0, x0, #0xc20
  4237ac:	bl	401d40 <gettext@plt>
  4237b0:	mov	x2, x0
  4237b4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4237b8:	add	x0, x0, #0x998
  4237bc:	ldr	x1, [x0]
  4237c0:	ldr	w0, [sp, #64]
  4237c4:	lsl	x0, x0, #3
  4237c8:	add	x0, x1, x0
  4237cc:	ldr	x0, [x0]
  4237d0:	ldr	w0, [x0, #8]
  4237d4:	mov	w1, w0
  4237d8:	mov	x0, x2
  4237dc:	bl	46eed4 <error@@Base>
  4237e0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4237e4:	add	x0, x0, #0x5b0
  4237e8:	mov	w1, #0x1                   	// #1
  4237ec:	str	w1, [x0]
  4237f0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4237f4:	add	x0, x0, #0x998
  4237f8:	ldr	x1, [x0]
  4237fc:	ldr	w0, [sp, #64]
  423800:	lsl	x0, x0, #3
  423804:	add	x0, x1, x0
  423808:	ldr	x1, [sp, #168]
  42380c:	str	x1, [x0]
  423810:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  423814:	add	x0, x0, #0x930
  423818:	ldr	w0, [x0]
  42381c:	cmp	w0, #0x0
  423820:	b.eq	423868 <ferror@plt+0x21ae8>  // b.none
  423824:	ldr	x0, [sp, #40]
  423828:	ldr	x2, [x0, #112]
  42382c:	ldr	w1, [sp, #64]
  423830:	mov	x0, x1
  423834:	lsl	x0, x0, #2
  423838:	add	x0, x0, x1
  42383c:	lsl	x0, x0, #4
  423840:	add	x0, x2, x0
  423844:	str	x0, [sp, #88]
  423848:	ldr	x1, [sp, #88]
  42384c:	ldr	x0, [sp, #40]
  423850:	bl	40ee18 <ferror@plt+0xd098>
  423854:	mov	x2, x0
  423858:	ldr	w1, [sp, #64]
  42385c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423860:	add	x0, x0, #0xc48
  423864:	bl	401cf0 <printf@plt>
  423868:	mov	x0, #0x10                  	// #16
  42386c:	bl	474714 <warn@@Base+0x5740>
  423870:	str	x0, [sp, #56]
  423874:	ldr	x0, [sp, #56]
  423878:	ldr	w1, [sp, #64]
  42387c:	str	w1, [x0, #8]
  423880:	ldr	x0, [sp, #168]
  423884:	ldr	x1, [x0]
  423888:	ldr	x0, [sp, #56]
  42388c:	str	x1, [x0]
  423890:	ldr	x0, [sp, #168]
  423894:	ldr	x1, [sp, #56]
  423898:	str	x1, [x0]
  42389c:	b	4238ac <ferror@plt+0x21b2c>
  4238a0:	nop
  4238a4:	b	4238ac <ferror@plt+0x21b2c>
  4238a8:	nop
  4238ac:	ldr	w0, [sp, #108]
  4238b0:	add	w0, w0, #0x1
  4238b4:	str	w0, [sp, #108]
  4238b8:	ldr	w1, [sp, #108]
  4238bc:	ldr	w0, [sp, #68]
  4238c0:	cmp	w1, w0
  4238c4:	b.cc	423618 <ferror@plt+0x21898>  // b.lo, b.ul, b.last
  4238c8:	ldr	x0, [sp, #72]
  4238cc:	cmp	x0, #0x0
  4238d0:	b.eq	4238dc <ferror@plt+0x21b5c>  // b.none
  4238d4:	ldr	x0, [sp, #72]
  4238d8:	bl	401c10 <free@plt>
  4238dc:	ldr	x0, [sp, #168]
  4238e0:	add	x0, x0, #0x10
  4238e4:	str	x0, [sp, #168]
  4238e8:	b	4238f0 <ferror@plt+0x21b70>
  4238ec:	nop
  4238f0:	ldr	w0, [sp, #180]
  4238f4:	add	w0, w0, #0x1
  4238f8:	str	w0, [sp, #180]
  4238fc:	ldr	x0, [sp, #184]
  423900:	add	x0, x0, #0x50
  423904:	str	x0, [sp, #184]
  423908:	ldr	x0, [sp, #40]
  42390c:	ldr	w0, [x0, #100]
  423910:	ldr	w1, [sp, #180]
  423914:	cmp	w1, w0
  423918:	b.cc	4230b4 <ferror@plt+0x21334>  // b.lo, b.ul, b.last
  42391c:	ldr	x0, [sp, #144]
  423920:	cmp	x0, #0x0
  423924:	b.eq	423930 <ferror@plt+0x21bb0>  // b.none
  423928:	ldr	x0, [sp, #144]
  42392c:	bl	401c10 <free@plt>
  423930:	ldr	x0, [sp, #136]
  423934:	cmp	x0, #0x0
  423938:	b.eq	423944 <ferror@plt+0x21bc4>  // b.none
  42393c:	ldr	x0, [sp, #136]
  423940:	bl	401c10 <free@plt>
  423944:	mov	w0, #0x1                   	// #1
  423948:	ldp	x19, x20, [sp, #16]
  42394c:	ldp	x29, x30, [sp], #192
  423950:	ret
  423954:	stp	x29, x30, [sp, #-112]!
  423958:	mov	x29, sp
  42395c:	stp	x19, x20, [sp, #16]
  423960:	str	x0, [sp, #56]
  423964:	str	x1, [sp, #48]
  423968:	str	x2, [sp, #40]
  42396c:	str	w3, [sp, #36]
  423970:	ldr	x0, [sp, #48]
  423974:	ldr	x1, [x0, #32]
  423978:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42397c:	add	x0, x0, #0x728
  423980:	ldr	x0, [x0]
  423984:	add	x19, x1, x0
  423988:	ldr	x0, [sp, #48]
  42398c:	ldr	x0, [x0, #24]
  423990:	lsl	x20, x0, #5
  423994:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423998:	add	x0, x0, #0xc58
  42399c:	bl	401d40 <gettext@plt>
  4239a0:	mov	x5, x0
  4239a4:	mov	x4, x20
  4239a8:	mov	x3, #0x1                   	// #1
  4239ac:	mov	x2, x19
  4239b0:	ldr	x1, [sp, #56]
  4239b4:	mov	x0, #0x0                   	// #0
  4239b8:	bl	40e704 <ferror@plt+0xc984>
  4239bc:	str	x0, [sp, #88]
  4239c0:	ldr	x0, [sp, #88]
  4239c4:	cmp	x0, #0x0
  4239c8:	b.ne	4239d4 <ferror@plt+0x21c54>  // b.any
  4239cc:	mov	w0, #0x0                   	// #0
  4239d0:	b	423c00 <ferror@plt+0x21e80>
  4239d4:	ldr	x0, [sp, #48]
  4239d8:	ldr	x1, [x0, #8]
  4239dc:	ldr	w0, [sp, #36]
  4239e0:	cmp	x1, x0
  4239e4:	b.cs	423a00 <ferror@plt+0x21c80>  // b.hs, b.nlast
  4239e8:	ldr	x0, [sp, #48]
  4239ec:	ldr	x0, [x0, #8]
  4239f0:	ldr	x1, [sp, #40]
  4239f4:	add	x0, x1, x0
  4239f8:	str	x0, [sp, #96]
  4239fc:	b	423a30 <ferror@plt+0x21cb0>
  423a00:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423a04:	add	x0, x0, #0xc78
  423a08:	bl	401d40 <gettext@plt>
  423a0c:	mov	x2, x0
  423a10:	ldr	x0, [sp, #48]
  423a14:	ldr	x0, [x0, #8]
  423a18:	mov	x1, x0
  423a1c:	mov	x0, x2
  423a20:	bl	46efd4 <warn@@Base>
  423a24:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423a28:	add	x0, x0, #0xcb8
  423a2c:	str	x0, [sp, #96]
  423a30:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423a34:	add	x0, x0, #0xcc0
  423a38:	bl	401d40 <gettext@plt>
  423a3c:	mov	x4, x0
  423a40:	ldr	x0, [sp, #48]
  423a44:	ldr	x0, [x0, #16]
  423a48:	mov	w1, w0
  423a4c:	ldr	x0, [sp, #48]
  423a50:	ldr	x0, [x0]
  423a54:	mov	x3, x0
  423a58:	ldr	x2, [sp, #96]
  423a5c:	mov	x0, x4
  423a60:	bl	401cf0 <printf@plt>
  423a64:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423a68:	add	x0, x0, #0xcf8
  423a6c:	bl	401d40 <gettext@plt>
  423a70:	bl	401cf0 <printf@plt>
  423a74:	str	xzr, [sp, #104]
  423a78:	b	423bdc <ferror@plt+0x21e5c>
  423a7c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  423a80:	add	x0, x0, #0x580
  423a84:	ldr	x2, [x0]
  423a88:	ldr	x0, [sp, #104]
  423a8c:	lsl	x0, x0, #5
  423a90:	ldr	x1, [sp, #88]
  423a94:	add	x0, x1, x0
  423a98:	add	x0, x0, #0xc
  423a9c:	mov	w1, #0x4                   	// #4
  423aa0:	blr	x2
  423aa4:	mov	w1, w0
  423aa8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423aac:	add	x0, x0, #0xd40
  423ab0:	bl	401cf0 <printf@plt>
  423ab4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  423ab8:	add	x0, x0, #0x708
  423abc:	ldr	x19, [x0]
  423ac0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  423ac4:	add	x0, x0, #0x580
  423ac8:	ldr	x2, [x0]
  423acc:	ldr	x0, [sp, #104]
  423ad0:	lsl	x0, x0, #5
  423ad4:	ldr	x1, [sp, #88]
  423ad8:	add	x0, x1, x0
  423adc:	mov	w1, #0x8                   	// #8
  423ae0:	blr	x2
  423ae4:	mov	x2, x0
  423ae8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  423aec:	add	x1, x0, #0xf20
  423af0:	mov	x0, x19
  423af4:	bl	401d60 <fprintf@plt>
  423af8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  423afc:	add	x0, x0, #0x580
  423b00:	ldr	x2, [x0]
  423b04:	ldr	x0, [sp, #104]
  423b08:	lsl	x0, x0, #5
  423b0c:	ldr	x1, [sp, #88]
  423b10:	add	x0, x1, x0
  423b14:	add	x0, x0, #0x8
  423b18:	mov	w1, #0x4                   	// #4
  423b1c:	blr	x2
  423b20:	str	w0, [sp, #84]
  423b24:	ldr	w0, [sp, #84]
  423b28:	bl	405fa8 <ferror@plt+0x4228>
  423b2c:	str	x0, [sp, #72]
  423b30:	ldr	x0, [sp, #72]
  423b34:	cmp	x0, #0x0
  423b38:	b.ne	423b50 <ferror@plt+0x21dd0>  // b.any
  423b3c:	ldr	w1, [sp, #84]
  423b40:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423b44:	add	x0, x0, #0xd48
  423b48:	bl	401cf0 <printf@plt>
  423b4c:	b	423b60 <ferror@plt+0x21de0>
  423b50:	ldr	x1, [sp, #72]
  423b54:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423b58:	add	x0, x0, #0xd68
  423b5c:	bl	401cf0 <printf@plt>
  423b60:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  423b64:	add	x0, x0, #0x580
  423b68:	ldr	x2, [x0]
  423b6c:	ldr	x0, [sp, #104]
  423b70:	lsl	x0, x0, #5
  423b74:	ldr	x1, [sp, #88]
  423b78:	add	x0, x1, x0
  423b7c:	add	x0, x0, #0x18
  423b80:	mov	w1, #0x4                   	// #4
  423b84:	blr	x2
  423b88:	mov	w1, w0
  423b8c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423b90:	add	x0, x0, #0xd70
  423b94:	bl	401cf0 <printf@plt>
  423b98:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  423b9c:	add	x0, x0, #0x580
  423ba0:	ldr	x2, [x0]
  423ba4:	ldr	x0, [sp, #104]
  423ba8:	lsl	x0, x0, #5
  423bac:	ldr	x1, [sp, #88]
  423bb0:	add	x0, x1, x0
  423bb4:	add	x0, x0, #0x1c
  423bb8:	mov	w1, #0x4                   	// #4
  423bbc:	blr	x2
  423bc0:	mov	w1, w0
  423bc4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423bc8:	add	x0, x0, #0xd78
  423bcc:	bl	401cf0 <printf@plt>
  423bd0:	ldr	x0, [sp, #104]
  423bd4:	add	x0, x0, #0x1
  423bd8:	str	x0, [sp, #104]
  423bdc:	ldr	x0, [sp, #48]
  423be0:	ldr	x0, [x0, #24]
  423be4:	mov	x1, x0
  423be8:	ldr	x0, [sp, #104]
  423bec:	cmp	x0, x1
  423bf0:	b.lt	423a7c <ferror@plt+0x21cfc>  // b.tstop
  423bf4:	ldr	x0, [sp, #88]
  423bf8:	bl	401c10 <free@plt>
  423bfc:	mov	w0, #0x1                   	// #1
  423c00:	ldp	x19, x20, [sp, #16]
  423c04:	ldp	x29, x30, [sp], #112
  423c08:	ret
  423c0c:	stp	x29, x30, [sp, #-80]!
  423c10:	mov	x29, sp
  423c14:	stp	x19, x20, [sp, #16]
  423c18:	str	x0, [sp, #40]
  423c1c:	str	x1, [sp, #32]
  423c20:	ldr	x0, [sp, #32]
  423c24:	ldr	x1, [x0, #8]
  423c28:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  423c2c:	add	x0, x0, #0x728
  423c30:	ldr	x0, [x0]
  423c34:	add	x19, x1, x0
  423c38:	ldr	x0, [sp, #32]
  423c3c:	ldr	x1, [x0]
  423c40:	mov	x0, x1
  423c44:	lsl	x0, x0, #2
  423c48:	add	x0, x0, x1
  423c4c:	lsl	x0, x0, #3
  423c50:	mov	x20, x0
  423c54:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423c58:	add	x0, x0, #0xd80
  423c5c:	bl	401d40 <gettext@plt>
  423c60:	mov	x5, x0
  423c64:	mov	x4, x20
  423c68:	mov	x3, #0x1                   	// #1
  423c6c:	mov	x2, x19
  423c70:	ldr	x1, [sp, #40]
  423c74:	mov	x0, #0x0                   	// #0
  423c78:	bl	40e704 <ferror@plt+0xc984>
  423c7c:	str	x0, [sp, #64]
  423c80:	ldr	x0, [sp, #64]
  423c84:	cmp	x0, #0x0
  423c88:	b.ne	423c94 <ferror@plt+0x21f14>  // b.any
  423c8c:	mov	w0, #0x0                   	// #0
  423c90:	b	423ec0 <ferror@plt+0x22140>
  423c94:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423c98:	add	x0, x0, #0xda8
  423c9c:	bl	401d40 <gettext@plt>
  423ca0:	bl	401cf0 <printf@plt>
  423ca4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423ca8:	add	x0, x0, #0xdb8
  423cac:	bl	401d40 <gettext@plt>
  423cb0:	bl	401cf0 <printf@plt>
  423cb4:	str	xzr, [sp, #72]
  423cb8:	b	423e9c <ferror@plt+0x2211c>
  423cbc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  423cc0:	add	x0, x0, #0x580
  423cc4:	ldr	x2, [x0]
  423cc8:	ldr	x1, [sp, #72]
  423ccc:	mov	x0, x1
  423cd0:	lsl	x0, x0, #2
  423cd4:	add	x0, x0, x1
  423cd8:	lsl	x0, x0, #3
  423cdc:	mov	x1, x0
  423ce0:	ldr	x0, [sp, #64]
  423ce4:	add	x0, x0, x1
  423ce8:	add	x0, x0, #0xc
  423cec:	mov	w1, #0x4                   	// #4
  423cf0:	blr	x2
  423cf4:	mov	w1, w0
  423cf8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423cfc:	add	x0, x0, #0xd40
  423d00:	bl	401cf0 <printf@plt>
  423d04:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  423d08:	add	x0, x0, #0x580
  423d0c:	ldr	x2, [x0]
  423d10:	ldr	x1, [sp, #72]
  423d14:	mov	x0, x1
  423d18:	lsl	x0, x0, #2
  423d1c:	add	x0, x0, x1
  423d20:	lsl	x0, x0, #3
  423d24:	mov	x1, x0
  423d28:	ldr	x0, [sp, #64]
  423d2c:	add	x0, x0, x1
  423d30:	mov	w1, #0x8                   	// #8
  423d34:	blr	x2
  423d38:	mov	x1, x0
  423d3c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423d40:	add	x0, x0, #0xe08
  423d44:	bl	401cf0 <printf@plt>
  423d48:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  423d4c:	add	x0, x0, #0x580
  423d50:	ldr	x2, [x0]
  423d54:	ldr	x1, [sp, #72]
  423d58:	mov	x0, x1
  423d5c:	lsl	x0, x0, #2
  423d60:	add	x0, x0, x1
  423d64:	lsl	x0, x0, #3
  423d68:	mov	x1, x0
  423d6c:	ldr	x0, [sp, #64]
  423d70:	add	x0, x0, x1
  423d74:	add	x0, x0, #0x8
  423d78:	mov	w1, #0x4                   	// #4
  423d7c:	blr	x2
  423d80:	str	w0, [sp, #60]
  423d84:	ldr	w0, [sp, #60]
  423d88:	bl	405fa8 <ferror@plt+0x4228>
  423d8c:	str	x0, [sp, #48]
  423d90:	ldr	x0, [sp, #48]
  423d94:	cmp	x0, #0x0
  423d98:	b.ne	423db0 <ferror@plt+0x22030>  // b.any
  423d9c:	ldr	w1, [sp, #60]
  423da0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423da4:	add	x0, x0, #0xe10
  423da8:	bl	401cf0 <printf@plt>
  423dac:	b	423dc0 <ferror@plt+0x22040>
  423db0:	ldr	x1, [sp, #48]
  423db4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423db8:	add	x0, x0, #0xe30
  423dbc:	bl	401cf0 <printf@plt>
  423dc0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  423dc4:	add	x0, x0, #0x580
  423dc8:	ldr	x2, [x0]
  423dcc:	ldr	x1, [sp, #72]
  423dd0:	mov	x0, x1
  423dd4:	lsl	x0, x0, #2
  423dd8:	add	x0, x0, x1
  423ddc:	lsl	x0, x0, #3
  423de0:	mov	x1, x0
  423de4:	ldr	x0, [sp, #64]
  423de8:	add	x0, x0, x1
  423dec:	add	x0, x0, #0x10
  423df0:	mov	w1, #0x8                   	// #8
  423df4:	blr	x2
  423df8:	mov	w1, #0x5                   	// #5
  423dfc:	bl	40ea20 <ferror@plt+0xcca0>
  423e00:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  423e04:	add	x0, x0, #0x580
  423e08:	ldr	x2, [x0]
  423e0c:	ldr	x1, [sp, #72]
  423e10:	mov	x0, x1
  423e14:	lsl	x0, x0, #2
  423e18:	add	x0, x0, x1
  423e1c:	lsl	x0, x0, #3
  423e20:	mov	x1, x0
  423e24:	ldr	x0, [sp, #64]
  423e28:	add	x0, x0, x1
  423e2c:	add	x0, x0, #0x20
  423e30:	mov	w1, #0x4                   	// #4
  423e34:	blr	x2
  423e38:	mov	w1, w0
  423e3c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423e40:	add	x0, x0, #0xd40
  423e44:	bl	401cf0 <printf@plt>
  423e48:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  423e4c:	add	x0, x0, #0x580
  423e50:	ldr	x2, [x0]
  423e54:	ldr	x1, [sp, #72]
  423e58:	mov	x0, x1
  423e5c:	lsl	x0, x0, #2
  423e60:	add	x0, x0, x1
  423e64:	lsl	x0, x0, #3
  423e68:	mov	x1, x0
  423e6c:	ldr	x0, [sp, #64]
  423e70:	add	x0, x0, x1
  423e74:	add	x0, x0, #0x18
  423e78:	mov	w1, #0x8                   	// #8
  423e7c:	blr	x2
  423e80:	mov	x1, x0
  423e84:	adrp	x0, 495000 <warn@@Base+0x2602c>
  423e88:	add	x0, x0, #0xe38
  423e8c:	bl	401cf0 <printf@plt>
  423e90:	ldr	x0, [sp, #72]
  423e94:	add	x0, x0, #0x1
  423e98:	str	x0, [sp, #72]
  423e9c:	ldr	x0, [sp, #32]
  423ea0:	ldr	x0, [x0]
  423ea4:	mov	x1, x0
  423ea8:	ldr	x0, [sp, #72]
  423eac:	cmp	x0, x1
  423eb0:	b.lt	423cbc <ferror@plt+0x21f3c>  // b.tstop
  423eb4:	ldr	x0, [sp, #64]
  423eb8:	bl	401c10 <free@plt>
  423ebc:	mov	w0, #0x1                   	// #1
  423ec0:	ldp	x19, x20, [sp, #16]
  423ec4:	ldp	x29, x30, [sp], #80
  423ec8:	ret
  423ecc:	stp	x29, x30, [sp, #-144]!
  423ed0:	mov	x29, sp
  423ed4:	str	x19, [sp, #16]
  423ed8:	str	x0, [sp, #40]
  423edc:	str	xzr, [sp, #128]
  423ee0:	str	xzr, [sp, #120]
  423ee4:	str	xzr, [sp, #112]
  423ee8:	mov	w0, #0x1                   	// #1
  423eec:	str	w0, [sp, #108]
  423ef0:	add	x0, sp, #0x40
  423ef4:	mov	x2, #0x28                  	// #40
  423ef8:	mov	w1, #0x0                   	// #0
  423efc:	bl	401ad0 <memset@plt>
  423f00:	add	x0, sp, #0x30
  423f04:	mov	x2, #0x10                  	// #16
  423f08:	mov	w1, #0x0                   	// #0
  423f0c:	bl	401ad0 <memset@plt>
  423f10:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  423f14:	add	x0, x0, #0x908
  423f18:	ldr	x0, [x0]
  423f1c:	str	x0, [sp, #136]
  423f20:	b	42416c <ferror@plt+0x223ec>
  423f24:	ldr	x0, [sp, #136]
  423f28:	ldr	x0, [x0]
  423f2c:	mov	x1, #0x49                  	// #73
  423f30:	movk	x1, #0x6000, lsl #16
  423f34:	cmp	x0, x1
  423f38:	b.eq	4240cc <ferror@plt+0x2234c>  // b.none
  423f3c:	mov	x1, #0x49                  	// #73
  423f40:	movk	x1, #0x6000, lsl #16
  423f44:	cmp	x0, x1
  423f48:	b.hi	424144 <ferror@plt+0x223c4>  // b.pmore
  423f4c:	mov	x1, #0x45                  	// #69
  423f50:	movk	x1, #0x6000, lsl #16
  423f54:	cmp	x0, x1
  423f58:	b.eq	424118 <ferror@plt+0x22398>  // b.none
  423f5c:	mov	x1, #0x45                  	// #69
  423f60:	movk	x1, #0x6000, lsl #16
  423f64:	cmp	x0, x1
  423f68:	b.hi	424144 <ferror@plt+0x223c4>  // b.pmore
  423f6c:	mov	x1, #0x41                  	// #65
  423f70:	movk	x1, #0x6000, lsl #16
  423f74:	cmp	x0, x1
  423f78:	b.eq	424020 <ferror@plt+0x222a0>  // b.none
  423f7c:	mov	x1, #0x41                  	// #65
  423f80:	movk	x1, #0x6000, lsl #16
  423f84:	cmp	x0, x1
  423f88:	b.hi	424144 <ferror@plt+0x223c4>  // b.pmore
  423f8c:	mov	x1, #0x25                  	// #37
  423f90:	movk	x1, #0x6000, lsl #16
  423f94:	cmp	x0, x1
  423f98:	b.eq	4240ac <ferror@plt+0x2232c>  // b.none
  423f9c:	mov	x1, #0x25                  	// #37
  423fa0:	movk	x1, #0x6000, lsl #16
  423fa4:	cmp	x0, x1
  423fa8:	b.hi	424144 <ferror@plt+0x223c4>  // b.pmore
  423fac:	mov	x1, #0x23                  	// #35
  423fb0:	movk	x1, #0x6000, lsl #16
  423fb4:	cmp	x0, x1
  423fb8:	b.eq	4240bc <ferror@plt+0x2233c>  // b.none
  423fbc:	mov	x1, #0x23                  	// #35
  423fc0:	movk	x1, #0x6000, lsl #16
  423fc4:	cmp	x0, x1
  423fc8:	b.hi	424144 <ferror@plt+0x223c4>  // b.pmore
  423fcc:	mov	x1, #0x1f                  	// #31
  423fd0:	movk	x1, #0x6000, lsl #16
  423fd4:	cmp	x0, x1
  423fd8:	b.eq	424108 <ferror@plt+0x22388>  // b.none
  423fdc:	mov	x1, #0x1f                  	// #31
  423fe0:	movk	x1, #0x6000, lsl #16
  423fe4:	cmp	x0, x1
  423fe8:	b.hi	424144 <ferror@plt+0x223c4>  // b.pmore
  423fec:	mov	x1, #0x1d                  	// #29
  423ff0:	movk	x1, #0x6000, lsl #16
  423ff4:	cmp	x0, x1
  423ff8:	b.eq	42408c <ferror@plt+0x2230c>  // b.none
  423ffc:	mov	x1, #0x1d                  	// #29
  424000:	movk	x1, #0x6000, lsl #16
  424004:	cmp	x0, x1
  424008:	b.hi	424144 <ferror@plt+0x223c4>  // b.pmore
  42400c:	cmp	x0, #0x1
  424010:	b.eq	42409c <ferror@plt+0x2231c>  // b.none
  424014:	cmp	x0, #0xa
  424018:	b.eq	424030 <ferror@plt+0x222b0>  // b.none
  42401c:	b	424144 <ferror@plt+0x223c4>
  424020:	ldr	x0, [sp, #136]
  424024:	ldr	x0, [x0, #8]
  424028:	str	x0, [sp, #128]
  42402c:	b	424160 <ferror@plt+0x223e0>
  424030:	ldr	x0, [sp, #136]
  424034:	ldr	x0, [x0, #8]
  424038:	str	x0, [sp, #120]
  42403c:	ldr	x0, [sp, #112]
  424040:	cmp	x0, #0x0
  424044:	b.ne	42414c <ferror@plt+0x223cc>  // b.any
  424048:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42404c:	add	x0, x0, #0x728
  424050:	ldr	x1, [x0]
  424054:	ldr	x0, [sp, #128]
  424058:	add	x19, x1, x0
  42405c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  424060:	add	x0, x0, #0xe40
  424064:	bl	401d40 <gettext@plt>
  424068:	mov	x5, x0
  42406c:	ldr	x4, [sp, #120]
  424070:	mov	x3, #0x1                   	// #1
  424074:	mov	x2, x19
  424078:	ldr	x1, [sp, #40]
  42407c:	mov	x0, #0x0                   	// #0
  424080:	bl	40e704 <ferror@plt+0xc984>
  424084:	str	x0, [sp, #112]
  424088:	b	42414c <ferror@plt+0x223cc>
  42408c:	ldr	x0, [sp, #136]
  424090:	ldr	x0, [x0, #8]
  424094:	str	x0, [sp, #64]
  424098:	b	424160 <ferror@plt+0x223e0>
  42409c:	ldr	x0, [sp, #136]
  4240a0:	ldr	x0, [x0, #8]
  4240a4:	str	x0, [sp, #72]
  4240a8:	b	424160 <ferror@plt+0x223e0>
  4240ac:	ldr	x0, [sp, #136]
  4240b0:	ldr	x0, [x0, #8]
  4240b4:	str	x0, [sp, #80]
  4240b8:	b	424160 <ferror@plt+0x223e0>
  4240bc:	ldr	x0, [sp, #136]
  4240c0:	ldr	x0, [x0, #8]
  4240c4:	str	x0, [sp, #88]
  4240c8:	b	424160 <ferror@plt+0x223e0>
  4240cc:	ldr	x0, [sp, #136]
  4240d0:	ldr	x0, [x0, #8]
  4240d4:	str	x0, [sp, #96]
  4240d8:	ldr	x0, [sp, #120]
  4240dc:	mov	w1, w0
  4240e0:	add	x0, sp, #0x40
  4240e4:	mov	w3, w1
  4240e8:	ldr	x2, [sp, #112]
  4240ec:	mov	x1, x0
  4240f0:	ldr	x0, [sp, #40]
  4240f4:	bl	423954 <ferror@plt+0x21bd4>
  4240f8:	cmp	w0, #0x0
  4240fc:	b.ne	424154 <ferror@plt+0x223d4>  // b.any
  424100:	str	wzr, [sp, #108]
  424104:	b	424154 <ferror@plt+0x223d4>
  424108:	ldr	x0, [sp, #136]
  42410c:	ldr	x0, [x0, #8]
  424110:	str	x0, [sp, #48]
  424114:	b	424160 <ferror@plt+0x223e0>
  424118:	ldr	x0, [sp, #136]
  42411c:	ldr	x0, [x0, #8]
  424120:	str	x0, [sp, #56]
  424124:	add	x0, sp, #0x30
  424128:	mov	x1, x0
  42412c:	ldr	x0, [sp, #40]
  424130:	bl	423c0c <ferror@plt+0x21e8c>
  424134:	cmp	w0, #0x0
  424138:	b.ne	42415c <ferror@plt+0x223dc>  // b.any
  42413c:	str	wzr, [sp, #108]
  424140:	b	42415c <ferror@plt+0x223dc>
  424144:	nop
  424148:	b	424160 <ferror@plt+0x223e0>
  42414c:	nop
  424150:	b	424160 <ferror@plt+0x223e0>
  424154:	nop
  424158:	b	424160 <ferror@plt+0x223e0>
  42415c:	nop
  424160:	ldr	x0, [sp, #136]
  424164:	add	x0, x0, #0x10
  424168:	str	x0, [sp, #136]
  42416c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  424170:	add	x0, x0, #0x908
  424174:	ldr	x1, [x0]
  424178:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42417c:	add	x0, x0, #0x738
  424180:	ldr	x0, [x0]
  424184:	lsl	x0, x0, #4
  424188:	add	x0, x1, x0
  42418c:	ldr	x1, [sp, #136]
  424190:	cmp	x1, x0
  424194:	b.cc	423f24 <ferror@plt+0x221a4>  // b.lo, b.ul, b.last
  424198:	ldr	x0, [sp, #112]
  42419c:	cmp	x0, #0x0
  4241a0:	b.eq	4241ac <ferror@plt+0x2242c>  // b.none
  4241a4:	ldr	x0, [sp, #112]
  4241a8:	bl	401c10 <free@plt>
  4241ac:	ldr	w0, [sp, #108]
  4241b0:	ldr	x19, [sp, #16]
  4241b4:	ldp	x29, x30, [sp], #144
  4241b8:	ret
  4241bc:	sub	sp, sp, #0xc0
  4241c0:	stp	x29, x30, [sp, #16]
  4241c4:	add	x29, sp, #0x10
  4241c8:	stp	x19, x20, [sp, #32]
  4241cc:	str	x0, [sp, #56]
  4241d0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4241d4:	add	x0, x0, #0x928
  4241d8:	ldr	w0, [x0]
  4241dc:	cmp	w0, #0x0
  4241e0:	b.ne	4241ec <ferror@plt+0x2246c>  // b.any
  4241e4:	mov	w0, #0x1                   	// #1
  4241e8:	b	42484c <ferror@plt+0x22acc>
  4241ec:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4241f0:	add	x0, x0, #0x940
  4241f4:	ldr	w0, [x0]
  4241f8:	cmp	w0, #0x0
  4241fc:	b.eq	424444 <ferror@plt+0x226c4>  // b.none
  424200:	str	wzr, [sp, #184]
  424204:	str	wzr, [sp, #180]
  424208:	b	4243f0 <ferror@plt+0x22670>
  42420c:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  424210:	add	x2, x0, #0x728
  424214:	ldr	w1, [sp, #180]
  424218:	mov	x0, x1
  42421c:	lsl	x0, x0, #1
  424220:	add	x0, x0, x1
  424224:	lsl	x0, x0, #3
  424228:	add	x0, x2, x0
  42422c:	ldr	w0, [x0, #16]
  424230:	str	w0, [sp, #188]
  424234:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  424238:	add	x2, x0, #0x728
  42423c:	ldr	w1, [sp, #180]
  424240:	mov	x0, x1
  424244:	lsl	x0, x0, #1
  424248:	add	x0, x0, x1
  42424c:	lsl	x0, x0, #3
  424250:	add	x0, x2, x0
  424254:	ldr	x0, [x0]
  424258:	str	x0, [sp, #72]
  42425c:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  424260:	add	x2, x0, #0x728
  424264:	ldr	w1, [sp, #180]
  424268:	mov	x0, x1
  42426c:	lsl	x0, x0, #1
  424270:	add	x0, x0, x1
  424274:	lsl	x0, x0, #3
  424278:	add	x0, x2, x0
  42427c:	ldr	w1, [x0, #12]
  424280:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  424284:	add	x0, x0, #0x778
  424288:	sxtw	x1, w1
  42428c:	ldr	x0, [x0, x1, lsl #3]
  424290:	str	x0, [sp, #120]
  424294:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  424298:	add	x2, x0, #0x728
  42429c:	ldr	w1, [sp, #180]
  4242a0:	mov	x0, x1
  4242a4:	lsl	x0, x0, #1
  4242a8:	add	x0, x0, x1
  4242ac:	lsl	x0, x0, #3
  4242b0:	add	x0, x2, x0
  4242b4:	ldr	w1, [x0, #8]
  4242b8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4242bc:	add	x0, x0, #0x778
  4242c0:	sxtw	x1, w1
  4242c4:	ldr	x0, [x0, x1, lsl #3]
  4242c8:	str	x0, [sp, #128]
  4242cc:	ldr	x0, [sp, #120]
  4242d0:	cmp	x0, #0x0
  4242d4:	b.eq	4242e0 <ferror@plt+0x22560>  // b.none
  4242d8:	mov	w0, #0x1                   	// #1
  4242dc:	str	w0, [sp, #184]
  4242e0:	ldr	w0, [sp, #188]
  4242e4:	cmn	w0, #0x1
  4242e8:	b.ne	424348 <ferror@plt+0x225c8>  // b.any
  4242ec:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  4242f0:	add	x2, x0, #0x728
  4242f4:	ldr	w1, [sp, #180]
  4242f8:	mov	x0, x1
  4242fc:	lsl	x0, x0, #1
  424300:	add	x0, x0, x1
  424304:	lsl	x0, x0, #3
  424308:	add	x0, x2, x0
  42430c:	ldr	w0, [x0, #8]
  424310:	cmp	w0, #0x17
  424314:	b.ne	424348 <ferror@plt+0x225c8>  // b.any
  424318:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42431c:	add	x0, x0, #0x778
  424320:	ldr	x0, [x0, #160]
  424324:	cmp	x0, #0x7
  424328:	b.eq	42433c <ferror@plt+0x225bc>  // b.none
  42432c:	cmp	x0, #0x11
  424330:	b.ne	42434c <ferror@plt+0x225cc>  // b.any
  424334:	str	wzr, [sp, #188]
  424338:	b	42434c <ferror@plt+0x225cc>
  42433c:	mov	w0, #0x1                   	// #1
  424340:	str	w0, [sp, #188]
  424344:	b	42434c <ferror@plt+0x225cc>
  424348:	nop
  42434c:	ldr	x0, [sp, #120]
  424350:	cmp	x0, #0x0
  424354:	b.eq	4243e4 <ferror@plt+0x22664>  // b.none
  424358:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42435c:	add	x0, x0, #0xe58
  424360:	bl	401d40 <gettext@plt>
  424364:	ldr	x3, [sp, #120]
  424368:	ldr	x2, [sp, #128]
  42436c:	ldr	x1, [sp, #72]
  424370:	bl	401cf0 <printf@plt>
  424374:	ldr	x2, [sp, #120]
  424378:	ldr	x1, [sp, #128]
  42437c:	ldr	x0, [sp, #56]
  424380:	bl	41e63c <ferror@plt+0x1c8bc>
  424384:	mov	x8, x0
  424388:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42438c:	add	x0, x0, #0x758
  424390:	ldr	x1, [x0]
  424394:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  424398:	add	x0, x0, #0x750
  42439c:	ldr	x2, [x0]
  4243a0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4243a4:	add	x0, x0, #0x740
  4243a8:	ldr	x3, [x0]
  4243ac:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4243b0:	add	x0, x0, #0x748
  4243b4:	ldr	x4, [x0]
  4243b8:	mov	w0, #0x1                   	// #1
  4243bc:	str	w0, [sp]
  4243c0:	ldr	w7, [sp, #188]
  4243c4:	mov	x6, x4
  4243c8:	mov	x5, x3
  4243cc:	mov	x4, x2
  4243d0:	mov	x3, x1
  4243d4:	ldr	x2, [sp, #120]
  4243d8:	mov	x1, x8
  4243dc:	ldr	x0, [sp, #56]
  4243e0:	bl	41025c <ferror@plt+0xe4dc>
  4243e4:	ldr	w0, [sp, #180]
  4243e8:	add	w0, w0, #0x1
  4243ec:	str	w0, [sp, #180]
  4243f0:	ldr	w0, [sp, #180]
  4243f4:	cmp	w0, #0x2
  4243f8:	b.ls	42420c <ferror@plt+0x2248c>  // b.plast
  4243fc:	ldr	x0, [sp, #56]
  424400:	bl	40f518 <ferror@plt+0xd798>
  424404:	cmp	w0, #0x0
  424408:	b.eq	424424 <ferror@plt+0x226a4>  // b.none
  42440c:	ldr	x0, [sp, #56]
  424410:	bl	423ecc <ferror@plt+0x2214c>
  424414:	cmp	w0, #0x0
  424418:	b.eq	424424 <ferror@plt+0x226a4>  // b.none
  42441c:	mov	w0, #0x1                   	// #1
  424420:	str	w0, [sp, #184]
  424424:	ldr	w0, [sp, #184]
  424428:	cmp	w0, #0x0
  42442c:	b.ne	424848 <ferror@plt+0x22ac8>  // b.any
  424430:	adrp	x0, 495000 <warn@@Base+0x2602c>
  424434:	add	x0, x0, #0xe98
  424438:	bl	401d40 <gettext@plt>
  42443c:	bl	401cf0 <printf@plt>
  424440:	b	424848 <ferror@plt+0x22ac8>
  424444:	str	wzr, [sp, #156]
  424448:	str	xzr, [sp, #160]
  42444c:	ldr	x0, [sp, #56]
  424450:	ldr	x0, [x0, #112]
  424454:	str	x0, [sp, #168]
  424458:	b	424788 <ferror@plt+0x22a08>
  42445c:	ldr	x0, [sp, #168]
  424460:	ldr	w0, [x0, #4]
  424464:	cmp	w0, #0x4
  424468:	b.eq	42447c <ferror@plt+0x226fc>  // b.none
  42446c:	ldr	x0, [sp, #168]
  424470:	ldr	w0, [x0, #4]
  424474:	cmp	w0, #0x9
  424478:	b.ne	42475c <ferror@plt+0x229dc>  // b.any
  42447c:	ldr	x0, [sp, #168]
  424480:	ldr	x0, [x0, #24]
  424484:	str	x0, [sp, #128]
  424488:	ldr	x0, [sp, #168]
  42448c:	ldr	x0, [x0, #32]
  424490:	str	x0, [sp, #120]
  424494:	ldr	x0, [sp, #120]
  424498:	cmp	x0, #0x0
  42449c:	b.eq	424770 <ferror@plt+0x229f0>  // b.none
  4244a0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4244a4:	add	x0, x0, #0xed0
  4244a8:	bl	401d40 <gettext@plt>
  4244ac:	bl	401cf0 <printf@plt>
  4244b0:	ldr	x0, [sp, #56]
  4244b4:	ldr	x0, [x0, #128]
  4244b8:	cmp	x0, #0x0
  4244bc:	b.ne	4244dc <ferror@plt+0x2275c>  // b.any
  4244c0:	ldr	x0, [sp, #168]
  4244c4:	ldr	w0, [x0]
  4244c8:	mov	w1, w0
  4244cc:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4244d0:	add	x0, x0, #0xee8
  4244d4:	bl	401cf0 <printf@plt>
  4244d8:	b	4244f8 <ferror@plt+0x22778>
  4244dc:	ldr	x1, [sp, #168]
  4244e0:	ldr	x0, [sp, #56]
  4244e4:	bl	40ee18 <ferror@plt+0xd098>
  4244e8:	mov	x1, x0
  4244ec:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4244f0:	add	x0, x0, #0xef0
  4244f4:	bl	401cf0 <printf@plt>
  4244f8:	ldr	x0, [sp, #168]
  4244fc:	ldr	x0, [x0, #56]
  424500:	ldr	x1, [sp, #120]
  424504:	udiv	x0, x1, x0
  424508:	str	x0, [sp, #112]
  42450c:	ldr	x2, [sp, #112]
  424510:	adrp	x0, 495000 <warn@@Base+0x2602c>
  424514:	add	x1, x0, #0xef8
  424518:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42451c:	add	x0, x0, #0xf20
  424520:	bl	401920 <ngettext@plt>
  424524:	ldr	x2, [sp, #112]
  424528:	ldr	x1, [sp, #128]
  42452c:	bl	401cf0 <printf@plt>
  424530:	ldr	x0, [sp, #168]
  424534:	ldr	w0, [x0, #4]
  424538:	cmp	w0, #0x4
  42453c:	cset	w0, eq  // eq = none
  424540:	and	w0, w0, #0xff
  424544:	str	w0, [sp, #108]
  424548:	ldr	x0, [sp, #168]
  42454c:	ldr	w0, [x0, #40]
  424550:	cmp	w0, #0x0
  424554:	b.eq	424728 <ferror@plt+0x229a8>  // b.none
  424558:	ldr	x0, [sp, #168]
  42455c:	ldr	w1, [x0, #40]
  424560:	ldr	x0, [sp, #56]
  424564:	ldr	w0, [x0, #100]
  424568:	cmp	w1, w0
  42456c:	b.cs	424728 <ferror@plt+0x229a8>  // b.hs, b.nlast
  424570:	str	xzr, [sp, #144]
  424574:	str	xzr, [sp, #136]
  424578:	ldr	x0, [sp, #56]
  42457c:	ldr	x2, [x0, #112]
  424580:	ldr	x0, [sp, #168]
  424584:	ldr	w0, [x0, #40]
  424588:	mov	w1, w0
  42458c:	mov	x0, x1
  424590:	lsl	x0, x0, #2
  424594:	add	x0, x0, x1
  424598:	lsl	x0, x0, #4
  42459c:	add	x0, x2, x0
  4245a0:	str	x0, [sp, #96]
  4245a4:	ldr	x0, [sp, #96]
  4245a8:	ldr	w0, [x0, #4]
  4245ac:	cmp	w0, #0x2
  4245b0:	b.eq	4245c4 <ferror@plt+0x22844>  // b.none
  4245b4:	ldr	x0, [sp, #96]
  4245b8:	ldr	w0, [x0, #4]
  4245bc:	cmp	w0, #0xb
  4245c0:	b.ne	424764 <ferror@plt+0x229e4>  // b.any
  4245c4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4245c8:	add	x0, x0, #0x968
  4245cc:	ldr	w0, [x0]
  4245d0:	cmp	w0, #0x0
  4245d4:	b.eq	4245f0 <ferror@plt+0x22870>  // b.none
  4245d8:	add	x0, sp, #0x40
  4245dc:	mov	x2, x0
  4245e0:	ldr	x1, [sp, #96]
  4245e4:	ldr	x0, [sp, #56]
  4245e8:	bl	41f104 <ferror@plt+0x1d384>
  4245ec:	b	424604 <ferror@plt+0x22884>
  4245f0:	add	x0, sp, #0x40
  4245f4:	mov	x2, x0
  4245f8:	ldr	x1, [sp, #96]
  4245fc:	ldr	x0, [sp, #56]
  424600:	bl	41f69c <ferror@plt+0x1d91c>
  424604:	str	x0, [sp, #88]
  424608:	ldr	x0, [sp, #88]
  42460c:	cmp	x0, #0x0
  424610:	b.eq	42476c <ferror@plt+0x229ec>  // b.none
  424614:	ldr	x0, [sp, #96]
  424618:	ldr	w0, [x0, #40]
  42461c:	cmp	w0, #0x0
  424620:	b.eq	4246c8 <ferror@plt+0x22948>  // b.none
  424624:	ldr	x0, [sp, #96]
  424628:	ldr	w1, [x0, #40]
  42462c:	ldr	x0, [sp, #56]
  424630:	ldr	w0, [x0, #100]
  424634:	cmp	w1, w0
  424638:	b.cs	4246c8 <ferror@plt+0x22948>  // b.hs, b.nlast
  42463c:	ldr	x0, [sp, #56]
  424640:	ldr	x2, [x0, #112]
  424644:	ldr	x0, [sp, #96]
  424648:	ldr	w0, [x0, #40]
  42464c:	mov	w1, w0
  424650:	mov	x0, x1
  424654:	lsl	x0, x0, #2
  424658:	add	x0, x0, x1
  42465c:	lsl	x0, x0, #4
  424660:	add	x0, x2, x0
  424664:	str	x0, [sp, #80]
  424668:	ldr	x0, [sp, #80]
  42466c:	ldr	x0, [x0, #24]
  424670:	mov	x20, x0
  424674:	ldr	x0, [sp, #80]
  424678:	ldr	x19, [x0, #32]
  42467c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  424680:	add	x0, x0, #0xf08
  424684:	bl	401d40 <gettext@plt>
  424688:	mov	x5, x0
  42468c:	mov	x4, x19
  424690:	mov	x3, #0x1                   	// #1
  424694:	mov	x2, x20
  424698:	ldr	x1, [sp, #56]
  42469c:	mov	x0, #0x0                   	// #0
  4246a0:	bl	40e704 <ferror@plt+0xc984>
  4246a4:	str	x0, [sp, #136]
  4246a8:	ldr	x0, [sp, #136]
  4246ac:	cmp	x0, #0x0
  4246b0:	b.eq	4246c0 <ferror@plt+0x22940>  // b.none
  4246b4:	ldr	x0, [sp, #80]
  4246b8:	ldr	x0, [x0, #32]
  4246bc:	b	4246c4 <ferror@plt+0x22944>
  4246c0:	mov	x0, #0x0                   	// #0
  4246c4:	str	x0, [sp, #144]
  4246c8:	ldr	x1, [sp, #64]
  4246cc:	ldr	x0, [sp, #96]
  4246d0:	ldr	w0, [x0, #4]
  4246d4:	cmp	w0, #0xb
  4246d8:	cset	w0, eq  // eq = none
  4246dc:	and	w0, w0, #0xff
  4246e0:	str	w0, [sp]
  4246e4:	ldr	w7, [sp, #108]
  4246e8:	ldr	x6, [sp, #144]
  4246ec:	ldr	x5, [sp, #136]
  4246f0:	mov	x4, x1
  4246f4:	ldr	x3, [sp, #88]
  4246f8:	ldr	x2, [sp, #120]
  4246fc:	ldr	x1, [sp, #128]
  424700:	ldr	x0, [sp, #56]
  424704:	bl	41025c <ferror@plt+0xe4dc>
  424708:	ldr	x0, [sp, #136]
  42470c:	cmp	x0, #0x0
  424710:	b.eq	42471c <ferror@plt+0x2299c>  // b.none
  424714:	ldr	x0, [sp, #136]
  424718:	bl	401c10 <free@plt>
  42471c:	ldr	x0, [sp, #88]
  424720:	bl	401c10 <free@plt>
  424724:	b	424750 <ferror@plt+0x229d0>
  424728:	str	wzr, [sp]
  42472c:	ldr	w7, [sp, #108]
  424730:	mov	x6, #0x0                   	// #0
  424734:	mov	x5, #0x0                   	// #0
  424738:	mov	x4, #0x0                   	// #0
  42473c:	mov	x3, #0x0                   	// #0
  424740:	ldr	x2, [sp, #120]
  424744:	ldr	x1, [sp, #128]
  424748:	ldr	x0, [sp, #56]
  42474c:	bl	41025c <ferror@plt+0xe4dc>
  424750:	mov	w0, #0x1                   	// #1
  424754:	str	w0, [sp, #156]
  424758:	b	424770 <ferror@plt+0x229f0>
  42475c:	nop
  424760:	b	424770 <ferror@plt+0x229f0>
  424764:	nop
  424768:	b	424770 <ferror@plt+0x229f0>
  42476c:	nop
  424770:	ldr	x0, [sp, #160]
  424774:	add	x0, x0, #0x1
  424778:	str	x0, [sp, #160]
  42477c:	ldr	x0, [sp, #168]
  424780:	add	x0, x0, #0x50
  424784:	str	x0, [sp, #168]
  424788:	ldr	x0, [sp, #56]
  42478c:	ldr	w0, [x0, #100]
  424790:	mov	w0, w0
  424794:	ldr	x1, [sp, #160]
  424798:	cmp	x1, x0
  42479c:	b.cc	42445c <ferror@plt+0x226dc>  // b.lo, b.ul, b.last
  4247a0:	ldr	w0, [sp, #156]
  4247a4:	cmp	w0, #0x0
  4247a8:	b.ne	424848 <ferror@plt+0x22ac8>  // b.any
  4247ac:	str	xzr, [sp, #160]
  4247b0:	b	424820 <ferror@plt+0x22aa0>
  4247b4:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  4247b8:	add	x2, x0, #0x728
  4247bc:	ldr	x1, [sp, #160]
  4247c0:	mov	x0, x1
  4247c4:	lsl	x0, x0, #1
  4247c8:	add	x0, x0, x1
  4247cc:	lsl	x0, x0, #3
  4247d0:	add	x0, x2, x0
  4247d4:	ldr	w1, [x0, #12]
  4247d8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4247dc:	add	x0, x0, #0x778
  4247e0:	sxtw	x1, w1
  4247e4:	ldr	x0, [x0, x1, lsl #3]
  4247e8:	cmp	x0, #0x0
  4247ec:	b.eq	424814 <ferror@plt+0x22a94>  // b.none
  4247f0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4247f4:	add	x0, x0, #0xf48
  4247f8:	bl	401d40 <gettext@plt>
  4247fc:	bl	401cf0 <printf@plt>
  424800:	adrp	x0, 495000 <warn@@Base+0x2602c>
  424804:	add	x0, x0, #0xf78
  424808:	bl	401d40 <gettext@plt>
  42480c:	bl	401cf0 <printf@plt>
  424810:	b	42482c <ferror@plt+0x22aac>
  424814:	ldr	x0, [sp, #160]
  424818:	add	x0, x0, #0x1
  42481c:	str	x0, [sp, #160]
  424820:	ldr	x0, [sp, #160]
  424824:	cmp	x0, #0x2
  424828:	b.ls	4247b4 <ferror@plt+0x22a34>  // b.plast
  42482c:	ldr	x0, [sp, #160]
  424830:	cmp	x0, #0x3
  424834:	b.ne	424848 <ferror@plt+0x22ac8>  // b.any
  424838:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42483c:	add	x0, x0, #0xfc0
  424840:	bl	401d40 <gettext@plt>
  424844:	bl	401cf0 <printf@plt>
  424848:	mov	w0, #0x1                   	// #1
  42484c:	ldp	x19, x20, [sp, #32]
  424850:	ldp	x29, x30, [sp, #16]
  424854:	add	sp, sp, #0xc0
  424858:	ret
  42485c:	stp	x29, x30, [sp, #-128]!
  424860:	mov	x29, sp
  424864:	str	x0, [sp, #72]
  424868:	str	x1, [sp, #64]
  42486c:	str	x2, [sp, #56]
  424870:	str	x3, [sp, #48]
  424874:	str	x4, [sp, #40]
  424878:	stp	x5, x6, [sp, #24]
  42487c:	str	x7, [sp, #16]
  424880:	mov	x0, #0x100000              	// #1048576
  424884:	str	x0, [sp, #120]
  424888:	str	xzr, [sp, #96]
  42488c:	ldr	x0, [sp, #72]
  424890:	ldrh	w0, [x0, #82]
  424894:	cmp	w0, #0x28
  424898:	b.ne	4248a8 <ferror@plt+0x22b28>  // b.any
  42489c:	ldr	x0, [sp, #32]
  4248a0:	and	x0, x0, #0xfffffffffffffffe
  4248a4:	str	x0, [sp, #32]
  4248a8:	ldr	x0, [sp, #64]
  4248ac:	str	x0, [sp, #112]
  4248b0:	ldr	x0, [sp, #56]
  4248b4:	lsl	x0, x0, #5
  4248b8:	ldr	x1, [sp, #64]
  4248bc:	add	x0, x1, x0
  4248c0:	str	x0, [sp, #104]
  4248c4:	b	4249c4 <ferror@plt+0x22c44>
  4248c8:	ldr	x1, [sp, #104]
  4248cc:	ldr	x0, [sp, #112]
  4248d0:	sub	x0, x1, x0
  4248d4:	asr	x0, x0, #5
  4248d8:	lsr	x1, x0, #63
  4248dc:	add	x0, x1, x0
  4248e0:	asr	x0, x0, #1
  4248e4:	lsl	x0, x0, #5
  4248e8:	ldr	x1, [sp, #112]
  4248ec:	add	x0, x1, x0
  4248f0:	str	x0, [sp, #80]
  4248f4:	ldr	x0, [sp, #80]
  4248f8:	ldr	x0, [x0]
  4248fc:	str	x0, [sp, #88]
  424900:	ldr	x0, [sp, #72]
  424904:	ldrh	w0, [x0, #82]
  424908:	cmp	w0, #0x28
  42490c:	b.ne	42491c <ferror@plt+0x22b9c>  // b.any
  424910:	ldr	x0, [sp, #88]
  424914:	and	x0, x0, #0xfffffffffffffffe
  424918:	str	x0, [sp, #88]
  42491c:	ldr	x0, [sp, #80]
  424920:	ldr	x0, [x0, #16]
  424924:	cmp	x0, #0x0
  424928:	b.eq	42499c <ferror@plt+0x22c1c>  // b.none
  42492c:	ldrh	w0, [sp, #24]
  424930:	cmp	w0, #0x0
  424934:	b.eq	424950 <ferror@plt+0x22bd0>  // b.none
  424938:	ldrh	w0, [sp, #24]
  42493c:	mov	w1, w0
  424940:	ldr	x0, [sp, #80]
  424944:	ldr	w0, [x0, #28]
  424948:	cmp	w1, w0
  42494c:	b.ne	42499c <ferror@plt+0x22c1c>  // b.any
  424950:	ldr	x0, [sp, #32]
  424954:	ldr	x1, [sp, #88]
  424958:	cmp	x1, x0
  42495c:	b.hi	42499c <ferror@plt+0x22c1c>  // b.pmore
  424960:	ldr	x1, [sp, #32]
  424964:	ldr	x0, [sp, #88]
  424968:	sub	x0, x1, x0
  42496c:	ldr	x1, [sp, #120]
  424970:	cmp	x1, x0
  424974:	b.ls	42499c <ferror@plt+0x22c1c>  // b.plast
  424978:	ldr	x0, [sp, #80]
  42497c:	str	x0, [sp, #96]
  424980:	ldr	x1, [sp, #32]
  424984:	ldr	x0, [sp, #88]
  424988:	sub	x0, x1, x0
  42498c:	str	x0, [sp, #120]
  424990:	ldr	x0, [sp, #120]
  424994:	cmp	x0, #0x0
  424998:	b.eq	4249d8 <ferror@plt+0x22c58>  // b.none
  42499c:	ldr	x0, [sp, #32]
  4249a0:	ldr	x1, [sp, #88]
  4249a4:	cmp	x1, x0
  4249a8:	b.ls	4249b8 <ferror@plt+0x22c38>  // b.plast
  4249ac:	ldr	x0, [sp, #80]
  4249b0:	str	x0, [sp, #104]
  4249b4:	b	4249c4 <ferror@plt+0x22c44>
  4249b8:	ldr	x0, [sp, #80]
  4249bc:	add	x0, x0, #0x20
  4249c0:	str	x0, [sp, #112]
  4249c4:	ldr	x1, [sp, #112]
  4249c8:	ldr	x0, [sp, #104]
  4249cc:	cmp	x1, x0
  4249d0:	b.cc	4248c8 <ferror@plt+0x22b48>  // b.lo, b.ul, b.last
  4249d4:	b	4249dc <ferror@plt+0x22c5c>
  4249d8:	nop
  4249dc:	ldr	x0, [sp, #96]
  4249e0:	cmp	x0, #0x0
  4249e4:	b.eq	424a34 <ferror@plt+0x22cb4>  // b.none
  4249e8:	ldr	x0, [sp, #96]
  4249ec:	ldr	x0, [x0, #16]
  4249f0:	ldr	x1, [sp, #40]
  4249f4:	cmp	x1, x0
  4249f8:	b.hi	424a0c <ferror@plt+0x22c8c>  // b.pmore
  4249fc:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  424a00:	add	x0, x0, #0xf80
  424a04:	bl	401d40 <gettext@plt>
  424a08:	b	424a1c <ferror@plt+0x22c9c>
  424a0c:	ldr	x0, [sp, #96]
  424a10:	ldr	x0, [x0, #16]
  424a14:	ldr	x1, [sp, #48]
  424a18:	add	x0, x1, x0
  424a1c:	ldr	x1, [sp, #16]
  424a20:	str	x0, [x1]
  424a24:	ldr	x0, [sp, #128]
  424a28:	ldr	x1, [sp, #120]
  424a2c:	str	x1, [x0]
  424a30:	b	424a48 <ferror@plt+0x22cc8>
  424a34:	ldr	x0, [sp, #16]
  424a38:	str	xzr, [x0]
  424a3c:	ldr	x1, [sp, #32]
  424a40:	ldr	x0, [sp, #128]
  424a44:	str	x1, [x0]
  424a48:	ldp	x29, x30, [sp], #128
  424a4c:	ret
  424a50:	sub	sp, sp, #0x20
  424a54:	str	x0, [sp, #8]
  424a58:	str	x1, [sp]
  424a5c:	ldr	x0, [sp, #8]
  424a60:	str	x0, [sp, #24]
  424a64:	ldr	x0, [sp]
  424a68:	str	x0, [sp, #16]
  424a6c:	ldr	x0, [sp, #24]
  424a70:	ldr	x1, [x0]
  424a74:	ldr	x0, [sp, #16]
  424a78:	ldr	x0, [x0]
  424a7c:	cmp	x1, x0
  424a80:	b.hi	424aac <ferror@plt+0x22d2c>  // b.pmore
  424a84:	ldr	x0, [sp, #24]
  424a88:	ldr	x1, [x0]
  424a8c:	ldr	x0, [sp, #16]
  424a90:	ldr	x0, [x0]
  424a94:	cmp	x1, x0
  424a98:	b.cs	424aa4 <ferror@plt+0x22d24>  // b.hs, b.nlast
  424a9c:	mov	w0, #0xffffffff            	// #-1
  424aa0:	b	424ab0 <ferror@plt+0x22d30>
  424aa4:	mov	w0, #0x0                   	// #0
  424aa8:	b	424ab0 <ferror@plt+0x22d30>
  424aac:	mov	w0, #0x1                   	// #1
  424ab0:	add	sp, sp, #0x20
  424ab4:	ret
  424ab8:	sub	sp, sp, #0x90
  424abc:	stp	x29, x30, [sp, #16]
  424ac0:	add	x29, sp, #0x10
  424ac4:	str	x0, [sp, #40]
  424ac8:	str	x1, [sp, #32]
  424acc:	mov	w0, #0x1                   	// #1
  424ad0:	str	w0, [sp, #116]
  424ad4:	ldr	x0, [sp, #32]
  424ad8:	ldr	x0, [x0, #56]
  424adc:	lsl	x0, x0, #5
  424ae0:	bl	474714 <warn@@Base+0x5740>
  424ae4:	mov	x1, x0
  424ae8:	ldr	x0, [sp, #32]
  424aec:	str	x1, [x0, #64]
  424af0:	str	xzr, [sp, #120]
  424af4:	str	xzr, [sp, #128]
  424af8:	b	424b90 <ferror@plt+0x22e10>
  424afc:	ldr	x0, [sp, #32]
  424b00:	ldr	x1, [x0, #48]
  424b04:	ldr	x0, [sp, #128]
  424b08:	lsl	x0, x0, #5
  424b0c:	add	x0, x1, x0
  424b10:	ldr	x0, [x0]
  424b14:	cmp	x0, #0x0
  424b18:	b.eq	424b84 <ferror@plt+0x22e04>  // b.none
  424b1c:	ldr	x0, [sp, #32]
  424b20:	ldr	x1, [x0, #48]
  424b24:	ldr	x0, [sp, #128]
  424b28:	lsl	x0, x0, #5
  424b2c:	add	x0, x1, x0
  424b30:	ldrb	w0, [x0, #24]
  424b34:	and	w0, w0, #0xf
  424b38:	cmp	w0, #0x2
  424b3c:	b.ne	424b84 <ferror@plt+0x22e04>  // b.any
  424b40:	ldr	x0, [sp, #32]
  424b44:	ldr	x1, [x0, #48]
  424b48:	ldr	x0, [sp, #128]
  424b4c:	lsl	x0, x0, #5
  424b50:	add	x3, x1, x0
  424b54:	ldr	x0, [sp, #32]
  424b58:	ldr	x1, [x0, #64]
  424b5c:	ldr	x0, [sp, #120]
  424b60:	add	x2, x0, #0x1
  424b64:	str	x2, [sp, #120]
  424b68:	lsl	x0, x0, #5
  424b6c:	add	x0, x1, x0
  424b70:	mov	x2, x0
  424b74:	ldp	x0, x1, [x3]
  424b78:	stp	x0, x1, [x2]
  424b7c:	ldp	x0, x1, [x3, #16]
  424b80:	stp	x0, x1, [x2, #16]
  424b84:	ldr	x0, [sp, #128]
  424b88:	add	x0, x0, #0x1
  424b8c:	str	x0, [sp, #128]
  424b90:	ldr	x0, [sp, #32]
  424b94:	ldr	x0, [x0, #56]
  424b98:	ldr	x1, [sp, #128]
  424b9c:	cmp	x1, x0
  424ba0:	b.cc	424afc <ferror@plt+0x22d7c>  // b.lo, b.ul, b.last
  424ba4:	ldr	x0, [sp, #32]
  424ba8:	ldr	x1, [sp, #120]
  424bac:	str	x1, [x0, #72]
  424bb0:	ldr	x0, [sp, #32]
  424bb4:	ldr	x4, [x0, #64]
  424bb8:	ldr	x0, [sp, #32]
  424bbc:	ldr	x1, [x0, #72]
  424bc0:	adrp	x0, 424000 <ferror@plt+0x22280>
  424bc4:	add	x3, x0, #0xa50
  424bc8:	mov	x2, #0x20                  	// #32
  424bcc:	mov	x0, x4
  424bd0:	bl	4019f0 <qsort@plt>
  424bd4:	ldr	x0, [sp, #32]
  424bd8:	ldr	x0, [x0]
  424bdc:	str	x0, [sp, #136]
  424be0:	b	425028 <ferror@plt+0x232a8>
  424be4:	ldr	x0, [sp, #32]
  424be8:	ldr	x8, [x0, #64]
  424bec:	ldr	x0, [sp, #32]
  424bf0:	ldr	x2, [x0, #72]
  424bf4:	ldr	x0, [sp, #32]
  424bf8:	ldr	x3, [x0, #80]
  424bfc:	ldr	x0, [sp, #32]
  424c00:	ldr	x4, [x0, #88]
  424c04:	add	x5, sp, #0x38
  424c08:	ldr	x0, [sp, #136]
  424c0c:	add	x1, sp, #0x40
  424c10:	str	x1, [sp]
  424c14:	mov	x7, x5
  424c18:	ldp	x5, x6, [x0]
  424c1c:	mov	x1, x8
  424c20:	ldr	x0, [sp, #40]
  424c24:	bl	42485c <ferror@plt+0x22adc>
  424c28:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  424c2c:	add	x0, x0, #0x708
  424c30:	ldr	x0, [x0]
  424c34:	mov	x3, x0
  424c38:	mov	x2, #0x2                   	// #2
  424c3c:	mov	x1, #0x1                   	// #1
  424c40:	adrp	x0, 495000 <warn@@Base+0x2602c>
  424c44:	add	x0, x0, #0xff0
  424c48:	bl	401c60 <fwrite@plt>
  424c4c:	ldr	x0, [sp, #56]
  424c50:	cmp	x0, #0x0
  424c54:	b.eq	424c94 <ferror@plt+0x22f14>  // b.none
  424c58:	ldr	x2, [sp, #56]
  424c5c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  424c60:	add	x0, x0, #0x708
  424c64:	ldr	x0, [x0]
  424c68:	mov	x1, x0
  424c6c:	mov	x0, x2
  424c70:	bl	401950 <fputs@plt>
  424c74:	ldr	x0, [sp, #64]
  424c78:	cmp	x0, #0x0
  424c7c:	b.eq	424c94 <ferror@plt+0x22f14>  // b.none
  424c80:	ldr	x0, [sp, #64]
  424c84:	mov	x1, x0
  424c88:	adrp	x0, 495000 <warn@@Base+0x2602c>
  424c8c:	add	x0, x0, #0xff8
  424c90:	bl	401cf0 <printf@plt>
  424c94:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  424c98:	add	x0, x0, #0x708
  424c9c:	ldr	x0, [x0]
  424ca0:	mov	x3, x0
  424ca4:	mov	x2, #0x4                   	// #4
  424ca8:	mov	x1, #0x1                   	// #1
  424cac:	adrp	x0, 496000 <warn@@Base+0x2702c>
  424cb0:	add	x0, x0, #0x0
  424cb4:	bl	401c60 <fwrite@plt>
  424cb8:	ldr	x0, [sp, #136]
  424cbc:	ldr	x0, [x0, #8]
  424cc0:	mov	w1, #0x4                   	// #4
  424cc4:	bl	40ea20 <ferror@plt+0xcca0>
  424cc8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  424ccc:	add	x0, x0, #0x708
  424cd0:	ldr	x0, [x0]
  424cd4:	mov	x1, x0
  424cd8:	mov	w0, #0x2d                  	// #45
  424cdc:	bl	4019e0 <fputc@plt>
  424ce0:	ldr	x0, [sp, #136]
  424ce4:	ldr	x0, [x0, #24]
  424ce8:	mov	w1, #0x4                   	// #4
  424cec:	bl	40ea20 <ferror@plt+0xcca0>
  424cf0:	ldr	x0, [sp, #136]
  424cf4:	ldr	x1, [x0, #40]
  424cf8:	ldr	x0, [sp, #32]
  424cfc:	ldr	x0, [x0, #40]
  424d00:	sub	x0, x1, x0
  424d04:	mov	x1, x0
  424d08:	adrp	x0, 496000 <warn@@Base+0x2702c>
  424d0c:	add	x0, x0, #0x8
  424d10:	bl	401cf0 <printf@plt>
  424d14:	ldr	x0, [sp, #32]
  424d18:	ldr	x0, [x0, #16]
  424d1c:	cmp	x0, #0x0
  424d20:	b.eq	425018 <ferror@plt+0x23298>  // b.none
  424d24:	ldr	x0, [sp, #136]
  424d28:	ldr	x0, [x0, #40]
  424d2c:	str	x0, [sp, #64]
  424d30:	ldr	x0, [sp, #136]
  424d34:	ldrh	w0, [x0, #32]
  424d38:	cmp	w0, #0x0
  424d3c:	b.eq	424de8 <ferror@plt+0x23068>  // b.none
  424d40:	ldr	x0, [sp, #136]
  424d44:	ldrh	w0, [x0, #32]
  424d48:	mov	w1, w0
  424d4c:	ldr	x0, [sp, #40]
  424d50:	ldr	w0, [x0, #100]
  424d54:	cmp	w1, w0
  424d58:	b.cc	424db0 <ferror@plt+0x23030>  // b.lo, b.ul, b.last
  424d5c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  424d60:	add	x0, x0, #0x20
  424d64:	bl	401d40 <gettext@plt>
  424d68:	mov	x3, x0
  424d6c:	ldr	x0, [sp, #136]
  424d70:	ldrh	w0, [x0, #32]
  424d74:	mov	w4, w0
  424d78:	ldr	x0, [sp, #32]
  424d7c:	ldr	x0, [x0]
  424d80:	ldr	x1, [sp, #136]
  424d84:	sub	x0, x1, x0
  424d88:	asr	x1, x0, #4
  424d8c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  424d90:	movk	x0, #0xaaab
  424d94:	mul	x0, x1, x0
  424d98:	mov	x2, x0
  424d9c:	mov	w1, w4
  424da0:	mov	x0, x3
  424da4:	bl	46efd4 <warn@@Base>
  424da8:	str	wzr, [sp, #116]
  424dac:	b	42501c <ferror@plt+0x2329c>
  424db0:	ldr	x0, [sp, #40]
  424db4:	ldr	x2, [x0, #112]
  424db8:	ldr	x0, [sp, #136]
  424dbc:	ldrh	w0, [x0, #32]
  424dc0:	and	x1, x0, #0xffff
  424dc4:	mov	x0, x1
  424dc8:	lsl	x0, x0, #2
  424dcc:	add	x0, x0, x1
  424dd0:	lsl	x0, x0, #4
  424dd4:	add	x0, x2, x0
  424dd8:	ldr	x1, [x0, #16]
  424ddc:	ldr	x0, [sp, #64]
  424de0:	add	x0, x1, x0
  424de4:	str	x0, [sp, #64]
  424de8:	ldr	x1, [sp, #64]
  424dec:	ldr	x0, [sp, #32]
  424df0:	ldr	x0, [x0, #32]
  424df4:	sub	x0, x1, x0
  424df8:	str	x0, [sp, #64]
  424dfc:	ldr	x0, [sp, #32]
  424e00:	ldr	x1, [x0, #24]
  424e04:	ldr	x0, [sp, #64]
  424e08:	cmp	x1, x0
  424e0c:	b.ls	424e28 <ferror@plt+0x230a8>  // b.plast
  424e10:	ldr	x0, [sp, #32]
  424e14:	ldr	x1, [x0, #24]
  424e18:	ldr	x0, [sp, #64]
  424e1c:	sub	x0, x1, x0
  424e20:	cmp	x0, #0x7
  424e24:	b.hi	424e7c <ferror@plt+0x230fc>  // b.pmore
  424e28:	adrp	x0, 496000 <warn@@Base+0x2702c>
  424e2c:	add	x0, x0, #0x48
  424e30:	bl	401d40 <gettext@plt>
  424e34:	mov	x3, x0
  424e38:	ldr	x0, [sp, #136]
  424e3c:	ldr	x0, [x0, #40]
  424e40:	mov	x4, x0
  424e44:	ldr	x0, [sp, #32]
  424e48:	ldr	x0, [x0]
  424e4c:	ldr	x1, [sp, #136]
  424e50:	sub	x0, x1, x0
  424e54:	asr	x1, x0, #4
  424e58:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  424e5c:	movk	x0, #0xaaab
  424e60:	mul	x0, x1, x0
  424e64:	mov	x2, x0
  424e68:	mov	x1, x4
  424e6c:	mov	x0, x3
  424e70:	bl	46efd4 <warn@@Base>
  424e74:	str	wzr, [sp, #116]
  424e78:	b	42501c <ferror@plt+0x2329c>
  424e7c:	ldr	x0, [sp, #32]
  424e80:	ldr	x1, [x0, #16]
  424e84:	ldr	x0, [sp, #64]
  424e88:	add	x0, x1, x0
  424e8c:	str	x0, [sp, #88]
  424e90:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  424e94:	add	x0, x0, #0x580
  424e98:	ldr	x2, [x0]
  424e9c:	mov	w1, #0x8                   	// #8
  424ea0:	ldr	x0, [sp, #88]
  424ea4:	blr	x2
  424ea8:	str	x0, [sp, #80]
  424eac:	ldr	x0, [sp, #80]
  424eb0:	lsr	x0, x0, #48
  424eb4:	mov	w7, w0
  424eb8:	ldr	x0, [sp, #80]
  424ebc:	lsr	x0, x0, #32
  424ec0:	and	x6, x0, #0xffff
  424ec4:	ldr	x0, [sp, #80]
  424ec8:	and	x0, x0, #0x100000000
  424ecc:	cmp	x0, #0x0
  424ed0:	b.eq	424ee0 <ferror@plt+0x23160>  // b.none
  424ed4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  424ed8:	add	x0, x0, #0x70
  424edc:	b	424ee8 <ferror@plt+0x23168>
  424ee0:	adrp	x0, 474000 <warn@@Base+0x502c>
  424ee4:	add	x0, x0, #0x9a0
  424ee8:	ldr	x1, [sp, #80]
  424eec:	and	x1, x1, #0x200000000
  424ef0:	cmp	x1, #0x0
  424ef4:	b.eq	424f04 <ferror@plt+0x23184>  // b.none
  424ef8:	adrp	x1, 496000 <warn@@Base+0x2702c>
  424efc:	add	x1, x1, #0x80
  424f00:	b	424f0c <ferror@plt+0x2318c>
  424f04:	adrp	x1, 474000 <warn@@Base+0x502c>
  424f08:	add	x1, x1, #0x9a0
  424f0c:	adrp	x2, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  424f10:	add	x2, x2, #0x54c
  424f14:	ldr	w2, [x2]
  424f18:	mov	w3, w2
  424f1c:	ldr	x2, [sp, #80]
  424f20:	and	x2, x2, #0xffffffff
  424f24:	mul	x2, x3, x2
  424f28:	mov	x5, x2
  424f2c:	mov	x4, x1
  424f30:	mov	x3, x0
  424f34:	mov	x2, x6
  424f38:	mov	w1, w7
  424f3c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  424f40:	add	x0, x0, #0x90
  424f44:	bl	401cf0 <printf@plt>
  424f48:	ldr	x0, [sp, #80]
  424f4c:	lsr	x0, x0, #48
  424f50:	cmp	x0, #0x1
  424f54:	b.eq	424f6c <ferror@plt+0x231ec>  // b.none
  424f58:	adrp	x0, 496000 <warn@@Base+0x2702c>
  424f5c:	add	x0, x0, #0xc0
  424f60:	bl	401d40 <gettext@plt>
  424f64:	bl	401cf0 <printf@plt>
  424f68:	b	42501c <ferror@plt+0x2329c>
  424f6c:	str	wzr, [sp, #76]
  424f70:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  424f74:	add	x0, x0, #0x54c
  424f78:	ldr	w0, [x0]
  424f7c:	mov	w1, w0
  424f80:	ldr	x0, [sp, #80]
  424f84:	and	x0, x0, #0xffffffff
  424f88:	mul	x0, x1, x0
  424f8c:	add	x0, x0, #0x8
  424f90:	ldr	x1, [sp, #88]
  424f94:	add	x0, x1, x0
  424f98:	str	x0, [sp, #96]
  424f9c:	ldr	x0, [sp, #32]
  424fa0:	ldr	x1, [x0, #16]
  424fa4:	ldr	x0, [sp, #32]
  424fa8:	ldr	x0, [x0, #24]
  424fac:	add	x0, x1, x0
  424fb0:	ldr	x1, [sp, #96]
  424fb4:	cmp	x1, x0
  424fb8:	b.ls	424fd4 <ferror@plt+0x23254>  // b.plast
  424fbc:	ldr	x0, [sp, #32]
  424fc0:	ldr	x1, [x0, #16]
  424fc4:	ldr	x0, [sp, #32]
  424fc8:	ldr	x0, [x0, #24]
  424fcc:	add	x0, x1, x0
  424fd0:	str	x0, [sp, #96]
  424fd4:	ldr	x0, [sp, #88]
  424fd8:	add	x0, x0, #0x8
  424fdc:	str	x0, [sp, #104]
  424fe0:	b	425004 <ferror@plt+0x23284>
  424fe4:	ldr	w0, [sp, #76]
  424fe8:	add	x1, sp, #0x4c
  424fec:	ldr	x3, [sp, #96]
  424ff0:	mov	x2, x1
  424ff4:	mov	w1, w0
  424ff8:	ldr	x0, [sp, #104]
  424ffc:	bl	449584 <ferror@plt+0x47804>
  425000:	str	x0, [sp, #104]
  425004:	ldr	x1, [sp, #104]
  425008:	ldr	x0, [sp, #96]
  42500c:	cmp	x1, x0
  425010:	b.cc	424fe4 <ferror@plt+0x23264>  // b.lo, b.ul, b.last
  425014:	b	42501c <ferror@plt+0x2329c>
  425018:	nop
  42501c:	ldr	x0, [sp, #136]
  425020:	add	x0, x0, #0x30
  425024:	str	x0, [sp, #136]
  425028:	ldr	x0, [sp, #32]
  42502c:	ldr	x2, [x0]
  425030:	ldr	x0, [sp, #32]
  425034:	ldr	x1, [x0, #8]
  425038:	mov	x0, x1
  42503c:	lsl	x0, x0, #1
  425040:	add	x0, x0, x1
  425044:	lsl	x0, x0, #4
  425048:	add	x0, x2, x0
  42504c:	ldr	x1, [sp, #136]
  425050:	cmp	x1, x0
  425054:	b.cc	424be4 <ferror@plt+0x22e64>  // b.lo, b.ul, b.last
  425058:	ldr	x0, [sp, #32]
  42505c:	ldr	x0, [x0, #64]
  425060:	bl	401c10 <free@plt>
  425064:	ldr	w0, [sp, #116]
  425068:	ldp	x29, x30, [sp, #16]
  42506c:	add	sp, sp, #0x90
  425070:	ret
  425074:	stp	x29, x30, [sp, #-176]!
  425078:	mov	x29, sp
  42507c:	str	x19, [sp, #16]
  425080:	str	x0, [sp, #56]
  425084:	str	x1, [sp, #48]
  425088:	str	x2, [sp, #40]
  42508c:	ldr	x0, [sp, #48]
  425090:	str	xzr, [x0, #8]
  425094:	ldr	x0, [sp, #56]
  425098:	ldr	w0, [x0, #92]
  42509c:	cmp	w0, #0x0
  4250a0:	b.eq	425170 <ferror@plt+0x233f0>  // b.none
  4250a4:	ldr	x0, [sp, #56]
  4250a8:	bl	41d4fc <ferror@plt+0x1b77c>
  4250ac:	cmp	w0, #0x0
  4250b0:	b.ne	4250bc <ferror@plt+0x2333c>  // b.any
  4250b4:	mov	w0, #0x0                   	// #0
  4250b8:	b	4257f4 <ferror@plt+0x23a74>
  4250bc:	ldr	x0, [sp, #56]
  4250c0:	ldr	x0, [x0, #120]
  4250c4:	str	x0, [sp, #168]
  4250c8:	b	425148 <ferror@plt+0x233c8>
  4250cc:	ldr	x0, [sp, #168]
  4250d0:	ldr	x0, [x0]
  4250d4:	cmp	x0, #0x1
  4250d8:	b.ne	425138 <ferror@plt+0x233b8>  // b.any
  4250dc:	ldr	x0, [sp, #40]
  4250e0:	ldr	x1, [x0, #16]
  4250e4:	ldr	x0, [sp, #168]
  4250e8:	ldr	x0, [x0, #24]
  4250ec:	cmp	x1, x0
  4250f0:	b.cc	42513c <ferror@plt+0x233bc>  // b.lo, b.ul, b.last
  4250f4:	ldr	x0, [sp, #40]
  4250f8:	ldr	x1, [x0, #16]
  4250fc:	ldr	x0, [sp, #40]
  425100:	ldr	x0, [x0, #32]
  425104:	add	x1, x1, x0
  425108:	ldr	x0, [sp, #168]
  42510c:	ldr	x2, [x0, #24]
  425110:	ldr	x0, [sp, #168]
  425114:	ldr	x0, [x0, #48]
  425118:	add	x0, x2, x0
  42511c:	cmp	x1, x0
  425120:	b.hi	42513c <ferror@plt+0x233bc>  // b.pmore
  425124:	ldr	x0, [sp, #168]
  425128:	ldr	x1, [x0, #24]
  42512c:	ldr	x0, [sp, #48]
  425130:	str	x1, [x0, #40]
  425134:	b	425170 <ferror@plt+0x233f0>
  425138:	nop
  42513c:	ldr	x0, [sp, #168]
  425140:	add	x0, x0, #0x40
  425144:	str	x0, [sp, #168]
  425148:	ldr	x0, [sp, #56]
  42514c:	ldr	x1, [x0, #120]
  425150:	ldr	x0, [sp, #56]
  425154:	ldr	w0, [x0, #92]
  425158:	mov	w0, w0
  42515c:	lsl	x0, x0, #6
  425160:	add	x0, x1, x0
  425164:	ldr	x1, [sp, #168]
  425168:	cmp	x1, x0
  42516c:	b.cc	4250cc <ferror@plt+0x2334c>  // b.lo, b.ul, b.last
  425170:	ldr	x0, [sp, #40]
  425174:	ldr	x0, [x0, #32]
  425178:	str	x0, [sp, #128]
  42517c:	ldr	x0, [sp, #40]
  425180:	ldr	x0, [x0, #24]
  425184:	mov	x19, x0
  425188:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42518c:	add	x0, x0, #0xd8
  425190:	bl	401d40 <gettext@plt>
  425194:	mov	x5, x0
  425198:	ldr	x4, [sp, #128]
  42519c:	mov	x3, #0x1                   	// #1
  4251a0:	mov	x2, x19
  4251a4:	ldr	x1, [sp, #56]
  4251a8:	mov	x0, #0x0                   	// #0
  4251ac:	bl	40e704 <ferror@plt+0xc984>
  4251b0:	str	x0, [sp, #120]
  4251b4:	ldr	x0, [sp, #120]
  4251b8:	cmp	x0, #0x0
  4251bc:	b.ne	4251c8 <ferror@plt+0x23448>  // b.any
  4251c0:	mov	w0, #0x0                   	// #0
  4251c4:	b	4257f4 <ferror@plt+0x23a74>
  4251c8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4251cc:	add	x0, x0, #0x54c
  4251d0:	ldr	w1, [x0]
  4251d4:	mov	w0, w1
  4251d8:	lsl	w0, w0, #1
  4251dc:	add	w0, w0, w1
  4251e0:	mov	w0, w0
  4251e4:	ldr	x1, [sp, #128]
  4251e8:	udiv	x1, x1, x0
  4251ec:	ldr	x0, [sp, #48]
  4251f0:	str	x1, [x0, #8]
  4251f4:	ldr	x0, [sp, #48]
  4251f8:	ldr	x0, [x0, #8]
  4251fc:	mov	x1, #0x30                  	// #48
  425200:	bl	46d914 <ferror@plt+0x6bb94>
  425204:	mov	x1, x0
  425208:	ldr	x0, [sp, #48]
  42520c:	str	x1, [x0]
  425210:	ldr	x0, [sp, #48]
  425214:	ldr	x0, [x0]
  425218:	str	x0, [sp, #160]
  42521c:	ldr	x0, [sp, #120]
  425220:	str	x0, [sp, #136]
  425224:	b	425384 <ferror@plt+0x23604>
  425228:	ldr	x0, [sp, #160]
  42522c:	strh	wzr, [x0]
  425230:	ldr	x0, [sp, #160]
  425234:	strh	wzr, [x0, #16]
  425238:	ldr	x0, [sp, #160]
  42523c:	strh	wzr, [x0, #32]
  425240:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  425244:	add	x0, x0, #0x580
  425248:	ldr	x2, [x0]
  42524c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  425250:	add	x0, x0, #0x54c
  425254:	ldr	w0, [x0]
  425258:	mov	w1, w0
  42525c:	ldr	x0, [sp, #136]
  425260:	blr	x2
  425264:	mov	x1, x0
  425268:	ldr	x0, [sp, #160]
  42526c:	str	x1, [x0, #8]
  425270:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  425274:	add	x0, x0, #0x54c
  425278:	ldr	w0, [x0]
  42527c:	mov	w0, w0
  425280:	ldr	x1, [sp, #136]
  425284:	add	x0, x1, x0
  425288:	str	x0, [sp, #136]
  42528c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  425290:	add	x0, x0, #0x580
  425294:	ldr	x2, [x0]
  425298:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42529c:	add	x0, x0, #0x54c
  4252a0:	ldr	w0, [x0]
  4252a4:	mov	w1, w0
  4252a8:	ldr	x0, [sp, #136]
  4252ac:	blr	x2
  4252b0:	mov	x1, x0
  4252b4:	ldr	x0, [sp, #160]
  4252b8:	str	x1, [x0, #24]
  4252bc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4252c0:	add	x0, x0, #0x54c
  4252c4:	ldr	w0, [x0]
  4252c8:	mov	w0, w0
  4252cc:	ldr	x1, [sp, #136]
  4252d0:	add	x0, x1, x0
  4252d4:	str	x0, [sp, #136]
  4252d8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4252dc:	add	x0, x0, #0x580
  4252e0:	ldr	x2, [x0]
  4252e4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4252e8:	add	x0, x0, #0x54c
  4252ec:	ldr	w0, [x0]
  4252f0:	mov	w1, w0
  4252f4:	ldr	x0, [sp, #136]
  4252f8:	blr	x2
  4252fc:	mov	x1, x0
  425300:	ldr	x0, [sp, #160]
  425304:	str	x1, [x0, #40]
  425308:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42530c:	add	x0, x0, #0x54c
  425310:	ldr	w0, [x0]
  425314:	mov	w0, w0
  425318:	ldr	x1, [sp, #136]
  42531c:	add	x0, x1, x0
  425320:	str	x0, [sp, #136]
  425324:	ldr	x0, [sp, #160]
  425328:	ldr	x1, [x0, #8]
  42532c:	ldr	x0, [sp, #48]
  425330:	ldr	x0, [x0, #40]
  425334:	add	x1, x1, x0
  425338:	ldr	x0, [sp, #160]
  42533c:	str	x1, [x0, #8]
  425340:	ldr	x0, [sp, #160]
  425344:	ldr	x1, [x0, #24]
  425348:	ldr	x0, [sp, #48]
  42534c:	ldr	x0, [x0, #40]
  425350:	add	x1, x1, x0
  425354:	ldr	x0, [sp, #160]
  425358:	str	x1, [x0, #24]
  42535c:	ldr	x0, [sp, #160]
  425360:	ldr	x1, [x0, #40]
  425364:	ldr	x0, [sp, #48]
  425368:	ldr	x0, [x0, #40]
  42536c:	add	x1, x1, x0
  425370:	ldr	x0, [sp, #160]
  425374:	str	x1, [x0, #40]
  425378:	ldr	x0, [sp, #160]
  42537c:	add	x0, x0, #0x30
  425380:	str	x0, [sp, #160]
  425384:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  425388:	add	x0, x0, #0x54c
  42538c:	ldr	w1, [x0]
  425390:	mov	w0, w1
  425394:	lsl	w0, w0, #1
  425398:	add	w0, w0, w1
  42539c:	mov	w0, w0
  4253a0:	ldr	x1, [sp, #128]
  4253a4:	sub	x0, x1, x0
  4253a8:	ldr	x1, [sp, #120]
  4253ac:	add	x0, x1, x0
  4253b0:	ldr	x1, [sp, #136]
  4253b4:	cmp	x1, x0
  4253b8:	b.ls	425228 <ferror@plt+0x234a8>  // b.plast
  4253bc:	ldr	x0, [sp, #120]
  4253c0:	bl	401c10 <free@plt>
  4253c4:	ldr	x0, [sp, #56]
  4253c8:	ldr	x0, [x0, #112]
  4253cc:	str	x0, [sp, #152]
  4253d0:	b	4257bc <ferror@plt+0x23a3c>
  4253d4:	ldr	x0, [sp, #152]
  4253d8:	ldr	w0, [x0, #4]
  4253dc:	cmp	w0, #0x4
  4253e0:	b.ne	4257ac <ferror@plt+0x23a2c>  // b.any
  4253e4:	ldr	x0, [sp, #152]
  4253e8:	ldr	w1, [x0, #44]
  4253ec:	ldr	x0, [sp, #56]
  4253f0:	ldr	w0, [x0, #100]
  4253f4:	cmp	w1, w0
  4253f8:	b.cs	4257ac <ferror@plt+0x23a2c>  // b.hs, b.nlast
  4253fc:	ldr	x0, [sp, #56]
  425400:	ldr	x2, [x0, #112]
  425404:	ldr	x0, [sp, #152]
  425408:	ldr	w0, [x0, #44]
  42540c:	mov	w1, w0
  425410:	mov	x0, x1
  425414:	lsl	x0, x0, #2
  425418:	add	x0, x0, x1
  42541c:	lsl	x0, x0, #4
  425420:	add	x0, x2, x0
  425424:	ldr	x1, [sp, #40]
  425428:	cmp	x1, x0
  42542c:	b.ne	4257ac <ferror@plt+0x23a2c>  // b.any
  425430:	ldr	x0, [sp, #152]
  425434:	ldr	x0, [x0, #24]
  425438:	mov	x5, x0
  42543c:	ldr	x0, [sp, #152]
  425440:	ldr	x0, [x0, #32]
  425444:	add	x2, sp, #0x48
  425448:	add	x1, sp, #0x40
  42544c:	mov	x4, x2
  425450:	mov	x3, x1
  425454:	mov	x2, x0
  425458:	mov	x1, x5
  42545c:	ldr	x0, [sp, #56]
  425460:	bl	40f8a0 <ferror@plt+0xdb20>
  425464:	cmp	w0, #0x0
  425468:	b.ne	425490 <ferror@plt+0x23710>  // b.any
  42546c:	ldr	x0, [sp, #48]
  425470:	ldr	x0, [x0]
  425474:	bl	401c10 <free@plt>
  425478:	ldr	x0, [sp, #48]
  42547c:	str	xzr, [x0]
  425480:	ldr	x0, [sp, #48]
  425484:	str	xzr, [x0, #8]
  425488:	mov	w0, #0x0                   	// #0
  42548c:	b	4257f4 <ferror@plt+0x23a74>
  425490:	ldr	x0, [sp, #64]
  425494:	str	x0, [sp, #144]
  425498:	b	425778 <ferror@plt+0x239f8>
  42549c:	ldr	x0, [sp, #144]
  4254a0:	ldr	x0, [x0, #8]
  4254a4:	mov	x1, x0
  4254a8:	ldr	x0, [sp, #56]
  4254ac:	bl	410168 <ferror@plt+0xe3e8>
  4254b0:	str	w0, [sp, #116]
  4254b4:	ldr	w0, [sp, #116]
  4254b8:	bl	405fa8 <ferror@plt+0x4228>
  4254bc:	str	x0, [sp, #104]
  4254c0:	ldr	x0, [sp, #104]
  4254c4:	cmp	x0, #0x0
  4254c8:	b.ne	4254e4 <ferror@plt+0x23764>  // b.any
  4254cc:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4254d0:	add	x0, x0, #0xe8
  4254d4:	bl	401d40 <gettext@plt>
  4254d8:	ldr	w1, [sp, #116]
  4254dc:	bl	46efd4 <warn@@Base>
  4254e0:	b	42576c <ferror@plt+0x239ec>
  4254e4:	mov	x2, #0xd                   	// #13
  4254e8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4254ec:	add	x1, x0, #0x110
  4254f0:	ldr	x0, [sp, #104]
  4254f4:	bl	401a90 <strncmp@plt>
  4254f8:	cmp	w0, #0x0
  4254fc:	b.eq	425518 <ferror@plt+0x23798>  // b.none
  425500:	adrp	x0, 496000 <warn@@Base+0x2702c>
  425504:	add	x0, x0, #0x120
  425508:	bl	401d40 <gettext@plt>
  42550c:	ldr	x1, [sp, #104]
  425510:	bl	46efd4 <warn@@Base>
  425514:	b	42576c <ferror@plt+0x239ec>
  425518:	ldr	x0, [sp, #144]
  42551c:	ldr	x2, [x0]
  425520:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  425524:	add	x0, x0, #0x54c
  425528:	ldr	w1, [x0]
  42552c:	mov	w0, w1
  425530:	lsl	w0, w0, #1
  425534:	add	w0, w0, w1
  425538:	mov	w0, w0
  42553c:	udiv	x0, x2, x0
  425540:	str	x0, [sp, #96]
  425544:	ldr	x0, [sp, #48]
  425548:	ldr	x0, [x0, #8]
  42554c:	ldr	x1, [sp, #96]
  425550:	cmp	x1, x0
  425554:	b.cc	425570 <ferror@plt+0x237f0>  // b.lo, b.ul, b.last
  425558:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42555c:	add	x0, x0, #0x150
  425560:	bl	401d40 <gettext@plt>
  425564:	ldr	x1, [sp, #96]
  425568:	bl	46efd4 <warn@@Base>
  42556c:	b	42576c <ferror@plt+0x239ec>
  425570:	ldr	x0, [sp, #144]
  425574:	ldr	x0, [x0, #8]
  425578:	bl	4101d4 <ferror@plt+0xe454>
  42557c:	str	w0, [sp, #92]
  425580:	ldr	w1, [sp, #92]
  425584:	ldr	x0, [sp, #48]
  425588:	ldr	x0, [x0, #56]
  42558c:	cmp	x1, x0
  425590:	b.cc	4255ac <ferror@plt+0x2382c>  // b.lo, b.ul, b.last
  425594:	adrp	x0, 496000 <warn@@Base+0x2702c>
  425598:	add	x0, x0, #0x180
  42559c:	bl	401d40 <gettext@plt>
  4255a0:	ldr	w1, [sp, #92]
  4255a4:	bl	46efd4 <warn@@Base>
  4255a8:	b	42576c <ferror@plt+0x239ec>
  4255ac:	ldr	x0, [sp, #48]
  4255b0:	ldr	x1, [x0, #48]
  4255b4:	ldr	w0, [sp, #92]
  4255b8:	lsl	x0, x0, #5
  4255bc:	add	x0, x1, x0
  4255c0:	str	x0, [sp, #80]
  4255c4:	ldr	x0, [sp, #144]
  4255c8:	ldr	x1, [x0]
  4255cc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4255d0:	add	x0, x0, #0x54c
  4255d4:	ldr	w0, [x0]
  4255d8:	mov	w0, w0
  4255dc:	udiv	x2, x1, x0
  4255e0:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4255e4:	movk	x0, #0xaaab
  4255e8:	umulh	x0, x2, x0
  4255ec:	lsr	x0, x0, #1
  4255f0:	mov	x1, x0
  4255f4:	lsl	x1, x1, #1
  4255f8:	add	x1, x1, x0
  4255fc:	sub	x0, x2, x1
  425600:	cmp	x0, #0x2
  425604:	b.eq	4256fc <ferror@plt+0x2397c>  // b.none
  425608:	cmp	x0, #0x2
  42560c:	b.hi	425768 <ferror@plt+0x239e8>  // b.pmore
  425610:	cmp	x0, #0x0
  425614:	b.eq	425624 <ferror@plt+0x238a4>  // b.none
  425618:	cmp	x0, #0x1
  42561c:	b.eq	425690 <ferror@plt+0x23910>  // b.none
  425620:	b	425768 <ferror@plt+0x239e8>
  425624:	ldr	x0, [sp, #80]
  425628:	ldr	w3, [x0, #28]
  42562c:	ldr	x0, [sp, #48]
  425630:	ldr	x2, [x0]
  425634:	ldr	x1, [sp, #96]
  425638:	mov	x0, x1
  42563c:	lsl	x0, x0, #1
  425640:	add	x0, x0, x1
  425644:	lsl	x0, x0, #4
  425648:	add	x0, x2, x0
  42564c:	and	w1, w3, #0xffff
  425650:	strh	w1, [x0]
  425654:	ldr	x0, [sp, #144]
  425658:	ldr	x3, [x0, #16]
  42565c:	ldr	x0, [sp, #80]
  425660:	ldr	x2, [x0]
  425664:	ldr	x0, [sp, #48]
  425668:	ldr	x4, [x0]
  42566c:	ldr	x1, [sp, #96]
  425670:	mov	x0, x1
  425674:	lsl	x0, x0, #1
  425678:	add	x0, x0, x1
  42567c:	lsl	x0, x0, #4
  425680:	add	x0, x4, x0
  425684:	add	x1, x3, x2
  425688:	str	x1, [x0, #8]
  42568c:	b	42576c <ferror@plt+0x239ec>
  425690:	ldr	x0, [sp, #80]
  425694:	ldr	w3, [x0, #28]
  425698:	ldr	x0, [sp, #48]
  42569c:	ldr	x2, [x0]
  4256a0:	ldr	x1, [sp, #96]
  4256a4:	mov	x0, x1
  4256a8:	lsl	x0, x0, #1
  4256ac:	add	x0, x0, x1
  4256b0:	lsl	x0, x0, #4
  4256b4:	add	x0, x2, x0
  4256b8:	and	w1, w3, #0xffff
  4256bc:	strh	w1, [x0, #16]
  4256c0:	ldr	x0, [sp, #144]
  4256c4:	ldr	x3, [x0, #16]
  4256c8:	ldr	x0, [sp, #80]
  4256cc:	ldr	x2, [x0]
  4256d0:	ldr	x0, [sp, #48]
  4256d4:	ldr	x4, [x0]
  4256d8:	ldr	x1, [sp, #96]
  4256dc:	mov	x0, x1
  4256e0:	lsl	x0, x0, #1
  4256e4:	add	x0, x0, x1
  4256e8:	lsl	x0, x0, #4
  4256ec:	add	x0, x4, x0
  4256f0:	add	x1, x3, x2
  4256f4:	str	x1, [x0, #24]
  4256f8:	b	42576c <ferror@plt+0x239ec>
  4256fc:	ldr	x0, [sp, #80]
  425700:	ldr	w3, [x0, #28]
  425704:	ldr	x0, [sp, #48]
  425708:	ldr	x2, [x0]
  42570c:	ldr	x1, [sp, #96]
  425710:	mov	x0, x1
  425714:	lsl	x0, x0, #1
  425718:	add	x0, x0, x1
  42571c:	lsl	x0, x0, #4
  425720:	add	x0, x2, x0
  425724:	and	w1, w3, #0xffff
  425728:	strh	w1, [x0, #32]
  42572c:	ldr	x0, [sp, #144]
  425730:	ldr	x3, [x0, #16]
  425734:	ldr	x0, [sp, #80]
  425738:	ldr	x2, [x0]
  42573c:	ldr	x0, [sp, #48]
  425740:	ldr	x4, [x0]
  425744:	ldr	x1, [sp, #96]
  425748:	mov	x0, x1
  42574c:	lsl	x0, x0, #1
  425750:	add	x0, x0, x1
  425754:	lsl	x0, x0, #4
  425758:	add	x0, x4, x0
  42575c:	add	x1, x3, x2
  425760:	str	x1, [x0, #40]
  425764:	b	42576c <ferror@plt+0x239ec>
  425768:	nop
  42576c:	ldr	x0, [sp, #144]
  425770:	add	x0, x0, #0x18
  425774:	str	x0, [sp, #144]
  425778:	ldr	x2, [sp, #64]
  42577c:	ldr	x1, [sp, #72]
  425780:	mov	x0, x1
  425784:	lsl	x0, x0, #1
  425788:	add	x0, x0, x1
  42578c:	lsl	x0, x0, #3
  425790:	add	x0, x2, x0
  425794:	ldr	x1, [sp, #144]
  425798:	cmp	x1, x0
  42579c:	b.cc	42549c <ferror@plt+0x2371c>  // b.lo, b.ul, b.last
  4257a0:	ldr	x0, [sp, #64]
  4257a4:	bl	401c10 <free@plt>
  4257a8:	b	4257b0 <ferror@plt+0x23a30>
  4257ac:	nop
  4257b0:	ldr	x0, [sp, #152]
  4257b4:	add	x0, x0, #0x50
  4257b8:	str	x0, [sp, #152]
  4257bc:	ldr	x0, [sp, #56]
  4257c0:	ldr	x2, [x0, #112]
  4257c4:	ldr	x0, [sp, #56]
  4257c8:	ldr	w0, [x0, #100]
  4257cc:	mov	w1, w0
  4257d0:	mov	x0, x1
  4257d4:	lsl	x0, x0, #2
  4257d8:	add	x0, x0, x1
  4257dc:	lsl	x0, x0, #4
  4257e0:	add	x0, x2, x0
  4257e4:	ldr	x1, [sp, #152]
  4257e8:	cmp	x1, x0
  4257ec:	b.cc	4253d4 <ferror@plt+0x23654>  // b.lo, b.ul, b.last
  4257f0:	mov	w0, #0x1                   	// #1
  4257f4:	ldr	x19, [sp, #16]
  4257f8:	ldp	x29, x30, [sp], #176
  4257fc:	ret
  425800:	stp	x29, x30, [sp, #-240]!
  425804:	mov	x29, sp
  425808:	stp	x19, x20, [sp, #16]
  42580c:	str	x0, [sp, #40]
  425810:	str	xzr, [sp, #224]
  425814:	str	xzr, [sp, #208]
  425818:	str	xzr, [sp, #200]
  42581c:	mov	w0, #0x1                   	// #1
  425820:	str	w0, [sp, #196]
  425824:	add	x0, sp, #0x38
  425828:	mov	x2, #0x60                  	// #96
  42582c:	mov	w1, #0x0                   	// #0
  425830:	bl	401ad0 <memset@plt>
  425834:	str	xzr, [sp, #216]
  425838:	ldr	x0, [sp, #40]
  42583c:	ldr	x0, [x0, #112]
  425840:	str	x0, [sp, #232]
  425844:	b	4259b0 <ferror@plt+0x23c30>
  425848:	ldr	x0, [sp, #232]
  42584c:	ldr	w0, [x0, #4]
  425850:	cmp	w0, #0x2
  425854:	b.ne	425974 <ferror@plt+0x23bf4>  // b.any
  425858:	ldr	x0, [sp, #232]
  42585c:	ldr	w1, [x0, #40]
  425860:	ldr	x0, [sp, #40]
  425864:	ldr	w0, [x0, #100]
  425868:	cmp	w1, w0
  42586c:	b.cs	425974 <ferror@plt+0x23bf4>  // b.hs, b.nlast
  425870:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  425874:	add	x0, x0, #0x968
  425878:	ldr	w0, [x0]
  42587c:	cmp	w0, #0x0
  425880:	b.eq	4258a0 <ferror@plt+0x23b20>  // b.none
  425884:	add	x0, sp, #0x38
  425888:	add	x0, x0, #0x38
  42588c:	mov	x2, x0
  425890:	ldr	x1, [sp, #232]
  425894:	ldr	x0, [sp, #40]
  425898:	bl	41f104 <ferror@plt+0x1d384>
  42589c:	b	4258b8 <ferror@plt+0x23b38>
  4258a0:	add	x0, sp, #0x38
  4258a4:	add	x0, x0, #0x38
  4258a8:	mov	x2, x0
  4258ac:	ldr	x1, [sp, #232]
  4258b0:	ldr	x0, [sp, #40]
  4258b4:	bl	41f69c <ferror@plt+0x1d91c>
  4258b8:	str	x0, [sp, #104]
  4258bc:	ldr	x0, [sp, #40]
  4258c0:	ldr	x2, [x0, #112]
  4258c4:	ldr	x0, [sp, #232]
  4258c8:	ldr	w0, [x0, #40]
  4258cc:	mov	w1, w0
  4258d0:	mov	x0, x1
  4258d4:	lsl	x0, x0, #2
  4258d8:	add	x0, x0, x1
  4258dc:	lsl	x0, x0, #4
  4258e0:	add	x0, x2, x0
  4258e4:	str	x0, [sp, #152]
  4258e8:	ldr	x0, [sp, #136]
  4258ec:	cmp	x0, #0x0
  4258f0:	b.eq	425910 <ferror@plt+0x23b90>  // b.none
  4258f4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4258f8:	add	x0, x0, #0x1b0
  4258fc:	bl	401d40 <gettext@plt>
  425900:	bl	46eed4 <error@@Base>
  425904:	ldr	x0, [sp, #136]
  425908:	bl	401c10 <free@plt>
  42590c:	str	wzr, [sp, #196]
  425910:	ldr	x0, [sp, #152]
  425914:	ldr	x0, [x0, #24]
  425918:	mov	x20, x0
  42591c:	ldr	x0, [sp, #152]
  425920:	ldr	x19, [x0, #32]
  425924:	adrp	x0, 494000 <warn@@Base+0x2502c>
  425928:	add	x0, x0, #0xf08
  42592c:	bl	401d40 <gettext@plt>
  425930:	mov	x5, x0
  425934:	mov	x4, x19
  425938:	mov	x3, #0x1                   	// #1
  42593c:	mov	x2, x20
  425940:	ldr	x1, [sp, #40]
  425944:	mov	x0, #0x0                   	// #0
  425948:	bl	40e704 <ferror@plt+0xc984>
  42594c:	str	x0, [sp, #136]
  425950:	ldr	x0, [sp, #136]
  425954:	cmp	x0, #0x0
  425958:	b.eq	425968 <ferror@plt+0x23be8>  // b.none
  42595c:	ldr	x0, [sp, #152]
  425960:	ldr	x0, [x0, #32]
  425964:	b	42596c <ferror@plt+0x23bec>
  425968:	mov	x0, #0x0                   	// #0
  42596c:	str	x0, [sp, #144]
  425970:	b	425998 <ferror@plt+0x23c18>
  425974:	ldr	x0, [sp, #232]
  425978:	ldr	w1, [x0, #4]
  42597c:	mov	w0, #0x1                   	// #1
  425980:	movk	w0, #0x7000, lsl #16
  425984:	cmp	w1, w0
  425988:	b.ne	425998 <ferror@plt+0x23c18>  // b.any
  42598c:	ldr	x0, [sp, #208]
  425990:	add	x0, x0, #0x1
  425994:	str	x0, [sp, #208]
  425998:	ldr	x0, [sp, #216]
  42599c:	add	x0, x0, #0x1
  4259a0:	str	x0, [sp, #216]
  4259a4:	ldr	x0, [sp, #232]
  4259a8:	add	x0, x0, #0x50
  4259ac:	str	x0, [sp, #232]
  4259b0:	ldr	x0, [sp, #40]
  4259b4:	ldr	w0, [x0, #100]
  4259b8:	mov	w0, w0
  4259bc:	ldr	x1, [sp, #216]
  4259c0:	cmp	x1, x0
  4259c4:	b.cc	425848 <ferror@plt+0x23ac8>  // b.lo, b.ul, b.last
  4259c8:	ldr	x0, [sp, #208]
  4259cc:	cmp	x0, #0x0
  4259d0:	b.ne	426394 <ferror@plt+0x24614>  // b.any
  4259d4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4259d8:	add	x0, x0, #0x1e0
  4259dc:	bl	401d40 <gettext@plt>
  4259e0:	bl	401cf0 <printf@plt>
  4259e4:	b	426394 <ferror@plt+0x24614>
  4259e8:	ldr	x0, [sp, #200]
  4259ec:	str	x0, [sp, #216]
  4259f0:	ldr	x0, [sp, #40]
  4259f4:	ldr	x2, [x0, #112]
  4259f8:	ldr	x1, [sp, #200]
  4259fc:	mov	x0, x1
  425a00:	lsl	x0, x0, #2
  425a04:	add	x0, x0, x1
  425a08:	lsl	x0, x0, #4
  425a0c:	add	x0, x2, x0
  425a10:	str	x0, [sp, #232]
  425a14:	str	xzr, [sp, #224]
  425a18:	b	425a58 <ferror@plt+0x23cd8>
  425a1c:	ldr	x0, [sp, #232]
  425a20:	ldr	w1, [x0, #4]
  425a24:	mov	w0, #0x1                   	// #1
  425a28:	movk	w0, #0x7000, lsl #16
  425a2c:	cmp	w1, w0
  425a30:	b.ne	425a40 <ferror@plt+0x23cc0>  // b.any
  425a34:	ldr	x0, [sp, #232]
  425a38:	str	x0, [sp, #224]
  425a3c:	b	425a70 <ferror@plt+0x23cf0>
  425a40:	ldr	x0, [sp, #216]
  425a44:	add	x0, x0, #0x1
  425a48:	str	x0, [sp, #216]
  425a4c:	ldr	x0, [sp, #232]
  425a50:	add	x0, x0, #0x50
  425a54:	str	x0, [sp, #232]
  425a58:	ldr	x0, [sp, #40]
  425a5c:	ldr	w0, [x0, #100]
  425a60:	mov	w0, w0
  425a64:	ldr	x1, [sp, #216]
  425a68:	cmp	x1, x0
  425a6c:	b.cc	425a1c <ferror@plt+0x23c9c>  // b.lo, b.ul, b.last
  425a70:	ldr	x0, [sp, #224]
  425a74:	cmp	x0, #0x0
  425a78:	b.ne	425a9c <ferror@plt+0x23d1c>  // b.any
  425a7c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  425a80:	add	x3, x0, #0xc38
  425a84:	mov	w2, #0x1e9d                	// #7837
  425a88:	adrp	x0, 496000 <warn@@Base+0x2702c>
  425a8c:	add	x1, x0, #0x210
  425a90:	adrp	x0, 496000 <warn@@Base+0x2702c>
  425a94:	add	x0, x0, #0x230
  425a98:	bl	401d00 <__assert_fail@plt>
  425a9c:	ldr	x0, [sp, #216]
  425aa0:	add	x0, x0, #0x1
  425aa4:	str	x0, [sp, #200]
  425aa8:	mov	x0, #0x16                  	// #22
  425aac:	str	x0, [sp, #168]
  425ab0:	ldr	x0, [sp, #224]
  425ab4:	ldr	x0, [x0, #8]
  425ab8:	and	x0, x0, #0x200
  425abc:	cmp	x0, #0x0
  425ac0:	b.eq	425c38 <ferror@plt+0x23eb8>  // b.none
  425ac4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  425ac8:	add	x0, x0, #0x998
  425acc:	ldr	x0, [x0]
  425ad0:	cmp	x0, #0x0
  425ad4:	b.eq	425afc <ferror@plt+0x23d7c>  // b.none
  425ad8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  425adc:	add	x0, x0, #0x998
  425ae0:	ldr	x1, [x0]
  425ae4:	ldr	x0, [sp, #216]
  425ae8:	lsl	x0, x0, #3
  425aec:	add	x0, x1, x0
  425af0:	ldr	x0, [x0]
  425af4:	cmp	x0, #0x0
  425af8:	b.ne	425b10 <ferror@plt+0x23d90>  // b.any
  425afc:	ldr	x0, [sp, #40]
  425b00:	ldr	w0, [x0, #100]
  425b04:	mov	w0, w0
  425b08:	str	x0, [sp, #216]
  425b0c:	b	4261a0 <ferror@plt+0x24420>
  425b10:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  425b14:	add	x0, x0, #0x998
  425b18:	ldr	x1, [x0]
  425b1c:	ldr	x0, [sp, #216]
  425b20:	lsl	x0, x0, #3
  425b24:	add	x0, x1, x0
  425b28:	ldr	x0, [x0]
  425b2c:	ldr	x0, [x0]
  425b30:	str	x0, [sp, #176]
  425b34:	b	425c04 <ferror@plt+0x23e84>
  425b38:	ldr	x0, [sp, #40]
  425b3c:	ldr	x2, [x0, #112]
  425b40:	ldr	x0, [sp, #176]
  425b44:	ldr	w0, [x0, #8]
  425b48:	mov	w1, w0
  425b4c:	mov	x0, x1
  425b50:	lsl	x0, x0, #2
  425b54:	add	x0, x0, x1
  425b58:	lsl	x0, x0, #4
  425b5c:	add	x0, x2, x0
  425b60:	str	x0, [sp, #232]
  425b64:	ldr	x0, [sp, #232]
  425b68:	cmp	x0, #0x0
  425b6c:	b.ne	425b80 <ferror@plt+0x23e00>  // b.any
  425b70:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425b74:	add	x0, x0, #0xf68
  425b78:	bl	401d40 <gettext@plt>
  425b7c:	b	425be4 <ferror@plt+0x23e64>
  425b80:	ldr	x0, [sp, #40]
  425b84:	ldr	x0, [x0, #128]
  425b88:	cmp	x0, #0x0
  425b8c:	b.ne	425ba0 <ferror@plt+0x23e20>  // b.any
  425b90:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425b94:	add	x0, x0, #0xf70
  425b98:	bl	401d40 <gettext@plt>
  425b9c:	b	425be4 <ferror@plt+0x23e64>
  425ba0:	ldr	x0, [sp, #232]
  425ba4:	ldr	w0, [x0]
  425ba8:	mov	w1, w0
  425bac:	ldr	x0, [sp, #40]
  425bb0:	ldr	x0, [x0, #136]
  425bb4:	cmp	x1, x0
  425bb8:	b.cc	425bcc <ferror@plt+0x23e4c>  // b.lo, b.ul, b.last
  425bbc:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425bc0:	add	x0, x0, #0xf80
  425bc4:	bl	401d40 <gettext@plt>
  425bc8:	b	425be4 <ferror@plt+0x23e64>
  425bcc:	ldr	x0, [sp, #40]
  425bd0:	ldr	x1, [x0, #128]
  425bd4:	ldr	x0, [sp, #232]
  425bd8:	ldr	w0, [x0]
  425bdc:	mov	w0, w0
  425be0:	add	x0, x1, x0
  425be4:	adrp	x1, 496000 <warn@@Base+0x2702c>
  425be8:	add	x1, x1, #0x240
  425bec:	bl	401bf0 <strcmp@plt>
  425bf0:	cmp	w0, #0x0
  425bf4:	b.eq	425c14 <ferror@plt+0x23e94>  // b.none
  425bf8:	ldr	x0, [sp, #176]
  425bfc:	ldr	x0, [x0]
  425c00:	str	x0, [sp, #176]
  425c04:	ldr	x0, [sp, #176]
  425c08:	cmp	x0, #0x0
  425c0c:	b.ne	425b38 <ferror@plt+0x23db8>  // b.any
  425c10:	b	425c18 <ferror@plt+0x23e98>
  425c14:	nop
  425c18:	ldr	x0, [sp, #176]
  425c1c:	cmp	x0, #0x0
  425c20:	b.ne	4261a0 <ferror@plt+0x24420>  // b.any
  425c24:	ldr	x0, [sp, #40]
  425c28:	ldr	w0, [x0, #100]
  425c2c:	mov	w0, w0
  425c30:	str	x0, [sp, #216]
  425c34:	b	4261a0 <ferror@plt+0x24420>
  425c38:	ldr	x0, [sp, #224]
  425c3c:	cmp	x0, #0x0
  425c40:	b.ne	425c54 <ferror@plt+0x23ed4>  // b.any
  425c44:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425c48:	add	x0, x0, #0xf68
  425c4c:	bl	401d40 <gettext@plt>
  425c50:	b	425cb8 <ferror@plt+0x23f38>
  425c54:	ldr	x0, [sp, #40]
  425c58:	ldr	x0, [x0, #128]
  425c5c:	cmp	x0, #0x0
  425c60:	b.ne	425c74 <ferror@plt+0x23ef4>  // b.any
  425c64:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425c68:	add	x0, x0, #0xf70
  425c6c:	bl	401d40 <gettext@plt>
  425c70:	b	425cb8 <ferror@plt+0x23f38>
  425c74:	ldr	x0, [sp, #224]
  425c78:	ldr	w0, [x0]
  425c7c:	mov	w1, w0
  425c80:	ldr	x0, [sp, #40]
  425c84:	ldr	x0, [x0, #136]
  425c88:	cmp	x1, x0
  425c8c:	b.cc	425ca0 <ferror@plt+0x23f20>  // b.lo, b.ul, b.last
  425c90:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425c94:	add	x0, x0, #0xf80
  425c98:	bl	401d40 <gettext@plt>
  425c9c:	b	425cb8 <ferror@plt+0x23f38>
  425ca0:	ldr	x0, [sp, #40]
  425ca4:	ldr	x1, [x0, #128]
  425ca8:	ldr	x0, [sp, #224]
  425cac:	ldr	w0, [x0]
  425cb0:	mov	w0, w0
  425cb4:	add	x0, x1, x0
  425cb8:	ldr	x2, [sp, #168]
  425cbc:	adrp	x1, 496000 <warn@@Base+0x2702c>
  425cc0:	add	x1, x1, #0x258
  425cc4:	bl	401a90 <strncmp@plt>
  425cc8:	cmp	w0, #0x0
  425ccc:	b.ne	425edc <ferror@plt+0x2415c>  // b.any
  425cd0:	mov	x0, #0x17                  	// #23
  425cd4:	str	x0, [sp, #160]
  425cd8:	ldr	x0, [sp, #224]
  425cdc:	cmp	x0, #0x0
  425ce0:	b.ne	425cf4 <ferror@plt+0x23f74>  // b.any
  425ce4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425ce8:	add	x0, x0, #0xf68
  425cec:	bl	401d40 <gettext@plt>
  425cf0:	b	425d58 <ferror@plt+0x23fd8>
  425cf4:	ldr	x0, [sp, #40]
  425cf8:	ldr	x0, [x0, #128]
  425cfc:	cmp	x0, #0x0
  425d00:	b.ne	425d14 <ferror@plt+0x23f94>  // b.any
  425d04:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425d08:	add	x0, x0, #0xf70
  425d0c:	bl	401d40 <gettext@plt>
  425d10:	b	425d58 <ferror@plt+0x23fd8>
  425d14:	ldr	x0, [sp, #224]
  425d18:	ldr	w0, [x0]
  425d1c:	mov	w1, w0
  425d20:	ldr	x0, [sp, #40]
  425d24:	ldr	x0, [x0, #136]
  425d28:	cmp	x1, x0
  425d2c:	b.cc	425d40 <ferror@plt+0x23fc0>  // b.lo, b.ul, b.last
  425d30:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425d34:	add	x0, x0, #0xf80
  425d38:	bl	401d40 <gettext@plt>
  425d3c:	b	425d58 <ferror@plt+0x23fd8>
  425d40:	ldr	x0, [sp, #40]
  425d44:	ldr	x1, [x0, #128]
  425d48:	ldr	x0, [sp, #224]
  425d4c:	ldr	w0, [x0]
  425d50:	mov	w0, w0
  425d54:	add	x0, x1, x0
  425d58:	ldr	x1, [sp, #168]
  425d5c:	add	x0, x0, x1
  425d60:	str	x0, [sp, #184]
  425d64:	str	xzr, [sp, #216]
  425d68:	ldr	x0, [sp, #40]
  425d6c:	ldr	x0, [x0, #112]
  425d70:	str	x0, [sp, #232]
  425d74:	b	425ec0 <ferror@plt+0x24140>
  425d78:	ldr	x0, [sp, #232]
  425d7c:	cmp	x0, #0x0
  425d80:	b.ne	425d94 <ferror@plt+0x24014>  // b.any
  425d84:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425d88:	add	x0, x0, #0xf68
  425d8c:	bl	401d40 <gettext@plt>
  425d90:	b	425df8 <ferror@plt+0x24078>
  425d94:	ldr	x0, [sp, #40]
  425d98:	ldr	x0, [x0, #128]
  425d9c:	cmp	x0, #0x0
  425da0:	b.ne	425db4 <ferror@plt+0x24034>  // b.any
  425da4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425da8:	add	x0, x0, #0xf70
  425dac:	bl	401d40 <gettext@plt>
  425db0:	b	425df8 <ferror@plt+0x24078>
  425db4:	ldr	x0, [sp, #232]
  425db8:	ldr	w0, [x0]
  425dbc:	mov	w1, w0
  425dc0:	ldr	x0, [sp, #40]
  425dc4:	ldr	x0, [x0, #136]
  425dc8:	cmp	x1, x0
  425dcc:	b.cc	425de0 <ferror@plt+0x24060>  // b.lo, b.ul, b.last
  425dd0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425dd4:	add	x0, x0, #0xf80
  425dd8:	bl	401d40 <gettext@plt>
  425ddc:	b	425df8 <ferror@plt+0x24078>
  425de0:	ldr	x0, [sp, #40]
  425de4:	ldr	x1, [x0, #128]
  425de8:	ldr	x0, [sp, #232]
  425dec:	ldr	w0, [x0]
  425df0:	mov	w0, w0
  425df4:	add	x0, x1, x0
  425df8:	ldr	x2, [sp, #160]
  425dfc:	adrp	x1, 496000 <warn@@Base+0x2702c>
  425e00:	add	x1, x1, #0x270
  425e04:	bl	401a90 <strncmp@plt>
  425e08:	cmp	w0, #0x0
  425e0c:	b.ne	425ea8 <ferror@plt+0x24128>  // b.any
  425e10:	ldr	x0, [sp, #232]
  425e14:	cmp	x0, #0x0
  425e18:	b.ne	425e2c <ferror@plt+0x240ac>  // b.any
  425e1c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425e20:	add	x0, x0, #0xf68
  425e24:	bl	401d40 <gettext@plt>
  425e28:	b	425e90 <ferror@plt+0x24110>
  425e2c:	ldr	x0, [sp, #40]
  425e30:	ldr	x0, [x0, #128]
  425e34:	cmp	x0, #0x0
  425e38:	b.ne	425e4c <ferror@plt+0x240cc>  // b.any
  425e3c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425e40:	add	x0, x0, #0xf70
  425e44:	bl	401d40 <gettext@plt>
  425e48:	b	425e90 <ferror@plt+0x24110>
  425e4c:	ldr	x0, [sp, #232]
  425e50:	ldr	w0, [x0]
  425e54:	mov	w1, w0
  425e58:	ldr	x0, [sp, #40]
  425e5c:	ldr	x0, [x0, #136]
  425e60:	cmp	x1, x0
  425e64:	b.cc	425e78 <ferror@plt+0x240f8>  // b.lo, b.ul, b.last
  425e68:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425e6c:	add	x0, x0, #0xf80
  425e70:	bl	401d40 <gettext@plt>
  425e74:	b	425e90 <ferror@plt+0x24110>
  425e78:	ldr	x0, [sp, #40]
  425e7c:	ldr	x1, [x0, #128]
  425e80:	ldr	x0, [sp, #232]
  425e84:	ldr	w0, [x0]
  425e88:	mov	w0, w0
  425e8c:	add	x0, x1, x0
  425e90:	ldr	x1, [sp, #160]
  425e94:	add	x0, x0, x1
  425e98:	ldr	x1, [sp, #184]
  425e9c:	bl	401bf0 <strcmp@plt>
  425ea0:	cmp	w0, #0x0
  425ea4:	b.eq	426194 <ferror@plt+0x24414>  // b.none
  425ea8:	ldr	x0, [sp, #216]
  425eac:	add	x0, x0, #0x1
  425eb0:	str	x0, [sp, #216]
  425eb4:	ldr	x0, [sp, #232]
  425eb8:	add	x0, x0, #0x50
  425ebc:	str	x0, [sp, #232]
  425ec0:	ldr	x0, [sp, #40]
  425ec4:	ldr	w0, [x0, #100]
  425ec8:	mov	w0, w0
  425ecc:	ldr	x1, [sp, #216]
  425ed0:	cmp	x1, x0
  425ed4:	b.cc	425d78 <ferror@plt+0x23ff8>  // b.lo, b.ul, b.last
  425ed8:	b	4261a0 <ferror@plt+0x24420>
  425edc:	mov	x0, #0xd                   	// #13
  425ee0:	str	x0, [sp, #168]
  425ee4:	mov	x0, #0x12                  	// #18
  425ee8:	str	x0, [sp, #160]
  425eec:	adrp	x0, 474000 <warn@@Base+0x502c>
  425ef0:	add	x0, x0, #0x9a0
  425ef4:	str	x0, [sp, #184]
  425ef8:	ldr	x0, [sp, #224]
  425efc:	cmp	x0, #0x0
  425f00:	b.ne	425f14 <ferror@plt+0x24194>  // b.any
  425f04:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425f08:	add	x0, x0, #0xf68
  425f0c:	bl	401d40 <gettext@plt>
  425f10:	b	425f78 <ferror@plt+0x241f8>
  425f14:	ldr	x0, [sp, #40]
  425f18:	ldr	x0, [x0, #128]
  425f1c:	cmp	x0, #0x0
  425f20:	b.ne	425f34 <ferror@plt+0x241b4>  // b.any
  425f24:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425f28:	add	x0, x0, #0xf70
  425f2c:	bl	401d40 <gettext@plt>
  425f30:	b	425f78 <ferror@plt+0x241f8>
  425f34:	ldr	x0, [sp, #224]
  425f38:	ldr	w0, [x0]
  425f3c:	mov	w1, w0
  425f40:	ldr	x0, [sp, #40]
  425f44:	ldr	x0, [x0, #136]
  425f48:	cmp	x1, x0
  425f4c:	b.cc	425f60 <ferror@plt+0x241e0>  // b.lo, b.ul, b.last
  425f50:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425f54:	add	x0, x0, #0xf80
  425f58:	bl	401d40 <gettext@plt>
  425f5c:	b	425f78 <ferror@plt+0x241f8>
  425f60:	ldr	x0, [sp, #40]
  425f64:	ldr	x1, [x0, #128]
  425f68:	ldr	x0, [sp, #224]
  425f6c:	ldr	w0, [x0]
  425f70:	mov	w0, w0
  425f74:	add	x0, x1, x0
  425f78:	ldr	x2, [sp, #168]
  425f7c:	adrp	x1, 496000 <warn@@Base+0x2702c>
  425f80:	add	x1, x1, #0x288
  425f84:	bl	401a90 <strncmp@plt>
  425f88:	cmp	w0, #0x0
  425f8c:	b.ne	42601c <ferror@plt+0x2429c>  // b.any
  425f90:	ldr	x0, [sp, #224]
  425f94:	cmp	x0, #0x0
  425f98:	b.ne	425fac <ferror@plt+0x2422c>  // b.any
  425f9c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425fa0:	add	x0, x0, #0xf68
  425fa4:	bl	401d40 <gettext@plt>
  425fa8:	b	426010 <ferror@plt+0x24290>
  425fac:	ldr	x0, [sp, #40]
  425fb0:	ldr	x0, [x0, #128]
  425fb4:	cmp	x0, #0x0
  425fb8:	b.ne	425fcc <ferror@plt+0x2424c>  // b.any
  425fbc:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425fc0:	add	x0, x0, #0xf70
  425fc4:	bl	401d40 <gettext@plt>
  425fc8:	b	426010 <ferror@plt+0x24290>
  425fcc:	ldr	x0, [sp, #224]
  425fd0:	ldr	w0, [x0]
  425fd4:	mov	w1, w0
  425fd8:	ldr	x0, [sp, #40]
  425fdc:	ldr	x0, [x0, #136]
  425fe0:	cmp	x1, x0
  425fe4:	b.cc	425ff8 <ferror@plt+0x24278>  // b.lo, b.ul, b.last
  425fe8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  425fec:	add	x0, x0, #0xf80
  425ff0:	bl	401d40 <gettext@plt>
  425ff4:	b	426010 <ferror@plt+0x24290>
  425ff8:	ldr	x0, [sp, #40]
  425ffc:	ldr	x1, [x0, #128]
  426000:	ldr	x0, [sp, #224]
  426004:	ldr	w0, [x0]
  426008:	mov	w0, w0
  42600c:	add	x0, x1, x0
  426010:	ldr	x1, [sp, #168]
  426014:	add	x0, x0, x1
  426018:	str	x0, [sp, #184]
  42601c:	str	xzr, [sp, #216]
  426020:	ldr	x0, [sp, #40]
  426024:	ldr	x0, [x0, #112]
  426028:	str	x0, [sp, #232]
  42602c:	b	426178 <ferror@plt+0x243f8>
  426030:	ldr	x0, [sp, #232]
  426034:	cmp	x0, #0x0
  426038:	b.ne	42604c <ferror@plt+0x242cc>  // b.any
  42603c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  426040:	add	x0, x0, #0xf68
  426044:	bl	401d40 <gettext@plt>
  426048:	b	4260b0 <ferror@plt+0x24330>
  42604c:	ldr	x0, [sp, #40]
  426050:	ldr	x0, [x0, #128]
  426054:	cmp	x0, #0x0
  426058:	b.ne	42606c <ferror@plt+0x242ec>  // b.any
  42605c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  426060:	add	x0, x0, #0xf70
  426064:	bl	401d40 <gettext@plt>
  426068:	b	4260b0 <ferror@plt+0x24330>
  42606c:	ldr	x0, [sp, #232]
  426070:	ldr	w0, [x0]
  426074:	mov	w1, w0
  426078:	ldr	x0, [sp, #40]
  42607c:	ldr	x0, [x0, #136]
  426080:	cmp	x1, x0
  426084:	b.cc	426098 <ferror@plt+0x24318>  // b.lo, b.ul, b.last
  426088:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42608c:	add	x0, x0, #0xf80
  426090:	bl	401d40 <gettext@plt>
  426094:	b	4260b0 <ferror@plt+0x24330>
  426098:	ldr	x0, [sp, #40]
  42609c:	ldr	x1, [x0, #128]
  4260a0:	ldr	x0, [sp, #232]
  4260a4:	ldr	w0, [x0]
  4260a8:	mov	w0, w0
  4260ac:	add	x0, x1, x0
  4260b0:	ldr	x2, [sp, #160]
  4260b4:	adrp	x1, 496000 <warn@@Base+0x2702c>
  4260b8:	add	x1, x1, #0x240
  4260bc:	bl	401a90 <strncmp@plt>
  4260c0:	cmp	w0, #0x0
  4260c4:	b.ne	426160 <ferror@plt+0x243e0>  // b.any
  4260c8:	ldr	x0, [sp, #232]
  4260cc:	cmp	x0, #0x0
  4260d0:	b.ne	4260e4 <ferror@plt+0x24364>  // b.any
  4260d4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4260d8:	add	x0, x0, #0xf68
  4260dc:	bl	401d40 <gettext@plt>
  4260e0:	b	426148 <ferror@plt+0x243c8>
  4260e4:	ldr	x0, [sp, #40]
  4260e8:	ldr	x0, [x0, #128]
  4260ec:	cmp	x0, #0x0
  4260f0:	b.ne	426104 <ferror@plt+0x24384>  // b.any
  4260f4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4260f8:	add	x0, x0, #0xf70
  4260fc:	bl	401d40 <gettext@plt>
  426100:	b	426148 <ferror@plt+0x243c8>
  426104:	ldr	x0, [sp, #232]
  426108:	ldr	w0, [x0]
  42610c:	mov	w1, w0
  426110:	ldr	x0, [sp, #40]
  426114:	ldr	x0, [x0, #136]
  426118:	cmp	x1, x0
  42611c:	b.cc	426130 <ferror@plt+0x243b0>  // b.lo, b.ul, b.last
  426120:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  426124:	add	x0, x0, #0xf80
  426128:	bl	401d40 <gettext@plt>
  42612c:	b	426148 <ferror@plt+0x243c8>
  426130:	ldr	x0, [sp, #40]
  426134:	ldr	x1, [x0, #128]
  426138:	ldr	x0, [sp, #232]
  42613c:	ldr	w0, [x0]
  426140:	mov	w0, w0
  426144:	add	x0, x1, x0
  426148:	ldr	x1, [sp, #160]
  42614c:	add	x0, x0, x1
  426150:	ldr	x1, [sp, #184]
  426154:	bl	401bf0 <strcmp@plt>
  426158:	cmp	w0, #0x0
  42615c:	b.eq	42619c <ferror@plt+0x2441c>  // b.none
  426160:	ldr	x0, [sp, #216]
  426164:	add	x0, x0, #0x1
  426168:	str	x0, [sp, #216]
  42616c:	ldr	x0, [sp, #232]
  426170:	add	x0, x0, #0x50
  426174:	str	x0, [sp, #232]
  426178:	ldr	x0, [sp, #40]
  42617c:	ldr	w0, [x0, #100]
  426180:	mov	w0, w0
  426184:	ldr	x1, [sp, #216]
  426188:	cmp	x1, x0
  42618c:	b.cc	426030 <ferror@plt+0x242b0>  // b.lo, b.ul, b.last
  426190:	b	4261a0 <ferror@plt+0x24420>
  426194:	nop
  426198:	b	4261a0 <ferror@plt+0x24420>
  42619c:	nop
  4261a0:	ldr	x0, [sp, #40]
  4261a4:	ldr	w0, [x0, #100]
  4261a8:	mov	w0, w0
  4261ac:	ldr	x1, [sp, #216]
  4261b0:	cmp	x1, x0
  4261b4:	b.ne	426214 <ferror@plt+0x24494>  // b.any
  4261b8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4261bc:	add	x0, x0, #0x298
  4261c0:	bl	401d40 <gettext@plt>
  4261c4:	bl	401cf0 <printf@plt>
  4261c8:	ldr	x0, [sp, #40]
  4261cc:	ldr	x0, [x0, #128]
  4261d0:	cmp	x0, #0x0
  4261d4:	b.ne	4261f4 <ferror@plt+0x24474>  // b.any
  4261d8:	ldr	x0, [sp, #224]
  4261dc:	ldr	w0, [x0]
  4261e0:	mov	w1, w0
  4261e4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4261e8:	add	x0, x0, #0xee8
  4261ec:	bl	401cf0 <printf@plt>
  4261f0:	b	426394 <ferror@plt+0x24614>
  4261f4:	ldr	x1, [sp, #224]
  4261f8:	ldr	x0, [sp, #40]
  4261fc:	bl	40ee18 <ferror@plt+0xd098>
  426200:	mov	x1, x0
  426204:	adrp	x0, 495000 <warn@@Base+0x2602c>
  426208:	add	x0, x0, #0xef0
  42620c:	bl	401cf0 <printf@plt>
  426210:	b	426394 <ferror@plt+0x24614>
  426214:	ldr	x0, [sp, #232]
  426218:	ldr	x0, [x0, #16]
  42621c:	str	x0, [sp, #88]
  426220:	ldr	x0, [sp, #232]
  426224:	ldr	x0, [x0, #24]
  426228:	mov	x20, x0
  42622c:	ldr	x0, [sp, #232]
  426230:	ldr	x19, [x0, #32]
  426234:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426238:	add	x0, x0, #0x2c8
  42623c:	bl	401d40 <gettext@plt>
  426240:	mov	x5, x0
  426244:	mov	x4, x19
  426248:	mov	x3, #0x1                   	// #1
  42624c:	mov	x2, x20
  426250:	ldr	x1, [sp, #40]
  426254:	mov	x0, #0x0                   	// #0
  426258:	bl	40e704 <ferror@plt+0xc984>
  42625c:	str	x0, [sp, #72]
  426260:	ldr	x0, [sp, #72]
  426264:	cmp	x0, #0x0
  426268:	b.eq	426278 <ferror@plt+0x244f8>  // b.none
  42626c:	ldr	x0, [sp, #232]
  426270:	ldr	x0, [x0, #32]
  426274:	b	42627c <ferror@plt+0x244fc>
  426278:	mov	x0, #0x0                   	// #0
  42627c:	str	x0, [sp, #80]
  426280:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426284:	add	x0, x0, #0x2d8
  426288:	bl	401d40 <gettext@plt>
  42628c:	bl	401cf0 <printf@plt>
  426290:	ldr	x0, [sp, #40]
  426294:	ldr	x0, [x0, #128]
  426298:	cmp	x0, #0x0
  42629c:	b.ne	4262bc <ferror@plt+0x2453c>  // b.any
  4262a0:	ldr	x0, [sp, #224]
  4262a4:	ldr	w0, [x0]
  4262a8:	mov	w1, w0
  4262ac:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4262b0:	add	x0, x0, #0xee8
  4262b4:	bl	401cf0 <printf@plt>
  4262b8:	b	4262d8 <ferror@plt+0x24558>
  4262bc:	ldr	x1, [sp, #224]
  4262c0:	ldr	x0, [sp, #40]
  4262c4:	bl	40ee18 <ferror@plt+0xd098>
  4262c8:	mov	x1, x0
  4262cc:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4262d0:	add	x0, x0, #0xef0
  4262d4:	bl	401cf0 <printf@plt>
  4262d8:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4262dc:	add	x0, x0, #0xef8
  4262e0:	bl	401d40 <gettext@plt>
  4262e4:	mov	x3, x0
  4262e8:	ldr	x0, [sp, #224]
  4262ec:	ldr	x0, [x0, #24]
  4262f0:	mov	x4, x0
  4262f4:	ldr	x0, [sp, #224]
  4262f8:	ldr	x2, [x0, #32]
  4262fc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  426300:	add	x0, x0, #0x54c
  426304:	ldr	w1, [x0]
  426308:	mov	w0, w1
  42630c:	lsl	w0, w0, #1
  426310:	add	w0, w0, w1
  426314:	mov	w0, w0
  426318:	udiv	x0, x2, x0
  42631c:	mov	x2, x0
  426320:	mov	x1, x4
  426324:	mov	x0, x3
  426328:	bl	401cf0 <printf@plt>
  42632c:	add	x0, sp, #0x38
  426330:	ldr	x2, [sp, #224]
  426334:	mov	x1, x0
  426338:	ldr	x0, [sp, #40]
  42633c:	bl	425074 <ferror@plt+0x232f4>
  426340:	cmp	w0, #0x0
  426344:	b.eq	426364 <ferror@plt+0x245e4>  // b.none
  426348:	ldr	x0, [sp, #64]
  42634c:	cmp	x0, #0x0
  426350:	b.eq	426364 <ferror@plt+0x245e4>  // b.none
  426354:	add	x0, sp, #0x38
  426358:	mov	x1, x0
  42635c:	ldr	x0, [sp, #40]
  426360:	bl	424ab8 <ferror@plt+0x22d38>
  426364:	ldr	x0, [sp, #56]
  426368:	cmp	x0, #0x0
  42636c:	b.eq	426378 <ferror@plt+0x245f8>  // b.none
  426370:	ldr	x0, [sp, #56]
  426374:	bl	401c10 <free@plt>
  426378:	ldr	x0, [sp, #72]
  42637c:	cmp	x0, #0x0
  426380:	b.eq	42638c <ferror@plt+0x2460c>  // b.none
  426384:	ldr	x0, [sp, #72]
  426388:	bl	401c10 <free@plt>
  42638c:	str	xzr, [sp, #56]
  426390:	str	xzr, [sp, #72]
  426394:	ldr	x0, [sp, #208]
  426398:	sub	x1, x0, #0x1
  42639c:	str	x1, [sp, #208]
  4263a0:	cmp	x0, #0x0
  4263a4:	b.ne	4259e8 <ferror@plt+0x23c68>  // b.any
  4263a8:	ldr	x0, [sp, #104]
  4263ac:	cmp	x0, #0x0
  4263b0:	b.eq	4263bc <ferror@plt+0x2463c>  // b.none
  4263b4:	ldr	x0, [sp, #104]
  4263b8:	bl	401c10 <free@plt>
  4263bc:	ldr	x0, [sp, #136]
  4263c0:	cmp	x0, #0x0
  4263c4:	b.eq	4263d0 <ferror@plt+0x24650>  // b.none
  4263c8:	ldr	x0, [sp, #136]
  4263cc:	bl	401c10 <free@plt>
  4263d0:	ldr	w0, [sp, #196]
  4263d4:	ldp	x19, x20, [sp, #16]
  4263d8:	ldp	x29, x30, [sp], #240
  4263dc:	ret
  4263e0:	sub	sp, sp, #0x60
  4263e4:	stp	x29, x30, [sp, #16]
  4263e8:	add	x29, sp, #0x10
  4263ec:	str	x0, [sp, #40]
  4263f0:	str	x1, [sp, #32]
  4263f4:	mov	w0, #0x1                   	// #1
  4263f8:	str	w0, [sp, #68]
  4263fc:	ldr	x0, [sp, #32]
  426400:	ldr	x0, [x0, #32]
  426404:	lsl	x0, x0, #5
  426408:	bl	474714 <warn@@Base+0x5740>
  42640c:	mov	x1, x0
  426410:	ldr	x0, [sp, #32]
  426414:	str	x1, [x0, #40]
  426418:	str	xzr, [sp, #72]
  42641c:	str	xzr, [sp, #80]
  426420:	b	4264b8 <ferror@plt+0x24738>
  426424:	ldr	x0, [sp, #32]
  426428:	ldr	x1, [x0, #24]
  42642c:	ldr	x0, [sp, #80]
  426430:	lsl	x0, x0, #5
  426434:	add	x0, x1, x0
  426438:	ldr	x0, [x0]
  42643c:	cmp	x0, #0x0
  426440:	b.eq	4264ac <ferror@plt+0x2472c>  // b.none
  426444:	ldr	x0, [sp, #32]
  426448:	ldr	x1, [x0, #24]
  42644c:	ldr	x0, [sp, #80]
  426450:	lsl	x0, x0, #5
  426454:	add	x0, x1, x0
  426458:	ldrb	w0, [x0, #24]
  42645c:	and	w0, w0, #0xf
  426460:	cmp	w0, #0x2
  426464:	b.ne	4264ac <ferror@plt+0x2472c>  // b.any
  426468:	ldr	x0, [sp, #32]
  42646c:	ldr	x1, [x0, #24]
  426470:	ldr	x0, [sp, #80]
  426474:	lsl	x0, x0, #5
  426478:	add	x3, x1, x0
  42647c:	ldr	x0, [sp, #32]
  426480:	ldr	x1, [x0, #40]
  426484:	ldr	x0, [sp, #72]
  426488:	add	x2, x0, #0x1
  42648c:	str	x2, [sp, #72]
  426490:	lsl	x0, x0, #5
  426494:	add	x0, x1, x0
  426498:	mov	x2, x0
  42649c:	ldp	x0, x1, [x3]
  4264a0:	stp	x0, x1, [x2]
  4264a4:	ldp	x0, x1, [x3, #16]
  4264a8:	stp	x0, x1, [x2, #16]
  4264ac:	ldr	x0, [sp, #80]
  4264b0:	add	x0, x0, #0x1
  4264b4:	str	x0, [sp, #80]
  4264b8:	ldr	x0, [sp, #32]
  4264bc:	ldr	x0, [x0, #32]
  4264c0:	ldr	x1, [sp, #80]
  4264c4:	cmp	x1, x0
  4264c8:	b.cc	426424 <ferror@plt+0x246a4>  // b.lo, b.ul, b.last
  4264cc:	ldr	x0, [sp, #32]
  4264d0:	ldr	x1, [sp, #72]
  4264d4:	str	x1, [x0, #48]
  4264d8:	ldr	x0, [sp, #32]
  4264dc:	ldr	x4, [x0, #40]
  4264e0:	ldr	x0, [sp, #32]
  4264e4:	ldr	x1, [x0, #48]
  4264e8:	adrp	x0, 424000 <ferror@plt+0x22280>
  4264ec:	add	x3, x0, #0xa50
  4264f0:	mov	x2, #0x20                  	// #32
  4264f4:	mov	x0, x4
  4264f8:	bl	4019f0 <qsort@plt>
  4264fc:	ldr	x0, [sp, #32]
  426500:	ldr	x0, [x0]
  426504:	str	x0, [sp, #88]
  426508:	b	426a0c <ferror@plt+0x24c8c>
  42650c:	ldr	x0, [sp, #32]
  426510:	ldr	x8, [x0, #40]
  426514:	ldr	x0, [sp, #32]
  426518:	ldr	x2, [x0, #48]
  42651c:	ldr	x0, [sp, #32]
  426520:	ldr	x3, [x0, #56]
  426524:	ldr	x0, [sp, #32]
  426528:	ldr	x4, [x0, #64]
  42652c:	add	x5, sp, #0x30
  426530:	ldr	x0, [sp, #88]
  426534:	add	x1, sp, #0x38
  426538:	str	x1, [sp]
  42653c:	mov	x7, x5
  426540:	ldp	x5, x6, [x0]
  426544:	mov	x1, x8
  426548:	ldr	x0, [sp, #40]
  42654c:	bl	42485c <ferror@plt+0x22adc>
  426550:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  426554:	add	x0, x0, #0x708
  426558:	ldr	x0, [x0]
  42655c:	mov	x3, x0
  426560:	mov	x2, #0x2                   	// #2
  426564:	mov	x1, #0x1                   	// #1
  426568:	adrp	x0, 495000 <warn@@Base+0x2602c>
  42656c:	add	x0, x0, #0xff0
  426570:	bl	401c60 <fwrite@plt>
  426574:	ldr	x0, [sp, #48]
  426578:	cmp	x0, #0x0
  42657c:	b.eq	4265bc <ferror@plt+0x2483c>  // b.none
  426580:	ldr	x2, [sp, #48]
  426584:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  426588:	add	x0, x0, #0x708
  42658c:	ldr	x0, [x0]
  426590:	mov	x1, x0
  426594:	mov	x0, x2
  426598:	bl	401950 <fputs@plt>
  42659c:	ldr	x0, [sp, #56]
  4265a0:	cmp	x0, #0x0
  4265a4:	b.eq	4265bc <ferror@plt+0x2483c>  // b.none
  4265a8:	ldr	x0, [sp, #56]
  4265ac:	mov	x1, x0
  4265b0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4265b4:	add	x0, x0, #0xff8
  4265b8:	bl	401cf0 <printf@plt>
  4265bc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4265c0:	add	x0, x0, #0x708
  4265c4:	ldr	x0, [x0]
  4265c8:	mov	x3, x0
  4265cc:	mov	x2, #0x4                   	// #4
  4265d0:	mov	x1, #0x1                   	// #1
  4265d4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4265d8:	add	x0, x0, #0x0
  4265dc:	bl	401c60 <fwrite@plt>
  4265e0:	ldr	x0, [sp, #88]
  4265e4:	ldr	x0, [x0, #8]
  4265e8:	mov	w1, #0x4                   	// #4
  4265ec:	bl	40ea20 <ferror@plt+0xcca0>
  4265f0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4265f4:	add	x0, x0, #0x708
  4265f8:	ldr	x0, [x0]
  4265fc:	mov	x1, x0
  426600:	mov	w0, #0x2d                  	// #45
  426604:	bl	4019e0 <fputc@plt>
  426608:	ldr	x0, [sp, #88]
  42660c:	ldr	x0, [x0, #24]
  426610:	mov	w1, #0x4                   	// #4
  426614:	bl	40ea20 <ferror@plt+0xcca0>
  426618:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42661c:	add	x0, x0, #0x2f0
  426620:	bl	401cf0 <printf@plt>
  426624:	ldr	x0, [sp, #88]
  426628:	ldrb	w0, [x0, #32]
  42662c:	and	w0, w0, #0x1
  426630:	and	w0, w0, #0xff
  426634:	cmp	w0, #0x0
  426638:	b.eq	426648 <ferror@plt+0x248c8>  // b.none
  42663c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426640:	add	x0, x0, #0x2f8
  426644:	bl	401cf0 <printf@plt>
  426648:	ldr	x0, [sp, #88]
  42664c:	ldrb	w0, [x0, #32]
  426650:	and	w0, w0, #0x2
  426654:	and	w0, w0, #0xff
  426658:	cmp	w0, #0x0
  42665c:	b.eq	42666c <ferror@plt+0x248ec>  // b.none
  426660:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426664:	add	x0, x0, #0x308
  426668:	bl	401cf0 <printf@plt>
  42666c:	ldr	x0, [sp, #88]
  426670:	ldrb	w0, [x0, #32]
  426674:	and	w0, w0, #0x4
  426678:	and	w0, w0, #0xff
  42667c:	cmp	w0, #0x0
  426680:	b.eq	426690 <ferror@plt+0x24910>  // b.none
  426684:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426688:	add	x0, x0, #0x318
  42668c:	bl	401cf0 <printf@plt>
  426690:	ldr	x0, [sp, #88]
  426694:	ldrb	w0, [x0, #32]
  426698:	and	w0, w0, #0x40
  42669c:	and	w0, w0, #0xff
  4266a0:	cmp	w0, #0x0
  4266a4:	b.eq	4266b4 <ferror@plt+0x24934>  // b.none
  4266a8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4266ac:	add	x0, x0, #0x330
  4266b0:	bl	401cf0 <printf@plt>
  4266b4:	ldr	x0, [sp, #88]
  4266b8:	ldrh	w0, [x0, #32]
  4266bc:	and	w0, w0, #0x780
  4266c0:	and	w0, w0, #0xffff
  4266c4:	cmp	w0, #0x0
  4266c8:	b.eq	4266ec <ferror@plt+0x2496c>  // b.none
  4266cc:	ldr	x0, [sp, #88]
  4266d0:	ldrh	w0, [x0, #32]
  4266d4:	ubfx	x0, x0, #7, #4
  4266d8:	and	w0, w0, #0xff
  4266dc:	mov	w1, w0
  4266e0:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4266e4:	add	x0, x0, #0x340
  4266e8:	bl	401cf0 <printf@plt>
  4266ec:	ldr	x0, [sp, #88]
  4266f0:	ldrb	w0, [x0, #33]
  4266f4:	and	w0, w0, #0xfffffff8
  4266f8:	and	w0, w0, #0xff
  4266fc:	cmp	w0, #0x0
  426700:	b.eq	426724 <ferror@plt+0x249a4>  // b.none
  426704:	ldr	x0, [sp, #88]
  426708:	ldrb	w0, [x0, #33]
  42670c:	ubfx	x0, x0, #3, #5
  426710:	and	w0, w0, #0xff
  426714:	mov	w1, w0
  426718:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42671c:	add	x0, x0, #0x350
  426720:	bl	401cf0 <printf@plt>
  426724:	ldr	x0, [sp, #88]
  426728:	ldrb	w0, [x0, #34]
  42672c:	and	w0, w0, #0x1
  426730:	and	w0, w0, #0xff
  426734:	cmp	w0, #0x0
  426738:	b.eq	426748 <ferror@plt+0x249c8>  // b.none
  42673c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426740:	add	x0, x0, #0x360
  426744:	bl	401cf0 <printf@plt>
  426748:	ldr	x0, [sp, #88]
  42674c:	ldrb	w0, [x0, #34]
  426750:	and	w0, w0, #0x2
  426754:	and	w0, w0, #0xff
  426758:	cmp	w0, #0x0
  42675c:	b.eq	42676c <ferror@plt+0x249ec>  // b.none
  426760:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426764:	add	x0, x0, #0x370
  426768:	bl	401cf0 <printf@plt>
  42676c:	ldr	x0, [sp, #88]
  426770:	ldrb	w0, [x0, #34]
  426774:	and	w0, w0, #0x4
  426778:	and	w0, w0, #0xff
  42677c:	cmp	w0, #0x0
  426780:	b.eq	426790 <ferror@plt+0x24a10>  // b.none
  426784:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426788:	add	x0, x0, #0x380
  42678c:	bl	401cf0 <printf@plt>
  426790:	ldr	x0, [sp, #88]
  426794:	ldrb	w0, [x0, #34]
  426798:	and	w0, w0, #0x8
  42679c:	and	w0, w0, #0xff
  4267a0:	cmp	w0, #0x0
  4267a4:	b.eq	4267b4 <ferror@plt+0x24a34>  // b.none
  4267a8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4267ac:	add	x0, x0, #0x398
  4267b0:	bl	401cf0 <printf@plt>
  4267b4:	ldr	x0, [sp, #88]
  4267b8:	ldrb	w0, [x0, #34]
  4267bc:	and	w0, w0, #0x10
  4267c0:	and	w0, w0, #0xff
  4267c4:	cmp	w0, #0x0
  4267c8:	b.eq	4267d8 <ferror@plt+0x24a58>  // b.none
  4267cc:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4267d0:	add	x0, x0, #0x3b8
  4267d4:	bl	401cf0 <printf@plt>
  4267d8:	ldr	x0, [sp, #88]
  4267dc:	ldrb	w0, [x0, #34]
  4267e0:	and	w0, w0, #0x20
  4267e4:	and	w0, w0, #0xff
  4267e8:	cmp	w0, #0x0
  4267ec:	b.eq	4267fc <ferror@plt+0x24a7c>  // b.none
  4267f0:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4267f4:	add	x0, x0, #0x3d0
  4267f8:	bl	401cf0 <printf@plt>
  4267fc:	ldr	x0, [sp, #88]
  426800:	ldrb	w0, [x0, #34]
  426804:	and	w0, w0, #0x40
  426808:	and	w0, w0, #0xff
  42680c:	cmp	w0, #0x0
  426810:	b.eq	426820 <ferror@plt+0x24aa0>  // b.none
  426814:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426818:	add	x0, x0, #0x3f0
  42681c:	bl	401cf0 <printf@plt>
  426820:	ldr	x0, [sp, #88]
  426824:	ldrb	w0, [x0, #34]
  426828:	and	w0, w0, #0xffffff80
  42682c:	and	w0, w0, #0xff
  426830:	cmp	w0, #0x0
  426834:	b.eq	426844 <ferror@plt+0x24ac4>  // b.none
  426838:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42683c:	add	x0, x0, #0x400
  426840:	bl	401cf0 <printf@plt>
  426844:	ldr	x0, [sp, #88]
  426848:	ldrb	w0, [x0, #35]
  42684c:	and	w0, w0, #0x1
  426850:	and	w0, w0, #0xff
  426854:	cmp	w0, #0x0
  426858:	b.eq	426868 <ferror@plt+0x24ae8>  // b.none
  42685c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426860:	add	x0, x0, #0x410
  426864:	bl	401cf0 <printf@plt>
  426868:	ldr	x0, [sp, #88]
  42686c:	ldrb	w0, [x0, #35]
  426870:	and	w0, w0, #0x2
  426874:	and	w0, w0, #0xff
  426878:	cmp	w0, #0x0
  42687c:	b.eq	42688c <ferror@plt+0x24b0c>  // b.none
  426880:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426884:	add	x0, x0, #0x420
  426888:	bl	401cf0 <printf@plt>
  42688c:	ldr	x0, [sp, #88]
  426890:	ldrb	w0, [x0, #35]
  426894:	and	w0, w0, #0x8
  426898:	and	w0, w0, #0xff
  42689c:	cmp	w0, #0x0
  4268a0:	b.eq	4268b0 <ferror@plt+0x24b30>  // b.none
  4268a4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4268a8:	add	x0, x0, #0x438
  4268ac:	bl	401cf0 <printf@plt>
  4268b0:	ldr	x0, [sp, #88]
  4268b4:	ldrb	w0, [x0, #35]
  4268b8:	and	w0, w0, #0x10
  4268bc:	and	w0, w0, #0xff
  4268c0:	cmp	w0, #0x0
  4268c4:	b.eq	4268d4 <ferror@plt+0x24b54>  // b.none
  4268c8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4268cc:	add	x0, x0, #0x448
  4268d0:	bl	401cf0 <printf@plt>
  4268d4:	ldr	x0, [sp, #88]
  4268d8:	ldrb	w0, [x0, #35]
  4268dc:	and	w0, w0, #0x20
  4268e0:	and	w0, w0, #0xff
  4268e4:	cmp	w0, #0x0
  4268e8:	b.eq	4268f8 <ferror@plt+0x24b78>  // b.none
  4268ec:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4268f0:	add	x0, x0, #0x458
  4268f4:	bl	401cf0 <printf@plt>
  4268f8:	ldr	x0, [sp, #88]
  4268fc:	ldrb	w0, [x0, #35]
  426900:	and	w0, w0, #0x40
  426904:	and	w0, w0, #0xff
  426908:	cmp	w0, #0x0
  42690c:	b.eq	42691c <ferror@plt+0x24b9c>  // b.none
  426910:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426914:	add	x0, x0, #0x470
  426918:	bl	401cf0 <printf@plt>
  42691c:	ldr	x0, [sp, #88]
  426920:	ldrb	w0, [x0, #35]
  426924:	and	w0, w0, #0xffffff80
  426928:	and	w0, w0, #0xff
  42692c:	cmp	w0, #0x0
  426930:	b.eq	426940 <ferror@plt+0x24bc0>  // b.none
  426934:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426938:	add	x0, x0, #0x488
  42693c:	bl	401cf0 <printf@plt>
  426940:	ldr	x0, [sp, #88]
  426944:	ldrb	w0, [x0, #36]
  426948:	and	w0, w0, #0x1
  42694c:	and	w0, w0, #0xff
  426950:	cmp	w0, #0x0
  426954:	b.eq	426964 <ferror@plt+0x24be4>  // b.none
  426958:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42695c:	add	x0, x0, #0x4a0
  426960:	bl	401cf0 <printf@plt>
  426964:	ldr	x0, [sp, #88]
  426968:	ldrb	w0, [x0, #36]
  42696c:	and	w0, w0, #0x2
  426970:	and	w0, w0, #0xff
  426974:	cmp	w0, #0x0
  426978:	b.eq	426988 <ferror@plt+0x24c08>  // b.none
  42697c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426980:	add	x0, x0, #0x4c0
  426984:	bl	401cf0 <printf@plt>
  426988:	ldr	x0, [sp, #88]
  42698c:	ldrb	w0, [x0, #36]
  426990:	and	w0, w0, #0x4
  426994:	and	w0, w0, #0xff
  426998:	cmp	w0, #0x0
  42699c:	b.eq	4269ac <ferror@plt+0x24c2c>  // b.none
  4269a0:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4269a4:	add	x0, x0, #0x4d8
  4269a8:	bl	401cf0 <printf@plt>
  4269ac:	ldr	x0, [sp, #88]
  4269b0:	ldrb	w0, [x0, #36]
  4269b4:	and	w0, w0, #0x8
  4269b8:	and	w0, w0, #0xff
  4269bc:	cmp	w0, #0x0
  4269c0:	b.eq	4269d0 <ferror@plt+0x24c50>  // b.none
  4269c4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4269c8:	add	x0, x0, #0x4e8
  4269cc:	bl	401cf0 <printf@plt>
  4269d0:	ldr	x0, [sp, #88]
  4269d4:	ldr	w0, [x0, #36]
  4269d8:	and	w0, w0, #0xffffffe0
  4269dc:	cmp	w0, #0x0
  4269e0:	b.eq	426a00 <ferror@plt+0x24c80>  // b.none
  4269e4:	ldr	x0, [sp, #88]
  4269e8:	ldr	w0, [x0, #36]
  4269ec:	lsr	w0, w0, #5
  4269f0:	mov	w1, w0
  4269f4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4269f8:	add	x0, x0, #0x4f8
  4269fc:	bl	401cf0 <printf@plt>
  426a00:	ldr	x0, [sp, #88]
  426a04:	add	x0, x0, #0x28
  426a08:	str	x0, [sp, #88]
  426a0c:	ldr	x0, [sp, #32]
  426a10:	ldr	x2, [x0]
  426a14:	ldr	x0, [sp, #32]
  426a18:	ldr	x1, [x0, #8]
  426a1c:	mov	x0, x1
  426a20:	lsl	x0, x0, #2
  426a24:	add	x0, x0, x1
  426a28:	lsl	x0, x0, #3
  426a2c:	add	x0, x2, x0
  426a30:	ldr	x1, [sp, #88]
  426a34:	cmp	x1, x0
  426a38:	b.cc	42650c <ferror@plt+0x2478c>  // b.lo, b.ul, b.last
  426a3c:	mov	w0, #0xa                   	// #10
  426a40:	bl	401d20 <putchar@plt>
  426a44:	ldr	x0, [sp, #32]
  426a48:	ldr	x0, [x0, #40]
  426a4c:	bl	401c10 <free@plt>
  426a50:	ldr	w0, [sp, #68]
  426a54:	ldp	x29, x30, [sp, #16]
  426a58:	add	sp, sp, #0x60
  426a5c:	ret
  426a60:	stp	x29, x30, [sp, #-208]!
  426a64:	mov	x29, sp
  426a68:	str	x19, [sp, #16]
  426a6c:	str	x0, [sp, #56]
  426a70:	str	x1, [sp, #48]
  426a74:	str	x2, [sp, #40]
  426a78:	ldr	x0, [sp, #56]
  426a7c:	ldr	w0, [x0, #92]
  426a80:	cmp	w0, #0x0
  426a84:	b.eq	426b54 <ferror@plt+0x24dd4>  // b.none
  426a88:	ldr	x0, [sp, #56]
  426a8c:	bl	41d4fc <ferror@plt+0x1b77c>
  426a90:	cmp	w0, #0x0
  426a94:	b.ne	426aa0 <ferror@plt+0x24d20>  // b.any
  426a98:	mov	w0, #0x0                   	// #0
  426a9c:	b	427434 <ferror@plt+0x256b4>
  426aa0:	ldr	x0, [sp, #56]
  426aa4:	ldr	x0, [x0, #120]
  426aa8:	str	x0, [sp, #200]
  426aac:	b	426b2c <ferror@plt+0x24dac>
  426ab0:	ldr	x0, [sp, #200]
  426ab4:	ldr	x0, [x0]
  426ab8:	cmp	x0, #0x1
  426abc:	b.ne	426b1c <ferror@plt+0x24d9c>  // b.any
  426ac0:	ldr	x0, [sp, #40]
  426ac4:	ldr	x1, [x0, #16]
  426ac8:	ldr	x0, [sp, #200]
  426acc:	ldr	x0, [x0, #24]
  426ad0:	cmp	x1, x0
  426ad4:	b.cc	426b20 <ferror@plt+0x24da0>  // b.lo, b.ul, b.last
  426ad8:	ldr	x0, [sp, #40]
  426adc:	ldr	x1, [x0, #16]
  426ae0:	ldr	x0, [sp, #40]
  426ae4:	ldr	x0, [x0, #32]
  426ae8:	add	x1, x1, x0
  426aec:	ldr	x0, [sp, #200]
  426af0:	ldr	x2, [x0, #24]
  426af4:	ldr	x0, [sp, #200]
  426af8:	ldr	x0, [x0, #48]
  426afc:	add	x0, x2, x0
  426b00:	cmp	x1, x0
  426b04:	b.hi	426b20 <ferror@plt+0x24da0>  // b.pmore
  426b08:	ldr	x0, [sp, #200]
  426b0c:	ldr	x1, [x0, #24]
  426b10:	ldr	x0, [sp, #48]
  426b14:	str	x1, [x0, #16]
  426b18:	b	426b54 <ferror@plt+0x24dd4>
  426b1c:	nop
  426b20:	ldr	x0, [sp, #200]
  426b24:	add	x0, x0, #0x40
  426b28:	str	x0, [sp, #200]
  426b2c:	ldr	x0, [sp, #56]
  426b30:	ldr	x1, [x0, #120]
  426b34:	ldr	x0, [sp, #56]
  426b38:	ldr	w0, [x0, #92]
  426b3c:	mov	w0, w0
  426b40:	lsl	x0, x0, #6
  426b44:	add	x0, x1, x0
  426b48:	ldr	x1, [sp, #200]
  426b4c:	cmp	x1, x0
  426b50:	b.cc	426ab0 <ferror@plt+0x24d30>  // b.lo, b.ul, b.last
  426b54:	ldr	x0, [sp, #40]
  426b58:	ldr	x0, [x0, #32]
  426b5c:	str	x0, [sp, #160]
  426b60:	ldr	x0, [sp, #40]
  426b64:	ldr	x0, [x0, #24]
  426b68:	mov	x19, x0
  426b6c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  426b70:	add	x0, x0, #0xd8
  426b74:	bl	401d40 <gettext@plt>
  426b78:	mov	x5, x0
  426b7c:	ldr	x4, [sp, #160]
  426b80:	mov	x3, #0x1                   	// #1
  426b84:	mov	x2, x19
  426b88:	ldr	x1, [sp, #56]
  426b8c:	mov	x0, #0x0                   	// #0
  426b90:	bl	40e704 <ferror@plt+0xc984>
  426b94:	str	x0, [sp, #152]
  426b98:	ldr	x0, [sp, #152]
  426b9c:	cmp	x0, #0x0
  426ba0:	b.ne	426bac <ferror@plt+0x24e2c>  // b.any
  426ba4:	mov	w0, #0x0                   	// #0
  426ba8:	b	427434 <ferror@plt+0x256b4>
  426bac:	mov	x0, #0x10                  	// #16
  426bb0:	str	x0, [sp, #144]
  426bb4:	ldr	x1, [sp, #160]
  426bb8:	ldr	x0, [sp, #144]
  426bbc:	udiv	x0, x1, x0
  426bc0:	str	x0, [sp, #136]
  426bc4:	ldr	x1, [sp, #144]
  426bc8:	ldr	x0, [sp, #136]
  426bcc:	mul	x0, x1, x0
  426bd0:	str	x0, [sp, #160]
  426bd4:	mov	x1, #0x28                  	// #40
  426bd8:	ldr	x0, [sp, #136]
  426bdc:	bl	46d914 <ferror@plt+0x6bb94>
  426be0:	mov	x1, x0
  426be4:	ldr	x0, [sp, #48]
  426be8:	str	x1, [x0]
  426bec:	ldr	x0, [sp, #48]
  426bf0:	ldr	x0, [x0]
  426bf4:	str	x0, [sp, #192]
  426bf8:	ldr	x0, [sp, #152]
  426bfc:	str	x0, [sp, #168]
  426c00:	b	4270a8 <ferror@plt+0x25328>
  426c04:	ldr	x0, [sp, #192]
  426c08:	strh	wzr, [x0]
  426c0c:	ldr	x0, [sp, #192]
  426c10:	strh	wzr, [x0, #16]
  426c14:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  426c18:	add	x0, x0, #0x580
  426c1c:	ldr	x2, [x0]
  426c20:	mov	w1, #0x4                   	// #4
  426c24:	ldr	x0, [sp, #168]
  426c28:	blr	x2
  426c2c:	mov	x1, x0
  426c30:	ldr	x0, [sp, #192]
  426c34:	str	x1, [x0, #8]
  426c38:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  426c3c:	add	x0, x0, #0x580
  426c40:	ldr	x2, [x0]
  426c44:	ldr	x0, [sp, #168]
  426c48:	add	x0, x0, #0x4
  426c4c:	mov	w1, #0x4                   	// #4
  426c50:	blr	x2
  426c54:	mov	x1, x0
  426c58:	ldr	x0, [sp, #192]
  426c5c:	str	x1, [x0, #24]
  426c60:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  426c64:	add	x0, x0, #0x580
  426c68:	ldr	x2, [x0]
  426c6c:	ldr	x0, [sp, #168]
  426c70:	add	x0, x0, #0x8
  426c74:	mov	w1, #0x4                   	// #4
  426c78:	blr	x2
  426c7c:	str	w0, [sp, #92]
  426c80:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  426c84:	add	x0, x0, #0x580
  426c88:	ldr	x2, [x0]
  426c8c:	ldr	x0, [sp, #168]
  426c90:	add	x0, x0, #0xc
  426c94:	mov	w1, #0x4                   	// #4
  426c98:	blr	x2
  426c9c:	str	w0, [sp, #88]
  426ca0:	ldr	x0, [sp, #192]
  426ca4:	ldr	x1, [x0, #8]
  426ca8:	ldr	x0, [sp, #48]
  426cac:	ldr	x0, [x0, #16]
  426cb0:	add	x1, x1, x0
  426cb4:	ldr	x0, [sp, #192]
  426cb8:	str	x1, [x0, #8]
  426cbc:	ldr	x0, [sp, #192]
  426cc0:	ldr	x1, [x0, #24]
  426cc4:	ldr	x0, [sp, #48]
  426cc8:	ldr	x0, [x0, #16]
  426ccc:	add	x1, x1, x0
  426cd0:	ldr	x0, [sp, #192]
  426cd4:	str	x1, [x0, #24]
  426cd8:	ldr	w0, [sp, #92]
  426cdc:	lsr	w0, w0, #31
  426ce0:	and	w0, w0, #0x1
  426ce4:	and	w2, w0, #0xff
  426ce8:	ldr	x1, [sp, #192]
  426cec:	ldrb	w0, [x1, #32]
  426cf0:	bfxil	w0, w2, #0, #1
  426cf4:	strb	w0, [x1, #32]
  426cf8:	ldr	w0, [sp, #92]
  426cfc:	lsr	w0, w0, #30
  426d00:	and	w0, w0, #0x1
  426d04:	and	w2, w0, #0xff
  426d08:	ldr	x1, [sp, #192]
  426d0c:	ldrb	w0, [x1, #32]
  426d10:	bfi	w0, w2, #1, #1
  426d14:	strb	w0, [x1, #32]
  426d18:	ldr	w0, [sp, #92]
  426d1c:	lsr	w0, w0, #29
  426d20:	and	w0, w0, #0x1
  426d24:	and	w2, w0, #0xff
  426d28:	ldr	x1, [sp, #192]
  426d2c:	ldrb	w0, [x1, #32]
  426d30:	bfi	w0, w2, #2, #1
  426d34:	strb	w0, [x1, #32]
  426d38:	ldr	w0, [sp, #92]
  426d3c:	lsr	w0, w0, #27
  426d40:	and	w0, w0, #0x3
  426d44:	and	w2, w0, #0xff
  426d48:	ldr	x1, [sp, #192]
  426d4c:	ldrb	w0, [x1, #32]
  426d50:	bfi	w0, w2, #3, #2
  426d54:	strb	w0, [x1, #32]
  426d58:	ldr	w0, [sp, #92]
  426d5c:	lsr	w0, w0, #26
  426d60:	and	w0, w0, #0x1
  426d64:	and	w2, w0, #0xff
  426d68:	ldr	x1, [sp, #192]
  426d6c:	ldrb	w0, [x1, #32]
  426d70:	bfi	w0, w2, #5, #1
  426d74:	strb	w0, [x1, #32]
  426d78:	ldr	w0, [sp, #92]
  426d7c:	lsr	w0, w0, #25
  426d80:	and	w0, w0, #0x1
  426d84:	and	w2, w0, #0xff
  426d88:	ldr	x1, [sp, #192]
  426d8c:	ldrb	w0, [x1, #32]
  426d90:	bfi	w0, w2, #6, #1
  426d94:	strb	w0, [x1, #32]
  426d98:	ldr	w0, [sp, #92]
  426d9c:	lsr	w0, w0, #21
  426da0:	and	w0, w0, #0xf
  426da4:	and	w2, w0, #0xff
  426da8:	ldr	x1, [sp, #192]
  426dac:	ldrh	w0, [x1, #32]
  426db0:	bfi	w0, w2, #7, #4
  426db4:	strh	w0, [x1, #32]
  426db8:	ldr	w0, [sp, #92]
  426dbc:	lsr	w0, w0, #16
  426dc0:	and	w0, w0, #0x1f
  426dc4:	and	w2, w0, #0xff
  426dc8:	ldr	x1, [sp, #192]
  426dcc:	ldrb	w0, [x1, #33]
  426dd0:	bfi	w0, w2, #3, #5
  426dd4:	strb	w0, [x1, #33]
  426dd8:	ldr	w0, [sp, #92]
  426ddc:	lsr	w0, w0, #15
  426de0:	and	w0, w0, #0x1
  426de4:	and	w2, w0, #0xff
  426de8:	ldr	x1, [sp, #192]
  426dec:	ldrb	w0, [x1, #34]
  426df0:	bfxil	w0, w2, #0, #1
  426df4:	strb	w0, [x1, #34]
  426df8:	ldr	w0, [sp, #92]
  426dfc:	lsr	w0, w0, #14
  426e00:	and	w0, w0, #0x1
  426e04:	and	w2, w0, #0xff
  426e08:	ldr	x1, [sp, #192]
  426e0c:	ldrb	w0, [x1, #34]
  426e10:	bfi	w0, w2, #1, #1
  426e14:	strb	w0, [x1, #34]
  426e18:	ldr	w0, [sp, #92]
  426e1c:	lsr	w0, w0, #13
  426e20:	and	w0, w0, #0x1
  426e24:	and	w2, w0, #0xff
  426e28:	ldr	x1, [sp, #192]
  426e2c:	ldrb	w0, [x1, #34]
  426e30:	bfi	w0, w2, #2, #1
  426e34:	strb	w0, [x1, #34]
  426e38:	ldr	w0, [sp, #92]
  426e3c:	lsr	w0, w0, #12
  426e40:	and	w0, w0, #0x1
  426e44:	and	w2, w0, #0xff
  426e48:	ldr	x1, [sp, #192]
  426e4c:	ldrb	w0, [x1, #34]
  426e50:	bfi	w0, w2, #3, #1
  426e54:	strb	w0, [x1, #34]
  426e58:	ldr	w0, [sp, #92]
  426e5c:	lsr	w0, w0, #11
  426e60:	and	w0, w0, #0x1
  426e64:	and	w2, w0, #0xff
  426e68:	ldr	x1, [sp, #192]
  426e6c:	ldrb	w0, [x1, #34]
  426e70:	bfi	w0, w2, #4, #1
  426e74:	strb	w0, [x1, #34]
  426e78:	ldr	w0, [sp, #92]
  426e7c:	lsr	w0, w0, #10
  426e80:	and	w0, w0, #0x1
  426e84:	and	w2, w0, #0xff
  426e88:	ldr	x1, [sp, #192]
  426e8c:	ldrb	w0, [x1, #34]
  426e90:	bfi	w0, w2, #5, #1
  426e94:	strb	w0, [x1, #34]
  426e98:	ldr	w0, [sp, #92]
  426e9c:	lsr	w0, w0, #9
  426ea0:	and	w0, w0, #0x1
  426ea4:	and	w2, w0, #0xff
  426ea8:	ldr	x1, [sp, #192]
  426eac:	ldrb	w0, [x1, #34]
  426eb0:	bfi	w0, w2, #6, #1
  426eb4:	strb	w0, [x1, #34]
  426eb8:	ldr	w0, [sp, #92]
  426ebc:	lsr	w0, w0, #8
  426ec0:	and	w0, w0, #0x1
  426ec4:	and	w2, w0, #0xff
  426ec8:	ldr	x1, [sp, #192]
  426ecc:	ldrb	w0, [x1, #34]
  426ed0:	bfi	w0, w2, #7, #1
  426ed4:	strb	w0, [x1, #34]
  426ed8:	ldr	w0, [sp, #92]
  426edc:	lsr	w0, w0, #7
  426ee0:	and	w0, w0, #0x1
  426ee4:	and	w2, w0, #0xff
  426ee8:	ldr	x1, [sp, #192]
  426eec:	ldrb	w0, [x1, #35]
  426ef0:	bfxil	w0, w2, #0, #1
  426ef4:	strb	w0, [x1, #35]
  426ef8:	ldr	w0, [sp, #92]
  426efc:	lsr	w0, w0, #6
  426f00:	and	w0, w0, #0x1
  426f04:	and	w2, w0, #0xff
  426f08:	ldr	x1, [sp, #192]
  426f0c:	ldrb	w0, [x1, #35]
  426f10:	bfi	w0, w2, #1, #1
  426f14:	strb	w0, [x1, #35]
  426f18:	ldr	w0, [sp, #92]
  426f1c:	lsr	w0, w0, #5
  426f20:	and	w0, w0, #0x1
  426f24:	and	w2, w0, #0xff
  426f28:	ldr	x1, [sp, #192]
  426f2c:	ldrb	w0, [x1, #35]
  426f30:	bfi	w0, w2, #2, #1
  426f34:	strb	w0, [x1, #35]
  426f38:	ldr	w0, [sp, #92]
  426f3c:	lsr	w0, w0, #4
  426f40:	and	w0, w0, #0x1
  426f44:	and	w2, w0, #0xff
  426f48:	ldr	x1, [sp, #192]
  426f4c:	ldrb	w0, [x1, #35]
  426f50:	bfi	w0, w2, #3, #1
  426f54:	strb	w0, [x1, #35]
  426f58:	ldr	w0, [sp, #92]
  426f5c:	lsr	w0, w0, #3
  426f60:	and	w0, w0, #0x1
  426f64:	and	w2, w0, #0xff
  426f68:	ldr	x1, [sp, #192]
  426f6c:	ldrb	w0, [x1, #35]
  426f70:	bfi	w0, w2, #4, #1
  426f74:	strb	w0, [x1, #35]
  426f78:	ldr	w0, [sp, #92]
  426f7c:	lsr	w0, w0, #2
  426f80:	and	w0, w0, #0x1
  426f84:	and	w2, w0, #0xff
  426f88:	ldr	x1, [sp, #192]
  426f8c:	ldrb	w0, [x1, #35]
  426f90:	bfi	w0, w2, #5, #1
  426f94:	strb	w0, [x1, #35]
  426f98:	ldr	w0, [sp, #92]
  426f9c:	lsr	w0, w0, #1
  426fa0:	and	w0, w0, #0x1
  426fa4:	and	w2, w0, #0xff
  426fa8:	ldr	x1, [sp, #192]
  426fac:	ldrb	w0, [x1, #35]
  426fb0:	bfi	w0, w2, #6, #1
  426fb4:	strb	w0, [x1, #35]
  426fb8:	ldr	w0, [sp, #92]
  426fbc:	and	w0, w0, #0x1
  426fc0:	and	w2, w0, #0xff
  426fc4:	ldr	x1, [sp, #192]
  426fc8:	ldrb	w0, [x1, #35]
  426fcc:	bfi	w0, w2, #7, #1
  426fd0:	strb	w0, [x1, #35]
  426fd4:	ldr	w0, [sp, #88]
  426fd8:	lsr	w0, w0, #31
  426fdc:	and	w0, w0, #0x1
  426fe0:	and	w2, w0, #0xff
  426fe4:	ldr	x1, [sp, #192]
  426fe8:	ldrb	w0, [x1, #36]
  426fec:	bfxil	w0, w2, #0, #1
  426ff0:	strb	w0, [x1, #36]
  426ff4:	ldr	w0, [sp, #88]
  426ff8:	lsr	w0, w0, #30
  426ffc:	and	w0, w0, #0x1
  427000:	and	w2, w0, #0xff
  427004:	ldr	x1, [sp, #192]
  427008:	ldrb	w0, [x1, #36]
  42700c:	bfi	w0, w2, #1, #1
  427010:	strb	w0, [x1, #36]
  427014:	ldr	w0, [sp, #88]
  427018:	lsr	w0, w0, #29
  42701c:	and	w0, w0, #0x1
  427020:	and	w2, w0, #0xff
  427024:	ldr	x1, [sp, #192]
  427028:	ldrb	w0, [x1, #36]
  42702c:	bfi	w0, w2, #2, #1
  427030:	strb	w0, [x1, #36]
  427034:	ldr	w0, [sp, #88]
  427038:	lsr	w0, w0, #28
  42703c:	and	w0, w0, #0x1
  427040:	and	w2, w0, #0xff
  427044:	ldr	x1, [sp, #192]
  427048:	ldrb	w0, [x1, #36]
  42704c:	bfi	w0, w2, #3, #1
  427050:	strb	w0, [x1, #36]
  427054:	ldr	w0, [sp, #88]
  427058:	lsr	w0, w0, #27
  42705c:	and	w0, w0, #0x1
  427060:	and	w2, w0, #0xff
  427064:	ldr	x1, [sp, #192]
  427068:	ldrb	w0, [x1, #36]
  42706c:	bfi	w0, w2, #4, #1
  427070:	strb	w0, [x1, #36]
  427074:	ldr	w0, [sp, #88]
  427078:	and	w2, w0, #0x7ffffff
  42707c:	ldr	x1, [sp, #192]
  427080:	ldr	w0, [x1, #36]
  427084:	bfi	w0, w2, #5, #27
  427088:	str	w0, [x1, #36]
  42708c:	ldr	x1, [sp, #168]
  427090:	ldr	x0, [sp, #144]
  427094:	add	x0, x1, x0
  427098:	str	x0, [sp, #168]
  42709c:	ldr	x0, [sp, #192]
  4270a0:	add	x0, x0, #0x28
  4270a4:	str	x0, [sp, #192]
  4270a8:	ldr	x1, [sp, #152]
  4270ac:	ldr	x0, [sp, #160]
  4270b0:	add	x0, x1, x0
  4270b4:	ldr	x1, [sp, #168]
  4270b8:	cmp	x1, x0
  4270bc:	b.cc	426c04 <ferror@plt+0x24e84>  // b.lo, b.ul, b.last
  4270c0:	ldr	x0, [sp, #152]
  4270c4:	bl	401c10 <free@plt>
  4270c8:	ldr	x0, [sp, #56]
  4270cc:	ldr	x0, [x0, #112]
  4270d0:	str	x0, [sp, #184]
  4270d4:	b	4273f0 <ferror@plt+0x25670>
  4270d8:	ldr	x0, [sp, #184]
  4270dc:	ldr	w0, [x0, #4]
  4270e0:	cmp	w0, #0x4
  4270e4:	b.ne	4273e0 <ferror@plt+0x25660>  // b.any
  4270e8:	ldr	x0, [sp, #184]
  4270ec:	ldr	w1, [x0, #44]
  4270f0:	ldr	x0, [sp, #56]
  4270f4:	ldr	w0, [x0, #100]
  4270f8:	cmp	w1, w0
  4270fc:	b.cs	4273e0 <ferror@plt+0x25660>  // b.hs, b.nlast
  427100:	ldr	x0, [sp, #56]
  427104:	ldr	x2, [x0, #112]
  427108:	ldr	x0, [sp, #184]
  42710c:	ldr	w0, [x0, #44]
  427110:	mov	w1, w0
  427114:	mov	x0, x1
  427118:	lsl	x0, x0, #2
  42711c:	add	x0, x0, x1
  427120:	lsl	x0, x0, #4
  427124:	add	x0, x2, x0
  427128:	ldr	x1, [sp, #40]
  42712c:	cmp	x1, x0
  427130:	b.ne	4273e0 <ferror@plt+0x25660>  // b.any
  427134:	ldr	x0, [sp, #184]
  427138:	ldr	x0, [x0, #24]
  42713c:	mov	x5, x0
  427140:	ldr	x0, [sp, #184]
  427144:	ldr	x0, [x0, #32]
  427148:	add	x2, sp, #0x50
  42714c:	add	x1, sp, #0x48
  427150:	mov	x4, x2
  427154:	mov	x3, x1
  427158:	mov	x2, x0
  42715c:	mov	x1, x5
  427160:	ldr	x0, [sp, #56]
  427164:	bl	40f8a0 <ferror@plt+0xdb20>
  427168:	cmp	w0, #0x0
  42716c:	b.ne	427178 <ferror@plt+0x253f8>  // b.any
  427170:	mov	w0, #0x0                   	// #0
  427174:	b	427434 <ferror@plt+0x256b4>
  427178:	ldr	x0, [sp, #72]
  42717c:	str	x0, [sp, #176]
  427180:	b	4273ac <ferror@plt+0x2562c>
  427184:	ldr	x0, [sp, #176]
  427188:	ldr	x0, [x0, #8]
  42718c:	mov	x1, x0
  427190:	ldr	x0, [sp, #56]
  427194:	bl	410168 <ferror@plt+0xe3e8>
  427198:	str	w0, [sp, #132]
  42719c:	ldr	w0, [sp, #132]
  4271a0:	bl	4052ac <ferror@plt+0x352c>
  4271a4:	str	x0, [sp, #120]
  4271a8:	ldr	x0, [sp, #120]
  4271ac:	cmp	x0, #0x0
  4271b0:	b.ne	4271cc <ferror@plt+0x2544c>  // b.any
  4271b4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4271b8:	add	x0, x0, #0xe8
  4271bc:	bl	401d40 <gettext@plt>
  4271c0:	ldr	w1, [sp, #132]
  4271c4:	bl	46efd4 <warn@@Base>
  4271c8:	b	4273a0 <ferror@plt+0x25620>
  4271cc:	mov	x2, #0xf                   	// #15
  4271d0:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4271d4:	add	x1, x0, #0x510
  4271d8:	ldr	x0, [sp, #120]
  4271dc:	bl	401a90 <strncmp@plt>
  4271e0:	cmp	w0, #0x0
  4271e4:	b.eq	427200 <ferror@plt+0x25480>  // b.none
  4271e8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4271ec:	add	x0, x0, #0x120
  4271f0:	bl	401d40 <gettext@plt>
  4271f4:	ldr	x1, [sp, #120]
  4271f8:	bl	46efd4 <warn@@Base>
  4271fc:	b	4273a0 <ferror@plt+0x25620>
  427200:	ldr	x0, [sp, #176]
  427204:	ldr	x1, [x0]
  427208:	ldr	x0, [sp, #144]
  42720c:	udiv	x0, x1, x0
  427210:	str	x0, [sp, #112]
  427214:	ldr	x0, [sp, #48]
  427218:	ldr	x0, [x0, #8]
  42721c:	ldr	x1, [sp, #112]
  427220:	cmp	x1, x0
  427224:	b.cc	427240 <ferror@plt+0x254c0>  // b.lo, b.ul, b.last
  427228:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42722c:	add	x0, x0, #0x150
  427230:	bl	401d40 <gettext@plt>
  427234:	ldr	x1, [sp, #112]
  427238:	bl	46efd4 <warn@@Base>
  42723c:	b	4273a0 <ferror@plt+0x25620>
  427240:	ldr	x0, [sp, #176]
  427244:	ldr	x0, [x0, #8]
  427248:	bl	4101d4 <ferror@plt+0xe454>
  42724c:	str	w0, [sp, #108]
  427250:	ldr	w1, [sp, #108]
  427254:	ldr	x0, [sp, #48]
  427258:	ldr	x0, [x0, #32]
  42725c:	cmp	x1, x0
  427260:	b.cc	42727c <ferror@plt+0x254fc>  // b.lo, b.ul, b.last
  427264:	adrp	x0, 496000 <warn@@Base+0x2702c>
  427268:	add	x0, x0, #0x180
  42726c:	bl	401d40 <gettext@plt>
  427270:	ldr	w1, [sp, #108]
  427274:	bl	46efd4 <warn@@Base>
  427278:	b	4273a0 <ferror@plt+0x25620>
  42727c:	ldr	x0, [sp, #48]
  427280:	ldr	x1, [x0, #24]
  427284:	ldr	w0, [sp, #108]
  427288:	lsl	x0, x0, #5
  42728c:	add	x0, x1, x0
  427290:	str	x0, [sp, #96]
  427294:	ldr	x0, [sp, #176]
  427298:	ldr	x0, [x0]
  42729c:	ldr	x1, [sp, #144]
  4272a0:	udiv	x2, x0, x1
  4272a4:	ldr	x1, [sp, #144]
  4272a8:	mul	x1, x2, x1
  4272ac:	sub	x0, x0, x1
  4272b0:	lsr	x0, x0, #2
  4272b4:	cmp	x0, #0x0
  4272b8:	b.eq	4272c8 <ferror@plt+0x25548>  // b.none
  4272bc:	cmp	x0, #0x1
  4272c0:	b.eq	427334 <ferror@plt+0x255b4>  // b.none
  4272c4:	b	4273a0 <ferror@plt+0x25620>
  4272c8:	ldr	x0, [sp, #96]
  4272cc:	ldr	w3, [x0, #28]
  4272d0:	ldr	x0, [sp, #48]
  4272d4:	ldr	x2, [x0]
  4272d8:	ldr	x1, [sp, #112]
  4272dc:	mov	x0, x1
  4272e0:	lsl	x0, x0, #2
  4272e4:	add	x0, x0, x1
  4272e8:	lsl	x0, x0, #3
  4272ec:	add	x0, x2, x0
  4272f0:	and	w1, w3, #0xffff
  4272f4:	strh	w1, [x0]
  4272f8:	ldr	x0, [sp, #96]
  4272fc:	ldr	x3, [x0]
  427300:	ldr	x0, [sp, #176]
  427304:	ldr	x2, [x0, #16]
  427308:	ldr	x0, [sp, #48]
  42730c:	ldr	x4, [x0]
  427310:	ldr	x1, [sp, #112]
  427314:	mov	x0, x1
  427318:	lsl	x0, x0, #2
  42731c:	add	x0, x0, x1
  427320:	lsl	x0, x0, #3
  427324:	add	x0, x4, x0
  427328:	add	x1, x3, x2
  42732c:	str	x1, [x0, #8]
  427330:	b	4273a0 <ferror@plt+0x25620>
  427334:	ldr	x0, [sp, #96]
  427338:	ldr	w3, [x0, #28]
  42733c:	ldr	x0, [sp, #48]
  427340:	ldr	x2, [x0]
  427344:	ldr	x1, [sp, #112]
  427348:	mov	x0, x1
  42734c:	lsl	x0, x0, #2
  427350:	add	x0, x0, x1
  427354:	lsl	x0, x0, #3
  427358:	add	x0, x2, x0
  42735c:	and	w1, w3, #0xffff
  427360:	strh	w1, [x0, #16]
  427364:	ldr	x0, [sp, #96]
  427368:	ldr	x3, [x0]
  42736c:	ldr	x0, [sp, #176]
  427370:	ldr	x2, [x0, #16]
  427374:	ldr	x0, [sp, #48]
  427378:	ldr	x4, [x0]
  42737c:	ldr	x1, [sp, #112]
  427380:	mov	x0, x1
  427384:	lsl	x0, x0, #2
  427388:	add	x0, x0, x1
  42738c:	lsl	x0, x0, #3
  427390:	add	x0, x4, x0
  427394:	add	x1, x3, x2
  427398:	str	x1, [x0, #24]
  42739c:	nop
  4273a0:	ldr	x0, [sp, #176]
  4273a4:	add	x0, x0, #0x18
  4273a8:	str	x0, [sp, #176]
  4273ac:	ldr	x2, [sp, #72]
  4273b0:	ldr	x1, [sp, #80]
  4273b4:	mov	x0, x1
  4273b8:	lsl	x0, x0, #1
  4273bc:	add	x0, x0, x1
  4273c0:	lsl	x0, x0, #3
  4273c4:	add	x0, x2, x0
  4273c8:	ldr	x1, [sp, #176]
  4273cc:	cmp	x1, x0
  4273d0:	b.cc	427184 <ferror@plt+0x25404>  // b.lo, b.ul, b.last
  4273d4:	ldr	x0, [sp, #72]
  4273d8:	bl	401c10 <free@plt>
  4273dc:	b	4273e4 <ferror@plt+0x25664>
  4273e0:	nop
  4273e4:	ldr	x0, [sp, #184]
  4273e8:	add	x0, x0, #0x50
  4273ec:	str	x0, [sp, #184]
  4273f0:	ldr	x0, [sp, #56]
  4273f4:	ldr	x2, [x0, #112]
  4273f8:	ldr	x0, [sp, #56]
  4273fc:	ldr	w0, [x0, #100]
  427400:	mov	w1, w0
  427404:	mov	x0, x1
  427408:	lsl	x0, x0, #2
  42740c:	add	x0, x0, x1
  427410:	lsl	x0, x0, #4
  427414:	add	x0, x2, x0
  427418:	ldr	x1, [sp, #184]
  42741c:	cmp	x1, x0
  427420:	b.cc	4270d8 <ferror@plt+0x25358>  // b.lo, b.ul, b.last
  427424:	ldr	x0, [sp, #48]
  427428:	ldr	x1, [sp, #136]
  42742c:	str	x1, [x0, #8]
  427430:	mov	w0, #0x1                   	// #1
  427434:	ldr	x19, [sp, #16]
  427438:	ldp	x29, x30, [sp], #208
  42743c:	ret
  427440:	stp	x29, x30, [sp, #-176]!
  427444:	mov	x29, sp
  427448:	stp	x19, x20, [sp, #16]
  42744c:	str	x0, [sp, #40]
  427450:	str	xzr, [sp, #168]
  427454:	mov	w0, #0x1                   	// #1
  427458:	str	w0, [sp, #148]
  42745c:	ldr	x0, [sp, #40]
  427460:	ldr	x0, [x0, #128]
  427464:	cmp	x0, #0x0
  427468:	b.ne	427474 <ferror@plt+0x256f4>  // b.any
  42746c:	mov	w0, #0x0                   	// #0
  427470:	b	427870 <ferror@plt+0x25af0>
  427474:	add	x0, sp, #0x38
  427478:	mov	x2, #0x48                  	// #72
  42747c:	mov	w1, #0x0                   	// #0
  427480:	bl	401ad0 <memset@plt>
  427484:	str	xzr, [sp, #152]
  427488:	ldr	x0, [sp, #40]
  42748c:	ldr	x0, [x0, #112]
  427490:	str	x0, [sp, #160]
  427494:	b	427678 <ferror@plt+0x258f8>
  427498:	ldr	x0, [sp, #160]
  42749c:	ldr	w0, [x0, #4]
  4274a0:	cmp	w0, #0x2
  4274a4:	b.ne	4275c4 <ferror@plt+0x25844>  // b.any
  4274a8:	ldr	x0, [sp, #160]
  4274ac:	ldr	w1, [x0, #40]
  4274b0:	ldr	x0, [sp, #40]
  4274b4:	ldr	w0, [x0, #100]
  4274b8:	cmp	w1, w0
  4274bc:	b.cs	4275c4 <ferror@plt+0x25844>  // b.hs, b.nlast
  4274c0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4274c4:	add	x0, x0, #0x968
  4274c8:	ldr	w0, [x0]
  4274cc:	cmp	w0, #0x0
  4274d0:	b.eq	4274f0 <ferror@plt+0x25770>  // b.none
  4274d4:	add	x0, sp, #0x38
  4274d8:	add	x0, x0, #0x20
  4274dc:	mov	x2, x0
  4274e0:	ldr	x1, [sp, #160]
  4274e4:	ldr	x0, [sp, #40]
  4274e8:	bl	41f104 <ferror@plt+0x1d384>
  4274ec:	b	427508 <ferror@plt+0x25788>
  4274f0:	add	x0, sp, #0x38
  4274f4:	add	x0, x0, #0x20
  4274f8:	mov	x2, x0
  4274fc:	ldr	x1, [sp, #160]
  427500:	ldr	x0, [sp, #40]
  427504:	bl	41f69c <ferror@plt+0x1d91c>
  427508:	str	x0, [sp, #80]
  42750c:	ldr	x0, [sp, #40]
  427510:	ldr	x2, [x0, #112]
  427514:	ldr	x0, [sp, #160]
  427518:	ldr	w0, [x0, #40]
  42751c:	mov	w1, w0
  427520:	mov	x0, x1
  427524:	lsl	x0, x0, #2
  427528:	add	x0, x0, x1
  42752c:	lsl	x0, x0, #4
  427530:	add	x0, x2, x0
  427534:	str	x0, [sp, #128]
  427538:	ldr	x0, [sp, #112]
  42753c:	cmp	x0, #0x0
  427540:	b.eq	427560 <ferror@plt+0x257e0>  // b.none
  427544:	adrp	x0, 496000 <warn@@Base+0x2702c>
  427548:	add	x0, x0, #0x1b0
  42754c:	bl	401d40 <gettext@plt>
  427550:	bl	46eed4 <error@@Base>
  427554:	ldr	x0, [sp, #112]
  427558:	bl	401c10 <free@plt>
  42755c:	str	wzr, [sp, #148]
  427560:	ldr	x0, [sp, #128]
  427564:	ldr	x0, [x0, #24]
  427568:	mov	x20, x0
  42756c:	ldr	x0, [sp, #128]
  427570:	ldr	x19, [x0, #32]
  427574:	adrp	x0, 494000 <warn@@Base+0x2502c>
  427578:	add	x0, x0, #0xf08
  42757c:	bl	401d40 <gettext@plt>
  427580:	mov	x5, x0
  427584:	mov	x4, x19
  427588:	mov	x3, #0x1                   	// #1
  42758c:	mov	x2, x20
  427590:	ldr	x1, [sp, #40]
  427594:	mov	x0, #0x0                   	// #0
  427598:	bl	40e704 <ferror@plt+0xc984>
  42759c:	str	x0, [sp, #112]
  4275a0:	ldr	x0, [sp, #112]
  4275a4:	cmp	x0, #0x0
  4275a8:	b.eq	4275b8 <ferror@plt+0x25838>  // b.none
  4275ac:	ldr	x0, [sp, #128]
  4275b0:	ldr	x0, [x0, #32]
  4275b4:	b	4275bc <ferror@plt+0x2583c>
  4275b8:	mov	x0, #0x0                   	// #0
  4275bc:	str	x0, [sp, #120]
  4275c0:	b	427660 <ferror@plt+0x258e0>
  4275c4:	ldr	x0, [sp, #160]
  4275c8:	cmp	x0, #0x0
  4275cc:	b.ne	4275e0 <ferror@plt+0x25860>  // b.any
  4275d0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4275d4:	add	x0, x0, #0xf68
  4275d8:	bl	401d40 <gettext@plt>
  4275dc:	b	427644 <ferror@plt+0x258c4>
  4275e0:	ldr	x0, [sp, #40]
  4275e4:	ldr	x0, [x0, #128]
  4275e8:	cmp	x0, #0x0
  4275ec:	b.ne	427600 <ferror@plt+0x25880>  // b.any
  4275f0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4275f4:	add	x0, x0, #0xf70
  4275f8:	bl	401d40 <gettext@plt>
  4275fc:	b	427644 <ferror@plt+0x258c4>
  427600:	ldr	x0, [sp, #160]
  427604:	ldr	w0, [x0]
  427608:	mov	w1, w0
  42760c:	ldr	x0, [sp, #40]
  427610:	ldr	x0, [x0, #136]
  427614:	cmp	x1, x0
  427618:	b.cc	42762c <ferror@plt+0x258ac>  // b.lo, b.ul, b.last
  42761c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  427620:	add	x0, x0, #0xf80
  427624:	bl	401d40 <gettext@plt>
  427628:	b	427644 <ferror@plt+0x258c4>
  42762c:	ldr	x0, [sp, #40]
  427630:	ldr	x1, [x0, #128]
  427634:	ldr	x0, [sp, #160]
  427638:	ldr	w0, [x0]
  42763c:	mov	w0, w0
  427640:	add	x0, x1, x0
  427644:	adrp	x1, 496000 <warn@@Base+0x2702c>
  427648:	add	x1, x1, #0x520
  42764c:	bl	401bf0 <strcmp@plt>
  427650:	cmp	w0, #0x0
  427654:	b.ne	427660 <ferror@plt+0x258e0>  // b.any
  427658:	ldr	x0, [sp, #160]
  42765c:	str	x0, [sp, #168]
  427660:	ldr	x0, [sp, #152]
  427664:	add	x0, x0, #0x1
  427668:	str	x0, [sp, #152]
  42766c:	ldr	x0, [sp, #160]
  427670:	add	x0, x0, #0x50
  427674:	str	x0, [sp, #160]
  427678:	ldr	x0, [sp, #40]
  42767c:	ldr	w0, [x0, #100]
  427680:	mov	w0, w0
  427684:	ldr	x1, [sp, #152]
  427688:	cmp	x1, x0
  42768c:	b.cc	427498 <ferror@plt+0x25718>  // b.lo, b.ul, b.last
  427690:	ldr	x0, [sp, #168]
  427694:	cmp	x0, #0x0
  427698:	b.ne	4276ac <ferror@plt+0x2592c>  // b.any
  42769c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4276a0:	add	x0, x0, #0x1e0
  4276a4:	bl	401d40 <gettext@plt>
  4276a8:	bl	401cf0 <printf@plt>
  4276ac:	str	xzr, [sp, #152]
  4276b0:	ldr	x0, [sp, #40]
  4276b4:	ldr	x0, [x0, #112]
  4276b8:	str	x0, [sp, #160]
  4276bc:	b	42782c <ferror@plt+0x25aac>
  4276c0:	ldr	x0, [sp, #160]
  4276c4:	cmp	x0, #0x0
  4276c8:	b.ne	4276dc <ferror@plt+0x2595c>  // b.any
  4276cc:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4276d0:	add	x0, x0, #0xf68
  4276d4:	bl	401d40 <gettext@plt>
  4276d8:	b	427740 <ferror@plt+0x259c0>
  4276dc:	ldr	x0, [sp, #40]
  4276e0:	ldr	x0, [x0, #128]
  4276e4:	cmp	x0, #0x0
  4276e8:	b.ne	4276fc <ferror@plt+0x2597c>  // b.any
  4276ec:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4276f0:	add	x0, x0, #0xf70
  4276f4:	bl	401d40 <gettext@plt>
  4276f8:	b	427740 <ferror@plt+0x259c0>
  4276fc:	ldr	x0, [sp, #160]
  427700:	ldr	w0, [x0]
  427704:	mov	w1, w0
  427708:	ldr	x0, [sp, #40]
  42770c:	ldr	x0, [x0, #136]
  427710:	cmp	x1, x0
  427714:	b.cc	427728 <ferror@plt+0x259a8>  // b.lo, b.ul, b.last
  427718:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42771c:	add	x0, x0, #0xf80
  427720:	bl	401d40 <gettext@plt>
  427724:	b	427740 <ferror@plt+0x259c0>
  427728:	ldr	x0, [sp, #40]
  42772c:	ldr	x1, [x0, #128]
  427730:	ldr	x0, [sp, #160]
  427734:	ldr	w0, [x0]
  427738:	mov	w0, w0
  42773c:	add	x0, x1, x0
  427740:	adrp	x1, 496000 <warn@@Base+0x2702c>
  427744:	add	x1, x1, #0x520
  427748:	bl	401bf0 <strcmp@plt>
  42774c:	cmp	w0, #0x0
  427750:	b.ne	427814 <ferror@plt+0x25a94>  // b.any
  427754:	ldr	x0, [sp, #160]
  427758:	ldr	x0, [x0, #32]
  42775c:	lsr	x0, x0, #4
  427760:	str	x0, [sp, #136]
  427764:	ldr	x2, [sp, #136]
  427768:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42776c:	add	x1, x0, #0x530
  427770:	adrp	x0, 496000 <warn@@Base+0x2702c>
  427774:	add	x0, x0, #0x570
  427778:	bl	401920 <ngettext@plt>
  42777c:	mov	x19, x0
  427780:	ldr	x1, [sp, #160]
  427784:	ldr	x0, [sp, #40]
  427788:	bl	40ee18 <ferror@plt+0xd098>
  42778c:	mov	x1, x0
  427790:	ldr	x0, [sp, #160]
  427794:	ldr	x0, [x0, #24]
  427798:	ldr	x3, [sp, #136]
  42779c:	mov	x2, x0
  4277a0:	mov	x0, x19
  4277a4:	bl	401cf0 <printf@plt>
  4277a8:	add	x0, sp, #0x38
  4277ac:	ldr	x2, [sp, #160]
  4277b0:	mov	x1, x0
  4277b4:	ldr	x0, [sp, #40]
  4277b8:	bl	426a60 <ferror@plt+0x24ce0>
  4277bc:	cmp	w0, #0x0
  4277c0:	b.ne	4277c8 <ferror@plt+0x25a48>  // b.any
  4277c4:	str	wzr, [sp, #148]
  4277c8:	ldr	w0, [sp, #148]
  4277cc:	cmp	w0, #0x0
  4277d0:	b.eq	4277fc <ferror@plt+0x25a7c>  // b.none
  4277d4:	ldr	x0, [sp, #64]
  4277d8:	cmp	x0, #0x0
  4277dc:	b.eq	4277fc <ferror@plt+0x25a7c>  // b.none
  4277e0:	add	x0, sp, #0x38
  4277e4:	mov	x1, x0
  4277e8:	ldr	x0, [sp, #40]
  4277ec:	bl	4263e0 <ferror@plt+0x24660>
  4277f0:	cmp	w0, #0x0
  4277f4:	b.ne	4277fc <ferror@plt+0x25a7c>  // b.any
  4277f8:	str	wzr, [sp, #148]
  4277fc:	ldr	x0, [sp, #56]
  427800:	cmp	x0, #0x0
  427804:	b.eq	427810 <ferror@plt+0x25a90>  // b.none
  427808:	ldr	x0, [sp, #56]
  42780c:	bl	401c10 <free@plt>
  427810:	str	xzr, [sp, #56]
  427814:	ldr	x0, [sp, #152]
  427818:	add	x0, x0, #0x1
  42781c:	str	x0, [sp, #152]
  427820:	ldr	x0, [sp, #160]
  427824:	add	x0, x0, #0x50
  427828:	str	x0, [sp, #160]
  42782c:	ldr	x0, [sp, #40]
  427830:	ldr	w0, [x0, #100]
  427834:	mov	w0, w0
  427838:	ldr	x1, [sp, #152]
  42783c:	cmp	x1, x0
  427840:	b.cc	4276c0 <ferror@plt+0x25940>  // b.lo, b.ul, b.last
  427844:	ldr	x0, [sp, #80]
  427848:	cmp	x0, #0x0
  42784c:	b.eq	427858 <ferror@plt+0x25ad8>  // b.none
  427850:	ldr	x0, [sp, #80]
  427854:	bl	401c10 <free@plt>
  427858:	ldr	x0, [sp, #112]
  42785c:	cmp	x0, #0x0
  427860:	b.eq	42786c <ferror@plt+0x25aec>  // b.none
  427864:	ldr	x0, [sp, #112]
  427868:	bl	401c10 <free@plt>
  42786c:	ldr	w0, [sp, #148]
  427870:	ldp	x19, x20, [sp, #16]
  427874:	ldp	x29, x30, [sp], #176
  427878:	ret
  42787c:	sub	sp, sp, #0x60
  427880:	stp	x29, x30, [sp, #16]
  427884:	add	x29, sp, #0x10
  427888:	str	x0, [sp, #72]
  42788c:	str	x1, [sp, #64]
  427890:	str	x2, [sp, #56]
  427894:	stp	x3, x4, [sp, #40]
  427898:	ldrh	w0, [sp, #40]
  42789c:	cmp	w0, #0x0
  4278a0:	b.ne	4278ac <ferror@plt+0x25b2c>  // b.any
  4278a4:	ldr	x0, [sp, #56]
  4278a8:	str	x0, [sp, #48]
  4278ac:	ldr	x0, [sp, #64]
  4278b0:	ldr	x1, [x0, #24]
  4278b4:	ldr	x0, [sp, #64]
  4278b8:	ldr	x2, [x0, #32]
  4278bc:	ldr	x0, [sp, #64]
  4278c0:	ldr	x3, [x0, #40]
  4278c4:	ldr	x0, [sp, #64]
  4278c8:	ldr	x4, [x0, #48]
  4278cc:	add	x5, sp, #0x58
  4278d0:	add	x0, sp, #0x50
  4278d4:	str	x0, [sp]
  4278d8:	mov	x7, x5
  4278dc:	ldp	x5, x6, [sp, #40]
  4278e0:	ldr	x0, [sp, #72]
  4278e4:	bl	42485c <ferror@plt+0x22adc>
  4278e8:	mov	w1, #0x4                   	// #4
  4278ec:	ldr	x0, [sp, #56]
  4278f0:	bl	40ea20 <ferror@plt+0xcca0>
  4278f4:	ldr	x0, [sp, #88]
  4278f8:	cmp	x0, #0x0
  4278fc:	b.eq	427978 <ferror@plt+0x25bf8>  // b.none
  427900:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  427904:	add	x0, x0, #0x708
  427908:	ldr	x0, [x0]
  42790c:	mov	x3, x0
  427910:	mov	x2, #0x2                   	// #2
  427914:	mov	x1, #0x1                   	// #1
  427918:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42791c:	add	x0, x0, #0x5b0
  427920:	bl	401c60 <fwrite@plt>
  427924:	ldr	x2, [sp, #88]
  427928:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42792c:	add	x0, x0, #0x708
  427930:	ldr	x0, [x0]
  427934:	mov	x1, x0
  427938:	mov	x0, x2
  42793c:	bl	401950 <fputs@plt>
  427940:	ldr	x0, [sp, #80]
  427944:	cmp	x0, #0x0
  427948:	b.eq	427960 <ferror@plt+0x25be0>  // b.none
  42794c:	ldr	x0, [sp, #80]
  427950:	mov	x1, x0
  427954:	adrp	x0, 496000 <warn@@Base+0x2702c>
  427958:	add	x0, x0, #0x5b8
  42795c:	bl	401cf0 <printf@plt>
  427960:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  427964:	add	x0, x0, #0x708
  427968:	ldr	x0, [x0]
  42796c:	mov	x1, x0
  427970:	mov	w0, #0x3e                  	// #62
  427974:	bl	4019e0 <fputc@plt>
  427978:	ldr	x0, [sp, #88]
  42797c:	ldp	x29, x30, [sp, #16]
  427980:	add	sp, sp, #0x60
  427984:	ret
  427988:	stp	x29, x30, [sp, #-32]!
  42798c:	mov	x29, sp
  427990:	str	x0, [sp, #24]
  427994:	ldr	x0, [sp, #24]
  427998:	ldr	x0, [x0]
  42799c:	cmp	x0, #0x0
  4279a0:	b.eq	4279b0 <ferror@plt+0x25c30>  // b.none
  4279a4:	ldr	x0, [sp, #24]
  4279a8:	ldr	x0, [x0]
  4279ac:	bl	401c10 <free@plt>
  4279b0:	ldr	x0, [sp, #24]
  4279b4:	ldr	x0, [x0, #16]
  4279b8:	cmp	x0, #0x0
  4279bc:	b.eq	4279cc <ferror@plt+0x25c4c>  // b.none
  4279c0:	ldr	x0, [sp, #24]
  4279c4:	ldr	x0, [x0, #16]
  4279c8:	bl	401c10 <free@plt>
  4279cc:	nop
  4279d0:	ldp	x29, x30, [sp], #32
  4279d4:	ret
  4279d8:	stp	x29, x30, [sp, #-176]!
  4279dc:	mov	x29, sp
  4279e0:	stp	x19, x20, [sp, #16]
  4279e4:	str	x21, [sp, #32]
  4279e8:	str	x0, [sp, #104]
  4279ec:	str	x1, [sp, #96]
  4279f0:	str	x2, [sp, #88]
  4279f4:	str	x3, [sp, #80]
  4279f8:	str	x4, [sp, #72]
  4279fc:	str	x5, [sp, #64]
  427a00:	str	x6, [sp, #56]
  427a04:	str	x7, [sp, #48]
  427a08:	ldr	x0, [sp, #80]
  427a0c:	cmp	x0, #0x0
  427a10:	b.eq	427a20 <ferror@plt+0x25ca0>  // b.none
  427a14:	ldr	x0, [sp, #88]
  427a18:	cmp	x0, #0x0
  427a1c:	b.ne	427a28 <ferror@plt+0x25ca8>  // b.any
  427a20:	mov	w0, #0x0                   	// #0
  427a24:	b	428148 <ferror@plt+0x263c8>
  427a28:	ldr	x0, [sp, #56]
  427a2c:	strh	wzr, [x0]
  427a30:	ldr	x0, [sp, #56]
  427a34:	str	xzr, [x0, #8]
  427a38:	ldr	x0, [sp, #48]
  427a3c:	cmp	x0, #0x0
  427a40:	b.eq	427a50 <ferror@plt+0x25cd0>  // b.none
  427a44:	ldr	x0, [sp, #48]
  427a48:	mov	x1, #0xffffffffffffffff    	// #-1
  427a4c:	str	x1, [x0]
  427a50:	ldr	x0, [sp, #88]
  427a54:	ldr	x0, [x0, #8]
  427a58:	ldr	x1, [sp, #80]
  427a5c:	cmp	x1, x0
  427a60:	b.eq	427c78 <ferror@plt+0x25ef8>  // b.none
  427a64:	ldr	x0, [sp, #88]
  427a68:	bl	427988 <ferror@plt+0x25c08>
  427a6c:	ldr	x0, [sp, #88]
  427a70:	ldr	x1, [sp, #80]
  427a74:	str	x1, [x0, #8]
  427a78:	ldr	x0, [sp, #96]
  427a7c:	ldr	x19, [x0]
  427a80:	ldr	x0, [sp, #80]
  427a84:	ldr	x0, [x0, #24]
  427a88:	mov	x21, x0
  427a8c:	ldr	x0, [sp, #80]
  427a90:	ldr	x20, [x0, #32]
  427a94:	adrp	x0, 496000 <warn@@Base+0x2702c>
  427a98:	add	x0, x0, #0x5c0
  427a9c:	bl	401d40 <gettext@plt>
  427aa0:	mov	x5, x0
  427aa4:	mov	x4, x20
  427aa8:	mov	x3, #0x1                   	// #1
  427aac:	mov	x2, x21
  427ab0:	mov	x1, x19
  427ab4:	mov	x0, #0x0                   	// #0
  427ab8:	bl	40e704 <ferror@plt+0xc984>
  427abc:	mov	x1, x0
  427ac0:	ldr	x0, [sp, #88]
  427ac4:	str	x1, [x0]
  427ac8:	ldr	x0, [sp, #88]
  427acc:	str	xzr, [x0, #16]
  427ad0:	ldr	x0, [sp, #88]
  427ad4:	str	xzr, [x0, #24]
  427ad8:	ldr	x0, [sp, #104]
  427adc:	ldr	x0, [x0, #112]
  427ae0:	str	x0, [sp, #152]
  427ae4:	b	427c2c <ferror@plt+0x25eac>
  427ae8:	ldr	x0, [sp, #152]
  427aec:	ldr	w1, [x0, #44]
  427af0:	ldr	x0, [sp, #104]
  427af4:	ldr	w0, [x0, #100]
  427af8:	cmp	w1, w0
  427afc:	b.cs	427b54 <ferror@plt+0x25dd4>  // b.hs, b.nlast
  427b00:	ldr	x0, [sp, #104]
  427b04:	ldr	x2, [x0, #112]
  427b08:	ldr	x0, [sp, #152]
  427b0c:	ldr	w0, [x0, #44]
  427b10:	mov	w1, w0
  427b14:	mov	x0, x1
  427b18:	lsl	x0, x0, #2
  427b1c:	add	x0, x0, x1
  427b20:	lsl	x0, x0, #4
  427b24:	add	x0, x2, x0
  427b28:	ldr	x1, [sp, #80]
  427b2c:	cmp	x1, x0
  427b30:	b.ne	427b54 <ferror@plt+0x25dd4>  // b.any
  427b34:	ldr	x0, [sp, #152]
  427b38:	ldr	w0, [x0, #4]
  427b3c:	cmp	w0, #0x9
  427b40:	b.eq	427b64 <ferror@plt+0x25de4>  // b.none
  427b44:	ldr	x0, [sp, #152]
  427b48:	ldr	w0, [x0, #4]
  427b4c:	cmp	w0, #0x4
  427b50:	b.eq	427b64 <ferror@plt+0x25de4>  // b.none
  427b54:	ldr	x0, [sp, #152]
  427b58:	add	x0, x0, #0x50
  427b5c:	str	x0, [sp, #152]
  427b60:	b	427c2c <ferror@plt+0x25eac>
  427b64:	ldr	x0, [sp, #152]
  427b68:	ldr	w1, [x0, #4]
  427b6c:	ldr	x0, [sp, #88]
  427b70:	str	w1, [x0, #32]
  427b74:	ldr	x0, [sp, #152]
  427b78:	ldr	w0, [x0, #4]
  427b7c:	cmp	w0, #0x9
  427b80:	b.ne	427bd8 <ferror@plt+0x25e58>  // b.any
  427b84:	ldr	x0, [sp, #96]
  427b88:	ldr	x5, [x0]
  427b8c:	ldr	x0, [sp, #152]
  427b90:	ldr	x0, [x0, #24]
  427b94:	mov	x6, x0
  427b98:	ldr	x0, [sp, #152]
  427b9c:	ldr	x1, [x0, #32]
  427ba0:	ldr	x0, [sp, #88]
  427ba4:	add	x2, x0, #0x10
  427ba8:	ldr	x0, [sp, #88]
  427bac:	add	x0, x0, #0x18
  427bb0:	mov	x4, x0
  427bb4:	mov	x3, x2
  427bb8:	mov	x2, x1
  427bbc:	mov	x1, x6
  427bc0:	mov	x0, x5
  427bc4:	bl	40fd60 <ferror@plt+0xdfe0>
  427bc8:	cmp	w0, #0x0
  427bcc:	b.ne	427c64 <ferror@plt+0x25ee4>  // b.any
  427bd0:	mov	w0, #0x0                   	// #0
  427bd4:	b	428148 <ferror@plt+0x263c8>
  427bd8:	ldr	x0, [sp, #96]
  427bdc:	ldr	x5, [x0]
  427be0:	ldr	x0, [sp, #152]
  427be4:	ldr	x0, [x0, #24]
  427be8:	mov	x6, x0
  427bec:	ldr	x0, [sp, #152]
  427bf0:	ldr	x1, [x0, #32]
  427bf4:	ldr	x0, [sp, #88]
  427bf8:	add	x2, x0, #0x10
  427bfc:	ldr	x0, [sp, #88]
  427c00:	add	x0, x0, #0x18
  427c04:	mov	x4, x0
  427c08:	mov	x3, x2
  427c0c:	mov	x2, x1
  427c10:	mov	x1, x6
  427c14:	mov	x0, x5
  427c18:	bl	40f8a0 <ferror@plt+0xdb20>
  427c1c:	cmp	w0, #0x0
  427c20:	b.ne	427c64 <ferror@plt+0x25ee4>  // b.any
  427c24:	mov	w0, #0x0                   	// #0
  427c28:	b	428148 <ferror@plt+0x263c8>
  427c2c:	ldr	x0, [sp, #104]
  427c30:	ldr	x2, [x0, #112]
  427c34:	ldr	x0, [sp, #104]
  427c38:	ldr	w0, [x0, #100]
  427c3c:	mov	w1, w0
  427c40:	mov	x0, x1
  427c44:	lsl	x0, x0, #2
  427c48:	add	x0, x0, x1
  427c4c:	lsl	x0, x0, #4
  427c50:	add	x0, x2, x0
  427c54:	ldr	x1, [sp, #152]
  427c58:	cmp	x1, x0
  427c5c:	b.cc	427ae8 <ferror@plt+0x25d68>  // b.lo, b.ul, b.last
  427c60:	b	427c68 <ferror@plt+0x25ee8>
  427c64:	nop
  427c68:	ldr	x0, [sp, #88]
  427c6c:	ldr	x1, [x0, #16]
  427c70:	ldr	x0, [sp, #88]
  427c74:	str	x1, [x0, #40]
  427c78:	ldr	x0, [sp, #88]
  427c7c:	ldr	x0, [x0]
  427c80:	cmp	x0, #0x0
  427c84:	b.ne	427c90 <ferror@plt+0x25f10>  // b.any
  427c88:	mov	w0, #0x0                   	// #0
  427c8c:	b	428148 <ferror@plt+0x263c8>
  427c90:	ldr	x0, [sp, #80]
  427c94:	ldr	x0, [x0, #32]
  427c98:	cmp	x0, #0x3
  427c9c:	b.ls	427cc4 <ferror@plt+0x25f44>  // b.plast
  427ca0:	ldr	x0, [sp, #80]
  427ca4:	ldr	x0, [x0, #32]
  427ca8:	sub	x0, x0, #0x4
  427cac:	ldr	x1, [sp, #72]
  427cb0:	cmp	x1, x0
  427cb4:	b.hi	427cc4 <ferror@plt+0x25f44>  // b.pmore
  427cb8:	ldr	x0, [sp, #72]
  427cbc:	cmp	x0, #0x0
  427cc0:	b.ge	427ccc <ferror@plt+0x25f4c>  // b.tcont
  427cc4:	mov	w0, #0x0                   	// #0
  427cc8:	b	428148 <ferror@plt+0x263c8>
  427ccc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  427cd0:	add	x0, x0, #0x580
  427cd4:	ldr	x2, [x0]
  427cd8:	ldr	x0, [sp, #88]
  427cdc:	ldr	x1, [x0]
  427ce0:	ldr	x0, [sp, #72]
  427ce4:	add	x0, x1, x0
  427ce8:	mov	w1, #0x4                   	// #4
  427cec:	blr	x2
  427cf0:	str	w0, [sp, #164]
  427cf4:	ldr	x0, [sp, #88]
  427cf8:	ldr	x0, [x0, #16]
  427cfc:	cmp	x0, #0x0
  427d00:	b.ne	427d18 <ferror@plt+0x25f98>  // b.any
  427d04:	ldr	x0, [sp, #64]
  427d08:	ldr	w1, [sp, #164]
  427d0c:	str	w1, [x0]
  427d10:	mov	w0, #0x1                   	// #1
  427d14:	b	428148 <ferror@plt+0x263c8>
  427d18:	str	wzr, [sp, #160]
  427d1c:	ldr	x0, [sp, #88]
  427d20:	ldr	x0, [x0, #40]
  427d24:	str	x0, [sp, #168]
  427d28:	b	4280ec <ferror@plt+0x2636c>
  427d2c:	ldr	x0, [sp, #168]
  427d30:	ldr	x0, [x0]
  427d34:	ldr	x1, [sp, #72]
  427d38:	cmp	x1, x0
  427d3c:	b.cs	427d60 <ferror@plt+0x25fe0>  // b.hs, b.nlast
  427d40:	ldr	w0, [sp, #160]
  427d44:	cmp	w0, #0x0
  427d48:	b.ne	427d60 <ferror@plt+0x25fe0>  // b.any
  427d4c:	ldr	x0, [sp, #88]
  427d50:	ldr	x0, [x0, #16]
  427d54:	str	x0, [sp, #168]
  427d58:	mov	w0, #0x1                   	// #1
  427d5c:	str	w0, [sp, #160]
  427d60:	ldr	x0, [sp, #168]
  427d64:	ldr	x0, [x0]
  427d68:	ldr	x1, [sp, #72]
  427d6c:	cmp	x1, x0
  427d70:	b.cc	428120 <ferror@plt+0x263a0>  // b.lo, b.ul, b.last
  427d74:	ldr	x0, [sp, #168]
  427d78:	ldr	x0, [x0]
  427d7c:	and	x0, x0, #0x3
  427d80:	cmp	x0, #0x0
  427d84:	b.eq	427db0 <ferror@plt+0x26030>  // b.none
  427d88:	adrp	x0, 496000 <warn@@Base+0x2702c>
  427d8c:	add	x0, x0, #0x5d0
  427d90:	bl	401d40 <gettext@plt>
  427d94:	mov	x2, x0
  427d98:	ldr	x0, [sp, #168]
  427d9c:	ldr	x0, [x0]
  427da0:	mov	x1, x0
  427da4:	mov	x0, x2
  427da8:	bl	46efd4 <warn@@Base>
  427dac:	b	4280e0 <ferror@plt+0x26360>
  427db0:	ldr	x0, [sp, #168]
  427db4:	ldr	x0, [x0]
  427db8:	ldr	x1, [sp, #72]
  427dbc:	cmp	x1, x0
  427dc0:	b.hi	4280c4 <ferror@plt+0x26344>  // b.pmore
  427dc4:	ldr	x0, [sp, #96]
  427dc8:	ldr	x0, [x0, #8]
  427dcc:	cmp	x0, #0x0
  427dd0:	b.eq	4280cc <ferror@plt+0x2634c>  // b.none
  427dd4:	ldr	x0, [sp, #88]
  427dd8:	ldr	w0, [x0, #32]
  427ddc:	cmp	w0, #0x9
  427de0:	b.ne	427e10 <ferror@plt+0x26090>  // b.any
  427de4:	ldr	w0, [sp, #164]
  427de8:	and	x0, x0, #0x7fffffff
  427dec:	str	x0, [sp, #136]
  427df0:	ldr	x0, [sp, #136]
  427df4:	and	x0, x0, #0x40000000
  427df8:	cmp	x0, #0x0
  427dfc:	b.eq	427e58 <ferror@plt+0x260d8>  // b.none
  427e00:	ldr	x0, [sp, #136]
  427e04:	orr	x0, x0, #0xffffffff80000000
  427e08:	str	x0, [sp, #136]
  427e0c:	b	427e58 <ferror@plt+0x260d8>
  427e10:	ldr	x0, [sp, #88]
  427e14:	ldr	w0, [x0, #32]
  427e18:	cmp	w0, #0x4
  427e1c:	b.ne	427e30 <ferror@plt+0x260b0>  // b.any
  427e20:	ldr	x0, [sp, #168]
  427e24:	ldr	x0, [x0, #16]
  427e28:	str	x0, [sp, #136]
  427e2c:	b	427e58 <ferror@plt+0x260d8>
  427e30:	adrp	x0, 496000 <warn@@Base+0x2702c>
  427e34:	add	x0, x0, #0x600
  427e38:	bl	401d40 <gettext@plt>
  427e3c:	mov	x2, x0
  427e40:	ldr	x0, [sp, #88]
  427e44:	ldr	w0, [x0, #32]
  427e48:	mov	w1, w0
  427e4c:	mov	x0, x2
  427e50:	bl	46eed4 <error@@Base>
  427e54:	b	42812c <ferror@plt+0x263ac>
  427e58:	ldr	x0, [sp, #168]
  427e5c:	ldr	x0, [x0, #8]
  427e60:	lsr	x1, x0, #8
  427e64:	ldr	x0, [sp, #96]
  427e68:	ldr	x0, [x0, #16]
  427e6c:	cmp	x1, x0
  427e70:	b.cc	427ea8 <ferror@plt+0x26128>  // b.lo, b.ul, b.last
  427e74:	adrp	x0, 496000 <warn@@Base+0x2702c>
  427e78:	add	x0, x0, #0x630
  427e7c:	bl	401d40 <gettext@plt>
  427e80:	mov	x3, x0
  427e84:	ldr	x0, [sp, #168]
  427e88:	ldr	x0, [x0, #8]
  427e8c:	lsr	x1, x0, #8
  427e90:	ldr	x0, [sp, #96]
  427e94:	ldr	x0, [x0, #16]
  427e98:	mov	x2, x0
  427e9c:	mov	x0, x3
  427ea0:	bl	46eed4 <error@@Base>
  427ea4:	b	42812c <ferror@plt+0x263ac>
  427ea8:	ldr	x0, [sp, #96]
  427eac:	ldr	x1, [x0, #8]
  427eb0:	ldr	x0, [sp, #168]
  427eb4:	ldr	x0, [x0, #8]
  427eb8:	lsr	x0, x0, #8
  427ebc:	lsl	x0, x0, #5
  427ec0:	add	x0, x1, x0
  427ec4:	str	x0, [sp, #128]
  427ec8:	ldr	x0, [sp, #128]
  427ecc:	ldr	x0, [x0]
  427ed0:	ldr	x1, [sp, #136]
  427ed4:	add	x0, x1, x0
  427ed8:	str	x0, [sp, #136]
  427edc:	ldr	x0, [sp, #88]
  427ee0:	ldr	x0, [x0, #8]
  427ee4:	ldr	x1, [x0, #16]
  427ee8:	ldr	x0, [sp, #168]
  427eec:	ldr	x0, [x0]
  427ef0:	add	x0, x1, x0
  427ef4:	ldr	x1, [sp, #136]
  427ef8:	sub	x0, x1, x0
  427efc:	str	x0, [sp, #144]
  427f00:	ldr	x0, [sp, #104]
  427f04:	ldrh	w0, [x0, #82]
  427f08:	cmp	w0, #0x28
  427f0c:	b.ne	427fa4 <ferror@plt+0x26224>  // b.any
  427f10:	ldr	x0, [sp, #168]
  427f14:	ldr	x0, [x0, #8]
  427f18:	and	x0, x0, #0xff
  427f1c:	bl	402dbc <ferror@plt+0x103c>
  427f20:	str	x0, [sp, #120]
  427f24:	ldr	x0, [sp, #120]
  427f28:	cmp	x0, #0x0
  427f2c:	b.ne	427f5c <ferror@plt+0x261dc>  // b.any
  427f30:	adrp	x0, 496000 <warn@@Base+0x2702c>
  427f34:	add	x0, x0, #0x668
  427f38:	bl	401d40 <gettext@plt>
  427f3c:	mov	x2, x0
  427f40:	ldr	x0, [sp, #168]
  427f44:	ldr	x0, [x0, #8]
  427f48:	and	w0, w0, #0xff
  427f4c:	mov	w1, w0
  427f50:	mov	x0, x2
  427f54:	bl	46efd4 <warn@@Base>
  427f58:	b	4280e0 <ferror@plt+0x26360>
  427f5c:	adrp	x0, 477000 <warn@@Base+0x802c>
  427f60:	add	x1, x0, #0xc40
  427f64:	ldr	x0, [sp, #120]
  427f68:	bl	401bf0 <strcmp@plt>
  427f6c:	cmp	w0, #0x0
  427f70:	b.eq	4280d4 <ferror@plt+0x26354>  // b.none
  427f74:	adrp	x0, 477000 <warn@@Base+0x802c>
  427f78:	add	x1, x0, #0xf30
  427f7c:	ldr	x0, [sp, #120]
  427f80:	bl	401bf0 <strcmp@plt>
  427f84:	cmp	w0, #0x0
  427f88:	b.eq	42806c <ferror@plt+0x262ec>  // b.none
  427f8c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  427f90:	add	x0, x0, #0x698
  427f94:	bl	401d40 <gettext@plt>
  427f98:	ldr	x1, [sp, #120]
  427f9c:	bl	46efd4 <warn@@Base>
  427fa0:	b	4280e0 <ferror@plt+0x26360>
  427fa4:	ldr	x0, [sp, #104]
  427fa8:	ldrh	w0, [x0, #82]
  427fac:	cmp	w0, #0x8c
  427fb0:	b.ne	428058 <ferror@plt+0x262d8>  // b.any
  427fb4:	ldr	x0, [sp, #168]
  427fb8:	ldr	x0, [x0, #8]
  427fbc:	and	x0, x0, #0xff
  427fc0:	bl	40c2c8 <ferror@plt+0xa548>
  427fc4:	str	x0, [sp, #120]
  427fc8:	ldr	x0, [sp, #120]
  427fcc:	cmp	x0, #0x0
  427fd0:	b.ne	428000 <ferror@plt+0x26280>  // b.any
  427fd4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  427fd8:	add	x0, x0, #0x6c8
  427fdc:	bl	401d40 <gettext@plt>
  427fe0:	mov	x2, x0
  427fe4:	ldr	x0, [sp, #168]
  427fe8:	ldr	x0, [x0, #8]
  427fec:	and	w0, w0, #0xff
  427ff0:	mov	w1, w0
  427ff4:	mov	x0, x2
  427ff8:	bl	46efd4 <warn@@Base>
  427ffc:	b	4280e0 <ferror@plt+0x26360>
  428000:	adrp	x0, 488000 <warn@@Base+0x1902c>
  428004:	add	x1, x0, #0x9f0
  428008:	ldr	x0, [sp, #120]
  42800c:	bl	401bf0 <strcmp@plt>
  428010:	cmp	w0, #0x0
  428014:	b.eq	4280dc <ferror@plt+0x2635c>  // b.none
  428018:	adrp	x0, 488000 <warn@@Base+0x1902c>
  42801c:	add	x1, x0, #0xbe8
  428020:	ldr	x0, [sp, #120]
  428024:	bl	401bf0 <strcmp@plt>
  428028:	cmp	w0, #0x0
  42802c:	b.eq	428048 <ferror@plt+0x262c8>  // b.none
  428030:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428034:	add	x0, x0, #0x6f8
  428038:	bl	401d40 <gettext@plt>
  42803c:	ldr	x1, [sp, #120]
  428040:	bl	46efd4 <warn@@Base>
  428044:	b	4280e0 <ferror@plt+0x26360>
  428048:	ldr	x0, [sp, #144]
  42804c:	lsr	x0, x0, #1
  428050:	str	x0, [sp, #144]
  428054:	b	42806c <ferror@plt+0x262ec>
  428058:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42805c:	add	x0, x0, #0x728
  428060:	bl	401d40 <gettext@plt>
  428064:	bl	46efd4 <warn@@Base>
  428068:	b	42812c <ferror@plt+0x263ac>
  42806c:	ldr	w0, [sp, #164]
  428070:	and	w1, w0, #0x80000000
  428074:	ldr	x0, [sp, #144]
  428078:	and	w0, w0, #0x7fffffff
  42807c:	orr	w0, w1, w0
  428080:	str	w0, [sp, #164]
  428084:	ldr	x0, [sp, #128]
  428088:	ldr	w0, [x0, #28]
  42808c:	and	w1, w0, #0xffff
  428090:	ldr	x0, [sp, #56]
  428094:	strh	w1, [x0]
  428098:	ldr	x0, [sp, #56]
  42809c:	ldr	x1, [sp, #136]
  4280a0:	str	x1, [x0, #8]
  4280a4:	ldr	x0, [sp, #48]
  4280a8:	cmp	x0, #0x0
  4280ac:	b.eq	428128 <ferror@plt+0x263a8>  // b.none
  4280b0:	ldr	x0, [sp, #128]
  4280b4:	ldr	x1, [x0, #16]
  4280b8:	ldr	x0, [sp, #48]
  4280bc:	str	x1, [x0]
  4280c0:	b	428128 <ferror@plt+0x263a8>
  4280c4:	nop
  4280c8:	b	4280e0 <ferror@plt+0x26360>
  4280cc:	nop
  4280d0:	b	4280e0 <ferror@plt+0x26360>
  4280d4:	nop
  4280d8:	b	4280e0 <ferror@plt+0x26360>
  4280dc:	nop
  4280e0:	ldr	x0, [sp, #168]
  4280e4:	add	x0, x0, #0x18
  4280e8:	str	x0, [sp, #168]
  4280ec:	ldr	x0, [sp, #88]
  4280f0:	ldr	x2, [x0, #16]
  4280f4:	ldr	x0, [sp, #88]
  4280f8:	ldr	x1, [x0, #24]
  4280fc:	mov	x0, x1
  428100:	lsl	x0, x0, #1
  428104:	add	x0, x0, x1
  428108:	lsl	x0, x0, #3
  42810c:	add	x0, x2, x0
  428110:	ldr	x1, [sp, #168]
  428114:	cmp	x1, x0
  428118:	b.ne	427d2c <ferror@plt+0x25fac>  // b.any
  42811c:	b	42812c <ferror@plt+0x263ac>
  428120:	nop
  428124:	b	42812c <ferror@plt+0x263ac>
  428128:	nop
  42812c:	ldr	x0, [sp, #64]
  428130:	ldr	w1, [sp, #164]
  428134:	str	w1, [x0]
  428138:	ldr	x0, [sp, #88]
  42813c:	ldr	x1, [sp, #168]
  428140:	str	x1, [x0, #40]
  428144:	mov	w0, #0x1                   	// #1
  428148:	ldp	x19, x20, [sp, #16]
  42814c:	ldr	x21, [sp, #32]
  428150:	ldp	x29, x30, [sp], #176
  428154:	ret
  428158:	stp	x29, x30, [sp, #-48]!
  42815c:	mov	x29, sp
  428160:	str	w0, [sp, #28]
  428164:	mov	w0, #0xc                   	// #12
  428168:	str	w0, [sp, #44]
  42816c:	b	4281f0 <ferror@plt+0x26470>
  428170:	ldr	w0, [sp, #28]
  428174:	and	w0, w0, #0x1
  428178:	cmp	w0, #0x0
  42817c:	b.eq	4281d8 <ferror@plt+0x26458>  // b.none
  428180:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  428184:	add	x0, x0, #0x770
  428188:	ldrsw	x1, [sp, #44]
  42818c:	ldr	x2, [x0, x1, lsl #3]
  428190:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  428194:	add	x0, x0, #0x708
  428198:	ldr	x0, [x0]
  42819c:	mov	x1, x0
  4281a0:	mov	x0, x2
  4281a4:	bl	401950 <fputs@plt>
  4281a8:	ldr	w0, [sp, #28]
  4281ac:	cmp	w0, #0x1
  4281b0:	b.ls	4281d8 <ferror@plt+0x26458>  // b.plast
  4281b4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4281b8:	add	x0, x0, #0x708
  4281bc:	ldr	x0, [x0]
  4281c0:	mov	x3, x0
  4281c4:	mov	x2, #0x2                   	// #2
  4281c8:	mov	x1, #0x1                   	// #1
  4281cc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4281d0:	add	x0, x0, #0x230
  4281d4:	bl	401c60 <fwrite@plt>
  4281d8:	ldr	w0, [sp, #28]
  4281dc:	lsr	w0, w0, #1
  4281e0:	str	w0, [sp, #28]
  4281e4:	ldr	w0, [sp, #44]
  4281e8:	sub	w0, w0, #0x1
  4281ec:	str	w0, [sp, #44]
  4281f0:	ldr	w0, [sp, #28]
  4281f4:	cmp	w0, #0x0
  4281f8:	b.ne	428170 <ferror@plt+0x263f0>  // b.any
  4281fc:	nop
  428200:	nop
  428204:	ldp	x29, x30, [sp], #48
  428208:	ret
  42820c:	stp	x29, x30, [sp, #-240]!
  428210:	mov	x29, sp
  428214:	str	x0, [sp, #72]
  428218:	str	x1, [sp, #64]
  42821c:	str	w2, [sp, #60]
  428220:	str	w3, [sp, #56]
  428224:	str	w4, [sp, #52]
  428228:	str	x5, [sp, #40]
  42822c:	str	x6, [sp, #32]
  428230:	str	x7, [sp, #24]
  428234:	mov	w0, #0x1                   	// #1
  428238:	str	w0, [sp, #236]
  42823c:	ldr	w0, [sp, #56]
  428240:	cmp	w0, #0x0
  428244:	b.ne	4282b0 <ferror@plt+0x26530>  // b.any
  428248:	ldr	w0, [sp, #52]
  42824c:	cmp	w0, #0x0
  428250:	b.eq	4282b0 <ferror@plt+0x26530>  // b.none
  428254:	ldr	x0, [sp, #40]
  428258:	add	x0, x0, #0x4
  42825c:	str	x0, [sp, #40]
  428260:	add	x1, sp, #0x70
  428264:	add	x0, sp, #0x3c
  428268:	mov	x7, #0x0                   	// #0
  42826c:	mov	x6, x1
  428270:	mov	x5, x0
  428274:	ldr	x4, [sp, #40]
  428278:	ldr	x3, [sp, #32]
  42827c:	ldr	x2, [sp, #24]
  428280:	ldr	x1, [sp, #64]
  428284:	ldr	x0, [sp, #72]
  428288:	bl	4279d8 <ferror@plt+0x25c58>
  42828c:	cmp	w0, #0x0
  428290:	b.ne	42829c <ferror@plt+0x2651c>  // b.any
  428294:	mov	w0, #0x0                   	// #0
  428298:	b	428f14 <ferror@plt+0x27194>
  42829c:	mov	w0, #0x4                   	// #4
  4282a0:	str	w0, [sp, #56]
  4282a4:	ldr	w0, [sp, #52]
  4282a8:	sub	w0, w0, #0x1
  4282ac:	str	w0, [sp, #52]
  4282b0:	ldr	w0, [sp, #56]
  4282b4:	cmp	w0, #0x0
  4282b8:	b.eq	428f0c <ferror@plt+0x2718c>  // b.none
  4282bc:	ldr	w0, [sp, #56]
  4282c0:	sub	w0, w0, #0x1
  4282c4:	str	w0, [sp, #56]
  4282c8:	ldr	w0, [sp, #60]
  4282cc:	lsr	w0, w0, #24
  4282d0:	str	w0, [sp, #192]
  4282d4:	ldr	w0, [sp, #60]
  4282d8:	lsl	w0, w0, #8
  4282dc:	str	w0, [sp, #60]
  4282e0:	ldr	w1, [sp, #192]
  4282e4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4282e8:	add	x0, x0, #0x810
  4282ec:	bl	401cf0 <printf@plt>
  4282f0:	ldr	w0, [sp, #192]
  4282f4:	and	w0, w0, #0xc0
  4282f8:	cmp	w0, #0x0
  4282fc:	b.ne	428328 <ferror@plt+0x265a8>  // b.any
  428300:	ldr	w0, [sp, #192]
  428304:	lsl	w0, w0, #2
  428308:	and	w0, w0, #0xff
  42830c:	add	w0, w0, #0x4
  428310:	str	w0, [sp, #132]
  428314:	ldr	w1, [sp, #132]
  428318:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42831c:	add	x0, x0, #0x820
  428320:	bl	401cf0 <printf@plt>
  428324:	b	428f00 <ferror@plt+0x27180>
  428328:	ldr	w0, [sp, #192]
  42832c:	and	w0, w0, #0xc0
  428330:	cmp	w0, #0x40
  428334:	b.ne	428360 <ferror@plt+0x265e0>  // b.any
  428338:	ldr	w0, [sp, #192]
  42833c:	lsl	w0, w0, #2
  428340:	and	w0, w0, #0xff
  428344:	add	w0, w0, #0x4
  428348:	str	w0, [sp, #136]
  42834c:	ldr	w1, [sp, #136]
  428350:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428354:	add	x0, x0, #0x838
  428358:	bl	401cf0 <printf@plt>
  42835c:	b	428f00 <ferror@plt+0x27180>
  428360:	ldr	w0, [sp, #192]
  428364:	and	w0, w0, #0xf0
  428368:	cmp	w0, #0x80
  42836c:	b.ne	42851c <ferror@plt+0x2679c>  // b.any
  428370:	ldr	w0, [sp, #56]
  428374:	cmp	w0, #0x0
  428378:	b.ne	4283e4 <ferror@plt+0x26664>  // b.any
  42837c:	ldr	w0, [sp, #52]
  428380:	cmp	w0, #0x0
  428384:	b.eq	4283e4 <ferror@plt+0x26664>  // b.none
  428388:	ldr	x0, [sp, #40]
  42838c:	add	x0, x0, #0x4
  428390:	str	x0, [sp, #40]
  428394:	add	x1, sp, #0x70
  428398:	add	x0, sp, #0x3c
  42839c:	mov	x7, #0x0                   	// #0
  4283a0:	mov	x6, x1
  4283a4:	mov	x5, x0
  4283a8:	ldr	x4, [sp, #40]
  4283ac:	ldr	x3, [sp, #32]
  4283b0:	ldr	x2, [sp, #24]
  4283b4:	ldr	x1, [sp, #64]
  4283b8:	ldr	x0, [sp, #72]
  4283bc:	bl	4279d8 <ferror@plt+0x25c58>
  4283c0:	cmp	w0, #0x0
  4283c4:	b.ne	4283d0 <ferror@plt+0x26650>  // b.any
  4283c8:	mov	w0, #0x0                   	// #0
  4283cc:	b	428f14 <ferror@plt+0x27194>
  4283d0:	mov	w0, #0x4                   	// #4
  4283d4:	str	w0, [sp, #56]
  4283d8:	ldr	w0, [sp, #52]
  4283dc:	sub	w0, w0, #0x1
  4283e0:	str	w0, [sp, #52]
  4283e4:	ldr	w0, [sp, #56]
  4283e8:	cmp	w0, #0x0
  4283ec:	b.eq	428434 <ferror@plt+0x266b4>  // b.none
  4283f0:	ldr	w0, [sp, #56]
  4283f4:	sub	w0, w0, #0x1
  4283f8:	str	w0, [sp, #56]
  4283fc:	ldr	w0, [sp, #60]
  428400:	lsr	w0, w0, #24
  428404:	str	w0, [sp, #184]
  428408:	ldr	w0, [sp, #60]
  42840c:	lsl	w0, w0, #8
  428410:	str	w0, [sp, #60]
  428414:	ldr	w1, [sp, #184]
  428418:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42841c:	add	x0, x0, #0x868
  428420:	bl	401cf0 <printf@plt>
  428424:	ldr	w0, [sp, #192]
  428428:	cmp	w0, #0x80
  42842c:	b.ne	42846c <ferror@plt+0x266ec>  // b.any
  428430:	b	42844c <ferror@plt+0x266cc>
  428434:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428438:	add	x0, x0, #0x850
  42843c:	bl	401d40 <gettext@plt>
  428440:	bl	401cf0 <printf@plt>
  428444:	mov	w0, #0x0                   	// #0
  428448:	b	428f14 <ferror@plt+0x27194>
  42844c:	ldr	w0, [sp, #184]
  428450:	cmp	w0, #0x0
  428454:	b.ne	42846c <ferror@plt+0x266ec>  // b.any
  428458:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42845c:	add	x0, x0, #0x870
  428460:	bl	401d40 <gettext@plt>
  428464:	bl	401cf0 <printf@plt>
  428468:	b	428f00 <ferror@plt+0x27180>
  42846c:	ldr	w0, [sp, #192]
  428470:	lsl	w0, w0, #8
  428474:	and	w0, w0, #0xf00
  428478:	ldr	w1, [sp, #184]
  42847c:	orr	w0, w1, w0
  428480:	str	w0, [sp, #140]
  428484:	mov	w0, #0x1                   	// #1
  428488:	str	w0, [sp, #232]
  42848c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428490:	add	x0, x0, #0x888
  428494:	bl	401cf0 <printf@plt>
  428498:	str	wzr, [sp, #228]
  42849c:	b	428504 <ferror@plt+0x26784>
  4284a0:	ldr	w0, [sp, #228]
  4284a4:	mov	w1, #0x1                   	// #1
  4284a8:	lsl	w0, w1, w0
  4284ac:	mov	w1, w0
  4284b0:	ldr	w0, [sp, #140]
  4284b4:	and	w0, w1, w0
  4284b8:	cmp	w0, #0x0
  4284bc:	b.eq	4284f8 <ferror@plt+0x26778>  // b.none
  4284c0:	ldr	w0, [sp, #232]
  4284c4:	cmp	w0, #0x0
  4284c8:	b.eq	4284d4 <ferror@plt+0x26754>  // b.none
  4284cc:	str	wzr, [sp, #232]
  4284d0:	b	4284e0 <ferror@plt+0x26760>
  4284d4:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4284d8:	add	x0, x0, #0x230
  4284dc:	bl	401cf0 <printf@plt>
  4284e0:	ldr	w0, [sp, #228]
  4284e4:	add	w0, w0, #0x4
  4284e8:	mov	w1, w0
  4284ec:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4284f0:	add	x0, x0, #0x890
  4284f4:	bl	401cf0 <printf@plt>
  4284f8:	ldr	w0, [sp, #228]
  4284fc:	add	w0, w0, #0x1
  428500:	str	w0, [sp, #228]
  428504:	ldr	w0, [sp, #228]
  428508:	cmp	w0, #0xb
  42850c:	b.le	4284a0 <ferror@plt+0x26720>
  428510:	mov	w0, #0x7d                  	// #125
  428514:	bl	401d20 <putchar@plt>
  428518:	b	428f00 <ferror@plt+0x27180>
  42851c:	ldr	w0, [sp, #192]
  428520:	and	w0, w0, #0xf0
  428524:	cmp	w0, #0x90
  428528:	b.ne	428574 <ferror@plt+0x267f4>  // b.any
  42852c:	ldr	w0, [sp, #192]
  428530:	cmp	w0, #0x9d
  428534:	b.eq	428544 <ferror@plt+0x267c4>  // b.none
  428538:	ldr	w0, [sp, #192]
  42853c:	cmp	w0, #0x9f
  428540:	b.ne	428558 <ferror@plt+0x267d8>  // b.any
  428544:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428548:	add	x0, x0, #0x898
  42854c:	bl	401d40 <gettext@plt>
  428550:	bl	401cf0 <printf@plt>
  428554:	b	428f00 <ferror@plt+0x27180>
  428558:	ldr	w0, [sp, #192]
  42855c:	and	w0, w0, #0xf
  428560:	mov	w1, w0
  428564:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428568:	add	x0, x0, #0x8a8
  42856c:	bl	401cf0 <printf@plt>
  428570:	b	428f00 <ferror@plt+0x27180>
  428574:	ldr	w0, [sp, #192]
  428578:	and	w0, w0, #0xf0
  42857c:	cmp	w0, #0xa0
  428580:	b.ne	428640 <ferror@plt+0x268c0>  // b.any
  428584:	ldr	w0, [sp, #192]
  428588:	and	w0, w0, #0x7
  42858c:	add	w0, w0, #0x4
  428590:	str	w0, [sp, #144]
  428594:	mov	w0, #0x1                   	// #1
  428598:	str	w0, [sp, #224]
  42859c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4285a0:	add	x0, x0, #0x8b8
  4285a4:	bl	401cf0 <printf@plt>
  4285a8:	mov	w0, #0x4                   	// #4
  4285ac:	str	w0, [sp, #220]
  4285b0:	b	4285f0 <ferror@plt+0x26870>
  4285b4:	ldr	w0, [sp, #224]
  4285b8:	cmp	w0, #0x0
  4285bc:	b.eq	4285c8 <ferror@plt+0x26848>  // b.none
  4285c0:	str	wzr, [sp, #224]
  4285c4:	b	4285d4 <ferror@plt+0x26854>
  4285c8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4285cc:	add	x0, x0, #0x230
  4285d0:	bl	401cf0 <printf@plt>
  4285d4:	ldr	w1, [sp, #220]
  4285d8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4285dc:	add	x0, x0, #0x890
  4285e0:	bl	401cf0 <printf@plt>
  4285e4:	ldr	w0, [sp, #220]
  4285e8:	add	w0, w0, #0x1
  4285ec:	str	w0, [sp, #220]
  4285f0:	ldr	w1, [sp, #220]
  4285f4:	ldr	w0, [sp, #144]
  4285f8:	cmp	w1, w0
  4285fc:	b.le	4285b4 <ferror@plt+0x26834>
  428600:	ldr	w0, [sp, #192]
  428604:	and	w0, w0, #0x8
  428608:	cmp	w0, #0x0
  42860c:	b.eq	428634 <ferror@plt+0x268b4>  // b.none
  428610:	ldr	w0, [sp, #224]
  428614:	cmp	w0, #0x0
  428618:	b.ne	428628 <ferror@plt+0x268a8>  // b.any
  42861c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  428620:	add	x0, x0, #0x230
  428624:	bl	401cf0 <printf@plt>
  428628:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42862c:	add	x0, x0, #0x8c8
  428630:	bl	401cf0 <printf@plt>
  428634:	mov	w0, #0x7d                  	// #125
  428638:	bl	401d20 <putchar@plt>
  42863c:	b	428f00 <ferror@plt+0x27180>
  428640:	ldr	w0, [sp, #192]
  428644:	cmp	w0, #0xb0
  428648:	b.ne	428660 <ferror@plt+0x268e0>  // b.any
  42864c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428650:	add	x0, x0, #0x8d0
  428654:	bl	401d40 <gettext@plt>
  428658:	bl	401cf0 <printf@plt>
  42865c:	b	428f00 <ferror@plt+0x27180>
  428660:	ldr	w0, [sp, #192]
  428664:	cmp	w0, #0xb1
  428668:	b.ne	428808 <ferror@plt+0x26a88>  // b.any
  42866c:	ldr	w0, [sp, #56]
  428670:	cmp	w0, #0x0
  428674:	b.ne	4286e0 <ferror@plt+0x26960>  // b.any
  428678:	ldr	w0, [sp, #52]
  42867c:	cmp	w0, #0x0
  428680:	b.eq	4286e0 <ferror@plt+0x26960>  // b.none
  428684:	ldr	x0, [sp, #40]
  428688:	add	x0, x0, #0x4
  42868c:	str	x0, [sp, #40]
  428690:	add	x1, sp, #0x70
  428694:	add	x0, sp, #0x3c
  428698:	mov	x7, #0x0                   	// #0
  42869c:	mov	x6, x1
  4286a0:	mov	x5, x0
  4286a4:	ldr	x4, [sp, #40]
  4286a8:	ldr	x3, [sp, #32]
  4286ac:	ldr	x2, [sp, #24]
  4286b0:	ldr	x1, [sp, #64]
  4286b4:	ldr	x0, [sp, #72]
  4286b8:	bl	4279d8 <ferror@plt+0x25c58>
  4286bc:	cmp	w0, #0x0
  4286c0:	b.ne	4286cc <ferror@plt+0x2694c>  // b.any
  4286c4:	mov	w0, #0x0                   	// #0
  4286c8:	b	428f14 <ferror@plt+0x27194>
  4286cc:	mov	w0, #0x4                   	// #4
  4286d0:	str	w0, [sp, #56]
  4286d4:	ldr	w0, [sp, #52]
  4286d8:	sub	w0, w0, #0x1
  4286dc:	str	w0, [sp, #52]
  4286e0:	ldr	w0, [sp, #56]
  4286e4:	cmp	w0, #0x0
  4286e8:	b.eq	428730 <ferror@plt+0x269b0>  // b.none
  4286ec:	ldr	w0, [sp, #56]
  4286f0:	sub	w0, w0, #0x1
  4286f4:	str	w0, [sp, #56]
  4286f8:	ldr	w0, [sp, #60]
  4286fc:	lsr	w0, w0, #24
  428700:	str	w0, [sp, #184]
  428704:	ldr	w0, [sp, #60]
  428708:	lsl	w0, w0, #8
  42870c:	str	w0, [sp, #60]
  428710:	ldr	w1, [sp, #184]
  428714:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428718:	add	x0, x0, #0x868
  42871c:	bl	401cf0 <printf@plt>
  428720:	ldr	w0, [sp, #184]
  428724:	cmp	w0, #0x0
  428728:	b.eq	428758 <ferror@plt+0x269d8>  // b.none
  42872c:	b	428748 <ferror@plt+0x269c8>
  428730:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428734:	add	x0, x0, #0x850
  428738:	bl	401d40 <gettext@plt>
  42873c:	bl	401cf0 <printf@plt>
  428740:	mov	w0, #0x0                   	// #0
  428744:	b	428f14 <ferror@plt+0x27194>
  428748:	ldr	w0, [sp, #184]
  42874c:	and	w0, w0, #0xf0
  428750:	cmp	w0, #0x0
  428754:	b.eq	42876c <ferror@plt+0x269ec>  // b.none
  428758:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42875c:	add	x0, x0, #0x8e0
  428760:	bl	401d40 <gettext@plt>
  428764:	bl	401cf0 <printf@plt>
  428768:	b	428f00 <ferror@plt+0x27180>
  42876c:	ldr	w0, [sp, #184]
  428770:	and	w0, w0, #0xf
  428774:	str	w0, [sp, #148]
  428778:	mov	w0, #0x1                   	// #1
  42877c:	str	w0, [sp, #216]
  428780:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428784:	add	x0, x0, #0x888
  428788:	bl	401cf0 <printf@plt>
  42878c:	str	wzr, [sp, #212]
  428790:	b	4287f0 <ferror@plt+0x26a70>
  428794:	ldr	w0, [sp, #212]
  428798:	mov	w1, #0x1                   	// #1
  42879c:	lsl	w0, w1, w0
  4287a0:	mov	w1, w0
  4287a4:	ldr	w0, [sp, #148]
  4287a8:	and	w0, w1, w0
  4287ac:	cmp	w0, #0x0
  4287b0:	b.eq	4287e4 <ferror@plt+0x26a64>  // b.none
  4287b4:	ldr	w0, [sp, #216]
  4287b8:	cmp	w0, #0x0
  4287bc:	b.eq	4287c8 <ferror@plt+0x26a48>  // b.none
  4287c0:	str	wzr, [sp, #216]
  4287c4:	b	4287d4 <ferror@plt+0x26a54>
  4287c8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  4287cc:	add	x0, x0, #0x230
  4287d0:	bl	401cf0 <printf@plt>
  4287d4:	ldr	w1, [sp, #212]
  4287d8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4287dc:	add	x0, x0, #0x890
  4287e0:	bl	401cf0 <printf@plt>
  4287e4:	ldr	w0, [sp, #212]
  4287e8:	add	w0, w0, #0x1
  4287ec:	str	w0, [sp, #212]
  4287f0:	ldr	w0, [sp, #212]
  4287f4:	cmp	w0, #0xb
  4287f8:	b.le	428794 <ferror@plt+0x26a14>
  4287fc:	mov	w0, #0x7d                  	// #125
  428800:	bl	401d20 <putchar@plt>
  428804:	b	428f00 <ferror@plt+0x27180>
  428808:	ldr	w0, [sp, #192]
  42880c:	cmp	w0, #0xb2
  428810:	b.ne	4289dc <ferror@plt+0x26c5c>  // b.any
  428814:	str	wzr, [sp, #208]
  428818:	b	428928 <ferror@plt+0x26ba8>
  42881c:	ldr	w0, [sp, #56]
  428820:	cmp	w0, #0x0
  428824:	b.ne	428890 <ferror@plt+0x26b10>  // b.any
  428828:	ldr	w0, [sp, #52]
  42882c:	cmp	w0, #0x0
  428830:	b.eq	428890 <ferror@plt+0x26b10>  // b.none
  428834:	ldr	x0, [sp, #40]
  428838:	add	x0, x0, #0x4
  42883c:	str	x0, [sp, #40]
  428840:	add	x1, sp, #0x70
  428844:	add	x0, sp, #0x3c
  428848:	mov	x7, #0x0                   	// #0
  42884c:	mov	x6, x1
  428850:	mov	x5, x0
  428854:	ldr	x4, [sp, #40]
  428858:	ldr	x3, [sp, #32]
  42885c:	ldr	x2, [sp, #24]
  428860:	ldr	x1, [sp, #64]
  428864:	ldr	x0, [sp, #72]
  428868:	bl	4279d8 <ferror@plt+0x25c58>
  42886c:	cmp	w0, #0x0
  428870:	b.ne	42887c <ferror@plt+0x26afc>  // b.any
  428874:	mov	w0, #0x0                   	// #0
  428878:	b	428f14 <ferror@plt+0x27194>
  42887c:	mov	w0, #0x4                   	// #4
  428880:	str	w0, [sp, #56]
  428884:	ldr	w0, [sp, #52]
  428888:	sub	w0, w0, #0x1
  42888c:	str	w0, [sp, #52]
  428890:	ldr	w0, [sp, #56]
  428894:	cmp	w0, #0x0
  428898:	b.eq	428904 <ferror@plt+0x26b84>  // b.none
  42889c:	ldr	w0, [sp, #56]
  4288a0:	sub	w0, w0, #0x1
  4288a4:	str	w0, [sp, #56]
  4288a8:	ldr	w0, [sp, #60]
  4288ac:	lsr	w0, w0, #24
  4288b0:	and	w2, w0, #0xff
  4288b4:	ldr	w0, [sp, #208]
  4288b8:	add	x1, sp, #0x60
  4288bc:	strb	w2, [x1, x0]
  4288c0:	ldr	w0, [sp, #60]
  4288c4:	lsl	w0, w0, #8
  4288c8:	str	w0, [sp, #60]
  4288cc:	ldr	w0, [sp, #208]
  4288d0:	add	x1, sp, #0x60
  4288d4:	ldrb	w0, [x1, x0]
  4288d8:	mov	w1, w0
  4288dc:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4288e0:	add	x0, x0, #0x868
  4288e4:	bl	401cf0 <printf@plt>
  4288e8:	ldr	w0, [sp, #208]
  4288ec:	add	x1, sp, #0x60
  4288f0:	ldrb	w0, [x1, x0]
  4288f4:	sxtb	w0, w0
  4288f8:	cmp	w0, #0x0
  4288fc:	b.lt	42891c <ferror@plt+0x26b9c>  // b.tstop
  428900:	b	428934 <ferror@plt+0x26bb4>
  428904:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428908:	add	x0, x0, #0x850
  42890c:	bl	401d40 <gettext@plt>
  428910:	bl	401cf0 <printf@plt>
  428914:	mov	w0, #0x0                   	// #0
  428918:	b	428f14 <ferror@plt+0x27194>
  42891c:	ldr	w0, [sp, #208]
  428920:	add	w0, w0, #0x1
  428924:	str	w0, [sp, #208]
  428928:	ldr	w0, [sp, #208]
  42892c:	cmp	w0, #0x8
  428930:	b.ls	42881c <ferror@plt+0x26a9c>  // b.plast
  428934:	ldr	w0, [sp, #208]
  428938:	cmp	w0, #0x9
  42893c:	b.ne	428958 <ferror@plt+0x26bd8>  // b.any
  428940:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428944:	add	x0, x0, #0x8e8
  428948:	bl	401d40 <gettext@plt>
  42894c:	bl	46eed4 <error@@Base>
  428950:	str	wzr, [sp, #236]
  428954:	b	428f00 <ferror@plt+0x27180>
  428958:	ldr	w0, [sp, #208]
  42895c:	add	x0, x0, #0x1
  428960:	add	x1, sp, #0x60
  428964:	add	x1, x1, x0
  428968:	add	x2, sp, #0x5c
  42896c:	add	x0, sp, #0x60
  428970:	mov	x4, #0x0                   	// #0
  428974:	mov	x3, x2
  428978:	mov	w2, #0x0                   	// #0
  42897c:	bl	449b20 <ferror@plt+0x47da0>
  428980:	str	x0, [sp, #152]
  428984:	ldr	w0, [sp, #208]
  428988:	add	w1, w0, #0x1
  42898c:	ldr	w0, [sp, #92]
  428990:	cmp	w1, w0
  428994:	b.eq	4289b8 <ferror@plt+0x26c38>  // b.none
  428998:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  42899c:	add	x3, x0, #0xc50
  4289a0:	mov	w2, #0x225b                	// #8795
  4289a4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4289a8:	add	x1, x0, #0x210
  4289ac:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4289b0:	add	x0, x0, #0x900
  4289b4:	bl	401d00 <__assert_fail@plt>
  4289b8:	ldr	x0, [sp, #152]
  4289bc:	add	x0, x0, #0x81
  4289c0:	lsl	x0, x0, #2
  4289c4:	str	x0, [sp, #152]
  4289c8:	ldr	x1, [sp, #152]
  4289cc:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4289d0:	add	x0, x0, #0x910
  4289d4:	bl	401cf0 <printf@plt>
  4289d8:	b	428f00 <ferror@plt+0x27180>
  4289dc:	ldr	w0, [sp, #192]
  4289e0:	cmp	w0, #0xb3
  4289e4:	b.eq	428a00 <ferror@plt+0x26c80>  // b.none
  4289e8:	ldr	w0, [sp, #192]
  4289ec:	cmp	w0, #0xc8
  4289f0:	b.eq	428a00 <ferror@plt+0x26c80>  // b.none
  4289f4:	ldr	w0, [sp, #192]
  4289f8:	cmp	w0, #0xc9
  4289fc:	b.ne	428b44 <ferror@plt+0x26dc4>  // b.any
  428a00:	ldr	w0, [sp, #56]
  428a04:	cmp	w0, #0x0
  428a08:	b.ne	428a74 <ferror@plt+0x26cf4>  // b.any
  428a0c:	ldr	w0, [sp, #52]
  428a10:	cmp	w0, #0x0
  428a14:	b.eq	428a74 <ferror@plt+0x26cf4>  // b.none
  428a18:	ldr	x0, [sp, #40]
  428a1c:	add	x0, x0, #0x4
  428a20:	str	x0, [sp, #40]
  428a24:	add	x1, sp, #0x70
  428a28:	add	x0, sp, #0x3c
  428a2c:	mov	x7, #0x0                   	// #0
  428a30:	mov	x6, x1
  428a34:	mov	x5, x0
  428a38:	ldr	x4, [sp, #40]
  428a3c:	ldr	x3, [sp, #32]
  428a40:	ldr	x2, [sp, #24]
  428a44:	ldr	x1, [sp, #64]
  428a48:	ldr	x0, [sp, #72]
  428a4c:	bl	4279d8 <ferror@plt+0x25c58>
  428a50:	cmp	w0, #0x0
  428a54:	b.ne	428a60 <ferror@plt+0x26ce0>  // b.any
  428a58:	mov	w0, #0x0                   	// #0
  428a5c:	b	428f14 <ferror@plt+0x27194>
  428a60:	mov	w0, #0x4                   	// #4
  428a64:	str	w0, [sp, #56]
  428a68:	ldr	w0, [sp, #52]
  428a6c:	sub	w0, w0, #0x1
  428a70:	str	w0, [sp, #52]
  428a74:	ldr	w0, [sp, #56]
  428a78:	cmp	w0, #0x0
  428a7c:	b.eq	428adc <ferror@plt+0x26d5c>  // b.none
  428a80:	ldr	w0, [sp, #56]
  428a84:	sub	w0, w0, #0x1
  428a88:	str	w0, [sp, #56]
  428a8c:	ldr	w0, [sp, #60]
  428a90:	lsr	w0, w0, #24
  428a94:	str	w0, [sp, #184]
  428a98:	ldr	w0, [sp, #60]
  428a9c:	lsl	w0, w0, #8
  428aa0:	str	w0, [sp, #60]
  428aa4:	ldr	w1, [sp, #184]
  428aa8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428aac:	add	x0, x0, #0x868
  428ab0:	bl	401cf0 <printf@plt>
  428ab4:	ldr	w0, [sp, #184]
  428ab8:	lsr	w0, w0, #4
  428abc:	str	w0, [sp, #204]
  428ac0:	ldr	w0, [sp, #184]
  428ac4:	and	w0, w0, #0xf
  428ac8:	str	w0, [sp, #164]
  428acc:	ldr	w0, [sp, #192]
  428ad0:	cmp	w0, #0xc8
  428ad4:	b.ne	428b00 <ferror@plt+0x26d80>  // b.any
  428ad8:	b	428af4 <ferror@plt+0x26d74>
  428adc:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428ae0:	add	x0, x0, #0x850
  428ae4:	bl	401d40 <gettext@plt>
  428ae8:	bl	401cf0 <printf@plt>
  428aec:	mov	w0, #0x0                   	// #0
  428af0:	b	428f14 <ferror@plt+0x27194>
  428af4:	ldr	w0, [sp, #204]
  428af8:	add	w0, w0, #0x10
  428afc:	str	w0, [sp, #204]
  428b00:	ldr	w1, [sp, #204]
  428b04:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428b08:	add	x0, x0, #0x920
  428b0c:	bl	401cf0 <printf@plt>
  428b10:	ldr	w0, [sp, #164]
  428b14:	cmp	w0, #0x0
  428b18:	b.eq	428b38 <ferror@plt+0x26db8>  // b.none
  428b1c:	ldr	w1, [sp, #204]
  428b20:	ldr	w0, [sp, #164]
  428b24:	add	w0, w1, w0
  428b28:	mov	w1, w0
  428b2c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428b30:	add	x0, x0, #0x930
  428b34:	bl	401cf0 <printf@plt>
  428b38:	mov	w0, #0x7d                  	// #125
  428b3c:	bl	401d20 <putchar@plt>
  428b40:	b	428f00 <ferror@plt+0x27180>
  428b44:	ldr	w0, [sp, #192]
  428b48:	and	w0, w0, #0xf8
  428b4c:	cmp	w0, #0xb8
  428b50:	b.eq	428b64 <ferror@plt+0x26de4>  // b.none
  428b54:	ldr	w0, [sp, #192]
  428b58:	and	w0, w0, #0xf8
  428b5c:	cmp	w0, #0xd0
  428b60:	b.ne	428bac <ferror@plt+0x26e2c>  // b.any
  428b64:	ldr	w0, [sp, #192]
  428b68:	and	w0, w0, #0x7
  428b6c:	str	w0, [sp, #168]
  428b70:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428b74:	add	x0, x0, #0x938
  428b78:	bl	401cf0 <printf@plt>
  428b7c:	ldr	w0, [sp, #168]
  428b80:	cmp	w0, #0x0
  428b84:	b.eq	428ba0 <ferror@plt+0x26e20>  // b.none
  428b88:	ldr	w0, [sp, #168]
  428b8c:	add	w0, w0, #0x8
  428b90:	mov	w1, w0
  428b94:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428b98:	add	x0, x0, #0x930
  428b9c:	bl	401cf0 <printf@plt>
  428ba0:	mov	w0, #0x7d                  	// #125
  428ba4:	bl	401d20 <putchar@plt>
  428ba8:	b	428f00 <ferror@plt+0x27180>
  428bac:	ldr	w0, [sp, #192]
  428bb0:	cmp	w0, #0xbf
  428bb4:	b.ls	428c0c <ferror@plt+0x26e8c>  // b.plast
  428bb8:	ldr	w0, [sp, #192]
  428bbc:	cmp	w0, #0xc5
  428bc0:	b.hi	428c0c <ferror@plt+0x26e8c>  // b.pmore
  428bc4:	ldr	w0, [sp, #192]
  428bc8:	and	w0, w0, #0x7
  428bcc:	str	w0, [sp, #188]
  428bd0:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428bd4:	add	x0, x0, #0x940
  428bd8:	bl	401cf0 <printf@plt>
  428bdc:	ldr	w0, [sp, #188]
  428be0:	cmp	w0, #0x0
  428be4:	b.eq	428c00 <ferror@plt+0x26e80>  // b.none
  428be8:	ldr	w0, [sp, #188]
  428bec:	add	w0, w0, #0xa
  428bf0:	mov	w1, w0
  428bf4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428bf8:	add	x0, x0, #0x950
  428bfc:	bl	401cf0 <printf@plt>
  428c00:	mov	w0, #0x7d                  	// #125
  428c04:	bl	401d20 <putchar@plt>
  428c08:	b	428f00 <ferror@plt+0x27180>
  428c0c:	ldr	w0, [sp, #192]
  428c10:	cmp	w0, #0xc6
  428c14:	b.ne	428d44 <ferror@plt+0x26fc4>  // b.any
  428c18:	ldr	w0, [sp, #56]
  428c1c:	cmp	w0, #0x0
  428c20:	b.ne	428c8c <ferror@plt+0x26f0c>  // b.any
  428c24:	ldr	w0, [sp, #52]
  428c28:	cmp	w0, #0x0
  428c2c:	b.eq	428c8c <ferror@plt+0x26f0c>  // b.none
  428c30:	ldr	x0, [sp, #40]
  428c34:	add	x0, x0, #0x4
  428c38:	str	x0, [sp, #40]
  428c3c:	add	x1, sp, #0x70
  428c40:	add	x0, sp, #0x3c
  428c44:	mov	x7, #0x0                   	// #0
  428c48:	mov	x6, x1
  428c4c:	mov	x5, x0
  428c50:	ldr	x4, [sp, #40]
  428c54:	ldr	x3, [sp, #32]
  428c58:	ldr	x2, [sp, #24]
  428c5c:	ldr	x1, [sp, #64]
  428c60:	ldr	x0, [sp, #72]
  428c64:	bl	4279d8 <ferror@plt+0x25c58>
  428c68:	cmp	w0, #0x0
  428c6c:	b.ne	428c78 <ferror@plt+0x26ef8>  // b.any
  428c70:	mov	w0, #0x0                   	// #0
  428c74:	b	428f14 <ferror@plt+0x27194>
  428c78:	mov	w0, #0x4                   	// #4
  428c7c:	str	w0, [sp, #56]
  428c80:	ldr	w0, [sp, #52]
  428c84:	sub	w0, w0, #0x1
  428c88:	str	w0, [sp, #52]
  428c8c:	ldr	w0, [sp, #56]
  428c90:	cmp	w0, #0x0
  428c94:	b.eq	428d04 <ferror@plt+0x26f84>  // b.none
  428c98:	ldr	w0, [sp, #56]
  428c9c:	sub	w0, w0, #0x1
  428ca0:	str	w0, [sp, #56]
  428ca4:	ldr	w0, [sp, #60]
  428ca8:	lsr	w0, w0, #24
  428cac:	str	w0, [sp, #184]
  428cb0:	ldr	w0, [sp, #60]
  428cb4:	lsl	w0, w0, #8
  428cb8:	str	w0, [sp, #60]
  428cbc:	ldr	w1, [sp, #184]
  428cc0:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428cc4:	add	x0, x0, #0x868
  428cc8:	bl	401cf0 <printf@plt>
  428ccc:	ldr	w0, [sp, #184]
  428cd0:	lsr	w0, w0, #4
  428cd4:	str	w0, [sp, #176]
  428cd8:	ldr	w0, [sp, #184]
  428cdc:	and	w0, w0, #0xf
  428ce0:	str	w0, [sp, #172]
  428ce4:	ldr	w1, [sp, #176]
  428ce8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428cec:	add	x0, x0, #0x958
  428cf0:	bl	401cf0 <printf@plt>
  428cf4:	ldr	w0, [sp, #172]
  428cf8:	cmp	w0, #0x0
  428cfc:	b.eq	428d38 <ferror@plt+0x26fb8>  // b.none
  428d00:	b	428d1c <ferror@plt+0x26f9c>
  428d04:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428d08:	add	x0, x0, #0x850
  428d0c:	bl	401d40 <gettext@plt>
  428d10:	bl	401cf0 <printf@plt>
  428d14:	mov	w0, #0x0                   	// #0
  428d18:	b	428f14 <ferror@plt+0x27194>
  428d1c:	ldr	w1, [sp, #176]
  428d20:	ldr	w0, [sp, #172]
  428d24:	add	w0, w1, w0
  428d28:	mov	w1, w0
  428d2c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428d30:	add	x0, x0, #0x950
  428d34:	bl	401cf0 <printf@plt>
  428d38:	mov	w0, #0x7d                  	// #125
  428d3c:	bl	401d20 <putchar@plt>
  428d40:	b	428f00 <ferror@plt+0x27180>
  428d44:	ldr	w0, [sp, #192]
  428d48:	cmp	w0, #0xc7
  428d4c:	b.ne	428eec <ferror@plt+0x2716c>  // b.any
  428d50:	ldr	w0, [sp, #56]
  428d54:	cmp	w0, #0x0
  428d58:	b.ne	428dc4 <ferror@plt+0x27044>  // b.any
  428d5c:	ldr	w0, [sp, #52]
  428d60:	cmp	w0, #0x0
  428d64:	b.eq	428dc4 <ferror@plt+0x27044>  // b.none
  428d68:	ldr	x0, [sp, #40]
  428d6c:	add	x0, x0, #0x4
  428d70:	str	x0, [sp, #40]
  428d74:	add	x1, sp, #0x70
  428d78:	add	x0, sp, #0x3c
  428d7c:	mov	x7, #0x0                   	// #0
  428d80:	mov	x6, x1
  428d84:	mov	x5, x0
  428d88:	ldr	x4, [sp, #40]
  428d8c:	ldr	x3, [sp, #32]
  428d90:	ldr	x2, [sp, #24]
  428d94:	ldr	x1, [sp, #64]
  428d98:	ldr	x0, [sp, #72]
  428d9c:	bl	4279d8 <ferror@plt+0x25c58>
  428da0:	cmp	w0, #0x0
  428da4:	b.ne	428db0 <ferror@plt+0x27030>  // b.any
  428da8:	mov	w0, #0x0                   	// #0
  428dac:	b	428f14 <ferror@plt+0x27194>
  428db0:	mov	w0, #0x4                   	// #4
  428db4:	str	w0, [sp, #56]
  428db8:	ldr	w0, [sp, #52]
  428dbc:	sub	w0, w0, #0x1
  428dc0:	str	w0, [sp, #52]
  428dc4:	ldr	w0, [sp, #56]
  428dc8:	cmp	w0, #0x0
  428dcc:	b.eq	428e14 <ferror@plt+0x27094>  // b.none
  428dd0:	ldr	w0, [sp, #56]
  428dd4:	sub	w0, w0, #0x1
  428dd8:	str	w0, [sp, #56]
  428ddc:	ldr	w0, [sp, #60]
  428de0:	lsr	w0, w0, #24
  428de4:	str	w0, [sp, #184]
  428de8:	ldr	w0, [sp, #60]
  428dec:	lsl	w0, w0, #8
  428df0:	str	w0, [sp, #60]
  428df4:	ldr	w1, [sp, #184]
  428df8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428dfc:	add	x0, x0, #0x868
  428e00:	bl	401cf0 <printf@plt>
  428e04:	ldr	w0, [sp, #184]
  428e08:	cmp	w0, #0x0
  428e0c:	b.eq	428e3c <ferror@plt+0x270bc>  // b.none
  428e10:	b	428e2c <ferror@plt+0x270ac>
  428e14:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428e18:	add	x0, x0, #0x850
  428e1c:	bl	401d40 <gettext@plt>
  428e20:	bl	401cf0 <printf@plt>
  428e24:	mov	w0, #0x0                   	// #0
  428e28:	b	428f14 <ferror@plt+0x27194>
  428e2c:	ldr	w0, [sp, #184]
  428e30:	and	w0, w0, #0xf0
  428e34:	cmp	w0, #0x0
  428e38:	b.eq	428e50 <ferror@plt+0x270d0>  // b.none
  428e3c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428e40:	add	x0, x0, #0x8e0
  428e44:	bl	401d40 <gettext@plt>
  428e48:	bl	401cf0 <printf@plt>
  428e4c:	b	428f00 <ferror@plt+0x27180>
  428e50:	ldr	w0, [sp, #184]
  428e54:	and	w0, w0, #0xf
  428e58:	str	w0, [sp, #180]
  428e5c:	mov	w0, #0x1                   	// #1
  428e60:	str	w0, [sp, #200]
  428e64:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428e68:	add	x0, x0, #0x888
  428e6c:	bl	401cf0 <printf@plt>
  428e70:	str	wzr, [sp, #196]
  428e74:	b	428ed4 <ferror@plt+0x27154>
  428e78:	ldr	w0, [sp, #196]
  428e7c:	mov	w1, #0x1                   	// #1
  428e80:	lsl	w0, w1, w0
  428e84:	mov	w1, w0
  428e88:	ldr	w0, [sp, #180]
  428e8c:	and	w0, w1, w0
  428e90:	cmp	w0, #0x0
  428e94:	b.eq	428ec8 <ferror@plt+0x27148>  // b.none
  428e98:	ldr	w0, [sp, #200]
  428e9c:	cmp	w0, #0x0
  428ea0:	b.eq	428eac <ferror@plt+0x2712c>  // b.none
  428ea4:	str	wzr, [sp, #200]
  428ea8:	b	428eb8 <ferror@plt+0x27138>
  428eac:	adrp	x0, 491000 <warn@@Base+0x2202c>
  428eb0:	add	x0, x0, #0x230
  428eb4:	bl	401cf0 <printf@plt>
  428eb8:	ldr	w1, [sp, #196]
  428ebc:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428ec0:	add	x0, x0, #0x968
  428ec4:	bl	401cf0 <printf@plt>
  428ec8:	ldr	w0, [sp, #196]
  428ecc:	add	w0, w0, #0x1
  428ed0:	str	w0, [sp, #196]
  428ed4:	ldr	w0, [sp, #196]
  428ed8:	cmp	w0, #0x3
  428edc:	b.le	428e78 <ferror@plt+0x270f8>
  428ee0:	mov	w0, #0x7d                  	// #125
  428ee4:	bl	401d20 <putchar@plt>
  428ee8:	b	428f00 <ferror@plt+0x27180>
  428eec:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428ef0:	add	x0, x0, #0x970
  428ef4:	bl	401d40 <gettext@plt>
  428ef8:	bl	401cf0 <printf@plt>
  428efc:	str	wzr, [sp, #236]
  428f00:	mov	w0, #0xa                   	// #10
  428f04:	bl	401d20 <putchar@plt>
  428f08:	b	42823c <ferror@plt+0x264bc>
  428f0c:	nop
  428f10:	ldr	w0, [sp, #236]
  428f14:	ldp	x29, x30, [sp], #240
  428f18:	ret
  428f1c:	stp	x29, x30, [sp, #-304]!
  428f20:	mov	x29, sp
  428f24:	str	x0, [sp, #72]
  428f28:	str	x1, [sp, #64]
  428f2c:	str	w2, [sp, #60]
  428f30:	str	w3, [sp, #56]
  428f34:	str	w4, [sp, #52]
  428f38:	str	x5, [sp, #40]
  428f3c:	str	x6, [sp, #32]
  428f40:	str	x7, [sp, #24]
  428f44:	ldr	w0, [sp, #56]
  428f48:	cmp	w0, #0x0
  428f4c:	b.ne	428fb8 <ferror@plt+0x27238>  // b.any
  428f50:	ldr	w0, [sp, #52]
  428f54:	cmp	w0, #0x0
  428f58:	b.eq	428fb8 <ferror@plt+0x27238>  // b.none
  428f5c:	ldr	x0, [sp, #40]
  428f60:	add	x0, x0, #0x4
  428f64:	str	x0, [sp, #40]
  428f68:	add	x1, sp, #0xe8
  428f6c:	add	x0, sp, #0x3c
  428f70:	mov	x7, #0x0                   	// #0
  428f74:	mov	x6, x1
  428f78:	mov	x5, x0
  428f7c:	ldr	x4, [sp, #40]
  428f80:	ldr	x3, [sp, #32]
  428f84:	ldr	x2, [sp, #24]
  428f88:	ldr	x1, [sp, #64]
  428f8c:	ldr	x0, [sp, #72]
  428f90:	bl	4279d8 <ferror@plt+0x25c58>
  428f94:	cmp	w0, #0x0
  428f98:	b.ne	428fa4 <ferror@plt+0x27224>  // b.any
  428f9c:	mov	w0, #0x0                   	// #0
  428fa0:	b	4296e4 <ferror@plt+0x27964>
  428fa4:	mov	w0, #0x4                   	// #4
  428fa8:	str	w0, [sp, #56]
  428fac:	ldr	w0, [sp, #52]
  428fb0:	sub	w0, w0, #0x1
  428fb4:	str	w0, [sp, #52]
  428fb8:	ldr	w0, [sp, #56]
  428fbc:	cmp	w0, #0x0
  428fc0:	b.eq	4296dc <ferror@plt+0x2795c>  // b.none
  428fc4:	ldr	w0, [sp, #56]
  428fc8:	sub	w0, w0, #0x1
  428fcc:	str	w0, [sp, #56]
  428fd0:	ldr	w0, [sp, #60]
  428fd4:	lsr	w0, w0, #24
  428fd8:	str	w0, [sp, #272]
  428fdc:	ldr	w0, [sp, #60]
  428fe0:	lsl	w0, w0, #8
  428fe4:	str	w0, [sp, #60]
  428fe8:	ldr	w1, [sp, #272]
  428fec:	adrp	x0, 496000 <warn@@Base+0x2702c>
  428ff0:	add	x0, x0, #0x810
  428ff4:	bl	401cf0 <printf@plt>
  428ff8:	ldr	w0, [sp, #272]
  428ffc:	and	w0, w0, #0xc0
  429000:	cmp	w0, #0x0
  429004:	b.ne	429030 <ferror@plt+0x272b0>  // b.any
  429008:	ldr	w0, [sp, #272]
  42900c:	lsl	w0, w0, #3
  429010:	and	w0, w0, #0x1f8
  429014:	add	w0, w0, #0x8
  429018:	str	w0, [sp, #252]
  42901c:	ldr	w1, [sp, #252]
  429020:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429024:	add	x0, x0, #0x990
  429028:	bl	401cf0 <printf@plt>
  42902c:	b	4296d0 <ferror@plt+0x27950>
  429030:	ldr	w0, [sp, #272]
  429034:	and	w0, w0, #0xc0
  429038:	cmp	w0, #0x80
  42903c:	b.ne	429194 <ferror@plt+0x27414>  // b.any
  429040:	ldr	w0, [sp, #56]
  429044:	cmp	w0, #0x0
  429048:	b.ne	4290b4 <ferror@plt+0x27334>  // b.any
  42904c:	ldr	w0, [sp, #52]
  429050:	cmp	w0, #0x0
  429054:	b.eq	4290b4 <ferror@plt+0x27334>  // b.none
  429058:	ldr	x0, [sp, #40]
  42905c:	add	x0, x0, #0x4
  429060:	str	x0, [sp, #40]
  429064:	add	x1, sp, #0xe8
  429068:	add	x0, sp, #0x3c
  42906c:	mov	x7, #0x0                   	// #0
  429070:	mov	x6, x1
  429074:	mov	x5, x0
  429078:	ldr	x4, [sp, #40]
  42907c:	ldr	x3, [sp, #32]
  429080:	ldr	x2, [sp, #24]
  429084:	ldr	x1, [sp, #64]
  429088:	ldr	x0, [sp, #72]
  42908c:	bl	4279d8 <ferror@plt+0x25c58>
  429090:	cmp	w0, #0x0
  429094:	b.ne	4290a0 <ferror@plt+0x27320>  // b.any
  429098:	mov	w0, #0x0                   	// #0
  42909c:	b	4296e4 <ferror@plt+0x27964>
  4290a0:	mov	w0, #0x4                   	// #4
  4290a4:	str	w0, [sp, #56]
  4290a8:	ldr	w0, [sp, #52]
  4290ac:	sub	w0, w0, #0x1
  4290b0:	str	w0, [sp, #52]
  4290b4:	ldr	w0, [sp, #56]
  4290b8:	cmp	w0, #0x0
  4290bc:	b.eq	429104 <ferror@plt+0x27384>  // b.none
  4290c0:	ldr	w0, [sp, #56]
  4290c4:	sub	w0, w0, #0x1
  4290c8:	str	w0, [sp, #56]
  4290cc:	ldr	w0, [sp, #60]
  4290d0:	lsr	w0, w0, #24
  4290d4:	str	w0, [sp, #260]
  4290d8:	ldr	w0, [sp, #60]
  4290dc:	lsl	w0, w0, #8
  4290e0:	str	w0, [sp, #60]
  4290e4:	ldr	w1, [sp, #260]
  4290e8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4290ec:	add	x0, x0, #0x868
  4290f0:	bl	401cf0 <printf@plt>
  4290f4:	ldr	w0, [sp, #272]
  4290f8:	cmp	w0, #0x80
  4290fc:	b.ne	42913c <ferror@plt+0x273bc>  // b.any
  429100:	b	42911c <ferror@plt+0x2739c>
  429104:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429108:	add	x0, x0, #0x850
  42910c:	bl	401d40 <gettext@plt>
  429110:	bl	401cf0 <printf@plt>
  429114:	mov	w0, #0x0                   	// #0
  429118:	b	4296e4 <ferror@plt+0x27964>
  42911c:	ldr	w0, [sp, #260]
  429120:	cmp	w0, #0x0
  429124:	b.ne	42913c <ferror@plt+0x273bc>  // b.any
  429128:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42912c:	add	x0, x0, #0x870
  429130:	bl	401d40 <gettext@plt>
  429134:	bl	401cf0 <printf@plt>
  429138:	b	4296d0 <ferror@plt+0x27950>
  42913c:	ldr	w0, [sp, #272]
  429140:	lsl	w0, w0, #8
  429144:	and	w0, w0, #0x1f00
  429148:	ldr	w1, [sp, #260]
  42914c:	orr	w0, w1, w0
  429150:	str	w0, [sp, #256]
  429154:	ldr	w0, [sp, #272]
  429158:	and	w0, w0, #0x20
  42915c:	cmp	w0, #0x0
  429160:	b.eq	429174 <ferror@plt+0x273f4>  // b.none
  429164:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429168:	add	x0, x0, #0x9a8
  42916c:	bl	401cf0 <printf@plt>
  429170:	b	429180 <ferror@plt+0x27400>
  429174:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429178:	add	x0, x0, #0x888
  42917c:	bl	401cf0 <printf@plt>
  429180:	ldr	w0, [sp, #256]
  429184:	bl	428158 <ferror@plt+0x263d8>
  429188:	mov	w0, #0x7d                  	// #125
  42918c:	bl	401d20 <putchar@plt>
  429190:	b	4296d0 <ferror@plt+0x27950>
  429194:	ldr	w0, [sp, #272]
  429198:	and	w0, w0, #0xf0
  42919c:	cmp	w0, #0xc0
  4291a0:	b.ne	429454 <ferror@plt+0x276d4>  // b.any
  4291a4:	str	wzr, [sp, #296]
  4291a8:	str	wzr, [sp, #292]
  4291ac:	b	429330 <ferror@plt+0x275b0>
  4291b0:	ldr	w0, [sp, #56]
  4291b4:	cmp	w0, #0x0
  4291b8:	b.ne	429224 <ferror@plt+0x274a4>  // b.any
  4291bc:	ldr	w0, [sp, #52]
  4291c0:	cmp	w0, #0x0
  4291c4:	b.eq	429224 <ferror@plt+0x274a4>  // b.none
  4291c8:	ldr	x0, [sp, #40]
  4291cc:	add	x0, x0, #0x4
  4291d0:	str	x0, [sp, #40]
  4291d4:	add	x1, sp, #0xe8
  4291d8:	add	x0, sp, #0x3c
  4291dc:	mov	x7, #0x0                   	// #0
  4291e0:	mov	x6, x1
  4291e4:	mov	x5, x0
  4291e8:	ldr	x4, [sp, #40]
  4291ec:	ldr	x3, [sp, #32]
  4291f0:	ldr	x2, [sp, #24]
  4291f4:	ldr	x1, [sp, #64]
  4291f8:	ldr	x0, [sp, #72]
  4291fc:	bl	4279d8 <ferror@plt+0x25c58>
  429200:	cmp	w0, #0x0
  429204:	b.ne	429210 <ferror@plt+0x27490>  // b.any
  429208:	mov	w0, #0x0                   	// #0
  42920c:	b	4296e4 <ferror@plt+0x27964>
  429210:	mov	w0, #0x4                   	// #4
  429214:	str	w0, [sp, #56]
  429218:	ldr	w0, [sp, #52]
  42921c:	sub	w0, w0, #0x1
  429220:	str	w0, [sp, #52]
  429224:	ldr	w0, [sp, #56]
  429228:	cmp	w0, #0x0
  42922c:	b.eq	429280 <ferror@plt+0x27500>  // b.none
  429230:	ldr	w0, [sp, #56]
  429234:	sub	w0, w0, #0x1
  429238:	str	w0, [sp, #56]
  42923c:	ldr	w0, [sp, #60]
  429240:	lsr	w0, w0, #24
  429244:	str	w0, [sp, #260]
  429248:	ldr	w0, [sp, #60]
  42924c:	lsl	w0, w0, #8
  429250:	str	w0, [sp, #60]
  429254:	ldr	w1, [sp, #260]
  429258:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42925c:	add	x0, x0, #0x868
  429260:	bl	401cf0 <printf@plt>
  429264:	ldr	w0, [sp, #260]
  429268:	lsr	w0, w0, #4
  42926c:	str	w0, [sp, #300]
  429270:	ldr	w0, [sp, #300]
  429274:	cmp	w0, #0xf
  429278:	b.eq	4292d0 <ferror@plt+0x27550>  // b.none
  42927c:	b	429298 <ferror@plt+0x27518>
  429280:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429284:	add	x0, x0, #0x850
  429288:	bl	401d40 <gettext@plt>
  42928c:	bl	401cf0 <printf@plt>
  429290:	mov	w0, #0x0                   	// #0
  429294:	b	4296e4 <ferror@plt+0x27964>
  429298:	ldr	w0, [sp, #292]
  42929c:	lsl	w2, w0, #1
  4292a0:	ldr	w0, [sp, #296]
  4292a4:	lsl	x0, x0, #3
  4292a8:	add	x1, sp, #0x50
  4292ac:	str	w2, [x1, x0]
  4292b0:	ldr	w0, [sp, #296]
  4292b4:	lsl	x0, x0, #3
  4292b8:	add	x1, sp, #0x54
  4292bc:	ldr	w2, [sp, #300]
  4292c0:	str	w2, [x1, x0]
  4292c4:	ldr	w0, [sp, #296]
  4292c8:	add	w0, w0, #0x1
  4292cc:	str	w0, [sp, #296]
  4292d0:	ldr	w0, [sp, #260]
  4292d4:	and	w0, w0, #0xf
  4292d8:	str	w0, [sp, #300]
  4292dc:	ldr	w0, [sp, #300]
  4292e0:	cmp	w0, #0xf
  4292e4:	b.eq	429324 <ferror@plt+0x275a4>  // b.none
  4292e8:	ldr	w0, [sp, #292]
  4292ec:	lsl	w0, w0, #1
  4292f0:	add	w2, w0, #0x1
  4292f4:	ldr	w0, [sp, #296]
  4292f8:	lsl	x0, x0, #3
  4292fc:	add	x1, sp, #0x50
  429300:	str	w2, [x1, x0]
  429304:	ldr	w0, [sp, #296]
  429308:	lsl	x0, x0, #3
  42930c:	add	x1, sp, #0x54
  429310:	ldr	w2, [sp, #300]
  429314:	str	w2, [x1, x0]
  429318:	ldr	w0, [sp, #296]
  42931c:	add	w0, w0, #0x1
  429320:	str	w0, [sp, #296]
  429324:	ldr	w0, [sp, #292]
  429328:	add	w0, w0, #0x1
  42932c:	str	w0, [sp, #292]
  429330:	ldr	w0, [sp, #272]
  429334:	and	w0, w0, #0xf
  429338:	ldr	w1, [sp, #296]
  42933c:	cmp	w1, w0
  429340:	b.cc	4291b0 <ferror@plt+0x27430>  // b.lo, b.ul, b.last
  429344:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429348:	add	x0, x0, #0x9b8
  42934c:	bl	401d40 <gettext@plt>
  429350:	bl	401cf0 <printf@plt>
  429354:	ldr	w0, [sp, #296]
  429358:	cmp	w0, #0x0
  42935c:	b.ne	429374 <ferror@plt+0x275f4>  // b.any
  429360:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429364:	add	x0, x0, #0x9c8
  429368:	bl	401d40 <gettext@plt>
  42936c:	bl	401cf0 <printf@plt>
  429370:	b	429448 <ferror@plt+0x276c8>
  429374:	ldr	w0, [sp, #296]
  429378:	sub	w0, w0, #0x1
  42937c:	str	w0, [sp, #300]
  429380:	ldr	w0, [sp, #292]
  429384:	lsl	w0, w0, #1
  429388:	str	w0, [sp, #292]
  42938c:	b	42943c <ferror@plt+0x276bc>
  429390:	ldr	w0, [sp, #300]
  429394:	lsl	x0, x0, #3
  429398:	add	x1, sp, #0x50
  42939c:	ldr	w1, [x1, x0]
  4293a0:	ldr	w0, [sp, #292]
  4293a4:	sub	w0, w0, #0x1
  4293a8:	cmp	w1, w0
  4293ac:	b.ne	4293f0 <ferror@plt+0x27670>  // b.any
  4293b0:	ldr	w0, [sp, #300]
  4293b4:	lsl	x0, x0, #3
  4293b8:	add	x1, sp, #0x54
  4293bc:	ldr	w1, [x1, x0]
  4293c0:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  4293c4:	add	x0, x0, #0x770
  4293c8:	mov	w1, w1
  4293cc:	ldr	x0, [x0, x1, lsl #3]
  4293d0:	str	x0, [sp, #280]
  4293d4:	ldr	w0, [sp, #300]
  4293d8:	cmp	w0, #0x0
  4293dc:	b.eq	429400 <ferror@plt+0x27680>  // b.none
  4293e0:	ldr	w0, [sp, #300]
  4293e4:	sub	w0, w0, #0x1
  4293e8:	str	w0, [sp, #300]
  4293ec:	b	429400 <ferror@plt+0x27680>
  4293f0:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4293f4:	add	x0, x0, #0x9f0
  4293f8:	bl	401d40 <gettext@plt>
  4293fc:	str	x0, [sp, #280]
  429400:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  429404:	add	x0, x0, #0x708
  429408:	ldr	x0, [x0]
  42940c:	mov	x1, x0
  429410:	ldr	x0, [sp, #280]
  429414:	bl	401950 <fputs@plt>
  429418:	ldr	w0, [sp, #292]
  42941c:	cmp	w0, #0x1
  429420:	b.ls	429430 <ferror@plt+0x276b0>  // b.plast
  429424:	adrp	x0, 491000 <warn@@Base+0x2202c>
  429428:	add	x0, x0, #0x230
  42942c:	bl	401cf0 <printf@plt>
  429430:	ldr	w0, [sp, #292]
  429434:	sub	w0, w0, #0x1
  429438:	str	w0, [sp, #292]
  42943c:	ldr	w0, [sp, #292]
  429440:	cmp	w0, #0x0
  429444:	b.ne	429390 <ferror@plt+0x27610>  // b.any
  429448:	mov	w0, #0x7d                  	// #125
  42944c:	bl	401d20 <putchar@plt>
  429450:	b	4296d0 <ferror@plt+0x27950>
  429454:	ldr	w0, [sp, #272]
  429458:	cmp	w0, #0xd0
  42945c:	b.ne	429470 <ferror@plt+0x276f0>  // b.any
  429460:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429464:	add	x0, x0, #0x9f8
  429468:	bl	401cf0 <printf@plt>
  42946c:	b	4296d0 <ferror@plt+0x27950>
  429470:	ldr	w0, [sp, #272]
  429474:	cmp	w0, #0xd1
  429478:	b.ne	42948c <ferror@plt+0x2770c>  // b.any
  42947c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429480:	add	x0, x0, #0xa08
  429484:	bl	401cf0 <printf@plt>
  429488:	b	4296d0 <ferror@plt+0x27950>
  42948c:	ldr	w0, [sp, #272]
  429490:	cmp	w0, #0xd2
  429494:	b.ne	429664 <ferror@plt+0x278e4>  // b.any
  429498:	str	wzr, [sp, #276]
  42949c:	b	4295ac <ferror@plt+0x2782c>
  4294a0:	ldr	w0, [sp, #56]
  4294a4:	cmp	w0, #0x0
  4294a8:	b.ne	429514 <ferror@plt+0x27794>  // b.any
  4294ac:	ldr	w0, [sp, #52]
  4294b0:	cmp	w0, #0x0
  4294b4:	b.eq	429514 <ferror@plt+0x27794>  // b.none
  4294b8:	ldr	x0, [sp, #40]
  4294bc:	add	x0, x0, #0x4
  4294c0:	str	x0, [sp, #40]
  4294c4:	add	x1, sp, #0xe8
  4294c8:	add	x0, sp, #0x3c
  4294cc:	mov	x7, #0x0                   	// #0
  4294d0:	mov	x6, x1
  4294d4:	mov	x5, x0
  4294d8:	ldr	x4, [sp, #40]
  4294dc:	ldr	x3, [sp, #32]
  4294e0:	ldr	x2, [sp, #24]
  4294e4:	ldr	x1, [sp, #64]
  4294e8:	ldr	x0, [sp, #72]
  4294ec:	bl	4279d8 <ferror@plt+0x25c58>
  4294f0:	cmp	w0, #0x0
  4294f4:	b.ne	429500 <ferror@plt+0x27780>  // b.any
  4294f8:	mov	w0, #0x0                   	// #0
  4294fc:	b	4296e4 <ferror@plt+0x27964>
  429500:	mov	w0, #0x4                   	// #4
  429504:	str	w0, [sp, #56]
  429508:	ldr	w0, [sp, #52]
  42950c:	sub	w0, w0, #0x1
  429510:	str	w0, [sp, #52]
  429514:	ldr	w0, [sp, #56]
  429518:	cmp	w0, #0x0
  42951c:	b.eq	429588 <ferror@plt+0x27808>  // b.none
  429520:	ldr	w0, [sp, #56]
  429524:	sub	w0, w0, #0x1
  429528:	str	w0, [sp, #56]
  42952c:	ldr	w0, [sp, #60]
  429530:	lsr	w0, w0, #24
  429534:	and	w2, w0, #0xff
  429538:	ldr	w0, [sp, #276]
  42953c:	add	x1, sp, #0xd8
  429540:	strb	w2, [x1, x0]
  429544:	ldr	w0, [sp, #60]
  429548:	lsl	w0, w0, #8
  42954c:	str	w0, [sp, #60]
  429550:	ldr	w0, [sp, #276]
  429554:	add	x1, sp, #0xd8
  429558:	ldrb	w0, [x1, x0]
  42955c:	mov	w1, w0
  429560:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429564:	add	x0, x0, #0x868
  429568:	bl	401cf0 <printf@plt>
  42956c:	ldr	w0, [sp, #276]
  429570:	add	x1, sp, #0xd8
  429574:	ldrb	w0, [x1, x0]
  429578:	sxtb	w0, w0
  42957c:	cmp	w0, #0x0
  429580:	b.lt	4295a0 <ferror@plt+0x27820>  // b.tstop
  429584:	b	4295b8 <ferror@plt+0x27838>
  429588:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42958c:	add	x0, x0, #0x850
  429590:	bl	401d40 <gettext@plt>
  429594:	bl	401cf0 <printf@plt>
  429598:	mov	w0, #0x0                   	// #0
  42959c:	b	4296e4 <ferror@plt+0x27964>
  4295a0:	ldr	w0, [sp, #276]
  4295a4:	add	w0, w0, #0x1
  4295a8:	str	w0, [sp, #276]
  4295ac:	ldr	w0, [sp, #276]
  4295b0:	cmp	w0, #0x8
  4295b4:	b.ls	4294a0 <ferror@plt+0x27720>  // b.plast
  4295b8:	ldr	w0, [sp, #276]
  4295bc:	cmp	w0, #0x9
  4295c0:	b.ne	4295dc <ferror@plt+0x2785c>  // b.any
  4295c4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4295c8:	add	x0, x0, #0xa20
  4295cc:	bl	401d40 <gettext@plt>
  4295d0:	bl	46efd4 <warn@@Base>
  4295d4:	mov	w0, #0x0                   	// #0
  4295d8:	b	4296e4 <ferror@plt+0x27964>
  4295dc:	ldr	w0, [sp, #276]
  4295e0:	add	x0, x0, #0x1
  4295e4:	add	x1, sp, #0xd8
  4295e8:	add	x1, x1, x0
  4295ec:	add	x2, sp, #0xd4
  4295f0:	add	x0, sp, #0xd8
  4295f4:	mov	x4, #0x0                   	// #0
  4295f8:	mov	x3, x2
  4295fc:	mov	w2, #0x0                   	// #0
  429600:	bl	449b20 <ferror@plt+0x47da0>
  429604:	str	x0, [sp, #264]
  429608:	ldr	w0, [sp, #276]
  42960c:	add	w1, w0, #0x1
  429610:	ldr	w0, [sp, #212]
  429614:	cmp	w1, w0
  429618:	b.eq	42963c <ferror@plt+0x278bc>  // b.none
  42961c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  429620:	add	x3, x0, #0xc70
  429624:	mov	w2, #0x2336                	// #9014
  429628:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42962c:	add	x1, x0, #0x210
  429630:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429634:	add	x0, x0, #0x900
  429638:	bl	401d00 <__assert_fail@plt>
  42963c:	ldr	x0, [sp, #264]
  429640:	add	x0, x0, #0x81
  429644:	lsl	x0, x0, #3
  429648:	str	x0, [sp, #264]
  42964c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429650:	add	x0, x0, #0xa50
  429654:	bl	401d40 <gettext@plt>
  429658:	ldr	x1, [sp, #264]
  42965c:	bl	401cf0 <printf@plt>
  429660:	b	4296d0 <ferror@plt+0x27950>
  429664:	ldr	w0, [sp, #272]
  429668:	and	w0, w0, #0xf0
  42966c:	cmp	w0, #0xe0
  429670:	b.ne	4296c0 <ferror@plt+0x27940>  // b.any
  429674:	ldr	w0, [sp, #272]
  429678:	and	w0, w0, #0xf
  42967c:	cmp	w0, #0x7
  429680:	b.ne	429694 <ferror@plt+0x27914>  // b.any
  429684:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429688:	add	x0, x0, #0xa60
  42968c:	bl	401cf0 <printf@plt>
  429690:	b	4296d0 <ferror@plt+0x27950>
  429694:	ldr	w0, [sp, #272]
  429698:	and	w1, w0, #0xf
  42969c:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  4296a0:	add	x0, x0, #0x770
  4296a4:	mov	w1, w1
  4296a8:	ldr	x0, [x0, x1, lsl #3]
  4296ac:	mov	x1, x0
  4296b0:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4296b4:	add	x0, x0, #0xa70
  4296b8:	bl	401cf0 <printf@plt>
  4296bc:	b	4296d0 <ferror@plt+0x27950>
  4296c0:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4296c4:	add	x0, x0, #0x970
  4296c8:	bl	401d40 <gettext@plt>
  4296cc:	bl	401cf0 <printf@plt>
  4296d0:	mov	w0, #0xa                   	// #10
  4296d4:	bl	401d20 <putchar@plt>
  4296d8:	b	428f44 <ferror@plt+0x271c4>
  4296dc:	nop
  4296e0:	mov	w0, #0x1                   	// #1
  4296e4:	ldp	x29, x30, [sp], #304
  4296e8:	ret
  4296ec:	sub	sp, sp, #0x30
  4296f0:	str	x0, [sp, #24]
  4296f4:	str	x1, [sp, #16]
  4296f8:	str	x2, [sp, #8]
  4296fc:	ldr	x0, [sp, #16]
  429700:	and	x0, x0, #0x7fffffff
  429704:	str	x0, [sp, #40]
  429708:	ldr	x0, [sp, #40]
  42970c:	and	x0, x0, #0x40000000
  429710:	cmp	x0, #0x0
  429714:	b.eq	429724 <ferror@plt+0x279a4>  // b.none
  429718:	ldr	x0, [sp, #40]
  42971c:	orr	x0, x0, #0xffffffff80000000
  429720:	str	x0, [sp, #40]
  429724:	ldr	x0, [sp, #24]
  429728:	ldrh	w0, [x0, #82]
  42972c:	cmp	w0, #0x8c
  429730:	b.ne	429740 <ferror@plt+0x279c0>  // b.any
  429734:	ldr	x0, [sp, #40]
  429738:	lsl	x0, x0, #1
  42973c:	str	x0, [sp, #40]
  429740:	ldr	x1, [sp, #40]
  429744:	ldr	x0, [sp, #8]
  429748:	add	x0, x1, x0
  42974c:	add	sp, sp, #0x30
  429750:	ret
  429754:	stp	x29, x30, [sp, #-128]!
  429758:	mov	x29, sp
  42975c:	str	x0, [sp, #56]
  429760:	str	x1, [sp, #48]
  429764:	str	w2, [sp, #44]
  429768:	str	w3, [sp, #40]
  42976c:	str	x4, [sp, #32]
  429770:	str	x5, [sp, #24]
  429774:	str	x6, [sp, #16]
  429778:	str	wzr, [sp, #120]
  42977c:	mov	x0, #0xffffffffffffffff    	// #-1
  429780:	str	x0, [sp, #72]
  429784:	mov	w0, #0x1                   	// #1
  429788:	str	w0, [sp, #116]
  42978c:	ldr	w0, [sp, #40]
  429790:	cmp	w0, #0x0
  429794:	b.ne	4297e4 <ferror@plt+0x27a64>  // b.any
  429798:	add	x2, sp, #0x48
  42979c:	add	x1, sp, #0x50
  4297a0:	add	x0, sp, #0x2c
  4297a4:	mov	x7, x2
  4297a8:	mov	x6, x1
  4297ac:	mov	x5, x0
  4297b0:	ldr	x4, [sp, #32]
  4297b4:	ldr	x3, [sp, #24]
  4297b8:	ldr	x2, [sp, #16]
  4297bc:	ldr	x1, [sp, #48]
  4297c0:	ldr	x0, [sp, #56]
  4297c4:	bl	4279d8 <ferror@plt+0x25c58>
  4297c8:	cmp	w0, #0x0
  4297cc:	b.ne	4297d8 <ferror@plt+0x27a58>  // b.any
  4297d0:	mov	w0, #0x0                   	// #0
  4297d4:	b	429d40 <ferror@plt+0x27fc0>
  4297d8:	mov	w0, #0x4                   	// #4
  4297dc:	str	w0, [sp, #40]
  4297e0:	b	4297ec <ferror@plt+0x27a6c>
  4297e4:	strh	wzr, [sp, #80]
  4297e8:	str	xzr, [sp, #88]
  4297ec:	ldr	w0, [sp, #44]
  4297f0:	cmp	w0, #0x0
  4297f4:	b.lt	429a84 <ferror@plt+0x27d04>  // b.tstop
  4297f8:	ldr	w0, [sp, #44]
  4297fc:	mov	w3, w0
  429800:	ldr	x0, [sp, #24]
  429804:	ldr	x1, [x0, #16]
  429808:	ldr	x0, [sp, #32]
  42980c:	add	x0, x1, x0
  429810:	mov	x2, x0
  429814:	mov	x1, x3
  429818:	ldr	x0, [sp, #56]
  42981c:	bl	4296ec <ferror@plt+0x2796c>
  429820:	str	x0, [sp, #96]
  429824:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429828:	add	x0, x0, #0xa80
  42982c:	bl	401d40 <gettext@plt>
  429830:	bl	401cf0 <printf@plt>
  429834:	ldr	x0, [sp, #96]
  429838:	cmp	x0, #0x0
  42983c:	b.ne	4298fc <ferror@plt+0x27b7c>  // b.any
  429840:	ldrh	w0, [sp, #80]
  429844:	cmp	w0, #0x0
  429848:	b.ne	4298fc <ferror@plt+0x27b7c>  // b.any
  42984c:	ldr	x0, [sp, #88]
  429850:	cmp	x0, #0x0
  429854:	b.ne	4298fc <ferror@plt+0x27b7c>  // b.any
  429858:	ldr	x0, [sp, #72]
  42985c:	cmn	x0, #0x1
  429860:	b.eq	4298fc <ferror@plt+0x27b7c>  // b.none
  429864:	ldr	x0, [sp, #48]
  429868:	ldr	x1, [x0, #48]
  42986c:	ldr	x0, [sp, #72]
  429870:	cmp	x1, x0
  429874:	b.ls	4298fc <ferror@plt+0x27b7c>  // b.plast
  429878:	ldr	x0, [sp, #48]
  42987c:	ldr	x1, [x0, #40]
  429880:	ldr	x0, [sp, #72]
  429884:	add	x0, x1, x0
  429888:	str	x0, [sp, #104]
  42988c:	mov	w1, #0x4                   	// #4
  429890:	ldr	x0, [sp, #96]
  429894:	bl	40ea20 <ferror@plt+0xcca0>
  429898:	ldr	x0, [sp, #104]
  42989c:	cmp	x0, #0x0
  4298a0:	b.eq	429914 <ferror@plt+0x27b94>  // b.none
  4298a4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4298a8:	add	x0, x0, #0x708
  4298ac:	ldr	x0, [x0]
  4298b0:	mov	x3, x0
  4298b4:	mov	x2, #0x2                   	// #2
  4298b8:	mov	x1, #0x1                   	// #1
  4298bc:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4298c0:	add	x0, x0, #0x5b0
  4298c4:	bl	401c60 <fwrite@plt>
  4298c8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4298cc:	add	x0, x0, #0x708
  4298d0:	ldr	x0, [x0]
  4298d4:	mov	x1, x0
  4298d8:	ldr	x0, [sp, #104]
  4298dc:	bl	401950 <fputs@plt>
  4298e0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4298e4:	add	x0, x0, #0x708
  4298e8:	ldr	x0, [x0]
  4298ec:	mov	x1, x0
  4298f0:	mov	w0, #0x3e                  	// #62
  4298f4:	bl	4019e0 <fputc@plt>
  4298f8:	b	429914 <ferror@plt+0x27b94>
  4298fc:	ldp	x3, x4, [sp, #80]
  429900:	ldr	x2, [sp, #96]
  429904:	ldr	x1, [sp, #48]
  429908:	ldr	x0, [sp, #56]
  42990c:	bl	42787c <ferror@plt+0x25afc>
  429910:	str	x0, [sp, #104]
  429914:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  429918:	add	x0, x0, #0x708
  42991c:	ldr	x0, [x0]
  429920:	mov	x1, x0
  429924:	mov	w0, #0xa                   	// #10
  429928:	bl	4019e0 <fputc@plt>
  42992c:	ldr	x0, [sp, #104]
  429930:	cmp	x0, #0x0
  429934:	b.eq	429a7c <ferror@plt+0x27cfc>  // b.none
  429938:	mov	x2, #0x14                  	// #20
  42993c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429940:	add	x1, x0, #0xa98
  429944:	ldr	x0, [sp, #104]
  429948:	bl	401a90 <strncmp@plt>
  42994c:	cmp	w0, #0x0
  429950:	b.eq	4299a8 <ferror@plt+0x27c28>  // b.none
  429954:	mov	x2, #0x14                  	// #20
  429958:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42995c:	add	x1, x0, #0xab0
  429960:	ldr	x0, [sp, #104]
  429964:	bl	401a90 <strncmp@plt>
  429968:	cmp	w0, #0x0
  42996c:	b.eq	4299a8 <ferror@plt+0x27c28>  // b.none
  429970:	mov	x2, #0x14                  	// #20
  429974:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429978:	add	x1, x0, #0xac8
  42997c:	ldr	x0, [sp, #104]
  429980:	bl	401a90 <strncmp@plt>
  429984:	cmp	w0, #0x0
  429988:	b.eq	4299a8 <ferror@plt+0x27c28>  // b.none
  42998c:	mov	x2, #0x19                  	// #25
  429990:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429994:	add	x1, x0, #0xae0
  429998:	ldr	x0, [sp, #104]
  42999c:	bl	401a90 <strncmp@plt>
  4299a0:	cmp	w0, #0x0
  4299a4:	b.ne	429a7c <ferror@plt+0x27cfc>  // b.any
  4299a8:	str	wzr, [sp, #40]
  4299ac:	mov	w0, #0x1                   	// #1
  4299b0:	str	w0, [sp, #120]
  4299b4:	ldr	w0, [sp, #40]
  4299b8:	cmp	w0, #0x0
  4299bc:	b.ne	429a28 <ferror@plt+0x27ca8>  // b.any
  4299c0:	ldr	w0, [sp, #120]
  4299c4:	cmp	w0, #0x0
  4299c8:	b.eq	429a28 <ferror@plt+0x27ca8>  // b.none
  4299cc:	ldr	x0, [sp, #32]
  4299d0:	add	x0, x0, #0x4
  4299d4:	str	x0, [sp, #32]
  4299d8:	add	x1, sp, #0x50
  4299dc:	add	x0, sp, #0x2c
  4299e0:	mov	x7, #0x0                   	// #0
  4299e4:	mov	x6, x1
  4299e8:	mov	x5, x0
  4299ec:	ldr	x4, [sp, #32]
  4299f0:	ldr	x3, [sp, #24]
  4299f4:	ldr	x2, [sp, #16]
  4299f8:	ldr	x1, [sp, #48]
  4299fc:	ldr	x0, [sp, #56]
  429a00:	bl	4279d8 <ferror@plt+0x25c58>
  429a04:	cmp	w0, #0x0
  429a08:	b.ne	429a14 <ferror@plt+0x27c94>  // b.any
  429a0c:	mov	w0, #0x0                   	// #0
  429a10:	b	429d40 <ferror@plt+0x27fc0>
  429a14:	mov	w0, #0x4                   	// #4
  429a18:	str	w0, [sp, #40]
  429a1c:	ldr	w0, [sp, #120]
  429a20:	sub	w0, w0, #0x1
  429a24:	str	w0, [sp, #120]
  429a28:	ldr	w0, [sp, #40]
  429a2c:	cmp	w0, #0x0
  429a30:	b.ne	429a4c <ferror@plt+0x27ccc>  // b.any
  429a34:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429a38:	add	x0, x0, #0xb00
  429a3c:	bl	401d40 <gettext@plt>
  429a40:	bl	401cf0 <printf@plt>
  429a44:	mov	w0, #0x0                   	// #0
  429a48:	b	429d40 <ferror@plt+0x27fc0>
  429a4c:	ldr	w0, [sp, #44]
  429a50:	lsr	w0, w0, #24
  429a54:	str	w0, [sp, #120]
  429a58:	ldr	w0, [sp, #44]
  429a5c:	lsl	w0, w0, #8
  429a60:	str	w0, [sp, #44]
  429a64:	ldr	w0, [sp, #40]
  429a68:	sub	w0, w0, #0x1
  429a6c:	str	w0, [sp, #40]
  429a70:	mov	w0, #0xffffffff            	// #-1
  429a74:	str	w0, [sp, #124]
  429a78:	b	429b4c <ferror@plt+0x27dcc>
  429a7c:	mov	w0, #0x1                   	// #1
  429a80:	b	429d40 <ferror@plt+0x27fc0>
  429a84:	ldr	x0, [sp, #56]
  429a88:	ldrh	w0, [x0, #82]
  429a8c:	cmp	w0, #0x28
  429a90:	b.ne	429ac8 <ferror@plt+0x27d48>  // b.any
  429a94:	ldr	w0, [sp, #44]
  429a98:	and	w0, w0, #0x70000000
  429a9c:	cmp	w0, #0x0
  429aa0:	b.eq	429ac8 <ferror@plt+0x27d48>  // b.none
  429aa4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429aa8:	add	x0, x0, #0xb18
  429aac:	bl	401d40 <gettext@plt>
  429ab0:	mov	x2, x0
  429ab4:	ldr	w0, [sp, #44]
  429ab8:	mov	w1, w0
  429abc:	mov	x0, x2
  429ac0:	bl	46efd4 <warn@@Base>
  429ac4:	str	wzr, [sp, #116]
  429ac8:	ldr	w0, [sp, #44]
  429acc:	lsr	w0, w0, #24
  429ad0:	and	w0, w0, #0x7f
  429ad4:	str	w0, [sp, #124]
  429ad8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429adc:	add	x0, x0, #0xb48
  429ae0:	bl	401d40 <gettext@plt>
  429ae4:	ldr	w1, [sp, #124]
  429ae8:	bl	401cf0 <printf@plt>
  429aec:	ldr	w0, [sp, #124]
  429af0:	cmp	w0, #0x0
  429af4:	b.ne	429b18 <ferror@plt+0x27d98>  // b.any
  429af8:	str	wzr, [sp, #120]
  429afc:	ldr	w0, [sp, #44]
  429b00:	lsl	w0, w0, #8
  429b04:	str	w0, [sp, #44]
  429b08:	ldr	w0, [sp, #40]
  429b0c:	sub	w0, w0, #0x1
  429b10:	str	w0, [sp, #40]
  429b14:	b	429b4c <ferror@plt+0x27dcc>
  429b18:	ldr	w0, [sp, #124]
  429b1c:	cmp	w0, #0x2
  429b20:	b.gt	429b4c <ferror@plt+0x27dcc>
  429b24:	ldr	w0, [sp, #44]
  429b28:	lsr	w0, w0, #16
  429b2c:	and	w0, w0, #0xff
  429b30:	str	w0, [sp, #120]
  429b34:	ldr	w0, [sp, #44]
  429b38:	lsl	w0, w0, #16
  429b3c:	str	w0, [sp, #44]
  429b40:	ldr	w0, [sp, #40]
  429b44:	sub	w0, w0, #0x2
  429b48:	str	w0, [sp, #40]
  429b4c:	ldr	x0, [sp, #56]
  429b50:	ldrh	w0, [x0, #82]
  429b54:	cmp	w0, #0x28
  429b58:	b.eq	429b68 <ferror@plt+0x27de8>  // b.none
  429b5c:	cmp	w0, #0x8c
  429b60:	b.eq	429bd4 <ferror@plt+0x27e54>  // b.none
  429b64:	b	429d04 <ferror@plt+0x27f84>
  429b68:	ldr	w0, [sp, #124]
  429b6c:	cmp	w0, #0x2
  429b70:	b.gt	429bac <ferror@plt+0x27e2c>
  429b74:	ldr	w0, [sp, #44]
  429b78:	ldr	x7, [sp, #16]
  429b7c:	ldr	x6, [sp, #24]
  429b80:	ldr	x5, [sp, #32]
  429b84:	ldr	w4, [sp, #120]
  429b88:	ldr	w3, [sp, #40]
  429b8c:	mov	w2, w0
  429b90:	ldr	x1, [sp, #48]
  429b94:	ldr	x0, [sp, #56]
  429b98:	bl	42820c <ferror@plt+0x2648c>
  429b9c:	cmp	w0, #0x0
  429ba0:	b.ne	429d30 <ferror@plt+0x27fb0>  // b.any
  429ba4:	str	wzr, [sp, #116]
  429ba8:	b	429d30 <ferror@plt+0x27fb0>
  429bac:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429bb0:	add	x0, x0, #0xb68
  429bb4:	bl	401d40 <gettext@plt>
  429bb8:	bl	46efd4 <warn@@Base>
  429bbc:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429bc0:	add	x0, x0, #0xb98
  429bc4:	bl	401d40 <gettext@plt>
  429bc8:	bl	401cf0 <printf@plt>
  429bcc:	str	wzr, [sp, #116]
  429bd0:	b	429d30 <ferror@plt+0x27fb0>
  429bd4:	ldr	w0, [sp, #124]
  429bd8:	cmp	w0, #0x2
  429bdc:	b.gt	429c18 <ferror@plt+0x27e98>
  429be0:	ldr	w0, [sp, #44]
  429be4:	ldr	x7, [sp, #16]
  429be8:	ldr	x6, [sp, #24]
  429bec:	ldr	x5, [sp, #32]
  429bf0:	ldr	w4, [sp, #120]
  429bf4:	ldr	w3, [sp, #40]
  429bf8:	mov	w2, w0
  429bfc:	ldr	x1, [sp, #48]
  429c00:	ldr	x0, [sp, #56]
  429c04:	bl	428f1c <ferror@plt+0x2719c>
  429c08:	cmp	w0, #0x0
  429c0c:	b.ne	429d38 <ferror@plt+0x27fb8>  // b.any
  429c10:	str	wzr, [sp, #116]
  429c14:	b	429d38 <ferror@plt+0x27fb8>
  429c18:	ldr	w0, [sp, #124]
  429c1c:	cmp	w0, #0x4
  429c20:	b.gt	429cec <ferror@plt+0x27f6c>
  429c24:	ldr	w0, [sp, #44]
  429c28:	lsr	w0, w0, #17
  429c2c:	and	w0, w0, #0x7f
  429c30:	cmp	w0, #0x7f
  429c34:	b.ne	429c4c <ferror@plt+0x27ecc>  // b.any
  429c38:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429c3c:	add	x0, x0, #0xba8
  429c40:	bl	401d40 <gettext@plt>
  429c44:	bl	401cf0 <printf@plt>
  429c48:	b	429c74 <ferror@plt+0x27ef4>
  429c4c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429c50:	add	x0, x0, #0xbd0
  429c54:	bl	401d40 <gettext@plt>
  429c58:	mov	x2, x0
  429c5c:	ldr	w0, [sp, #44]
  429c60:	lsr	w0, w0, #14
  429c64:	and	w0, w0, #0x1fc
  429c68:	mov	w1, w0
  429c6c:	mov	x0, x2
  429c70:	bl	401cf0 <printf@plt>
  429c74:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429c78:	add	x0, x0, #0xbe8
  429c7c:	bl	401d40 <gettext@plt>
  429c80:	bl	401cf0 <printf@plt>
  429c84:	ldr	w0, [sp, #124]
  429c88:	cmp	w0, #0x4
  429c8c:	b.ne	429c9c <ferror@plt+0x27f1c>  // b.any
  429c90:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429c94:	add	x0, x0, #0xc00
  429c98:	bl	401cf0 <printf@plt>
  429c9c:	ldr	w0, [sp, #44]
  429ca0:	lsr	w0, w0, #4
  429ca4:	and	w0, w0, #0x1fff
  429ca8:	bl	428158 <ferror@plt+0x263d8>
  429cac:	mov	w0, #0xa                   	// #10
  429cb0:	bl	401d20 <putchar@plt>
  429cb4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429cb8:	add	x0, x0, #0xc10
  429cbc:	bl	401d40 <gettext@plt>
  429cc0:	mov	x2, x0
  429cc4:	ldr	w0, [sp, #44]
  429cc8:	and	w1, w0, #0xf
  429ccc:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  429cd0:	add	x0, x0, #0x770
  429cd4:	mov	w1, w1
  429cd8:	ldr	x0, [x0, x1, lsl #3]
  429cdc:	mov	x1, x0
  429ce0:	mov	x0, x2
  429ce4:	bl	401cf0 <printf@plt>
  429ce8:	b	429d38 <ferror@plt+0x27fb8>
  429cec:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429cf0:	add	x0, x0, #0xc28
  429cf4:	bl	401d40 <gettext@plt>
  429cf8:	ldr	w1, [sp, #124]
  429cfc:	bl	401cf0 <printf@plt>
  429d00:	b	429d38 <ferror@plt+0x27fb8>
  429d04:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429d08:	add	x0, x0, #0xc40
  429d0c:	bl	401d40 <gettext@plt>
  429d10:	mov	x2, x0
  429d14:	ldr	x0, [sp, #56]
  429d18:	ldrh	w0, [x0, #82]
  429d1c:	mov	w1, w0
  429d20:	mov	x0, x2
  429d24:	bl	46eed4 <error@@Base>
  429d28:	str	wzr, [sp, #116]
  429d2c:	b	429d3c <ferror@plt+0x27fbc>
  429d30:	nop
  429d34:	b	429d3c <ferror@plt+0x27fbc>
  429d38:	nop
  429d3c:	ldr	w0, [sp, #116]
  429d40:	ldp	x29, x30, [sp], #128
  429d44:	ret
  429d48:	stp	x29, x30, [sp, #-272]!
  429d4c:	mov	x29, sp
  429d50:	str	x19, [sp, #16]
  429d54:	str	x0, [sp, #56]
  429d58:	str	x1, [sp, #48]
  429d5c:	str	x2, [sp, #40]
  429d60:	mov	w0, #0x1                   	// #1
  429d64:	str	w0, [sp, #244]
  429d68:	add	x0, sp, #0x98
  429d6c:	mov	x2, #0x30                  	// #48
  429d70:	mov	w1, #0x0                   	// #0
  429d74:	bl	401ad0 <memset@plt>
  429d78:	add	x0, sp, #0x68
  429d7c:	mov	x2, #0x30                  	// #48
  429d80:	mov	w1, #0x0                   	// #0
  429d84:	bl	401ad0 <memset@plt>
  429d88:	ldr	x0, [sp, #40]
  429d8c:	ldr	x0, [x0, #32]
  429d90:	lsr	x0, x0, #3
  429d94:	str	w0, [sp, #220]
  429d98:	ldr	x0, [sp, #48]
  429d9c:	ldr	x0, [x0, #16]
  429da0:	lsl	x0, x0, #5
  429da4:	bl	474714 <warn@@Base+0x5740>
  429da8:	mov	x1, x0
  429dac:	ldr	x0, [sp, #48]
  429db0:	str	x1, [x0, #24]
  429db4:	str	xzr, [sp, #248]
  429db8:	str	xzr, [sp, #256]
  429dbc:	b	429e54 <ferror@plt+0x280d4>
  429dc0:	ldr	x0, [sp, #48]
  429dc4:	ldr	x1, [x0, #8]
  429dc8:	ldr	x0, [sp, #256]
  429dcc:	lsl	x0, x0, #5
  429dd0:	add	x0, x1, x0
  429dd4:	ldr	x0, [x0]
  429dd8:	cmp	x0, #0x0
  429ddc:	b.eq	429e48 <ferror@plt+0x280c8>  // b.none
  429de0:	ldr	x0, [sp, #48]
  429de4:	ldr	x1, [x0, #8]
  429de8:	ldr	x0, [sp, #256]
  429dec:	lsl	x0, x0, #5
  429df0:	add	x0, x1, x0
  429df4:	ldrb	w0, [x0, #24]
  429df8:	and	w0, w0, #0xf
  429dfc:	cmp	w0, #0x2
  429e00:	b.ne	429e48 <ferror@plt+0x280c8>  // b.any
  429e04:	ldr	x0, [sp, #48]
  429e08:	ldr	x1, [x0, #8]
  429e0c:	ldr	x0, [sp, #256]
  429e10:	lsl	x0, x0, #5
  429e14:	add	x3, x1, x0
  429e18:	ldr	x0, [sp, #48]
  429e1c:	ldr	x1, [x0, #24]
  429e20:	ldr	x0, [sp, #248]
  429e24:	add	x2, x0, #0x1
  429e28:	str	x2, [sp, #248]
  429e2c:	lsl	x0, x0, #5
  429e30:	add	x0, x1, x0
  429e34:	mov	x2, x0
  429e38:	ldp	x0, x1, [x3]
  429e3c:	stp	x0, x1, [x2]
  429e40:	ldp	x0, x1, [x3, #16]
  429e44:	stp	x0, x1, [x2, #16]
  429e48:	ldr	x0, [sp, #256]
  429e4c:	add	x0, x0, #0x1
  429e50:	str	x0, [sp, #256]
  429e54:	ldr	x0, [sp, #48]
  429e58:	ldr	x0, [x0, #16]
  429e5c:	ldr	x1, [sp, #256]
  429e60:	cmp	x1, x0
  429e64:	b.cc	429dc0 <ferror@plt+0x28040>  // b.lo, b.ul, b.last
  429e68:	ldr	x0, [sp, #48]
  429e6c:	ldr	x1, [sp, #248]
  429e70:	str	x1, [x0, #32]
  429e74:	ldr	x0, [sp, #48]
  429e78:	ldr	x4, [x0, #24]
  429e7c:	ldr	x0, [sp, #48]
  429e80:	ldr	x1, [x0, #32]
  429e84:	adrp	x0, 424000 <ferror@plt+0x22280>
  429e88:	add	x3, x0, #0xa50
  429e8c:	mov	x2, #0x20                  	// #32
  429e90:	mov	x0, x4
  429e94:	bl	4019f0 <qsort@plt>
  429e98:	str	wzr, [sp, #268]
  429e9c:	b	42a250 <ferror@plt+0x284d0>
  429ea0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  429ea4:	add	x0, x0, #0x708
  429ea8:	ldr	x0, [x0]
  429eac:	mov	x1, x0
  429eb0:	mov	w0, #0xa                   	// #10
  429eb4:	bl	4019e0 <fputc@plt>
  429eb8:	ldr	w0, [sp, #268]
  429ebc:	lsl	w0, w0, #3
  429ec0:	mov	w1, w0
  429ec4:	add	x3, sp, #0x50
  429ec8:	add	x2, sp, #0x64
  429ecc:	add	x0, sp, #0x98
  429ed0:	mov	x7, #0x0                   	// #0
  429ed4:	mov	x6, x3
  429ed8:	mov	x5, x2
  429edc:	mov	x4, x1
  429ee0:	ldr	x3, [sp, #40]
  429ee4:	mov	x2, x0
  429ee8:	ldr	x1, [sp, #48]
  429eec:	ldr	x0, [sp, #56]
  429ef0:	bl	4279d8 <ferror@plt+0x25c58>
  429ef4:	cmp	w0, #0x0
  429ef8:	b.eq	429f44 <ferror@plt+0x281c4>  // b.none
  429efc:	ldr	w0, [sp, #268]
  429f00:	lsl	w0, w0, #3
  429f04:	add	w0, w0, #0x4
  429f08:	mov	w1, w0
  429f0c:	add	x3, sp, #0x40
  429f10:	add	x2, sp, #0x60
  429f14:	add	x0, sp, #0x98
  429f18:	mov	x7, #0x0                   	// #0
  429f1c:	mov	x6, x3
  429f20:	mov	x5, x2
  429f24:	mov	x4, x1
  429f28:	ldr	x3, [sp, #40]
  429f2c:	mov	x2, x0
  429f30:	ldr	x1, [sp, #48]
  429f34:	ldr	x0, [sp, #56]
  429f38:	bl	4279d8 <ferror@plt+0x25c58>
  429f3c:	cmp	w0, #0x0
  429f40:	b.ne	429f68 <ferror@plt+0x281e8>  // b.any
  429f44:	ldr	x0, [sp, #48]
  429f48:	ldr	x0, [x0, #24]
  429f4c:	bl	401c10 <free@plt>
  429f50:	add	x0, sp, #0x98
  429f54:	bl	427988 <ferror@plt+0x25c08>
  429f58:	add	x0, sp, #0x68
  429f5c:	bl	427988 <ferror@plt+0x25c08>
  429f60:	mov	w0, #0x0                   	// #0
  429f64:	b	42a288 <ferror@plt+0x28508>
  429f68:	ldr	w0, [sp, #100]
  429f6c:	cmp	w0, #0x0
  429f70:	b.ge	429f98 <ferror@plt+0x28218>  // b.tcont
  429f74:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429f78:	add	x0, x0, #0xc90
  429f7c:	bl	401d40 <gettext@plt>
  429f80:	mov	x2, x0
  429f84:	ldr	w0, [sp, #100]
  429f88:	mov	w1, w0
  429f8c:	mov	x0, x2
  429f90:	bl	46efd4 <warn@@Base>
  429f94:	str	wzr, [sp, #244]
  429f98:	ldr	w0, [sp, #100]
  429f9c:	mov	w3, w0
  429fa0:	ldr	x0, [sp, #40]
  429fa4:	ldr	x1, [x0, #16]
  429fa8:	ldr	w0, [sp, #268]
  429fac:	lsl	w0, w0, #3
  429fb0:	mov	w0, w0
  429fb4:	add	x0, x1, x0
  429fb8:	mov	x2, x0
  429fbc:	mov	x1, x3
  429fc0:	ldr	x0, [sp, #56]
  429fc4:	bl	4296ec <ferror@plt+0x2796c>
  429fc8:	str	x0, [sp, #208]
  429fcc:	ldp	x3, x4, [sp, #80]
  429fd0:	ldr	x2, [sp, #208]
  429fd4:	ldr	x1, [sp, #48]
  429fd8:	ldr	x0, [sp, #56]
  429fdc:	bl	42787c <ferror@plt+0x25afc>
  429fe0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  429fe4:	add	x0, x0, #0x708
  429fe8:	ldr	x0, [x0]
  429fec:	mov	x3, x0
  429ff0:	mov	x2, #0x2                   	// #2
  429ff4:	mov	x1, #0x1                   	// #1
  429ff8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  429ffc:	add	x0, x0, #0xcb0
  42a000:	bl	401c60 <fwrite@plt>
  42a004:	ldr	w0, [sp, #96]
  42a008:	cmp	w0, #0x1
  42a00c:	b.ne	42a048 <ferror@plt+0x282c8>  // b.any
  42a010:	ldr	w0, [sp, #96]
  42a014:	mov	w0, w0
  42a018:	mov	w1, #0x4                   	// #4
  42a01c:	bl	40ea20 <ferror@plt+0xcca0>
  42a020:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42a024:	add	x0, x0, #0x708
  42a028:	ldr	x0, [x0]
  42a02c:	mov	x3, x0
  42a030:	mov	x2, #0xe                   	// #14
  42a034:	mov	x1, #0x1                   	// #1
  42a038:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a03c:	add	x0, x0, #0xcb8
  42a040:	bl	401c60 <fwrite@plt>
  42a044:	b	42a244 <ferror@plt+0x284c4>
  42a048:	ldr	w0, [sp, #96]
  42a04c:	cmp	w0, #0x0
  42a050:	b.ge	42a0a4 <ferror@plt+0x28324>  // b.tcont
  42a054:	ldr	w0, [sp, #96]
  42a058:	mov	w0, w0
  42a05c:	mov	w1, #0x4                   	// #4
  42a060:	bl	40ea20 <ferror@plt+0xcca0>
  42a064:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42a068:	add	x0, x0, #0x708
  42a06c:	ldr	x0, [x0]
  42a070:	mov	x1, x0
  42a074:	mov	w0, #0xa                   	// #10
  42a078:	bl	4019e0 <fputc@plt>
  42a07c:	ldr	w0, [sp, #96]
  42a080:	mov	x6, #0x0                   	// #0
  42a084:	mov	x5, #0x0                   	// #0
  42a088:	mov	x4, #0x0                   	// #0
  42a08c:	mov	w3, #0x4                   	// #4
  42a090:	mov	w2, w0
  42a094:	ldr	x1, [sp, #48]
  42a098:	ldr	x0, [sp, #56]
  42a09c:	bl	429754 <ferror@plt+0x279d4>
  42a0a0:	b	42a244 <ferror@plt+0x284c4>
  42a0a4:	str	xzr, [sp, #232]
  42a0a8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42a0ac:	add	x0, x0, #0x708
  42a0b0:	ldr	x0, [x0]
  42a0b4:	mov	x1, x0
  42a0b8:	mov	w0, #0x40                  	// #64
  42a0bc:	bl	4019e0 <fputc@plt>
  42a0c0:	ldr	w0, [sp, #96]
  42a0c4:	mov	w3, w0
  42a0c8:	ldr	x0, [sp, #40]
  42a0cc:	ldr	x1, [x0, #16]
  42a0d0:	ldr	w0, [sp, #268]
  42a0d4:	lsl	w0, w0, #3
  42a0d8:	mov	w0, w0
  42a0dc:	add	x0, x1, x0
  42a0e0:	add	x0, x0, #0x4
  42a0e4:	mov	x2, x0
  42a0e8:	mov	x1, x3
  42a0ec:	ldr	x0, [sp, #56]
  42a0f0:	bl	4296ec <ferror@plt+0x2796c>
  42a0f4:	str	x0, [sp, #200]
  42a0f8:	mov	w1, #0x4                   	// #4
  42a0fc:	ldr	x0, [sp, #200]
  42a100:	bl	40ea20 <ferror@plt+0xcca0>
  42a104:	mov	w0, #0xa                   	// #10
  42a108:	bl	401d20 <putchar@plt>
  42a10c:	ldrh	w0, [sp, #64]
  42a110:	cmp	w0, #0x0
  42a114:	b.eq	42a1b4 <ferror@plt+0x28434>  // b.none
  42a118:	ldrh	w0, [sp, #64]
  42a11c:	mov	w1, w0
  42a120:	ldr	x0, [sp, #56]
  42a124:	ldr	w0, [x0, #100]
  42a128:	cmp	w1, w0
  42a12c:	b.cs	42a1b4 <ferror@plt+0x28434>  // b.hs, b.nlast
  42a130:	ldr	x0, [sp, #56]
  42a134:	ldr	x2, [x0, #112]
  42a138:	ldrh	w0, [sp, #64]
  42a13c:	and	x1, x0, #0xffff
  42a140:	mov	x0, x1
  42a144:	lsl	x0, x0, #2
  42a148:	add	x0, x0, x1
  42a14c:	lsl	x0, x0, #4
  42a150:	add	x0, x2, x0
  42a154:	str	x0, [sp, #224]
  42a158:	ldr	x0, [sp, #72]
  42a15c:	str	x0, [sp, #232]
  42a160:	ldr	x0, [sp, #224]
  42a164:	ldr	x0, [x0, #32]
  42a168:	ldr	x1, [sp, #232]
  42a16c:	cmp	x1, x0
  42a170:	b.hi	42a180 <ferror@plt+0x28400>  // b.pmore
  42a174:	ldr	x0, [sp, #232]
  42a178:	cmp	x0, #0x0
  42a17c:	b.ge	42a1e8 <ferror@plt+0x28468>  // b.tcont
  42a180:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a184:	add	x0, x0, #0xcc8
  42a188:	bl	401d40 <gettext@plt>
  42a18c:	mov	x19, x0
  42a190:	ldr	x1, [sp, #224]
  42a194:	ldr	x0, [sp, #56]
  42a198:	bl	40ee18 <ferror@plt+0xd098>
  42a19c:	mov	x2, x0
  42a1a0:	ldr	x1, [sp, #232]
  42a1a4:	mov	x0, x19
  42a1a8:	bl	46efd4 <warn@@Base>
  42a1ac:	str	wzr, [sp, #244]
  42a1b0:	b	42a244 <ferror@plt+0x284c4>
  42a1b4:	ldr	x1, [sp, #200]
  42a1b8:	ldr	x0, [sp, #56]
  42a1bc:	bl	40f238 <ferror@plt+0xd4b8>
  42a1c0:	str	x0, [sp, #224]
  42a1c4:	ldr	x0, [sp, #224]
  42a1c8:	cmp	x0, #0x0
  42a1cc:	b.eq	42a1ec <ferror@plt+0x2846c>  // b.none
  42a1d0:	ldr	x0, [sp, #224]
  42a1d4:	ldr	x0, [x0, #16]
  42a1d8:	ldr	x1, [sp, #200]
  42a1dc:	sub	x0, x1, x0
  42a1e0:	str	x0, [sp, #232]
  42a1e4:	b	42a1ec <ferror@plt+0x2846c>
  42a1e8:	nop
  42a1ec:	ldr	x0, [sp, #224]
  42a1f0:	cmp	x0, #0x0
  42a1f4:	b.ne	42a214 <ferror@plt+0x28494>  // b.any
  42a1f8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a1fc:	add	x0, x0, #0xd08
  42a200:	bl	401d40 <gettext@plt>
  42a204:	ldr	x1, [sp, #200]
  42a208:	bl	46efd4 <warn@@Base>
  42a20c:	str	wzr, [sp, #244]
  42a210:	b	42a244 <ferror@plt+0x284c4>
  42a214:	add	x0, sp, #0x68
  42a218:	mov	x6, x0
  42a21c:	ldr	x5, [sp, #224]
  42a220:	ldr	x4, [sp, #232]
  42a224:	mov	w3, #0x0                   	// #0
  42a228:	mov	w2, #0x0                   	// #0
  42a22c:	ldr	x1, [sp, #48]
  42a230:	ldr	x0, [sp, #56]
  42a234:	bl	429754 <ferror@plt+0x279d4>
  42a238:	cmp	w0, #0x0
  42a23c:	b.ne	42a244 <ferror@plt+0x284c4>  // b.any
  42a240:	str	wzr, [sp, #244]
  42a244:	ldr	w0, [sp, #268]
  42a248:	add	w0, w0, #0x1
  42a24c:	str	w0, [sp, #268]
  42a250:	ldr	w1, [sp, #268]
  42a254:	ldr	w0, [sp, #220]
  42a258:	cmp	w1, w0
  42a25c:	b.cc	429ea0 <ferror@plt+0x28120>  // b.lo, b.ul, b.last
  42a260:	mov	w0, #0xa                   	// #10
  42a264:	bl	401d20 <putchar@plt>
  42a268:	ldr	x0, [sp, #48]
  42a26c:	ldr	x0, [x0, #24]
  42a270:	bl	401c10 <free@plt>
  42a274:	add	x0, sp, #0x98
  42a278:	bl	427988 <ferror@plt+0x25c08>
  42a27c:	add	x0, sp, #0x68
  42a280:	bl	427988 <ferror@plt+0x25c08>
  42a284:	ldr	w0, [sp, #244]
  42a288:	ldr	x19, [sp, #16]
  42a28c:	ldp	x29, x30, [sp], #272
  42a290:	ret
  42a294:	stp	x29, x30, [sp, #-160]!
  42a298:	mov	x29, sp
  42a29c:	stp	x19, x20, [sp, #16]
  42a2a0:	str	x0, [sp, #40]
  42a2a4:	str	xzr, [sp, #152]
  42a2a8:	mov	w0, #0x1                   	// #1
  42a2ac:	str	w0, [sp, #128]
  42a2b0:	ldr	x0, [sp, #40]
  42a2b4:	ldrh	w0, [x0, #82]
  42a2b8:	cmp	w0, #0x28
  42a2bc:	b.eq	42a2cc <ferror@plt+0x2854c>  // b.none
  42a2c0:	cmp	w0, #0x8c
  42a2c4:	b.eq	42a2dc <ferror@plt+0x2855c>  // b.none
  42a2c8:	b	42a2ec <ferror@plt+0x2856c>
  42a2cc:	mov	w0, #0x1                   	// #1
  42a2d0:	movk	w0, #0x7000, lsl #16
  42a2d4:	str	w0, [sp, #132]
  42a2d8:	b	42a318 <ferror@plt+0x28598>
  42a2dc:	mov	w0, #0x1                   	// #1
  42a2e0:	movk	w0, #0x7000, lsl #16
  42a2e4:	str	w0, [sp, #132]
  42a2e8:	b	42a318 <ferror@plt+0x28598>
  42a2ec:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a2f0:	add	x0, x0, #0xd40
  42a2f4:	bl	401d40 <gettext@plt>
  42a2f8:	mov	x2, x0
  42a2fc:	ldr	x0, [sp, #40]
  42a300:	ldrh	w0, [x0, #82]
  42a304:	mov	w1, w0
  42a308:	mov	x0, x2
  42a30c:	bl	46eed4 <error@@Base>
  42a310:	mov	w0, #0x0                   	// #0
  42a314:	b	42a600 <ferror@plt+0x28880>
  42a318:	ldr	x0, [sp, #40]
  42a31c:	ldr	x0, [x0, #128]
  42a320:	cmp	x0, #0x0
  42a324:	b.ne	42a330 <ferror@plt+0x285b0>  // b.any
  42a328:	mov	w0, #0x0                   	// #0
  42a32c:	b	42a600 <ferror@plt+0x28880>
  42a330:	add	x0, sp, #0x38
  42a334:	mov	x2, #0x38                  	// #56
  42a338:	mov	w1, #0x0                   	// #0
  42a33c:	bl	401ad0 <memset@plt>
  42a340:	ldr	x0, [sp, #40]
  42a344:	str	x0, [sp, #56]
  42a348:	str	xzr, [sp, #136]
  42a34c:	ldr	x0, [sp, #40]
  42a350:	ldr	x0, [x0, #112]
  42a354:	str	x0, [sp, #144]
  42a358:	b	42a4bc <ferror@plt+0x2873c>
  42a35c:	ldr	x0, [sp, #144]
  42a360:	ldr	w0, [x0, #4]
  42a364:	cmp	w0, #0x2
  42a368:	b.ne	42a488 <ferror@plt+0x28708>  // b.any
  42a36c:	ldr	x0, [sp, #144]
  42a370:	ldr	w1, [x0, #40]
  42a374:	ldr	x0, [sp, #40]
  42a378:	ldr	w0, [x0, #100]
  42a37c:	cmp	w1, w0
  42a380:	b.cs	42a488 <ferror@plt+0x28708>  // b.hs, b.nlast
  42a384:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42a388:	add	x0, x0, #0x968
  42a38c:	ldr	w0, [x0]
  42a390:	cmp	w0, #0x0
  42a394:	b.eq	42a3b4 <ferror@plt+0x28634>  // b.none
  42a398:	add	x0, sp, #0x38
  42a39c:	add	x0, x0, #0x10
  42a3a0:	mov	x2, x0
  42a3a4:	ldr	x1, [sp, #144]
  42a3a8:	ldr	x0, [sp, #40]
  42a3ac:	bl	41f104 <ferror@plt+0x1d384>
  42a3b0:	b	42a3cc <ferror@plt+0x2864c>
  42a3b4:	add	x0, sp, #0x38
  42a3b8:	add	x0, x0, #0x10
  42a3bc:	mov	x2, x0
  42a3c0:	ldr	x1, [sp, #144]
  42a3c4:	ldr	x0, [sp, #40]
  42a3c8:	bl	41f69c <ferror@plt+0x1d91c>
  42a3cc:	str	x0, [sp, #64]
  42a3d0:	ldr	x0, [sp, #40]
  42a3d4:	ldr	x2, [x0, #112]
  42a3d8:	ldr	x0, [sp, #144]
  42a3dc:	ldr	w0, [x0, #40]
  42a3e0:	mov	w1, w0
  42a3e4:	mov	x0, x1
  42a3e8:	lsl	x0, x0, #2
  42a3ec:	add	x0, x0, x1
  42a3f0:	lsl	x0, x0, #4
  42a3f4:	add	x0, x2, x0
  42a3f8:	str	x0, [sp, #112]
  42a3fc:	ldr	x0, [sp, #96]
  42a400:	cmp	x0, #0x0
  42a404:	b.eq	42a424 <ferror@plt+0x286a4>  // b.none
  42a408:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a40c:	add	x0, x0, #0xd90
  42a410:	bl	401d40 <gettext@plt>
  42a414:	bl	46eed4 <error@@Base>
  42a418:	ldr	x0, [sp, #96]
  42a41c:	bl	401c10 <free@plt>
  42a420:	str	wzr, [sp, #128]
  42a424:	ldr	x0, [sp, #112]
  42a428:	ldr	x0, [x0, #24]
  42a42c:	mov	x20, x0
  42a430:	ldr	x0, [sp, #112]
  42a434:	ldr	x19, [x0, #32]
  42a438:	adrp	x0, 494000 <warn@@Base+0x2502c>
  42a43c:	add	x0, x0, #0xf08
  42a440:	bl	401d40 <gettext@plt>
  42a444:	mov	x5, x0
  42a448:	mov	x4, x19
  42a44c:	mov	x3, #0x1                   	// #1
  42a450:	mov	x2, x20
  42a454:	ldr	x1, [sp, #40]
  42a458:	mov	x0, #0x0                   	// #0
  42a45c:	bl	40e704 <ferror@plt+0xc984>
  42a460:	str	x0, [sp, #96]
  42a464:	ldr	x0, [sp, #96]
  42a468:	cmp	x0, #0x0
  42a46c:	b.eq	42a47c <ferror@plt+0x286fc>  // b.none
  42a470:	ldr	x0, [sp, #112]
  42a474:	ldr	x0, [x0, #32]
  42a478:	b	42a480 <ferror@plt+0x28700>
  42a47c:	mov	x0, #0x0                   	// #0
  42a480:	str	x0, [sp, #104]
  42a484:	b	42a4a4 <ferror@plt+0x28724>
  42a488:	ldr	x0, [sp, #144]
  42a48c:	ldr	w0, [x0, #4]
  42a490:	ldr	w1, [sp, #132]
  42a494:	cmp	w1, w0
  42a498:	b.ne	42a4a4 <ferror@plt+0x28724>  // b.any
  42a49c:	ldr	x0, [sp, #144]
  42a4a0:	str	x0, [sp, #152]
  42a4a4:	ldr	x0, [sp, #136]
  42a4a8:	add	x0, x0, #0x1
  42a4ac:	str	x0, [sp, #136]
  42a4b0:	ldr	x0, [sp, #144]
  42a4b4:	add	x0, x0, #0x50
  42a4b8:	str	x0, [sp, #144]
  42a4bc:	ldr	x0, [sp, #40]
  42a4c0:	ldr	w0, [x0, #100]
  42a4c4:	mov	w0, w0
  42a4c8:	ldr	x1, [sp, #136]
  42a4cc:	cmp	x1, x0
  42a4d0:	b.cc	42a35c <ferror@plt+0x285dc>  // b.lo, b.ul, b.last
  42a4d4:	ldr	x0, [sp, #152]
  42a4d8:	cmp	x0, #0x0
  42a4dc:	b.ne	42a4f4 <ferror@plt+0x28774>  // b.any
  42a4e0:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a4e4:	add	x0, x0, #0x1e0
  42a4e8:	bl	401d40 <gettext@plt>
  42a4ec:	bl	401cf0 <printf@plt>
  42a4f0:	b	42a5d4 <ferror@plt+0x28854>
  42a4f4:	str	xzr, [sp, #136]
  42a4f8:	ldr	x0, [sp, #40]
  42a4fc:	ldr	x0, [x0, #112]
  42a500:	str	x0, [sp, #144]
  42a504:	b	42a5bc <ferror@plt+0x2883c>
  42a508:	ldr	x0, [sp, #144]
  42a50c:	ldr	w0, [x0, #4]
  42a510:	ldr	w1, [sp, #132]
  42a514:	cmp	w1, w0
  42a518:	b.ne	42a5a4 <ferror@plt+0x28824>  // b.any
  42a51c:	ldr	x0, [sp, #144]
  42a520:	ldr	x1, [x0, #32]
  42a524:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42a528:	add	x0, x0, #0x54c
  42a52c:	ldr	w0, [x0]
  42a530:	lsl	w0, w0, #1
  42a534:	mov	w0, w0
  42a538:	udiv	x0, x1, x0
  42a53c:	str	x0, [sp, #120]
  42a540:	ldr	x2, [sp, #120]
  42a544:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a548:	add	x1, x0, #0x530
  42a54c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a550:	add	x0, x0, #0x570
  42a554:	bl	401920 <ngettext@plt>
  42a558:	mov	x19, x0
  42a55c:	ldr	x1, [sp, #144]
  42a560:	ldr	x0, [sp, #40]
  42a564:	bl	40ee18 <ferror@plt+0xd098>
  42a568:	mov	x1, x0
  42a56c:	ldr	x0, [sp, #144]
  42a570:	ldr	x0, [x0, #24]
  42a574:	ldr	x3, [sp, #120]
  42a578:	mov	x2, x0
  42a57c:	mov	x0, x19
  42a580:	bl	401cf0 <printf@plt>
  42a584:	add	x0, sp, #0x38
  42a588:	ldr	x2, [sp, #144]
  42a58c:	mov	x1, x0
  42a590:	ldr	x0, [sp, #40]
  42a594:	bl	429d48 <ferror@plt+0x27fc8>
  42a598:	cmp	w0, #0x0
  42a59c:	b.ne	42a5a4 <ferror@plt+0x28824>  // b.any
  42a5a0:	str	wzr, [sp, #128]
  42a5a4:	ldr	x0, [sp, #136]
  42a5a8:	add	x0, x0, #0x1
  42a5ac:	str	x0, [sp, #136]
  42a5b0:	ldr	x0, [sp, #144]
  42a5b4:	add	x0, x0, #0x50
  42a5b8:	str	x0, [sp, #144]
  42a5bc:	ldr	x0, [sp, #40]
  42a5c0:	ldr	w0, [x0, #100]
  42a5c4:	mov	w0, w0
  42a5c8:	ldr	x1, [sp, #136]
  42a5cc:	cmp	x1, x0
  42a5d0:	b.cc	42a508 <ferror@plt+0x28788>  // b.lo, b.ul, b.last
  42a5d4:	ldr	x0, [sp, #64]
  42a5d8:	cmp	x0, #0x0
  42a5dc:	b.eq	42a5e8 <ferror@plt+0x28868>  // b.none
  42a5e0:	ldr	x0, [sp, #64]
  42a5e4:	bl	401c10 <free@plt>
  42a5e8:	ldr	x0, [sp, #96]
  42a5ec:	cmp	x0, #0x0
  42a5f0:	b.eq	42a5fc <ferror@plt+0x2887c>  // b.none
  42a5f4:	ldr	x0, [sp, #96]
  42a5f8:	bl	401c10 <free@plt>
  42a5fc:	ldr	w0, [sp, #128]
  42a600:	ldp	x19, x20, [sp, #16]
  42a604:	ldp	x29, x30, [sp], #160
  42a608:	ret
  42a60c:	stp	x29, x30, [sp, #-144]!
  42a610:	mov	x29, sp
  42a614:	str	x19, [sp, #16]
  42a618:	str	x0, [sp, #40]
  42a61c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a620:	add	x1, x0, #0xe10
  42a624:	add	x0, sp, #0x38
  42a628:	ldp	x2, x3, [x1]
  42a62c:	stp	x2, x3, [x0]
  42a630:	ldp	x2, x3, [x1, #16]
  42a634:	stp	x2, x3, [x0, #16]
  42a638:	ldp	x2, x3, [x1, #32]
  42a63c:	stp	x2, x3, [x0, #32]
  42a640:	ldp	x2, x3, [x1, #48]
  42a644:	stp	x2, x3, [x0, #48]
  42a648:	ldp	x2, x3, [x1, #64]
  42a64c:	stp	x2, x3, [x0, #64]
  42a650:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42a654:	add	x0, x0, #0x93c
  42a658:	ldr	w0, [x0]
  42a65c:	cmp	w0, #0x0
  42a660:	b.ne	42a66c <ferror@plt+0x288ec>  // b.any
  42a664:	mov	w0, #0x1                   	// #1
  42a668:	b	42a704 <ferror@plt+0x28984>
  42a66c:	str	wzr, [sp, #140]
  42a670:	b	42a6c0 <ferror@plt+0x28940>
  42a674:	ldr	x0, [sp, #40]
  42a678:	ldrh	w0, [x0, #82]
  42a67c:	mov	w2, w0
  42a680:	ldrsw	x0, [sp, #140]
  42a684:	lsl	x0, x0, #4
  42a688:	add	x1, sp, #0x38
  42a68c:	ldr	w0, [x1, x0]
  42a690:	cmp	w2, w0
  42a694:	b.ne	42a6b4 <ferror@plt+0x28934>  // b.any
  42a698:	ldrsw	x0, [sp, #140]
  42a69c:	lsl	x0, x0, #4
  42a6a0:	add	x1, sp, #0x40
  42a6a4:	ldr	x1, [x1, x0]
  42a6a8:	ldr	x0, [sp, #40]
  42a6ac:	blr	x1
  42a6b0:	b	42a704 <ferror@plt+0x28984>
  42a6b4:	ldr	w0, [sp, #140]
  42a6b8:	add	w0, w0, #0x1
  42a6bc:	str	w0, [sp, #140]
  42a6c0:	ldrsw	x0, [sp, #140]
  42a6c4:	lsl	x0, x0, #4
  42a6c8:	add	x1, sp, #0x40
  42a6cc:	ldr	x0, [x1, x0]
  42a6d0:	cmp	x0, #0x0
  42a6d4:	b.ne	42a674 <ferror@plt+0x288f4>  // b.any
  42a6d8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a6dc:	add	x0, x0, #0xdb8
  42a6e0:	bl	401d40 <gettext@plt>
  42a6e4:	mov	x19, x0
  42a6e8:	ldr	x0, [sp, #40]
  42a6ec:	ldrh	w0, [x0, #82]
  42a6f0:	bl	4131ac <ferror@plt+0x1142c>
  42a6f4:	mov	x1, x0
  42a6f8:	mov	x0, x19
  42a6fc:	bl	401cf0 <printf@plt>
  42a700:	mov	w0, #0x1                   	// #1
  42a704:	ldr	x19, [sp, #16]
  42a708:	ldp	x29, x30, [sp], #144
  42a70c:	ret
  42a710:	stp	x29, x30, [sp, #-32]!
  42a714:	mov	x29, sp
  42a718:	str	x0, [sp, #24]
  42a71c:	ldr	x0, [sp, #24]
  42a720:	ldr	x0, [x0]
  42a724:	mov	x1, #0x1                   	// #1
  42a728:	movk	x1, #0x7000, lsl #16
  42a72c:	cmp	x0, x1
  42a730:	b.eq	42a758 <ferror@plt+0x289d8>  // b.none
  42a734:	mov	x1, #0x3                   	// #3
  42a738:	movk	x1, #0x7000, lsl #16
  42a73c:	cmp	x0, x1
  42a740:	b.eq	42a758 <ferror@plt+0x289d8>  // b.none
  42a744:	ldr	x0, [sp, #24]
  42a748:	ldr	x0, [x0, #8]
  42a74c:	mov	w1, #0x4                   	// #4
  42a750:	bl	40ea20 <ferror@plt+0xcca0>
  42a754:	b	42a75c <ferror@plt+0x289dc>
  42a758:	nop
  42a75c:	mov	w0, #0xa                   	// #10
  42a760:	bl	401d20 <putchar@plt>
  42a764:	nop
  42a768:	ldp	x29, x30, [sp], #32
  42a76c:	ret
  42a770:	sub	sp, sp, #0xd0
  42a774:	stp	x29, x30, [sp, #16]
  42a778:	add	x29, sp, #0x10
  42a77c:	str	x0, [sp, #40]
  42a780:	ldr	x0, [sp, #40]
  42a784:	ldr	x0, [x0]
  42a788:	mov	x1, #0x36                  	// #54
  42a78c:	movk	x1, #0x7000, lsl #16
  42a790:	cmp	x0, x1
  42a794:	b.hi	42aad0 <ferror@plt+0x28d50>  // b.pmore
  42a798:	mov	x1, #0x5                   	// #5
  42a79c:	movk	x1, #0x7000, lsl #16
  42a7a0:	cmp	x0, x1
  42a7a4:	b.cs	42a7ec <ferror@plt+0x28a6c>  // b.hs, b.nlast
  42a7a8:	mov	x1, #0x4                   	// #4
  42a7ac:	movk	x1, #0x7000, lsl #16
  42a7b0:	cmp	x0, x1
  42a7b4:	b.eq	42a914 <ferror@plt+0x28b94>  // b.none
  42a7b8:	mov	x1, #0x4                   	// #4
  42a7bc:	movk	x1, #0x7000, lsl #16
  42a7c0:	cmp	x0, x1
  42a7c4:	b.hi	42aad0 <ferror@plt+0x28d50>  // b.pmore
  42a7c8:	mov	x1, #0x1                   	// #1
  42a7cc:	movk	x1, #0x7000, lsl #16
  42a7d0:	cmp	x0, x1
  42a7d4:	b.eq	42aa94 <ferror@plt+0x28d14>  // b.none
  42a7d8:	mov	x1, #0x2                   	// #2
  42a7dc:	movk	x1, #0x7000, lsl #16
  42a7e0:	cmp	x0, x1
  42a7e4:	b.eq	42a9c0 <ferror@plt+0x28c40>  // b.none
  42a7e8:	b	42aad0 <ferror@plt+0x28d50>
  42a7ec:	mov	x1, #0xfffffffffffffffb    	// #-5
  42a7f0:	movk	x1, #0x8fff, lsl #16
  42a7f4:	add	x0, x0, x1
  42a7f8:	mov	w1, w0
  42a7fc:	mov	x0, #0x1                   	// #1
  42a800:	lsl	x0, x0, x1
  42a804:	mov	x1, #0xb860                	// #47200
  42a808:	movk	x1, #0x12a8, lsl #16
  42a80c:	movk	x1, #0x400, lsl #32
  42a810:	and	x1, x0, x1
  42a814:	cmp	x1, #0x0
  42a818:	cset	w1, ne  // ne = any
  42a81c:	and	w1, w1, #0xff
  42a820:	cmp	w1, #0x0
  42a824:	b.ne	42aa94 <ferror@plt+0x28d14>  // b.any
  42a828:	and	x1, x0, #0x2000000000000
  42a82c:	cmp	x1, #0x0
  42a830:	cset	w1, ne  // ne = any
  42a834:	and	w1, w1, #0xff
  42a838:	cmp	w1, #0x0
  42a83c:	b.ne	42aaa8 <ferror@plt+0x28d28>  // b.any
  42a840:	and	x0, x0, #0x1
  42a844:	cmp	x0, #0x0
  42a848:	cset	w0, ne  // ne = any
  42a84c:	and	w0, w0, #0xff
  42a850:	cmp	w0, #0x0
  42a854:	b.eq	42aad0 <ferror@plt+0x28d50>  // b.none
  42a858:	ldr	x0, [sp, #40]
  42a85c:	ldr	x0, [x0, #8]
  42a860:	cmp	x0, #0x0
  42a864:	b.ne	42a87c <ferror@plt+0x28afc>  // b.any
  42a868:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a86c:	add	x0, x0, #0xe60
  42a870:	bl	401d40 <gettext@plt>
  42a874:	bl	401cf0 <printf@plt>
  42a878:	b	42aae0 <ferror@plt+0x28d60>
  42a87c:	mov	w0, #0x1                   	// #1
  42a880:	str	w0, [sp, #200]
  42a884:	str	wzr, [sp, #204]
  42a888:	b	42a904 <ferror@plt+0x28b84>
  42a88c:	ldr	x0, [sp, #40]
  42a890:	ldr	x1, [x0, #8]
  42a894:	ldr	w0, [sp, #204]
  42a898:	mov	w2, #0x1                   	// #1
  42a89c:	lsl	w0, w2, w0
  42a8a0:	sxtw	x0, w0
  42a8a4:	and	x0, x1, x0
  42a8a8:	cmp	x0, #0x0
  42a8ac:	b.eq	42a8f8 <ferror@plt+0x28b78>  // b.none
  42a8b0:	ldr	w0, [sp, #200]
  42a8b4:	cmp	w0, #0x0
  42a8b8:	b.eq	42a8c8 <ferror@plt+0x28b48>  // b.none
  42a8bc:	adrp	x0, 474000 <warn@@Base+0x502c>
  42a8c0:	add	x0, x0, #0x9a0
  42a8c4:	b	42a8d0 <ferror@plt+0x28b50>
  42a8c8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42a8cc:	add	x0, x0, #0xf58
  42a8d0:	adrp	x1, 4c7000 <warn@@Base+0x5802c>
  42a8d4:	add	x1, x1, #0x270
  42a8d8:	ldr	w2, [sp, #204]
  42a8dc:	ldr	x1, [x1, x2, lsl #3]
  42a8e0:	mov	x2, x1
  42a8e4:	mov	x1, x0
  42a8e8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a8ec:	add	x0, x0, #0xe68
  42a8f0:	bl	401cf0 <printf@plt>
  42a8f4:	str	wzr, [sp, #200]
  42a8f8:	ldr	w0, [sp, #204]
  42a8fc:	add	w0, w0, #0x1
  42a900:	str	w0, [sp, #204]
  42a904:	ldr	w0, [sp, #204]
  42a908:	cmp	w0, #0xe
  42a90c:	b.ls	42a88c <ferror@plt+0x28b0c>  // b.plast
  42a910:	b	42aae0 <ferror@plt+0x28d60>
  42a914:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42a918:	add	x0, x0, #0x740
  42a91c:	ldr	x0, [x0]
  42a920:	cmp	x0, #0x0
  42a924:	b.eq	42a97c <ferror@plt+0x28bfc>  // b.none
  42a928:	ldr	x0, [sp, #40]
  42a92c:	ldr	x1, [x0, #8]
  42a930:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42a934:	add	x0, x0, #0x748
  42a938:	ldr	x0, [x0]
  42a93c:	cmp	x1, x0
  42a940:	b.cs	42a97c <ferror@plt+0x28bfc>  // b.hs, b.nlast
  42a944:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a948:	add	x0, x0, #0xe70
  42a94c:	bl	401d40 <gettext@plt>
  42a950:	mov	x2, x0
  42a954:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42a958:	add	x0, x0, #0x740
  42a95c:	ldr	x1, [x0]
  42a960:	ldr	x0, [sp, #40]
  42a964:	ldr	x0, [x0, #8]
  42a968:	add	x0, x1, x0
  42a96c:	mov	x1, x0
  42a970:	mov	x0, x2
  42a974:	bl	401cf0 <printf@plt>
  42a978:	b	42aae0 <ferror@plt+0x28d60>
  42a97c:	ldr	x0, [sp, #40]
  42a980:	ldr	x0, [x0, #8]
  42a984:	add	x3, sp, #0x38
  42a988:	mov	x2, x0
  42a98c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42a990:	add	x1, x0, #0xf20
  42a994:	mov	x0, x3
  42a998:	bl	4019c0 <sprintf@plt>
  42a99c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42a9a0:	add	x0, x0, #0xe88
  42a9a4:	bl	401d40 <gettext@plt>
  42a9a8:	mov	x2, x0
  42a9ac:	add	x0, sp, #0x38
  42a9b0:	mov	x1, x0
  42a9b4:	mov	x0, x2
  42a9b8:	bl	401cf0 <printf@plt>
  42a9bc:	b	42aae0 <ferror@plt+0x28d60>
  42a9c0:	ldr	x0, [sp, #40]
  42a9c4:	ldr	x0, [x0, #8]
  42a9c8:	str	x0, [sp, #184]
  42a9cc:	add	x0, sp, #0xb8
  42a9d0:	bl	401af0 <gmtime@plt>
  42a9d4:	str	x0, [sp, #192]
  42a9d8:	ldr	x0, [sp, #192]
  42a9dc:	cmp	x0, #0x0
  42a9e0:	b.ne	42aa08 <ferror@plt+0x28c88>  // b.any
  42a9e4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42a9e8:	add	x0, x0, #0xf80
  42a9ec:	bl	401d40 <gettext@plt>
  42a9f0:	mov	x1, x0
  42a9f4:	add	x0, sp, #0x38
  42a9f8:	mov	x2, x1
  42a9fc:	mov	x1, #0x80                  	// #128
  42aa00:	bl	401a20 <snprintf@plt>
  42aa04:	b	42aa70 <ferror@plt+0x28cf0>
  42aa08:	ldr	x0, [sp, #192]
  42aa0c:	ldr	w0, [x0, #20]
  42aa10:	add	w1, w0, #0x76c
  42aa14:	ldr	x0, [sp, #192]
  42aa18:	ldr	w0, [x0, #16]
  42aa1c:	add	w2, w0, #0x1
  42aa20:	ldr	x0, [sp, #192]
  42aa24:	ldr	w3, [x0, #12]
  42aa28:	ldr	x0, [sp, #192]
  42aa2c:	ldr	w4, [x0, #8]
  42aa30:	ldr	x0, [sp, #192]
  42aa34:	ldr	w5, [x0, #4]
  42aa38:	ldr	x0, [sp, #192]
  42aa3c:	ldr	w0, [x0]
  42aa40:	add	x8, sp, #0x38
  42aa44:	str	w0, [sp]
  42aa48:	mov	w7, w5
  42aa4c:	mov	w6, w4
  42aa50:	mov	w5, w3
  42aa54:	mov	w4, w2
  42aa58:	mov	w3, w1
  42aa5c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42aa60:	add	x2, x0, #0xe98
  42aa64:	mov	x1, #0x80                  	// #128
  42aa68:	mov	x0, x8
  42aa6c:	bl	401a20 <snprintf@plt>
  42aa70:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42aa74:	add	x0, x0, #0xeb8
  42aa78:	bl	401d40 <gettext@plt>
  42aa7c:	mov	x2, x0
  42aa80:	add	x0, sp, #0x38
  42aa84:	mov	x1, x0
  42aa88:	mov	x0, x2
  42aa8c:	bl	401cf0 <printf@plt>
  42aa90:	b	42aae0 <ferror@plt+0x28d60>
  42aa94:	ldr	x0, [sp, #40]
  42aa98:	ldr	x0, [x0, #8]
  42aa9c:	mov	w1, #0x1                   	// #1
  42aaa0:	bl	40ea20 <ferror@plt+0xcca0>
  42aaa4:	b	42aae0 <ferror@plt+0x28d60>
  42aaa8:	ldr	x0, [sp, #40]
  42aaac:	ldr	x1, [x0, #8]
  42aab0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42aab4:	add	x0, x0, #0x880
  42aab8:	str	x1, [x0]
  42aabc:	ldr	x0, [sp, #40]
  42aac0:	ldr	x1, [x0, #8]
  42aac4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42aac8:	add	x0, x0, #0x878
  42aacc:	str	x1, [x0]
  42aad0:	ldr	x0, [sp, #40]
  42aad4:	ldr	x0, [x0, #8]
  42aad8:	mov	w1, #0x4                   	// #4
  42aadc:	bl	40ea20 <ferror@plt+0xcca0>
  42aae0:	mov	w0, #0xa                   	// #10
  42aae4:	bl	401d20 <putchar@plt>
  42aae8:	nop
  42aaec:	ldp	x29, x30, [sp, #16]
  42aaf0:	add	sp, sp, #0xd0
  42aaf4:	ret
  42aaf8:	stp	x29, x30, [sp, #-64]!
  42aafc:	mov	x29, sp
  42ab00:	str	x0, [sp, #24]
  42ab04:	ldr	x0, [sp, #24]
  42ab08:	ldr	x1, [x0]
  42ab0c:	mov	x0, #0x1                   	// #1
  42ab10:	movk	x0, #0x6000, lsl #16
  42ab14:	cmp	x1, x0
  42ab18:	b.ne	42ac28 <ferror@plt+0x28ea8>  // b.any
  42ab1c:	mov	w0, #0x1                   	// #1
  42ab20:	str	w0, [sp, #60]
  42ab24:	ldr	x0, [sp, #24]
  42ab28:	ldr	x0, [x0, #8]
  42ab2c:	str	x0, [sp, #40]
  42ab30:	str	xzr, [sp, #48]
  42ab34:	b	42abe0 <ferror@plt+0x28e60>
  42ab38:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  42ab3c:	add	x1, x0, #0x2e8
  42ab40:	ldr	x0, [sp, #48]
  42ab44:	lsl	x0, x0, #4
  42ab48:	add	x0, x1, x0
  42ab4c:	ldr	x0, [x0]
  42ab50:	mov	x1, x0
  42ab54:	ldr	x0, [sp, #40]
  42ab58:	and	x0, x1, x0
  42ab5c:	cmp	x0, #0x0
  42ab60:	b.eq	42abd4 <ferror@plt+0x28e54>  // b.none
  42ab64:	ldr	w0, [sp, #60]
  42ab68:	cmp	w0, #0x0
  42ab6c:	b.ne	42ab78 <ferror@plt+0x28df8>  // b.any
  42ab70:	mov	w0, #0x20                  	// #32
  42ab74:	bl	401d20 <putchar@plt>
  42ab78:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  42ab7c:	add	x1, x0, #0x2e8
  42ab80:	ldr	x0, [sp, #48]
  42ab84:	lsl	x0, x0, #4
  42ab88:	add	x0, x1, x0
  42ab8c:	ldr	x2, [x0, #8]
  42ab90:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42ab94:	add	x0, x0, #0x708
  42ab98:	ldr	x0, [x0]
  42ab9c:	mov	x1, x0
  42aba0:	mov	x0, x2
  42aba4:	bl	401950 <fputs@plt>
  42aba8:	str	wzr, [sp, #60]
  42abac:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  42abb0:	add	x1, x0, #0x2e8
  42abb4:	ldr	x0, [sp, #48]
  42abb8:	lsl	x0, x0, #4
  42abbc:	add	x0, x1, x0
  42abc0:	ldr	x0, [x0]
  42abc4:	mov	x1, x0
  42abc8:	ldr	x0, [sp, #40]
  42abcc:	eor	x0, x0, x1
  42abd0:	str	x0, [sp, #40]
  42abd4:	ldr	x0, [sp, #48]
  42abd8:	add	x0, x0, #0x1
  42abdc:	str	x0, [sp, #48]
  42abe0:	ldr	x0, [sp, #48]
  42abe4:	cmp	x0, #0x10
  42abe8:	b.ls	42ab38 <ferror@plt+0x28db8>  // b.plast
  42abec:	ldr	x0, [sp, #40]
  42abf0:	cmp	x0, #0x0
  42abf4:	b.ne	42ac04 <ferror@plt+0x28e84>  // b.any
  42abf8:	ldr	w0, [sp, #60]
  42abfc:	cmp	w0, #0x0
  42ac00:	b.eq	42ac3c <ferror@plt+0x28ebc>  // b.none
  42ac04:	ldr	w0, [sp, #60]
  42ac08:	cmp	w0, #0x0
  42ac0c:	b.ne	42ac18 <ferror@plt+0x28e98>  // b.any
  42ac10:	mov	w0, #0x20                  	// #32
  42ac14:	bl	401d20 <putchar@plt>
  42ac18:	mov	w1, #0x0                   	// #0
  42ac1c:	ldr	x0, [sp, #40]
  42ac20:	bl	40ea20 <ferror@plt+0xcca0>
  42ac24:	b	42ac3c <ferror@plt+0x28ebc>
  42ac28:	ldr	x0, [sp, #24]
  42ac2c:	ldr	x0, [x0, #8]
  42ac30:	mov	w1, #0x4                   	// #4
  42ac34:	bl	40ea20 <ferror@plt+0xcca0>
  42ac38:	b	42ac40 <ferror@plt+0x28ec0>
  42ac3c:	nop
  42ac40:	mov	w0, #0xa                   	// #10
  42ac44:	bl	401d20 <putchar@plt>
  42ac48:	nop
  42ac4c:	ldp	x29, x30, [sp], #64
  42ac50:	ret
  42ac54:	stp	x29, x30, [sp, #-48]!
  42ac58:	mov	x29, sp
  42ac5c:	str	x0, [sp, #24]
  42ac60:	ldr	x1, [sp, #24]
  42ac64:	mov	x0, #0xc000                	// #49152
  42ac68:	movk	x0, #0xb414, lsl #16
  42ac6c:	movk	x0, #0x6a98, lsl #32
  42ac70:	movk	x0, #0xff83, lsl #48
  42ac74:	add	x0, x1, x0
  42ac78:	mov	x1, #0x42bd                	// #17085
  42ac7c:	movk	x1, #0xe57a, lsl #16
  42ac80:	movk	x1, #0x94d5, lsl #32
  42ac84:	movk	x1, #0xd6bf, lsl #48
  42ac88:	smulh	x1, x0, x1
  42ac8c:	add	x1, x1, x0
  42ac90:	asr	x1, x1, #23
  42ac94:	asr	x0, x0, #63
  42ac98:	sub	x0, x1, x0
  42ac9c:	str	x0, [sp, #32]
  42aca0:	add	x0, sp, #0x20
  42aca4:	bl	401af0 <gmtime@plt>
  42aca8:	str	x0, [sp, #40]
  42acac:	ldr	x0, [sp, #40]
  42acb0:	ldr	w0, [x0, #20]
  42acb4:	add	w1, w0, #0x76c
  42acb8:	ldr	x0, [sp, #40]
  42acbc:	ldr	w0, [x0, #16]
  42acc0:	add	w2, w0, #0x1
  42acc4:	ldr	x0, [sp, #40]
  42acc8:	ldr	w3, [x0, #12]
  42accc:	ldr	x0, [sp, #40]
  42acd0:	ldr	w4, [x0, #8]
  42acd4:	ldr	x0, [sp, #40]
  42acd8:	ldr	w5, [x0, #4]
  42acdc:	ldr	x0, [sp, #40]
  42ace0:	ldr	w0, [x0]
  42ace4:	mov	w6, w0
  42ace8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42acec:	add	x0, x0, #0xe98
  42acf0:	bl	401cf0 <printf@plt>
  42acf4:	nop
  42acf8:	ldp	x29, x30, [sp], #48
  42acfc:	ret
  42ad00:	stp	x29, x30, [sp, #-32]!
  42ad04:	mov	x29, sp
  42ad08:	str	x0, [sp, #24]
  42ad0c:	ldr	x0, [sp, #24]
  42ad10:	ldr	x0, [x0]
  42ad14:	mov	x1, #0x70000000            	// #1879048192
  42ad18:	cmp	x0, x1
  42ad1c:	b.eq	42ad50 <ferror@plt+0x28fd0>  // b.none
  42ad20:	mov	x1, #0x70000000            	// #1879048192
  42ad24:	cmp	x0, x1
  42ad28:	b.hi	42af88 <ferror@plt+0x29208>  // b.pmore
  42ad2c:	mov	x1, #0x15                  	// #21
  42ad30:	movk	x1, #0x6000, lsl #16
  42ad34:	cmp	x0, x1
  42ad38:	b.eq	42ad94 <ferror@plt+0x29014>  // b.none
  42ad3c:	mov	x1, #0x35                  	// #53
  42ad40:	movk	x1, #0x6000, lsl #16
  42ad44:	cmp	x0, x1
  42ad48:	b.eq	42ad84 <ferror@plt+0x29004>  // b.none
  42ad4c:	b	42af88 <ferror@plt+0x29208>
  42ad50:	ldr	x0, [sp, #24]
  42ad54:	ldr	x0, [x0, #8]
  42ad58:	mov	w1, #0x4                   	// #4
  42ad5c:	bl	40ea20 <ferror@plt+0xcca0>
  42ad60:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42ad64:	add	x0, x0, #0xec8
  42ad68:	bl	401cf0 <printf@plt>
  42ad6c:	ldr	x0, [sp, #24]
  42ad70:	ldr	x0, [x0, #8]
  42ad74:	add	x0, x0, #0x18
  42ad78:	mov	w1, #0x4                   	// #4
  42ad7c:	bl	40ea20 <ferror@plt+0xcca0>
  42ad80:	b	42afa0 <ferror@plt+0x29220>
  42ad84:	ldr	x0, [sp, #24]
  42ad88:	ldr	x0, [x0, #8]
  42ad8c:	bl	42ac54 <ferror@plt+0x28ed4>
  42ad90:	b	42afa0 <ferror@plt+0x29220>
  42ad94:	ldr	x0, [sp, #24]
  42ad98:	ldr	x0, [x0, #8]
  42ad9c:	mov	w1, #0x4                   	// #4
  42ada0:	bl	40ea20 <ferror@plt+0xcca0>
  42ada4:	ldr	x0, [sp, #24]
  42ada8:	ldr	x0, [x0, #8]
  42adac:	and	x0, x0, #0x1
  42adb0:	cmp	x0, #0x0
  42adb4:	b.eq	42adc4 <ferror@plt+0x29044>  // b.none
  42adb8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42adbc:	add	x0, x0, #0xed0
  42adc0:	bl	401cf0 <printf@plt>
  42adc4:	ldr	x0, [sp, #24]
  42adc8:	ldr	x0, [x0, #8]
  42adcc:	and	x0, x0, #0x2
  42add0:	cmp	x0, #0x0
  42add4:	b.eq	42ade4 <ferror@plt+0x29064>  // b.none
  42add8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42addc:	add	x0, x0, #0xee0
  42ade0:	bl	401cf0 <printf@plt>
  42ade4:	ldr	x0, [sp, #24]
  42ade8:	ldr	x0, [x0, #8]
  42adec:	and	x0, x0, #0x4
  42adf0:	cmp	x0, #0x0
  42adf4:	b.eq	42ae04 <ferror@plt+0x29084>  // b.none
  42adf8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42adfc:	add	x0, x0, #0xef0
  42ae00:	bl	401cf0 <printf@plt>
  42ae04:	ldr	x0, [sp, #24]
  42ae08:	ldr	x0, [x0, #8]
  42ae0c:	and	x0, x0, #0x8
  42ae10:	cmp	x0, #0x0
  42ae14:	b.eq	42ae24 <ferror@plt+0x290a4>  // b.none
  42ae18:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42ae1c:	add	x0, x0, #0xf00
  42ae20:	bl	401cf0 <printf@plt>
  42ae24:	ldr	x0, [sp, #24]
  42ae28:	ldr	x0, [x0, #8]
  42ae2c:	and	x0, x0, #0x10
  42ae30:	cmp	x0, #0x0
  42ae34:	b.eq	42ae44 <ferror@plt+0x290c4>  // b.none
  42ae38:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42ae3c:	add	x0, x0, #0xf10
  42ae40:	bl	401cf0 <printf@plt>
  42ae44:	ldr	x0, [sp, #24]
  42ae48:	ldr	x0, [x0, #8]
  42ae4c:	and	x0, x0, #0x20
  42ae50:	cmp	x0, #0x0
  42ae54:	b.eq	42ae64 <ferror@plt+0x290e4>  // b.none
  42ae58:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42ae5c:	add	x0, x0, #0xf20
  42ae60:	bl	401cf0 <printf@plt>
  42ae64:	ldr	x0, [sp, #24]
  42ae68:	ldr	x0, [x0, #8]
  42ae6c:	and	x0, x0, #0x40
  42ae70:	cmp	x0, #0x0
  42ae74:	b.eq	42ae84 <ferror@plt+0x29104>  // b.none
  42ae78:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42ae7c:	add	x0, x0, #0xf28
  42ae80:	bl	401cf0 <printf@plt>
  42ae84:	ldr	x0, [sp, #24]
  42ae88:	ldr	x0, [x0, #8]
  42ae8c:	and	x0, x0, #0x80
  42ae90:	cmp	x0, #0x0
  42ae94:	b.eq	42aea4 <ferror@plt+0x29124>  // b.none
  42ae98:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42ae9c:	add	x0, x0, #0xf38
  42aea0:	bl	401cf0 <printf@plt>
  42aea4:	ldr	x0, [sp, #24]
  42aea8:	ldr	x0, [x0, #8]
  42aeac:	and	x0, x0, #0x200
  42aeb0:	cmp	x0, #0x0
  42aeb4:	b.eq	42aec4 <ferror@plt+0x29144>  // b.none
  42aeb8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42aebc:	add	x0, x0, #0xf40
  42aec0:	bl	401cf0 <printf@plt>
  42aec4:	ldr	x0, [sp, #24]
  42aec8:	ldr	x0, [x0, #8]
  42aecc:	and	x0, x0, #0x400
  42aed0:	cmp	x0, #0x0
  42aed4:	b.eq	42aee4 <ferror@plt+0x29164>  // b.none
  42aed8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42aedc:	add	x0, x0, #0xf50
  42aee0:	bl	401cf0 <printf@plt>
  42aee4:	ldr	x0, [sp, #24]
  42aee8:	ldr	x0, [x0, #8]
  42aeec:	and	x0, x0, #0x800
  42aef0:	cmp	x0, #0x0
  42aef4:	b.eq	42af04 <ferror@plt+0x29184>  // b.none
  42aef8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42aefc:	add	x0, x0, #0xf60
  42af00:	bl	401cf0 <printf@plt>
  42af04:	ldr	x0, [sp, #24]
  42af08:	ldr	x0, [x0, #8]
  42af0c:	and	x0, x0, #0x1000
  42af10:	cmp	x0, #0x0
  42af14:	b.eq	42af24 <ferror@plt+0x291a4>  // b.none
  42af18:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42af1c:	add	x0, x0, #0xf70
  42af20:	bl	401cf0 <printf@plt>
  42af24:	ldr	x0, [sp, #24]
  42af28:	ldr	x0, [x0, #8]
  42af2c:	and	x0, x0, #0x2000
  42af30:	cmp	x0, #0x0
  42af34:	b.eq	42af44 <ferror@plt+0x291c4>  // b.none
  42af38:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42af3c:	add	x0, x0, #0xf80
  42af40:	bl	401cf0 <printf@plt>
  42af44:	ldr	x0, [sp, #24]
  42af48:	ldr	x0, [x0, #8]
  42af4c:	and	x0, x0, #0x4000
  42af50:	cmp	x0, #0x0
  42af54:	b.eq	42af64 <ferror@plt+0x291e4>  // b.none
  42af58:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42af5c:	add	x0, x0, #0xf90
  42af60:	bl	401cf0 <printf@plt>
  42af64:	ldr	x0, [sp, #24]
  42af68:	ldr	x0, [x0, #8]
  42af6c:	and	x0, x0, #0x8000
  42af70:	cmp	x0, #0x0
  42af74:	b.eq	42af9c <ferror@plt+0x2921c>  // b.none
  42af78:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42af7c:	add	x0, x0, #0xfa0
  42af80:	bl	401cf0 <printf@plt>
  42af84:	b	42af9c <ferror@plt+0x2921c>
  42af88:	ldr	x0, [sp, #24]
  42af8c:	ldr	x0, [x0, #8]
  42af90:	mov	w1, #0x4                   	// #4
  42af94:	bl	40ea20 <ferror@plt+0xcca0>
  42af98:	b	42afa0 <ferror@plt+0x29220>
  42af9c:	nop
  42afa0:	mov	w0, #0xa                   	// #10
  42afa4:	bl	401d20 <putchar@plt>
  42afa8:	nop
  42afac:	ldp	x29, x30, [sp], #32
  42afb0:	ret
  42afb4:	stp	x29, x30, [sp, #-80]!
  42afb8:	mov	x29, sp
  42afbc:	stp	x19, x20, [sp, #16]
  42afc0:	str	x0, [sp, #40]
  42afc4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42afc8:	add	x0, x0, #0x728
  42afcc:	ldr	x19, [x0]
  42afd0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42afd4:	add	x0, x0, #0x730
  42afd8:	ldr	x20, [x0]
  42afdc:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42afe0:	add	x0, x0, #0xfb0
  42afe4:	bl	401d40 <gettext@plt>
  42afe8:	mov	x5, x0
  42afec:	mov	x4, x20
  42aff0:	mov	x3, #0x1                   	// #1
  42aff4:	mov	x2, x19
  42aff8:	ldr	x1, [sp, #40]
  42affc:	mov	x0, #0x0                   	// #0
  42b000:	bl	40e704 <ferror@plt+0xc984>
  42b004:	str	x0, [sp, #56]
  42b008:	ldr	x0, [sp, #56]
  42b00c:	cmp	x0, #0x0
  42b010:	b.ne	42b01c <ferror@plt+0x2929c>  // b.any
  42b014:	mov	w0, #0x0                   	// #0
  42b018:	b	42b1d0 <ferror@plt+0x29450>
  42b01c:	ldr	x0, [sp, #56]
  42b020:	str	x0, [sp, #72]
  42b024:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b028:	add	x0, x0, #0x738
  42b02c:	str	xzr, [x0]
  42b030:	b	42b07c <ferror@plt+0x292fc>
  42b034:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b038:	add	x0, x0, #0x738
  42b03c:	ldr	x0, [x0]
  42b040:	add	x1, x0, #0x1
  42b044:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b048:	add	x0, x0, #0x738
  42b04c:	str	x1, [x0]
  42b050:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42b054:	add	x0, x0, #0x580
  42b058:	ldr	x2, [x0]
  42b05c:	ldr	x0, [sp, #72]
  42b060:	mov	w1, #0x4                   	// #4
  42b064:	blr	x2
  42b068:	cmp	x0, #0x0
  42b06c:	b.eq	42b0a4 <ferror@plt+0x29324>  // b.none
  42b070:	ldr	x0, [sp, #72]
  42b074:	add	x0, x0, #0x8
  42b078:	str	x0, [sp, #72]
  42b07c:	ldr	x0, [sp, #72]
  42b080:	add	x1, x0, #0x8
  42b084:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b088:	add	x0, x0, #0x730
  42b08c:	ldr	x0, [x0]
  42b090:	ldr	x2, [sp, #56]
  42b094:	add	x0, x2, x0
  42b098:	cmp	x1, x0
  42b09c:	b.ls	42b034 <ferror@plt+0x292b4>  // b.plast
  42b0a0:	b	42b0a8 <ferror@plt+0x29328>
  42b0a4:	nop
  42b0a8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b0ac:	add	x0, x0, #0x738
  42b0b0:	ldr	x0, [x0]
  42b0b4:	mov	x1, #0x10                  	// #16
  42b0b8:	bl	46d8cc <ferror@plt+0x6bb4c>
  42b0bc:	mov	x1, x0
  42b0c0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b0c4:	add	x0, x0, #0x908
  42b0c8:	str	x1, [x0]
  42b0cc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b0d0:	add	x0, x0, #0x908
  42b0d4:	ldr	x0, [x0]
  42b0d8:	cmp	x0, #0x0
  42b0dc:	b.ne	42b118 <ferror@plt+0x29398>  // b.any
  42b0e0:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42b0e4:	add	x0, x0, #0xfc0
  42b0e8:	bl	401d40 <gettext@plt>
  42b0ec:	mov	x2, x0
  42b0f0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b0f4:	add	x0, x0, #0x738
  42b0f8:	ldr	x0, [x0]
  42b0fc:	mov	x1, x0
  42b100:	mov	x0, x2
  42b104:	bl	46eed4 <error@@Base>
  42b108:	ldr	x0, [sp, #56]
  42b10c:	bl	401c10 <free@plt>
  42b110:	mov	w0, #0x0                   	// #0
  42b114:	b	42b1d0 <ferror@plt+0x29450>
  42b118:	ldr	x0, [sp, #56]
  42b11c:	str	x0, [sp, #72]
  42b120:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b124:	add	x0, x0, #0x908
  42b128:	ldr	x0, [x0]
  42b12c:	str	x0, [sp, #64]
  42b130:	b	42b198 <ferror@plt+0x29418>
  42b134:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42b138:	add	x0, x0, #0x580
  42b13c:	ldr	x2, [x0]
  42b140:	ldr	x0, [sp, #72]
  42b144:	mov	w1, #0x4                   	// #4
  42b148:	blr	x2
  42b14c:	mov	x1, x0
  42b150:	ldr	x0, [sp, #64]
  42b154:	str	x1, [x0]
  42b158:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42b15c:	add	x0, x0, #0x580
  42b160:	ldr	x2, [x0]
  42b164:	ldr	x0, [sp, #72]
  42b168:	add	x0, x0, #0x4
  42b16c:	mov	w1, #0x4                   	// #4
  42b170:	blr	x2
  42b174:	mov	x1, x0
  42b178:	ldr	x0, [sp, #64]
  42b17c:	str	x1, [x0, #8]
  42b180:	ldr	x0, [sp, #72]
  42b184:	add	x0, x0, #0x8
  42b188:	str	x0, [sp, #72]
  42b18c:	ldr	x0, [sp, #64]
  42b190:	add	x0, x0, #0x10
  42b194:	str	x0, [sp, #64]
  42b198:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b19c:	add	x0, x0, #0x908
  42b1a0:	ldr	x1, [x0]
  42b1a4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b1a8:	add	x0, x0, #0x738
  42b1ac:	ldr	x0, [x0]
  42b1b0:	lsl	x0, x0, #4
  42b1b4:	add	x0, x1, x0
  42b1b8:	ldr	x1, [sp, #64]
  42b1bc:	cmp	x1, x0
  42b1c0:	b.cc	42b134 <ferror@plt+0x293b4>  // b.lo, b.ul, b.last
  42b1c4:	ldr	x0, [sp, #56]
  42b1c8:	bl	401c10 <free@plt>
  42b1cc:	mov	w0, #0x1                   	// #1
  42b1d0:	ldp	x19, x20, [sp, #16]
  42b1d4:	ldp	x29, x30, [sp], #80
  42b1d8:	ret
  42b1dc:	stp	x29, x30, [sp, #-80]!
  42b1e0:	mov	x29, sp
  42b1e4:	stp	x19, x20, [sp, #16]
  42b1e8:	str	x0, [sp, #40]
  42b1ec:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b1f0:	add	x0, x0, #0x728
  42b1f4:	ldr	x19, [x0]
  42b1f8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b1fc:	add	x0, x0, #0x730
  42b200:	ldr	x20, [x0]
  42b204:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42b208:	add	x0, x0, #0xfb0
  42b20c:	bl	401d40 <gettext@plt>
  42b210:	mov	x5, x0
  42b214:	mov	x4, x20
  42b218:	mov	x3, #0x1                   	// #1
  42b21c:	mov	x2, x19
  42b220:	ldr	x1, [sp, #40]
  42b224:	mov	x0, #0x0                   	// #0
  42b228:	bl	40e704 <ferror@plt+0xc984>
  42b22c:	str	x0, [sp, #56]
  42b230:	ldr	x0, [sp, #56]
  42b234:	cmp	x0, #0x0
  42b238:	b.ne	42b244 <ferror@plt+0x294c4>  // b.any
  42b23c:	mov	w0, #0x0                   	// #0
  42b240:	b	42b3f8 <ferror@plt+0x29678>
  42b244:	ldr	x0, [sp, #56]
  42b248:	str	x0, [sp, #72]
  42b24c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b250:	add	x0, x0, #0x738
  42b254:	str	xzr, [x0]
  42b258:	b	42b2a4 <ferror@plt+0x29524>
  42b25c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b260:	add	x0, x0, #0x738
  42b264:	ldr	x0, [x0]
  42b268:	add	x1, x0, #0x1
  42b26c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b270:	add	x0, x0, #0x738
  42b274:	str	x1, [x0]
  42b278:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42b27c:	add	x0, x0, #0x580
  42b280:	ldr	x2, [x0]
  42b284:	ldr	x0, [sp, #72]
  42b288:	mov	w1, #0x8                   	// #8
  42b28c:	blr	x2
  42b290:	cmp	x0, #0x0
  42b294:	b.eq	42b2cc <ferror@plt+0x2954c>  // b.none
  42b298:	ldr	x0, [sp, #72]
  42b29c:	add	x0, x0, #0x10
  42b2a0:	str	x0, [sp, #72]
  42b2a4:	ldr	x0, [sp, #72]
  42b2a8:	add	x1, x0, #0x10
  42b2ac:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b2b0:	add	x0, x0, #0x730
  42b2b4:	ldr	x0, [x0]
  42b2b8:	ldr	x2, [sp, #56]
  42b2bc:	add	x0, x2, x0
  42b2c0:	cmp	x1, x0
  42b2c4:	b.ls	42b25c <ferror@plt+0x294dc>  // b.plast
  42b2c8:	b	42b2d0 <ferror@plt+0x29550>
  42b2cc:	nop
  42b2d0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b2d4:	add	x0, x0, #0x738
  42b2d8:	ldr	x0, [x0]
  42b2dc:	mov	x1, #0x10                  	// #16
  42b2e0:	bl	46d8cc <ferror@plt+0x6bb4c>
  42b2e4:	mov	x1, x0
  42b2e8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b2ec:	add	x0, x0, #0x908
  42b2f0:	str	x1, [x0]
  42b2f4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b2f8:	add	x0, x0, #0x908
  42b2fc:	ldr	x0, [x0]
  42b300:	cmp	x0, #0x0
  42b304:	b.ne	42b340 <ferror@plt+0x295c0>  // b.any
  42b308:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42b30c:	add	x0, x0, #0xfc0
  42b310:	bl	401d40 <gettext@plt>
  42b314:	mov	x2, x0
  42b318:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b31c:	add	x0, x0, #0x738
  42b320:	ldr	x0, [x0]
  42b324:	mov	x1, x0
  42b328:	mov	x0, x2
  42b32c:	bl	46eed4 <error@@Base>
  42b330:	ldr	x0, [sp, #56]
  42b334:	bl	401c10 <free@plt>
  42b338:	mov	w0, #0x0                   	// #0
  42b33c:	b	42b3f8 <ferror@plt+0x29678>
  42b340:	ldr	x0, [sp, #56]
  42b344:	str	x0, [sp, #72]
  42b348:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b34c:	add	x0, x0, #0x908
  42b350:	ldr	x0, [x0]
  42b354:	str	x0, [sp, #64]
  42b358:	b	42b3c0 <ferror@plt+0x29640>
  42b35c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42b360:	add	x0, x0, #0x580
  42b364:	ldr	x2, [x0]
  42b368:	ldr	x0, [sp, #72]
  42b36c:	mov	w1, #0x8                   	// #8
  42b370:	blr	x2
  42b374:	mov	x1, x0
  42b378:	ldr	x0, [sp, #64]
  42b37c:	str	x1, [x0]
  42b380:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42b384:	add	x0, x0, #0x580
  42b388:	ldr	x2, [x0]
  42b38c:	ldr	x0, [sp, #72]
  42b390:	add	x0, x0, #0x8
  42b394:	mov	w1, #0x8                   	// #8
  42b398:	blr	x2
  42b39c:	mov	x1, x0
  42b3a0:	ldr	x0, [sp, #64]
  42b3a4:	str	x1, [x0, #8]
  42b3a8:	ldr	x0, [sp, #72]
  42b3ac:	add	x0, x0, #0x10
  42b3b0:	str	x0, [sp, #72]
  42b3b4:	ldr	x0, [sp, #64]
  42b3b8:	add	x0, x0, #0x10
  42b3bc:	str	x0, [sp, #64]
  42b3c0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b3c4:	add	x0, x0, #0x908
  42b3c8:	ldr	x1, [x0]
  42b3cc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b3d0:	add	x0, x0, #0x738
  42b3d4:	ldr	x0, [x0]
  42b3d8:	lsl	x0, x0, #4
  42b3dc:	add	x0, x1, x0
  42b3e0:	ldr	x1, [sp, #64]
  42b3e4:	cmp	x1, x0
  42b3e8:	b.cc	42b35c <ferror@plt+0x295dc>  // b.lo, b.ul, b.last
  42b3ec:	ldr	x0, [sp, #56]
  42b3f0:	bl	401c10 <free@plt>
  42b3f4:	mov	w0, #0x1                   	// #1
  42b3f8:	ldp	x19, x20, [sp, #16]
  42b3fc:	ldp	x29, x30, [sp], #80
  42b400:	ret
  42b404:	stp	x29, x30, [sp, #-48]!
  42b408:	mov	x29, sp
  42b40c:	str	x0, [sp, #24]
  42b410:	mov	w0, #0x1                   	// #1
  42b414:	str	w0, [sp, #44]
  42b418:	b	42b5c8 <ferror@plt+0x29848>
  42b41c:	ldr	x0, [sp, #24]
  42b420:	neg	x0, x0
  42b424:	ldr	x1, [sp, #24]
  42b428:	and	x0, x1, x0
  42b42c:	str	x0, [sp, #32]
  42b430:	ldr	x0, [sp, #32]
  42b434:	mvn	x0, x0
  42b438:	ldr	x1, [sp, #24]
  42b43c:	and	x0, x1, x0
  42b440:	str	x0, [sp, #24]
  42b444:	ldr	w0, [sp, #44]
  42b448:	cmp	w0, #0x0
  42b44c:	b.eq	42b458 <ferror@plt+0x296d8>  // b.none
  42b450:	str	wzr, [sp, #44]
  42b454:	b	42b470 <ferror@plt+0x296f0>
  42b458:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b45c:	add	x0, x0, #0x708
  42b460:	ldr	x0, [x0]
  42b464:	mov	x1, x0
  42b468:	mov	w0, #0x20                  	// #32
  42b46c:	bl	4019d0 <putc@plt>
  42b470:	ldr	x0, [sp, #32]
  42b474:	cmp	x0, #0x10
  42b478:	b.eq	42b574 <ferror@plt+0x297f4>  // b.none
  42b47c:	ldr	x0, [sp, #32]
  42b480:	cmp	x0, #0x10
  42b484:	b.hi	42b59c <ferror@plt+0x2981c>  // b.pmore
  42b488:	ldr	x0, [sp, #32]
  42b48c:	cmp	x0, #0x8
  42b490:	b.eq	42b54c <ferror@plt+0x297cc>  // b.none
  42b494:	ldr	x0, [sp, #32]
  42b498:	cmp	x0, #0x8
  42b49c:	b.hi	42b59c <ferror@plt+0x2981c>  // b.pmore
  42b4a0:	ldr	x0, [sp, #32]
  42b4a4:	cmp	x0, #0x4
  42b4a8:	b.eq	42b524 <ferror@plt+0x297a4>  // b.none
  42b4ac:	ldr	x0, [sp, #32]
  42b4b0:	cmp	x0, #0x4
  42b4b4:	b.hi	42b59c <ferror@plt+0x2981c>  // b.pmore
  42b4b8:	ldr	x0, [sp, #32]
  42b4bc:	cmp	x0, #0x1
  42b4c0:	b.eq	42b4d4 <ferror@plt+0x29754>  // b.none
  42b4c4:	ldr	x0, [sp, #32]
  42b4c8:	cmp	x0, #0x2
  42b4cc:	b.eq	42b4fc <ferror@plt+0x2977c>  // b.none
  42b4d0:	b	42b59c <ferror@plt+0x2981c>
  42b4d4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b4d8:	add	x0, x0, #0x708
  42b4dc:	ldr	x0, [x0]
  42b4e0:	mov	x3, x0
  42b4e4:	mov	x2, #0x6                   	// #6
  42b4e8:	mov	x1, #0x1                   	// #1
  42b4ec:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42b4f0:	add	x0, x0, #0xff8
  42b4f4:	bl	401c60 <fwrite@plt>
  42b4f8:	b	42b5c8 <ferror@plt+0x29848>
  42b4fc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b500:	add	x0, x0, #0x708
  42b504:	ldr	x0, [x0]
  42b508:	mov	x3, x0
  42b50c:	mov	x2, #0x8                   	// #8
  42b510:	mov	x1, #0x1                   	// #1
  42b514:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  42b518:	add	x0, x0, #0xc68
  42b51c:	bl	401c60 <fwrite@plt>
  42b520:	b	42b5c8 <ferror@plt+0x29848>
  42b524:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b528:	add	x0, x0, #0x708
  42b52c:	ldr	x0, [x0]
  42b530:	mov	x3, x0
  42b534:	mov	x2, #0x7                   	// #7
  42b538:	mov	x1, #0x1                   	// #1
  42b53c:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  42b540:	add	x0, x0, #0xca0
  42b544:	bl	401c60 <fwrite@plt>
  42b548:	b	42b5c8 <ferror@plt+0x29848>
  42b54c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b550:	add	x0, x0, #0x708
  42b554:	ldr	x0, [x0]
  42b558:	mov	x3, x0
  42b55c:	mov	x2, #0x8                   	// #8
  42b560:	mov	x1, #0x1                   	// #1
  42b564:	adrp	x0, 48e000 <warn@@Base+0x1f02c>
  42b568:	add	x0, x0, #0xcb0
  42b56c:	bl	401c60 <fwrite@plt>
  42b570:	b	42b5c8 <ferror@plt+0x29848>
  42b574:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b578:	add	x0, x0, #0x708
  42b57c:	ldr	x0, [x0]
  42b580:	mov	x3, x0
  42b584:	mov	x2, #0xa                   	// #10
  42b588:	mov	x1, #0x1                   	// #1
  42b58c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42b590:	add	x0, x0, #0x0
  42b594:	bl	401c60 <fwrite@plt>
  42b598:	b	42b5c8 <ferror@plt+0x29848>
  42b59c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  42b5a0:	add	x0, x0, #0x1c0
  42b5a4:	bl	401d40 <gettext@plt>
  42b5a8:	mov	x2, x0
  42b5ac:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b5b0:	add	x0, x0, #0x708
  42b5b4:	ldr	x0, [x0]
  42b5b8:	mov	x1, x0
  42b5bc:	mov	x0, x2
  42b5c0:	bl	401950 <fputs@plt>
  42b5c4:	nop
  42b5c8:	ldr	x0, [sp, #24]
  42b5cc:	cmp	x0, #0x0
  42b5d0:	b.ne	42b41c <ferror@plt+0x2969c>  // b.any
  42b5d4:	adrp	x0, 474000 <warn@@Base+0x502c>
  42b5d8:	add	x0, x0, #0x9a0
  42b5dc:	bl	401bb0 <puts@plt>
  42b5e0:	nop
  42b5e4:	ldp	x29, x30, [sp], #48
  42b5e8:	ret
  42b5ec:	stp	x29, x30, [sp, #-256]!
  42b5f0:	mov	x29, sp
  42b5f4:	str	x19, [sp, #16]
  42b5f8:	str	x0, [sp, #40]
  42b5fc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b600:	add	x0, x0, #0x730
  42b604:	ldr	x0, [x0]
  42b608:	cmp	x0, #0x0
  42b60c:	b.ne	42b63c <ferror@plt+0x298bc>  // b.any
  42b610:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b614:	add	x0, x0, #0x91c
  42b618:	ldr	w0, [x0]
  42b61c:	cmp	w0, #0x0
  42b620:	b.eq	42b634 <ferror@plt+0x298b4>  // b.none
  42b624:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42b628:	add	x0, x0, #0x10
  42b62c:	bl	401d40 <gettext@plt>
  42b630:	bl	401cf0 <printf@plt>
  42b634:	mov	w0, #0x1                   	// #1
  42b638:	b	42cf44 <ferror@plt+0x2b1c4>
  42b63c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b640:	add	x0, x0, #0x968
  42b644:	ldr	w0, [x0]
  42b648:	cmp	w0, #0x0
  42b64c:	b.eq	42b668 <ferror@plt+0x298e8>  // b.none
  42b650:	ldr	x0, [sp, #40]
  42b654:	bl	42afb4 <ferror@plt+0x29234>
  42b658:	cmp	w0, #0x0
  42b65c:	b.ne	42b680 <ferror@plt+0x29900>  // b.any
  42b660:	mov	w0, #0x0                   	// #0
  42b664:	b	42cf44 <ferror@plt+0x2b1c4>
  42b668:	ldr	x0, [sp, #40]
  42b66c:	bl	42b1dc <ferror@plt+0x2945c>
  42b670:	cmp	w0, #0x0
  42b674:	b.ne	42b680 <ferror@plt+0x29900>  // b.any
  42b678:	mov	w0, #0x0                   	// #0
  42b67c:	b	42cf44 <ferror@plt+0x2b1c4>
  42b680:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b684:	add	x0, x0, #0x758
  42b688:	ldr	x0, [x0]
  42b68c:	cmp	x0, #0x0
  42b690:	b.ne	42b884 <ferror@plt+0x29b04>  // b.any
  42b694:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b698:	add	x0, x0, #0x908
  42b69c:	ldr	x0, [x0]
  42b6a0:	str	x0, [sp, #248]
  42b6a4:	b	42b858 <ferror@plt+0x29ad8>
  42b6a8:	ldr	x0, [sp, #248]
  42b6ac:	ldr	x0, [x0]
  42b6b0:	cmp	x0, #0x6
  42b6b4:	b.ne	42b848 <ferror@plt+0x29ac8>  // b.any
  42b6b8:	ldr	x0, [sp, #248]
  42b6bc:	ldr	x1, [x0, #8]
  42b6c0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b6c4:	add	x0, x0, #0x778
  42b6c8:	str	x1, [x0, #48]
  42b6cc:	ldr	x0, [sp, #248]
  42b6d0:	ldr	x0, [x0, #8]
  42b6d4:	mov	x2, #0x0                   	// #0
  42b6d8:	mov	x1, x0
  42b6dc:	ldr	x0, [sp, #40]
  42b6e0:	bl	41e63c <ferror@plt+0x1c8bc>
  42b6e4:	str	x0, [sp, #80]
  42b6e8:	ldr	x0, [sp, #80]
  42b6ec:	mov	x1, x0
  42b6f0:	ldr	x0, [sp, #40]
  42b6f4:	ldr	x0, [x0, #16]
  42b6f8:	cmp	x1, x0
  42b6fc:	b.ls	42b728 <ferror@plt+0x299a8>  // b.plast
  42b700:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42b704:	add	x0, x0, #0x40
  42b708:	bl	401d40 <gettext@plt>
  42b70c:	mov	x2, x0
  42b710:	ldr	x0, [sp, #80]
  42b714:	mov	x1, x0
  42b718:	mov	x0, x2
  42b71c:	bl	46eed4 <error@@Base>
  42b720:	mov	w0, #0x0                   	// #0
  42b724:	b	42cf44 <ferror@plt+0x2b1c4>
  42b728:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b72c:	add	x0, x0, #0x718
  42b730:	ldr	x0, [x0]
  42b734:	cmp	x0, #0x0
  42b738:	b.eq	42b758 <ferror@plt+0x299d8>  // b.none
  42b73c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b740:	add	x0, x0, #0x720
  42b744:	ldr	x0, [x0]
  42b748:	ldr	x1, [sp, #80]
  42b74c:	sub	x0, x0, x1
  42b750:	str	x0, [sp, #88]
  42b754:	b	42b76c <ferror@plt+0x299ec>
  42b758:	ldr	x0, [sp, #40]
  42b75c:	ldr	x0, [x0, #16]
  42b760:	ldr	x1, [sp, #80]
  42b764:	sub	x0, x0, x1
  42b768:	str	x0, [sp, #88]
  42b76c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b770:	add	x0, x0, #0x968
  42b774:	ldr	w0, [x0]
  42b778:	cmp	w0, #0x0
  42b77c:	b.eq	42b78c <ferror@plt+0x29a0c>  // b.none
  42b780:	mov	x0, #0x10                  	// #16
  42b784:	str	x0, [sp, #112]
  42b788:	b	42b794 <ferror@plt+0x29a14>
  42b78c:	mov	x0, #0x18                  	// #24
  42b790:	str	x0, [sp, #112]
  42b794:	ldr	x0, [sp, #40]
  42b798:	ldr	x0, [x0, #136]
  42b79c:	str	w0, [sp, #56]
  42b7a0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b7a4:	add	x0, x0, #0x758
  42b7a8:	ldr	x0, [x0]
  42b7ac:	cmp	x0, #0x0
  42b7b0:	b.eq	42b7d4 <ferror@plt+0x29a54>  // b.none
  42b7b4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42b7b8:	add	x0, x0, #0x60
  42b7bc:	bl	401d40 <gettext@plt>
  42b7c0:	bl	46eed4 <error@@Base>
  42b7c4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b7c8:	add	x0, x0, #0x758
  42b7cc:	ldr	x0, [x0]
  42b7d0:	bl	401c10 <free@plt>
  42b7d4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b7d8:	add	x0, x0, #0x968
  42b7dc:	ldr	w0, [x0]
  42b7e0:	cmp	w0, #0x0
  42b7e4:	b.eq	42b800 <ferror@plt+0x29a80>  // b.none
  42b7e8:	add	x1, sp, #0x38
  42b7ec:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b7f0:	add	x2, x0, #0x750
  42b7f4:	ldr	x0, [sp, #40]
  42b7f8:	bl	41f104 <ferror@plt+0x1d384>
  42b7fc:	b	42b814 <ferror@plt+0x29a94>
  42b800:	add	x1, sp, #0x38
  42b804:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b808:	add	x2, x0, #0x750
  42b80c:	ldr	x0, [sp, #40]
  42b810:	bl	41f69c <ferror@plt+0x1d91c>
  42b814:	adrp	x1, 4c8000 <warn@@Base+0x5902c>
  42b818:	add	x1, x1, #0x758
  42b81c:	str	x0, [x1]
  42b820:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b824:	add	x0, x0, #0x750
  42b828:	ldr	x0, [x0]
  42b82c:	cmp	x0, #0x0
  42b830:	b.ne	42b84c <ferror@plt+0x29acc>  // b.any
  42b834:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42b838:	add	x0, x0, #0x90
  42b83c:	bl	401d40 <gettext@plt>
  42b840:	bl	46eed4 <error@@Base>
  42b844:	b	42b84c <ferror@plt+0x29acc>
  42b848:	nop
  42b84c:	ldr	x0, [sp, #248]
  42b850:	add	x0, x0, #0x10
  42b854:	str	x0, [sp, #248]
  42b858:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b85c:	add	x0, x0, #0x908
  42b860:	ldr	x1, [x0]
  42b864:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b868:	add	x0, x0, #0x738
  42b86c:	ldr	x0, [x0]
  42b870:	lsl	x0, x0, #4
  42b874:	add	x0, x1, x0
  42b878:	ldr	x1, [sp, #248]
  42b87c:	cmp	x1, x0
  42b880:	b.cc	42b6a8 <ferror@plt+0x29928>  // b.lo, b.ul, b.last
  42b884:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b888:	add	x0, x0, #0x740
  42b88c:	ldr	x0, [x0]
  42b890:	cmp	x0, #0x0
  42b894:	b.ne	42ba2c <ferror@plt+0x29cac>  // b.any
  42b898:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b89c:	add	x0, x0, #0x908
  42b8a0:	ldr	x0, [x0]
  42b8a4:	str	x0, [sp, #248]
  42b8a8:	b	42ba00 <ferror@plt+0x29c80>
  42b8ac:	ldr	x0, [sp, #248]
  42b8b0:	ldr	x0, [x0]
  42b8b4:	cmp	x0, #0x5
  42b8b8:	b.ne	42b9f0 <ferror@plt+0x29c70>  // b.any
  42b8bc:	ldr	x0, [sp, #248]
  42b8c0:	ldr	x1, [x0, #8]
  42b8c4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42b8c8:	add	x0, x0, #0x778
  42b8cc:	str	x1, [x0, #40]
  42b8d0:	ldr	x0, [sp, #248]
  42b8d4:	ldr	x0, [x0, #8]
  42b8d8:	mov	x2, #0x0                   	// #0
  42b8dc:	mov	x1, x0
  42b8e0:	ldr	x0, [sp, #40]
  42b8e4:	bl	41e63c <ferror@plt+0x1c8bc>
  42b8e8:	str	x0, [sp, #176]
  42b8ec:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b8f0:	add	x0, x0, #0x718
  42b8f4:	ldr	x0, [x0]
  42b8f8:	cmp	x0, #0x0
  42b8fc:	b.eq	42b91c <ferror@plt+0x29b9c>  // b.none
  42b900:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b904:	add	x0, x0, #0x720
  42b908:	ldr	x1, [x0]
  42b90c:	ldr	x0, [sp, #176]
  42b910:	sub	x0, x1, x0
  42b914:	str	x0, [sp, #240]
  42b918:	b	42b930 <ferror@plt+0x29bb0>
  42b91c:	ldr	x0, [sp, #40]
  42b920:	ldr	x1, [x0, #16]
  42b924:	ldr	x0, [sp, #176]
  42b928:	sub	x0, x1, x0
  42b92c:	str	x0, [sp, #240]
  42b930:	ldr	x0, [sp, #240]
  42b934:	cmp	x0, #0x0
  42b938:	b.gt	42b950 <ferror@plt+0x29bd0>
  42b93c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42b940:	add	x0, x0, #0xc8
  42b944:	bl	401d40 <gettext@plt>
  42b948:	bl	46eed4 <error@@Base>
  42b94c:	b	42b9f4 <ferror@plt+0x29c74>
  42b950:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b954:	add	x0, x0, #0x740
  42b958:	ldr	x0, [x0]
  42b95c:	cmp	x0, #0x0
  42b960:	b.eq	42b984 <ferror@plt+0x29c04>  // b.none
  42b964:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42b968:	add	x0, x0, #0x108
  42b96c:	bl	401d40 <gettext@plt>
  42b970:	bl	46eed4 <error@@Base>
  42b974:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b978:	add	x0, x0, #0x740
  42b97c:	ldr	x0, [x0]
  42b980:	bl	401c10 <free@plt>
  42b984:	ldr	x19, [sp, #240]
  42b988:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42b98c:	add	x0, x0, #0x130
  42b990:	bl	401d40 <gettext@plt>
  42b994:	mov	x5, x0
  42b998:	mov	x4, x19
  42b99c:	mov	x3, #0x1                   	// #1
  42b9a0:	ldr	x2, [sp, #176]
  42b9a4:	ldr	x1, [sp, #40]
  42b9a8:	mov	x0, #0x0                   	// #0
  42b9ac:	bl	40e704 <ferror@plt+0xc984>
  42b9b0:	mov	x1, x0
  42b9b4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b9b8:	add	x0, x0, #0x740
  42b9bc:	str	x1, [x0]
  42b9c0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42b9c4:	add	x0, x0, #0x740
  42b9c8:	ldr	x0, [x0]
  42b9cc:	cmp	x0, #0x0
  42b9d0:	b.eq	42b9dc <ferror@plt+0x29c5c>  // b.none
  42b9d4:	ldr	x0, [sp, #240]
  42b9d8:	b	42b9e0 <ferror@plt+0x29c60>
  42b9dc:	mov	x0, #0x0                   	// #0
  42b9e0:	adrp	x1, 4c8000 <warn@@Base+0x5902c>
  42b9e4:	add	x1, x1, #0x748
  42b9e8:	str	x0, [x1]
  42b9ec:	b	42b9f4 <ferror@plt+0x29c74>
  42b9f0:	nop
  42b9f4:	ldr	x0, [sp, #248]
  42b9f8:	add	x0, x0, #0x10
  42b9fc:	str	x0, [sp, #248]
  42ba00:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42ba04:	add	x0, x0, #0x908
  42ba08:	ldr	x1, [x0]
  42ba0c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42ba10:	add	x0, x0, #0x738
  42ba14:	ldr	x0, [x0]
  42ba18:	lsl	x0, x0, #4
  42ba1c:	add	x0, x1, x0
  42ba20:	ldr	x1, [sp, #248]
  42ba24:	cmp	x1, x0
  42ba28:	b.cc	42b8ac <ferror@plt+0x29b2c>  // b.lo, b.ul, b.last
  42ba2c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42ba30:	add	x0, x0, #0x760
  42ba34:	ldr	x0, [x0]
  42ba38:	cmp	x0, #0x0
  42ba3c:	b.ne	42bd00 <ferror@plt+0x29f80>  // b.any
  42ba40:	str	xzr, [sp, #232]
  42ba44:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42ba48:	add	x0, x0, #0x908
  42ba4c:	ldr	x0, [x0]
  42ba50:	str	x0, [sp, #248]
  42ba54:	b	42bb1c <ferror@plt+0x29d9c>
  42ba58:	ldr	x0, [sp, #248]
  42ba5c:	ldr	x1, [x0]
  42ba60:	mov	x0, #0xfdff                	// #65023
  42ba64:	movk	x0, #0x6fff, lsl #16
  42ba68:	cmp	x1, x0
  42ba6c:	b.ne	42baa8 <ferror@plt+0x29d28>  // b.any
  42ba70:	ldr	x0, [sp, #248]
  42ba74:	ldr	x0, [x0, #8]
  42ba78:	cmp	x0, #0x4
  42ba7c:	b.eq	42bb10 <ferror@plt+0x29d90>  // b.none
  42ba80:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ba84:	add	x0, x0, #0x148
  42ba88:	bl	401d40 <gettext@plt>
  42ba8c:	mov	x2, x0
  42ba90:	ldr	x0, [sp, #248]
  42ba94:	ldr	x0, [x0, #8]
  42ba98:	mov	w1, w0
  42ba9c:	mov	x0, x2
  42baa0:	bl	46eed4 <error@@Base>
  42baa4:	b	42bb10 <ferror@plt+0x29d90>
  42baa8:	ldr	x0, [sp, #248]
  42baac:	ldr	x1, [x0]
  42bab0:	mov	x0, #0xfdfe                	// #65022
  42bab4:	movk	x0, #0x6fff, lsl #16
  42bab8:	cmp	x1, x0
  42babc:	b.ne	42bad0 <ferror@plt+0x29d50>  // b.any
  42bac0:	ldr	x0, [sp, #248]
  42bac4:	ldr	x0, [x0, #8]
  42bac8:	str	x0, [sp, #232]
  42bacc:	b	42bb10 <ferror@plt+0x29d90>
  42bad0:	ldr	x0, [sp, #248]
  42bad4:	ldr	x1, [x0]
  42bad8:	mov	x0, #0xfeff                	// #65279
  42badc:	movk	x0, #0x6fff, lsl #16
  42bae0:	cmp	x1, x0
  42bae4:	b.ne	42bb10 <ferror@plt+0x29d90>  // b.any
  42bae8:	ldr	x0, [sp, #248]
  42baec:	ldr	x0, [x0, #8]
  42baf0:	ldr	x2, [sp, #232]
  42baf4:	mov	x1, x0
  42baf8:	ldr	x0, [sp, #40]
  42bafc:	bl	41e63c <ferror@plt+0x1c8bc>
  42bb00:	mov	x1, x0
  42bb04:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bb08:	add	x0, x0, #0x768
  42bb0c:	str	x1, [x0]
  42bb10:	ldr	x0, [sp, #248]
  42bb14:	add	x0, x0, #0x10
  42bb18:	str	x0, [sp, #248]
  42bb1c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42bb20:	add	x0, x0, #0x908
  42bb24:	ldr	x1, [x0]
  42bb28:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bb2c:	add	x0, x0, #0x738
  42bb30:	ldr	x0, [x0]
  42bb34:	lsl	x0, x0, #4
  42bb38:	add	x0, x1, x0
  42bb3c:	ldr	x1, [sp, #248]
  42bb40:	cmp	x1, x0
  42bb44:	b.cc	42ba58 <ferror@plt+0x29cd8>  // b.lo, b.ul, b.last
  42bb48:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bb4c:	add	x0, x0, #0x768
  42bb50:	ldr	x0, [x0]
  42bb54:	cmp	x0, #0x0
  42bb58:	b.eq	42bd00 <ferror@plt+0x29f80>  // b.none
  42bb5c:	ldr	x0, [sp, #232]
  42bb60:	cmp	x0, #0x0
  42bb64:	b.eq	42bd00 <ferror@plt+0x29f80>  // b.none
  42bb68:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bb6c:	add	x0, x0, #0x768
  42bb70:	ldr	x19, [x0]
  42bb74:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42bb78:	add	x0, x0, #0x170
  42bb7c:	bl	401d40 <gettext@plt>
  42bb80:	mov	x5, x0
  42bb84:	ldr	x4, [sp, #232]
  42bb88:	mov	x3, #0x1                   	// #1
  42bb8c:	mov	x2, x19
  42bb90:	ldr	x1, [sp, #40]
  42bb94:	mov	x0, #0x0                   	// #0
  42bb98:	bl	40e704 <ferror@plt+0xc984>
  42bb9c:	str	x0, [sp, #168]
  42bba0:	ldr	x0, [sp, #168]
  42bba4:	cmp	x0, #0x0
  42bba8:	b.ne	42bbb4 <ferror@plt+0x29e34>  // b.any
  42bbac:	mov	w0, #0x0                   	// #0
  42bbb0:	b	42cf44 <ferror@plt+0x2b1c4>
  42bbb4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bbb8:	add	x0, x0, #0x760
  42bbbc:	ldr	x0, [x0]
  42bbc0:	cmp	x0, #0x0
  42bbc4:	b.eq	42bbe8 <ferror@plt+0x29e68>  // b.none
  42bbc8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42bbcc:	add	x0, x0, #0x188
  42bbd0:	bl	401d40 <gettext@plt>
  42bbd4:	bl	46eed4 <error@@Base>
  42bbd8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bbdc:	add	x0, x0, #0x760
  42bbe0:	ldr	x0, [x0]
  42bbe4:	bl	401c10 <free@plt>
  42bbe8:	ldr	x0, [sp, #232]
  42bbec:	bl	401a70 <malloc@plt>
  42bbf0:	mov	x1, x0
  42bbf4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bbf8:	add	x0, x0, #0x760
  42bbfc:	str	x1, [x0]
  42bc00:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bc04:	add	x0, x0, #0x760
  42bc08:	ldr	x0, [x0]
  42bc0c:	cmp	x0, #0x0
  42bc10:	b.ne	42bc30 <ferror@plt+0x29eb0>  // b.any
  42bc14:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42bc18:	add	x0, x0, #0x1c0
  42bc1c:	bl	401d40 <gettext@plt>
  42bc20:	ldr	x1, [sp, #232]
  42bc24:	bl	46eed4 <error@@Base>
  42bc28:	mov	w0, #0x0                   	// #0
  42bc2c:	b	42cf44 <ferror@plt+0x2b1c4>
  42bc30:	ldr	x0, [sp, #232]
  42bc34:	lsr	x0, x0, #2
  42bc38:	mov	w1, w0
  42bc3c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bc40:	add	x0, x0, #0x770
  42bc44:	str	w1, [x0]
  42bc48:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bc4c:	add	x0, x0, #0x760
  42bc50:	ldr	x0, [x0]
  42bc54:	str	x0, [sp, #216]
  42bc58:	ldr	x0, [sp, #168]
  42bc5c:	str	x0, [sp, #224]
  42bc60:	b	42bcc8 <ferror@plt+0x29f48>
  42bc64:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42bc68:	add	x0, x0, #0x580
  42bc6c:	ldr	x2, [x0]
  42bc70:	ldr	x0, [sp, #224]
  42bc74:	mov	w1, #0x2                   	// #2
  42bc78:	blr	x2
  42bc7c:	and	w1, w0, #0xffff
  42bc80:	ldr	x0, [sp, #216]
  42bc84:	strh	w1, [x0]
  42bc88:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42bc8c:	add	x0, x0, #0x580
  42bc90:	ldr	x2, [x0]
  42bc94:	ldr	x0, [sp, #224]
  42bc98:	add	x0, x0, #0x2
  42bc9c:	mov	w1, #0x2                   	// #2
  42bca0:	blr	x2
  42bca4:	and	w1, w0, #0xffff
  42bca8:	ldr	x0, [sp, #216]
  42bcac:	strh	w1, [x0, #2]
  42bcb0:	ldr	x0, [sp, #216]
  42bcb4:	add	x0, x0, #0x4
  42bcb8:	str	x0, [sp, #216]
  42bcbc:	ldr	x0, [sp, #224]
  42bcc0:	add	x0, x0, #0x4
  42bcc4:	str	x0, [sp, #224]
  42bcc8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bccc:	add	x0, x0, #0x760
  42bcd0:	ldr	x1, [x0]
  42bcd4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bcd8:	add	x0, x0, #0x770
  42bcdc:	ldr	w0, [x0]
  42bce0:	mov	w0, w0
  42bce4:	lsl	x0, x0, #2
  42bce8:	add	x0, x1, x0
  42bcec:	ldr	x1, [sp, #216]
  42bcf0:	cmp	x1, x0
  42bcf4:	b.cc	42bc64 <ferror@plt+0x29ee4>  // b.lo, b.ul, b.last
  42bcf8:	ldr	x0, [sp, #168]
  42bcfc:	bl	401c10 <free@plt>
  42bd00:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42bd04:	add	x0, x0, #0x91c
  42bd08:	ldr	w0, [x0]
  42bd0c:	cmp	w0, #0x0
  42bd10:	b.eq	42bd74 <ferror@plt+0x29ff4>  // b.none
  42bd14:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bd18:	add	x0, x0, #0x728
  42bd1c:	ldr	x0, [x0]
  42bd20:	cmp	x0, #0x0
  42bd24:	b.eq	42bd74 <ferror@plt+0x29ff4>  // b.none
  42bd28:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bd2c:	add	x0, x0, #0x738
  42bd30:	ldr	x0, [x0]
  42bd34:	mov	x2, x0
  42bd38:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42bd3c:	add	x1, x0, #0x200
  42bd40:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42bd44:	add	x0, x0, #0x238
  42bd48:	bl	401920 <ngettext@plt>
  42bd4c:	mov	x3, x0
  42bd50:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bd54:	add	x0, x0, #0x728
  42bd58:	ldr	x1, [x0]
  42bd5c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42bd60:	add	x0, x0, #0x738
  42bd64:	ldr	x0, [x0]
  42bd68:	mov	x2, x0
  42bd6c:	mov	x0, x3
  42bd70:	bl	401cf0 <printf@plt>
  42bd74:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42bd78:	add	x0, x0, #0x91c
  42bd7c:	ldr	w0, [x0]
  42bd80:	cmp	w0, #0x0
  42bd84:	b.eq	42bd98 <ferror@plt+0x2a018>  // b.none
  42bd88:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42bd8c:	add	x0, x0, #0x270
  42bd90:	bl	401d40 <gettext@plt>
  42bd94:	bl	401cf0 <printf@plt>
  42bd98:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42bd9c:	add	x0, x0, #0x908
  42bda0:	ldr	x0, [x0]
  42bda4:	str	x0, [sp, #248]
  42bda8:	b	42cf14 <ferror@plt+0x2b194>
  42bdac:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42bdb0:	add	x0, x0, #0x91c
  42bdb4:	ldr	w0, [x0]
  42bdb8:	cmp	w0, #0x0
  42bdbc:	b.eq	42be38 <ferror@plt+0x2a0b8>  // b.none
  42bdc0:	mov	w0, #0x20                  	// #32
  42bdc4:	bl	401d20 <putchar@plt>
  42bdc8:	ldr	x0, [sp, #248]
  42bdcc:	ldr	x0, [x0]
  42bdd0:	mov	w1, #0x5                   	// #5
  42bdd4:	bl	40ea20 <ferror@plt+0xcca0>
  42bdd8:	ldr	x0, [sp, #248]
  42bddc:	ldr	x0, [x0]
  42bde0:	mov	x1, x0
  42bde4:	ldr	x0, [sp, #40]
  42bde8:	bl	412488 <ferror@plt+0x10708>
  42bdec:	str	x0, [sp, #160]
  42bdf0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42bdf4:	add	x0, x0, #0x968
  42bdf8:	ldr	w0, [x0]
  42bdfc:	cmp	w0, #0x0
  42be00:	b.eq	42be0c <ferror@plt+0x2a08c>  // b.none
  42be04:	mov	w19, #0x1b                  	// #27
  42be08:	b	42be10 <ferror@plt+0x2a090>
  42be0c:	mov	w19, #0x13                  	// #19
  42be10:	ldr	x0, [sp, #160]
  42be14:	bl	401940 <strlen@plt>
  42be18:	sub	w1, w19, w0
  42be1c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42be20:	add	x3, x0, #0xf58
  42be24:	mov	w2, w1
  42be28:	ldr	x1, [sp, #160]
  42be2c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42be30:	add	x0, x0, #0x2a8
  42be34:	bl	401cf0 <printf@plt>
  42be38:	ldr	x0, [sp, #248]
  42be3c:	ldr	x0, [x0]
  42be40:	mov	x1, #0x7fffffff            	// #2147483647
  42be44:	cmp	x0, x1
  42be48:	b.eq	42c118 <ferror@plt+0x2a398>  // b.none
  42be4c:	mov	x1, #0x7fffffff            	// #2147483647
  42be50:	cmp	x0, x1
  42be54:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42be58:	mov	x1, #0x7ffffffe            	// #2147483646
  42be5c:	cmp	x0, x1
  42be60:	b.eq	42cbe8 <ferror@plt+0x2ae68>  // b.none
  42be64:	mov	x1, #0x7ffffffe            	// #2147483646
  42be68:	cmp	x0, x1
  42be6c:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42be70:	mov	x1, #0xfffd                	// #65533
  42be74:	movk	x1, #0x7fff, lsl #16
  42be78:	cmp	x0, x1
  42be7c:	b.eq	42c118 <ferror@plt+0x2a398>  // b.none
  42be80:	mov	x1, #0x7ffffffe            	// #2147483646
  42be84:	cmp	x0, x1
  42be88:	b.cs	42cda0 <ferror@plt+0x2b020>  // b.hs, b.nlast
  42be8c:	mov	w1, #0x6fffffff            	// #1879048191
  42be90:	cmp	x0, x1
  42be94:	b.eq	42cbb8 <ferror@plt+0x2ae38>  // b.none
  42be98:	mov	w1, #0x6fffffff            	// #1879048191
  42be9c:	cmp	x0, x1
  42bea0:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42bea4:	mov	x1, #0xfffd                	// #65533
  42bea8:	movk	x1, #0x6fff, lsl #16
  42beac:	cmp	x0, x1
  42beb0:	b.eq	42cbb8 <ferror@plt+0x2ae38>  // b.none
  42beb4:	mov	x1, #0xfffd                	// #65533
  42beb8:	movk	x1, #0x6fff, lsl #16
  42bebc:	cmp	x0, x1
  42bec0:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42bec4:	mov	x1, #0xfffb                	// #65531
  42bec8:	movk	x1, #0x6fff, lsl #16
  42becc:	cmp	x0, x1
  42bed0:	b.eq	42c434 <ferror@plt+0x2a6b4>  // b.none
  42bed4:	mov	x1, #0xfffb                	// #65531
  42bed8:	movk	x1, #0x6fff, lsl #16
  42bedc:	cmp	x0, x1
  42bee0:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42bee4:	mov	x1, #0xfffa                	// #65530
  42bee8:	movk	x1, #0x6fff, lsl #16
  42beec:	cmp	x0, x1
  42bef0:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42bef4:	mov	x1, #0xfff9                	// #65529
  42bef8:	movk	x1, #0x6fff, lsl #16
  42befc:	cmp	x0, x1
  42bf00:	b.cs	42cbb8 <ferror@plt+0x2ae38>  // b.hs, b.nlast
  42bf04:	mov	x1, #0xfeff                	// #65279
  42bf08:	movk	x1, #0x6fff, lsl #16
  42bf0c:	cmp	x0, x1
  42bf10:	b.eq	42cbe8 <ferror@plt+0x2ae68>  // b.none
  42bf14:	mov	x1, #0xfeff                	// #65279
  42bf18:	movk	x1, #0x6fff, lsl #16
  42bf1c:	cmp	x0, x1
  42bf20:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42bf24:	mov	x1, #0xfefc                	// #65276
  42bf28:	movk	x1, #0x6fff, lsl #16
  42bf2c:	cmp	x0, x1
  42bf30:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42bf34:	mov	x1, #0xfefa                	// #65274
  42bf38:	movk	x1, #0x6fff, lsl #16
  42bf3c:	cmp	x0, x1
  42bf40:	b.cs	42c118 <ferror@plt+0x2a398>  // b.hs, b.nlast
  42bf44:	mov	x1, #0xfef5                	// #65269
  42bf48:	movk	x1, #0x6fff, lsl #16
  42bf4c:	cmp	x0, x1
  42bf50:	b.eq	42cd5c <ferror@plt+0x2afdc>  // b.none
  42bf54:	mov	x1, #0xfef5                	// #65269
  42bf58:	movk	x1, #0x6fff, lsl #16
  42bf5c:	cmp	x0, x1
  42bf60:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42bf64:	mov	x1, #0xfdff                	// #65023
  42bf68:	movk	x1, #0x6fff, lsl #16
  42bf6c:	cmp	x0, x1
  42bf70:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42bf74:	mov	x1, #0xfdfe                	// #65022
  42bf78:	movk	x1, #0x6fff, lsl #16
  42bf7c:	cmp	x0, x1
  42bf80:	b.cs	42cbe8 <ferror@plt+0x2ae68>  // b.hs, b.nlast
  42bf84:	mov	x1, #0xfdfd                	// #65021
  42bf88:	movk	x1, #0x6fff, lsl #16
  42bf8c:	cmp	x0, x1
  42bf90:	b.eq	42c364 <ferror@plt+0x2a5e4>  // b.none
  42bf94:	mov	x1, #0xfdfd                	// #65021
  42bf98:	movk	x1, #0x6fff, lsl #16
  42bf9c:	cmp	x0, x1
  42bfa0:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42bfa4:	mov	x1, #0xfdfc                	// #65020
  42bfa8:	movk	x1, #0x6fff, lsl #16
  42bfac:	cmp	x0, x1
  42bfb0:	b.eq	42c294 <ferror@plt+0x2a514>  // b.none
  42bfb4:	mov	x1, #0xfdfc                	// #65020
  42bfb8:	movk	x1, #0x6fff, lsl #16
  42bfbc:	cmp	x0, x1
  42bfc0:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42bfc4:	mov	x1, #0xfdfb                	// #65019
  42bfc8:	movk	x1, #0x6fff, lsl #16
  42bfcc:	cmp	x0, x1
  42bfd0:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42bfd4:	mov	x1, #0xfdf9                	// #65017
  42bfd8:	movk	x1, #0x6fff, lsl #16
  42bfdc:	cmp	x0, x1
  42bfe0:	b.cs	42cb80 <ferror@plt+0x2ae00>  // b.hs, b.nlast
  42bfe4:	mov	x1, #0xfdf7                	// #65015
  42bfe8:	movk	x1, #0x6fff, lsl #16
  42bfec:	cmp	x0, x1
  42bff0:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42bff4:	mov	x1, #0xfdf6                	// #65014
  42bff8:	movk	x1, #0x6fff, lsl #16
  42bffc:	cmp	x0, x1
  42c000:	b.cs	42cb80 <ferror@plt+0x2ae00>  // b.hs, b.nlast
  42c004:	mov	x1, #0xfdf5                	// #65013
  42c008:	movk	x1, #0x6fff, lsl #16
  42c00c:	cmp	x0, x1
  42c010:	b.eq	42ccc0 <ferror@plt+0x2af40>  // b.none
  42c014:	mov	x1, #0xfdf5                	// #65013
  42c018:	movk	x1, #0x6fff, lsl #16
  42c01c:	cmp	x0, x1
  42c020:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42c024:	cmp	x0, #0x1e
  42c028:	b.eq	42c0f4 <ferror@plt+0x2a374>  // b.none
  42c02c:	cmp	x0, #0x1e
  42c030:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42c034:	cmp	x0, #0x1d
  42c038:	b.eq	42c9d8 <ferror@plt+0x2ac58>  // b.none
  42c03c:	cmp	x0, #0x1d
  42c040:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42c044:	cmp	x0, #0x1c
  42c048:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42c04c:	cmp	x0, #0x1b
  42c050:	b.cs	42cb80 <ferror@plt+0x2ae00>  // b.hs, b.nlast
  42c054:	cmp	x0, #0x1a
  42c058:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42c05c:	cmp	x0, #0x19
  42c060:	b.cs	42cbe8 <ferror@plt+0x2ae68>  // b.hs, b.nlast
  42c064:	cmp	x0, #0x18
  42c068:	b.eq	42cca0 <ferror@plt+0x2af20>  // b.none
  42c06c:	cmp	x0, #0x18
  42c070:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42c074:	cmp	x0, #0x14
  42c078:	b.hi	42c0e4 <ferror@plt+0x2a364>  // b.pmore
  42c07c:	mov	w1, w0
  42c080:	mov	x0, #0x1                   	// #1
  42c084:	lsl	x0, x0, x1
  42c088:	mov	x1, #0xf0fb                	// #61691
  42c08c:	movk	x1, #0x3, lsl #16
  42c090:	and	x1, x0, x1
  42c094:	cmp	x1, #0x0
  42c098:	cset	w1, ne  // ne = any
  42c09c:	and	w1, w1, #0xff
  42c0a0:	cmp	w1, #0x0
  42c0a4:	b.ne	42c9d8 <ferror@plt+0x2ac58>  // b.any
  42c0a8:	mov	x1, #0xf04                 	// #3844
  42c0ac:	movk	x1, #0xc, lsl #16
  42c0b0:	and	x1, x0, x1
  42c0b4:	cmp	x1, #0x0
  42c0b8:	cset	w1, ne  // ne = any
  42c0bc:	and	w1, w1, #0xff
  42c0c0:	cmp	w1, #0x0
  42c0c4:	b.ne	42cb64 <ferror@plt+0x2ade4>  // b.any
  42c0c8:	and	x0, x0, #0x100000
  42c0cc:	cmp	x0, #0x0
  42c0d0:	cset	w0, ne  // ne = any
  42c0d4:	and	w0, w0, #0xff
  42c0d8:	cmp	w0, #0x0
  42c0dc:	b.ne	42c98c <ferror@plt+0x2ac0c>  // b.any
  42c0e0:	b	42cda0 <ferror@plt+0x2b020>
  42c0e4:	sub	x0, x0, #0x15
  42c0e8:	cmp	x0, #0x2
  42c0ec:	b.hi	42cda0 <ferror@plt+0x2b020>  // b.pmore
  42c0f0:	b	42c9d8 <ferror@plt+0x2ac58>
  42c0f4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42c0f8:	add	x0, x0, #0x91c
  42c0fc:	ldr	w0, [x0]
  42c100:	cmp	w0, #0x0
  42c104:	b.eq	42cea4 <ferror@plt+0x2b124>  // b.none
  42c108:	ldr	x0, [sp, #248]
  42c10c:	ldr	x0, [x0, #8]
  42c110:	bl	42b404 <ferror@plt+0x29684>
  42c114:	b	42cea4 <ferror@plt+0x2b124>
  42c118:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42c11c:	add	x0, x0, #0x91c
  42c120:	ldr	w0, [x0]
  42c124:	cmp	w0, #0x0
  42c128:	b.eq	42ceac <ferror@plt+0x2b12c>  // b.none
  42c12c:	ldr	x0, [sp, #248]
  42c130:	ldr	x0, [x0]
  42c134:	mov	x1, #0x7fffffff            	// #2147483647
  42c138:	cmp	x0, x1
  42c13c:	b.eq	42c1c0 <ferror@plt+0x2a440>  // b.none
  42c140:	mov	x1, #0x7fffffff            	// #2147483647
  42c144:	cmp	x0, x1
  42c148:	b.hi	42c210 <ferror@plt+0x2a490>  // b.pmore
  42c14c:	mov	x1, #0xfffd                	// #65533
  42c150:	movk	x1, #0x7fff, lsl #16
  42c154:	cmp	x0, x1
  42c158:	b.eq	42c1ac <ferror@plt+0x2a42c>  // b.none
  42c15c:	mov	x1, #0x7ffffffe            	// #2147483646
  42c160:	cmp	x0, x1
  42c164:	b.cs	42c210 <ferror@plt+0x2a490>  // b.hs, b.nlast
  42c168:	mov	x1, #0xfefc                	// #65276
  42c16c:	movk	x1, #0x6fff, lsl #16
  42c170:	cmp	x0, x1
  42c174:	b.eq	42c1fc <ferror@plt+0x2a47c>  // b.none
  42c178:	mov	x1, #0xfefc                	// #65276
  42c17c:	movk	x1, #0x6fff, lsl #16
  42c180:	cmp	x0, x1
  42c184:	b.hi	42c210 <ferror@plt+0x2a490>  // b.pmore
  42c188:	mov	x1, #0xfefa                	// #65274
  42c18c:	movk	x1, #0x6fff, lsl #16
  42c190:	cmp	x0, x1
  42c194:	b.eq	42c1d4 <ferror@plt+0x2a454>  // b.none
  42c198:	mov	x1, #0xfefb                	// #65275
  42c19c:	movk	x1, #0x6fff, lsl #16
  42c1a0:	cmp	x0, x1
  42c1a4:	b.eq	42c1e8 <ferror@plt+0x2a468>  // b.none
  42c1a8:	b	42c210 <ferror@plt+0x2a490>
  42c1ac:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c1b0:	add	x0, x0, #0x2b8
  42c1b4:	bl	401d40 <gettext@plt>
  42c1b8:	bl	401cf0 <printf@plt>
  42c1bc:	b	42c210 <ferror@plt+0x2a490>
  42c1c0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c1c4:	add	x0, x0, #0x2d0
  42c1c8:	bl	401d40 <gettext@plt>
  42c1cc:	bl	401cf0 <printf@plt>
  42c1d0:	b	42c210 <ferror@plt+0x2a490>
  42c1d4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c1d8:	add	x0, x0, #0x2e0
  42c1dc:	bl	401d40 <gettext@plt>
  42c1e0:	bl	401cf0 <printf@plt>
  42c1e4:	b	42c210 <ferror@plt+0x2a490>
  42c1e8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c1ec:	add	x0, x0, #0x2f8
  42c1f0:	bl	401d40 <gettext@plt>
  42c1f4:	bl	401cf0 <printf@plt>
  42c1f8:	b	42c210 <ferror@plt+0x2a490>
  42c1fc:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c200:	add	x0, x0, #0x318
  42c204:	bl	401d40 <gettext@plt>
  42c208:	bl	401cf0 <printf@plt>
  42c20c:	nop
  42c210:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42c214:	add	x0, x0, #0x740
  42c218:	ldr	x0, [x0]
  42c21c:	cmp	x0, #0x0
  42c220:	b.eq	42c26c <ferror@plt+0x2a4ec>  // b.none
  42c224:	ldr	x0, [sp, #248]
  42c228:	ldr	x1, [x0, #8]
  42c22c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42c230:	add	x0, x0, #0x748
  42c234:	ldr	x0, [x0]
  42c238:	cmp	x1, x0
  42c23c:	b.cs	42c26c <ferror@plt+0x2a4ec>  // b.hs, b.nlast
  42c240:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42c244:	add	x0, x0, #0x740
  42c248:	ldr	x1, [x0]
  42c24c:	ldr	x0, [sp, #248]
  42c250:	ldr	x0, [x0, #8]
  42c254:	add	x0, x1, x0
  42c258:	mov	x1, x0
  42c25c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c260:	add	x0, x0, #0x328
  42c264:	bl	401cf0 <printf@plt>
  42c268:	b	42ceac <ferror@plt+0x2b12c>
  42c26c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  42c270:	add	x0, x0, #0xcb0
  42c274:	bl	401cf0 <printf@plt>
  42c278:	ldr	x0, [sp, #248]
  42c27c:	ldr	x0, [x0, #8]
  42c280:	mov	w1, #0x4                   	// #4
  42c284:	bl	40ea20 <ferror@plt+0xcca0>
  42c288:	mov	w0, #0xa                   	// #10
  42c28c:	bl	401d20 <putchar@plt>
  42c290:	b	42ceac <ferror@plt+0x2b12c>
  42c294:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42c298:	add	x0, x0, #0x91c
  42c29c:	ldr	w0, [x0]
  42c2a0:	cmp	w0, #0x0
  42c2a4:	b.eq	42ceb4 <ferror@plt+0x2b134>  // b.none
  42c2a8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c2ac:	add	x0, x0, #0x330
  42c2b0:	bl	401d40 <gettext@plt>
  42c2b4:	bl	401cf0 <printf@plt>
  42c2b8:	ldr	x0, [sp, #248]
  42c2bc:	ldr	x0, [x0, #8]
  42c2c0:	cmp	x0, #0x0
  42c2c4:	b.ne	42c2dc <ferror@plt+0x2a55c>  // b.any
  42c2c8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c2cc:	add	x0, x0, #0x338
  42c2d0:	bl	401d40 <gettext@plt>
  42c2d4:	bl	401cf0 <printf@plt>
  42c2d8:	b	42ceb4 <ferror@plt+0x2b134>
  42c2dc:	ldr	x0, [sp, #248]
  42c2e0:	ldr	x0, [x0, #8]
  42c2e4:	str	x0, [sp, #208]
  42c2e8:	ldr	x0, [sp, #208]
  42c2ec:	and	x0, x0, #0x1
  42c2f0:	cmp	x0, #0x0
  42c2f4:	b.eq	42c310 <ferror@plt+0x2a590>  // b.none
  42c2f8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c2fc:	add	x0, x0, #0x340
  42c300:	bl	401cf0 <printf@plt>
  42c304:	ldr	x0, [sp, #208]
  42c308:	eor	x0, x0, #0x1
  42c30c:	str	x0, [sp, #208]
  42c310:	ldr	x0, [sp, #208]
  42c314:	and	x0, x0, #0x2
  42c318:	cmp	x0, #0x0
  42c31c:	b.eq	42c338 <ferror@plt+0x2a5b8>  // b.none
  42c320:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c324:	add	x0, x0, #0x350
  42c328:	bl	401cf0 <printf@plt>
  42c32c:	ldr	x0, [sp, #208]
  42c330:	eor	x0, x0, #0x2
  42c334:	str	x0, [sp, #208]
  42c338:	ldr	x0, [sp, #208]
  42c33c:	cmp	x0, #0x0
  42c340:	b.eq	42c354 <ferror@plt+0x2a5d4>  // b.none
  42c344:	ldr	x1, [sp, #208]
  42c348:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c34c:	add	x0, x0, #0x360
  42c350:	bl	401cf0 <printf@plt>
  42c354:	adrp	x0, 474000 <warn@@Base+0x502c>
  42c358:	add	x0, x0, #0x9a0
  42c35c:	bl	401bb0 <puts@plt>
  42c360:	b	42ceb4 <ferror@plt+0x2b134>
  42c364:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42c368:	add	x0, x0, #0x91c
  42c36c:	ldr	w0, [x0]
  42c370:	cmp	w0, #0x0
  42c374:	b.eq	42cebc <ferror@plt+0x2b13c>  // b.none
  42c378:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c37c:	add	x0, x0, #0x330
  42c380:	bl	401d40 <gettext@plt>
  42c384:	bl	401cf0 <printf@plt>
  42c388:	ldr	x0, [sp, #248]
  42c38c:	ldr	x0, [x0, #8]
  42c390:	cmp	x0, #0x0
  42c394:	b.ne	42c3ac <ferror@plt+0x2a62c>  // b.any
  42c398:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c39c:	add	x0, x0, #0x338
  42c3a0:	bl	401d40 <gettext@plt>
  42c3a4:	bl	401cf0 <printf@plt>
  42c3a8:	b	42cebc <ferror@plt+0x2b13c>
  42c3ac:	ldr	x0, [sp, #248]
  42c3b0:	ldr	x0, [x0, #8]
  42c3b4:	str	x0, [sp, #200]
  42c3b8:	ldr	x0, [sp, #200]
  42c3bc:	and	x0, x0, #0x1
  42c3c0:	cmp	x0, #0x0
  42c3c4:	b.eq	42c3e0 <ferror@plt+0x2a660>  // b.none
  42c3c8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c3cc:	add	x0, x0, #0x368
  42c3d0:	bl	401cf0 <printf@plt>
  42c3d4:	ldr	x0, [sp, #200]
  42c3d8:	eor	x0, x0, #0x1
  42c3dc:	str	x0, [sp, #200]
  42c3e0:	ldr	x0, [sp, #200]
  42c3e4:	and	x0, x0, #0x2
  42c3e8:	cmp	x0, #0x0
  42c3ec:	b.eq	42c408 <ferror@plt+0x2a688>  // b.none
  42c3f0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c3f4:	add	x0, x0, #0x378
  42c3f8:	bl	401cf0 <printf@plt>
  42c3fc:	ldr	x0, [sp, #200]
  42c400:	eor	x0, x0, #0x2
  42c404:	str	x0, [sp, #200]
  42c408:	ldr	x0, [sp, #200]
  42c40c:	cmp	x0, #0x0
  42c410:	b.eq	42c424 <ferror@plt+0x2a6a4>  // b.none
  42c414:	ldr	x1, [sp, #200]
  42c418:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c41c:	add	x0, x0, #0x360
  42c420:	bl	401cf0 <printf@plt>
  42c424:	adrp	x0, 474000 <warn@@Base+0x502c>
  42c428:	add	x0, x0, #0x9a0
  42c42c:	bl	401bb0 <puts@plt>
  42c430:	b	42cebc <ferror@plt+0x2b13c>
  42c434:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42c438:	add	x0, x0, #0x91c
  42c43c:	ldr	w0, [x0]
  42c440:	cmp	w0, #0x0
  42c444:	b.eq	42cec4 <ferror@plt+0x2b144>  // b.none
  42c448:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c44c:	add	x0, x0, #0x330
  42c450:	bl	401d40 <gettext@plt>
  42c454:	bl	401cf0 <printf@plt>
  42c458:	ldr	x0, [sp, #248]
  42c45c:	ldr	x0, [x0, #8]
  42c460:	cmp	x0, #0x0
  42c464:	b.ne	42c47c <ferror@plt+0x2a6fc>  // b.any
  42c468:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c46c:	add	x0, x0, #0x338
  42c470:	bl	401d40 <gettext@plt>
  42c474:	bl	401cf0 <printf@plt>
  42c478:	b	42cec4 <ferror@plt+0x2b144>
  42c47c:	ldr	x0, [sp, #248]
  42c480:	ldr	x0, [x0, #8]
  42c484:	str	x0, [sp, #192]
  42c488:	ldr	x0, [sp, #192]
  42c48c:	and	x0, x0, #0x1
  42c490:	cmp	x0, #0x0
  42c494:	b.eq	42c4b0 <ferror@plt+0x2a730>  // b.none
  42c498:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c49c:	add	x0, x0, #0x388
  42c4a0:	bl	401cf0 <printf@plt>
  42c4a4:	ldr	x0, [sp, #192]
  42c4a8:	eor	x0, x0, #0x1
  42c4ac:	str	x0, [sp, #192]
  42c4b0:	ldr	x0, [sp, #192]
  42c4b4:	and	x0, x0, #0x2
  42c4b8:	cmp	x0, #0x0
  42c4bc:	b.eq	42c4d8 <ferror@plt+0x2a758>  // b.none
  42c4c0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c4c4:	add	x0, x0, #0x390
  42c4c8:	bl	401cf0 <printf@plt>
  42c4cc:	ldr	x0, [sp, #192]
  42c4d0:	eor	x0, x0, #0x2
  42c4d4:	str	x0, [sp, #192]
  42c4d8:	ldr	x0, [sp, #192]
  42c4dc:	and	x0, x0, #0x4
  42c4e0:	cmp	x0, #0x0
  42c4e4:	b.eq	42c500 <ferror@plt+0x2a780>  // b.none
  42c4e8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c4ec:	add	x0, x0, #0x398
  42c4f0:	bl	401cf0 <printf@plt>
  42c4f4:	ldr	x0, [sp, #192]
  42c4f8:	eor	x0, x0, #0x4
  42c4fc:	str	x0, [sp, #192]
  42c500:	ldr	x0, [sp, #192]
  42c504:	and	x0, x0, #0x8
  42c508:	cmp	x0, #0x0
  42c50c:	b.eq	42c528 <ferror@plt+0x2a7a8>  // b.none
  42c510:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c514:	add	x0, x0, #0x3a0
  42c518:	bl	401cf0 <printf@plt>
  42c51c:	ldr	x0, [sp, #192]
  42c520:	eor	x0, x0, #0x8
  42c524:	str	x0, [sp, #192]
  42c528:	ldr	x0, [sp, #192]
  42c52c:	and	x0, x0, #0x10
  42c530:	cmp	x0, #0x0
  42c534:	b.eq	42c550 <ferror@plt+0x2a7d0>  // b.none
  42c538:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c53c:	add	x0, x0, #0x3b0
  42c540:	bl	401cf0 <printf@plt>
  42c544:	ldr	x0, [sp, #192]
  42c548:	eor	x0, x0, #0x10
  42c54c:	str	x0, [sp, #192]
  42c550:	ldr	x0, [sp, #192]
  42c554:	and	x0, x0, #0x20
  42c558:	cmp	x0, #0x0
  42c55c:	b.eq	42c578 <ferror@plt+0x2a7f8>  // b.none
  42c560:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c564:	add	x0, x0, #0x3c0
  42c568:	bl	401cf0 <printf@plt>
  42c56c:	ldr	x0, [sp, #192]
  42c570:	eor	x0, x0, #0x20
  42c574:	str	x0, [sp, #192]
  42c578:	ldr	x0, [sp, #192]
  42c57c:	and	x0, x0, #0x40
  42c580:	cmp	x0, #0x0
  42c584:	b.eq	42c5a0 <ferror@plt+0x2a820>  // b.none
  42c588:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c58c:	add	x0, x0, #0x3d0
  42c590:	bl	401cf0 <printf@plt>
  42c594:	ldr	x0, [sp, #192]
  42c598:	eor	x0, x0, #0x40
  42c59c:	str	x0, [sp, #192]
  42c5a0:	ldr	x0, [sp, #192]
  42c5a4:	and	x0, x0, #0x80
  42c5a8:	cmp	x0, #0x0
  42c5ac:	b.eq	42c5c8 <ferror@plt+0x2a848>  // b.none
  42c5b0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c5b4:	add	x0, x0, #0x3d8
  42c5b8:	bl	401cf0 <printf@plt>
  42c5bc:	ldr	x0, [sp, #192]
  42c5c0:	eor	x0, x0, #0x80
  42c5c4:	str	x0, [sp, #192]
  42c5c8:	ldr	x0, [sp, #192]
  42c5cc:	and	x0, x0, #0x100
  42c5d0:	cmp	x0, #0x0
  42c5d4:	b.eq	42c5f0 <ferror@plt+0x2a870>  // b.none
  42c5d8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c5dc:	add	x0, x0, #0x3e0
  42c5e0:	bl	401cf0 <printf@plt>
  42c5e4:	ldr	x0, [sp, #192]
  42c5e8:	eor	x0, x0, #0x100
  42c5ec:	str	x0, [sp, #192]
  42c5f0:	ldr	x0, [sp, #192]
  42c5f4:	and	x0, x0, #0x200
  42c5f8:	cmp	x0, #0x0
  42c5fc:	b.eq	42c618 <ferror@plt+0x2a898>  // b.none
  42c600:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c604:	add	x0, x0, #0x3e8
  42c608:	bl	401cf0 <printf@plt>
  42c60c:	ldr	x0, [sp, #192]
  42c610:	eor	x0, x0, #0x200
  42c614:	str	x0, [sp, #192]
  42c618:	ldr	x0, [sp, #192]
  42c61c:	and	x0, x0, #0x400
  42c620:	cmp	x0, #0x0
  42c624:	b.eq	42c640 <ferror@plt+0x2a8c0>  // b.none
  42c628:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c62c:	add	x0, x0, #0x3f0
  42c630:	bl	401cf0 <printf@plt>
  42c634:	ldr	x0, [sp, #192]
  42c638:	eor	x0, x0, #0x400
  42c63c:	str	x0, [sp, #192]
  42c640:	ldr	x0, [sp, #192]
  42c644:	and	x0, x0, #0x800
  42c648:	cmp	x0, #0x0
  42c64c:	b.eq	42c668 <ferror@plt+0x2a8e8>  // b.none
  42c650:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c654:	add	x0, x0, #0x400
  42c658:	bl	401cf0 <printf@plt>
  42c65c:	ldr	x0, [sp, #192]
  42c660:	eor	x0, x0, #0x800
  42c664:	str	x0, [sp, #192]
  42c668:	ldr	x0, [sp, #192]
  42c66c:	and	x0, x0, #0x1000
  42c670:	cmp	x0, #0x0
  42c674:	b.eq	42c690 <ferror@plt+0x2a910>  // b.none
  42c678:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c67c:	add	x0, x0, #0x410
  42c680:	bl	401cf0 <printf@plt>
  42c684:	ldr	x0, [sp, #192]
  42c688:	eor	x0, x0, #0x1000
  42c68c:	str	x0, [sp, #192]
  42c690:	ldr	x0, [sp, #192]
  42c694:	and	x0, x0, #0x2000
  42c698:	cmp	x0, #0x0
  42c69c:	b.eq	42c6b8 <ferror@plt+0x2a938>  // b.none
  42c6a0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c6a4:	add	x0, x0, #0x418
  42c6a8:	bl	401cf0 <printf@plt>
  42c6ac:	ldr	x0, [sp, #192]
  42c6b0:	eor	x0, x0, #0x2000
  42c6b4:	str	x0, [sp, #192]
  42c6b8:	ldr	x0, [sp, #192]
  42c6bc:	and	x0, x0, #0x4000
  42c6c0:	cmp	x0, #0x0
  42c6c4:	b.eq	42c6e0 <ferror@plt+0x2a960>  // b.none
  42c6c8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c6cc:	add	x0, x0, #0x428
  42c6d0:	bl	401cf0 <printf@plt>
  42c6d4:	ldr	x0, [sp, #192]
  42c6d8:	eor	x0, x0, #0x4000
  42c6dc:	str	x0, [sp, #192]
  42c6e0:	ldr	x0, [sp, #192]
  42c6e4:	and	x0, x0, #0x8000
  42c6e8:	cmp	x0, #0x0
  42c6ec:	b.eq	42c708 <ferror@plt+0x2a988>  // b.none
  42c6f0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c6f4:	add	x0, x0, #0x438
  42c6f8:	bl	401cf0 <printf@plt>
  42c6fc:	ldr	x0, [sp, #192]
  42c700:	eor	x0, x0, #0x8000
  42c704:	str	x0, [sp, #192]
  42c708:	ldr	x0, [sp, #192]
  42c70c:	and	x0, x0, #0x10000
  42c710:	cmp	x0, #0x0
  42c714:	b.eq	42c730 <ferror@plt+0x2a9b0>  // b.none
  42c718:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c71c:	add	x0, x0, #0x448
  42c720:	bl	401cf0 <printf@plt>
  42c724:	ldr	x0, [sp, #192]
  42c728:	eor	x0, x0, #0x10000
  42c72c:	str	x0, [sp, #192]
  42c730:	ldr	x0, [sp, #192]
  42c734:	and	x0, x0, #0x20000
  42c738:	cmp	x0, #0x0
  42c73c:	b.eq	42c758 <ferror@plt+0x2a9d8>  // b.none
  42c740:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c744:	add	x0, x0, #0x458
  42c748:	bl	401cf0 <printf@plt>
  42c74c:	ldr	x0, [sp, #192]
  42c750:	eor	x0, x0, #0x20000
  42c754:	str	x0, [sp, #192]
  42c758:	ldr	x0, [sp, #192]
  42c75c:	and	x0, x0, #0x40000
  42c760:	cmp	x0, #0x0
  42c764:	b.eq	42c780 <ferror@plt+0x2aa00>  // b.none
  42c768:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c76c:	add	x0, x0, #0x468
  42c770:	bl	401cf0 <printf@plt>
  42c774:	ldr	x0, [sp, #192]
  42c778:	eor	x0, x0, #0x40000
  42c77c:	str	x0, [sp, #192]
  42c780:	ldr	x0, [sp, #192]
  42c784:	and	x0, x0, #0x80000
  42c788:	cmp	x0, #0x0
  42c78c:	b.eq	42c7a8 <ferror@plt+0x2aa28>  // b.none
  42c790:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c794:	add	x0, x0, #0x478
  42c798:	bl	401cf0 <printf@plt>
  42c79c:	ldr	x0, [sp, #192]
  42c7a0:	eor	x0, x0, #0x80000
  42c7a4:	str	x0, [sp, #192]
  42c7a8:	ldr	x0, [sp, #192]
  42c7ac:	and	x0, x0, #0x100000
  42c7b0:	cmp	x0, #0x0
  42c7b4:	b.eq	42c7d0 <ferror@plt+0x2aa50>  // b.none
  42c7b8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c7bc:	add	x0, x0, #0x488
  42c7c0:	bl	401cf0 <printf@plt>
  42c7c4:	ldr	x0, [sp, #192]
  42c7c8:	eor	x0, x0, #0x100000
  42c7cc:	str	x0, [sp, #192]
  42c7d0:	ldr	x0, [sp, #192]
  42c7d4:	and	x0, x0, #0x200000
  42c7d8:	cmp	x0, #0x0
  42c7dc:	b.eq	42c7f8 <ferror@plt+0x2aa78>  // b.none
  42c7e0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c7e4:	add	x0, x0, #0x490
  42c7e8:	bl	401cf0 <printf@plt>
  42c7ec:	ldr	x0, [sp, #192]
  42c7f0:	eor	x0, x0, #0x200000
  42c7f4:	str	x0, [sp, #192]
  42c7f8:	ldr	x0, [sp, #192]
  42c7fc:	and	x0, x0, #0x400000
  42c800:	cmp	x0, #0x0
  42c804:	b.eq	42c820 <ferror@plt+0x2aaa0>  // b.none
  42c808:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c80c:	add	x0, x0, #0x498
  42c810:	bl	401cf0 <printf@plt>
  42c814:	ldr	x0, [sp, #192]
  42c818:	eor	x0, x0, #0x400000
  42c81c:	str	x0, [sp, #192]
  42c820:	ldr	x0, [sp, #192]
  42c824:	and	x0, x0, #0x800000
  42c828:	cmp	x0, #0x0
  42c82c:	b.eq	42c848 <ferror@plt+0x2aac8>  // b.none
  42c830:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c834:	add	x0, x0, #0x4a8
  42c838:	bl	401cf0 <printf@plt>
  42c83c:	ldr	x0, [sp, #192]
  42c840:	eor	x0, x0, #0x800000
  42c844:	str	x0, [sp, #192]
  42c848:	ldr	x0, [sp, #192]
  42c84c:	and	x0, x0, #0x1000000
  42c850:	cmp	x0, #0x0
  42c854:	b.eq	42c870 <ferror@plt+0x2aaf0>  // b.none
  42c858:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c85c:	add	x0, x0, #0x4b8
  42c860:	bl	401cf0 <printf@plt>
  42c864:	ldr	x0, [sp, #192]
  42c868:	eor	x0, x0, #0x1000000
  42c86c:	str	x0, [sp, #192]
  42c870:	ldr	x0, [sp, #192]
  42c874:	and	x0, x0, #0x2000000
  42c878:	cmp	x0, #0x0
  42c87c:	b.eq	42c898 <ferror@plt+0x2ab18>  // b.none
  42c880:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c884:	add	x0, x0, #0x4c8
  42c888:	bl	401cf0 <printf@plt>
  42c88c:	ldr	x0, [sp, #192]
  42c890:	eor	x0, x0, #0x2000000
  42c894:	str	x0, [sp, #192]
  42c898:	ldr	x0, [sp, #192]
  42c89c:	and	x0, x0, #0x4000000
  42c8a0:	cmp	x0, #0x0
  42c8a4:	b.eq	42c8c0 <ferror@plt+0x2ab40>  // b.none
  42c8a8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c8ac:	add	x0, x0, #0x4d8
  42c8b0:	bl	401cf0 <printf@plt>
  42c8b4:	ldr	x0, [sp, #192]
  42c8b8:	eor	x0, x0, #0x4000000
  42c8bc:	str	x0, [sp, #192]
  42c8c0:	ldr	x0, [sp, #192]
  42c8c4:	and	x0, x0, #0x8000000
  42c8c8:	cmp	x0, #0x0
  42c8cc:	b.eq	42c8e8 <ferror@plt+0x2ab68>  // b.none
  42c8d0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c8d4:	add	x0, x0, #0x4e0
  42c8d8:	bl	401cf0 <printf@plt>
  42c8dc:	ldr	x0, [sp, #192]
  42c8e0:	eor	x0, x0, #0x8000000
  42c8e4:	str	x0, [sp, #192]
  42c8e8:	ldr	x0, [sp, #192]
  42c8ec:	and	x0, x0, #0x10000000
  42c8f0:	cmp	x0, #0x0
  42c8f4:	b.eq	42c910 <ferror@plt+0x2ab90>  // b.none
  42c8f8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c8fc:	add	x0, x0, #0x4e8
  42c900:	bl	401cf0 <printf@plt>
  42c904:	ldr	x0, [sp, #192]
  42c908:	eor	x0, x0, #0x10000000
  42c90c:	str	x0, [sp, #192]
  42c910:	ldr	x0, [sp, #192]
  42c914:	and	x0, x0, #0x20000000
  42c918:	cmp	x0, #0x0
  42c91c:	b.eq	42c938 <ferror@plt+0x2abb8>  // b.none
  42c920:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c924:	add	x0, x0, #0x4f0
  42c928:	bl	401cf0 <printf@plt>
  42c92c:	ldr	x0, [sp, #192]
  42c930:	eor	x0, x0, #0x20000000
  42c934:	str	x0, [sp, #192]
  42c938:	ldr	x0, [sp, #192]
  42c93c:	and	x0, x0, #0x40000000
  42c940:	cmp	x0, #0x0
  42c944:	b.eq	42c960 <ferror@plt+0x2abe0>  // b.none
  42c948:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c94c:	add	x0, x0, #0x500
  42c950:	bl	401cf0 <printf@plt>
  42c954:	ldr	x0, [sp, #192]
  42c958:	eor	x0, x0, #0x40000000
  42c95c:	str	x0, [sp, #192]
  42c960:	ldr	x0, [sp, #192]
  42c964:	cmp	x0, #0x0
  42c968:	b.eq	42c97c <ferror@plt+0x2abfc>  // b.none
  42c96c:	ldr	x1, [sp, #192]
  42c970:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42c974:	add	x0, x0, #0x360
  42c978:	bl	401cf0 <printf@plt>
  42c97c:	adrp	x0, 474000 <warn@@Base+0x502c>
  42c980:	add	x0, x0, #0x9a0
  42c984:	bl	401bb0 <puts@plt>
  42c988:	b	42cec4 <ferror@plt+0x2b144>
  42c98c:	ldr	x0, [sp, #248]
  42c990:	ldr	x1, [x0]
  42c994:	ldr	x0, [sp, #248]
  42c998:	ldr	x2, [x0, #8]
  42c99c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42c9a0:	add	x0, x0, #0x778
  42c9a4:	str	x2, [x0, x1, lsl #3]
  42c9a8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42c9ac:	add	x0, x0, #0x91c
  42c9b0:	ldr	w0, [x0]
  42c9b4:	cmp	w0, #0x0
  42c9b8:	b.eq	42cecc <ferror@plt+0x2b14c>  // b.none
  42c9bc:	ldr	x0, [sp, #248]
  42c9c0:	ldr	x0, [x0, #8]
  42c9c4:	mov	x1, x0
  42c9c8:	ldr	x0, [sp, #40]
  42c9cc:	bl	412488 <ferror@plt+0x10708>
  42c9d0:	bl	401bb0 <puts@plt>
  42c9d4:	b	42cecc <ferror@plt+0x2b14c>
  42c9d8:	ldr	x0, [sp, #248]
  42c9dc:	ldr	x1, [x0]
  42c9e0:	ldr	x0, [sp, #248]
  42c9e4:	ldr	x2, [x0, #8]
  42c9e8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42c9ec:	add	x0, x0, #0x778
  42c9f0:	str	x2, [x0, x1, lsl #3]
  42c9f4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42c9f8:	add	x0, x0, #0x91c
  42c9fc:	ldr	w0, [x0]
  42ca00:	cmp	w0, #0x0
  42ca04:	b.eq	42ced4 <ferror@plt+0x2b154>  // b.none
  42ca08:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42ca0c:	add	x0, x0, #0x740
  42ca10:	ldr	x0, [x0]
  42ca14:	cmp	x0, #0x0
  42ca18:	b.eq	42ca58 <ferror@plt+0x2acd8>  // b.none
  42ca1c:	ldr	x0, [sp, #248]
  42ca20:	ldr	x1, [x0, #8]
  42ca24:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42ca28:	add	x0, x0, #0x748
  42ca2c:	ldr	x0, [x0]
  42ca30:	cmp	x1, x0
  42ca34:	b.cs	42ca58 <ferror@plt+0x2acd8>  // b.hs, b.nlast
  42ca38:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42ca3c:	add	x0, x0, #0x740
  42ca40:	ldr	x1, [x0]
  42ca44:	ldr	x0, [sp, #248]
  42ca48:	ldr	x0, [x0, #8]
  42ca4c:	add	x0, x1, x0
  42ca50:	str	x0, [sp, #184]
  42ca54:	b	42ca5c <ferror@plt+0x2acdc>
  42ca58:	str	xzr, [sp, #184]
  42ca5c:	ldr	x0, [sp, #184]
  42ca60:	cmp	x0, #0x0
  42ca64:	b.eq	42cb40 <ferror@plt+0x2adc0>  // b.none
  42ca68:	ldr	x0, [sp, #248]
  42ca6c:	ldr	x0, [x0]
  42ca70:	cmp	x0, #0x1d
  42ca74:	b.eq	42cb14 <ferror@plt+0x2ad94>  // b.none
  42ca78:	cmp	x0, #0x1d
  42ca7c:	b.hi	42cb2c <ferror@plt+0x2adac>  // b.pmore
  42ca80:	cmp	x0, #0xf
  42ca84:	b.eq	42cafc <ferror@plt+0x2ad7c>  // b.none
  42ca88:	cmp	x0, #0xf
  42ca8c:	b.hi	42cb2c <ferror@plt+0x2adac>  // b.pmore
  42ca90:	cmp	x0, #0x1
  42ca94:	b.eq	42caa4 <ferror@plt+0x2ad24>  // b.none
  42ca98:	cmp	x0, #0xe
  42ca9c:	b.eq	42cae4 <ferror@plt+0x2ad64>  // b.none
  42caa0:	b	42cb2c <ferror@plt+0x2adac>
  42caa4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42caa8:	add	x0, x0, #0x510
  42caac:	bl	401d40 <gettext@plt>
  42cab0:	ldr	x1, [sp, #184]
  42cab4:	bl	401cf0 <printf@plt>
  42cab8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42cabc:	add	x1, x0, #0x778
  42cac0:	ldr	x0, [sp, #184]
  42cac4:	bl	401bf0 <strcmp@plt>
  42cac8:	cmp	w0, #0x0
  42cacc:	b.ne	42cb54 <ferror@plt+0x2add4>  // b.any
  42cad0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42cad4:	add	x0, x0, #0x528
  42cad8:	bl	401d40 <gettext@plt>
  42cadc:	bl	401cf0 <printf@plt>
  42cae0:	b	42cb54 <ferror@plt+0x2add4>
  42cae4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42cae8:	add	x0, x0, #0x540
  42caec:	bl	401d40 <gettext@plt>
  42caf0:	ldr	x1, [sp, #184]
  42caf4:	bl	401cf0 <printf@plt>
  42caf8:	b	42cb58 <ferror@plt+0x2add8>
  42cafc:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42cb00:	add	x0, x0, #0x558
  42cb04:	bl	401d40 <gettext@plt>
  42cb08:	ldr	x1, [sp, #184]
  42cb0c:	bl	401cf0 <printf@plt>
  42cb10:	b	42cb58 <ferror@plt+0x2add8>
  42cb14:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42cb18:	add	x0, x0, #0x570
  42cb1c:	bl	401d40 <gettext@plt>
  42cb20:	ldr	x1, [sp, #184]
  42cb24:	bl	401cf0 <printf@plt>
  42cb28:	b	42cb58 <ferror@plt+0x2add8>
  42cb2c:	ldr	x0, [sp, #248]
  42cb30:	ldr	x0, [x0, #8]
  42cb34:	mov	w1, #0x4                   	// #4
  42cb38:	bl	40ea20 <ferror@plt+0xcca0>
  42cb3c:	b	42cb58 <ferror@plt+0x2add8>
  42cb40:	ldr	x0, [sp, #248]
  42cb44:	ldr	x0, [x0, #8]
  42cb48:	mov	w1, #0x4                   	// #4
  42cb4c:	bl	40ea20 <ferror@plt+0xcca0>
  42cb50:	b	42cb58 <ferror@plt+0x2add8>
  42cb54:	nop
  42cb58:	mov	w0, #0xa                   	// #10
  42cb5c:	bl	401d20 <putchar@plt>
  42cb60:	b	42ced4 <ferror@plt+0x2b154>
  42cb64:	ldr	x0, [sp, #248]
  42cb68:	ldr	x1, [x0]
  42cb6c:	ldr	x0, [sp, #248]
  42cb70:	ldr	x2, [x0, #8]
  42cb74:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42cb78:	add	x0, x0, #0x778
  42cb7c:	str	x2, [x0, x1, lsl #3]
  42cb80:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42cb84:	add	x0, x0, #0x91c
  42cb88:	ldr	w0, [x0]
  42cb8c:	cmp	w0, #0x0
  42cb90:	b.eq	42cedc <ferror@plt+0x2b15c>  // b.none
  42cb94:	ldr	x0, [sp, #248]
  42cb98:	ldr	x0, [x0, #8]
  42cb9c:	mov	w1, #0x3                   	// #3
  42cba0:	bl	40ea20 <ferror@plt+0xcca0>
  42cba4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42cba8:	add	x0, x0, #0x588
  42cbac:	bl	401d40 <gettext@plt>
  42cbb0:	bl	401cf0 <printf@plt>
  42cbb4:	b	42cedc <ferror@plt+0x2b15c>
  42cbb8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42cbbc:	add	x0, x0, #0x91c
  42cbc0:	ldr	w0, [x0]
  42cbc4:	cmp	w0, #0x0
  42cbc8:	b.eq	42cee4 <ferror@plt+0x2b164>  // b.none
  42cbcc:	ldr	x0, [sp, #248]
  42cbd0:	ldr	x0, [x0, #8]
  42cbd4:	mov	w1, #0x3                   	// #3
  42cbd8:	bl	40ea20 <ferror@plt+0xcca0>
  42cbdc:	mov	w0, #0xa                   	// #10
  42cbe0:	bl	401d20 <putchar@plt>
  42cbe4:	b	42cee4 <ferror@plt+0x2b164>
  42cbe8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42cbec:	add	x0, x0, #0x91c
  42cbf0:	ldr	w0, [x0]
  42cbf4:	cmp	w0, #0x0
  42cbf8:	b.eq	42ceec <ferror@plt+0x2b16c>  // b.none
  42cbfc:	ldr	x0, [sp, #248]
  42cc00:	ldr	x1, [x0]
  42cc04:	mov	x0, #0x7ffffffe            	// #2147483646
  42cc08:	cmp	x1, x0
  42cc0c:	b.ne	42cc84 <ferror@plt+0x2af04>  // b.any
  42cc10:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42cc14:	add	x0, x0, #0x740
  42cc18:	ldr	x0, [x0]
  42cc1c:	cmp	x0, #0x0
  42cc20:	b.eq	42cc84 <ferror@plt+0x2af04>  // b.none
  42cc24:	ldr	x0, [sp, #248]
  42cc28:	ldr	x1, [x0, #8]
  42cc2c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42cc30:	add	x0, x0, #0x748
  42cc34:	ldr	x0, [x0]
  42cc38:	cmp	x1, x0
  42cc3c:	b.cs	42cc84 <ferror@plt+0x2af04>  // b.hs, b.nlast
  42cc40:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42cc44:	add	x0, x0, #0x740
  42cc48:	ldr	x1, [x0]
  42cc4c:	ldr	x0, [sp, #248]
  42cc50:	ldr	x0, [x0, #8]
  42cc54:	add	x0, x1, x0
  42cc58:	str	x0, [sp, #144]
  42cc5c:	ldr	x0, [sp, #144]
  42cc60:	ldrb	w0, [x0]
  42cc64:	cmp	w0, #0x0
  42cc68:	b.eq	42cc84 <ferror@plt+0x2af04>  // b.none
  42cc6c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42cc70:	add	x0, x0, #0x598
  42cc74:	bl	401d40 <gettext@plt>
  42cc78:	ldr	x1, [sp, #144]
  42cc7c:	bl	401cf0 <printf@plt>
  42cc80:	b	42cf08 <ferror@plt+0x2b188>
  42cc84:	ldr	x0, [sp, #248]
  42cc88:	ldr	x0, [x0, #8]
  42cc8c:	mov	w1, #0x4                   	// #4
  42cc90:	bl	40ea20 <ferror@plt+0xcca0>
  42cc94:	mov	w0, #0xa                   	// #10
  42cc98:	bl	401d20 <putchar@plt>
  42cc9c:	b	42ceec <ferror@plt+0x2b16c>
  42cca0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42cca4:	add	x0, x0, #0x91c
  42cca8:	ldr	w0, [x0]
  42ccac:	cmp	w0, #0x0
  42ccb0:	b.eq	42cef4 <ferror@plt+0x2b174>  // b.none
  42ccb4:	mov	w0, #0xa                   	// #10
  42ccb8:	bl	401d20 <putchar@plt>
  42ccbc:	b	42cef4 <ferror@plt+0x2b174>
  42ccc0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42ccc4:	add	x0, x0, #0x91c
  42ccc8:	ldr	w0, [x0]
  42cccc:	cmp	w0, #0x0
  42ccd0:	b.eq	42cefc <ferror@plt+0x2b17c>  // b.none
  42ccd4:	ldr	x0, [sp, #248]
  42ccd8:	ldr	x0, [x0, #8]
  42ccdc:	str	x0, [sp, #136]
  42cce0:	add	x0, sp, #0x88
  42cce4:	bl	401af0 <gmtime@plt>
  42cce8:	str	x0, [sp, #152]
  42ccec:	ldr	x0, [sp, #152]
  42ccf0:	cmp	x0, #0x0
  42ccf4:	b.ne	42cd10 <ferror@plt+0x2af90>  // b.any
  42ccf8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ccfc:	add	x0, x0, #0x5b8
  42cd00:	bl	401d40 <gettext@plt>
  42cd04:	ldr	x1, [sp, #136]
  42cd08:	bl	401cf0 <printf@plt>
  42cd0c:	b	42cefc <ferror@plt+0x2b17c>
  42cd10:	ldr	x0, [sp, #152]
  42cd14:	ldr	w0, [x0, #20]
  42cd18:	add	w1, w0, #0x76c
  42cd1c:	ldr	x0, [sp, #152]
  42cd20:	ldr	w0, [x0, #16]
  42cd24:	add	w2, w0, #0x1
  42cd28:	ldr	x0, [sp, #152]
  42cd2c:	ldr	w3, [x0, #12]
  42cd30:	ldr	x0, [sp, #152]
  42cd34:	ldr	w4, [x0, #8]
  42cd38:	ldr	x0, [sp, #152]
  42cd3c:	ldr	w5, [x0, #4]
  42cd40:	ldr	x0, [sp, #152]
  42cd44:	ldr	w0, [x0]
  42cd48:	mov	w6, w0
  42cd4c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42cd50:	add	x0, x0, #0x5d0
  42cd54:	bl	401cf0 <printf@plt>
  42cd58:	b	42cefc <ferror@plt+0x2b17c>
  42cd5c:	ldr	x0, [sp, #248]
  42cd60:	ldr	x1, [x0, #8]
  42cd64:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42cd68:	add	x0, x0, #0x878
  42cd6c:	str	x1, [x0]
  42cd70:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42cd74:	add	x0, x0, #0x91c
  42cd78:	ldr	w0, [x0]
  42cd7c:	cmp	w0, #0x0
  42cd80:	b.eq	42cf04 <ferror@plt+0x2b184>  // b.none
  42cd84:	ldr	x0, [sp, #248]
  42cd88:	ldr	x0, [x0, #8]
  42cd8c:	mov	w1, #0x4                   	// #4
  42cd90:	bl	40ea20 <ferror@plt+0xcca0>
  42cd94:	mov	w0, #0xa                   	// #10
  42cd98:	bl	401d20 <putchar@plt>
  42cd9c:	b	42cf04 <ferror@plt+0x2b184>
  42cda0:	ldr	x0, [sp, #248]
  42cda4:	ldr	x1, [x0]
  42cda8:	mov	x0, #0xffef                	// #65519
  42cdac:	movk	x0, #0x6fff, lsl #16
  42cdb0:	cmp	x1, x0
  42cdb4:	b.ls	42cdf0 <ferror@plt+0x2b070>  // b.plast
  42cdb8:	ldr	x0, [sp, #248]
  42cdbc:	ldr	x1, [x0]
  42cdc0:	mov	w0, #0x6fffffff            	// #1879048191
  42cdc4:	cmp	x1, x0
  42cdc8:	b.hi	42cdf0 <ferror@plt+0x2b070>  // b.pmore
  42cdcc:	ldr	x0, [sp, #248]
  42cdd0:	ldr	x0, [x0]
  42cdd4:	mov	w1, #0x6fffffff            	// #1879048191
  42cdd8:	sub	x1, x1, x0
  42cddc:	ldr	x0, [sp, #248]
  42cde0:	ldr	x2, [x0, #8]
  42cde4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42cde8:	add	x0, x0, #0x888
  42cdec:	str	x2, [x0, x1, lsl #3]
  42cdf0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42cdf4:	add	x0, x0, #0x91c
  42cdf8:	ldr	w0, [x0]
  42cdfc:	cmp	w0, #0x0
  42ce00:	b.eq	42ce9c <ferror@plt+0x2b11c>  // b.none
  42ce04:	ldr	x0, [sp, #40]
  42ce08:	ldrh	w0, [x0, #82]
  42ce0c:	cmp	w0, #0xb7
  42ce10:	b.eq	42ce50 <ferror@plt+0x2b0d0>  // b.none
  42ce14:	cmp	w0, #0xb7
  42ce18:	b.gt	42ce80 <ferror@plt+0x2b100>
  42ce1c:	cmp	w0, #0x32
  42ce20:	b.eq	42ce74 <ferror@plt+0x2b0f4>  // b.none
  42ce24:	cmp	w0, #0x32
  42ce28:	b.gt	42ce80 <ferror@plt+0x2b100>
  42ce2c:	cmp	w0, #0xf
  42ce30:	b.eq	42ce68 <ferror@plt+0x2b0e8>  // b.none
  42ce34:	cmp	w0, #0xf
  42ce38:	b.gt	42ce80 <ferror@plt+0x2b100>
  42ce3c:	cmp	w0, #0x8
  42ce40:	b.eq	42ce5c <ferror@plt+0x2b0dc>  // b.none
  42ce44:	cmp	w0, #0xa
  42ce48:	b.eq	42ce5c <ferror@plt+0x2b0dc>  // b.none
  42ce4c:	b	42ce80 <ferror@plt+0x2b100>
  42ce50:	ldr	x0, [sp, #248]
  42ce54:	bl	42a710 <ferror@plt+0x28990>
  42ce58:	b	42cea0 <ferror@plt+0x2b120>
  42ce5c:	ldr	x0, [sp, #248]
  42ce60:	bl	42a770 <ferror@plt+0x289f0>
  42ce64:	b	42cea0 <ferror@plt+0x2b120>
  42ce68:	ldr	x0, [sp, #248]
  42ce6c:	bl	42aaf8 <ferror@plt+0x28d78>
  42ce70:	b	42cea0 <ferror@plt+0x2b120>
  42ce74:	ldr	x0, [sp, #248]
  42ce78:	bl	42ad00 <ferror@plt+0x28f80>
  42ce7c:	b	42cea0 <ferror@plt+0x2b120>
  42ce80:	ldr	x0, [sp, #248]
  42ce84:	ldr	x0, [x0, #8]
  42ce88:	mov	w1, #0x4                   	// #4
  42ce8c:	bl	40ea20 <ferror@plt+0xcca0>
  42ce90:	mov	w0, #0xa                   	// #10
  42ce94:	bl	401d20 <putchar@plt>
  42ce98:	b	42cf08 <ferror@plt+0x2b188>
  42ce9c:	nop
  42cea0:	b	42cf08 <ferror@plt+0x2b188>
  42cea4:	nop
  42cea8:	b	42cf08 <ferror@plt+0x2b188>
  42ceac:	nop
  42ceb0:	b	42cf08 <ferror@plt+0x2b188>
  42ceb4:	nop
  42ceb8:	b	42cf08 <ferror@plt+0x2b188>
  42cebc:	nop
  42cec0:	b	42cf08 <ferror@plt+0x2b188>
  42cec4:	nop
  42cec8:	b	42cf08 <ferror@plt+0x2b188>
  42cecc:	nop
  42ced0:	b	42cf08 <ferror@plt+0x2b188>
  42ced4:	nop
  42ced8:	b	42cf08 <ferror@plt+0x2b188>
  42cedc:	nop
  42cee0:	b	42cf08 <ferror@plt+0x2b188>
  42cee4:	nop
  42cee8:	b	42cf08 <ferror@plt+0x2b188>
  42ceec:	nop
  42cef0:	b	42cf08 <ferror@plt+0x2b188>
  42cef4:	nop
  42cef8:	b	42cf08 <ferror@plt+0x2b188>
  42cefc:	nop
  42cf00:	b	42cf08 <ferror@plt+0x2b188>
  42cf04:	nop
  42cf08:	ldr	x0, [sp, #248]
  42cf0c:	add	x0, x0, #0x10
  42cf10:	str	x0, [sp, #248]
  42cf14:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42cf18:	add	x0, x0, #0x908
  42cf1c:	ldr	x1, [x0]
  42cf20:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42cf24:	add	x0, x0, #0x738
  42cf28:	ldr	x0, [x0]
  42cf2c:	lsl	x0, x0, #4
  42cf30:	add	x0, x1, x0
  42cf34:	ldr	x1, [sp, #248]
  42cf38:	cmp	x1, x0
  42cf3c:	b.cc	42bdac <ferror@plt+0x2a02c>  // b.lo, b.ul, b.last
  42cf40:	mov	w0, #0x1                   	// #1
  42cf44:	ldr	x19, [sp, #16]
  42cf48:	ldp	x29, x30, [sp], #256
  42cf4c:	ret
  42cf50:	stp	x29, x30, [sp, #-32]!
  42cf54:	mov	x29, sp
  42cf58:	str	w0, [sp, #28]
  42cf5c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42cf60:	add	x0, x0, #0x5b8
  42cf64:	strb	wzr, [x0]
  42cf68:	ldr	w0, [sp, #28]
  42cf6c:	cmp	w0, #0x0
  42cf70:	b.ne	42cf84 <ferror@plt+0x2b204>  // b.any
  42cf74:	adrp	x0, 493000 <warn@@Base+0x2402c>
  42cf78:	add	x0, x0, #0xdd0
  42cf7c:	bl	401d40 <gettext@plt>
  42cf80:	b	42d138 <ferror@plt+0x2b3b8>
  42cf84:	ldr	w0, [sp, #28]
  42cf88:	and	w0, w0, #0x1
  42cf8c:	cmp	w0, #0x0
  42cf90:	b.eq	42cfcc <ferror@plt+0x2b24c>  // b.none
  42cf94:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42cf98:	add	x0, x0, #0x5b8
  42cf9c:	bl	401940 <strlen@plt>
  42cfa0:	mov	x1, x0
  42cfa4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42cfa8:	add	x0, x0, #0x5b8
  42cfac:	add	x2, x1, x0
  42cfb0:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  42cfb4:	add	x1, x0, #0x710
  42cfb8:	mov	x0, x2
  42cfbc:	ldr	w2, [x1]
  42cfc0:	str	w2, [x0]
  42cfc4:	ldrb	w1, [x1, #4]
  42cfc8:	strb	w1, [x0, #4]
  42cfcc:	ldr	w0, [sp, #28]
  42cfd0:	and	w0, w0, #0x2
  42cfd4:	cmp	w0, #0x0
  42cfd8:	b.eq	42d04c <ferror@plt+0x2b2cc>  // b.none
  42cfdc:	ldr	w0, [sp, #28]
  42cfe0:	and	w0, w0, #0x1
  42cfe4:	cmp	w0, #0x0
  42cfe8:	b.eq	42d014 <ferror@plt+0x2b294>  // b.none
  42cfec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42cff0:	add	x0, x0, #0x5b8
  42cff4:	bl	401940 <strlen@plt>
  42cff8:	mov	x1, x0
  42cffc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42d000:	add	x0, x0, #0x5b8
  42d004:	add	x0, x1, x0
  42d008:	mov	w1, #0x7c20                	// #31776
  42d00c:	movk	w1, #0x20, lsl #16
  42d010:	str	w1, [x0]
  42d014:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42d018:	add	x0, x0, #0x5b8
  42d01c:	bl	401940 <strlen@plt>
  42d020:	mov	x1, x0
  42d024:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42d028:	add	x0, x0, #0x5b8
  42d02c:	add	x2, x1, x0
  42d030:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d034:	add	x1, x0, #0x5f0
  42d038:	mov	x0, x2
  42d03c:	ldr	w2, [x1]
  42d040:	str	w2, [x0]
  42d044:	ldrb	w1, [x1, #4]
  42d048:	strb	w1, [x0, #4]
  42d04c:	ldr	w0, [sp, #28]
  42d050:	and	w0, w0, #0x4
  42d054:	cmp	w0, #0x0
  42d058:	b.eq	42d0cc <ferror@plt+0x2b34c>  // b.none
  42d05c:	ldr	w0, [sp, #28]
  42d060:	and	w0, w0, #0x3
  42d064:	cmp	w0, #0x0
  42d068:	b.eq	42d094 <ferror@plt+0x2b314>  // b.none
  42d06c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42d070:	add	x0, x0, #0x5b8
  42d074:	bl	401940 <strlen@plt>
  42d078:	mov	x1, x0
  42d07c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42d080:	add	x0, x0, #0x5b8
  42d084:	add	x0, x1, x0
  42d088:	mov	w1, #0x7c20                	// #31776
  42d08c:	movk	w1, #0x20, lsl #16
  42d090:	str	w1, [x0]
  42d094:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42d098:	add	x0, x0, #0x5b8
  42d09c:	bl	401940 <strlen@plt>
  42d0a0:	mov	x1, x0
  42d0a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42d0a8:	add	x0, x0, #0x5b8
  42d0ac:	add	x2, x1, x0
  42d0b0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d0b4:	add	x1, x0, #0x5f8
  42d0b8:	mov	x0, x2
  42d0bc:	ldr	w2, [x1]
  42d0c0:	str	w2, [x0]
  42d0c4:	ldrb	w1, [x1, #4]
  42d0c8:	strb	w1, [x0, #4]
  42d0cc:	ldr	w0, [sp, #28]
  42d0d0:	and	w0, w0, #0xfffffff8
  42d0d4:	cmp	w0, #0x0
  42d0d8:	b.eq	42d130 <ferror@plt+0x2b3b0>  // b.none
  42d0dc:	ldr	w0, [sp, #28]
  42d0e0:	and	w0, w0, #0x7
  42d0e4:	cmp	w0, #0x0
  42d0e8:	b.eq	42d114 <ferror@plt+0x2b394>  // b.none
  42d0ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42d0f0:	add	x0, x0, #0x5b8
  42d0f4:	bl	401940 <strlen@plt>
  42d0f8:	mov	x1, x0
  42d0fc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42d100:	add	x0, x0, #0x5b8
  42d104:	add	x0, x1, x0
  42d108:	mov	w1, #0x7c20                	// #31776
  42d10c:	movk	w1, #0x20, lsl #16
  42d110:	str	w1, [x0]
  42d114:	adrp	x0, 494000 <warn@@Base+0x2502c>
  42d118:	add	x0, x0, #0xd78
  42d11c:	bl	401d40 <gettext@plt>
  42d120:	mov	x1, x0
  42d124:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42d128:	add	x0, x0, #0x5b8
  42d12c:	bl	401ac0 <strcat@plt>
  42d130:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42d134:	add	x0, x0, #0x5b8
  42d138:	ldp	x29, x30, [sp], #32
  42d13c:	ret
  42d140:	sub	sp, sp, #0x220
  42d144:	stp	x29, x30, [sp]
  42d148:	mov	x29, sp
  42d14c:	stp	x19, x20, [sp, #16]
  42d150:	str	x21, [sp, #32]
  42d154:	str	x0, [sp, #56]
  42d158:	str	wzr, [sp, #528]
  42d15c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42d160:	add	x0, x0, #0x94c
  42d164:	ldr	w0, [x0]
  42d168:	cmp	w0, #0x0
  42d16c:	b.ne	42d178 <ferror@plt+0x2b3f8>  // b.any
  42d170:	mov	w0, #0x1                   	// #1
  42d174:	b	42e944 <ferror@plt+0x2cbc4>
  42d178:	str	wzr, [sp, #532]
  42d17c:	ldr	x0, [sp, #56]
  42d180:	ldr	x0, [x0, #112]
  42d184:	str	x0, [sp, #536]
  42d188:	b	42e910 <ferror@plt+0x2cb90>
  42d18c:	ldr	x0, [sp, #536]
  42d190:	ldr	w0, [x0, #4]
  42d194:	mov	w1, #0x6fffffff            	// #1879048191
  42d198:	cmp	w0, w1
  42d19c:	b.eq	42def0 <ferror@plt+0x2c170>  // b.none
  42d1a0:	mov	w1, #0x6fffffff            	// #1879048191
  42d1a4:	cmp	w0, w1
  42d1a8:	b.hi	42e8cc <ferror@plt+0x2cb4c>  // b.pmore
  42d1ac:	mov	w1, #0xfffd                	// #65533
  42d1b0:	movk	w1, #0x6fff, lsl #16
  42d1b4:	cmp	w0, w1
  42d1b8:	b.eq	42d1d0 <ferror@plt+0x2b450>  // b.none
  42d1bc:	mov	w1, #0xfffe                	// #65534
  42d1c0:	movk	w1, #0x6fff, lsl #16
  42d1c4:	cmp	w0, w1
  42d1c8:	b.eq	42d884 <ferror@plt+0x2bb04>  // b.none
  42d1cc:	b	42e8cc <ferror@plt+0x2cb4c>
  42d1d0:	mov	w0, #0x1                   	// #1
  42d1d4:	str	w0, [sp, #528]
  42d1d8:	ldr	x0, [sp, #536]
  42d1dc:	ldr	w0, [x0, #44]
  42d1e0:	mov	w0, w0
  42d1e4:	mov	x2, x0
  42d1e8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d1ec:	add	x1, x0, #0x600
  42d1f0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d1f4:	add	x0, x0, #0x638
  42d1f8:	bl	401920 <ngettext@plt>
  42d1fc:	mov	x19, x0
  42d200:	ldr	x1, [sp, #536]
  42d204:	ldr	x0, [sp, #56]
  42d208:	bl	40ee18 <ferror@plt+0xd098>
  42d20c:	mov	x1, x0
  42d210:	ldr	x0, [sp, #536]
  42d214:	ldr	w0, [x0, #44]
  42d218:	mov	w2, w0
  42d21c:	mov	x0, x19
  42d220:	bl	401cf0 <printf@plt>
  42d224:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d228:	add	x0, x0, #0x670
  42d22c:	bl	401d40 <gettext@plt>
  42d230:	bl	401cf0 <printf@plt>
  42d234:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42d238:	add	x0, x0, #0x708
  42d23c:	ldr	x3, [x0]
  42d240:	ldr	x0, [sp, #536]
  42d244:	ldr	x0, [x0, #16]
  42d248:	mov	x2, x0
  42d24c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42d250:	add	x1, x0, #0xf20
  42d254:	mov	x0, x3
  42d258:	bl	401d60 <fprintf@plt>
  42d25c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d260:	add	x0, x0, #0x680
  42d264:	bl	401d40 <gettext@plt>
  42d268:	mov	x20, x0
  42d26c:	ldr	x0, [sp, #536]
  42d270:	ldr	x0, [x0, #24]
  42d274:	mov	x21, x0
  42d278:	ldr	x0, [sp, #536]
  42d27c:	ldr	w19, [x0, #40]
  42d280:	ldr	x0, [sp, #536]
  42d284:	ldr	w0, [x0, #40]
  42d288:	mov	w0, w0
  42d28c:	mov	x1, x0
  42d290:	ldr	x0, [sp, #56]
  42d294:	bl	40f068 <ferror@plt+0xd2e8>
  42d298:	mov	x3, x0
  42d29c:	mov	w2, w19
  42d2a0:	mov	x1, x21
  42d2a4:	mov	x0, x20
  42d2a8:	bl	401cf0 <printf@plt>
  42d2ac:	ldr	x0, [sp, #536]
  42d2b0:	ldr	x0, [x0, #24]
  42d2b4:	mov	x20, x0
  42d2b8:	ldr	x0, [sp, #536]
  42d2bc:	ldr	x19, [x0, #32]
  42d2c0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d2c4:	add	x0, x0, #0x6a8
  42d2c8:	bl	401d40 <gettext@plt>
  42d2cc:	mov	x5, x0
  42d2d0:	mov	x4, x19
  42d2d4:	mov	x3, #0x1                   	// #1
  42d2d8:	mov	x2, x20
  42d2dc:	ldr	x1, [sp, #56]
  42d2e0:	mov	x0, #0x0                   	// #0
  42d2e4:	bl	40e704 <ferror@plt+0xc984>
  42d2e8:	str	x0, [sp, #288]
  42d2ec:	ldr	x0, [sp, #288]
  42d2f0:	cmp	x0, #0x0
  42d2f4:	b.eq	42e8d4 <ferror@plt+0x2cb54>  // b.none
  42d2f8:	ldr	x0, [sp, #536]
  42d2fc:	ldr	x0, [x0, #32]
  42d300:	ldr	x1, [sp, #288]
  42d304:	add	x0, x1, x0
  42d308:	str	x0, [sp, #280]
  42d30c:	str	xzr, [sp, #512]
  42d310:	ldr	x0, [sp, #512]
  42d314:	str	x0, [sp, #520]
  42d318:	b	42d818 <ferror@plt+0x2ba98>
  42d31c:	ldr	x1, [sp, #288]
  42d320:	ldr	x0, [sp, #520]
  42d324:	add	x0, x1, x0
  42d328:	str	x0, [sp, #504]
  42d32c:	ldr	x0, [sp, #504]
  42d330:	add	x0, x0, #0x14
  42d334:	ldr	x1, [sp, #280]
  42d338:	cmp	x1, x0
  42d33c:	b.cc	42d834 <ferror@plt+0x2bab4>  // b.lo, b.ul, b.last
  42d340:	ldr	x0, [sp, #504]
  42d344:	str	x0, [sp, #272]
  42d348:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42d34c:	add	x0, x0, #0x580
  42d350:	ldr	x2, [x0]
  42d354:	ldr	x0, [sp, #272]
  42d358:	mov	w1, #0x2                   	// #2
  42d35c:	blr	x2
  42d360:	and	w0, w0, #0xffff
  42d364:	strh	w0, [sp, #120]
  42d368:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42d36c:	add	x0, x0, #0x580
  42d370:	ldr	x2, [x0]
  42d374:	ldr	x0, [sp, #272]
  42d378:	add	x0, x0, #0x2
  42d37c:	mov	w1, #0x2                   	// #2
  42d380:	blr	x2
  42d384:	and	w0, w0, #0xffff
  42d388:	strh	w0, [sp, #122]
  42d38c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42d390:	add	x0, x0, #0x580
  42d394:	ldr	x2, [x0]
  42d398:	ldr	x0, [sp, #272]
  42d39c:	add	x0, x0, #0x4
  42d3a0:	mov	w1, #0x2                   	// #2
  42d3a4:	blr	x2
  42d3a8:	and	w0, w0, #0xffff
  42d3ac:	strh	w0, [sp, #124]
  42d3b0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42d3b4:	add	x0, x0, #0x580
  42d3b8:	ldr	x2, [x0]
  42d3bc:	ldr	x0, [sp, #272]
  42d3c0:	add	x0, x0, #0x6
  42d3c4:	mov	w1, #0x2                   	// #2
  42d3c8:	blr	x2
  42d3cc:	and	w0, w0, #0xffff
  42d3d0:	strh	w0, [sp, #126]
  42d3d4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42d3d8:	add	x0, x0, #0x580
  42d3dc:	ldr	x2, [x0]
  42d3e0:	ldr	x0, [sp, #272]
  42d3e4:	add	x0, x0, #0x8
  42d3e8:	mov	w1, #0x4                   	// #4
  42d3ec:	blr	x2
  42d3f0:	str	x0, [sp, #128]
  42d3f4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42d3f8:	add	x0, x0, #0x580
  42d3fc:	ldr	x2, [x0]
  42d400:	ldr	x0, [sp, #272]
  42d404:	add	x0, x0, #0xc
  42d408:	mov	w1, #0x4                   	// #4
  42d40c:	blr	x2
  42d410:	str	x0, [sp, #136]
  42d414:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42d418:	add	x0, x0, #0x580
  42d41c:	ldr	x2, [x0]
  42d420:	ldr	x0, [sp, #272]
  42d424:	add	x0, x0, #0x10
  42d428:	mov	w1, #0x4                   	// #4
  42d42c:	blr	x2
  42d430:	str	x0, [sp, #144]
  42d434:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d438:	add	x0, x0, #0x6c8
  42d43c:	bl	401d40 <gettext@plt>
  42d440:	mov	x19, x0
  42d444:	ldrh	w0, [sp, #120]
  42d448:	mov	w20, w0
  42d44c:	ldrh	w0, [sp, #122]
  42d450:	bl	42cf50 <ferror@plt+0x2b1d0>
  42d454:	mov	x3, x0
  42d458:	mov	w2, w20
  42d45c:	ldr	x1, [sp, #520]
  42d460:	mov	x0, x19
  42d464:	bl	401cf0 <printf@plt>
  42d468:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d46c:	add	x0, x0, #0x6e8
  42d470:	bl	401d40 <gettext@plt>
  42d474:	ldrh	w1, [sp, #124]
  42d478:	mov	w3, w1
  42d47c:	ldrh	w1, [sp, #126]
  42d480:	mov	w2, w1
  42d484:	mov	w1, w3
  42d488:	bl	401cf0 <printf@plt>
  42d48c:	ldr	x0, [sp, #136]
  42d490:	ldr	x2, [sp, #280]
  42d494:	ldr	x1, [sp, #504]
  42d498:	sub	x1, x2, x1
  42d49c:	cmp	x0, x1
  42d4a0:	b.hi	42d83c <ferror@plt+0x2babc>  // b.pmore
  42d4a4:	ldr	x0, [sp, #136]
  42d4a8:	ldr	x1, [sp, #504]
  42d4ac:	add	x0, x1, x0
  42d4b0:	str	x0, [sp, #504]
  42d4b4:	ldr	x0, [sp, #504]
  42d4b8:	add	x0, x0, #0x8
  42d4bc:	ldr	x1, [sp, #280]
  42d4c0:	cmp	x1, x0
  42d4c4:	b.cc	42d844 <ferror@plt+0x2bac4>  // b.lo, b.ul, b.last
  42d4c8:	ldr	x0, [sp, #504]
  42d4cc:	str	x0, [sp, #264]
  42d4d0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42d4d4:	add	x0, x0, #0x580
  42d4d8:	ldr	x2, [x0]
  42d4dc:	ldr	x0, [sp, #264]
  42d4e0:	mov	w1, #0x4                   	// #4
  42d4e4:	blr	x2
  42d4e8:	str	x0, [sp, #72]
  42d4ec:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42d4f0:	add	x0, x0, #0x580
  42d4f4:	ldr	x2, [x0]
  42d4f8:	ldr	x0, [sp, #264]
  42d4fc:	add	x0, x0, #0x4
  42d500:	mov	w1, #0x4                   	// #4
  42d504:	blr	x2
  42d508:	str	x0, [sp, #80]
  42d50c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42d510:	add	x0, x0, #0x740
  42d514:	ldr	x0, [x0]
  42d518:	cmp	x0, #0x0
  42d51c:	b.eq	42d56c <ferror@plt+0x2b7ec>  // b.none
  42d520:	ldr	x1, [sp, #72]
  42d524:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42d528:	add	x0, x0, #0x748
  42d52c:	ldr	x0, [x0]
  42d530:	cmp	x1, x0
  42d534:	b.cs	42d56c <ferror@plt+0x2b7ec>  // b.hs, b.nlast
  42d538:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d53c:	add	x0, x0, #0x700
  42d540:	bl	401d40 <gettext@plt>
  42d544:	mov	x2, x0
  42d548:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42d54c:	add	x0, x0, #0x740
  42d550:	ldr	x1, [x0]
  42d554:	ldr	x0, [sp, #72]
  42d558:	add	x0, x1, x0
  42d55c:	mov	x1, x0
  42d560:	mov	x0, x2
  42d564:	bl	401cf0 <printf@plt>
  42d568:	b	42d58c <ferror@plt+0x2b80c>
  42d56c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d570:	add	x0, x0, #0x710
  42d574:	bl	401d40 <gettext@plt>
  42d578:	mov	x2, x0
  42d57c:	ldr	x0, [sp, #72]
  42d580:	mov	x1, x0
  42d584:	mov	x0, x2
  42d588:	bl	401cf0 <printf@plt>
  42d58c:	ldr	x0, [sp, #136]
  42d590:	ldr	x1, [sp, #520]
  42d594:	add	x0, x1, x0
  42d598:	str	x0, [sp, #496]
  42d59c:	mov	w0, #0x1                   	// #1
  42d5a0:	str	w0, [sp, #492]
  42d5a4:	b	42d72c <ferror@plt+0x2b9ac>
  42d5a8:	ldr	x0, [sp, #80]
  42d5ac:	cmp	x0, #0x7
  42d5b0:	b.hi	42d600 <ferror@plt+0x2b880>  // b.pmore
  42d5b4:	ldrh	w0, [sp, #126]
  42d5b8:	sub	w0, w0, #0x1
  42d5bc:	ldr	w1, [sp, #492]
  42d5c0:	cmp	w1, w0
  42d5c4:	b.ne	42d5d4 <ferror@plt+0x2b854>  // b.any
  42d5c8:	ldr	x0, [sp, #80]
  42d5cc:	cmp	x0, #0x0
  42d5d0:	b.eq	42d600 <ferror@plt+0x2b880>  // b.none
  42d5d4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d5d8:	add	x0, x0, #0x728
  42d5dc:	bl	401d40 <gettext@plt>
  42d5e0:	mov	x2, x0
  42d5e4:	ldr	x0, [sp, #80]
  42d5e8:	mov	x1, x0
  42d5ec:	mov	x0, x2
  42d5f0:	bl	46efd4 <warn@@Base>
  42d5f4:	ldrh	w0, [sp, #126]
  42d5f8:	str	w0, [sp, #492]
  42d5fc:	b	42d750 <ferror@plt+0x2b9d0>
  42d600:	ldr	x0, [sp, #80]
  42d604:	ldr	x2, [sp, #280]
  42d608:	ldr	x1, [sp, #504]
  42d60c:	sub	x1, x2, x1
  42d610:	cmp	x0, x1
  42d614:	b.hi	42d744 <ferror@plt+0x2b9c4>  // b.pmore
  42d618:	ldr	x0, [sp, #80]
  42d61c:	ldr	x1, [sp, #496]
  42d620:	add	x0, x1, x0
  42d624:	str	x0, [sp, #496]
  42d628:	ldr	x0, [sp, #80]
  42d62c:	ldr	x1, [sp, #504]
  42d630:	add	x0, x1, x0
  42d634:	str	x0, [sp, #504]
  42d638:	ldr	x0, [sp, #504]
  42d63c:	add	x0, x0, #0x8
  42d640:	ldr	x1, [sp, #280]
  42d644:	cmp	x1, x0
  42d648:	b.cc	42d74c <ferror@plt+0x2b9cc>  // b.lo, b.ul, b.last
  42d64c:	ldr	x0, [sp, #504]
  42d650:	str	x0, [sp, #264]
  42d654:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42d658:	add	x0, x0, #0x580
  42d65c:	ldr	x2, [x0]
  42d660:	ldr	x0, [sp, #264]
  42d664:	mov	w1, #0x4                   	// #4
  42d668:	blr	x2
  42d66c:	str	x0, [sp, #72]
  42d670:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42d674:	add	x0, x0, #0x580
  42d678:	ldr	x2, [x0]
  42d67c:	ldr	x0, [sp, #264]
  42d680:	add	x0, x0, #0x4
  42d684:	mov	w1, #0x4                   	// #4
  42d688:	blr	x2
  42d68c:	str	x0, [sp, #80]
  42d690:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42d694:	add	x0, x0, #0x740
  42d698:	ldr	x0, [x0]
  42d69c:	cmp	x0, #0x0
  42d6a0:	b.eq	42d6f8 <ferror@plt+0x2b978>  // b.none
  42d6a4:	ldr	x1, [sp, #72]
  42d6a8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42d6ac:	add	x0, x0, #0x748
  42d6b0:	ldr	x0, [x0]
  42d6b4:	cmp	x1, x0
  42d6b8:	b.cs	42d6f8 <ferror@plt+0x2b978>  // b.hs, b.nlast
  42d6bc:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d6c0:	add	x0, x0, #0x748
  42d6c4:	bl	401d40 <gettext@plt>
  42d6c8:	mov	x4, x0
  42d6cc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42d6d0:	add	x0, x0, #0x740
  42d6d4:	ldr	x1, [x0]
  42d6d8:	ldr	x0, [sp, #72]
  42d6dc:	add	x0, x1, x0
  42d6e0:	mov	x3, x0
  42d6e4:	ldr	w2, [sp, #492]
  42d6e8:	ldr	x1, [sp, #496]
  42d6ec:	mov	x0, x4
  42d6f0:	bl	401cf0 <printf@plt>
  42d6f4:	b	42d720 <ferror@plt+0x2b9a0>
  42d6f8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d6fc:	add	x0, x0, #0x768
  42d700:	bl	401d40 <gettext@plt>
  42d704:	mov	x4, x0
  42d708:	ldr	x0, [sp, #72]
  42d70c:	mov	x3, x0
  42d710:	ldr	w2, [sp, #492]
  42d714:	ldr	x1, [sp, #496]
  42d718:	mov	x0, x4
  42d71c:	bl	401cf0 <printf@plt>
  42d720:	ldr	w0, [sp, #492]
  42d724:	add	w0, w0, #0x1
  42d728:	str	w0, [sp, #492]
  42d72c:	ldrh	w0, [sp, #126]
  42d730:	mov	w1, w0
  42d734:	ldr	w0, [sp, #492]
  42d738:	cmp	w0, w1
  42d73c:	b.lt	42d5a8 <ferror@plt+0x2b828>  // b.tstop
  42d740:	b	42d750 <ferror@plt+0x2b9d0>
  42d744:	nop
  42d748:	b	42d750 <ferror@plt+0x2b9d0>
  42d74c:	nop
  42d750:	ldrh	w0, [sp, #126]
  42d754:	mov	w1, w0
  42d758:	ldr	w0, [sp, #492]
  42d75c:	cmp	w0, w1
  42d760:	b.ge	42d774 <ferror@plt+0x2b9f4>  // b.tcont
  42d764:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d768:	add	x0, x0, #0x790
  42d76c:	bl	401d40 <gettext@plt>
  42d770:	bl	401cf0 <printf@plt>
  42d774:	ldr	x0, [sp, #144]
  42d778:	cmp	x0, #0x13
  42d77c:	b.hi	42d7dc <ferror@plt+0x2ba5c>  // b.pmore
  42d780:	ldr	x0, [sp, #536]
  42d784:	ldr	w0, [x0, #44]
  42d788:	sub	w0, w0, #0x1
  42d78c:	mov	w0, w0
  42d790:	ldr	x1, [sp, #512]
  42d794:	cmp	x1, x0
  42d798:	b.ne	42d7a8 <ferror@plt+0x2ba28>  // b.any
  42d79c:	ldr	x0, [sp, #144]
  42d7a0:	cmp	x0, #0x0
  42d7a4:	b.eq	42d7dc <ferror@plt+0x2ba5c>  // b.none
  42d7a8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d7ac:	add	x0, x0, #0x7b8
  42d7b0:	bl	401d40 <gettext@plt>
  42d7b4:	mov	x2, x0
  42d7b8:	ldr	x0, [sp, #144]
  42d7bc:	mov	x1, x0
  42d7c0:	mov	x0, x2
  42d7c4:	bl	46efd4 <warn@@Base>
  42d7c8:	ldr	x0, [sp, #536]
  42d7cc:	ldr	w0, [x0, #44]
  42d7d0:	mov	w0, w0
  42d7d4:	str	x0, [sp, #512]
  42d7d8:	b	42d850 <ferror@plt+0x2bad0>
  42d7dc:	ldr	x0, [sp, #144]
  42d7e0:	ldr	x2, [sp, #288]
  42d7e4:	ldr	x1, [sp, #520]
  42d7e8:	add	x1, x2, x1
  42d7ec:	ldr	x2, [sp, #280]
  42d7f0:	sub	x1, x2, x1
  42d7f4:	cmp	x0, x1
  42d7f8:	b.hi	42d84c <ferror@plt+0x2bacc>  // b.pmore
  42d7fc:	ldr	x0, [sp, #144]
  42d800:	ldr	x1, [sp, #520]
  42d804:	add	x0, x1, x0
  42d808:	str	x0, [sp, #520]
  42d80c:	ldr	x0, [sp, #512]
  42d810:	add	x0, x0, #0x1
  42d814:	str	x0, [sp, #512]
  42d818:	ldr	x0, [sp, #536]
  42d81c:	ldr	w0, [x0, #44]
  42d820:	mov	w0, w0
  42d824:	ldr	x1, [sp, #512]
  42d828:	cmp	x1, x0
  42d82c:	b.cc	42d31c <ferror@plt+0x2b59c>  // b.lo, b.ul, b.last
  42d830:	b	42d850 <ferror@plt+0x2bad0>
  42d834:	nop
  42d838:	b	42d850 <ferror@plt+0x2bad0>
  42d83c:	nop
  42d840:	b	42d850 <ferror@plt+0x2bad0>
  42d844:	nop
  42d848:	b	42d850 <ferror@plt+0x2bad0>
  42d84c:	nop
  42d850:	ldr	x0, [sp, #536]
  42d854:	ldr	w0, [x0, #44]
  42d858:	mov	w0, w0
  42d85c:	ldr	x1, [sp, #512]
  42d860:	cmp	x1, x0
  42d864:	b.cs	42d878 <ferror@plt+0x2baf8>  // b.hs, b.nlast
  42d868:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d86c:	add	x0, x0, #0x7d8
  42d870:	bl	401d40 <gettext@plt>
  42d874:	bl	401cf0 <printf@plt>
  42d878:	ldr	x0, [sp, #288]
  42d87c:	bl	401c10 <free@plt>
  42d880:	b	42e8f8 <ferror@plt+0x2cb78>
  42d884:	mov	w0, #0x1                   	// #1
  42d888:	str	w0, [sp, #528]
  42d88c:	ldr	x0, [sp, #536]
  42d890:	ldr	w0, [x0, #44]
  42d894:	mov	w0, w0
  42d898:	mov	x2, x0
  42d89c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d8a0:	add	x1, x0, #0x808
  42d8a4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d8a8:	add	x0, x0, #0x840
  42d8ac:	bl	401920 <ngettext@plt>
  42d8b0:	mov	x19, x0
  42d8b4:	ldr	x1, [sp, #536]
  42d8b8:	ldr	x0, [sp, #56]
  42d8bc:	bl	40ee18 <ferror@plt+0xd098>
  42d8c0:	mov	x1, x0
  42d8c4:	ldr	x0, [sp, #536]
  42d8c8:	ldr	w0, [x0, #44]
  42d8cc:	mov	w2, w0
  42d8d0:	mov	x0, x19
  42d8d4:	bl	401cf0 <printf@plt>
  42d8d8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d8dc:	add	x0, x0, #0x670
  42d8e0:	bl	401d40 <gettext@plt>
  42d8e4:	bl	401cf0 <printf@plt>
  42d8e8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42d8ec:	add	x0, x0, #0x708
  42d8f0:	ldr	x3, [x0]
  42d8f4:	ldr	x0, [sp, #536]
  42d8f8:	ldr	x0, [x0, #16]
  42d8fc:	mov	x2, x0
  42d900:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42d904:	add	x1, x0, #0xf20
  42d908:	mov	x0, x3
  42d90c:	bl	401d60 <fprintf@plt>
  42d910:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d914:	add	x0, x0, #0x680
  42d918:	bl	401d40 <gettext@plt>
  42d91c:	mov	x20, x0
  42d920:	ldr	x0, [sp, #536]
  42d924:	ldr	x0, [x0, #24]
  42d928:	mov	x21, x0
  42d92c:	ldr	x0, [sp, #536]
  42d930:	ldr	w19, [x0, #40]
  42d934:	ldr	x0, [sp, #536]
  42d938:	ldr	w0, [x0, #40]
  42d93c:	mov	w0, w0
  42d940:	mov	x1, x0
  42d944:	ldr	x0, [sp, #56]
  42d948:	bl	40f068 <ferror@plt+0xd2e8>
  42d94c:	mov	x3, x0
  42d950:	mov	w2, w19
  42d954:	mov	x1, x21
  42d958:	mov	x0, x20
  42d95c:	bl	401cf0 <printf@plt>
  42d960:	ldr	x0, [sp, #536]
  42d964:	ldr	x0, [x0, #24]
  42d968:	mov	x20, x0
  42d96c:	ldr	x0, [sp, #536]
  42d970:	ldr	x19, [x0, #32]
  42d974:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42d978:	add	x0, x0, #0x870
  42d97c:	bl	401d40 <gettext@plt>
  42d980:	mov	x5, x0
  42d984:	mov	x4, x19
  42d988:	mov	x3, #0x1                   	// #1
  42d98c:	mov	x2, x20
  42d990:	ldr	x1, [sp, #56]
  42d994:	mov	x0, #0x0                   	// #0
  42d998:	bl	40e704 <ferror@plt+0xc984>
  42d99c:	str	x0, [sp, #320]
  42d9a0:	ldr	x0, [sp, #320]
  42d9a4:	cmp	x0, #0x0
  42d9a8:	b.eq	42e8dc <ferror@plt+0x2cb5c>  // b.none
  42d9ac:	ldr	x0, [sp, #536]
  42d9b0:	ldr	x0, [x0, #32]
  42d9b4:	ldr	x1, [sp, #320]
  42d9b8:	add	x0, x1, x0
  42d9bc:	str	x0, [sp, #312]
  42d9c0:	str	xzr, [sp, #472]
  42d9c4:	ldr	x0, [sp, #472]
  42d9c8:	str	x0, [sp, #480]
  42d9cc:	b	42de8c <ferror@plt+0x2c10c>
  42d9d0:	ldr	x1, [sp, #320]
  42d9d4:	ldr	x0, [sp, #480]
  42d9d8:	add	x0, x1, x0
  42d9dc:	str	x0, [sp, #448]
  42d9e0:	ldr	x0, [sp, #448]
  42d9e4:	add	x0, x0, #0x10
  42d9e8:	ldr	x1, [sp, #312]
  42d9ec:	cmp	x1, x0
  42d9f0:	b.cc	42dea8 <ferror@plt+0x2c128>  // b.lo, b.ul, b.last
  42d9f4:	ldr	x0, [sp, #448]
  42d9f8:	str	x0, [sp, #304]
  42d9fc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42da00:	add	x0, x0, #0x580
  42da04:	ldr	x2, [x0]
  42da08:	ldr	x0, [sp, #304]
  42da0c:	mov	w1, #0x2                   	// #2
  42da10:	blr	x2
  42da14:	and	w0, w0, #0xffff
  42da18:	strh	w0, [sp, #120]
  42da1c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42da20:	add	x0, x0, #0x580
  42da24:	ldr	x2, [x0]
  42da28:	ldr	x0, [sp, #304]
  42da2c:	add	x0, x0, #0x2
  42da30:	mov	w1, #0x2                   	// #2
  42da34:	blr	x2
  42da38:	and	w0, w0, #0xffff
  42da3c:	strh	w0, [sp, #122]
  42da40:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42da44:	add	x0, x0, #0x580
  42da48:	ldr	x2, [x0]
  42da4c:	ldr	x0, [sp, #304]
  42da50:	add	x0, x0, #0x4
  42da54:	mov	w1, #0x4                   	// #4
  42da58:	blr	x2
  42da5c:	str	x0, [sp, #128]
  42da60:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42da64:	add	x0, x0, #0x580
  42da68:	ldr	x2, [x0]
  42da6c:	ldr	x0, [sp, #304]
  42da70:	add	x0, x0, #0x8
  42da74:	mov	w1, #0x4                   	// #4
  42da78:	blr	x2
  42da7c:	str	x0, [sp, #136]
  42da80:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42da84:	add	x0, x0, #0x580
  42da88:	ldr	x2, [x0]
  42da8c:	ldr	x0, [sp, #304]
  42da90:	add	x0, x0, #0xc
  42da94:	mov	w1, #0x4                   	// #4
  42da98:	blr	x2
  42da9c:	str	x0, [sp, #144]
  42daa0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42daa4:	add	x0, x0, #0x888
  42daa8:	bl	401d40 <gettext@plt>
  42daac:	ldrh	w1, [sp, #120]
  42dab0:	mov	w2, w1
  42dab4:	ldr	x1, [sp, #480]
  42dab8:	bl	401cf0 <printf@plt>
  42dabc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42dac0:	add	x0, x0, #0x740
  42dac4:	ldr	x0, [x0]
  42dac8:	cmp	x0, #0x0
  42dacc:	b.eq	42db1c <ferror@plt+0x2bd9c>  // b.none
  42dad0:	ldr	x1, [sp, #128]
  42dad4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42dad8:	add	x0, x0, #0x748
  42dadc:	ldr	x0, [x0]
  42dae0:	cmp	x1, x0
  42dae4:	b.cs	42db1c <ferror@plt+0x2bd9c>  // b.hs, b.nlast
  42dae8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42daec:	add	x0, x0, #0x8a0
  42daf0:	bl	401d40 <gettext@plt>
  42daf4:	mov	x2, x0
  42daf8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42dafc:	add	x0, x0, #0x740
  42db00:	ldr	x1, [x0]
  42db04:	ldr	x0, [sp, #128]
  42db08:	add	x0, x1, x0
  42db0c:	mov	x1, x0
  42db10:	mov	x0, x2
  42db14:	bl	401cf0 <printf@plt>
  42db18:	b	42db3c <ferror@plt+0x2bdbc>
  42db1c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42db20:	add	x0, x0, #0x8b0
  42db24:	bl	401d40 <gettext@plt>
  42db28:	mov	x2, x0
  42db2c:	ldr	x0, [sp, #128]
  42db30:	mov	x1, x0
  42db34:	mov	x0, x2
  42db38:	bl	401cf0 <printf@plt>
  42db3c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42db40:	add	x0, x0, #0x8c0
  42db44:	bl	401d40 <gettext@plt>
  42db48:	ldrh	w1, [sp, #122]
  42db4c:	bl	401cf0 <printf@plt>
  42db50:	ldr	x0, [sp, #136]
  42db54:	ldr	x2, [sp, #312]
  42db58:	ldr	x1, [sp, #448]
  42db5c:	sub	x1, x2, x1
  42db60:	cmp	x0, x1
  42db64:	b.hi	42deb0 <ferror@plt+0x2c130>  // b.pmore
  42db68:	ldr	x0, [sp, #136]
  42db6c:	ldr	x1, [sp, #448]
  42db70:	add	x0, x1, x0
  42db74:	str	x0, [sp, #448]
  42db78:	str	wzr, [sp, #460]
  42db7c:	ldr	x0, [sp, #136]
  42db80:	ldr	x1, [sp, #480]
  42db84:	add	x0, x1, x0
  42db88:	str	x0, [sp, #464]
  42db8c:	b	42dda0 <ferror@plt+0x2c020>
  42db90:	ldr	x0, [sp, #448]
  42db94:	add	x0, x0, #0x10
  42db98:	ldr	x1, [sp, #312]
  42db9c:	cmp	x1, x0
  42dba0:	b.cc	42ddb8 <ferror@plt+0x2c038>  // b.lo, b.ul, b.last
  42dba4:	ldr	x0, [sp, #448]
  42dba8:	str	x0, [sp, #296]
  42dbac:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42dbb0:	add	x0, x0, #0x580
  42dbb4:	ldr	x2, [x0]
  42dbb8:	ldr	x0, [sp, #296]
  42dbbc:	mov	w1, #0x4                   	// #4
  42dbc0:	blr	x2
  42dbc4:	str	x0, [sp, #72]
  42dbc8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42dbcc:	add	x0, x0, #0x580
  42dbd0:	ldr	x2, [x0]
  42dbd4:	ldr	x0, [sp, #296]
  42dbd8:	add	x0, x0, #0x4
  42dbdc:	mov	w1, #0x2                   	// #2
  42dbe0:	blr	x2
  42dbe4:	and	w0, w0, #0xffff
  42dbe8:	strh	w0, [sp, #80]
  42dbec:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42dbf0:	add	x0, x0, #0x580
  42dbf4:	ldr	x2, [x0]
  42dbf8:	ldr	x0, [sp, #296]
  42dbfc:	add	x0, x0, #0x6
  42dc00:	mov	w1, #0x2                   	// #2
  42dc04:	blr	x2
  42dc08:	and	w0, w0, #0xffff
  42dc0c:	strh	w0, [sp, #82]
  42dc10:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42dc14:	add	x0, x0, #0x580
  42dc18:	ldr	x2, [x0]
  42dc1c:	ldr	x0, [sp, #296]
  42dc20:	add	x0, x0, #0x8
  42dc24:	mov	w1, #0x4                   	// #4
  42dc28:	blr	x2
  42dc2c:	str	x0, [sp, #88]
  42dc30:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42dc34:	add	x0, x0, #0x580
  42dc38:	ldr	x2, [x0]
  42dc3c:	ldr	x0, [sp, #296]
  42dc40:	add	x0, x0, #0xc
  42dc44:	mov	w1, #0x4                   	// #4
  42dc48:	blr	x2
  42dc4c:	str	x0, [sp, #96]
  42dc50:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42dc54:	add	x0, x0, #0x740
  42dc58:	ldr	x0, [x0]
  42dc5c:	cmp	x0, #0x0
  42dc60:	b.eq	42dcb4 <ferror@plt+0x2bf34>  // b.none
  42dc64:	ldr	x1, [sp, #88]
  42dc68:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42dc6c:	add	x0, x0, #0x748
  42dc70:	ldr	x0, [x0]
  42dc74:	cmp	x1, x0
  42dc78:	b.cs	42dcb4 <ferror@plt+0x2bf34>  // b.hs, b.nlast
  42dc7c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42dc80:	add	x0, x0, #0x8d0
  42dc84:	bl	401d40 <gettext@plt>
  42dc88:	mov	x3, x0
  42dc8c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42dc90:	add	x0, x0, #0x740
  42dc94:	ldr	x1, [x0]
  42dc98:	ldr	x0, [sp, #88]
  42dc9c:	add	x0, x1, x0
  42dca0:	mov	x2, x0
  42dca4:	ldr	x1, [sp, #464]
  42dca8:	mov	x0, x3
  42dcac:	bl	401cf0 <printf@plt>
  42dcb0:	b	42dcd8 <ferror@plt+0x2bf58>
  42dcb4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42dcb8:	add	x0, x0, #0x8e8
  42dcbc:	bl	401d40 <gettext@plt>
  42dcc0:	mov	x3, x0
  42dcc4:	ldr	x0, [sp, #88]
  42dcc8:	mov	x2, x0
  42dccc:	ldr	x1, [sp, #464]
  42dcd0:	mov	x0, x3
  42dcd4:	bl	401cf0 <printf@plt>
  42dcd8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42dcdc:	add	x0, x0, #0x908
  42dce0:	bl	401d40 <gettext@plt>
  42dce4:	mov	x19, x0
  42dce8:	ldrh	w0, [sp, #80]
  42dcec:	bl	42cf50 <ferror@plt+0x2b1d0>
  42dcf0:	ldrh	w1, [sp, #82]
  42dcf4:	mov	w2, w1
  42dcf8:	mov	x1, x0
  42dcfc:	mov	x0, x19
  42dd00:	bl	401cf0 <printf@plt>
  42dd04:	ldr	x0, [sp, #96]
  42dd08:	cmp	x0, #0xf
  42dd0c:	b.hi	42dd5c <ferror@plt+0x2bfdc>  // b.pmore
  42dd10:	ldrh	w0, [sp, #122]
  42dd14:	sub	w0, w0, #0x1
  42dd18:	ldr	w1, [sp, #460]
  42dd1c:	cmp	w1, w0
  42dd20:	b.ne	42dd30 <ferror@plt+0x2bfb0>  // b.any
  42dd24:	ldr	x0, [sp, #96]
  42dd28:	cmp	x0, #0x0
  42dd2c:	b.eq	42dd5c <ferror@plt+0x2bfdc>  // b.none
  42dd30:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42dd34:	add	x0, x0, #0x928
  42dd38:	bl	401d40 <gettext@plt>
  42dd3c:	mov	x2, x0
  42dd40:	ldr	x0, [sp, #96]
  42dd44:	mov	x1, x0
  42dd48:	mov	x0, x2
  42dd4c:	bl	46efd4 <warn@@Base>
  42dd50:	ldrh	w0, [sp, #122]
  42dd54:	str	w0, [sp, #460]
  42dd58:	b	42ddc4 <ferror@plt+0x2c044>
  42dd5c:	ldr	x0, [sp, #96]
  42dd60:	ldr	x2, [sp, #312]
  42dd64:	ldr	x1, [sp, #448]
  42dd68:	sub	x1, x2, x1
  42dd6c:	cmp	x0, x1
  42dd70:	b.hi	42ddc0 <ferror@plt+0x2c040>  // b.pmore
  42dd74:	ldr	x0, [sp, #96]
  42dd78:	ldr	x1, [sp, #464]
  42dd7c:	add	x0, x1, x0
  42dd80:	str	x0, [sp, #464]
  42dd84:	ldr	x0, [sp, #96]
  42dd88:	ldr	x1, [sp, #448]
  42dd8c:	add	x0, x1, x0
  42dd90:	str	x0, [sp, #448]
  42dd94:	ldr	w0, [sp, #460]
  42dd98:	add	w0, w0, #0x1
  42dd9c:	str	w0, [sp, #460]
  42dda0:	ldrh	w0, [sp, #122]
  42dda4:	mov	w1, w0
  42dda8:	ldr	w0, [sp, #460]
  42ddac:	cmp	w0, w1
  42ddb0:	b.lt	42db90 <ferror@plt+0x2be10>  // b.tstop
  42ddb4:	b	42ddc4 <ferror@plt+0x2c044>
  42ddb8:	nop
  42ddbc:	b	42ddc4 <ferror@plt+0x2c044>
  42ddc0:	nop
  42ddc4:	ldrh	w0, [sp, #122]
  42ddc8:	mov	w1, w0
  42ddcc:	ldr	w0, [sp, #460]
  42ddd0:	cmp	w0, w1
  42ddd4:	b.ge	42dde8 <ferror@plt+0x2c068>  // b.tcont
  42ddd8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42dddc:	add	x0, x0, #0x948
  42dde0:	bl	401d40 <gettext@plt>
  42dde4:	bl	46efd4 <warn@@Base>
  42dde8:	ldr	x0, [sp, #144]
  42ddec:	cmp	x0, #0xf
  42ddf0:	b.hi	42de50 <ferror@plt+0x2c0d0>  // b.pmore
  42ddf4:	ldr	x0, [sp, #536]
  42ddf8:	ldr	w0, [x0, #44]
  42ddfc:	sub	w0, w0, #0x1
  42de00:	mov	w0, w0
  42de04:	ldr	x1, [sp, #472]
  42de08:	cmp	x1, x0
  42de0c:	b.ne	42de1c <ferror@plt+0x2c09c>  // b.any
  42de10:	ldr	x0, [sp, #144]
  42de14:	cmp	x0, #0x0
  42de18:	b.eq	42de50 <ferror@plt+0x2c0d0>  // b.none
  42de1c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42de20:	add	x0, x0, #0x978
  42de24:	bl	401d40 <gettext@plt>
  42de28:	mov	x2, x0
  42de2c:	ldr	x0, [sp, #144]
  42de30:	mov	x1, x0
  42de34:	mov	x0, x2
  42de38:	bl	46efd4 <warn@@Base>
  42de3c:	ldr	x0, [sp, #536]
  42de40:	ldr	w0, [x0, #44]
  42de44:	mov	w0, w0
  42de48:	str	x0, [sp, #472]
  42de4c:	b	42debc <ferror@plt+0x2c13c>
  42de50:	ldr	x0, [sp, #144]
  42de54:	ldr	x2, [sp, #320]
  42de58:	ldr	x1, [sp, #480]
  42de5c:	add	x1, x2, x1
  42de60:	ldr	x2, [sp, #312]
  42de64:	sub	x1, x2, x1
  42de68:	cmp	x0, x1
  42de6c:	b.hi	42deb8 <ferror@plt+0x2c138>  // b.pmore
  42de70:	ldr	x0, [sp, #144]
  42de74:	ldr	x1, [sp, #480]
  42de78:	add	x0, x1, x0
  42de7c:	str	x0, [sp, #480]
  42de80:	ldr	x0, [sp, #472]
  42de84:	add	x0, x0, #0x1
  42de88:	str	x0, [sp, #472]
  42de8c:	ldr	x0, [sp, #536]
  42de90:	ldr	w0, [x0, #44]
  42de94:	mov	w0, w0
  42de98:	ldr	x1, [sp, #472]
  42de9c:	cmp	x1, x0
  42dea0:	b.cc	42d9d0 <ferror@plt+0x2bc50>  // b.lo, b.ul, b.last
  42dea4:	b	42debc <ferror@plt+0x2c13c>
  42dea8:	nop
  42deac:	b	42debc <ferror@plt+0x2c13c>
  42deb0:	nop
  42deb4:	b	42debc <ferror@plt+0x2c13c>
  42deb8:	nop
  42debc:	ldr	x0, [sp, #536]
  42dec0:	ldr	w0, [x0, #44]
  42dec4:	mov	w0, w0
  42dec8:	ldr	x1, [sp, #472]
  42decc:	cmp	x1, x0
  42ded0:	b.cs	42dee4 <ferror@plt+0x2c164>  // b.hs, b.nlast
  42ded4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ded8:	add	x0, x0, #0x998
  42dedc:	bl	401d40 <gettext@plt>
  42dee0:	bl	46efd4 <warn@@Base>
  42dee4:	ldr	x0, [sp, #320]
  42dee8:	bl	401c10 <free@plt>
  42deec:	b	42e8f8 <ferror@plt+0x2cb78>
  42def0:	ldr	x0, [sp, #536]
  42def4:	ldr	w1, [x0, #40]
  42def8:	ldr	x0, [sp, #56]
  42defc:	ldr	w0, [x0, #100]
  42df00:	cmp	w1, w0
  42df04:	b.cs	42e8e4 <ferror@plt+0x2cb64>  // b.hs, b.nlast
  42df08:	ldr	x0, [sp, #56]
  42df0c:	ldr	x2, [x0, #112]
  42df10:	ldr	x0, [sp, #536]
  42df14:	ldr	w0, [x0, #40]
  42df18:	mov	w1, w0
  42df1c:	mov	x0, x1
  42df20:	lsl	x0, x0, #2
  42df24:	add	x0, x0, x1
  42df28:	lsl	x0, x0, #4
  42df2c:	add	x0, x2, x0
  42df30:	str	x0, [sp, #392]
  42df34:	ldr	x0, [sp, #536]
  42df38:	ldr	x0, [x0, #32]
  42df3c:	lsr	x0, x0, #1
  42df40:	str	x0, [sp, #384]
  42df44:	ldr	x0, [sp, #392]
  42df48:	ldr	w1, [x0, #40]
  42df4c:	ldr	x0, [sp, #56]
  42df50:	ldr	w0, [x0, #100]
  42df54:	cmp	w1, w0
  42df58:	b.cs	42e8ec <ferror@plt+0x2cb6c>  // b.hs, b.nlast
  42df5c:	mov	w0, #0x1                   	// #1
  42df60:	str	w0, [sp, #528]
  42df64:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42df68:	add	x0, x0, #0x968
  42df6c:	ldr	w0, [x0]
  42df70:	cmp	w0, #0x0
  42df74:	b.eq	42df90 <ferror@plt+0x2c210>  // b.none
  42df78:	add	x0, sp, #0x100
  42df7c:	mov	x2, x0
  42df80:	ldr	x1, [sp, #392]
  42df84:	ldr	x0, [sp, #56]
  42df88:	bl	41f104 <ferror@plt+0x1d384>
  42df8c:	b	42dfa4 <ferror@plt+0x2c224>
  42df90:	add	x0, sp, #0x100
  42df94:	mov	x2, x0
  42df98:	ldr	x1, [sp, #392]
  42df9c:	ldr	x0, [sp, #56]
  42dfa0:	bl	41f69c <ferror@plt+0x1d91c>
  42dfa4:	str	x0, [sp, #376]
  42dfa8:	ldr	x0, [sp, #376]
  42dfac:	cmp	x0, #0x0
  42dfb0:	b.eq	42e8f4 <ferror@plt+0x2cb74>  // b.none
  42dfb4:	ldr	x0, [sp, #56]
  42dfb8:	ldr	x2, [x0, #112]
  42dfbc:	ldr	x0, [sp, #392]
  42dfc0:	ldr	w0, [x0, #40]
  42dfc4:	mov	w1, w0
  42dfc8:	mov	x0, x1
  42dfcc:	lsl	x0, x0, #2
  42dfd0:	add	x0, x0, x1
  42dfd4:	lsl	x0, x0, #4
  42dfd8:	add	x0, x2, x0
  42dfdc:	str	x0, [sp, #368]
  42dfe0:	ldr	x0, [sp, #368]
  42dfe4:	ldr	x0, [x0, #24]
  42dfe8:	mov	x20, x0
  42dfec:	ldr	x0, [sp, #368]
  42dff0:	ldr	x19, [x0, #32]
  42dff4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42dff8:	add	x0, x0, #0x9c0
  42dffc:	bl	401d40 <gettext@plt>
  42e000:	mov	x5, x0
  42e004:	mov	x4, x19
  42e008:	mov	x3, #0x1                   	// #1
  42e00c:	mov	x2, x20
  42e010:	ldr	x1, [sp, #56]
  42e014:	mov	x0, #0x0                   	// #0
  42e018:	bl	40e704 <ferror@plt+0xc984>
  42e01c:	str	x0, [sp, #360]
  42e020:	ldr	x0, [sp, #360]
  42e024:	cmp	x0, #0x0
  42e028:	b.ne	42e038 <ferror@plt+0x2c2b8>  // b.any
  42e02c:	ldr	x0, [sp, #376]
  42e030:	bl	401c10 <free@plt>
  42e034:	b	42e8f8 <ferror@plt+0x2cb78>
  42e038:	ldr	x2, [sp, #384]
  42e03c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e040:	add	x1, x0, #0x9d8
  42e044:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e048:	add	x0, x0, #0xa10
  42e04c:	bl	401920 <ngettext@plt>
  42e050:	mov	x19, x0
  42e054:	ldr	x1, [sp, #536]
  42e058:	ldr	x0, [sp, #56]
  42e05c:	bl	40ee18 <ferror@plt+0xd098>
  42e060:	ldr	x2, [sp, #384]
  42e064:	mov	x1, x0
  42e068:	mov	x0, x19
  42e06c:	bl	401cf0 <printf@plt>
  42e070:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e074:	add	x0, x0, #0x670
  42e078:	bl	401d40 <gettext@plt>
  42e07c:	bl	401cf0 <printf@plt>
  42e080:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42e084:	add	x0, x0, #0x708
  42e088:	ldr	x3, [x0]
  42e08c:	ldr	x0, [sp, #536]
  42e090:	ldr	x0, [x0, #16]
  42e094:	mov	x2, x0
  42e098:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42e09c:	add	x1, x0, #0xf20
  42e0a0:	mov	x0, x3
  42e0a4:	bl	401d60 <fprintf@plt>
  42e0a8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e0ac:	add	x0, x0, #0x680
  42e0b0:	bl	401d40 <gettext@plt>
  42e0b4:	mov	x20, x0
  42e0b8:	ldr	x0, [sp, #536]
  42e0bc:	ldr	x0, [x0, #24]
  42e0c0:	mov	x21, x0
  42e0c4:	ldr	x0, [sp, #536]
  42e0c8:	ldr	w19, [x0, #40]
  42e0cc:	ldr	x1, [sp, #392]
  42e0d0:	ldr	x0, [sp, #56]
  42e0d4:	bl	40ee18 <ferror@plt+0xd098>
  42e0d8:	mov	x3, x0
  42e0dc:	mov	w2, w19
  42e0e0:	mov	x1, x21
  42e0e4:	mov	x0, x20
  42e0e8:	bl	401cf0 <printf@plt>
  42e0ec:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42e0f0:	add	x0, x0, #0x888
  42e0f4:	ldr	x1, [x0, #120]
  42e0f8:	ldr	x0, [sp, #384]
  42e0fc:	lsl	x0, x0, #1
  42e100:	mov	x2, x0
  42e104:	ldr	x0, [sp, #56]
  42e108:	bl	41e63c <ferror@plt+0x1c8bc>
  42e10c:	str	x0, [sp, #352]
  42e110:	ldr	x19, [sp, #352]
  42e114:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e118:	add	x0, x0, #0xa48
  42e11c:	bl	401d40 <gettext@plt>
  42e120:	mov	x5, x0
  42e124:	mov	x4, #0x2                   	// #2
  42e128:	ldr	x3, [sp, #384]
  42e12c:	mov	x2, x19
  42e130:	ldr	x1, [sp, #56]
  42e134:	mov	x0, #0x0                   	// #0
  42e138:	bl	40e704 <ferror@plt+0xc984>
  42e13c:	str	x0, [sp, #344]
  42e140:	ldr	x0, [sp, #344]
  42e144:	cmp	x0, #0x0
  42e148:	b.ne	42e160 <ferror@plt+0x2c3e0>  // b.any
  42e14c:	ldr	x0, [sp, #360]
  42e150:	bl	401c10 <free@plt>
  42e154:	ldr	x0, [sp, #376]
  42e158:	bl	401c10 <free@plt>
  42e15c:	b	42e8f8 <ferror@plt+0x2cb78>
  42e160:	mov	x1, #0x2                   	// #2
  42e164:	ldr	x0, [sp, #384]
  42e168:	bl	46d8cc <ferror@plt+0x6bb4c>
  42e16c:	str	x0, [sp, #336]
  42e170:	ldr	x0, [sp, #384]
  42e174:	str	w0, [sp, #444]
  42e178:	b	42e1bc <ferror@plt+0x2c43c>
  42e17c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42e180:	add	x0, x0, #0x580
  42e184:	ldr	x2, [x0]
  42e188:	ldr	w0, [sp, #444]
  42e18c:	lsl	x0, x0, #1
  42e190:	ldr	x1, [sp, #344]
  42e194:	add	x0, x1, x0
  42e198:	mov	w1, #0x2                   	// #2
  42e19c:	blr	x2
  42e1a0:	mov	x2, x0
  42e1a4:	ldr	w0, [sp, #444]
  42e1a8:	lsl	x0, x0, #1
  42e1ac:	ldr	x1, [sp, #336]
  42e1b0:	add	x0, x1, x0
  42e1b4:	and	w1, w2, #0xffff
  42e1b8:	strh	w1, [x0]
  42e1bc:	ldr	w0, [sp, #444]
  42e1c0:	sub	w1, w0, #0x1
  42e1c4:	str	w1, [sp, #444]
  42e1c8:	cmp	w0, #0x0
  42e1cc:	b.ne	42e17c <ferror@plt+0x2c3fc>  // b.any
  42e1d0:	ldr	x0, [sp, #344]
  42e1d4:	bl	401c10 <free@plt>
  42e1d8:	str	wzr, [sp, #444]
  42e1dc:	b	42e8a0 <ferror@plt+0x2cb20>
  42e1e0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e1e4:	add	x0, x0, #0xa60
  42e1e8:	bl	401d40 <gettext@plt>
  42e1ec:	str	x0, [sp, #328]
  42e1f0:	ldr	w1, [sp, #444]
  42e1f4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e1f8:	add	x0, x0, #0xa70
  42e1fc:	bl	401cf0 <printf@plt>
  42e200:	str	wzr, [sp, #440]
  42e204:	b	42e864 <ferror@plt+0x2cae4>
  42e208:	ldr	w1, [sp, #440]
  42e20c:	ldr	w0, [sp, #444]
  42e210:	add	w0, w1, w0
  42e214:	mov	w0, w0
  42e218:	lsl	x0, x0, #1
  42e21c:	ldr	x1, [sp, #336]
  42e220:	add	x0, x1, x0
  42e224:	ldrh	w0, [x0]
  42e228:	cmp	w0, #0x0
  42e22c:	b.eq	42e23c <ferror@plt+0x2c4bc>  // b.none
  42e230:	cmp	w0, #0x1
  42e234:	b.eq	42e268 <ferror@plt+0x2c4e8>  // b.none
  42e238:	b	42e294 <ferror@plt+0x2c514>
  42e23c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e240:	add	x0, x0, #0xa78
  42e244:	bl	401d40 <gettext@plt>
  42e248:	mov	x2, x0
  42e24c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42e250:	add	x0, x0, #0x708
  42e254:	ldr	x0, [x0]
  42e258:	mov	x1, x0
  42e25c:	mov	x0, x2
  42e260:	bl	401950 <fputs@plt>
  42e264:	b	42e858 <ferror@plt+0x2cad8>
  42e268:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e26c:	add	x0, x0, #0xa90
  42e270:	bl	401d40 <gettext@plt>
  42e274:	mov	x2, x0
  42e278:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42e27c:	add	x0, x0, #0x708
  42e280:	ldr	x0, [x0]
  42e284:	mov	x1, x0
  42e288:	mov	x0, x2
  42e28c:	bl	401950 <fputs@plt>
  42e290:	b	42e858 <ferror@plt+0x2cad8>
  42e294:	ldr	w1, [sp, #440]
  42e298:	ldr	w0, [sp, #444]
  42e29c:	add	w0, w1, w0
  42e2a0:	mov	w0, w0
  42e2a4:	lsl	x0, x0, #1
  42e2a8:	ldr	x1, [sp, #336]
  42e2ac:	add	x0, x1, x0
  42e2b0:	ldrh	w0, [x0]
  42e2b4:	and	w3, w0, #0x7fff
  42e2b8:	ldr	w1, [sp, #440]
  42e2bc:	ldr	w0, [sp, #444]
  42e2c0:	add	w0, w1, w0
  42e2c4:	mov	w0, w0
  42e2c8:	lsl	x0, x0, #1
  42e2cc:	ldr	x1, [sp, #336]
  42e2d0:	add	x0, x1, x0
  42e2d4:	ldrh	w0, [x0]
  42e2d8:	sxth	w0, w0
  42e2dc:	cmp	w0, #0x0
  42e2e0:	b.ge	42e2ec <ferror@plt+0x2c56c>  // b.tcont
  42e2e4:	mov	w0, #0x68                  	// #104
  42e2e8:	b	42e2f0 <ferror@plt+0x2c570>
  42e2ec:	mov	w0, #0x20                  	// #32
  42e2f0:	mov	w2, w0
  42e2f4:	mov	w1, w3
  42e2f8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e2fc:	add	x0, x0, #0xaa8
  42e300:	bl	401cf0 <printf@plt>
  42e304:	str	w0, [sp, #436]
  42e308:	ldr	w1, [sp, #440]
  42e30c:	ldr	w0, [sp, #444]
  42e310:	add	w0, w1, w0
  42e314:	mov	w1, w0
  42e318:	ldr	x0, [sp, #256]
  42e31c:	cmp	x1, x0
  42e320:	b.cc	42e338 <ferror@plt+0x2c5b8>  // b.lo, b.ul, b.last
  42e324:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e328:	add	x0, x0, #0xab0
  42e32c:	bl	401d40 <gettext@plt>
  42e330:	bl	46efd4 <warn@@Base>
  42e334:	b	42e858 <ferror@plt+0x2cad8>
  42e338:	str	xzr, [sp, #424]
  42e33c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42e340:	add	x0, x0, #0x888
  42e344:	ldr	x0, [x0, #8]
  42e348:	cmp	x0, #0x0
  42e34c:	b.eq	42e564 <ferror@plt+0x2c7e4>  // b.none
  42e350:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42e354:	add	x0, x0, #0x888
  42e358:	ldr	x0, [x0, #8]
  42e35c:	mov	x2, #0x10                  	// #16
  42e360:	mov	x1, x0
  42e364:	ldr	x0, [sp, #56]
  42e368:	bl	41e63c <ferror@plt+0x1c8bc>
  42e36c:	str	x0, [sp, #416]
  42e370:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e374:	add	x0, x0, #0xad8
  42e378:	bl	401d40 <gettext@plt>
  42e37c:	mov	x1, x0
  42e380:	add	x0, sp, #0xf0
  42e384:	mov	x5, x1
  42e388:	mov	x4, #0x1                   	// #1
  42e38c:	mov	x3, #0x10                  	// #16
  42e390:	ldr	x2, [sp, #416]
  42e394:	ldr	x1, [sp, #56]
  42e398:	bl	40e704 <ferror@plt+0xc984>
  42e39c:	cmp	x0, #0x0
  42e3a0:	b.eq	42e560 <ferror@plt+0x2c7e0>  // b.none
  42e3a4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42e3a8:	add	x0, x0, #0x580
  42e3ac:	ldr	x2, [x0]
  42e3b0:	add	x0, sp, #0xf0
  42e3b4:	add	x0, x0, #0x8
  42e3b8:	mov	w1, #0x4                   	// #4
  42e3bc:	blr	x2
  42e3c0:	str	x0, [sp, #136]
  42e3c4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42e3c8:	add	x0, x0, #0x580
  42e3cc:	ldr	x2, [x0]
  42e3d0:	add	x0, sp, #0xf0
  42e3d4:	add	x0, x0, #0xc
  42e3d8:	mov	w1, #0x4                   	// #4
  42e3dc:	blr	x2
  42e3e0:	str	x0, [sp, #144]
  42e3e4:	ldr	x0, [sp, #136]
  42e3e8:	ldr	x1, [sp, #416]
  42e3ec:	add	x0, x1, x0
  42e3f0:	str	x0, [sp, #408]
  42e3f4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e3f8:	add	x0, x0, #0xae8
  42e3fc:	bl	401d40 <gettext@plt>
  42e400:	mov	x1, x0
  42e404:	add	x0, sp, #0xe0
  42e408:	mov	x5, x1
  42e40c:	mov	x4, #0x1                   	// #1
  42e410:	mov	x3, #0x10                  	// #16
  42e414:	ldr	x2, [sp, #408]
  42e418:	ldr	x1, [sp, #56]
  42e41c:	bl	40e704 <ferror@plt+0xc984>
  42e420:	cmp	x0, #0x0
  42e424:	b.ne	42e434 <ferror@plt+0x2c6b4>  // b.any
  42e428:	str	xzr, [sp, #96]
  42e42c:	strh	wzr, [sp, #82]
  42e430:	b	42e478 <ferror@plt+0x2c6f8>
  42e434:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42e438:	add	x0, x0, #0x580
  42e43c:	ldr	x2, [x0]
  42e440:	add	x0, sp, #0xe0
  42e444:	add	x0, x0, #0xc
  42e448:	mov	w1, #0x4                   	// #4
  42e44c:	blr	x2
  42e450:	str	x0, [sp, #96]
  42e454:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42e458:	add	x0, x0, #0x580
  42e45c:	ldr	x2, [x0]
  42e460:	add	x0, sp, #0xe0
  42e464:	add	x0, x0, #0x6
  42e468:	mov	w1, #0x2                   	// #2
  42e46c:	blr	x2
  42e470:	and	w0, w0, #0xffff
  42e474:	strh	w0, [sp, #82]
  42e478:	ldr	x0, [sp, #96]
  42e47c:	ldr	x1, [sp, #408]
  42e480:	add	x0, x1, x0
  42e484:	str	x0, [sp, #408]
  42e488:	ldrh	w1, [sp, #82]
  42e48c:	ldr	w2, [sp, #440]
  42e490:	ldr	w0, [sp, #444]
  42e494:	add	w0, w2, w0
  42e498:	mov	w0, w0
  42e49c:	lsl	x0, x0, #1
  42e4a0:	ldr	x2, [sp, #336]
  42e4a4:	add	x0, x2, x0
  42e4a8:	ldrh	w0, [x0]
  42e4ac:	cmp	w1, w0
  42e4b0:	b.eq	42e4c0 <ferror@plt+0x2c740>  // b.none
  42e4b4:	ldr	x0, [sp, #96]
  42e4b8:	cmp	x0, #0x0
  42e4bc:	b.ne	42e3f4 <ferror@plt+0x2c674>  // b.any
  42e4c0:	ldrh	w1, [sp, #82]
  42e4c4:	ldr	w2, [sp, #440]
  42e4c8:	ldr	w0, [sp, #444]
  42e4cc:	add	w0, w2, w0
  42e4d0:	mov	w0, w0
  42e4d4:	lsl	x0, x0, #1
  42e4d8:	ldr	x2, [sp, #336]
  42e4dc:	add	x0, x2, x0
  42e4e0:	ldrh	w0, [x0]
  42e4e4:	cmp	w1, w0
  42e4e8:	b.ne	42e540 <ferror@plt+0x2c7c0>  // b.any
  42e4ec:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42e4f0:	add	x0, x0, #0x580
  42e4f4:	ldr	x2, [x0]
  42e4f8:	add	x0, sp, #0xe0
  42e4fc:	add	x0, x0, #0x8
  42e500:	mov	w1, #0x4                   	// #4
  42e504:	blr	x2
  42e508:	str	x0, [sp, #88]
  42e50c:	ldr	x1, [sp, #88]
  42e510:	ldr	x0, [sp, #368]
  42e514:	ldr	x0, [x0, #32]
  42e518:	cmp	x1, x0
  42e51c:	b.cc	42e52c <ferror@plt+0x2c7ac>  // b.lo, b.ul, b.last
  42e520:	ldr	x0, [sp, #328]
  42e524:	str	x0, [sp, #424]
  42e528:	b	42e564 <ferror@plt+0x2c7e4>
  42e52c:	ldr	x0, [sp, #88]
  42e530:	ldr	x1, [sp, #360]
  42e534:	add	x0, x1, x0
  42e538:	str	x0, [sp, #424]
  42e53c:	b	42e564 <ferror@plt+0x2c7e4>
  42e540:	ldr	x0, [sp, #144]
  42e544:	ldr	x1, [sp, #416]
  42e548:	add	x0, x1, x0
  42e54c:	str	x0, [sp, #416]
  42e550:	ldr	x0, [sp, #144]
  42e554:	cmp	x0, #0x0
  42e558:	b.ne	42e370 <ferror@plt+0x2c5f0>  // b.any
  42e55c:	b	42e564 <ferror@plt+0x2c7e4>
  42e560:	nop
  42e564:	ldr	w1, [sp, #440]
  42e568:	ldr	w0, [sp, #444]
  42e56c:	add	w0, w1, w0
  42e570:	mov	w0, w0
  42e574:	lsl	x0, x0, #1
  42e578:	ldr	x1, [sp, #336]
  42e57c:	add	x0, x1, x0
  42e580:	ldrh	w1, [x0]
  42e584:	mov	w0, #0x8001                	// #32769
  42e588:	cmp	w1, w0
  42e58c:	b.eq	42e7e0 <ferror@plt+0x2ca60>  // b.none
  42e590:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42e594:	add	x0, x0, #0x888
  42e598:	ldr	x0, [x0, #24]
  42e59c:	cmp	x0, #0x0
  42e5a0:	b.eq	42e7e0 <ferror@plt+0x2ca60>  // b.none
  42e5a4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42e5a8:	add	x0, x0, #0x888
  42e5ac:	ldr	x0, [x0, #24]
  42e5b0:	mov	x2, #0x14                  	// #20
  42e5b4:	mov	x1, x0
  42e5b8:	ldr	x0, [sp, #56]
  42e5bc:	bl	41e63c <ferror@plt+0x1c8bc>
  42e5c0:	str	x0, [sp, #400]
  42e5c4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e5c8:	add	x0, x0, #0xb00
  42e5cc:	bl	401d40 <gettext@plt>
  42e5d0:	mov	x1, x0
  42e5d4:	add	x0, sp, #0xc8
  42e5d8:	mov	x5, x1
  42e5dc:	mov	x4, #0x1                   	// #1
  42e5e0:	mov	x3, #0x14                  	// #20
  42e5e4:	ldr	x2, [sp, #400]
  42e5e8:	ldr	x1, [sp, #56]
  42e5ec:	bl	40e704 <ferror@plt+0xc984>
  42e5f0:	cmp	x0, #0x0
  42e5f4:	b.ne	42e634 <ferror@plt+0x2c8b4>  // b.any
  42e5f8:	str	xzr, [sp, #144]
  42e5fc:	ldr	w1, [sp, #440]
  42e600:	ldr	w0, [sp, #444]
  42e604:	add	w0, w1, w0
  42e608:	mov	w0, w0
  42e60c:	lsl	x0, x0, #1
  42e610:	ldr	x1, [sp, #336]
  42e614:	add	x0, x1, x0
  42e618:	ldrh	w0, [x0]
  42e61c:	and	w0, w0, #0x7fff
  42e620:	and	w0, w0, #0xffff
  42e624:	add	w0, w0, #0x1
  42e628:	and	w0, w0, #0xffff
  42e62c:	strh	w0, [sp, #124]
  42e630:	b	42e6c8 <ferror@plt+0x2c948>
  42e634:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42e638:	add	x0, x0, #0x580
  42e63c:	ldr	x2, [x0]
  42e640:	add	x0, sp, #0xc8
  42e644:	add	x0, x0, #0x10
  42e648:	mov	w1, #0x4                   	// #4
  42e64c:	blr	x2
  42e650:	str	x0, [sp, #144]
  42e654:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42e658:	add	x0, x0, #0x580
  42e65c:	ldr	x2, [x0]
  42e660:	add	x0, sp, #0xc8
  42e664:	add	x0, x0, #0x4
  42e668:	mov	w1, #0x2                   	// #2
  42e66c:	blr	x2
  42e670:	and	w0, w0, #0xffff
  42e674:	strh	w0, [sp, #124]
  42e678:	ldr	x0, [sp, #144]
  42e67c:	ldr	x1, [sp, #400]
  42e680:	add	x0, x1, x0
  42e684:	str	x0, [sp, #400]
  42e688:	ldrh	w0, [sp, #124]
  42e68c:	mov	w2, w0
  42e690:	ldr	w1, [sp, #440]
  42e694:	ldr	w0, [sp, #444]
  42e698:	add	w0, w1, w0
  42e69c:	mov	w0, w0
  42e6a0:	lsl	x0, x0, #1
  42e6a4:	ldr	x1, [sp, #336]
  42e6a8:	add	x0, x1, x0
  42e6ac:	ldrh	w0, [x0]
  42e6b0:	and	w0, w0, #0x7fff
  42e6b4:	cmp	w2, w0
  42e6b8:	b.eq	42e6c8 <ferror@plt+0x2c948>  // b.none
  42e6bc:	ldr	x0, [sp, #144]
  42e6c0:	cmp	x0, #0x0
  42e6c4:	b.ne	42e5c4 <ferror@plt+0x2c844>  // b.any
  42e6c8:	ldrh	w0, [sp, #124]
  42e6cc:	mov	w2, w0
  42e6d0:	ldr	w1, [sp, #440]
  42e6d4:	ldr	w0, [sp, #444]
  42e6d8:	add	w0, w1, w0
  42e6dc:	mov	w0, w0
  42e6e0:	lsl	x0, x0, #1
  42e6e4:	ldr	x1, [sp, #336]
  42e6e8:	add	x0, x1, x0
  42e6ec:	ldrh	w0, [x0]
  42e6f0:	and	w0, w0, #0x7fff
  42e6f4:	cmp	w2, w0
  42e6f8:	b.ne	42e7e0 <ferror@plt+0x2ca60>  // b.any
  42e6fc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42e700:	add	x0, x0, #0x580
  42e704:	ldr	x2, [x0]
  42e708:	add	x0, sp, #0xc8
  42e70c:	add	x0, x0, #0xc
  42e710:	mov	w1, #0x4                   	// #4
  42e714:	blr	x2
  42e718:	str	x0, [sp, #136]
  42e71c:	ldr	x0, [sp, #144]
  42e720:	ldr	x1, [sp, #400]
  42e724:	sub	x1, x1, x0
  42e728:	ldr	x0, [sp, #136]
  42e72c:	add	x19, x1, x0
  42e730:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e734:	add	x0, x0, #0xb10
  42e738:	bl	401d40 <gettext@plt>
  42e73c:	mov	x1, x0
  42e740:	add	x0, sp, #0xc0
  42e744:	mov	x5, x1
  42e748:	mov	x4, #0x1                   	// #1
  42e74c:	mov	x3, #0x8                   	// #8
  42e750:	mov	x2, x19
  42e754:	ldr	x1, [sp, #56]
  42e758:	bl	40e704 <ferror@plt+0xc984>
  42e75c:	cmp	x0, #0x0
  42e760:	b.eq	42e858 <ferror@plt+0x2cad8>  // b.none
  42e764:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42e768:	add	x0, x0, #0x580
  42e76c:	ldr	x2, [x0]
  42e770:	add	x0, sp, #0xc0
  42e774:	mov	w1, #0x4                   	// #4
  42e778:	blr	x2
  42e77c:	str	x0, [sp, #72]
  42e780:	ldr	x1, [sp, #72]
  42e784:	ldr	x0, [sp, #368]
  42e788:	ldr	x0, [x0, #32]
  42e78c:	cmp	x1, x0
  42e790:	b.cc	42e7a0 <ferror@plt+0x2ca20>  // b.lo, b.ul, b.last
  42e794:	ldr	x0, [sp, #328]
  42e798:	str	x0, [sp, #424]
  42e79c:	b	42e7e0 <ferror@plt+0x2ca60>
  42e7a0:	ldr	x0, [sp, #424]
  42e7a4:	cmp	x0, #0x0
  42e7a8:	b.eq	42e7d0 <ferror@plt+0x2ca50>  // b.none
  42e7ac:	ldr	x1, [sp, #424]
  42e7b0:	ldr	x0, [sp, #328]
  42e7b4:	cmp	x1, x0
  42e7b8:	b.eq	42e7d0 <ferror@plt+0x2ca50>  // b.none
  42e7bc:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e7c0:	add	x0, x0, #0xb20
  42e7c4:	bl	401d40 <gettext@plt>
  42e7c8:	str	x0, [sp, #424]
  42e7cc:	b	42e7e0 <ferror@plt+0x2ca60>
  42e7d0:	ldr	x0, [sp, #72]
  42e7d4:	ldr	x1, [sp, #360]
  42e7d8:	add	x0, x1, x0
  42e7dc:	str	x0, [sp, #424]
  42e7e0:	ldr	x0, [sp, #424]
  42e7e4:	cmp	x0, #0x0
  42e7e8:	b.eq	42e82c <ferror@plt+0x2caac>  // b.none
  42e7ec:	ldr	x0, [sp, #424]
  42e7f0:	bl	401940 <strlen@plt>
  42e7f4:	mov	w1, w0
  42e7f8:	mov	w0, #0xc                   	// #12
  42e7fc:	sub	w1, w0, w1
  42e800:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e804:	add	x3, x0, #0xb28
  42e808:	mov	w2, w1
  42e80c:	ldr	x1, [sp, #424]
  42e810:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e814:	add	x0, x0, #0xb30
  42e818:	bl	401cf0 <printf@plt>
  42e81c:	mov	w1, w0
  42e820:	ldr	w0, [sp, #436]
  42e824:	add	w0, w0, w1
  42e828:	str	w0, [sp, #436]
  42e82c:	ldr	w0, [sp, #436]
  42e830:	cmp	w0, #0x11
  42e834:	b.gt	42e858 <ferror@plt+0x2cad8>
  42e838:	mov	w1, #0x12                  	// #18
  42e83c:	ldr	w0, [sp, #436]
  42e840:	sub	w0, w1, w0
  42e844:	mov	w2, #0x20                  	// #32
  42e848:	mov	w1, w0
  42e84c:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  42e850:	add	x0, x0, #0x878
  42e854:	bl	401cf0 <printf@plt>
  42e858:	ldr	w0, [sp, #440]
  42e85c:	add	w0, w0, #0x1
  42e860:	str	w0, [sp, #440]
  42e864:	ldr	w0, [sp, #440]
  42e868:	cmp	w0, #0x3
  42e86c:	b.gt	42e88c <ferror@plt+0x2cb0c>
  42e870:	ldr	w1, [sp, #440]
  42e874:	ldr	w0, [sp, #444]
  42e878:	add	w0, w1, w0
  42e87c:	mov	w0, w0
  42e880:	ldr	x1, [sp, #384]
  42e884:	cmp	x1, x0
  42e888:	b.hi	42e208 <ferror@plt+0x2c488>  // b.pmore
  42e88c:	mov	w0, #0xa                   	// #10
  42e890:	bl	401d20 <putchar@plt>
  42e894:	ldr	w0, [sp, #444]
  42e898:	add	w0, w0, #0x4
  42e89c:	str	w0, [sp, #444]
  42e8a0:	ldr	w0, [sp, #444]
  42e8a4:	ldr	x1, [sp, #384]
  42e8a8:	cmp	x1, x0
  42e8ac:	b.hi	42e1e0 <ferror@plt+0x2c460>  // b.pmore
  42e8b0:	ldr	x0, [sp, #336]
  42e8b4:	bl	401c10 <free@plt>
  42e8b8:	ldr	x0, [sp, #360]
  42e8bc:	bl	401c10 <free@plt>
  42e8c0:	ldr	x0, [sp, #376]
  42e8c4:	bl	401c10 <free@plt>
  42e8c8:	b	42e8f8 <ferror@plt+0x2cb78>
  42e8cc:	nop
  42e8d0:	b	42e8f8 <ferror@plt+0x2cb78>
  42e8d4:	nop
  42e8d8:	b	42e8f8 <ferror@plt+0x2cb78>
  42e8dc:	nop
  42e8e0:	b	42e8f8 <ferror@plt+0x2cb78>
  42e8e4:	nop
  42e8e8:	b	42e8f8 <ferror@plt+0x2cb78>
  42e8ec:	nop
  42e8f0:	b	42e8f8 <ferror@plt+0x2cb78>
  42e8f4:	nop
  42e8f8:	ldr	w0, [sp, #532]
  42e8fc:	add	w0, w0, #0x1
  42e900:	str	w0, [sp, #532]
  42e904:	ldr	x0, [sp, #536]
  42e908:	add	x0, x0, #0x50
  42e90c:	str	x0, [sp, #536]
  42e910:	ldr	x0, [sp, #56]
  42e914:	ldr	w0, [x0, #100]
  42e918:	ldr	w1, [sp, #532]
  42e91c:	cmp	w1, w0
  42e920:	b.cc	42d18c <ferror@plt+0x2b40c>  // b.lo, b.ul, b.last
  42e924:	ldr	w0, [sp, #528]
  42e928:	cmp	w0, #0x0
  42e92c:	b.ne	42e940 <ferror@plt+0x2cbc0>  // b.any
  42e930:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e934:	add	x0, x0, #0xb38
  42e938:	bl	401d40 <gettext@plt>
  42e93c:	bl	401cf0 <printf@plt>
  42e940:	mov	w0, #0x1                   	// #1
  42e944:	ldp	x19, x20, [sp, #16]
  42e948:	ldr	x21, [sp, #32]
  42e94c:	ldp	x29, x30, [sp]
  42e950:	add	sp, sp, #0x220
  42e954:	ret
  42e958:	stp	x29, x30, [sp, #-32]!
  42e95c:	mov	x29, sp
  42e960:	str	x0, [sp, #24]
  42e964:	str	w1, [sp, #20]
  42e968:	ldr	w0, [sp, #20]
  42e96c:	cmp	w0, #0x2
  42e970:	b.eq	42e9b4 <ferror@plt+0x2cc34>  // b.none
  42e974:	ldr	w0, [sp, #20]
  42e978:	cmp	w0, #0x2
  42e97c:	b.hi	42e9c0 <ferror@plt+0x2cc40>  // b.pmore
  42e980:	ldr	w0, [sp, #20]
  42e984:	cmp	w0, #0x0
  42e988:	b.eq	42e99c <ferror@plt+0x2cc1c>  // b.none
  42e98c:	ldr	w0, [sp, #20]
  42e990:	cmp	w0, #0x1
  42e994:	b.eq	42e9a8 <ferror@plt+0x2cc28>  // b.none
  42e998:	b	42e9c0 <ferror@plt+0x2cc40>
  42e99c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e9a0:	add	x0, x0, #0xb68
  42e9a4:	b	42ea94 <ferror@plt+0x2cd14>
  42e9a8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e9ac:	add	x0, x0, #0xb70
  42e9b0:	b	42ea94 <ferror@plt+0x2cd14>
  42e9b4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e9b8:	add	x0, x0, #0x5f0
  42e9bc:	b	42ea94 <ferror@plt+0x2cd14>
  42e9c0:	ldr	w0, [sp, #20]
  42e9c4:	cmp	w0, #0xc
  42e9c8:	b.ls	42ea00 <ferror@plt+0x2cc80>  // b.plast
  42e9cc:	ldr	w0, [sp, #20]
  42e9d0:	cmp	w0, #0xf
  42e9d4:	b.hi	42ea00 <ferror@plt+0x2cc80>  // b.pmore
  42e9d8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42e9dc:	add	x0, x0, #0xb78
  42e9e0:	bl	401d40 <gettext@plt>
  42e9e4:	ldr	w3, [sp, #20]
  42e9e8:	mov	x2, x0
  42e9ec:	mov	x1, #0x20                  	// #32
  42e9f0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42e9f4:	add	x0, x0, #0x638
  42e9f8:	bl	401a20 <snprintf@plt>
  42e9fc:	b	42ea8c <ferror@plt+0x2cd0c>
  42ea00:	ldr	w0, [sp, #20]
  42ea04:	cmp	w0, #0x9
  42ea08:	b.ls	42ea68 <ferror@plt+0x2cce8>  // b.plast
  42ea0c:	ldr	w0, [sp, #20]
  42ea10:	cmp	w0, #0xc
  42ea14:	b.hi	42ea68 <ferror@plt+0x2cce8>  // b.pmore
  42ea18:	ldr	w0, [sp, #20]
  42ea1c:	cmp	w0, #0xa
  42ea20:	b.ne	42ea40 <ferror@plt+0x2ccc0>  // b.any
  42ea24:	ldr	x0, [sp, #24]
  42ea28:	ldrb	w0, [x0, #31]
  42ea2c:	cmp	w0, #0x3
  42ea30:	b.ne	42ea40 <ferror@plt+0x2ccc0>  // b.any
  42ea34:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ea38:	add	x0, x0, #0xb98
  42ea3c:	b	42ea94 <ferror@plt+0x2cd14>
  42ea40:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ea44:	add	x0, x0, #0xba0
  42ea48:	bl	401d40 <gettext@plt>
  42ea4c:	ldr	w3, [sp, #20]
  42ea50:	mov	x2, x0
  42ea54:	mov	x1, #0x20                  	// #32
  42ea58:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42ea5c:	add	x0, x0, #0x638
  42ea60:	bl	401a20 <snprintf@plt>
  42ea64:	b	42ea8c <ferror@plt+0x2cd0c>
  42ea68:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ea6c:	add	x0, x0, #0xbb8
  42ea70:	bl	401d40 <gettext@plt>
  42ea74:	ldr	w3, [sp, #20]
  42ea78:	mov	x2, x0
  42ea7c:	mov	x1, #0x20                  	// #32
  42ea80:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42ea84:	add	x0, x0, #0x638
  42ea88:	bl	401a20 <snprintf@plt>
  42ea8c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42ea90:	add	x0, x0, #0x638
  42ea94:	ldp	x29, x30, [sp], #32
  42ea98:	ret
  42ea9c:	stp	x29, x30, [sp, #-32]!
  42eaa0:	mov	x29, sp
  42eaa4:	str	x0, [sp, #24]
  42eaa8:	str	w1, [sp, #20]
  42eaac:	ldr	w0, [sp, #20]
  42eab0:	cmp	w0, #0x9
  42eab4:	b.eq	42ebd0 <ferror@plt+0x2ce50>  // b.none
  42eab8:	ldr	w0, [sp, #20]
  42eabc:	cmp	w0, #0x9
  42eac0:	b.hi	42ebdc <ferror@plt+0x2ce5c>  // b.pmore
  42eac4:	ldr	w0, [sp, #20]
  42eac8:	cmp	w0, #0x8
  42eacc:	b.eq	42ebc4 <ferror@plt+0x2ce44>  // b.none
  42ead0:	ldr	w0, [sp, #20]
  42ead4:	cmp	w0, #0x8
  42ead8:	b.hi	42ebdc <ferror@plt+0x2ce5c>  // b.pmore
  42eadc:	ldr	w0, [sp, #20]
  42eae0:	cmp	w0, #0x6
  42eae4:	b.eq	42ebb8 <ferror@plt+0x2ce38>  // b.none
  42eae8:	ldr	w0, [sp, #20]
  42eaec:	cmp	w0, #0x6
  42eaf0:	b.hi	42ebdc <ferror@plt+0x2ce5c>  // b.pmore
  42eaf4:	ldr	w0, [sp, #20]
  42eaf8:	cmp	w0, #0x5
  42eafc:	b.eq	42ebac <ferror@plt+0x2ce2c>  // b.none
  42eb00:	ldr	w0, [sp, #20]
  42eb04:	cmp	w0, #0x5
  42eb08:	b.hi	42ebdc <ferror@plt+0x2ce5c>  // b.pmore
  42eb0c:	ldr	w0, [sp, #20]
  42eb10:	cmp	w0, #0x4
  42eb14:	b.eq	42eba0 <ferror@plt+0x2ce20>  // b.none
  42eb18:	ldr	w0, [sp, #20]
  42eb1c:	cmp	w0, #0x4
  42eb20:	b.hi	42ebdc <ferror@plt+0x2ce5c>  // b.pmore
  42eb24:	ldr	w0, [sp, #20]
  42eb28:	cmp	w0, #0x3
  42eb2c:	b.eq	42eb94 <ferror@plt+0x2ce14>  // b.none
  42eb30:	ldr	w0, [sp, #20]
  42eb34:	cmp	w0, #0x3
  42eb38:	b.hi	42ebdc <ferror@plt+0x2ce5c>  // b.pmore
  42eb3c:	ldr	w0, [sp, #20]
  42eb40:	cmp	w0, #0x2
  42eb44:	b.eq	42eb88 <ferror@plt+0x2ce08>  // b.none
  42eb48:	ldr	w0, [sp, #20]
  42eb4c:	cmp	w0, #0x2
  42eb50:	b.hi	42ebdc <ferror@plt+0x2ce5c>  // b.pmore
  42eb54:	ldr	w0, [sp, #20]
  42eb58:	cmp	w0, #0x0
  42eb5c:	b.eq	42eb70 <ferror@plt+0x2cdf0>  // b.none
  42eb60:	ldr	w0, [sp, #20]
  42eb64:	cmp	w0, #0x1
  42eb68:	b.eq	42eb7c <ferror@plt+0x2cdfc>  // b.none
  42eb6c:	b	42ebdc <ferror@plt+0x2ce5c>
  42eb70:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42eb74:	add	x0, x0, #0xbc8
  42eb78:	b	42ed78 <ferror@plt+0x2cff8>
  42eb7c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42eb80:	add	x0, x0, #0xbd0
  42eb84:	b	42ed78 <ferror@plt+0x2cff8>
  42eb88:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42eb8c:	add	x0, x0, #0xbd8
  42eb90:	b	42ed78 <ferror@plt+0x2cff8>
  42eb94:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42eb98:	add	x0, x0, #0xbe0
  42eb9c:	b	42ed78 <ferror@plt+0x2cff8>
  42eba0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42eba4:	add	x0, x0, #0xbe8
  42eba8:	b	42ed78 <ferror@plt+0x2cff8>
  42ebac:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  42ebb0:	add	x0, x0, #0x7c8
  42ebb4:	b	42ed78 <ferror@plt+0x2cff8>
  42ebb8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  42ebbc:	add	x0, x0, #0x650
  42ebc0:	b	42ed78 <ferror@plt+0x2cff8>
  42ebc4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ebc8:	add	x0, x0, #0xbf0
  42ebcc:	b	42ed78 <ferror@plt+0x2cff8>
  42ebd0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ebd4:	add	x0, x0, #0xbf8
  42ebd8:	b	42ed78 <ferror@plt+0x2cff8>
  42ebdc:	ldr	w0, [sp, #20]
  42ebe0:	cmp	w0, #0xc
  42ebe4:	b.ls	42ec94 <ferror@plt+0x2cf14>  // b.plast
  42ebe8:	ldr	w0, [sp, #20]
  42ebec:	cmp	w0, #0xf
  42ebf0:	b.hi	42ec94 <ferror@plt+0x2cf14>  // b.pmore
  42ebf4:	ldr	x0, [sp, #24]
  42ebf8:	ldrh	w0, [x0, #82]
  42ebfc:	cmp	w0, #0x28
  42ec00:	b.ne	42ec1c <ferror@plt+0x2ce9c>  // b.any
  42ec04:	ldr	w0, [sp, #20]
  42ec08:	cmp	w0, #0xd
  42ec0c:	b.ne	42ec1c <ferror@plt+0x2ce9c>  // b.any
  42ec10:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ec14:	add	x0, x0, #0xc00
  42ec18:	b	42ed78 <ferror@plt+0x2cff8>
  42ec1c:	ldr	x0, [sp, #24]
  42ec20:	ldrh	w0, [x0, #82]
  42ec24:	cmp	w0, #0x2b
  42ec28:	b.ne	42ec44 <ferror@plt+0x2cec4>  // b.any
  42ec2c:	ldr	w0, [sp, #20]
  42ec30:	cmp	w0, #0xd
  42ec34:	b.ne	42ec44 <ferror@plt+0x2cec4>  // b.any
  42ec38:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ec3c:	add	x0, x0, #0xc10
  42ec40:	b	42ed78 <ferror@plt+0x2cff8>
  42ec44:	ldr	x0, [sp, #24]
  42ec48:	ldrh	w0, [x0, #82]
  42ec4c:	cmp	w0, #0xf
  42ec50:	b.ne	42ec6c <ferror@plt+0x2ceec>  // b.any
  42ec54:	ldr	w0, [sp, #20]
  42ec58:	cmp	w0, #0xd
  42ec5c:	b.ne	42ec6c <ferror@plt+0x2ceec>  // b.any
  42ec60:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ec64:	add	x0, x0, #0xc20
  42ec68:	b	42ed78 <ferror@plt+0x2cff8>
  42ec6c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ec70:	add	x0, x0, #0xb78
  42ec74:	bl	401d40 <gettext@plt>
  42ec78:	ldr	w3, [sp, #20]
  42ec7c:	mov	x2, x0
  42ec80:	mov	x1, #0x20                  	// #32
  42ec84:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42ec88:	add	x0, x0, #0x658
  42ec8c:	bl	401a20 <snprintf@plt>
  42ec90:	b	42ed70 <ferror@plt+0x2cff0>
  42ec94:	ldr	w0, [sp, #20]
  42ec98:	cmp	w0, #0x9
  42ec9c:	b.ls	42ed4c <ferror@plt+0x2cfcc>  // b.plast
  42eca0:	ldr	w0, [sp, #20]
  42eca4:	cmp	w0, #0xc
  42eca8:	b.hi	42ed4c <ferror@plt+0x2cfcc>  // b.pmore
  42ecac:	ldr	x0, [sp, #24]
  42ecb0:	ldrh	w0, [x0, #82]
  42ecb4:	cmp	w0, #0xf
  42ecb8:	b.ne	42ecec <ferror@plt+0x2cf6c>  // b.any
  42ecbc:	ldr	w0, [sp, #20]
  42ecc0:	cmp	w0, #0xb
  42ecc4:	b.ne	42ecd4 <ferror@plt+0x2cf54>  // b.any
  42ecc8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42eccc:	add	x0, x0, #0xc30
  42ecd0:	b	42ed78 <ferror@plt+0x2cff8>
  42ecd4:	ldr	w0, [sp, #20]
  42ecd8:	cmp	w0, #0xc
  42ecdc:	b.ne	42ecec <ferror@plt+0x2cf6c>  // b.any
  42ece0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ece4:	add	x0, x0, #0xc40
  42ece8:	b	42ed78 <ferror@plt+0x2cff8>
  42ecec:	ldr	w0, [sp, #20]
  42ecf0:	cmp	w0, #0xa
  42ecf4:	b.ne	42ed24 <ferror@plt+0x2cfa4>  // b.any
  42ecf8:	ldr	x0, [sp, #24]
  42ecfc:	ldrb	w0, [x0, #31]
  42ed00:	cmp	w0, #0x3
  42ed04:	b.eq	42ed18 <ferror@plt+0x2cf98>  // b.none
  42ed08:	ldr	x0, [sp, #24]
  42ed0c:	ldrb	w0, [x0, #31]
  42ed10:	cmp	w0, #0x9
  42ed14:	b.ne	42ed24 <ferror@plt+0x2cfa4>  // b.any
  42ed18:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ed1c:	add	x0, x0, #0xc48
  42ed20:	b	42ed78 <ferror@plt+0x2cff8>
  42ed24:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ed28:	add	x0, x0, #0xba0
  42ed2c:	bl	401d40 <gettext@plt>
  42ed30:	ldr	w3, [sp, #20]
  42ed34:	mov	x2, x0
  42ed38:	mov	x1, #0x20                  	// #32
  42ed3c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42ed40:	add	x0, x0, #0x658
  42ed44:	bl	401a20 <snprintf@plt>
  42ed48:	b	42ed70 <ferror@plt+0x2cff0>
  42ed4c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ed50:	add	x0, x0, #0xbb8
  42ed54:	bl	401d40 <gettext@plt>
  42ed58:	ldr	w3, [sp, #20]
  42ed5c:	mov	x2, x0
  42ed60:	mov	x1, #0x20                  	// #32
  42ed64:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42ed68:	add	x0, x0, #0x658
  42ed6c:	bl	401a20 <snprintf@plt>
  42ed70:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42ed74:	add	x0, x0, #0x658
  42ed78:	ldp	x29, x30, [sp], #32
  42ed7c:	ret
  42ed80:	stp	x29, x30, [sp, #-32]!
  42ed84:	mov	x29, sp
  42ed88:	str	w0, [sp, #28]
  42ed8c:	ldr	w0, [sp, #28]
  42ed90:	cmp	w0, #0x3
  42ed94:	b.eq	42edfc <ferror@plt+0x2d07c>  // b.none
  42ed98:	ldr	w0, [sp, #28]
  42ed9c:	cmp	w0, #0x3
  42eda0:	b.hi	42ee08 <ferror@plt+0x2d088>  // b.pmore
  42eda4:	ldr	w0, [sp, #28]
  42eda8:	cmp	w0, #0x2
  42edac:	b.eq	42edf0 <ferror@plt+0x2d070>  // b.none
  42edb0:	ldr	w0, [sp, #28]
  42edb4:	cmp	w0, #0x2
  42edb8:	b.hi	42ee08 <ferror@plt+0x2d088>  // b.pmore
  42edbc:	ldr	w0, [sp, #28]
  42edc0:	cmp	w0, #0x0
  42edc4:	b.eq	42edd8 <ferror@plt+0x2d058>  // b.none
  42edc8:	ldr	w0, [sp, #28]
  42edcc:	cmp	w0, #0x1
  42edd0:	b.eq	42ede4 <ferror@plt+0x2d064>  // b.none
  42edd4:	b	42ee08 <ferror@plt+0x2d088>
  42edd8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42eddc:	add	x0, x0, #0xc50
  42ede0:	b	42ee28 <ferror@plt+0x2d0a8>
  42ede4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ede8:	add	x0, x0, #0xc58
  42edec:	b	42ee28 <ferror@plt+0x2d0a8>
  42edf0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42edf4:	add	x0, x0, #0xc68
  42edf8:	b	42ee28 <ferror@plt+0x2d0a8>
  42edfc:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ee00:	add	x0, x0, #0xc70
  42ee04:	b	42ee28 <ferror@plt+0x2d0a8>
  42ee08:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ee0c:	add	x0, x0, #0xc80
  42ee10:	bl	401d40 <gettext@plt>
  42ee14:	ldr	w1, [sp, #28]
  42ee18:	bl	46eed4 <error@@Base>
  42ee1c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  42ee20:	add	x0, x0, #0xd78
  42ee24:	bl	401d40 <gettext@plt>
  42ee28:	ldp	x29, x30, [sp], #32
  42ee2c:	ret
  42ee30:	stp	x29, x30, [sp, #-32]!
  42ee34:	mov	x29, sp
  42ee38:	str	w0, [sp, #28]
  42ee3c:	ldr	w0, [sp, #28]
  42ee40:	cmp	w0, #0x80
  42ee44:	b.eq	42ee58 <ferror@plt+0x2d0d8>  // b.none
  42ee48:	ldr	w0, [sp, #28]
  42ee4c:	cmp	w0, #0x88
  42ee50:	b.eq	42ee64 <ferror@plt+0x2d0e4>  // b.none
  42ee54:	b	42ee70 <ferror@plt+0x2d0f0>
  42ee58:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ee5c:	add	x0, x0, #0xca8
  42ee60:	b	42ee90 <ferror@plt+0x2d110>
  42ee64:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ee68:	add	x0, x0, #0xcb0
  42ee6c:	b	42ee90 <ferror@plt+0x2d110>
  42ee70:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ee74:	add	x0, x0, #0xcc0
  42ee78:	bl	401d40 <gettext@plt>
  42ee7c:	ldr	w1, [sp, #28]
  42ee80:	bl	46eed4 <error@@Base>
  42ee84:	adrp	x0, 494000 <warn@@Base+0x2502c>
  42ee88:	add	x0, x0, #0xd78
  42ee8c:	bl	401d40 <gettext@plt>
  42ee90:	ldp	x29, x30, [sp], #32
  42ee94:	ret
  42ee98:	stp	x29, x30, [sp, #-32]!
  42ee9c:	mov	x29, sp
  42eea0:	str	w0, [sp, #28]
  42eea4:	ldr	w0, [sp, #28]
  42eea8:	cmp	w0, #0x6
  42eeac:	b.eq	42eef0 <ferror@plt+0x2d170>  // b.none
  42eeb0:	ldr	w0, [sp, #28]
  42eeb4:	cmp	w0, #0x6
  42eeb8:	b.hi	42eefc <ferror@plt+0x2d17c>  // b.pmore
  42eebc:	ldr	w0, [sp, #28]
  42eec0:	cmp	w0, #0x4
  42eec4:	b.eq	42eed8 <ferror@plt+0x2d158>  // b.none
  42eec8:	ldr	w0, [sp, #28]
  42eecc:	cmp	w0, #0x5
  42eed0:	b.eq	42eee4 <ferror@plt+0x2d164>  // b.none
  42eed4:	b	42eefc <ferror@plt+0x2d17c>
  42eed8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42eedc:	add	x0, x0, #0xcf0
  42eee0:	b	42ef04 <ferror@plt+0x2d184>
  42eee4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42eee8:	add	x0, x0, #0xd00
  42eeec:	b	42ef04 <ferror@plt+0x2d184>
  42eef0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42eef4:	add	x0, x0, #0xd10
  42eef8:	b	42ef04 <ferror@plt+0x2d184>
  42eefc:	ldr	w0, [sp, #28]
  42ef00:	bl	42ed80 <ferror@plt+0x2d000>
  42ef04:	ldp	x29, x30, [sp], #32
  42ef08:	ret
  42ef0c:	stp	x29, x30, [sp, #-32]!
  42ef10:	mov	x29, sp
  42ef14:	str	w0, [sp, #28]
  42ef18:	ldr	w0, [sp, #28]
  42ef1c:	and	w0, w0, #0x80
  42ef20:	cmp	w0, #0x0
  42ef24:	b.eq	42ef74 <ferror@plt+0x2d1f4>  // b.none
  42ef28:	ldr	w0, [sp, #28]
  42ef2c:	and	w0, w0, #0xffffff7f
  42ef30:	str	w0, [sp, #28]
  42ef34:	ldr	w0, [sp, #28]
  42ef38:	cmp	w0, #0x0
  42ef3c:	b.ne	42ef4c <ferror@plt+0x2d1cc>  // b.any
  42ef40:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ef44:	add	x0, x0, #0xd20
  42ef48:	b	42ef78 <ferror@plt+0x2d1f8>
  42ef4c:	ldr	w3, [sp, #28]
  42ef50:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ef54:	add	x2, x0, #0xd30
  42ef58:	mov	x1, #0x20                  	// #32
  42ef5c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42ef60:	add	x0, x0, #0x678
  42ef64:	bl	401a20 <snprintf@plt>
  42ef68:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42ef6c:	add	x0, x0, #0x678
  42ef70:	b	42ef78 <ferror@plt+0x2d1f8>
  42ef74:	mov	x0, #0x0                   	// #0
  42ef78:	ldp	x29, x30, [sp], #32
  42ef7c:	ret
  42ef80:	sub	sp, sp, #0x10
  42ef84:	str	w0, [sp, #12]
  42ef88:	ldr	w0, [sp, #12]
  42ef8c:	cmp	w0, #0xf0
  42ef90:	b.eq	42f040 <ferror@plt+0x2d2c0>  // b.none
  42ef94:	ldr	w0, [sp, #12]
  42ef98:	cmp	w0, #0xf0
  42ef9c:	b.hi	42f04c <ferror@plt+0x2d2cc>  // b.pmore
  42efa0:	ldr	w0, [sp, #12]
  42efa4:	cmp	w0, #0xa0
  42efa8:	b.eq	42f034 <ferror@plt+0x2d2b4>  // b.none
  42efac:	ldr	w0, [sp, #12]
  42efb0:	cmp	w0, #0xa0
  42efb4:	b.hi	42f04c <ferror@plt+0x2d2cc>  // b.pmore
  42efb8:	ldr	w0, [sp, #12]
  42efbc:	cmp	w0, #0x80
  42efc0:	b.eq	42f028 <ferror@plt+0x2d2a8>  // b.none
  42efc4:	ldr	w0, [sp, #12]
  42efc8:	cmp	w0, #0x80
  42efcc:	b.hi	42f04c <ferror@plt+0x2d2cc>  // b.pmore
  42efd0:	ldr	w0, [sp, #12]
  42efd4:	cmp	w0, #0x20
  42efd8:	b.eq	42f01c <ferror@plt+0x2d29c>  // b.none
  42efdc:	ldr	w0, [sp, #12]
  42efe0:	cmp	w0, #0x20
  42efe4:	b.hi	42f04c <ferror@plt+0x2d2cc>  // b.pmore
  42efe8:	ldr	w0, [sp, #12]
  42efec:	cmp	w0, #0x4
  42eff0:	b.eq	42f004 <ferror@plt+0x2d284>  // b.none
  42eff4:	ldr	w0, [sp, #12]
  42eff8:	cmp	w0, #0x8
  42effc:	b.eq	42f010 <ferror@plt+0x2d290>  // b.none
  42f000:	b	42f04c <ferror@plt+0x2d2cc>
  42f004:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f008:	add	x0, x0, #0xd48
  42f00c:	b	42f050 <ferror@plt+0x2d2d0>
  42f010:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f014:	add	x0, x0, #0xd58
  42f018:	b	42f050 <ferror@plt+0x2d2d0>
  42f01c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f020:	add	x0, x0, #0xd68
  42f024:	b	42f050 <ferror@plt+0x2d2d0>
  42f028:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f02c:	add	x0, x0, #0xd78
  42f030:	b	42f050 <ferror@plt+0x2d2d0>
  42f034:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f038:	add	x0, x0, #0xd88
  42f03c:	b	42f050 <ferror@plt+0x2d2d0>
  42f040:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f044:	add	x0, x0, #0xda0
  42f048:	b	42f050 <ferror@plt+0x2d2d0>
  42f04c:	mov	x0, #0x0                   	// #0
  42f050:	add	sp, sp, #0x10
  42f054:	ret
  42f058:	stp	x29, x30, [sp, #-32]!
  42f05c:	mov	x29, sp
  42f060:	str	x0, [sp, #24]
  42f064:	str	w1, [sp, #20]
  42f068:	ldr	x0, [sp, #24]
  42f06c:	bl	40f518 <ferror@plt+0xd798>
  42f070:	cmp	w0, #0x0
  42f074:	b.eq	42f3d4 <ferror@plt+0x2d654>  // b.none
  42f078:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f07c:	add	x0, x0, #0x698
  42f080:	strb	wzr, [x0]
  42f084:	ldr	x0, [sp, #24]
  42f088:	ldrh	w0, [x0, #80]
  42f08c:	sub	w0, w0, #0x2
  42f090:	cmp	w0, #0x1
  42f094:	b.hi	42f210 <ferror@plt+0x2d490>  // b.pmore
  42f098:	ldr	w0, [sp, #20]
  42f09c:	lsr	w0, w0, #4
  42f0a0:	and	w0, w0, #0x3
  42f0a4:	cmp	w0, #0x3
  42f0a8:	b.eq	42f16c <ferror@plt+0x2d3ec>  // b.none
  42f0ac:	cmp	w0, #0x3
  42f0b0:	b.hi	42f1a8 <ferror@plt+0x2d428>  // b.pmore
  42f0b4:	cmp	w0, #0x2
  42f0b8:	b.eq	42f140 <ferror@plt+0x2d3c0>  // b.none
  42f0bc:	cmp	w0, #0x2
  42f0c0:	b.hi	42f1a8 <ferror@plt+0x2d428>  // b.pmore
  42f0c4:	cmp	w0, #0x0
  42f0c8:	b.eq	42f0d8 <ferror@plt+0x2d358>  // b.none
  42f0cc:	cmp	w0, #0x1
  42f0d0:	b.eq	42f104 <ferror@plt+0x2d384>  // b.none
  42f0d4:	b	42f1a8 <ferror@plt+0x2d428>
  42f0d8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f0dc:	add	x0, x0, #0x698
  42f0e0:	bl	401940 <strlen@plt>
  42f0e4:	mov	x1, x0
  42f0e8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f0ec:	add	x0, x0, #0x698
  42f0f0:	add	x0, x1, x0
  42f0f4:	mov	w1, #0x4320                	// #17184
  42f0f8:	movk	w1, #0x41, lsl #16
  42f0fc:	str	w1, [x0]
  42f100:	b	42f20c <ferror@plt+0x2d48c>
  42f104:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f108:	add	x0, x0, #0x698
  42f10c:	bl	401940 <strlen@plt>
  42f110:	mov	x1, x0
  42f114:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f118:	add	x0, x0, #0x698
  42f11c:	add	x2, x1, x0
  42f120:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f124:	add	x1, x0, #0xda8
  42f128:	mov	x0, x2
  42f12c:	ldr	w2, [x1]
  42f130:	str	w2, [x0]
  42f134:	ldrb	w1, [x1, #4]
  42f138:	strb	w1, [x0, #4]
  42f13c:	b	42f20c <ferror@plt+0x2d48c>
  42f140:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f144:	add	x0, x0, #0x698
  42f148:	bl	401940 <strlen@plt>
  42f14c:	mov	x1, x0
  42f150:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f154:	add	x0, x0, #0x698
  42f158:	add	x0, x1, x0
  42f15c:	mov	w1, #0x4620                	// #17952
  42f160:	movk	w1, #0x44, lsl #16
  42f164:	str	w1, [x0]
  42f168:	b	42f20c <ferror@plt+0x2d48c>
  42f16c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f170:	add	x0, x0, #0x698
  42f174:	bl	401940 <strlen@plt>
  42f178:	mov	x1, x0
  42f17c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f180:	add	x0, x0, #0x698
  42f184:	add	x2, x1, x0
  42f188:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f18c:	add	x1, x0, #0xdb0
  42f190:	mov	x0, x2
  42f194:	ldr	w2, [x1]
  42f198:	str	w2, [x0]
  42f19c:	ldrb	w1, [x1, #4]
  42f1a0:	strb	w1, [x0, #4]
  42f1a4:	b	42f20c <ferror@plt+0x2d48c>
  42f1a8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f1ac:	add	x0, x0, #0xdb8
  42f1b0:	bl	401d40 <gettext@plt>
  42f1b4:	mov	x2, x0
  42f1b8:	ldr	w0, [sp, #20]
  42f1bc:	lsr	w0, w0, #4
  42f1c0:	and	w0, w0, #0x3
  42f1c4:	mov	w1, w0
  42f1c8:	mov	x0, x2
  42f1cc:	bl	46efd4 <warn@@Base>
  42f1d0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f1d4:	add	x0, x0, #0x698
  42f1d8:	bl	401940 <strlen@plt>
  42f1dc:	mov	x1, x0
  42f1e0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f1e4:	add	x0, x0, #0x698
  42f1e8:	add	x2, x1, x0
  42f1ec:	adrp	x0, 493000 <warn@@Base+0x2402c>
  42f1f0:	add	x1, x0, #0xf30
  42f1f4:	mov	x0, x2
  42f1f8:	ldr	x2, [x1]
  42f1fc:	str	x2, [x0]
  42f200:	ldur	w1, [x1, #7]
  42f204:	stur	w1, [x0, #7]
  42f208:	nop
  42f20c:	b	42f214 <ferror@plt+0x2d494>
  42f210:	nop
  42f214:	ldr	w0, [sp, #20]
  42f218:	lsr	w0, w0, #6
  42f21c:	and	w0, w0, #0x3
  42f220:	cmp	w0, #0x3
  42f224:	b.eq	42f308 <ferror@plt+0x2d588>  // b.none
  42f228:	cmp	w0, #0x3
  42f22c:	b.hi	42f344 <ferror@plt+0x2d5c4>  // b.pmore
  42f230:	cmp	w0, #0x2
  42f234:	b.eq	42f2cc <ferror@plt+0x2d54c>  // b.none
  42f238:	cmp	w0, #0x2
  42f23c:	b.hi	42f344 <ferror@plt+0x2d5c4>  // b.pmore
  42f240:	cmp	w0, #0x0
  42f244:	b.eq	42f254 <ferror@plt+0x2d4d4>  // b.none
  42f248:	cmp	w0, #0x1
  42f24c:	b.eq	42f290 <ferror@plt+0x2d510>  // b.none
  42f250:	b	42f344 <ferror@plt+0x2d5c4>
  42f254:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f258:	add	x0, x0, #0x698
  42f25c:	bl	401940 <strlen@plt>
  42f260:	mov	x1, x0
  42f264:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f268:	add	x0, x0, #0x698
  42f26c:	add	x2, x1, x0
  42f270:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f274:	add	x1, x0, #0xde8
  42f278:	mov	x0, x2
  42f27c:	ldr	w2, [x1]
  42f280:	str	w2, [x0]
  42f284:	ldrb	w1, [x1, #4]
  42f288:	strb	w1, [x0, #4]
  42f28c:	b	42f3a8 <ferror@plt+0x2d628>
  42f290:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f294:	add	x0, x0, #0x698
  42f298:	bl	401940 <strlen@plt>
  42f29c:	mov	x1, x0
  42f2a0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f2a4:	add	x0, x0, #0x698
  42f2a8:	add	x2, x1, x0
  42f2ac:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f2b0:	add	x1, x0, #0xdb0
  42f2b4:	mov	x0, x2
  42f2b8:	ldr	w2, [x1]
  42f2bc:	str	w2, [x0]
  42f2c0:	ldrb	w1, [x1, #4]
  42f2c4:	strb	w1, [x0, #4]
  42f2c8:	b	42f3a8 <ferror@plt+0x2d628>
  42f2cc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f2d0:	add	x0, x0, #0x698
  42f2d4:	bl	401940 <strlen@plt>
  42f2d8:	mov	x1, x0
  42f2dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f2e0:	add	x0, x0, #0x698
  42f2e4:	add	x2, x1, x0
  42f2e8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f2ec:	add	x1, x0, #0xdf0
  42f2f0:	mov	x0, x2
  42f2f4:	ldr	w2, [x1]
  42f2f8:	str	w2, [x0]
  42f2fc:	ldrb	w1, [x1, #4]
  42f300:	strb	w1, [x0, #4]
  42f304:	b	42f3a8 <ferror@plt+0x2d628>
  42f308:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f30c:	add	x0, x0, #0x698
  42f310:	bl	401940 <strlen@plt>
  42f314:	mov	x1, x0
  42f318:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f31c:	add	x0, x0, #0x698
  42f320:	add	x2, x1, x0
  42f324:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f328:	add	x1, x0, #0xdf8
  42f32c:	mov	x0, x2
  42f330:	ldr	w2, [x1]
  42f334:	str	w2, [x0]
  42f338:	ldrb	w1, [x1, #4]
  42f33c:	strb	w1, [x0, #4]
  42f340:	b	42f3a8 <ferror@plt+0x2d628>
  42f344:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f348:	add	x0, x0, #0xe00
  42f34c:	bl	401d40 <gettext@plt>
  42f350:	mov	x2, x0
  42f354:	ldr	w0, [sp, #20]
  42f358:	lsr	w0, w0, #6
  42f35c:	and	w0, w0, #0x3
  42f360:	mov	w1, w0
  42f364:	mov	x0, x2
  42f368:	bl	46efd4 <warn@@Base>
  42f36c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f370:	add	x0, x0, #0x698
  42f374:	bl	401940 <strlen@plt>
  42f378:	mov	x1, x0
  42f37c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f380:	add	x0, x0, #0x698
  42f384:	add	x2, x1, x0
  42f388:	adrp	x0, 493000 <warn@@Base+0x2402c>
  42f38c:	add	x1, x0, #0xf30
  42f390:	mov	x0, x2
  42f394:	ldr	x2, [x1]
  42f398:	str	x2, [x0]
  42f39c:	ldur	w1, [x1, #7]
  42f3a0:	stur	w1, [x0, #7]
  42f3a4:	nop
  42f3a8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f3ac:	add	x0, x0, #0x698
  42f3b0:	ldrb	w0, [x0]
  42f3b4:	cmp	w0, #0x0
  42f3b8:	b.eq	42f3c8 <ferror@plt+0x2d648>  // b.none
  42f3bc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f3c0:	add	x0, x0, #0x699
  42f3c4:	b	42f3d8 <ferror@plt+0x2d658>
  42f3c8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f3cc:	add	x0, x0, #0x698
  42f3d0:	b	42f3d8 <ferror@plt+0x2d658>
  42f3d4:	mov	x0, #0x0                   	// #0
  42f3d8:	ldp	x29, x30, [sp], #32
  42f3dc:	ret
  42f3e0:	stp	x29, x30, [sp, #-32]!
  42f3e4:	mov	x29, sp
  42f3e8:	str	w0, [sp, #28]
  42f3ec:	ldr	w0, [sp, #28]
  42f3f0:	and	w0, w0, #0xffffff1f
  42f3f4:	cmp	w0, #0x0
  42f3f8:	b.eq	42f404 <ferror@plt+0x2d684>  // b.none
  42f3fc:	mov	x0, #0x0                   	// #0
  42f400:	b	42f468 <ferror@plt+0x2d6e8>
  42f404:	ldr	w0, [sp, #28]
  42f408:	lsr	w0, w0, #5
  42f40c:	str	w0, [sp, #28]
  42f410:	ldr	w0, [sp, #28]
  42f414:	cmp	w0, #0x6
  42f418:	b.hi	42f464 <ferror@plt+0x2d6e4>  // b.pmore
  42f41c:	ldr	w0, [sp, #28]
  42f420:	cmp	w0, #0x1
  42f424:	b.ls	42f434 <ferror@plt+0x2d6b4>  // b.plast
  42f428:	ldr	w0, [sp, #28]
  42f42c:	bl	40a88c <ferror@plt+0x8b0c>
  42f430:	str	w0, [sp, #28]
  42f434:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f438:	add	x0, x0, #0xe28
  42f43c:	bl	401d40 <gettext@plt>
  42f440:	ldr	w3, [sp, #28]
  42f444:	mov	x2, x0
  42f448:	mov	x1, #0x20                  	// #32
  42f44c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f450:	add	x0, x0, #0x6b8
  42f454:	bl	401a20 <snprintf@plt>
  42f458:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f45c:	add	x0, x0, #0x6b8
  42f460:	b	42f468 <ferror@plt+0x2d6e8>
  42f464:	mov	x0, #0x0                   	// #0
  42f468:	ldp	x29, x30, [sp], #32
  42f46c:	ret
  42f470:	stp	x29, x30, [sp, #-48]!
  42f474:	mov	x29, sp
  42f478:	str	x0, [sp, #24]
  42f47c:	str	w1, [sp, #20]
  42f480:	str	xzr, [sp, #40]
  42f484:	ldr	w0, [sp, #20]
  42f488:	cmp	w0, #0x0
  42f48c:	b.ne	42f49c <ferror@plt+0x2d71c>  // b.any
  42f490:	adrp	x0, 474000 <warn@@Base+0x502c>
  42f494:	add	x0, x0, #0x9a0
  42f498:	b	42f58c <ferror@plt+0x2d80c>
  42f49c:	ldr	x0, [sp, #24]
  42f4a0:	ldrh	w0, [x0, #82]
  42f4a4:	mov	w1, #0x9026                	// #36902
  42f4a8:	cmp	w0, w1
  42f4ac:	b.eq	42f4f0 <ferror@plt+0x2d770>  // b.none
  42f4b0:	mov	w1, #0x9026                	// #36902
  42f4b4:	cmp	w0, w1
  42f4b8:	b.gt	42f544 <ferror@plt+0x2d7c4>
  42f4bc:	cmp	w0, #0xb7
  42f4c0:	b.eq	42f500 <ferror@plt+0x2d780>  // b.none
  42f4c4:	cmp	w0, #0xb7
  42f4c8:	b.gt	42f544 <ferror@plt+0x2d7c4>
  42f4cc:	cmp	w0, #0x32
  42f4d0:	b.eq	42f520 <ferror@plt+0x2d7a0>  // b.none
  42f4d4:	cmp	w0, #0x32
  42f4d8:	b.gt	42f544 <ferror@plt+0x2d7c4>
  42f4dc:	cmp	w0, #0x8
  42f4e0:	b.eq	42f510 <ferror@plt+0x2d790>  // b.none
  42f4e4:	cmp	w0, #0x15
  42f4e8:	b.eq	42f534 <ferror@plt+0x2d7b4>  // b.none
  42f4ec:	b	42f544 <ferror@plt+0x2d7c4>
  42f4f0:	ldr	w0, [sp, #20]
  42f4f4:	bl	42ee30 <ferror@plt+0x2d0b0>
  42f4f8:	str	x0, [sp, #40]
  42f4fc:	b	42f54c <ferror@plt+0x2d7cc>
  42f500:	ldr	w0, [sp, #20]
  42f504:	bl	42ef0c <ferror@plt+0x2d18c>
  42f508:	str	x0, [sp, #40]
  42f50c:	b	42f54c <ferror@plt+0x2d7cc>
  42f510:	ldr	w0, [sp, #20]
  42f514:	bl	42ef80 <ferror@plt+0x2d200>
  42f518:	str	x0, [sp, #40]
  42f51c:	b	42f54c <ferror@plt+0x2d7cc>
  42f520:	ldr	w1, [sp, #20]
  42f524:	ldr	x0, [sp, #24]
  42f528:	bl	42f058 <ferror@plt+0x2d2d8>
  42f52c:	str	x0, [sp, #40]
  42f530:	b	42f54c <ferror@plt+0x2d7cc>
  42f534:	ldr	w0, [sp, #20]
  42f538:	bl	42f3e0 <ferror@plt+0x2d660>
  42f53c:	str	x0, [sp, #40]
  42f540:	b	42f54c <ferror@plt+0x2d7cc>
  42f544:	str	xzr, [sp, #40]
  42f548:	nop
  42f54c:	ldr	x0, [sp, #40]
  42f550:	cmp	x0, #0x0
  42f554:	b.eq	42f560 <ferror@plt+0x2d7e0>  // b.none
  42f558:	ldr	x0, [sp, #40]
  42f55c:	b	42f58c <ferror@plt+0x2d80c>
  42f560:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f564:	add	x0, x0, #0xe40
  42f568:	bl	401d40 <gettext@plt>
  42f56c:	ldr	w3, [sp, #20]
  42f570:	mov	x2, x0
  42f574:	mov	x1, #0x20                  	// #32
  42f578:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f57c:	add	x0, x0, #0x6d8
  42f580:	bl	401a20 <snprintf@plt>
  42f584:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f588:	add	x0, x0, #0x6d8
  42f58c:	ldp	x29, x30, [sp], #48
  42f590:	ret
  42f594:	stp	x29, x30, [sp, #-32]!
  42f598:	mov	x29, sp
  42f59c:	str	x0, [sp, #24]
  42f5a0:	str	w1, [sp, #20]
  42f5a4:	ldr	w0, [sp, #20]
  42f5a8:	cmn	w0, #0xe
  42f5ac:	b.eq	42f5f0 <ferror@plt+0x2d870>  // b.none
  42f5b0:	ldr	w0, [sp, #20]
  42f5b4:	cmn	w0, #0xe
  42f5b8:	b.hi	42f5fc <ferror@plt+0x2d87c>  // b.pmore
  42f5bc:	ldr	w0, [sp, #20]
  42f5c0:	cmp	w0, #0x0
  42f5c4:	b.eq	42f5d8 <ferror@plt+0x2d858>  // b.none
  42f5c8:	ldr	w0, [sp, #20]
  42f5cc:	cmn	w0, #0xf
  42f5d0:	b.eq	42f5e4 <ferror@plt+0x2d864>  // b.none
  42f5d4:	b	42f5fc <ferror@plt+0x2d87c>
  42f5d8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f5dc:	add	x0, x0, #0xe50
  42f5e0:	b	42f7f0 <ferror@plt+0x2da70>
  42f5e4:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  42f5e8:	add	x0, x0, #0x7c0
  42f5ec:	b	42f7f0 <ferror@plt+0x2da70>
  42f5f0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f5f4:	add	x0, x0, #0xe58
  42f5f8:	b	42f7f0 <ferror@plt+0x2da70>
  42f5fc:	ldr	w0, [sp, #20]
  42f600:	cmn	w0, #0x100
  42f604:	b.ne	42f634 <ferror@plt+0x2d8b4>  // b.any
  42f608:	ldr	x0, [sp, #24]
  42f60c:	ldrh	w0, [x0, #82]
  42f610:	cmp	w0, #0x32
  42f614:	b.ne	42f634 <ferror@plt+0x2d8b4>  // b.any
  42f618:	ldr	x0, [sp, #24]
  42f61c:	ldrb	w0, [x0, #31]
  42f620:	cmp	w0, #0x1
  42f624:	b.ne	42f634 <ferror@plt+0x2d8b4>  // b.any
  42f628:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  42f62c:	add	x0, x0, #0x7f0
  42f630:	b	42f7f0 <ferror@plt+0x2da70>
  42f634:	ldr	x0, [sp, #24]
  42f638:	ldrh	w0, [x0, #82]
  42f63c:	cmp	w0, #0x3e
  42f640:	b.eq	42f664 <ferror@plt+0x2d8e4>  // b.none
  42f644:	ldr	x0, [sp, #24]
  42f648:	ldrh	w0, [x0, #82]
  42f64c:	cmp	w0, #0xb4
  42f650:	b.eq	42f664 <ferror@plt+0x2d8e4>  // b.none
  42f654:	ldr	x0, [sp, #24]
  42f658:	ldrh	w0, [x0, #82]
  42f65c:	cmp	w0, #0xb5
  42f660:	b.ne	42f67c <ferror@plt+0x2d8fc>  // b.any
  42f664:	ldr	w0, [sp, #20]
  42f668:	cmn	w0, #0xfe
  42f66c:	b.ne	42f67c <ferror@plt+0x2d8fc>  // b.any
  42f670:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f674:	add	x0, x0, #0xe60
  42f678:	b	42f7f0 <ferror@plt+0x2da70>
  42f67c:	ldr	w0, [sp, #20]
  42f680:	cmn	w0, #0xfd
  42f684:	b.ne	42f698 <ferror@plt+0x2d918>  // b.any
  42f688:	ldr	x0, [sp, #24]
  42f68c:	ldrh	w0, [x0, #82]
  42f690:	cmp	w0, #0x8
  42f694:	b.eq	42f6b4 <ferror@plt+0x2d934>  // b.none
  42f698:	ldr	w0, [sp, #20]
  42f69c:	cmn	w0, #0x100
  42f6a0:	b.ne	42f6c0 <ferror@plt+0x2d940>  // b.any
  42f6a4:	ldr	x0, [sp, #24]
  42f6a8:	ldrh	w0, [x0, #82]
  42f6ac:	cmp	w0, #0x8c
  42f6b0:	b.ne	42f6c0 <ferror@plt+0x2d940>  // b.any
  42f6b4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f6b8:	add	x0, x0, #0xe70
  42f6bc:	b	42f7f0 <ferror@plt+0x2da70>
  42f6c0:	ldr	w0, [sp, #20]
  42f6c4:	cmn	w0, #0xfc
  42f6c8:	b.ne	42f6e8 <ferror@plt+0x2d968>  // b.any
  42f6cc:	ldr	x0, [sp, #24]
  42f6d0:	ldrh	w0, [x0, #82]
  42f6d4:	cmp	w0, #0x8
  42f6d8:	b.ne	42f6e8 <ferror@plt+0x2d968>  // b.any
  42f6dc:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f6e0:	add	x0, x0, #0xe78
  42f6e4:	b	42f7f0 <ferror@plt+0x2da70>
  42f6e8:	ldr	w0, [sp, #20]
  42f6ec:	cmn	w0, #0x101
  42f6f0:	b.ls	42f724 <ferror@plt+0x2d9a4>  // b.plast
  42f6f4:	ldr	w0, [sp, #20]
  42f6f8:	cmn	w0, #0xe1
  42f6fc:	b.hi	42f724 <ferror@plt+0x2d9a4>  // b.pmore
  42f700:	ldr	w0, [sp, #20]
  42f704:	and	w0, w0, #0xffff
  42f708:	mov	w2, w0
  42f70c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f710:	add	x1, x0, #0xe80
  42f714:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f718:	add	x0, x0, #0x6f8
  42f71c:	bl	4019c0 <sprintf@plt>
  42f720:	b	42f7e4 <ferror@plt+0x2da64>
  42f724:	ldr	w0, [sp, #20]
  42f728:	cmn	w0, #0xe1
  42f72c:	b.ls	42f760 <ferror@plt+0x2d9e0>  // b.plast
  42f730:	ldr	w0, [sp, #20]
  42f734:	cmn	w0, #0xc1
  42f738:	b.hi	42f760 <ferror@plt+0x2d9e0>  // b.pmore
  42f73c:	ldr	w0, [sp, #20]
  42f740:	and	w0, w0, #0xffff
  42f744:	mov	w2, w0
  42f748:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f74c:	add	x1, x0, #0xe90
  42f750:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f754:	add	x0, x0, #0x6f8
  42f758:	bl	4019c0 <sprintf@plt>
  42f75c:	b	42f7e4 <ferror@plt+0x2da64>
  42f760:	ldr	w0, [sp, #20]
  42f764:	cmn	w0, #0x101
  42f768:	b.ls	42f790 <ferror@plt+0x2da10>  // b.plast
  42f76c:	ldr	w0, [sp, #20]
  42f770:	and	w0, w0, #0xffff
  42f774:	mov	w2, w0
  42f778:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f77c:	add	x1, x0, #0xea0
  42f780:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f784:	add	x0, x0, #0x6f8
  42f788:	bl	4019c0 <sprintf@plt>
  42f78c:	b	42f7e4 <ferror@plt+0x2da64>
  42f790:	ldr	x0, [sp, #24]
  42f794:	ldr	w0, [x0, #100]
  42f798:	ldr	w1, [sp, #20]
  42f79c:	cmp	w1, w0
  42f7a0:	b.cc	42f7c8 <ferror@plt+0x2da48>  // b.lo, b.ul, b.last
  42f7a4:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f7a8:	add	x0, x0, #0xeb0
  42f7ac:	bl	401d40 <gettext@plt>
  42f7b0:	ldr	w2, [sp, #20]
  42f7b4:	mov	x1, x0
  42f7b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f7bc:	add	x0, x0, #0x6f8
  42f7c0:	bl	4019c0 <sprintf@plt>
  42f7c4:	b	42f7e4 <ferror@plt+0x2da64>
  42f7c8:	ldr	w2, [sp, #20]
  42f7cc:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f7d0:	add	x1, x0, #0xec8
  42f7d4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f7d8:	add	x0, x0, #0x6f8
  42f7dc:	bl	4019c0 <sprintf@plt>
  42f7e0:	b	42f7e4 <ferror@plt+0x2da64>
  42f7e4:	nop
  42f7e8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  42f7ec:	add	x0, x0, #0x6f8
  42f7f0:	ldp	x29, x30, [sp], #32
  42f7f4:	ret
  42f7f8:	stp	x29, x30, [sp, #-80]!
  42f7fc:	mov	x29, sp
  42f800:	str	x19, [sp, #16]
  42f804:	str	x0, [sp, #56]
  42f808:	str	x1, [sp, #48]
  42f80c:	str	w2, [sp, #44]
  42f810:	ldr	w1, [sp, #44]
  42f814:	ldr	x0, [sp, #48]
  42f818:	mul	x1, x1, x0
  42f81c:	ldr	x0, [sp, #56]
  42f820:	ldr	x0, [x0, #16]
  42f824:	cmp	x1, x0
  42f828:	b.ls	42f860 <ferror@plt+0x2dae0>  // b.plast
  42f82c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f830:	add	x0, x0, #0xed0
  42f834:	bl	401d40 <gettext@plt>
  42f838:	mov	x19, x0
  42f83c:	ldr	x1, [sp, #48]
  42f840:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42f844:	add	x0, x0, #0xe58
  42f848:	bl	40e660 <ferror@plt+0xc8e0>
  42f84c:	mov	x1, x0
  42f850:	mov	x0, x19
  42f854:	bl	46eed4 <error@@Base>
  42f858:	mov	x0, #0x0                   	// #0
  42f85c:	b	42f9e4 <ferror@plt+0x2dc64>
  42f860:	ldr	w0, [sp, #44]
  42f864:	mov	x1, x0
  42f868:	ldr	x0, [sp, #48]
  42f86c:	bl	46d8cc <ferror@plt+0x6bb4c>
  42f870:	str	x0, [sp, #72]
  42f874:	ldr	x0, [sp, #72]
  42f878:	cmp	x0, #0x0
  42f87c:	b.ne	42f8b4 <ferror@plt+0x2db34>  // b.any
  42f880:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f884:	add	x0, x0, #0xef8
  42f888:	bl	401d40 <gettext@plt>
  42f88c:	mov	x19, x0
  42f890:	ldr	x1, [sp, #48]
  42f894:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42f898:	add	x0, x0, #0xe58
  42f89c:	bl	40e660 <ferror@plt+0xc8e0>
  42f8a0:	mov	x1, x0
  42f8a4:	mov	x0, x19
  42f8a8:	bl	46eed4 <error@@Base>
  42f8ac:	mov	x0, #0x0                   	// #0
  42f8b0:	b	42f9e4 <ferror@plt+0x2dc64>
  42f8b4:	ldr	w1, [sp, #44]
  42f8b8:	ldr	x0, [sp, #56]
  42f8bc:	ldr	x0, [x0, #8]
  42f8c0:	mov	x3, x0
  42f8c4:	ldr	x2, [sp, #48]
  42f8c8:	ldr	x0, [sp, #72]
  42f8cc:	bl	401c00 <fread@plt>
  42f8d0:	mov	x1, x0
  42f8d4:	ldr	x0, [sp, #48]
  42f8d8:	cmp	x0, x1
  42f8dc:	b.eq	42f928 <ferror@plt+0x2dba8>  // b.none
  42f8e0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f8e4:	add	x0, x0, #0xf28
  42f8e8:	bl	401d40 <gettext@plt>
  42f8ec:	mov	x19, x0
  42f8f0:	ldr	w1, [sp, #44]
  42f8f4:	ldr	x0, [sp, #48]
  42f8f8:	mul	x0, x1, x0
  42f8fc:	mov	x1, x0
  42f900:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42f904:	add	x0, x0, #0xe58
  42f908:	bl	40e660 <ferror@plt+0xc8e0>
  42f90c:	mov	x1, x0
  42f910:	mov	x0, x19
  42f914:	bl	46eed4 <error@@Base>
  42f918:	ldr	x0, [sp, #72]
  42f91c:	bl	401c10 <free@plt>
  42f920:	mov	x0, #0x0                   	// #0
  42f924:	b	42f9e4 <ferror@plt+0x2dc64>
  42f928:	mov	x1, #0x8                   	// #8
  42f92c:	ldr	x0, [sp, #48]
  42f930:	bl	46d8cc <ferror@plt+0x6bb4c>
  42f934:	str	x0, [sp, #64]
  42f938:	ldr	x0, [sp, #64]
  42f93c:	cmp	x0, #0x0
  42f940:	b.ne	42f9c4 <ferror@plt+0x2dc44>  // b.any
  42f944:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42f948:	add	x0, x0, #0xf58
  42f94c:	bl	401d40 <gettext@plt>
  42f950:	mov	x19, x0
  42f954:	ldr	x1, [sp, #48]
  42f958:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  42f95c:	add	x0, x0, #0xe58
  42f960:	bl	40e660 <ferror@plt+0xc8e0>
  42f964:	mov	x1, x0
  42f968:	mov	x0, x19
  42f96c:	bl	46eed4 <error@@Base>
  42f970:	ldr	x0, [sp, #72]
  42f974:	bl	401c10 <free@plt>
  42f978:	mov	x0, #0x0                   	// #0
  42f97c:	b	42f9e4 <ferror@plt+0x2dc64>
  42f980:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42f984:	add	x0, x0, #0x580
  42f988:	ldr	x2, [x0]
  42f98c:	ldr	w1, [sp, #44]
  42f990:	ldr	x0, [sp, #48]
  42f994:	mul	x0, x1, x0
  42f998:	ldr	x1, [sp, #72]
  42f99c:	add	x3, x1, x0
  42f9a0:	ldr	w4, [sp, #44]
  42f9a4:	ldr	x0, [sp, #48]
  42f9a8:	lsl	x0, x0, #3
  42f9ac:	ldr	x1, [sp, #64]
  42f9b0:	add	x19, x1, x0
  42f9b4:	mov	w1, w4
  42f9b8:	mov	x0, x3
  42f9bc:	blr	x2
  42f9c0:	str	x0, [x19]
  42f9c4:	ldr	x0, [sp, #48]
  42f9c8:	sub	x1, x0, #0x1
  42f9cc:	str	x1, [sp, #48]
  42f9d0:	cmp	x0, #0x0
  42f9d4:	b.ne	42f980 <ferror@plt+0x2dc00>  // b.any
  42f9d8:	ldr	x0, [sp, #72]
  42f9dc:	bl	401c10 <free@plt>
  42f9e0:	ldr	x0, [sp, #64]
  42f9e4:	ldr	x19, [sp, #16]
  42f9e8:	ldp	x29, x30, [sp], #80
  42f9ec:	ret
  42f9f0:	stp	x29, x30, [sp, #-80]!
  42f9f4:	mov	x29, sp
  42f9f8:	str	x0, [sp, #40]
  42f9fc:	str	x1, [sp, #32]
  42fa00:	str	x2, [sp, #24]
  42fa04:	mov	w1, #0x2                   	// #2
  42fa08:	ldr	x0, [sp, #32]
  42fa0c:	bl	40ea20 <ferror@plt+0xcca0>
  42fa10:	str	w0, [sp, #76]
  42fa14:	ldr	w0, [sp, #76]
  42fa18:	cmp	w0, #0x4
  42fa1c:	b.gt	42fa48 <ferror@plt+0x2dcc8>
  42fa20:	ldrsw	x1, [sp, #76]
  42fa24:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42fa28:	add	x0, x0, #0xf90
  42fa2c:	add	x2, x1, x0
  42fa30:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42fa34:	add	x0, x0, #0x708
  42fa38:	ldr	x0, [x0]
  42fa3c:	mov	x1, x0
  42fa40:	mov	x0, x2
  42fa44:	bl	401950 <fputs@plt>
  42fa48:	ldr	x1, [sp, #24]
  42fa4c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42fa50:	add	x0, x0, #0xf98
  42fa54:	bl	401cf0 <printf@plt>
  42fa58:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42fa5c:	add	x0, x0, #0x758
  42fa60:	ldr	x0, [x0]
  42fa64:	cmp	x0, #0x0
  42fa68:	b.eq	42fa84 <ferror@plt+0x2dd04>  // b.none
  42fa6c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42fa70:	add	x0, x0, #0x750
  42fa74:	ldr	x0, [x0]
  42fa78:	ldr	x1, [sp, #32]
  42fa7c:	cmp	x1, x0
  42fa80:	b.cc	42fa9c <ferror@plt+0x2dd1c>  // b.lo, b.ul, b.last
  42fa84:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42fa88:	add	x0, x0, #0xfa0
  42fa8c:	bl	401d40 <gettext@plt>
  42fa90:	ldr	x1, [sp, #32]
  42fa94:	bl	401cf0 <printf@plt>
  42fa98:	b	42fc7c <ferror@plt+0x2defc>
  42fa9c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42faa0:	add	x0, x0, #0x758
  42faa4:	ldr	x1, [x0]
  42faa8:	ldr	x0, [sp, #32]
  42faac:	lsl	x0, x0, #5
  42fab0:	add	x0, x1, x0
  42fab4:	str	x0, [sp, #64]
  42fab8:	ldr	x0, [sp, #64]
  42fabc:	ldr	x0, [x0]
  42fac0:	mov	w1, #0x6                   	// #6
  42fac4:	bl	40ea20 <ferror@plt+0xcca0>
  42fac8:	mov	w0, #0x20                  	// #32
  42facc:	bl	401d20 <putchar@plt>
  42fad0:	ldr	x0, [sp, #64]
  42fad4:	ldr	x0, [x0, #8]
  42fad8:	mov	w1, #0x2                   	// #2
  42fadc:	bl	40ea20 <ferror@plt+0xcca0>
  42fae0:	ldr	x0, [sp, #64]
  42fae4:	ldrb	w0, [x0, #24]
  42fae8:	and	w0, w0, #0xf
  42faec:	mov	w1, w0
  42faf0:	ldr	x0, [sp, #40]
  42faf4:	bl	42ea9c <ferror@plt+0x2cd1c>
  42faf8:	mov	x1, x0
  42fafc:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42fb00:	add	x0, x0, #0xfd8
  42fb04:	bl	401cf0 <printf@plt>
  42fb08:	ldr	x0, [sp, #64]
  42fb0c:	ldrb	w0, [x0, #24]
  42fb10:	lsr	w0, w0, #4
  42fb14:	and	w0, w0, #0xff
  42fb18:	mov	w1, w0
  42fb1c:	ldr	x0, [sp, #40]
  42fb20:	bl	42e958 <ferror@plt+0x2cbd8>
  42fb24:	mov	x1, x0
  42fb28:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42fb2c:	add	x0, x0, #0xfe0
  42fb30:	bl	401cf0 <printf@plt>
  42fb34:	ldr	x0, [sp, #40]
  42fb38:	ldrb	w0, [x0, #31]
  42fb3c:	cmp	w0, #0x6
  42fb40:	b.ne	42fb64 <ferror@plt+0x2dde4>  // b.any
  42fb44:	ldr	x0, [sp, #64]
  42fb48:	ldrb	w0, [x0, #25]
  42fb4c:	bl	42ee98 <ferror@plt+0x2d118>
  42fb50:	mov	x1, x0
  42fb54:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42fb58:	add	x0, x0, #0xfd8
  42fb5c:	bl	401cf0 <printf@plt>
  42fb60:	b	42fbd4 <ferror@plt+0x2de54>
  42fb64:	ldr	x0, [sp, #64]
  42fb68:	ldrb	w0, [x0, #25]
  42fb6c:	and	w0, w0, #0x3
  42fb70:	str	w0, [sp, #60]
  42fb74:	ldr	w0, [sp, #60]
  42fb78:	bl	42ed80 <ferror@plt+0x2d000>
  42fb7c:	mov	x1, x0
  42fb80:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42fb84:	add	x0, x0, #0xfd8
  42fb88:	bl	401cf0 <printf@plt>
  42fb8c:	ldr	x0, [sp, #64]
  42fb90:	ldrb	w0, [x0, #25]
  42fb94:	mov	w1, w0
  42fb98:	ldr	w0, [sp, #60]
  42fb9c:	cmp	w0, w1
  42fba0:	b.eq	42fbd4 <ferror@plt+0x2de54>  // b.none
  42fba4:	ldr	x0, [sp, #64]
  42fba8:	ldrb	w0, [x0, #25]
  42fbac:	mov	w1, w0
  42fbb0:	ldr	w0, [sp, #60]
  42fbb4:	eor	w0, w1, w0
  42fbb8:	mov	w1, w0
  42fbbc:	ldr	x0, [sp, #40]
  42fbc0:	bl	42f470 <ferror@plt+0x2d6f0>
  42fbc4:	mov	x1, x0
  42fbc8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42fbcc:	add	x0, x0, #0xfe8
  42fbd0:	bl	401cf0 <printf@plt>
  42fbd4:	ldr	x0, [sp, #64]
  42fbd8:	ldr	w0, [x0, #28]
  42fbdc:	mov	w1, w0
  42fbe0:	ldr	x0, [sp, #40]
  42fbe4:	bl	42f594 <ferror@plt+0x2d814>
  42fbe8:	mov	x1, x0
  42fbec:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42fbf0:	add	x0, x0, #0xff0
  42fbf4:	bl	401cf0 <printf@plt>
  42fbf8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42fbfc:	add	x0, x0, #0x740
  42fc00:	ldr	x0, [x0]
  42fc04:	cmp	x0, #0x0
  42fc08:	b.eq	42fc50 <ferror@plt+0x2ded0>  // b.none
  42fc0c:	ldr	x0, [sp, #64]
  42fc10:	ldr	x1, [x0, #16]
  42fc14:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42fc18:	add	x0, x0, #0x748
  42fc1c:	ldr	x0, [x0]
  42fc20:	cmp	x1, x0
  42fc24:	b.cs	42fc50 <ferror@plt+0x2ded0>  // b.hs, b.nlast
  42fc28:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  42fc2c:	add	x0, x0, #0x740
  42fc30:	ldr	x1, [x0]
  42fc34:	ldr	x0, [sp, #64]
  42fc38:	ldr	x0, [x0, #16]
  42fc3c:	add	x0, x1, x0
  42fc40:	mov	x1, x0
  42fc44:	mov	w0, #0x19                  	// #25
  42fc48:	bl	40ebc4 <ferror@plt+0xce44>
  42fc4c:	b	42fc74 <ferror@plt+0x2def4>
  42fc50:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42fc54:	add	x0, x0, #0xff8
  42fc58:	bl	401d40 <gettext@plt>
  42fc5c:	mov	x2, x0
  42fc60:	ldr	x0, [sp, #64]
  42fc64:	ldr	x0, [x0, #16]
  42fc68:	mov	x1, x0
  42fc6c:	mov	x0, x2
  42fc70:	bl	401cf0 <printf@plt>
  42fc74:	mov	w0, #0xa                   	// #10
  42fc78:	bl	401d20 <putchar@plt>
  42fc7c:	ldp	x29, x30, [sp], #80
  42fc80:	ret
  42fc84:	stp	x29, x30, [sp, #-320]!
  42fc88:	mov	x29, sp
  42fc8c:	str	x19, [sp, #16]
  42fc90:	str	x0, [sp, #88]
  42fc94:	str	w1, [sp, #84]
  42fc98:	str	x2, [sp, #72]
  42fc9c:	str	x3, [sp, #64]
  42fca0:	str	w4, [sp, #80]
  42fca4:	str	x5, [sp, #56]
  42fca8:	str	x6, [sp, #48]
  42fcac:	str	x7, [sp, #40]
  42fcb0:	ldr	w0, [sp, #84]
  42fcb4:	cmp	w0, #0x0
  42fcb8:	b.eq	42fcd0 <ferror@plt+0x2df50>  // b.none
  42fcbc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42fcc0:	add	x0, x0, #0x888
  42fcc4:	ldr	x0, [x0, #120]
  42fcc8:	cmp	x0, #0x0
  42fccc:	b.ne	42fcd8 <ferror@plt+0x2df58>  // b.any
  42fcd0:	mov	x0, #0x0                   	// #0
  42fcd4:	b	430278 <ferror@plt+0x2e4f8>
  42fcd8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42fcdc:	add	x0, x0, #0x888
  42fce0:	ldr	x1, [x0, #120]
  42fce4:	ldr	w0, [sp, #80]
  42fce8:	add	x0, x0, #0x1
  42fcec:	lsl	x0, x0, #1
  42fcf0:	mov	x2, x0
  42fcf4:	ldr	x0, [sp, #88]
  42fcf8:	bl	41e63c <ferror@plt+0x1c8bc>
  42fcfc:	str	x0, [sp, #312]
  42fd00:	ldr	w0, [sp, #80]
  42fd04:	lsl	x1, x0, #1
  42fd08:	ldr	x0, [sp, #312]
  42fd0c:	add	x19, x1, x0
  42fd10:	adrp	x0, 498000 <warn@@Base+0x2902c>
  42fd14:	add	x0, x0, #0x10
  42fd18:	bl	401d40 <gettext@plt>
  42fd1c:	mov	x1, x0
  42fd20:	add	x0, sp, #0x118
  42fd24:	mov	x5, x1
  42fd28:	mov	x4, #0x1                   	// #1
  42fd2c:	mov	x3, #0x2                   	// #2
  42fd30:	mov	x2, x19
  42fd34:	ldr	x1, [sp, #88]
  42fd38:	bl	40e704 <ferror@plt+0xc984>
  42fd3c:	cmp	x0, #0x0
  42fd40:	b.ne	42fd4c <ferror@plt+0x2dfcc>  // b.any
  42fd44:	mov	x0, #0x0                   	// #0
  42fd48:	b	430278 <ferror@plt+0x2e4f8>
  42fd4c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42fd50:	add	x0, x0, #0x580
  42fd54:	ldr	x2, [x0]
  42fd58:	add	x0, sp, #0x118
  42fd5c:	mov	w1, #0x2                   	// #2
  42fd60:	blr	x2
  42fd64:	strh	w0, [sp, #286]
  42fd68:	ldrsh	w0, [sp, #286]
  42fd6c:	cmp	w0, #0x0
  42fd70:	b.lt	42fd88 <ferror@plt+0x2e008>  // b.tstop
  42fd74:	ldrh	w0, [sp, #286]
  42fd78:	cmp	w0, #0x0
  42fd7c:	b.ne	42fd88 <ferror@plt+0x2e008>  // b.any
  42fd80:	mov	x0, #0x0                   	// #0
  42fd84:	b	430278 <ferror@plt+0x2e4f8>
  42fd88:	ldrsh	w0, [sp, #286]
  42fd8c:	cmp	w0, #0x0
  42fd90:	b.ge	42fd9c <ferror@plt+0x2e01c>  // b.tcont
  42fd94:	mov	w0, #0x1                   	// #1
  42fd98:	b	42fda0 <ferror@plt+0x2e020>
  42fd9c:	mov	w0, #0x2                   	// #2
  42fda0:	ldr	x1, [sp, #48]
  42fda4:	str	w0, [x1]
  42fda8:	strh	wzr, [sp, #310]
  42fdac:	ldr	x0, [sp, #56]
  42fdb0:	ldr	w0, [x0, #28]
  42fdb4:	cmp	w0, #0x0
  42fdb8:	b.eq	430010 <ferror@plt+0x2e290>  // b.none
  42fdbc:	ldrh	w1, [sp, #286]
  42fdc0:	mov	w0, #0x8001                	// #32769
  42fdc4:	cmp	w1, w0
  42fdc8:	b.eq	430010 <ferror@plt+0x2e290>  // b.none
  42fdcc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42fdd0:	add	x0, x0, #0x888
  42fdd4:	ldr	x0, [x0, #24]
  42fdd8:	cmp	x0, #0x0
  42fddc:	b.eq	430010 <ferror@plt+0x2e290>  // b.none
  42fde0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  42fde4:	add	x0, x0, #0x888
  42fde8:	ldr	x0, [x0, #24]
  42fdec:	mov	x2, #0x14                  	// #20
  42fdf0:	mov	x1, x0
  42fdf4:	ldr	x0, [sp, #88]
  42fdf8:	bl	41e63c <ferror@plt+0x1c8bc>
  42fdfc:	str	x0, [sp, #296]
  42fe00:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42fe04:	add	x0, x0, #0xb00
  42fe08:	bl	401d40 <gettext@plt>
  42fe0c:	mov	x1, x0
  42fe10:	add	x0, sp, #0xf8
  42fe14:	mov	x5, x1
  42fe18:	mov	x4, #0x1                   	// #1
  42fe1c:	mov	x3, #0x14                  	// #20
  42fe20:	ldr	x2, [sp, #296]
  42fe24:	ldr	x1, [sp, #88]
  42fe28:	bl	40e704 <ferror@plt+0xc984>
  42fe2c:	cmp	x0, #0x0
  42fe30:	b.ne	42fe48 <ferror@plt+0x2e0c8>  // b.any
  42fe34:	strh	wzr, [sp, #148]
  42fe38:	str	xzr, [sp, #160]
  42fe3c:	str	xzr, [sp, #168]
  42fe40:	strh	wzr, [sp, #146]
  42fe44:	b	42fed0 <ferror@plt+0x2e150>
  42fe48:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42fe4c:	add	x0, x0, #0x580
  42fe50:	ldr	x2, [x0]
  42fe54:	add	x0, sp, #0xf8
  42fe58:	add	x0, x0, #0x4
  42fe5c:	mov	w1, #0x2                   	// #2
  42fe60:	blr	x2
  42fe64:	and	w0, w0, #0xffff
  42fe68:	strh	w0, [sp, #148]
  42fe6c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42fe70:	add	x0, x0, #0x580
  42fe74:	ldr	x2, [x0]
  42fe78:	add	x0, sp, #0xf8
  42fe7c:	add	x0, x0, #0xc
  42fe80:	mov	w1, #0x4                   	// #4
  42fe84:	blr	x2
  42fe88:	str	x0, [sp, #160]
  42fe8c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42fe90:	add	x0, x0, #0x580
  42fe94:	ldr	x2, [x0]
  42fe98:	add	x0, sp, #0xf8
  42fe9c:	add	x0, x0, #0x10
  42fea0:	mov	w1, #0x4                   	// #4
  42fea4:	blr	x2
  42fea8:	str	x0, [sp, #168]
  42feac:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42feb0:	add	x0, x0, #0x580
  42feb4:	ldr	x2, [x0]
  42feb8:	add	x0, sp, #0xf8
  42febc:	add	x0, x0, #0x2
  42fec0:	mov	w1, #0x2                   	// #2
  42fec4:	blr	x2
  42fec8:	and	w0, w0, #0xffff
  42fecc:	strh	w0, [sp, #146]
  42fed0:	ldrh	w0, [sp, #148]
  42fed4:	and	w1, w0, #0x7fff
  42fed8:	ldrh	w0, [sp, #310]
  42fedc:	cmp	w1, w0
  42fee0:	b.le	42fef0 <ferror@plt+0x2e170>
  42fee4:	ldrh	w0, [sp, #148]
  42fee8:	and	w0, w0, #0x7fff
  42feec:	strh	w0, [sp, #310]
  42fef0:	ldr	x0, [sp, #168]
  42fef4:	ldr	x1, [sp, #296]
  42fef8:	add	x0, x1, x0
  42fefc:	str	x0, [sp, #296]
  42ff00:	ldrh	w0, [sp, #148]
  42ff04:	mov	w1, w0
  42ff08:	ldrh	w0, [sp, #286]
  42ff0c:	and	w0, w0, #0x7fff
  42ff10:	cmp	w1, w0
  42ff14:	b.eq	42ff24 <ferror@plt+0x2e1a4>  // b.none
  42ff18:	ldr	x0, [sp, #168]
  42ff1c:	cmp	x0, #0x0
  42ff20:	b.ne	42fe00 <ferror@plt+0x2e080>  // b.any
  42ff24:	ldrh	w0, [sp, #148]
  42ff28:	mov	w1, w0
  42ff2c:	ldrh	w0, [sp, #286]
  42ff30:	and	w0, w0, #0x7fff
  42ff34:	cmp	w1, w0
  42ff38:	b.ne	430010 <ferror@plt+0x2e290>  // b.any
  42ff3c:	ldrh	w0, [sp, #148]
  42ff40:	cmp	w0, #0x1
  42ff44:	b.ne	42ff5c <ferror@plt+0x2e1dc>  // b.any
  42ff48:	ldrh	w0, [sp, #146]
  42ff4c:	cmp	w0, #0x1
  42ff50:	b.ne	42ff5c <ferror@plt+0x2e1dc>  // b.any
  42ff54:	mov	x0, #0x0                   	// #0
  42ff58:	b	430278 <ferror@plt+0x2e4f8>
  42ff5c:	ldr	x0, [sp, #168]
  42ff60:	ldr	x1, [sp, #296]
  42ff64:	sub	x0, x1, x0
  42ff68:	str	x0, [sp, #296]
  42ff6c:	ldr	x0, [sp, #160]
  42ff70:	ldr	x1, [sp, #296]
  42ff74:	add	x0, x1, x0
  42ff78:	str	x0, [sp, #296]
  42ff7c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  42ff80:	add	x0, x0, #0xb10
  42ff84:	bl	401d40 <gettext@plt>
  42ff88:	mov	x1, x0
  42ff8c:	add	x0, sp, #0x110
  42ff90:	mov	x5, x1
  42ff94:	mov	x4, #0x1                   	// #1
  42ff98:	mov	x3, #0x8                   	// #8
  42ff9c:	ldr	x2, [sp, #296]
  42ffa0:	ldr	x1, [sp, #88]
  42ffa4:	bl	40e704 <ferror@plt+0xc984>
  42ffa8:	cmp	x0, #0x0
  42ffac:	b.eq	430010 <ferror@plt+0x2e290>  // b.none
  42ffb0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  42ffb4:	add	x0, x0, #0x580
  42ffb8:	ldr	x2, [x0]
  42ffbc:	add	x0, sp, #0x110
  42ffc0:	mov	w1, #0x4                   	// #4
  42ffc4:	blr	x2
  42ffc8:	str	x0, [sp, #96]
  42ffcc:	ldr	x0, [sp, #56]
  42ffd0:	ldr	x1, [x0, #16]
  42ffd4:	ldr	x0, [sp, #96]
  42ffd8:	cmp	x1, x0
  42ffdc:	b.eq	430010 <ferror@plt+0x2e290>  // b.none
  42ffe0:	ldr	x0, [sp, #96]
  42ffe4:	ldr	x1, [sp, #64]
  42ffe8:	cmp	x1, x0
  42ffec:	b.ls	430000 <ferror@plt+0x2e280>  // b.plast
  42fff0:	ldr	x0, [sp, #96]
  42fff4:	ldr	x1, [sp, #72]
  42fff8:	add	x0, x1, x0
  42fffc:	b	430278 <ferror@plt+0x2e4f8>
  430000:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  430004:	add	x0, x0, #0xf80
  430008:	bl	401d40 <gettext@plt>
  43000c:	b	430278 <ferror@plt+0x2e4f8>
  430010:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430014:	add	x0, x0, #0x888
  430018:	ldr	x0, [x0, #8]
  43001c:	cmp	x0, #0x0
  430020:	b.eq	430274 <ferror@plt+0x2e4f4>  // b.none
  430024:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430028:	add	x0, x0, #0x888
  43002c:	ldr	x0, [x0, #8]
  430030:	mov	x2, #0x10                  	// #16
  430034:	mov	x1, x0
  430038:	ldr	x0, [sp, #88]
  43003c:	bl	41e63c <ferror@plt+0x1c8bc>
  430040:	str	x0, [sp, #312]
  430044:	adrp	x0, 497000 <warn@@Base+0x2802c>
  430048:	add	x0, x0, #0xad8
  43004c:	bl	401d40 <gettext@plt>
  430050:	mov	x1, x0
  430054:	add	x0, sp, #0xe8
  430058:	mov	x5, x1
  43005c:	mov	x4, #0x1                   	// #1
  430060:	mov	x3, #0x10                  	// #16
  430064:	ldr	x2, [sp, #312]
  430068:	ldr	x1, [sp, #88]
  43006c:	bl	40e704 <ferror@plt+0xc984>
  430070:	cmp	x0, #0x0
  430074:	b.ne	430088 <ferror@plt+0x2e308>  // b.any
  430078:	str	xzr, [sp, #120]
  43007c:	strh	wzr, [sp, #106]
  430080:	str	xzr, [sp, #112]
  430084:	b	4301e0 <ferror@plt+0x2e460>
  430088:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43008c:	add	x0, x0, #0x580
  430090:	ldr	x2, [x0]
  430094:	add	x0, sp, #0xe8
  430098:	add	x0, x0, #0x8
  43009c:	mov	w1, #0x4                   	// #4
  4300a0:	blr	x2
  4300a4:	str	x0, [sp, #160]
  4300a8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4300ac:	add	x0, x0, #0x580
  4300b0:	ldr	x2, [x0]
  4300b4:	add	x0, sp, #0xe8
  4300b8:	add	x0, x0, #0xc
  4300bc:	mov	w1, #0x4                   	// #4
  4300c0:	blr	x2
  4300c4:	str	x0, [sp, #168]
  4300c8:	ldr	x0, [sp, #160]
  4300cc:	ldr	x1, [sp, #312]
  4300d0:	add	x0, x1, x0
  4300d4:	str	x0, [sp, #288]
  4300d8:	adrp	x0, 498000 <warn@@Base+0x2902c>
  4300dc:	add	x0, x0, #0x20
  4300e0:	bl	401d40 <gettext@plt>
  4300e4:	mov	x1, x0
  4300e8:	add	x0, sp, #0xd8
  4300ec:	mov	x5, x1
  4300f0:	mov	x4, #0x1                   	// #1
  4300f4:	mov	x3, #0x10                  	// #16
  4300f8:	ldr	x2, [sp, #288]
  4300fc:	ldr	x1, [sp, #88]
  430100:	bl	40e704 <ferror@plt+0xc984>
  430104:	cmp	x0, #0x0
  430108:	b.ne	43011c <ferror@plt+0x2e39c>  // b.any
  43010c:	str	xzr, [sp, #120]
  430110:	strh	wzr, [sp, #106]
  430114:	str	xzr, [sp, #112]
  430118:	b	430180 <ferror@plt+0x2e400>
  43011c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  430120:	add	x0, x0, #0x580
  430124:	ldr	x2, [x0]
  430128:	add	x0, sp, #0xd8
  43012c:	add	x0, x0, #0x6
  430130:	mov	w1, #0x2                   	// #2
  430134:	blr	x2
  430138:	and	w0, w0, #0xffff
  43013c:	strh	w0, [sp, #106]
  430140:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  430144:	add	x0, x0, #0x580
  430148:	ldr	x2, [x0]
  43014c:	add	x0, sp, #0xd8
  430150:	add	x0, x0, #0xc
  430154:	mov	w1, #0x4                   	// #4
  430158:	blr	x2
  43015c:	str	x0, [sp, #120]
  430160:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  430164:	add	x0, x0, #0x580
  430168:	ldr	x2, [x0]
  43016c:	add	x0, sp, #0xd8
  430170:	add	x0, x0, #0x8
  430174:	mov	w1, #0x4                   	// #4
  430178:	blr	x2
  43017c:	str	x0, [sp, #112]
  430180:	ldr	x0, [sp, #120]
  430184:	ldr	x1, [sp, #288]
  430188:	add	x0, x1, x0
  43018c:	str	x0, [sp, #288]
  430190:	ldrh	w0, [sp, #106]
  430194:	ldrh	w1, [sp, #286]
  430198:	cmp	w1, w0
  43019c:	b.eq	4301ac <ferror@plt+0x2e42c>  // b.none
  4301a0:	ldr	x0, [sp, #120]
  4301a4:	cmp	x0, #0x0
  4301a8:	b.ne	4300d8 <ferror@plt+0x2e358>  // b.any
  4301ac:	ldrh	w0, [sp, #106]
  4301b0:	ldrh	w1, [sp, #286]
  4301b4:	cmp	w1, w0
  4301b8:	b.eq	4301dc <ferror@plt+0x2e45c>  // b.none
  4301bc:	ldr	x0, [sp, #168]
  4301c0:	ldr	x1, [sp, #312]
  4301c4:	add	x0, x1, x0
  4301c8:	str	x0, [sp, #312]
  4301cc:	ldr	x0, [sp, #168]
  4301d0:	cmp	x0, #0x0
  4301d4:	b.ne	430044 <ferror@plt+0x2e2c4>  // b.any
  4301d8:	b	4301e0 <ferror@plt+0x2e460>
  4301dc:	nop
  4301e0:	ldrh	w0, [sp, #106]
  4301e4:	ldrh	w1, [sp, #286]
  4301e8:	cmp	w1, w0
  4301ec:	b.ne	430234 <ferror@plt+0x2e4b4>  // b.any
  4301f0:	ldr	x0, [sp, #48]
  4301f4:	str	wzr, [x0]
  4301f8:	ldrh	w1, [sp, #106]
  4301fc:	ldr	x0, [sp, #40]
  430200:	strh	w1, [x0]
  430204:	ldr	x0, [sp, #112]
  430208:	ldr	x1, [sp, #64]
  43020c:	cmp	x1, x0
  430210:	b.ls	430224 <ferror@plt+0x2e4a4>  // b.plast
  430214:	ldr	x0, [sp, #112]
  430218:	ldr	x1, [sp, #72]
  43021c:	add	x0, x1, x0
  430220:	b	430278 <ferror@plt+0x2e4f8>
  430224:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  430228:	add	x0, x0, #0xf80
  43022c:	bl	401d40 <gettext@plt>
  430230:	b	430278 <ferror@plt+0x2e4f8>
  430234:	ldrh	w0, [sp, #310]
  430238:	cmp	w0, #0x0
  43023c:	b.ne	430250 <ferror@plt+0x2e4d0>  // b.any
  430240:	ldrh	w0, [sp, #286]
  430244:	and	w0, w0, #0x7fff
  430248:	cmp	w0, #0x1
  43024c:	b.eq	430274 <ferror@plt+0x2e4f4>  // b.none
  430250:	ldrh	w0, [sp, #286]
  430254:	and	w1, w0, #0x7fff
  430258:	ldrh	w0, [sp, #310]
  43025c:	cmp	w1, w0
  430260:	b.le	430274 <ferror@plt+0x2e4f4>
  430264:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  430268:	add	x0, x0, #0xf80
  43026c:	bl	401d40 <gettext@plt>
  430270:	b	430278 <ferror@plt+0x2e4f8>
  430274:	mov	x0, #0x0                   	// #0
  430278:	ldr	x19, [sp, #16]
  43027c:	ldp	x29, x30, [sp], #320
  430280:	ret
  430284:	stp	x29, x30, [sp, #-480]!
  430288:	mov	x29, sp
  43028c:	stp	x19, x20, [sp, #16]
  430290:	str	x0, [sp, #40]
  430294:	str	xzr, [sp, #464]
  430298:	str	xzr, [sp, #456]
  43029c:	str	xzr, [sp, #448]
  4302a0:	str	xzr, [sp, #440]
  4302a4:	str	xzr, [sp, #432]
  4302a8:	str	xzr, [sp, #424]
  4302ac:	str	xzr, [sp, #416]
  4302b0:	str	xzr, [sp, #408]
  4302b4:	str	xzr, [sp, #400]
  4302b8:	str	xzr, [sp, #392]
  4302bc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4302c0:	add	x0, x0, #0x920
  4302c4:	ldr	w0, [x0]
  4302c8:	cmp	w0, #0x0
  4302cc:	b.ne	430300 <ferror@plt+0x2e580>  // b.any
  4302d0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4302d4:	add	x0, x0, #0x924
  4302d8:	ldr	w0, [x0]
  4302dc:	cmp	w0, #0x0
  4302e0:	b.ne	430300 <ferror@plt+0x2e580>  // b.any
  4302e4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4302e8:	add	x0, x0, #0x950
  4302ec:	ldr	w0, [x0]
  4302f0:	cmp	w0, #0x0
  4302f4:	b.ne	430300 <ferror@plt+0x2e580>  // b.any
  4302f8:	mov	w0, #0x1                   	// #1
  4302fc:	b	431b54 <ferror@plt+0x2fdd4>
  430300:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430304:	add	x0, x0, #0x778
  430308:	ldr	x0, [x0, #32]
  43030c:	cmp	x0, #0x0
  430310:	b.eq	430544 <ferror@plt+0x2e7c4>  // b.none
  430314:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430318:	add	x0, x0, #0x950
  43031c:	ldr	w0, [x0]
  430320:	cmp	w0, #0x0
  430324:	b.ne	430364 <ferror@plt+0x2e5e4>  // b.any
  430328:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43032c:	add	x0, x0, #0x940
  430330:	ldr	w0, [x0]
  430334:	cmp	w0, #0x0
  430338:	b.eq	430544 <ferror@plt+0x2e7c4>  // b.none
  43033c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430340:	add	x0, x0, #0x924
  430344:	ldr	w0, [x0]
  430348:	cmp	w0, #0x0
  43034c:	b.ne	430544 <ferror@plt+0x2e7c4>  // b.any
  430350:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  430354:	add	x0, x0, #0x740
  430358:	ldr	x0, [x0]
  43035c:	cmp	x0, #0x0
  430360:	b.eq	430544 <ferror@plt+0x2e7c4>  // b.none
  430364:	mov	w0, #0x4                   	// #4
  430368:	str	w0, [sp, #388]
  43036c:	ldr	x0, [sp, #40]
  430370:	ldrh	w1, [x0, #82]
  430374:	mov	w0, #0x9026                	// #36902
  430378:	cmp	w1, w0
  43037c:	b.eq	4303a4 <ferror@plt+0x2e624>  // b.none
  430380:	ldr	x0, [sp, #40]
  430384:	ldrh	w0, [x0, #82]
  430388:	cmp	w0, #0x16
  43038c:	b.eq	4303a4 <ferror@plt+0x2e624>  // b.none
  430390:	ldr	x0, [sp, #40]
  430394:	ldrh	w1, [x0, #82]
  430398:	mov	w0, #0xa390                	// #41872
  43039c:	cmp	w1, w0
  4303a0:	b.ne	4303bc <ferror@plt+0x2e63c>  // b.any
  4303a4:	ldr	x0, [sp, #40]
  4303a8:	ldrb	w0, [x0, #28]
  4303ac:	cmp	w0, #0x2
  4303b0:	b.ne	4303bc <ferror@plt+0x2e63c>  // b.any
  4303b4:	mov	w0, #0x8                   	// #8
  4303b8:	str	w0, [sp, #388]
  4303bc:	ldr	x0, [sp, #40]
  4303c0:	ldr	x19, [x0, #8]
  4303c4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4303c8:	add	x0, x0, #0x778
  4303cc:	ldr	x0, [x0, #32]
  4303d0:	mov	x2, #0x10                  	// #16
  4303d4:	mov	x1, x0
  4303d8:	ldr	x0, [sp, #40]
  4303dc:	bl	41e63c <ferror@plt+0x1c8bc>
  4303e0:	mov	x1, x0
  4303e4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4303e8:	add	x0, x0, #0x718
  4303ec:	ldr	x0, [x0]
  4303f0:	add	x0, x1, x0
  4303f4:	mov	w2, #0x0                   	// #0
  4303f8:	mov	x1, x0
  4303fc:	mov	x0, x19
  430400:	bl	401b70 <fseek@plt>
  430404:	cmp	w0, #0x0
  430408:	b.eq	430420 <ferror@plt+0x2e6a0>  // b.none
  43040c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430410:	add	x0, x0, #0x38
  430414:	bl	401d40 <gettext@plt>
  430418:	bl	46eed4 <error@@Base>
  43041c:	b	4304f0 <ferror@plt+0x2e770>
  430420:	ldr	w1, [sp, #388]
  430424:	ldr	x0, [sp, #40]
  430428:	ldr	x2, [x0, #8]
  43042c:	add	x0, sp, #0x60
  430430:	mov	x3, x2
  430434:	mov	x2, #0x1                   	// #1
  430438:	bl	401c00 <fread@plt>
  43043c:	cmp	x0, #0x1
  430440:	b.eq	430458 <ferror@plt+0x2e6d8>  // b.none
  430444:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430448:	add	x0, x0, #0x68
  43044c:	bl	401d40 <gettext@plt>
  430450:	bl	46eed4 <error@@Base>
  430454:	b	4304f0 <ferror@plt+0x2e770>
  430458:	ldr	w1, [sp, #388]
  43045c:	ldr	x0, [sp, #40]
  430460:	ldr	x2, [x0, #8]
  430464:	add	x0, sp, #0x58
  430468:	mov	x3, x2
  43046c:	mov	x2, #0x1                   	// #1
  430470:	bl	401c00 <fread@plt>
  430474:	cmp	x0, #0x1
  430478:	b.eq	430490 <ferror@plt+0x2e710>  // b.none
  43047c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430480:	add	x0, x0, #0x90
  430484:	bl	401d40 <gettext@plt>
  430488:	bl	46eed4 <error@@Base>
  43048c:	b	4304f0 <ferror@plt+0x2e770>
  430490:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  430494:	add	x0, x0, #0x580
  430498:	ldr	x2, [x0]
  43049c:	ldr	w1, [sp, #388]
  4304a0:	add	x0, sp, #0x60
  4304a4:	blr	x2
  4304a8:	str	x0, [sp, #464]
  4304ac:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4304b0:	add	x0, x0, #0x580
  4304b4:	ldr	x2, [x0]
  4304b8:	ldr	w1, [sp, #388]
  4304bc:	add	x0, sp, #0x58
  4304c0:	blr	x2
  4304c4:	str	x0, [sp, #456]
  4304c8:	ldr	w2, [sp, #388]
  4304cc:	ldr	x1, [sp, #464]
  4304d0:	ldr	x0, [sp, #40]
  4304d4:	bl	42f7f8 <ferror@plt+0x2da78>
  4304d8:	str	x0, [sp, #448]
  4304dc:	ldr	w2, [sp, #388]
  4304e0:	ldr	x1, [sp, #456]
  4304e4:	ldr	x0, [sp, #40]
  4304e8:	bl	42f7f8 <ferror@plt+0x2da78>
  4304ec:	str	x0, [sp, #440]
  4304f0:	ldr	x0, [sp, #448]
  4304f4:	cmp	x0, #0x0
  4304f8:	b.eq	430508 <ferror@plt+0x2e788>  // b.none
  4304fc:	ldr	x0, [sp, #440]
  430500:	cmp	x0, #0x0
  430504:	b.ne	430544 <ferror@plt+0x2e7c4>  // b.any
  430508:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43050c:	add	x0, x0, #0x940
  430510:	ldr	w0, [x0]
  430514:	cmp	w0, #0x0
  430518:	b.eq	430524 <ferror@plt+0x2e7a4>  // b.none
  43051c:	mov	w0, #0x0                   	// #0
  430520:	b	431b54 <ferror@plt+0x2fdd4>
  430524:	ldr	x0, [sp, #448]
  430528:	bl	401c10 <free@plt>
  43052c:	ldr	x0, [sp, #440]
  430530:	bl	401c10 <free@plt>
  430534:	str	xzr, [sp, #448]
  430538:	str	xzr, [sp, #440]
  43053c:	str	xzr, [sp, #464]
  430540:	str	xzr, [sp, #456]
  430544:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430548:	add	x0, x0, #0x878
  43054c:	ldr	x0, [x0]
  430550:	cmp	x0, #0x0
  430554:	b.eq	430adc <ferror@plt+0x2ed5c>  // b.none
  430558:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43055c:	add	x0, x0, #0x950
  430560:	ldr	w0, [x0]
  430564:	cmp	w0, #0x0
  430568:	b.ne	4305a8 <ferror@plt+0x2e828>  // b.any
  43056c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430570:	add	x0, x0, #0x940
  430574:	ldr	w0, [x0]
  430578:	cmp	w0, #0x0
  43057c:	b.eq	430adc <ferror@plt+0x2ed5c>  // b.none
  430580:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430584:	add	x0, x0, #0x924
  430588:	ldr	w0, [x0]
  43058c:	cmp	w0, #0x0
  430590:	b.ne	430adc <ferror@plt+0x2ed5c>  // b.any
  430594:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  430598:	add	x0, x0, #0x740
  43059c:	ldr	x0, [x0]
  4305a0:	cmp	x0, #0x0
  4305a4:	b.eq	430adc <ferror@plt+0x2ed5c>  // b.none
  4305a8:	mov	x0, #0xffffffff            	// #4294967295
  4305ac:	str	x0, [sp, #368]
  4305b0:	ldr	x0, [sp, #40]
  4305b4:	ldr	x19, [x0, #8]
  4305b8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4305bc:	add	x0, x0, #0x878
  4305c0:	ldr	x0, [x0]
  4305c4:	mov	x2, #0x10                  	// #16
  4305c8:	mov	x1, x0
  4305cc:	ldr	x0, [sp, #40]
  4305d0:	bl	41e63c <ferror@plt+0x1c8bc>
  4305d4:	mov	x1, x0
  4305d8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4305dc:	add	x0, x0, #0x718
  4305e0:	ldr	x0, [x0]
  4305e4:	add	x0, x1, x0
  4305e8:	mov	w2, #0x0                   	// #0
  4305ec:	mov	x1, x0
  4305f0:	mov	x0, x19
  4305f4:	bl	401b70 <fseek@plt>
  4305f8:	cmp	w0, #0x0
  4305fc:	b.eq	430614 <ferror@plt+0x2e894>  // b.none
  430600:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430604:	add	x0, x0, #0x38
  430608:	bl	401d40 <gettext@plt>
  43060c:	bl	46eed4 <error@@Base>
  430610:	b	430a78 <ferror@plt+0x2ecf8>
  430614:	ldr	x0, [sp, #40]
  430618:	ldr	x1, [x0, #8]
  43061c:	add	x0, sp, #0x48
  430620:	mov	x3, x1
  430624:	mov	x2, #0x1                   	// #1
  430628:	mov	x1, #0x10                  	// #16
  43062c:	bl	401c00 <fread@plt>
  430630:	cmp	x0, #0x1
  430634:	b.eq	43064c <ferror@plt+0x2e8cc>  // b.none
  430638:	adrp	x0, 498000 <warn@@Base+0x2902c>
  43063c:	add	x0, x0, #0x68
  430640:	bl	401d40 <gettext@plt>
  430644:	bl	46eed4 <error@@Base>
  430648:	b	430a78 <ferror@plt+0x2ecf8>
  43064c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  430650:	add	x0, x0, #0x580
  430654:	ldr	x2, [x0]
  430658:	add	x0, sp, #0x48
  43065c:	mov	w1, #0x4                   	// #4
  430660:	blr	x2
  430664:	str	x0, [sp, #432]
  430668:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43066c:	add	x0, x0, #0x580
  430670:	ldr	x2, [x0]
  430674:	add	x0, sp, #0x48
  430678:	add	x0, x0, #0x4
  43067c:	mov	w1, #0x4                   	// #4
  430680:	blr	x2
  430684:	str	x0, [sp, #400]
  430688:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43068c:	add	x0, x0, #0x580
  430690:	ldr	x2, [x0]
  430694:	add	x0, sp, #0x48
  430698:	add	x0, x0, #0x8
  43069c:	mov	w1, #0x4                   	// #4
  4306a0:	blr	x2
  4306a4:	str	x0, [sp, #184]
  4306a8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4306ac:	add	x0, x0, #0x878
  4306b0:	ldr	x0, [x0]
  4306b4:	add	x0, x0, #0x10
  4306b8:	str	x0, [sp, #360]
  4306bc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4306c0:	add	x0, x0, #0x968
  4306c4:	ldr	w0, [x0]
  4306c8:	cmp	w0, #0x0
  4306cc:	b.eq	4306e8 <ferror@plt+0x2e968>  // b.none
  4306d0:	ldr	x0, [sp, #184]
  4306d4:	lsl	x0, x0, #2
  4306d8:	ldr	x1, [sp, #360]
  4306dc:	add	x0, x1, x0
  4306e0:	str	x0, [sp, #360]
  4306e4:	b	4306fc <ferror@plt+0x2e97c>
  4306e8:	ldr	x0, [sp, #184]
  4306ec:	lsl	x0, x0, #3
  4306f0:	ldr	x1, [sp, #360]
  4306f4:	add	x0, x1, x0
  4306f8:	str	x0, [sp, #360]
  4306fc:	ldr	x0, [sp, #40]
  430700:	ldr	x19, [x0, #8]
  430704:	mov	x2, #0x4                   	// #4
  430708:	ldr	x1, [sp, #360]
  43070c:	ldr	x0, [sp, #40]
  430710:	bl	41e63c <ferror@plt+0x1c8bc>
  430714:	mov	x1, x0
  430718:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43071c:	add	x0, x0, #0x718
  430720:	ldr	x0, [x0]
  430724:	add	x0, x1, x0
  430728:	mov	w2, #0x0                   	// #0
  43072c:	mov	x1, x0
  430730:	mov	x0, x19
  430734:	bl	401b70 <fseek@plt>
  430738:	cmp	w0, #0x0
  43073c:	b.eq	430754 <ferror@plt+0x2e9d4>  // b.none
  430740:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430744:	add	x0, x0, #0x38
  430748:	bl	401d40 <gettext@plt>
  43074c:	bl	46eed4 <error@@Base>
  430750:	b	430a78 <ferror@plt+0x2ecf8>
  430754:	mov	w2, #0x4                   	// #4
  430758:	ldr	x1, [sp, #432]
  43075c:	ldr	x0, [sp, #40]
  430760:	bl	42f7f8 <ferror@plt+0x2da78>
  430764:	str	x0, [sp, #424]
  430768:	ldr	x0, [sp, #424]
  43076c:	cmp	x0, #0x0
  430770:	b.eq	430a54 <ferror@plt+0x2ecd4>  // b.none
  430774:	str	xzr, [sp, #376]
  430778:	b	430814 <ferror@plt+0x2ea94>
  43077c:	ldr	x0, [sp, #376]
  430780:	lsl	x0, x0, #3
  430784:	ldr	x1, [sp, #424]
  430788:	add	x0, x1, x0
  43078c:	ldr	x0, [x0]
  430790:	cmp	x0, #0x0
  430794:	b.eq	430808 <ferror@plt+0x2ea88>  // b.none
  430798:	ldr	x0, [sp, #376]
  43079c:	lsl	x0, x0, #3
  4307a0:	ldr	x1, [sp, #424]
  4307a4:	add	x0, x1, x0
  4307a8:	ldr	x0, [x0]
  4307ac:	ldr	x1, [sp, #400]
  4307b0:	cmp	x1, x0
  4307b4:	b.ls	4307c0 <ferror@plt+0x2ea40>  // b.plast
  4307b8:	mov	w0, #0x0                   	// #0
  4307bc:	b	431b54 <ferror@plt+0x2fdd4>
  4307c0:	ldr	x1, [sp, #368]
  4307c4:	mov	x0, #0xffffffff            	// #4294967295
  4307c8:	cmp	x1, x0
  4307cc:	b.eq	4307f0 <ferror@plt+0x2ea70>  // b.none
  4307d0:	ldr	x0, [sp, #376]
  4307d4:	lsl	x0, x0, #3
  4307d8:	ldr	x1, [sp, #424]
  4307dc:	add	x0, x1, x0
  4307e0:	ldr	x0, [x0]
  4307e4:	ldr	x1, [sp, #368]
  4307e8:	cmp	x1, x0
  4307ec:	b.cs	430808 <ferror@plt+0x2ea88>  // b.hs, b.nlast
  4307f0:	ldr	x0, [sp, #376]
  4307f4:	lsl	x0, x0, #3
  4307f8:	ldr	x1, [sp, #424]
  4307fc:	add	x0, x1, x0
  430800:	ldr	x0, [x0]
  430804:	str	x0, [sp, #368]
  430808:	ldr	x0, [sp, #376]
  43080c:	add	x0, x0, #0x1
  430810:	str	x0, [sp, #376]
  430814:	ldr	x1, [sp, #376]
  430818:	ldr	x0, [sp, #432]
  43081c:	cmp	x1, x0
  430820:	b.cc	43077c <ferror@plt+0x2e9fc>  // b.lo, b.ul, b.last
  430824:	ldr	x1, [sp, #368]
  430828:	mov	x0, #0xffffffff            	// #4294967295
  43082c:	cmp	x1, x0
  430830:	b.eq	430a5c <ferror@plt+0x2ecdc>  // b.none
  430834:	ldr	x1, [sp, #368]
  430838:	ldr	x0, [sp, #400]
  43083c:	sub	x0, x1, x0
  430840:	str	x0, [sp, #368]
  430844:	ldr	x0, [sp, #40]
  430848:	ldr	x19, [x0, #8]
  43084c:	ldr	x1, [sp, #432]
  430850:	ldr	x0, [sp, #368]
  430854:	add	x0, x1, x0
  430858:	lsl	x1, x0, #2
  43085c:	ldr	x0, [sp, #360]
  430860:	add	x0, x1, x0
  430864:	mov	x2, #0x4                   	// #4
  430868:	mov	x1, x0
  43086c:	ldr	x0, [sp, #40]
  430870:	bl	41e63c <ferror@plt+0x1c8bc>
  430874:	mov	x1, x0
  430878:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43087c:	add	x0, x0, #0x718
  430880:	ldr	x0, [x0]
  430884:	add	x0, x1, x0
  430888:	mov	w2, #0x0                   	// #0
  43088c:	mov	x1, x0
  430890:	mov	x0, x19
  430894:	bl	401b70 <fseek@plt>
  430898:	cmp	w0, #0x0
  43089c:	b.eq	4308b4 <ferror@plt+0x2eb34>  // b.none
  4308a0:	adrp	x0, 498000 <warn@@Base+0x2902c>
  4308a4:	add	x0, x0, #0x38
  4308a8:	bl	401d40 <gettext@plt>
  4308ac:	bl	46eed4 <error@@Base>
  4308b0:	b	430a78 <ferror@plt+0x2ecf8>
  4308b4:	ldr	x0, [sp, #40]
  4308b8:	ldr	x1, [x0, #8]
  4308bc:	add	x0, sp, #0x48
  4308c0:	mov	x3, x1
  4308c4:	mov	x2, #0x1                   	// #1
  4308c8:	mov	x1, #0x4                   	// #4
  4308cc:	bl	401c00 <fread@plt>
  4308d0:	cmp	x0, #0x1
  4308d4:	b.eq	4308ec <ferror@plt+0x2eb6c>  // b.none
  4308d8:	adrp	x0, 498000 <warn@@Base+0x2902c>
  4308dc:	add	x0, x0, #0xb8
  4308e0:	bl	401d40 <gettext@plt>
  4308e4:	bl	46eed4 <error@@Base>
  4308e8:	b	430a78 <ferror@plt+0x2ecf8>
  4308ec:	ldr	x0, [sp, #368]
  4308f0:	cmn	x0, #0x1
  4308f4:	b.eq	430a64 <ferror@plt+0x2ece4>  // b.none
  4308f8:	ldr	x0, [sp, #368]
  4308fc:	add	x0, x0, #0x1
  430900:	str	x0, [sp, #368]
  430904:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  430908:	add	x0, x0, #0x580
  43090c:	ldr	x2, [x0]
  430910:	add	x0, sp, #0x48
  430914:	mov	w1, #0x4                   	// #4
  430918:	blr	x2
  43091c:	and	x0, x0, #0x1
  430920:	cmp	x0, #0x0
  430924:	b.eq	4308b4 <ferror@plt+0x2eb34>  // b.none
  430928:	ldr	x0, [sp, #40]
  43092c:	ldr	x19, [x0, #8]
  430930:	ldr	x0, [sp, #432]
  430934:	lsl	x1, x0, #2
  430938:	ldr	x0, [sp, #360]
  43093c:	add	x0, x1, x0
  430940:	mov	x2, #0x4                   	// #4
  430944:	mov	x1, x0
  430948:	ldr	x0, [sp, #40]
  43094c:	bl	41e63c <ferror@plt+0x1c8bc>
  430950:	mov	x1, x0
  430954:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  430958:	add	x0, x0, #0x718
  43095c:	ldr	x0, [x0]
  430960:	add	x0, x1, x0
  430964:	mov	w2, #0x0                   	// #0
  430968:	mov	x1, x0
  43096c:	mov	x0, x19
  430970:	bl	401b70 <fseek@plt>
  430974:	cmp	w0, #0x0
  430978:	b.eq	430990 <ferror@plt+0x2ec10>  // b.none
  43097c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430980:	add	x0, x0, #0x38
  430984:	bl	401d40 <gettext@plt>
  430988:	bl	46eed4 <error@@Base>
  43098c:	b	430a78 <ferror@plt+0x2ecf8>
  430990:	mov	w2, #0x4                   	// #4
  430994:	ldr	x1, [sp, #368]
  430998:	ldr	x0, [sp, #40]
  43099c:	bl	42f7f8 <ferror@plt+0x2da78>
  4309a0:	str	x0, [sp, #416]
  4309a4:	ldr	x0, [sp, #368]
  4309a8:	str	x0, [sp, #392]
  4309ac:	ldr	x0, [sp, #416]
  4309b0:	cmp	x0, #0x0
  4309b4:	b.eq	430a6c <ferror@plt+0x2ecec>  // b.none
  4309b8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4309bc:	add	x0, x0, #0x880
  4309c0:	ldr	x0, [x0]
  4309c4:	cmp	x0, #0x0
  4309c8:	b.eq	430a74 <ferror@plt+0x2ecf4>  // b.none
  4309cc:	ldr	x0, [sp, #40]
  4309d0:	ldr	x19, [x0, #8]
  4309d4:	ldr	x1, [sp, #432]
  4309d8:	ldr	x0, [sp, #368]
  4309dc:	add	x0, x1, x0
  4309e0:	lsl	x1, x0, #2
  4309e4:	ldr	x0, [sp, #360]
  4309e8:	add	x0, x1, x0
  4309ec:	mov	x2, #0x4                   	// #4
  4309f0:	mov	x1, x0
  4309f4:	ldr	x0, [sp, #40]
  4309f8:	bl	41e63c <ferror@plt+0x1c8bc>
  4309fc:	mov	x1, x0
  430a00:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  430a04:	add	x0, x0, #0x718
  430a08:	ldr	x0, [x0]
  430a0c:	add	x0, x1, x0
  430a10:	mov	w2, #0x0                   	// #0
  430a14:	mov	x1, x0
  430a18:	mov	x0, x19
  430a1c:	bl	401b70 <fseek@plt>
  430a20:	cmp	w0, #0x0
  430a24:	b.eq	430a3c <ferror@plt+0x2ecbc>  // b.none
  430a28:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430a2c:	add	x0, x0, #0x38
  430a30:	bl	401d40 <gettext@plt>
  430a34:	bl	46eed4 <error@@Base>
  430a38:	b	430a78 <ferror@plt+0x2ecf8>
  430a3c:	mov	w2, #0x4                   	// #4
  430a40:	ldr	x1, [sp, #368]
  430a44:	ldr	x0, [sp, #40]
  430a48:	bl	42f7f8 <ferror@plt+0x2da78>
  430a4c:	str	x0, [sp, #408]
  430a50:	b	430a78 <ferror@plt+0x2ecf8>
  430a54:	nop
  430a58:	b	430a78 <ferror@plt+0x2ecf8>
  430a5c:	nop
  430a60:	b	430a78 <ferror@plt+0x2ecf8>
  430a64:	nop
  430a68:	b	430a78 <ferror@plt+0x2ecf8>
  430a6c:	nop
  430a70:	b	430a78 <ferror@plt+0x2ecf8>
  430a74:	nop
  430a78:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430a7c:	add	x0, x0, #0x880
  430a80:	ldr	x0, [x0]
  430a84:	cmp	x0, #0x0
  430a88:	b.eq	430aa4 <ferror@plt+0x2ed24>  // b.none
  430a8c:	ldr	x0, [sp, #408]
  430a90:	cmp	x0, #0x0
  430a94:	b.ne	430aa4 <ferror@plt+0x2ed24>  // b.any
  430a98:	ldr	x0, [sp, #416]
  430a9c:	bl	401c10 <free@plt>
  430aa0:	str	xzr, [sp, #416]
  430aa4:	ldr	x0, [sp, #416]
  430aa8:	cmp	x0, #0x0
  430aac:	b.ne	430adc <ferror@plt+0x2ed5c>  // b.any
  430ab0:	ldr	x0, [sp, #424]
  430ab4:	bl	401c10 <free@plt>
  430ab8:	str	xzr, [sp, #424]
  430abc:	str	xzr, [sp, #432]
  430ac0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430ac4:	add	x0, x0, #0x940
  430ac8:	ldr	w0, [x0]
  430acc:	cmp	w0, #0x0
  430ad0:	b.eq	430adc <ferror@plt+0x2ed5c>  // b.none
  430ad4:	mov	w0, #0x0                   	// #0
  430ad8:	b	431b54 <ferror@plt+0x2fdd4>
  430adc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430ae0:	add	x0, x0, #0x778
  430ae4:	ldr	x0, [x0, #32]
  430ae8:	cmp	x0, #0x0
  430aec:	b.ne	430b04 <ferror@plt+0x2ed84>  // b.any
  430af0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430af4:	add	x0, x0, #0x878
  430af8:	ldr	x0, [x0]
  430afc:	cmp	x0, #0x0
  430b00:	b.eq	430e28 <ferror@plt+0x2f0a8>  // b.none
  430b04:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430b08:	add	x0, x0, #0x920
  430b0c:	ldr	w0, [x0]
  430b10:	cmp	w0, #0x0
  430b14:	b.eq	430e28 <ferror@plt+0x2f0a8>  // b.none
  430b18:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430b1c:	add	x0, x0, #0x940
  430b20:	ldr	w0, [x0]
  430b24:	cmp	w0, #0x0
  430b28:	b.eq	430e28 <ferror@plt+0x2f0a8>  // b.none
  430b2c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  430b30:	add	x0, x0, #0x740
  430b34:	ldr	x0, [x0]
  430b38:	cmp	x0, #0x0
  430b3c:	b.eq	430e28 <ferror@plt+0x2f0a8>  // b.none
  430b40:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  430b44:	add	x0, x0, #0x758
  430b48:	ldr	x0, [x0]
  430b4c:	cmp	x0, #0x0
  430b50:	b.eq	430e28 <ferror@plt+0x2f0a8>  // b.none
  430b54:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430b58:	add	x0, x0, #0x778
  430b5c:	ldr	x0, [x0, #32]
  430b60:	cmp	x0, #0x0
  430b64:	b.eq	430c9c <ferror@plt+0x2ef1c>  // b.none
  430b68:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430b6c:	add	x0, x0, #0xe0
  430b70:	bl	401d40 <gettext@plt>
  430b74:	bl	401cf0 <printf@plt>
  430b78:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430b7c:	add	x0, x0, #0x968
  430b80:	ldr	w0, [x0]
  430b84:	cmp	w0, #0x0
  430b88:	b.eq	430ba0 <ferror@plt+0x2ee20>  // b.none
  430b8c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430b90:	add	x0, x0, #0x100
  430b94:	bl	401d40 <gettext@plt>
  430b98:	bl	401cf0 <printf@plt>
  430b9c:	b	430bb0 <ferror@plt+0x2ee30>
  430ba0:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430ba4:	add	x0, x0, #0x140
  430ba8:	bl	401d40 <gettext@plt>
  430bac:	bl	401cf0 <printf@plt>
  430bb0:	mov	x1, #0x1                   	// #1
  430bb4:	ldr	x0, [sp, #456]
  430bb8:	bl	46d914 <ferror@plt+0x6bb94>
  430bbc:	str	x0, [sp, #176]
  430bc0:	ldr	x2, [sp, #456]
  430bc4:	mov	w1, #0x0                   	// #0
  430bc8:	ldr	x0, [sp, #176]
  430bcc:	bl	401ad0 <memset@plt>
  430bd0:	str	xzr, [sp, #352]
  430bd4:	b	430c84 <ferror@plt+0x2ef04>
  430bd8:	ldr	x0, [sp, #352]
  430bdc:	lsl	x0, x0, #3
  430be0:	ldr	x1, [sp, #448]
  430be4:	add	x0, x1, x0
  430be8:	ldr	x0, [x0]
  430bec:	str	x0, [sp, #344]
  430bf0:	b	430c6c <ferror@plt+0x2eeec>
  430bf4:	ldr	x2, [sp, #352]
  430bf8:	ldr	x1, [sp, #344]
  430bfc:	ldr	x0, [sp, #40]
  430c00:	bl	42f9f0 <ferror@plt+0x2dc70>
  430c04:	ldr	x1, [sp, #344]
  430c08:	ldr	x0, [sp, #456]
  430c0c:	cmp	x1, x0
  430c10:	b.cs	430c2c <ferror@plt+0x2eeac>  // b.hs, b.nlast
  430c14:	ldr	x1, [sp, #176]
  430c18:	ldr	x0, [sp, #344]
  430c1c:	add	x0, x1, x0
  430c20:	ldrb	w0, [x0]
  430c24:	cmp	w0, #0x0
  430c28:	b.eq	430c40 <ferror@plt+0x2eec0>  // b.none
  430c2c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430c30:	add	x0, x0, #0x188
  430c34:	bl	401d40 <gettext@plt>
  430c38:	bl	46eed4 <error@@Base>
  430c3c:	b	430c78 <ferror@plt+0x2eef8>
  430c40:	ldr	x1, [sp, #176]
  430c44:	ldr	x0, [sp, #344]
  430c48:	add	x0, x1, x0
  430c4c:	mov	w1, #0x1                   	// #1
  430c50:	strb	w1, [x0]
  430c54:	ldr	x0, [sp, #344]
  430c58:	lsl	x0, x0, #3
  430c5c:	ldr	x1, [sp, #440]
  430c60:	add	x0, x1, x0
  430c64:	ldr	x0, [x0]
  430c68:	str	x0, [sp, #344]
  430c6c:	ldr	x0, [sp, #344]
  430c70:	cmp	x0, #0x0
  430c74:	b.ne	430bf4 <ferror@plt+0x2ee74>  // b.any
  430c78:	ldr	x0, [sp, #352]
  430c7c:	add	x0, x0, #0x1
  430c80:	str	x0, [sp, #352]
  430c84:	ldr	x1, [sp, #352]
  430c88:	ldr	x0, [sp, #464]
  430c8c:	cmp	x1, x0
  430c90:	b.cc	430bd8 <ferror@plt+0x2ee58>  // b.lo, b.ul, b.last
  430c94:	ldr	x0, [sp, #176]
  430c98:	bl	401c10 <free@plt>
  430c9c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430ca0:	add	x0, x0, #0x878
  430ca4:	ldr	x0, [x0]
  430ca8:	cmp	x0, #0x0
  430cac:	b.eq	431450 <ferror@plt+0x2f6d0>  // b.none
  430cb0:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430cb4:	add	x0, x0, #0x1a8
  430cb8:	bl	401d40 <gettext@plt>
  430cbc:	mov	x2, x0
  430cc0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430cc4:	add	x0, x0, #0x880
  430cc8:	ldr	x0, [x0]
  430ccc:	cmp	x0, #0x0
  430cd0:	b.eq	430ce0 <ferror@plt+0x2ef60>  // b.none
  430cd4:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430cd8:	add	x0, x0, #0x1d0
  430cdc:	b	430ce8 <ferror@plt+0x2ef68>
  430ce0:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430ce4:	add	x0, x0, #0x1e0
  430ce8:	mov	x1, x0
  430cec:	mov	x0, x2
  430cf0:	bl	401cf0 <printf@plt>
  430cf4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430cf8:	add	x0, x0, #0x968
  430cfc:	ldr	w0, [x0]
  430d00:	cmp	w0, #0x0
  430d04:	b.eq	430d1c <ferror@plt+0x2ef9c>  // b.none
  430d08:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430d0c:	add	x0, x0, #0x100
  430d10:	bl	401d40 <gettext@plt>
  430d14:	bl	401cf0 <printf@plt>
  430d18:	b	430d2c <ferror@plt+0x2efac>
  430d1c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430d20:	add	x0, x0, #0x140
  430d24:	bl	401d40 <gettext@plt>
  430d28:	bl	401cf0 <printf@plt>
  430d2c:	str	xzr, [sp, #352]
  430d30:	b	430e14 <ferror@plt+0x2f094>
  430d34:	ldr	x0, [sp, #352]
  430d38:	lsl	x0, x0, #3
  430d3c:	ldr	x1, [sp, #424]
  430d40:	add	x0, x1, x0
  430d44:	ldr	x0, [x0]
  430d48:	cmp	x0, #0x0
  430d4c:	b.eq	430e08 <ferror@plt+0x2f088>  // b.none
  430d50:	ldr	x0, [sp, #352]
  430d54:	lsl	x0, x0, #3
  430d58:	ldr	x1, [sp, #424]
  430d5c:	add	x0, x1, x0
  430d60:	ldr	x0, [x0]
  430d64:	str	x0, [sp, #336]
  430d68:	ldr	x1, [sp, #336]
  430d6c:	ldr	x0, [sp, #400]
  430d70:	sub	x0, x1, x0
  430d74:	str	x0, [sp, #328]
  430d78:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430d7c:	add	x0, x0, #0x880
  430d80:	ldr	x0, [x0]
  430d84:	cmp	x0, #0x0
  430d88:	b.eq	430db4 <ferror@plt+0x2f034>  // b.none
  430d8c:	ldr	x0, [sp, #328]
  430d90:	lsl	x0, x0, #3
  430d94:	ldr	x1, [sp, #408]
  430d98:	add	x0, x1, x0
  430d9c:	ldr	x0, [x0]
  430da0:	ldr	x2, [sp, #352]
  430da4:	mov	x1, x0
  430da8:	ldr	x0, [sp, #40]
  430dac:	bl	42f9f0 <ferror@plt+0x2dc70>
  430db0:	b	430dc4 <ferror@plt+0x2f044>
  430db4:	ldr	x2, [sp, #352]
  430db8:	ldr	x1, [sp, #336]
  430dbc:	ldr	x0, [sp, #40]
  430dc0:	bl	42f9f0 <ferror@plt+0x2dc70>
  430dc4:	ldr	x0, [sp, #336]
  430dc8:	add	x0, x0, #0x1
  430dcc:	str	x0, [sp, #336]
  430dd0:	ldr	x1, [sp, #328]
  430dd4:	ldr	x0, [sp, #392]
  430dd8:	cmp	x1, x0
  430ddc:	b.cs	430e08 <ferror@plt+0x2f088>  // b.hs, b.nlast
  430de0:	ldr	x0, [sp, #328]
  430de4:	add	x1, x0, #0x1
  430de8:	str	x1, [sp, #328]
  430dec:	lsl	x0, x0, #3
  430df0:	ldr	x1, [sp, #416]
  430df4:	add	x0, x1, x0
  430df8:	ldr	x0, [x0]
  430dfc:	and	x0, x0, #0x1
  430e00:	cmp	x0, #0x0
  430e04:	b.eq	430d78 <ferror@plt+0x2eff8>  // b.none
  430e08:	ldr	x0, [sp, #352]
  430e0c:	add	x0, x0, #0x1
  430e10:	str	x0, [sp, #352]
  430e14:	ldr	x1, [sp, #352]
  430e18:	ldr	x0, [sp, #432]
  430e1c:	cmp	x1, x0
  430e20:	b.cc	430d34 <ferror@plt+0x2efb4>  // b.lo, b.ul, b.last
  430e24:	b	431450 <ferror@plt+0x2f6d0>
  430e28:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430e2c:	add	x0, x0, #0x924
  430e30:	ldr	w0, [x0]
  430e34:	cmp	w0, #0x0
  430e38:	b.ne	430e64 <ferror@plt+0x2f0e4>  // b.any
  430e3c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430e40:	add	x0, x0, #0x920
  430e44:	ldr	w0, [x0]
  430e48:	cmp	w0, #0x0
  430e4c:	b.eq	431428 <ferror@plt+0x2f6a8>  // b.none
  430e50:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430e54:	add	x0, x0, #0x940
  430e58:	ldr	w0, [x0]
  430e5c:	cmp	w0, #0x0
  430e60:	b.ne	431428 <ferror@plt+0x2f6a8>  // b.any
  430e64:	ldr	x0, [sp, #40]
  430e68:	ldr	x0, [x0, #112]
  430e6c:	cmp	x0, #0x0
  430e70:	b.eq	431428 <ferror@plt+0x2f6a8>  // b.none
  430e74:	str	wzr, [sp, #324]
  430e78:	ldr	x0, [sp, #40]
  430e7c:	ldr	x0, [x0, #112]
  430e80:	str	x0, [sp, #472]
  430e84:	b	431410 <ferror@plt+0x2f690>
  430e88:	str	xzr, [sp, #312]
  430e8c:	str	xzr, [sp, #304]
  430e90:	ldr	x0, [sp, #472]
  430e94:	ldr	w0, [x0, #4]
  430e98:	cmp	w0, #0x2
  430e9c:	b.eq	430eb0 <ferror@plt+0x2f130>  // b.none
  430ea0:	ldr	x0, [sp, #472]
  430ea4:	ldr	w0, [x0, #4]
  430ea8:	cmp	w0, #0xb
  430eac:	b.ne	4313ec <ferror@plt+0x2f66c>  // b.any
  430eb0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430eb4:	add	x0, x0, #0x920
  430eb8:	ldr	w0, [x0]
  430ebc:	cmp	w0, #0x0
  430ec0:	b.ne	430ed4 <ferror@plt+0x2f154>  // b.any
  430ec4:	ldr	x0, [sp, #472]
  430ec8:	ldr	w0, [x0, #4]
  430ecc:	cmp	w0, #0x2
  430ed0:	b.eq	4313ec <ferror@plt+0x2f66c>  // b.none
  430ed4:	ldr	x0, [sp, #472]
  430ed8:	ldr	x0, [x0, #56]
  430edc:	cmp	x0, #0x0
  430ee0:	b.ne	430f10 <ferror@plt+0x2f190>  // b.any
  430ee4:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430ee8:	add	x0, x0, #0x1f0
  430eec:	bl	401d40 <gettext@plt>
  430ef0:	mov	x19, x0
  430ef4:	ldr	x1, [sp, #472]
  430ef8:	ldr	x0, [sp, #40]
  430efc:	bl	40ee18 <ferror@plt+0xd098>
  430f00:	mov	x1, x0
  430f04:	mov	x0, x19
  430f08:	bl	401cf0 <printf@plt>
  430f0c:	b	4313f8 <ferror@plt+0x2f678>
  430f10:	ldr	x0, [sp, #472]
  430f14:	ldr	x1, [x0, #32]
  430f18:	ldr	x0, [sp, #472]
  430f1c:	ldr	x0, [x0, #56]
  430f20:	udiv	x0, x1, x0
  430f24:	str	x0, [sp, #64]
  430f28:	ldr	x0, [sp, #64]
  430f2c:	mov	x2, x0
  430f30:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430f34:	add	x1, x0, #0x220
  430f38:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430f3c:	add	x0, x0, #0x250
  430f40:	bl	401920 <ngettext@plt>
  430f44:	mov	x19, x0
  430f48:	ldr	x1, [sp, #472]
  430f4c:	ldr	x0, [sp, #40]
  430f50:	bl	40ee18 <ferror@plt+0xd098>
  430f54:	mov	x1, x0
  430f58:	ldr	x0, [sp, #64]
  430f5c:	mov	x2, x0
  430f60:	mov	x0, x19
  430f64:	bl	401cf0 <printf@plt>
  430f68:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430f6c:	add	x0, x0, #0x968
  430f70:	ldr	w0, [x0]
  430f74:	cmp	w0, #0x0
  430f78:	b.eq	430f90 <ferror@plt+0x2f210>  // b.none
  430f7c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430f80:	add	x0, x0, #0x278
  430f84:	bl	401d40 <gettext@plt>
  430f88:	bl	401cf0 <printf@plt>
  430f8c:	b	430fa0 <ferror@plt+0x2f220>
  430f90:	adrp	x0, 498000 <warn@@Base+0x2902c>
  430f94:	add	x0, x0, #0x2b8
  430f98:	bl	401d40 <gettext@plt>
  430f9c:	bl	401cf0 <printf@plt>
  430fa0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  430fa4:	add	x0, x0, #0x968
  430fa8:	ldr	w0, [x0]
  430fac:	cmp	w0, #0x0
  430fb0:	b.eq	430fcc <ferror@plt+0x2f24c>  // b.none
  430fb4:	add	x0, sp, #0x40
  430fb8:	mov	x2, x0
  430fbc:	ldr	x1, [sp, #472]
  430fc0:	ldr	x0, [sp, #40]
  430fc4:	bl	41f104 <ferror@plt+0x1d384>
  430fc8:	b	430fe0 <ferror@plt+0x2f260>
  430fcc:	add	x0, sp, #0x40
  430fd0:	mov	x2, x0
  430fd4:	ldr	x1, [sp, #472]
  430fd8:	ldr	x0, [sp, #40]
  430fdc:	bl	41f69c <ferror@plt+0x1d91c>
  430fe0:	str	x0, [sp, #168]
  430fe4:	ldr	x0, [sp, #168]
  430fe8:	cmp	x0, #0x0
  430fec:	b.eq	4313f4 <ferror@plt+0x2f674>  // b.none
  430ff0:	ldr	x0, [sp, #472]
  430ff4:	ldr	w1, [x0, #40]
  430ff8:	ldr	x0, [sp, #40]
  430ffc:	ldr	w0, [x0, #104]
  431000:	cmp	w1, w0
  431004:	b.ne	431024 <ferror@plt+0x2f2a4>  // b.any
  431008:	ldr	x0, [sp, #40]
  43100c:	ldr	x0, [x0, #128]
  431010:	str	x0, [sp, #312]
  431014:	ldr	x0, [sp, #40]
  431018:	ldr	x0, [x0, #136]
  43101c:	str	x0, [sp, #304]
  431020:	b	4310c8 <ferror@plt+0x2f348>
  431024:	ldr	x0, [sp, #472]
  431028:	ldr	w1, [x0, #40]
  43102c:	ldr	x0, [sp, #40]
  431030:	ldr	w0, [x0, #100]
  431034:	cmp	w1, w0
  431038:	b.cs	4310c8 <ferror@plt+0x2f348>  // b.hs, b.nlast
  43103c:	ldr	x0, [sp, #40]
  431040:	ldr	x2, [x0, #112]
  431044:	ldr	x0, [sp, #472]
  431048:	ldr	w0, [x0, #40]
  43104c:	mov	w1, w0
  431050:	mov	x0, x1
  431054:	lsl	x0, x0, #2
  431058:	add	x0, x0, x1
  43105c:	lsl	x0, x0, #4
  431060:	add	x0, x2, x0
  431064:	str	x0, [sp, #160]
  431068:	ldr	x0, [sp, #160]
  43106c:	ldr	x0, [x0, #24]
  431070:	mov	x20, x0
  431074:	ldr	x0, [sp, #160]
  431078:	ldr	x19, [x0, #32]
  43107c:	adrp	x0, 494000 <warn@@Base+0x2502c>
  431080:	add	x0, x0, #0xf08
  431084:	bl	401d40 <gettext@plt>
  431088:	mov	x5, x0
  43108c:	mov	x4, x19
  431090:	mov	x3, #0x1                   	// #1
  431094:	mov	x2, x20
  431098:	ldr	x1, [sp, #40]
  43109c:	mov	x0, #0x0                   	// #0
  4310a0:	bl	40e704 <ferror@plt+0xc984>
  4310a4:	str	x0, [sp, #312]
  4310a8:	ldr	x0, [sp, #312]
  4310ac:	cmp	x0, #0x0
  4310b0:	b.eq	4310c0 <ferror@plt+0x2f340>  // b.none
  4310b4:	ldr	x0, [sp, #160]
  4310b8:	ldr	x0, [x0, #32]
  4310bc:	b	4310c4 <ferror@plt+0x2f344>
  4310c0:	mov	x0, #0x0                   	// #0
  4310c4:	str	x0, [sp, #304]
  4310c8:	str	wzr, [sp, #320]
  4310cc:	ldr	x0, [sp, #168]
  4310d0:	str	x0, [sp, #296]
  4310d4:	b	4313b4 <ferror@plt+0x2f634>
  4310d8:	ldr	w1, [sp, #320]
  4310dc:	adrp	x0, 498000 <warn@@Base+0x2902c>
  4310e0:	add	x0, x0, #0x300
  4310e4:	bl	401cf0 <printf@plt>
  4310e8:	ldr	x0, [sp, #296]
  4310ec:	ldr	x0, [x0]
  4310f0:	mov	w1, #0x6                   	// #6
  4310f4:	bl	40ea20 <ferror@plt+0xcca0>
  4310f8:	mov	w0, #0x20                  	// #32
  4310fc:	bl	401d20 <putchar@plt>
  431100:	ldr	x0, [sp, #296]
  431104:	ldr	x0, [x0, #8]
  431108:	mov	w1, #0x2                   	// #2
  43110c:	bl	40ea20 <ferror@plt+0xcca0>
  431110:	ldr	x0, [sp, #296]
  431114:	ldrb	w0, [x0, #24]
  431118:	and	w0, w0, #0xf
  43111c:	mov	w1, w0
  431120:	ldr	x0, [sp, #40]
  431124:	bl	42ea9c <ferror@plt+0x2cd1c>
  431128:	mov	x1, x0
  43112c:	adrp	x0, 497000 <warn@@Base+0x2802c>
  431130:	add	x0, x0, #0xfd8
  431134:	bl	401cf0 <printf@plt>
  431138:	ldr	x0, [sp, #296]
  43113c:	ldrb	w0, [x0, #24]
  431140:	lsr	w0, w0, #4
  431144:	and	w0, w0, #0xff
  431148:	mov	w1, w0
  43114c:	ldr	x0, [sp, #40]
  431150:	bl	42e958 <ferror@plt+0x2cbd8>
  431154:	mov	x1, x0
  431158:	adrp	x0, 497000 <warn@@Base+0x2802c>
  43115c:	add	x0, x0, #0xfe0
  431160:	bl	401cf0 <printf@plt>
  431164:	ldr	x0, [sp, #40]
  431168:	ldrb	w0, [x0, #31]
  43116c:	cmp	w0, #0x6
  431170:	b.ne	431194 <ferror@plt+0x2f414>  // b.any
  431174:	ldr	x0, [sp, #296]
  431178:	ldrb	w0, [x0, #25]
  43117c:	bl	42ee98 <ferror@plt+0x2d118>
  431180:	mov	x1, x0
  431184:	adrp	x0, 497000 <warn@@Base+0x2802c>
  431188:	add	x0, x0, #0xfd8
  43118c:	bl	401cf0 <printf@plt>
  431190:	b	431204 <ferror@plt+0x2f484>
  431194:	ldr	x0, [sp, #296]
  431198:	ldrb	w0, [x0, #25]
  43119c:	and	w0, w0, #0x3
  4311a0:	str	w0, [sp, #156]
  4311a4:	ldr	w0, [sp, #156]
  4311a8:	bl	42ed80 <ferror@plt+0x2d000>
  4311ac:	mov	x1, x0
  4311b0:	adrp	x0, 497000 <warn@@Base+0x2802c>
  4311b4:	add	x0, x0, #0xfd8
  4311b8:	bl	401cf0 <printf@plt>
  4311bc:	ldr	x0, [sp, #296]
  4311c0:	ldrb	w0, [x0, #25]
  4311c4:	mov	w1, w0
  4311c8:	ldr	w0, [sp, #156]
  4311cc:	cmp	w0, w1
  4311d0:	b.eq	431204 <ferror@plt+0x2f484>  // b.none
  4311d4:	ldr	x0, [sp, #296]
  4311d8:	ldrb	w0, [x0, #25]
  4311dc:	mov	w1, w0
  4311e0:	ldr	w0, [sp, #156]
  4311e4:	eor	w0, w1, w0
  4311e8:	mov	w1, w0
  4311ec:	ldr	x0, [sp, #40]
  4311f0:	bl	42f470 <ferror@plt+0x2d6f0>
  4311f4:	mov	x1, x0
  4311f8:	adrp	x0, 497000 <warn@@Base+0x2802c>
  4311fc:	add	x0, x0, #0xfe8
  431200:	bl	401cf0 <printf@plt>
  431204:	ldr	x0, [sp, #296]
  431208:	ldr	w0, [x0, #28]
  43120c:	mov	w1, w0
  431210:	ldr	x0, [sp, #40]
  431214:	bl	42f594 <ferror@plt+0x2d814>
  431218:	mov	x1, x0
  43121c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431220:	add	x0, x0, #0x308
  431224:	bl	401cf0 <printf@plt>
  431228:	ldr	x0, [sp, #296]
  43122c:	ldr	x0, [x0, #16]
  431230:	ldr	x1, [sp, #304]
  431234:	cmp	x1, x0
  431238:	b.ls	431250 <ferror@plt+0x2f4d0>  // b.plast
  43123c:	ldr	x0, [sp, #296]
  431240:	ldr	x0, [x0, #16]
  431244:	ldr	x1, [sp, #312]
  431248:	add	x0, x1, x0
  43124c:	b	43125c <ferror@plt+0x2f4dc>
  431250:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  431254:	add	x0, x0, #0xf80
  431258:	bl	401d40 <gettext@plt>
  43125c:	mov	x1, x0
  431260:	mov	w0, #0x19                  	// #25
  431264:	bl	40ebc4 <ferror@plt+0xce44>
  431268:	ldr	x0, [sp, #472]
  43126c:	ldr	w0, [x0, #4]
  431270:	cmp	w0, #0xb
  431274:	cset	w0, eq  // eq = none
  431278:	and	w0, w0, #0xff
  43127c:	mov	w8, w0
  431280:	add	x1, sp, #0x3a
  431284:	add	x0, sp, #0x3c
  431288:	mov	x7, x1
  43128c:	mov	x6, x0
  431290:	ldr	x5, [sp, #296]
  431294:	ldr	w4, [sp, #320]
  431298:	ldr	x3, [sp, #304]
  43129c:	ldr	x2, [sp, #312]
  4312a0:	mov	w1, w8
  4312a4:	ldr	x0, [sp, #40]
  4312a8:	bl	42fc84 <ferror@plt+0x2df04>
  4312ac:	str	x0, [sp, #144]
  4312b0:	ldr	x0, [sp, #144]
  4312b4:	cmp	x0, #0x0
  4312b8:	b.eq	43130c <ferror@plt+0x2f58c>  // b.none
  4312bc:	ldr	w0, [sp, #60]
  4312c0:	cmp	w0, #0x0
  4312c4:	b.ne	4312e4 <ferror@plt+0x2f564>  // b.any
  4312c8:	ldrh	w0, [sp, #58]
  4312cc:	mov	w2, w0
  4312d0:	ldr	x1, [sp, #144]
  4312d4:	adrp	x0, 498000 <warn@@Base+0x2902c>
  4312d8:	add	x0, x0, #0x310
  4312dc:	bl	401cf0 <printf@plt>
  4312e0:	b	43130c <ferror@plt+0x2f58c>
  4312e4:	ldr	w0, [sp, #60]
  4312e8:	cmp	w0, #0x1
  4312ec:	b.ne	4312fc <ferror@plt+0x2f57c>  // b.any
  4312f0:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  4312f4:	add	x0, x0, #0x7a0
  4312f8:	b	431304 <ferror@plt+0x2f584>
  4312fc:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  431300:	add	x0, x0, #0x798
  431304:	ldr	x1, [sp, #144]
  431308:	bl	401cf0 <printf@plt>
  43130c:	mov	w0, #0xa                   	// #10
  431310:	bl	401d20 <putchar@plt>
  431314:	ldr	x0, [sp, #296]
  431318:	ldrb	w0, [x0, #24]
  43131c:	lsr	w0, w0, #4
  431320:	and	w0, w0, #0xff
  431324:	cmp	w0, #0x0
  431328:	b.ne	43139c <ferror@plt+0x2f61c>  // b.any
  43132c:	ldr	x0, [sp, #472]
  431330:	ldr	w0, [x0, #44]
  431334:	ldr	w1, [sp, #320]
  431338:	cmp	w1, w0
  43133c:	b.cc	43139c <ferror@plt+0x2f61c>  // b.lo, b.ul, b.last
  431340:	ldr	x0, [sp, #40]
  431344:	ldrh	w0, [x0, #82]
  431348:	cmp	w0, #0x8
  43134c:	b.eq	43139c <ferror@plt+0x2f61c>  // b.none
  431350:	ldr	x0, [sp, #40]
  431354:	ldrb	w0, [x0, #31]
  431358:	cmp	w0, #0x6
  43135c:	b.eq	43139c <ferror@plt+0x2f61c>  // b.none
  431360:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431364:	add	x0, x0, #0x320
  431368:	bl	401d40 <gettext@plt>
  43136c:	mov	x19, x0
  431370:	ldr	x1, [sp, #472]
  431374:	ldr	x0, [sp, #40]
  431378:	bl	40ee18 <ferror@plt+0xd098>
  43137c:	mov	x1, x0
  431380:	ldr	x0, [sp, #472]
  431384:	ldr	w0, [x0, #44]
  431388:	mov	w3, w0
  43138c:	mov	x2, x1
  431390:	ldr	w1, [sp, #320]
  431394:	mov	x0, x19
  431398:	bl	46efd4 <warn@@Base>
  43139c:	ldr	w0, [sp, #320]
  4313a0:	add	w0, w0, #0x1
  4313a4:	str	w0, [sp, #320]
  4313a8:	ldr	x0, [sp, #296]
  4313ac:	add	x0, x0, #0x20
  4313b0:	str	x0, [sp, #296]
  4313b4:	ldr	w1, [sp, #320]
  4313b8:	ldr	x0, [sp, #64]
  4313bc:	cmp	x1, x0
  4313c0:	b.cc	4310d8 <ferror@plt+0x2f358>  // b.lo, b.ul, b.last
  4313c4:	ldr	x0, [sp, #168]
  4313c8:	bl	401c10 <free@plt>
  4313cc:	ldr	x0, [sp, #40]
  4313d0:	ldr	x0, [x0, #128]
  4313d4:	ldr	x1, [sp, #312]
  4313d8:	cmp	x1, x0
  4313dc:	b.eq	4313f8 <ferror@plt+0x2f678>  // b.none
  4313e0:	ldr	x0, [sp, #312]
  4313e4:	bl	401c10 <free@plt>
  4313e8:	b	4313f8 <ferror@plt+0x2f678>
  4313ec:	nop
  4313f0:	b	4313f8 <ferror@plt+0x2f678>
  4313f4:	nop
  4313f8:	ldr	w0, [sp, #324]
  4313fc:	add	w0, w0, #0x1
  431400:	str	w0, [sp, #324]
  431404:	ldr	x0, [sp, #472]
  431408:	add	x0, x0, #0x50
  43140c:	str	x0, [sp, #472]
  431410:	ldr	x0, [sp, #40]
  431414:	ldr	w0, [x0, #100]
  431418:	ldr	w1, [sp, #324]
  43141c:	cmp	w1, w0
  431420:	b.cc	430e88 <ferror@plt+0x2f108>  // b.lo, b.ul, b.last
  431424:	b	431454 <ferror@plt+0x2f6d4>
  431428:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43142c:	add	x0, x0, #0x920
  431430:	ldr	w0, [x0]
  431434:	cmp	w0, #0x0
  431438:	b.eq	431454 <ferror@plt+0x2f6d4>  // b.none
  43143c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431440:	add	x0, x0, #0x360
  431444:	bl	401d40 <gettext@plt>
  431448:	bl	401cf0 <printf@plt>
  43144c:	b	431454 <ferror@plt+0x2f6d4>
  431450:	nop
  431454:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  431458:	add	x0, x0, #0x950
  43145c:	ldr	w0, [x0]
  431460:	cmp	w0, #0x0
  431464:	b.eq	4317b4 <ferror@plt+0x2fa34>  // b.none
  431468:	ldr	x0, [sp, #448]
  43146c:	cmp	x0, #0x0
  431470:	b.eq	4317b4 <ferror@plt+0x2fa34>  // b.none
  431474:	str	xzr, [sp, #272]
  431478:	str	xzr, [sp, #264]
  43147c:	str	xzr, [sp, #256]
  431480:	ldr	x2, [sp, #464]
  431484:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431488:	add	x1, x0, #0x3a8
  43148c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431490:	add	x0, x0, #0x3e8
  431494:	bl	401920 <ngettext@plt>
  431498:	ldr	x1, [sp, #464]
  43149c:	bl	401cf0 <printf@plt>
  4314a0:	mov	x1, #0x8                   	// #8
  4314a4:	ldr	x0, [sp, #464]
  4314a8:	bl	401ae0 <calloc@plt>
  4314ac:	str	x0, [sp, #136]
  4314b0:	ldr	x0, [sp, #136]
  4314b4:	cmp	x0, #0x0
  4314b8:	b.ne	4314d4 <ferror@plt+0x2f754>  // b.any
  4314bc:	adrp	x0, 498000 <warn@@Base+0x2902c>
  4314c0:	add	x0, x0, #0x428
  4314c4:	bl	401d40 <gettext@plt>
  4314c8:	bl	46eed4 <error@@Base>
  4314cc:	mov	w0, #0x0                   	// #0
  4314d0:	b	431b54 <ferror@plt+0x2fdd4>
  4314d4:	mov	x1, #0x1                   	// #1
  4314d8:	ldr	x0, [sp, #456]
  4314dc:	bl	46d914 <ferror@plt+0x6bb94>
  4314e0:	str	x0, [sp, #128]
  4314e4:	ldr	x2, [sp, #456]
  4314e8:	mov	w1, #0x0                   	// #0
  4314ec:	ldr	x0, [sp, #128]
  4314f0:	bl	401ad0 <memset@plt>
  4314f4:	adrp	x0, 498000 <warn@@Base+0x2902c>
  4314f8:	add	x0, x0, #0x460
  4314fc:	bl	401d40 <gettext@plt>
  431500:	bl	401cf0 <printf@plt>
  431504:	str	xzr, [sp, #288]
  431508:	b	4315ec <ferror@plt+0x2f86c>
  43150c:	ldr	x0, [sp, #288]
  431510:	lsl	x0, x0, #3
  431514:	ldr	x1, [sp, #448]
  431518:	add	x0, x1, x0
  43151c:	ldr	x0, [x0]
  431520:	str	x0, [sp, #280]
  431524:	b	4315d4 <ferror@plt+0x2f854>
  431528:	ldr	x0, [sp, #256]
  43152c:	add	x0, x0, #0x1
  431530:	str	x0, [sp, #256]
  431534:	ldr	x0, [sp, #288]
  431538:	lsl	x0, x0, #3
  43153c:	ldr	x1, [sp, #136]
  431540:	add	x0, x1, x0
  431544:	ldr	x1, [x0]
  431548:	add	x1, x1, #0x1
  43154c:	str	x1, [x0]
  431550:	ldr	x0, [x0]
  431554:	ldr	x1, [sp, #272]
  431558:	cmp	x1, x0
  43155c:	b.cs	43156c <ferror@plt+0x2f7ec>  // b.hs, b.nlast
  431560:	ldr	x0, [sp, #272]
  431564:	add	x0, x0, #0x1
  431568:	str	x0, [sp, #272]
  43156c:	ldr	x1, [sp, #280]
  431570:	ldr	x0, [sp, #456]
  431574:	cmp	x1, x0
  431578:	b.cs	431594 <ferror@plt+0x2f814>  // b.hs, b.nlast
  43157c:	ldr	x1, [sp, #128]
  431580:	ldr	x0, [sp, #280]
  431584:	add	x0, x1, x0
  431588:	ldrb	w0, [x0]
  43158c:	cmp	w0, #0x0
  431590:	b.eq	4315a8 <ferror@plt+0x2f828>  // b.none
  431594:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431598:	add	x0, x0, #0x188
  43159c:	bl	401d40 <gettext@plt>
  4315a0:	bl	46eed4 <error@@Base>
  4315a4:	b	4315e0 <ferror@plt+0x2f860>
  4315a8:	ldr	x1, [sp, #128]
  4315ac:	ldr	x0, [sp, #280]
  4315b0:	add	x0, x1, x0
  4315b4:	mov	w1, #0x1                   	// #1
  4315b8:	strb	w1, [x0]
  4315bc:	ldr	x0, [sp, #280]
  4315c0:	lsl	x0, x0, #3
  4315c4:	ldr	x1, [sp, #440]
  4315c8:	add	x0, x1, x0
  4315cc:	ldr	x0, [x0]
  4315d0:	str	x0, [sp, #280]
  4315d4:	ldr	x0, [sp, #280]
  4315d8:	cmp	x0, #0x0
  4315dc:	b.ne	431528 <ferror@plt+0x2f7a8>  // b.any
  4315e0:	ldr	x0, [sp, #288]
  4315e4:	add	x0, x0, #0x1
  4315e8:	str	x0, [sp, #288]
  4315ec:	ldr	x1, [sp, #288]
  4315f0:	ldr	x0, [sp, #464]
  4315f4:	cmp	x1, x0
  4315f8:	b.cc	43150c <ferror@plt+0x2f78c>  // b.lo, b.ul, b.last
  4315fc:	ldr	x0, [sp, #128]
  431600:	bl	401c10 <free@plt>
  431604:	ldr	x0, [sp, #272]
  431608:	add	x0, x0, #0x1
  43160c:	mov	x1, #0x8                   	// #8
  431610:	bl	401ae0 <calloc@plt>
  431614:	str	x0, [sp, #120]
  431618:	ldr	x0, [sp, #120]
  43161c:	cmp	x0, #0x0
  431620:	b.ne	431644 <ferror@plt+0x2f8c4>  // b.any
  431624:	ldr	x0, [sp, #136]
  431628:	bl	401c10 <free@plt>
  43162c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431630:	add	x0, x0, #0x490
  431634:	bl	401d40 <gettext@plt>
  431638:	bl	46eed4 <error@@Base>
  43163c:	mov	w0, #0x0                   	// #0
  431640:	b	431b54 <ferror@plt+0x2fdd4>
  431644:	str	xzr, [sp, #288]
  431648:	b	431684 <ferror@plt+0x2f904>
  43164c:	ldr	x0, [sp, #288]
  431650:	lsl	x0, x0, #3
  431654:	ldr	x1, [sp, #136]
  431658:	add	x0, x1, x0
  43165c:	ldr	x0, [x0]
  431660:	lsl	x0, x0, #3
  431664:	ldr	x1, [sp, #120]
  431668:	add	x0, x1, x0
  43166c:	ldr	x1, [x0]
  431670:	add	x1, x1, #0x1
  431674:	str	x1, [x0]
  431678:	ldr	x0, [sp, #288]
  43167c:	add	x0, x0, #0x1
  431680:	str	x0, [sp, #288]
  431684:	ldr	x1, [sp, #288]
  431688:	ldr	x0, [sp, #464]
  43168c:	cmp	x1, x0
  431690:	b.cc	43164c <ferror@plt+0x2f8cc>  // b.lo, b.ul, b.last
  431694:	ldr	x0, [sp, #464]
  431698:	cmp	x0, #0x0
  43169c:	b.eq	4317a4 <ferror@plt+0x2fa24>  // b.none
  4316a0:	ldr	x0, [sp, #120]
  4316a4:	ldr	x1, [x0]
  4316a8:	ldr	x0, [sp, #120]
  4316ac:	ldr	d0, [x0]
  4316b0:	ucvtf	d0, d0
  4316b4:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  4316b8:	fmov	d1, x0
  4316bc:	fmul	d1, d0, d1
  4316c0:	ldr	d0, [sp, #464]
  4316c4:	ucvtf	d0, d0
  4316c8:	fdiv	d0, d1, d0
  4316cc:	adrp	x0, 498000 <warn@@Base+0x2902c>
  4316d0:	add	x0, x0, #0x4c8
  4316d4:	bl	401cf0 <printf@plt>
  4316d8:	mov	x0, #0x1                   	// #1
  4316dc:	str	x0, [sp, #248]
  4316e0:	b	431794 <ferror@plt+0x2fa14>
  4316e4:	ldr	x0, [sp, #248]
  4316e8:	lsl	x0, x0, #3
  4316ec:	ldr	x1, [sp, #120]
  4316f0:	add	x0, x1, x0
  4316f4:	ldr	x1, [x0]
  4316f8:	ldr	x0, [sp, #248]
  4316fc:	mul	x0, x1, x0
  431700:	ldr	x1, [sp, #264]
  431704:	add	x0, x1, x0
  431708:	str	x0, [sp, #264]
  43170c:	ldr	x0, [sp, #248]
  431710:	lsl	x0, x0, #3
  431714:	ldr	x1, [sp, #120]
  431718:	add	x0, x1, x0
  43171c:	ldr	x2, [x0]
  431720:	ldr	x0, [sp, #248]
  431724:	lsl	x0, x0, #3
  431728:	ldr	x1, [sp, #120]
  43172c:	add	x0, x1, x0
  431730:	ldr	d0, [x0]
  431734:	ucvtf	d0, d0
  431738:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  43173c:	fmov	d1, x0
  431740:	fmul	d1, d0, d1
  431744:	ldr	d0, [sp, #464]
  431748:	ucvtf	d0, d0
  43174c:	fdiv	d2, d1, d0
  431750:	ldr	d0, [sp, #264]
  431754:	ucvtf	d0, d0
  431758:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  43175c:	fmov	d1, x0
  431760:	fmul	d1, d0, d1
  431764:	ldr	d0, [sp, #256]
  431768:	ucvtf	d0, d0
  43176c:	fdiv	d0, d1, d0
  431770:	fmov	d1, d0
  431774:	fmov	d0, d2
  431778:	ldr	x1, [sp, #248]
  43177c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431780:	add	x0, x0, #0x4e8
  431784:	bl	401cf0 <printf@plt>
  431788:	ldr	x0, [sp, #248]
  43178c:	add	x0, x0, #0x1
  431790:	str	x0, [sp, #248]
  431794:	ldr	x1, [sp, #248]
  431798:	ldr	x0, [sp, #272]
  43179c:	cmp	x1, x0
  4317a0:	b.ls	4316e4 <ferror@plt+0x2f964>  // b.plast
  4317a4:	ldr	x0, [sp, #120]
  4317a8:	bl	401c10 <free@plt>
  4317ac:	ldr	x0, [sp, #136]
  4317b0:	bl	401c10 <free@plt>
  4317b4:	ldr	x0, [sp, #448]
  4317b8:	cmp	x0, #0x0
  4317bc:	b.eq	4317d0 <ferror@plt+0x2fa50>  // b.none
  4317c0:	ldr	x0, [sp, #448]
  4317c4:	bl	401c10 <free@plt>
  4317c8:	ldr	x0, [sp, #440]
  4317cc:	bl	401c10 <free@plt>
  4317d0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4317d4:	add	x0, x0, #0x950
  4317d8:	ldr	w0, [x0]
  4317dc:	cmp	w0, #0x0
  4317e0:	b.eq	431b50 <ferror@plt+0x2fdd0>  // b.none
  4317e4:	ldr	x0, [sp, #424]
  4317e8:	cmp	x0, #0x0
  4317ec:	b.eq	431b50 <ferror@plt+0x2fdd0>  // b.none
  4317f0:	str	xzr, [sp, #232]
  4317f4:	str	xzr, [sp, #224]
  4317f8:	str	xzr, [sp, #216]
  4317fc:	ldr	x2, [sp, #432]
  431800:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431804:	add	x1, x0, #0x510
  431808:	adrp	x0, 498000 <warn@@Base+0x2902c>
  43180c:	add	x0, x0, #0x550
  431810:	bl	401920 <ngettext@plt>
  431814:	mov	x3, x0
  431818:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43181c:	add	x0, x0, #0x880
  431820:	ldr	x0, [x0]
  431824:	cmp	x0, #0x0
  431828:	b.eq	431838 <ferror@plt+0x2fab8>  // b.none
  43182c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431830:	add	x0, x0, #0x1d0
  431834:	b	431840 <ferror@plt+0x2fac0>
  431838:	adrp	x0, 498000 <warn@@Base+0x2902c>
  43183c:	add	x0, x0, #0x1e0
  431840:	ldr	x2, [sp, #432]
  431844:	mov	x1, x0
  431848:	mov	x0, x3
  43184c:	bl	401cf0 <printf@plt>
  431850:	mov	x1, #0x8                   	// #8
  431854:	ldr	x0, [sp, #432]
  431858:	bl	401ae0 <calloc@plt>
  43185c:	str	x0, [sp, #112]
  431860:	ldr	x0, [sp, #112]
  431864:	cmp	x0, #0x0
  431868:	b.ne	431884 <ferror@plt+0x2fb04>  // b.any
  43186c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431870:	add	x0, x0, #0x590
  431874:	bl	401d40 <gettext@plt>
  431878:	bl	46eed4 <error@@Base>
  43187c:	mov	w0, #0x0                   	// #0
  431880:	b	431b54 <ferror@plt+0x2fdd4>
  431884:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431888:	add	x0, x0, #0x460
  43188c:	bl	401d40 <gettext@plt>
  431890:	bl	401cf0 <printf@plt>
  431894:	str	xzr, [sp, #240]
  431898:	b	431978 <ferror@plt+0x2fbf8>
  43189c:	ldr	x0, [sp, #240]
  4318a0:	lsl	x0, x0, #3
  4318a4:	ldr	x1, [sp, #424]
  4318a8:	add	x0, x1, x0
  4318ac:	ldr	x0, [x0]
  4318b0:	cmp	x0, #0x0
  4318b4:	b.eq	43196c <ferror@plt+0x2fbec>  // b.none
  4318b8:	mov	x0, #0x1                   	// #1
  4318bc:	str	x0, [sp, #200]
  4318c0:	ldr	x0, [sp, #240]
  4318c4:	lsl	x0, x0, #3
  4318c8:	ldr	x1, [sp, #424]
  4318cc:	add	x0, x1, x0
  4318d0:	ldr	x1, [x0]
  4318d4:	ldr	x0, [sp, #400]
  4318d8:	sub	x0, x1, x0
  4318dc:	str	x0, [sp, #208]
  4318e0:	b	4318fc <ferror@plt+0x2fb7c>
  4318e4:	ldr	x0, [sp, #200]
  4318e8:	add	x0, x0, #0x1
  4318ec:	str	x0, [sp, #200]
  4318f0:	ldr	x0, [sp, #208]
  4318f4:	add	x0, x0, #0x1
  4318f8:	str	x0, [sp, #208]
  4318fc:	ldr	x1, [sp, #208]
  431900:	ldr	x0, [sp, #392]
  431904:	cmp	x1, x0
  431908:	b.cs	43192c <ferror@plt+0x2fbac>  // b.hs, b.nlast
  43190c:	ldr	x0, [sp, #208]
  431910:	lsl	x0, x0, #3
  431914:	ldr	x1, [sp, #416]
  431918:	add	x0, x1, x0
  43191c:	ldr	x0, [x0]
  431920:	and	x0, x0, #0x1
  431924:	cmp	x0, #0x0
  431928:	b.eq	4318e4 <ferror@plt+0x2fb64>  // b.none
  43192c:	ldr	x0, [sp, #240]
  431930:	lsl	x0, x0, #3
  431934:	ldr	x1, [sp, #112]
  431938:	add	x0, x1, x0
  43193c:	ldr	x1, [sp, #200]
  431940:	str	x1, [x0]
  431944:	ldr	x1, [sp, #200]
  431948:	ldr	x0, [sp, #232]
  43194c:	cmp	x1, x0
  431950:	b.ls	43195c <ferror@plt+0x2fbdc>  // b.plast
  431954:	ldr	x0, [sp, #200]
  431958:	str	x0, [sp, #232]
  43195c:	ldr	x1, [sp, #216]
  431960:	ldr	x0, [sp, #200]
  431964:	add	x0, x1, x0
  431968:	str	x0, [sp, #216]
  43196c:	ldr	x0, [sp, #240]
  431970:	add	x0, x0, #0x1
  431974:	str	x0, [sp, #240]
  431978:	ldr	x1, [sp, #240]
  43197c:	ldr	x0, [sp, #432]
  431980:	cmp	x1, x0
  431984:	b.cc	43189c <ferror@plt+0x2fb1c>  // b.lo, b.ul, b.last
  431988:	ldr	x0, [sp, #232]
  43198c:	add	x0, x0, #0x1
  431990:	mov	x1, #0x8                   	// #8
  431994:	bl	401ae0 <calloc@plt>
  431998:	str	x0, [sp, #104]
  43199c:	ldr	x0, [sp, #104]
  4319a0:	cmp	x0, #0x0
  4319a4:	b.ne	4319c8 <ferror@plt+0x2fc48>  // b.any
  4319a8:	ldr	x0, [sp, #112]
  4319ac:	bl	401c10 <free@plt>
  4319b0:	adrp	x0, 498000 <warn@@Base+0x2902c>
  4319b4:	add	x0, x0, #0x5d0
  4319b8:	bl	401d40 <gettext@plt>
  4319bc:	bl	46eed4 <error@@Base>
  4319c0:	mov	w0, #0x0                   	// #0
  4319c4:	b	431b54 <ferror@plt+0x2fdd4>
  4319c8:	str	xzr, [sp, #240]
  4319cc:	b	431a08 <ferror@plt+0x2fc88>
  4319d0:	ldr	x0, [sp, #240]
  4319d4:	lsl	x0, x0, #3
  4319d8:	ldr	x1, [sp, #112]
  4319dc:	add	x0, x1, x0
  4319e0:	ldr	x0, [x0]
  4319e4:	lsl	x0, x0, #3
  4319e8:	ldr	x1, [sp, #104]
  4319ec:	add	x0, x1, x0
  4319f0:	ldr	x1, [x0]
  4319f4:	add	x1, x1, #0x1
  4319f8:	str	x1, [x0]
  4319fc:	ldr	x0, [sp, #240]
  431a00:	add	x0, x0, #0x1
  431a04:	str	x0, [sp, #240]
  431a08:	ldr	x1, [sp, #240]
  431a0c:	ldr	x0, [sp, #432]
  431a10:	cmp	x1, x0
  431a14:	b.cc	4319d0 <ferror@plt+0x2fc50>  // b.lo, b.ul, b.last
  431a18:	ldr	x0, [sp, #432]
  431a1c:	cmp	x0, #0x0
  431a20:	b.eq	431b28 <ferror@plt+0x2fda8>  // b.none
  431a24:	ldr	x0, [sp, #104]
  431a28:	ldr	x1, [x0]
  431a2c:	ldr	x0, [sp, #104]
  431a30:	ldr	d0, [x0]
  431a34:	ucvtf	d0, d0
  431a38:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  431a3c:	fmov	d1, x0
  431a40:	fmul	d1, d0, d1
  431a44:	ldr	d0, [sp, #432]
  431a48:	ucvtf	d0, d0
  431a4c:	fdiv	d0, d1, d0
  431a50:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431a54:	add	x0, x0, #0x4c8
  431a58:	bl	401cf0 <printf@plt>
  431a5c:	mov	x0, #0x1                   	// #1
  431a60:	str	x0, [sp, #192]
  431a64:	b	431b18 <ferror@plt+0x2fd98>
  431a68:	ldr	x0, [sp, #192]
  431a6c:	lsl	x0, x0, #3
  431a70:	ldr	x1, [sp, #104]
  431a74:	add	x0, x1, x0
  431a78:	ldr	x1, [x0]
  431a7c:	ldr	x0, [sp, #192]
  431a80:	mul	x0, x1, x0
  431a84:	ldr	x1, [sp, #224]
  431a88:	add	x0, x1, x0
  431a8c:	str	x0, [sp, #224]
  431a90:	ldr	x0, [sp, #192]
  431a94:	lsl	x0, x0, #3
  431a98:	ldr	x1, [sp, #104]
  431a9c:	add	x0, x1, x0
  431aa0:	ldr	x2, [x0]
  431aa4:	ldr	x0, [sp, #192]
  431aa8:	lsl	x0, x0, #3
  431aac:	ldr	x1, [sp, #104]
  431ab0:	add	x0, x1, x0
  431ab4:	ldr	d0, [x0]
  431ab8:	ucvtf	d0, d0
  431abc:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  431ac0:	fmov	d1, x0
  431ac4:	fmul	d1, d0, d1
  431ac8:	ldr	d0, [sp, #432]
  431acc:	ucvtf	d0, d0
  431ad0:	fdiv	d2, d1, d0
  431ad4:	ldr	d0, [sp, #224]
  431ad8:	ucvtf	d0, d0
  431adc:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  431ae0:	fmov	d1, x0
  431ae4:	fmul	d1, d0, d1
  431ae8:	ldr	d0, [sp, #216]
  431aec:	ucvtf	d0, d0
  431af0:	fdiv	d0, d1, d0
  431af4:	fmov	d1, d0
  431af8:	fmov	d0, d2
  431afc:	ldr	x1, [sp, #192]
  431b00:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431b04:	add	x0, x0, #0x4e8
  431b08:	bl	401cf0 <printf@plt>
  431b0c:	ldr	x0, [sp, #192]
  431b10:	add	x0, x0, #0x1
  431b14:	str	x0, [sp, #192]
  431b18:	ldr	x1, [sp, #192]
  431b1c:	ldr	x0, [sp, #232]
  431b20:	cmp	x1, x0
  431b24:	b.ls	431a68 <ferror@plt+0x2fce8>  // b.plast
  431b28:	ldr	x0, [sp, #104]
  431b2c:	bl	401c10 <free@plt>
  431b30:	ldr	x0, [sp, #112]
  431b34:	bl	401c10 <free@plt>
  431b38:	ldr	x0, [sp, #424]
  431b3c:	bl	401c10 <free@plt>
  431b40:	ldr	x0, [sp, #416]
  431b44:	bl	401c10 <free@plt>
  431b48:	ldr	x0, [sp, #408]
  431b4c:	bl	401c10 <free@plt>
  431b50:	mov	w0, #0x1                   	// #1
  431b54:	ldp	x19, x20, [sp, #16]
  431b58:	ldp	x29, x30, [sp], #480
  431b5c:	ret
  431b60:	stp	x29, x30, [sp, #-48]!
  431b64:	mov	x29, sp
  431b68:	str	x0, [sp, #24]
  431b6c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431b70:	add	x0, x0, #0x760
  431b74:	ldr	x0, [x0]
  431b78:	cmp	x0, #0x0
  431b7c:	b.eq	431b94 <ferror@plt+0x2fe14>  // b.none
  431b80:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  431b84:	add	x0, x0, #0x91c
  431b88:	ldr	w0, [x0]
  431b8c:	cmp	w0, #0x0
  431b90:	b.ne	431b9c <ferror@plt+0x2fe1c>  // b.any
  431b94:	mov	w0, #0x1                   	// #1
  431b98:	b	431fd4 <ferror@plt+0x30254>
  431b9c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431ba0:	add	x0, x0, #0x758
  431ba4:	ldr	x0, [x0]
  431ba8:	cmp	x0, #0x0
  431bac:	b.eq	431bc4 <ferror@plt+0x2fe44>  // b.none
  431bb0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431bb4:	add	x0, x0, #0x740
  431bb8:	ldr	x0, [x0]
  431bbc:	cmp	x0, #0x0
  431bc0:	b.ne	431bcc <ferror@plt+0x2fe4c>  // b.any
  431bc4:	mov	w0, #0x0                   	// #0
  431bc8:	b	431fd4 <ferror@plt+0x30254>
  431bcc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431bd0:	add	x0, x0, #0x728
  431bd4:	ldr	x0, [x0]
  431bd8:	cmp	x0, #0x0
  431bdc:	b.eq	431c30 <ferror@plt+0x2feb0>  // b.none
  431be0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431be4:	add	x0, x0, #0x770
  431be8:	ldr	w0, [x0]
  431bec:	mov	w0, w0
  431bf0:	mov	x2, x0
  431bf4:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431bf8:	add	x1, x0, #0x610
  431bfc:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431c00:	add	x0, x0, #0x650
  431c04:	bl	401920 <ngettext@plt>
  431c08:	mov	x3, x0
  431c0c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431c10:	add	x0, x0, #0x768
  431c14:	ldr	x1, [x0]
  431c18:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431c1c:	add	x0, x0, #0x770
  431c20:	ldr	w0, [x0]
  431c24:	mov	w2, w0
  431c28:	mov	x0, x3
  431c2c:	bl	401cf0 <printf@plt>
  431c30:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431c34:	add	x0, x0, #0x690
  431c38:	bl	401d40 <gettext@plt>
  431c3c:	bl	401cf0 <printf@plt>
  431c40:	str	wzr, [sp, #44]
  431c44:	b	431fb8 <ferror@plt+0x30238>
  431c48:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431c4c:	add	x0, x0, #0x760
  431c50:	ldr	x1, [x0]
  431c54:	ldr	w0, [sp, #44]
  431c58:	lsl	x0, x0, #2
  431c5c:	add	x0, x1, x0
  431c60:	ldrh	w0, [x0, #2]
  431c64:	strh	w0, [sp, #42]
  431c68:	ldr	w1, [sp, #44]
  431c6c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431c70:	add	x0, x0, #0x6c8
  431c74:	bl	401cf0 <printf@plt>
  431c78:	ldr	w1, [sp, #44]
  431c7c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431c80:	add	x0, x0, #0x750
  431c84:	ldr	x0, [x0]
  431c88:	cmp	x1, x0
  431c8c:	b.cc	431ca4 <ferror@plt+0x2ff24>  // b.lo, b.ul, b.last
  431c90:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431c94:	add	x0, x0, #0x6d0
  431c98:	bl	401d40 <gettext@plt>
  431c9c:	bl	401cf0 <printf@plt>
  431ca0:	b	431d5c <ferror@plt+0x2ffdc>
  431ca4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431ca8:	add	x0, x0, #0x740
  431cac:	ldr	x0, [x0]
  431cb0:	cmp	x0, #0x0
  431cb4:	b.eq	431d24 <ferror@plt+0x2ffa4>  // b.none
  431cb8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431cbc:	add	x0, x0, #0x758
  431cc0:	ldr	x1, [x0]
  431cc4:	ldr	w0, [sp, #44]
  431cc8:	lsl	x0, x0, #5
  431ccc:	add	x0, x1, x0
  431cd0:	ldr	x1, [x0, #16]
  431cd4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431cd8:	add	x0, x0, #0x748
  431cdc:	ldr	x0, [x0]
  431ce0:	cmp	x1, x0
  431ce4:	b.cs	431d24 <ferror@plt+0x2ffa4>  // b.hs, b.nlast
  431ce8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431cec:	add	x0, x0, #0x740
  431cf0:	ldr	x1, [x0]
  431cf4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431cf8:	add	x0, x0, #0x758
  431cfc:	ldr	x2, [x0]
  431d00:	ldr	w0, [sp, #44]
  431d04:	lsl	x0, x0, #5
  431d08:	add	x0, x2, x0
  431d0c:	ldr	x0, [x0, #16]
  431d10:	add	x0, x1, x0
  431d14:	mov	x1, x0
  431d18:	mov	w0, #0x1e                  	// #30
  431d1c:	bl	40ebc4 <ferror@plt+0xce44>
  431d20:	b	431d5c <ferror@plt+0x2ffdc>
  431d24:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431d28:	add	x0, x0, #0x6e0
  431d2c:	bl	401d40 <gettext@plt>
  431d30:	mov	x2, x0
  431d34:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431d38:	add	x0, x0, #0x758
  431d3c:	ldr	x1, [x0]
  431d40:	ldr	w0, [sp, #44]
  431d44:	lsl	x0, x0, #5
  431d48:	add	x0, x1, x0
  431d4c:	ldr	x0, [x0, #16]
  431d50:	mov	x1, x0
  431d54:	mov	x0, x2
  431d58:	bl	401cf0 <printf@plt>
  431d5c:	mov	w0, #0x20                  	// #32
  431d60:	bl	401d20 <putchar@plt>
  431d64:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431d68:	add	x0, x0, #0x760
  431d6c:	ldr	x1, [x0]
  431d70:	ldr	w0, [sp, #44]
  431d74:	lsl	x0, x0, #2
  431d78:	add	x0, x1, x0
  431d7c:	ldrh	w0, [x0]
  431d80:	mov	w1, #0xfffe                	// #65534
  431d84:	cmp	w0, w1
  431d88:	b.eq	431dc0 <ferror@plt+0x30040>  // b.none
  431d8c:	mov	w1, #0xffff                	// #65535
  431d90:	cmp	w0, w1
  431d94:	b.ne	431de8 <ferror@plt+0x30068>  // b.any
  431d98:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431d9c:	add	x0, x0, #0x708
  431da0:	ldr	x0, [x0]
  431da4:	mov	x3, x0
  431da8:	mov	x2, #0xb                   	// #11
  431dac:	mov	x1, #0x1                   	// #1
  431db0:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431db4:	add	x0, x0, #0x6f8
  431db8:	bl	401c60 <fwrite@plt>
  431dbc:	b	431f30 <ferror@plt+0x301b0>
  431dc0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431dc4:	add	x0, x0, #0x708
  431dc8:	ldr	x0, [x0]
  431dcc:	mov	x3, x0
  431dd0:	mov	x2, #0xb                   	// #11
  431dd4:	mov	x1, #0x1                   	// #1
  431dd8:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431ddc:	add	x0, x0, #0x708
  431de0:	bl	401c60 <fwrite@plt>
  431de4:	b	431f30 <ferror@plt+0x301b0>
  431de8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431dec:	add	x0, x0, #0x760
  431df0:	ldr	x1, [x0]
  431df4:	ldr	w0, [sp, #44]
  431df8:	lsl	x0, x0, #2
  431dfc:	add	x0, x1, x0
  431e00:	ldrh	w0, [x0]
  431e04:	cmp	w0, #0x0
  431e08:	b.eq	431f00 <ferror@plt+0x30180>  // b.none
  431e0c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431e10:	add	x0, x0, #0x760
  431e14:	ldr	x1, [x0]
  431e18:	ldr	w0, [sp, #44]
  431e1c:	lsl	x0, x0, #2
  431e20:	add	x0, x1, x0
  431e24:	ldrh	w0, [x0]
  431e28:	and	x1, x0, #0xffff
  431e2c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431e30:	add	x0, x0, #0x738
  431e34:	ldr	x0, [x0]
  431e38:	cmp	x1, x0
  431e3c:	b.cs	431f00 <ferror@plt+0x30180>  // b.hs, b.nlast
  431e40:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431e44:	add	x0, x0, #0x740
  431e48:	ldr	x0, [x0]
  431e4c:	cmp	x0, #0x0
  431e50:	b.eq	431f00 <ferror@plt+0x30180>  // b.none
  431e54:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  431e58:	add	x0, x0, #0x908
  431e5c:	ldr	x1, [x0]
  431e60:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431e64:	add	x0, x0, #0x760
  431e68:	ldr	x2, [x0]
  431e6c:	ldr	w0, [sp, #44]
  431e70:	lsl	x0, x0, #2
  431e74:	add	x0, x2, x0
  431e78:	ldrh	w0, [x0]
  431e7c:	and	x0, x0, #0xffff
  431e80:	lsl	x0, x0, #4
  431e84:	add	x0, x1, x0
  431e88:	ldr	x1, [x0, #8]
  431e8c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431e90:	add	x0, x0, #0x748
  431e94:	ldr	x0, [x0]
  431e98:	cmp	x1, x0
  431e9c:	b.cs	431f00 <ferror@plt+0x30180>  // b.hs, b.nlast
  431ea0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431ea4:	add	x0, x0, #0x740
  431ea8:	ldr	x1, [x0]
  431eac:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  431eb0:	add	x0, x0, #0x908
  431eb4:	ldr	x2, [x0]
  431eb8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431ebc:	add	x0, x0, #0x760
  431ec0:	ldr	x3, [x0]
  431ec4:	ldr	w0, [sp, #44]
  431ec8:	lsl	x0, x0, #2
  431ecc:	add	x0, x3, x0
  431ed0:	ldrh	w0, [x0]
  431ed4:	and	x0, x0, #0xffff
  431ed8:	lsl	x0, x0, #4
  431edc:	add	x0, x2, x0
  431ee0:	ldr	x0, [x0, #8]
  431ee4:	add	x0, x1, x0
  431ee8:	mov	x1, x0
  431eec:	mov	w0, #0xa                   	// #10
  431ef0:	bl	40ebc4 <ferror@plt+0xce44>
  431ef4:	mov	w0, #0x20                  	// #32
  431ef8:	bl	401d20 <putchar@plt>
  431efc:	b	431f2c <ferror@plt+0x301ac>
  431f00:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431f04:	add	x0, x0, #0x760
  431f08:	ldr	x1, [x0]
  431f0c:	ldr	w0, [sp, #44]
  431f10:	lsl	x0, x0, #2
  431f14:	add	x0, x1, x0
  431f18:	ldrh	w0, [x0]
  431f1c:	mov	w1, w0
  431f20:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431f24:	add	x0, x0, #0x718
  431f28:	bl	401cf0 <printf@plt>
  431f2c:	nop
  431f30:	ldrh	w0, [sp, #42]
  431f34:	and	w0, w0, #0x1
  431f38:	cmp	w0, #0x0
  431f3c:	b.eq	431f4c <ferror@plt+0x301cc>  // b.none
  431f40:	adrp	x0, 497000 <warn@@Base+0x2802c>
  431f44:	add	x0, x0, #0x3e0
  431f48:	bl	401cf0 <printf@plt>
  431f4c:	ldrh	w0, [sp, #42]
  431f50:	and	w0, w0, #0x2
  431f54:	cmp	w0, #0x0
  431f58:	b.eq	431f68 <ferror@plt+0x301e8>  // b.none
  431f5c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431f60:	add	x0, x0, #0x720
  431f64:	bl	401cf0 <printf@plt>
  431f68:	ldrh	w0, [sp, #42]
  431f6c:	and	w0, w0, #0x4
  431f70:	cmp	w0, #0x0
  431f74:	b.eq	431f84 <ferror@plt+0x30204>  // b.none
  431f78:	adrp	x0, 498000 <warn@@Base+0x2902c>
  431f7c:	add	x0, x0, #0x730
  431f80:	bl	401cf0 <printf@plt>
  431f84:	ldrh	w0, [sp, #42]
  431f88:	and	w0, w0, #0x8
  431f8c:	cmp	w0, #0x0
  431f90:	b.eq	431fa0 <ferror@plt+0x30220>  // b.none
  431f94:	adrp	x0, 497000 <warn@@Base+0x2802c>
  431f98:	add	x0, x0, #0x368
  431f9c:	bl	401cf0 <printf@plt>
  431fa0:	adrp	x0, 474000 <warn@@Base+0x502c>
  431fa4:	add	x0, x0, #0x9a0
  431fa8:	bl	401bb0 <puts@plt>
  431fac:	ldr	w0, [sp, #44]
  431fb0:	add	w0, w0, #0x1
  431fb4:	str	w0, [sp, #44]
  431fb8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  431fbc:	add	x0, x0, #0x770
  431fc0:	ldr	w0, [x0]
  431fc4:	ldr	w1, [sp, #44]
  431fc8:	cmp	w1, w0
  431fcc:	b.cc	431c48 <ferror@plt+0x2fec8>  // b.lo, b.ul, b.last
  431fd0:	mov	w0, #0x1                   	// #1
  431fd4:	ldp	x29, x30, [sp], #48
  431fd8:	ret
  431fdc:	stp	x29, x30, [sp, #-112]!
  431fe0:	mov	x29, sp
  431fe4:	str	x0, [sp, #56]
  431fe8:	str	x1, [sp, #48]
  431fec:	str	x2, [sp, #40]
  431ff0:	str	x3, [sp, #32]
  431ff4:	str	x4, [sp, #24]
  431ff8:	str	x5, [sp, #16]
  431ffc:	str	wzr, [sp, #108]
  432000:	str	xzr, [sp, #96]
  432004:	ldr	x0, [sp, #48]
  432008:	cmp	x0, #0x0
  43200c:	b.eq	432038 <ferror@plt+0x302b8>  // b.none
  432010:	ldr	x0, [sp, #48]
  432014:	ldr	x0, [x0, #8]
  432018:	mov	x1, x0
  43201c:	ldr	x0, [sp, #56]
  432020:	bl	410168 <ferror@plt+0xe3e8>
  432024:	str	w0, [sp, #108]
  432028:	ldr	x0, [sp, #48]
  43202c:	ldr	x0, [x0, #8]
  432030:	bl	4101d4 <ferror@plt+0xe454>
  432034:	str	x0, [sp, #96]
  432038:	ldr	x0, [sp, #56]
  43203c:	ldrh	w0, [x0, #82]
  432040:	mov	w1, #0xbeef                	// #48879
  432044:	cmp	w0, w1
  432048:	b.eq	432378 <ferror@plt+0x305f8>  // b.none
  43204c:	mov	w1, #0xbeef                	// #48879
  432050:	cmp	w0, w1
  432054:	b.gt	432898 <ferror@plt+0x30b18>
  432058:	mov	w1, #0x1059                	// #4185
  43205c:	cmp	w0, w1
  432060:	b.eq	432090 <ferror@plt+0x30310>  // b.none
  432064:	mov	w1, #0x1059                	// #4185
  432068:	cmp	w0, w1
  43206c:	b.gt	432898 <ferror@plt+0x30b18>
  432070:	cmp	w0, #0xc5
  432074:	b.eq	4325ac <ferror@plt+0x3082c>  // b.none
  432078:	cmp	w0, #0xc5
  43207c:	b.gt	432898 <ferror@plt+0x30b18>
  432080:	cmp	w0, #0x59
  432084:	b.eq	432378 <ferror@plt+0x305f8>  // b.none
  432088:	cmp	w0, #0x69
  43208c:	b.ne	432898 <ferror@plt+0x30b18>  // b.any
  432090:	ldr	x0, [sp, #48]
  432094:	cmp	x0, #0x0
  432098:	b.ne	4320b0 <ferror@plt+0x30330>  // b.any
  43209c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4320a0:	add	x0, x0, #0x718
  4320a4:	str	xzr, [x0]
  4320a8:	mov	w0, #0x1                   	// #1
  4320ac:	b	43289c <ferror@plt+0x30b1c>
  4320b0:	ldr	w0, [sp, #108]
  4320b4:	cmp	w0, #0x15
  4320b8:	b.eq	43216c <ferror@plt+0x303ec>  // b.none
  4320bc:	ldr	w0, [sp, #108]
  4320c0:	cmp	w0, #0x15
  4320c4:	b.hi	432330 <ferror@plt+0x305b0>  // b.pmore
  4320c8:	ldr	w0, [sp, #108]
  4320cc:	cmp	w0, #0xf
  4320d0:	b.eq	4321cc <ferror@plt+0x3044c>  // b.none
  4320d4:	ldr	w0, [sp, #108]
  4320d8:	cmp	w0, #0xf
  4320dc:	b.hi	432330 <ferror@plt+0x305b0>  // b.pmore
  4320e0:	ldr	w0, [sp, #108]
  4320e4:	cmp	w0, #0xa
  4320e8:	b.eq	43215c <ferror@plt+0x303dc>  // b.none
  4320ec:	ldr	w0, [sp, #108]
  4320f0:	cmp	w0, #0xa
  4320f4:	b.hi	432330 <ferror@plt+0x305b0>  // b.pmore
  4320f8:	ldr	w0, [sp, #108]
  4320fc:	cmp	w0, #0x9
  432100:	b.eq	4321b8 <ferror@plt+0x30438>  // b.none
  432104:	ldr	w0, [sp, #108]
  432108:	cmp	w0, #0x9
  43210c:	b.hi	432330 <ferror@plt+0x305b0>  // b.pmore
  432110:	ldr	w0, [sp, #108]
  432114:	cmp	w0, #0x5
  432118:	b.eq	4321b8 <ferror@plt+0x30438>  // b.none
  43211c:	ldr	w0, [sp, #108]
  432120:	cmp	w0, #0x5
  432124:	b.hi	432330 <ferror@plt+0x305b0>  // b.pmore
  432128:	ldr	w0, [sp, #108]
  43212c:	cmp	w0, #0x3
  432130:	b.eq	4321e0 <ferror@plt+0x30460>  // b.none
  432134:	ldr	w0, [sp, #108]
  432138:	cmp	w0, #0x3
  43213c:	b.hi	432330 <ferror@plt+0x305b0>  // b.pmore
  432140:	ldr	w0, [sp, #108]
  432144:	cmp	w0, #0x1
  432148:	b.eq	4321e0 <ferror@plt+0x30460>  // b.none
  43214c:	ldr	w0, [sp, #108]
  432150:	cmp	w0, #0x2
  432154:	b.eq	4321cc <ferror@plt+0x3044c>  // b.none
  432158:	b	432330 <ferror@plt+0x305b0>
  43215c:	ldr	x0, [sp, #56]
  432160:	bl	41020c <ferror@plt+0xe48c>
  432164:	cmp	w0, #0x0
  432168:	b.ne	432358 <ferror@plt+0x305d8>  // b.any
  43216c:	ldr	x1, [sp, #96]
  432170:	ldr	x0, [sp, #16]
  432174:	cmp	x1, x0
  432178:	b.cc	432194 <ferror@plt+0x30414>  // b.lo, b.ul, b.last
  43217c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  432180:	add	x0, x0, #0x738
  432184:	bl	401d40 <gettext@plt>
  432188:	ldr	x1, [sp, #96]
  43218c:	bl	46eed4 <error@@Base>
  432190:	b	4321b0 <ferror@plt+0x30430>
  432194:	ldr	x0, [sp, #96]
  432198:	lsl	x0, x0, #5
  43219c:	ldr	x1, [sp, #24]
  4321a0:	add	x1, x1, x0
  4321a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4321a8:	add	x0, x0, #0x718
  4321ac:	str	x1, [x0]
  4321b0:	mov	w0, #0x1                   	// #1
  4321b4:	b	43289c <ferror@plt+0x30b1c>
  4321b8:	ldr	x0, [sp, #56]
  4321bc:	bl	41020c <ferror@plt+0xe48c>
  4321c0:	cmp	w0, #0x0
  4321c4:	b.eq	4321e8 <ferror@plt+0x30468>  // b.none
  4321c8:	b	432374 <ferror@plt+0x305f4>
  4321cc:	ldr	x0, [sp, #56]
  4321d0:	bl	41020c <ferror@plt+0xe48c>
  4321d4:	cmp	w0, #0x0
  4321d8:	b.eq	432360 <ferror@plt+0x305e0>  // b.none
  4321dc:	b	4321ec <ferror@plt+0x3046c>
  4321e0:	nop
  4321e4:	b	4321ec <ferror@plt+0x3046c>
  4321e8:	nop
  4321ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4321f0:	add	x0, x0, #0x718
  4321f4:	ldr	x0, [x0]
  4321f8:	cmp	x0, #0x0
  4321fc:	b.eq	432368 <ferror@plt+0x305e8>  // b.none
  432200:	ldr	w0, [sp, #108]
  432204:	cmp	w0, #0x1
  432208:	b.ne	432214 <ferror@plt+0x30494>  // b.any
  43220c:	mov	w0, #0x4                   	// #4
  432210:	b	432218 <ferror@plt+0x30498>
  432214:	mov	w0, #0x2                   	// #2
  432218:	str	w0, [sp, #92]
  43221c:	ldr	x1, [sp, #96]
  432220:	ldr	x0, [sp, #16]
  432224:	cmp	x1, x0
  432228:	b.cc	432244 <ferror@plt+0x304c4>  // b.lo, b.ul, b.last
  43222c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  432230:	add	x0, x0, #0x778
  432234:	bl	401d40 <gettext@plt>
  432238:	ldr	x1, [sp, #96]
  43223c:	bl	46eed4 <error@@Base>
  432240:	b	43231c <ferror@plt+0x3059c>
  432244:	ldr	x0, [sp, #48]
  432248:	ldr	x1, [x0, #16]
  43224c:	ldr	x0, [sp, #96]
  432250:	lsl	x0, x0, #5
  432254:	ldr	x2, [sp, #24]
  432258:	add	x0, x2, x0
  43225c:	ldr	x2, [x0]
  432260:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432264:	add	x0, x0, #0x718
  432268:	ldr	x0, [x0]
  43226c:	ldr	x0, [x0]
  432270:	sub	x0, x2, x0
  432274:	add	x0, x1, x0
  432278:	str	x0, [sp, #80]
  43227c:	ldr	x0, [sp, #48]
  432280:	ldr	x0, [x0]
  432284:	cmp	x0, #0x0
  432288:	b.lt	4322f8 <ferror@plt+0x30578>  // b.tstop
  43228c:	ldr	x0, [sp, #48]
  432290:	ldr	x0, [x0]
  432294:	ldr	x1, [sp, #40]
  432298:	add	x0, x1, x0
  43229c:	ldr	x1, [sp, #32]
  4322a0:	cmp	x1, x0
  4322a4:	b.ls	4322f8 <ferror@plt+0x30578>  // b.plast
  4322a8:	ldr	x0, [sp, #48]
  4322ac:	ldr	x1, [x0]
  4322b0:	ldrsw	x0, [sp, #92]
  4322b4:	add	x0, x1, x0
  4322b8:	ldr	x1, [sp, #40]
  4322bc:	add	x0, x1, x0
  4322c0:	ldr	x1, [sp, #32]
  4322c4:	cmp	x1, x0
  4322c8:	b.cc	4322f8 <ferror@plt+0x30578>  // b.lo, b.ul, b.last
  4322cc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4322d0:	add	x0, x0, #0x588
  4322d4:	ldr	x3, [x0]
  4322d8:	ldr	x0, [sp, #48]
  4322dc:	ldr	x0, [x0]
  4322e0:	ldr	x1, [sp, #40]
  4322e4:	add	x0, x1, x0
  4322e8:	ldr	w2, [sp, #92]
  4322ec:	ldr	x1, [sp, #80]
  4322f0:	blr	x3
  4322f4:	b	43231c <ferror@plt+0x3059c>
  4322f8:	adrp	x0, 498000 <warn@@Base+0x2902c>
  4322fc:	add	x0, x0, #0x7a8
  432300:	bl	401d40 <gettext@plt>
  432304:	mov	x2, x0
  432308:	ldr	x0, [sp, #48]
  43230c:	ldr	x0, [x0]
  432310:	mov	x1, x0
  432314:	mov	x0, x2
  432318:	bl	46eed4 <error@@Base>
  43231c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432320:	add	x0, x0, #0x718
  432324:	str	xzr, [x0]
  432328:	mov	w0, #0x1                   	// #1
  43232c:	b	43289c <ferror@plt+0x30b1c>
  432330:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432334:	add	x0, x0, #0x718
  432338:	ldr	x0, [x0]
  43233c:	cmp	x0, #0x0
  432340:	b.eq	432370 <ferror@plt+0x305f0>  // b.none
  432344:	adrp	x0, 498000 <warn@@Base+0x2902c>
  432348:	add	x0, x0, #0x7e0
  43234c:	bl	401d40 <gettext@plt>
  432350:	bl	46eed4 <error@@Base>
  432354:	b	432370 <ferror@plt+0x305f0>
  432358:	nop
  43235c:	b	432898 <ferror@plt+0x30b18>
  432360:	nop
  432364:	b	432898 <ferror@plt+0x30b18>
  432368:	nop
  43236c:	b	432898 <ferror@plt+0x30b18>
  432370:	nop
  432374:	b	432898 <ferror@plt+0x30b18>
  432378:	ldr	x0, [sp, #48]
  43237c:	cmp	x0, #0x0
  432380:	b.ne	432398 <ferror@plt+0x30618>  // b.any
  432384:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432388:	add	x0, x0, #0x720
  43238c:	str	xzr, [x0]
  432390:	mov	w0, #0x1                   	// #1
  432394:	b	43289c <ferror@plt+0x30b1c>
  432398:	ldr	w0, [sp, #108]
  43239c:	cmp	w0, #0x22
  4323a0:	b.eq	4323dc <ferror@plt+0x3065c>  // b.none
  4323a4:	ldr	w0, [sp, #108]
  4323a8:	cmp	w0, #0x22
  4323ac:	b.hi	432574 <ferror@plt+0x307f4>  // b.pmore
  4323b0:	ldr	w0, [sp, #108]
  4323b4:	cmp	w0, #0x2
  4323b8:	b.hi	4323cc <ferror@plt+0x3064c>  // b.pmore
  4323bc:	ldr	w0, [sp, #108]
  4323c0:	cmp	w0, #0x0
  4323c4:	b.ne	432430 <ferror@plt+0x306b0>  // b.any
  4323c8:	b	432574 <ferror@plt+0x307f4>
  4323cc:	ldr	w0, [sp, #108]
  4323d0:	cmp	w0, #0x21
  4323d4:	b.eq	4323e4 <ferror@plt+0x30664>  // b.none
  4323d8:	b	432574 <ferror@plt+0x307f4>
  4323dc:	mov	w0, #0x1                   	// #1
  4323e0:	b	43289c <ferror@plt+0x30b1c>
  4323e4:	ldr	x1, [sp, #96]
  4323e8:	ldr	x0, [sp, #16]
  4323ec:	cmp	x1, x0
  4323f0:	b.cc	43240c <ferror@plt+0x3068c>  // b.lo, b.ul, b.last
  4323f4:	adrp	x0, 498000 <warn@@Base+0x2902c>
  4323f8:	add	x0, x0, #0x818
  4323fc:	bl	401d40 <gettext@plt>
  432400:	ldr	x1, [sp, #96]
  432404:	bl	46eed4 <error@@Base>
  432408:	b	432428 <ferror@plt+0x306a8>
  43240c:	ldr	x0, [sp, #96]
  432410:	lsl	x0, x0, #5
  432414:	ldr	x1, [sp, #24]
  432418:	add	x1, x1, x0
  43241c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432420:	add	x0, x0, #0x720
  432424:	str	x1, [x0]
  432428:	mov	w0, #0x1                   	// #1
  43242c:	b	43289c <ferror@plt+0x30b1c>
  432430:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432434:	add	x0, x0, #0x720
  432438:	ldr	x0, [x0]
  43243c:	cmp	x0, #0x0
  432440:	b.eq	43259c <ferror@plt+0x3081c>  // b.none
  432444:	ldr	w0, [sp, #108]
  432448:	cmp	w0, #0x1
  43244c:	b.ne	432458 <ferror@plt+0x306d8>  // b.any
  432450:	mov	w0, #0x4                   	// #4
  432454:	b	43245c <ferror@plt+0x306dc>
  432458:	mov	w0, #0x2                   	// #2
  43245c:	str	w0, [sp, #76]
  432460:	ldr	x1, [sp, #96]
  432464:	ldr	x0, [sp, #16]
  432468:	cmp	x1, x0
  43246c:	b.cc	432488 <ferror@plt+0x30708>  // b.lo, b.ul, b.last
  432470:	adrp	x0, 498000 <warn@@Base+0x2902c>
  432474:	add	x0, x0, #0x858
  432478:	bl	401d40 <gettext@plt>
  43247c:	ldr	x1, [sp, #96]
  432480:	bl	46eed4 <error@@Base>
  432484:	b	432560 <ferror@plt+0x307e0>
  432488:	ldr	x0, [sp, #48]
  43248c:	ldr	x1, [x0, #16]
  432490:	ldr	x0, [sp, #96]
  432494:	lsl	x0, x0, #5
  432498:	ldr	x2, [sp, #24]
  43249c:	add	x0, x2, x0
  4324a0:	ldr	x2, [x0]
  4324a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4324a8:	add	x0, x0, #0x720
  4324ac:	ldr	x0, [x0]
  4324b0:	ldr	x0, [x0]
  4324b4:	sub	x0, x2, x0
  4324b8:	add	x0, x1, x0
  4324bc:	str	x0, [sp, #64]
  4324c0:	ldr	x0, [sp, #48]
  4324c4:	ldr	x0, [x0]
  4324c8:	cmp	x0, #0x0
  4324cc:	b.lt	43253c <ferror@plt+0x307bc>  // b.tstop
  4324d0:	ldr	x0, [sp, #48]
  4324d4:	ldr	x0, [x0]
  4324d8:	ldr	x1, [sp, #40]
  4324dc:	add	x0, x1, x0
  4324e0:	ldr	x1, [sp, #32]
  4324e4:	cmp	x1, x0
  4324e8:	b.ls	43253c <ferror@plt+0x307bc>  // b.plast
  4324ec:	ldr	x0, [sp, #48]
  4324f0:	ldr	x1, [x0]
  4324f4:	ldrsw	x0, [sp, #76]
  4324f8:	add	x0, x1, x0
  4324fc:	ldr	x1, [sp, #40]
  432500:	add	x0, x1, x0
  432504:	ldr	x1, [sp, #32]
  432508:	cmp	x1, x0
  43250c:	b.cc	43253c <ferror@plt+0x307bc>  // b.lo, b.ul, b.last
  432510:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  432514:	add	x0, x0, #0x588
  432518:	ldr	x3, [x0]
  43251c:	ldr	x0, [sp, #48]
  432520:	ldr	x0, [x0]
  432524:	ldr	x1, [sp, #40]
  432528:	add	x0, x1, x0
  43252c:	ldr	w2, [sp, #76]
  432530:	ldr	x1, [sp, #64]
  432534:	blr	x3
  432538:	b	432560 <ferror@plt+0x307e0>
  43253c:	adrp	x0, 498000 <warn@@Base+0x2902c>
  432540:	add	x0, x0, #0x890
  432544:	bl	401d40 <gettext@plt>
  432548:	mov	x2, x0
  43254c:	ldr	x0, [sp, #48]
  432550:	ldr	x0, [x0]
  432554:	mov	x1, x0
  432558:	mov	x0, x2
  43255c:	bl	46eed4 <error@@Base>
  432560:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432564:	add	x0, x0, #0x720
  432568:	str	xzr, [x0]
  43256c:	mov	w0, #0x1                   	// #1
  432570:	b	43289c <ferror@plt+0x30b1c>
  432574:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432578:	add	x0, x0, #0x720
  43257c:	ldr	x0, [x0]
  432580:	cmp	x0, #0x0
  432584:	b.eq	4325a4 <ferror@plt+0x30824>  // b.none
  432588:	adrp	x0, 498000 <warn@@Base+0x2902c>
  43258c:	add	x0, x0, #0x8c8
  432590:	bl	401d40 <gettext@plt>
  432594:	bl	46eed4 <error@@Base>
  432598:	b	4325a4 <ferror@plt+0x30824>
  43259c:	nop
  4325a0:	b	432898 <ferror@plt+0x30b18>
  4325a4:	nop
  4325a8:	b	432898 <ferror@plt+0x30b18>
  4325ac:	ldr	x0, [sp, #48]
  4325b0:	cmp	x0, #0x0
  4325b4:	b.ne	4325e4 <ferror@plt+0x30864>  // b.any
  4325b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4325bc:	add	x0, x0, #0x728
  4325c0:	str	xzr, [x0]
  4325c4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4325c8:	add	x0, x0, #0x728
  4325cc:	ldr	x1, [x0]
  4325d0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4325d4:	add	x0, x0, #0x730
  4325d8:	str	x1, [x0]
  4325dc:	mov	w0, #0x1                   	// #1
  4325e0:	b	43289c <ferror@plt+0x30b1c>
  4325e4:	ldr	w0, [sp, #108]
  4325e8:	cmp	w0, #0x83
  4325ec:	b.eq	4326bc <ferror@plt+0x3093c>  // b.none
  4325f0:	ldr	w0, [sp, #108]
  4325f4:	cmp	w0, #0x83
  4325f8:	b.hi	432890 <ferror@plt+0x30b10>  // b.pmore
  4325fc:	ldr	w0, [sp, #108]
  432600:	cmp	w0, #0x80
  432604:	b.eq	432630 <ferror@plt+0x308b0>  // b.none
  432608:	ldr	w0, [sp, #108]
  43260c:	cmp	w0, #0x80
  432610:	b.hi	432890 <ferror@plt+0x30b10>  // b.pmore
  432614:	ldr	w0, [sp, #108]
  432618:	cmp	w0, #0x41
  43261c:	b.eq	432710 <ferror@plt+0x30990>  // b.none
  432620:	ldr	w0, [sp, #108]
  432624:	cmp	w0, #0x43
  432628:	b.eq	4327d0 <ferror@plt+0x30a50>  // b.none
  43262c:	b	432890 <ferror@plt+0x30b10>
  432630:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432634:	add	x0, x0, #0x728
  432638:	ldr	x1, [x0]
  43263c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432640:	add	x0, x0, #0x730
  432644:	str	x1, [x0]
  432648:	ldr	x1, [sp, #96]
  43264c:	ldr	x0, [sp, #16]
  432650:	cmp	x1, x0
  432654:	b.cc	432670 <ferror@plt+0x308f0>  // b.lo, b.ul, b.last
  432658:	adrp	x0, 498000 <warn@@Base+0x2902c>
  43265c:	add	x0, x0, #0x908
  432660:	bl	401d40 <gettext@plt>
  432664:	ldr	x1, [sp, #96]
  432668:	bl	46eed4 <error@@Base>
  43266c:	b	4326b4 <ferror@plt+0x30934>
  432670:	ldr	x0, [sp, #96]
  432674:	lsl	x0, x0, #5
  432678:	ldr	x1, [sp, #24]
  43267c:	add	x0, x1, x0
  432680:	ldr	x1, [x0]
  432684:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432688:	add	x0, x0, #0x728
  43268c:	str	x1, [x0]
  432690:	ldr	x0, [sp, #48]
  432694:	ldr	x1, [x0, #16]
  432698:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  43269c:	add	x0, x0, #0x728
  4326a0:	ldr	x0, [x0]
  4326a4:	add	x1, x1, x0
  4326a8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4326ac:	add	x0, x0, #0x728
  4326b0:	str	x1, [x0]
  4326b4:	mov	w0, #0x1                   	// #1
  4326b8:	b	43289c <ferror@plt+0x30b1c>
  4326bc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4326c0:	add	x0, x0, #0x730
  4326c4:	ldr	x1, [x0]
  4326c8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4326cc:	add	x0, x0, #0x728
  4326d0:	ldr	x0, [x0]
  4326d4:	sub	x1, x1, x0
  4326d8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4326dc:	add	x0, x0, #0x738
  4326e0:	str	x1, [x0]
  4326e4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4326e8:	add	x0, x0, #0x730
  4326ec:	str	xzr, [x0]
  4326f0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4326f4:	add	x0, x0, #0x730
  4326f8:	ldr	x1, [x0]
  4326fc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432700:	add	x0, x0, #0x728
  432704:	str	x1, [x0]
  432708:	mov	w0, #0x1                   	// #1
  43270c:	b	43289c <ferror@plt+0x30b1c>
  432710:	ldr	x0, [sp, #48]
  432714:	ldr	x0, [x0]
  432718:	cmp	x0, #0x0
  43271c:	b.lt	432798 <ferror@plt+0x30a18>  // b.tstop
  432720:	ldr	x0, [sp, #48]
  432724:	ldr	x0, [x0]
  432728:	ldr	x1, [sp, #40]
  43272c:	add	x0, x1, x0
  432730:	ldr	x1, [sp, #32]
  432734:	cmp	x1, x0
  432738:	b.ls	432798 <ferror@plt+0x30a18>  // b.plast
  43273c:	ldr	x0, [sp, #48]
  432740:	ldr	x0, [x0]
  432744:	add	x0, x0, #0x4
  432748:	ldr	x1, [sp, #40]
  43274c:	add	x0, x1, x0
  432750:	ldr	x1, [sp, #32]
  432754:	cmp	x1, x0
  432758:	b.cc	432798 <ferror@plt+0x30a18>  // b.lo, b.ul, b.last
  43275c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  432760:	add	x0, x0, #0x588
  432764:	ldr	x3, [x0]
  432768:	ldr	x0, [sp, #48]
  43276c:	ldr	x0, [x0]
  432770:	ldr	x1, [sp, #40]
  432774:	add	x4, x1, x0
  432778:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  43277c:	add	x0, x0, #0x738
  432780:	ldr	x0, [x0]
  432784:	mov	w2, #0x4                   	// #4
  432788:	mov	x1, x0
  43278c:	mov	x0, x4
  432790:	blr	x3
  432794:	b	4327bc <ferror@plt+0x30a3c>
  432798:	adrp	x0, 498000 <warn@@Base+0x2902c>
  43279c:	add	x0, x0, #0x940
  4327a0:	bl	401d40 <gettext@plt>
  4327a4:	mov	x2, x0
  4327a8:	ldr	x0, [sp, #48]
  4327ac:	ldr	x0, [x0]
  4327b0:	mov	x1, x0
  4327b4:	mov	x0, x2
  4327b8:	bl	46eed4 <error@@Base>
  4327bc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4327c0:	add	x0, x0, #0x738
  4327c4:	str	xzr, [x0]
  4327c8:	mov	w0, #0x1                   	// #1
  4327cc:	b	43289c <ferror@plt+0x30b1c>
  4327d0:	ldr	x0, [sp, #48]
  4327d4:	ldr	x0, [x0]
  4327d8:	cmp	x0, #0x0
  4327dc:	b.lt	432858 <ferror@plt+0x30ad8>  // b.tstop
  4327e0:	ldr	x0, [sp, #48]
  4327e4:	ldr	x0, [x0]
  4327e8:	ldr	x1, [sp, #40]
  4327ec:	add	x0, x1, x0
  4327f0:	ldr	x1, [sp, #32]
  4327f4:	cmp	x1, x0
  4327f8:	b.ls	432858 <ferror@plt+0x30ad8>  // b.plast
  4327fc:	ldr	x0, [sp, #48]
  432800:	ldr	x0, [x0]
  432804:	add	x0, x0, #0x2
  432808:	ldr	x1, [sp, #40]
  43280c:	add	x0, x1, x0
  432810:	ldr	x1, [sp, #32]
  432814:	cmp	x1, x0
  432818:	b.cc	432858 <ferror@plt+0x30ad8>  // b.lo, b.ul, b.last
  43281c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  432820:	add	x0, x0, #0x588
  432824:	ldr	x3, [x0]
  432828:	ldr	x0, [sp, #48]
  43282c:	ldr	x0, [x0]
  432830:	ldr	x1, [sp, #40]
  432834:	add	x4, x1, x0
  432838:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  43283c:	add	x0, x0, #0x738
  432840:	ldr	x0, [x0]
  432844:	mov	w2, #0x2                   	// #2
  432848:	mov	x1, x0
  43284c:	mov	x0, x4
  432850:	blr	x3
  432854:	b	43287c <ferror@plt+0x30afc>
  432858:	adrp	x0, 498000 <warn@@Base+0x2902c>
  43285c:	add	x0, x0, #0x940
  432860:	bl	401d40 <gettext@plt>
  432864:	mov	x2, x0
  432868:	ldr	x0, [sp, #48]
  43286c:	ldr	x0, [x0]
  432870:	mov	x1, x0
  432874:	mov	x0, x2
  432878:	bl	46eed4 <error@@Base>
  43287c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  432880:	add	x0, x0, #0x738
  432884:	str	xzr, [x0]
  432888:	mov	w0, #0x1                   	// #1
  43288c:	b	43289c <ferror@plt+0x30b1c>
  432890:	nop
  432894:	nop
  432898:	mov	w0, #0x0                   	// #0
  43289c:	ldp	x29, x30, [sp], #112
  4328a0:	ret
  4328a4:	stp	x29, x30, [sp, #-32]!
  4328a8:	mov	x29, sp
  4328ac:	str	x0, [sp, #24]
  4328b0:	str	w1, [sp, #20]
  4328b4:	ldr	x0, [sp, #24]
  4328b8:	ldrh	w0, [x0, #82]
  4328bc:	mov	w1, #0xfebb                	// #65211
  4328c0:	cmp	w0, w1
  4328c4:	b.eq	432f00 <ferror@plt+0x31180>  // b.none
  4328c8:	mov	w1, #0xfebb                	// #65211
  4328cc:	cmp	w0, w1
  4328d0:	b.gt	43318c <ferror@plt+0x3140c>
  4328d4:	mov	w1, #0xfeba                	// #65210
  4328d8:	cmp	w0, w1
  4328dc:	b.eq	432d70 <ferror@plt+0x30ff0>  // b.none
  4328e0:	mov	w1, #0xfeba                	// #65210
  4328e4:	cmp	w0, w1
  4328e8:	b.gt	43318c <ferror@plt+0x3140c>
  4328ec:	mov	w1, #0xfeb0                	// #65200
  4328f0:	cmp	w0, w1
  4328f4:	b.eq	432d98 <ferror@plt+0x31018>  // b.none
  4328f8:	mov	w1, #0xfeb0                	// #65200
  4328fc:	cmp	w0, w1
  432900:	b.gt	43318c <ferror@plt+0x3140c>
  432904:	mov	w1, #0xf00d                	// #61453
  432908:	cmp	w0, w1
  43290c:	b.eq	432e10 <ferror@plt+0x31090>  // b.none
  432910:	mov	w1, #0xf00d                	// #61453
  432914:	cmp	w0, w1
  432918:	b.gt	43318c <ferror@plt+0x3140c>
  43291c:	mov	w1, #0xdead                	// #57005
  432920:	cmp	w0, w1
  432924:	b.eq	432e74 <ferror@plt+0x310f4>  // b.none
  432928:	mov	w1, #0xdead                	// #57005
  43292c:	cmp	w0, w1
  432930:	b.gt	43318c <ferror@plt+0x3140c>
  432934:	mov	w1, #0xbeef                	// #48879
  432938:	cmp	w0, w1
  43293c:	b.eq	432e88 <ferror@plt+0x31108>  // b.none
  432940:	mov	w1, #0xbeef                	// #48879
  432944:	cmp	w0, w1
  432948:	b.gt	43318c <ferror@plt+0x3140c>
  43294c:	mov	w1, #0xad45                	// #44357
  432950:	cmp	w0, w1
  432954:	b.eq	433150 <ferror@plt+0x313d0>  // b.none
  432958:	mov	w1, #0xad45                	// #44357
  43295c:	cmp	w0, w1
  432960:	b.gt	43318c <ferror@plt+0x3140c>
  432964:	mov	w1, #0xabc7                	// #43975
  432968:	cmp	w0, w1
  43296c:	b.eq	433164 <ferror@plt+0x313e4>  // b.none
  432970:	mov	w1, #0xabc7                	// #43975
  432974:	cmp	w0, w1
  432978:	b.gt	43318c <ferror@plt+0x3140c>
  43297c:	mov	w1, #0xa390                	// #41872
  432980:	cmp	w0, w1
  432984:	b.eq	432ffc <ferror@plt+0x3127c>  // b.none
  432988:	mov	w1, #0xa390                	// #41872
  43298c:	cmp	w0, w1
  432990:	b.gt	43318c <ferror@plt+0x3140c>
  432994:	mov	w1, #0x9080                	// #36992
  432998:	cmp	w0, w1
  43299c:	b.eq	4330b0 <ferror@plt+0x31330>  // b.none
  4329a0:	mov	w1, #0x9080                	// #36992
  4329a4:	cmp	w0, w1
  4329a8:	b.gt	43318c <ferror@plt+0x3140c>
  4329ac:	mov	w1, #0x9026                	// #36902
  4329b0:	cmp	w0, w1
  4329b4:	b.eq	432bc8 <ferror@plt+0x30e48>  // b.none
  4329b8:	mov	w1, #0x9026                	// #36902
  4329bc:	cmp	w0, w1
  4329c0:	b.gt	43318c <ferror@plt+0x3140c>
  4329c4:	mov	w1, #0x8217                	// #33303
  4329c8:	cmp	w0, w1
  4329cc:	b.eq	432d5c <ferror@plt+0x30fdc>  // b.none
  4329d0:	mov	w1, #0x8217                	// #33303
  4329d4:	cmp	w0, w1
  4329d8:	b.gt	43318c <ferror@plt+0x3140c>
  4329dc:	mov	w1, #0x7676                	// #30326
  4329e0:	cmp	w0, w1
  4329e4:	b.eq	432cb8 <ferror@plt+0x30f38>  // b.none
  4329e8:	mov	w1, #0x7676                	// #30326
  4329ec:	cmp	w0, w1
  4329f0:	b.gt	43318c <ferror@plt+0x3140c>
  4329f4:	mov	w1, #0x7650                	// #30288
  4329f8:	cmp	w0, w1
  4329fc:	b.eq	432ca4 <ferror@plt+0x30f24>  // b.none
  432a00:	mov	w1, #0x7650                	// #30288
  432a04:	cmp	w0, w1
  432a08:	b.gt	43318c <ferror@plt+0x3140c>
  432a0c:	mov	w1, #0x5aa5                	// #23205
  432a10:	cmp	w0, w1
  432a14:	b.eq	432ccc <ferror@plt+0x30f4c>  // b.none
  432a18:	mov	w1, #0x5aa5                	// #23205
  432a1c:	cmp	w0, w1
  432a20:	b.gt	43318c <ferror@plt+0x3140c>
  432a24:	mov	w1, #0x5441                	// #21569
  432a28:	cmp	w0, w1
  432a2c:	b.eq	432c90 <ferror@plt+0x30f10>  // b.none
  432a30:	mov	w1, #0x5441                	// #21569
  432a34:	cmp	w0, w1
  432a38:	b.gt	43318c <ferror@plt+0x3140c>
  432a3c:	mov	w1, #0x4def                	// #19951
  432a40:	cmp	w0, w1
  432a44:	b.eq	432dd4 <ferror@plt+0x31054>  // b.none
  432a48:	mov	w1, #0x4def                	// #19951
  432a4c:	cmp	w0, w1
  432a50:	b.gt	43318c <ferror@plt+0x3140c>
  432a54:	mov	w1, #0x4688                	// #18056
  432a58:	cmp	w0, w1
  432a5c:	b.eq	433128 <ferror@plt+0x313a8>  // b.none
  432a60:	mov	w1, #0x4688                	// #18056
  432a64:	cmp	w0, w1
  432a68:	b.gt	43318c <ferror@plt+0x3140c>
  432a6c:	mov	w1, #0x4157                	// #16727
  432a70:	cmp	w0, w1
  432a74:	b.eq	433100 <ferror@plt+0x31380>  // b.none
  432a78:	mov	w1, #0x4157                	// #16727
  432a7c:	cmp	w0, w1
  432a80:	b.gt	43318c <ferror@plt+0x3140c>
  432a84:	mov	w1, #0x3330                	// #13104
  432a88:	cmp	w0, w1
  432a8c:	b.eq	432ce0 <ferror@plt+0x30f60>  // b.none
  432a90:	mov	w1, #0x3330                	// #13104
  432a94:	cmp	w0, w1
  432a98:	b.gt	43318c <ferror@plt+0x3140c>
  432a9c:	mov	w1, #0x2530                	// #9520
  432aa0:	cmp	w0, w1
  432aa4:	b.eq	432ec4 <ferror@plt+0x31144>  // b.none
  432aa8:	mov	w1, #0x2530                	// #9520
  432aac:	cmp	w0, w1
  432ab0:	b.gt	43318c <ferror@plt+0x3140c>
  432ab4:	mov	w1, #0x1223                	// #4643
  432ab8:	cmp	w0, w1
  432abc:	b.eq	432bb4 <ferror@plt+0x30e34>  // b.none
  432ac0:	mov	w1, #0x1223                	// #4643
  432ac4:	cmp	w0, w1
  432ac8:	b.gt	43318c <ferror@plt+0x3140c>
  432acc:	mov	w1, #0x1059                	// #4185
  432ad0:	cmp	w0, w1
  432ad4:	b.eq	432eb0 <ferror@plt+0x31130>  // b.none
  432ad8:	mov	w1, #0x1059                	// #4185
  432adc:	cmp	w0, w1
  432ae0:	b.gt	43318c <ferror@plt+0x3140c>
  432ae4:	cmp	w0, #0xfc
  432ae8:	b.gt	432b18 <ferror@plt+0x30d98>
  432aec:	cmp	w0, #0x2
  432af0:	b.lt	43318c <ferror@plt+0x3140c>  // b.tstop
  432af4:	sub	w0, w0, #0x2
  432af8:	cmp	w0, #0xfa
  432afc:	b.hi	43318c <ferror@plt+0x3140c>  // b.pmore
  432b00:	adrp	x1, 498000 <warn@@Base+0x2902c>
  432b04:	add	x1, x1, #0x9d0
  432b08:	ldr	w0, [x1, w0, uxtw #2]
  432b0c:	adr	x1, 432b18 <ferror@plt+0x30d98>
  432b10:	add	x0, x1, w0, sxtw #2
  432b14:	br	x0
  432b18:	mov	w1, #0x1057                	// #4183
  432b1c:	cmp	w0, w1
  432b20:	b.eq	432c18 <ferror@plt+0x30e98>  // b.none
  432b24:	b	43318c <ferror@plt+0x3140c>
  432b28:	ldr	w0, [sp, #20]
  432b2c:	cmp	w0, #0x1
  432b30:	cset	w0, eq  // eq = none
  432b34:	and	w0, w0, #0xff
  432b38:	b	4331ec <ferror@plt+0x3146c>
  432b3c:	ldr	w0, [sp, #20]
  432b40:	cmp	w0, #0x1
  432b44:	cset	w0, eq  // eq = none
  432b48:	and	w0, w0, #0xff
  432b4c:	b	4331ec <ferror@plt+0x3146c>
  432b50:	ldr	w0, [sp, #20]
  432b54:	cmp	w0, #0x1
  432b58:	cset	w0, eq  // eq = none
  432b5c:	and	w0, w0, #0xff
  432b60:	b	4331ec <ferror@plt+0x3146c>
  432b64:	ldr	w0, [sp, #20]
  432b68:	cmp	w0, #0x2
  432b6c:	cset	w0, eq  // eq = none
  432b70:	and	w0, w0, #0xff
  432b74:	b	4331ec <ferror@plt+0x3146c>
  432b78:	ldr	w0, [sp, #20]
  432b7c:	cmp	w0, #0x102
  432b80:	b.eq	432b90 <ferror@plt+0x30e10>  // b.none
  432b84:	ldr	w0, [sp, #20]
  432b88:	cmp	w0, #0x1
  432b8c:	b.ne	432b98 <ferror@plt+0x30e18>  // b.any
  432b90:	mov	w0, #0x1                   	// #1
  432b94:	b	4331ec <ferror@plt+0x3146c>
  432b98:	mov	w0, #0x0                   	// #0
  432b9c:	b	4331ec <ferror@plt+0x3146c>
  432ba0:	ldr	w0, [sp, #20]
  432ba4:	cmp	w0, #0xb
  432ba8:	cset	w0, eq  // eq = none
  432bac:	and	w0, w0, #0xff
  432bb0:	b	4331ec <ferror@plt+0x3146c>
  432bb4:	ldr	w0, [sp, #20]
  432bb8:	cmp	w0, #0x3
  432bbc:	cset	w0, eq  // eq = none
  432bc0:	and	w0, w0, #0xff
  432bc4:	b	4331ec <ferror@plt+0x3146c>
  432bc8:	ldr	w0, [sp, #20]
  432bcc:	cmp	w0, #0x1
  432bd0:	cset	w0, eq  // eq = none
  432bd4:	and	w0, w0, #0xff
  432bd8:	b	4331ec <ferror@plt+0x3146c>
  432bdc:	ldr	w0, [sp, #20]
  432be0:	cmp	w0, #0x1
  432be4:	cset	w0, eq  // eq = none
  432be8:	and	w0, w0, #0xff
  432bec:	b	4331ec <ferror@plt+0x3146c>
  432bf0:	ldr	w0, [sp, #20]
  432bf4:	cmp	w0, #0x4
  432bf8:	cset	w0, eq  // eq = none
  432bfc:	and	w0, w0, #0xff
  432c00:	b	4331ec <ferror@plt+0x3146c>
  432c04:	ldr	w0, [sp, #20]
  432c08:	cmp	w0, #0x2
  432c0c:	cset	w0, eq  // eq = none
  432c10:	and	w0, w0, #0xff
  432c14:	b	4331ec <ferror@plt+0x3146c>
  432c18:	ldr	w0, [sp, #20]
  432c1c:	cmp	w0, #0x1
  432c20:	cset	w0, eq  // eq = none
  432c24:	and	w0, w0, #0xff
  432c28:	b	4331ec <ferror@plt+0x3146c>
  432c2c:	ldr	w0, [sp, #20]
  432c30:	cmp	w0, #0x12
  432c34:	cset	w0, eq  // eq = none
  432c38:	and	w0, w0, #0xff
  432c3c:	b	4331ec <ferror@plt+0x3146c>
  432c40:	ldr	w0, [sp, #20]
  432c44:	cmp	w0, #0x3
  432c48:	cset	w0, eq  // eq = none
  432c4c:	and	w0, w0, #0xff
  432c50:	b	4331ec <ferror@plt+0x3146c>
  432c54:	ldr	w0, [sp, #20]
  432c58:	cmp	w0, #0x3
  432c5c:	cset	w0, eq  // eq = none
  432c60:	and	w0, w0, #0xff
  432c64:	b	4331ec <ferror@plt+0x3146c>
  432c68:	ldr	w0, [sp, #20]
  432c6c:	cmp	w0, #0xf
  432c70:	cset	w0, eq  // eq = none
  432c74:	and	w0, w0, #0xff
  432c78:	b	4331ec <ferror@plt+0x3146c>
  432c7c:	ldr	w0, [sp, #20]
  432c80:	cmp	w0, #0x1
  432c84:	cset	w0, eq  // eq = none
  432c88:	and	w0, w0, #0xff
  432c8c:	b	4331ec <ferror@plt+0x3146c>
  432c90:	ldr	w0, [sp, #20]
  432c94:	cmp	w0, #0x1
  432c98:	cset	w0, eq  // eq = none
  432c9c:	and	w0, w0, #0xff
  432ca0:	b	4331ec <ferror@plt+0x3146c>
  432ca4:	ldr	w0, [sp, #20]
  432ca8:	cmp	w0, #0x6
  432cac:	cset	w0, eq  // eq = none
  432cb0:	and	w0, w0, #0xff
  432cb4:	b	4331ec <ferror@plt+0x3146c>
  432cb8:	ldr	w0, [sp, #20]
  432cbc:	cmp	w0, #0xc
  432cc0:	cset	w0, eq  // eq = none
  432cc4:	and	w0, w0, #0xff
  432cc8:	b	4331ec <ferror@plt+0x3146c>
  432ccc:	ldr	w0, [sp, #20]
  432cd0:	cmp	w0, #0x3
  432cd4:	cset	w0, eq  // eq = none
  432cd8:	and	w0, w0, #0xff
  432cdc:	b	4331ec <ferror@plt+0x3146c>
  432ce0:	ldr	w0, [sp, #20]
  432ce4:	cmp	w0, #0x3
  432ce8:	cset	w0, eq  // eq = none
  432cec:	and	w0, w0, #0xff
  432cf0:	b	4331ec <ferror@plt+0x3146c>
  432cf4:	ldr	w0, [sp, #20]
  432cf8:	cmp	w0, #0x1
  432cfc:	cset	w0, eq  // eq = none
  432d00:	and	w0, w0, #0xff
  432d04:	b	4331ec <ferror@plt+0x3146c>
  432d08:	ldr	w0, [sp, #20]
  432d0c:	cmp	w0, #0x1
  432d10:	cset	w0, eq  // eq = none
  432d14:	and	w0, w0, #0xff
  432d18:	b	4331ec <ferror@plt+0x3146c>
  432d1c:	ldr	w0, [sp, #20]
  432d20:	cmp	w0, #0x64
  432d24:	b.eq	432d4c <ferror@plt+0x30fcc>  // b.none
  432d28:	ldr	w0, [sp, #20]
  432d2c:	cmp	w0, #0x65
  432d30:	b.eq	432d4c <ferror@plt+0x30fcc>  // b.none
  432d34:	ldr	w0, [sp, #20]
  432d38:	cmp	w0, #0x24
  432d3c:	b.eq	432d4c <ferror@plt+0x30fcc>  // b.none
  432d40:	ldr	w0, [sp, #20]
  432d44:	cmp	w0, #0x25
  432d48:	b.ne	432d54 <ferror@plt+0x30fd4>  // b.any
  432d4c:	mov	w0, #0x1                   	// #1
  432d50:	b	4331ec <ferror@plt+0x3146c>
  432d54:	mov	w0, #0x0                   	// #0
  432d58:	b	4331ec <ferror@plt+0x3146c>
  432d5c:	ldr	w0, [sp, #20]
  432d60:	cmp	w0, #0x2
  432d64:	cset	w0, eq  // eq = none
  432d68:	and	w0, w0, #0xff
  432d6c:	b	4331ec <ferror@plt+0x3146c>
  432d70:	ldr	w0, [sp, #20]
  432d74:	cmp	w0, #0x2
  432d78:	cset	w0, eq  // eq = none
  432d7c:	and	w0, w0, #0xff
  432d80:	b	4331ec <ferror@plt+0x3146c>
  432d84:	ldr	w0, [sp, #20]
  432d88:	cmp	w0, #0x3
  432d8c:	cset	w0, eq  // eq = none
  432d90:	and	w0, w0, #0xff
  432d94:	b	4331ec <ferror@plt+0x3146c>
  432d98:	ldr	w0, [sp, #20]
  432d9c:	cmp	w0, #0x3
  432da0:	cset	w0, eq  // eq = none
  432da4:	and	w0, w0, #0xff
  432da8:	b	4331ec <ferror@plt+0x3146c>
  432dac:	ldr	w0, [sp, #20]
  432db0:	cmp	w0, #0x22
  432db4:	cset	w0, eq  // eq = none
  432db8:	and	w0, w0, #0xff
  432dbc:	b	4331ec <ferror@plt+0x3146c>
  432dc0:	ldr	w0, [sp, #20]
  432dc4:	cmp	w0, #0x6
  432dc8:	cset	w0, eq  // eq = none
  432dcc:	and	w0, w0, #0xff
  432dd0:	b	4331ec <ferror@plt+0x3146c>
  432dd4:	ldr	w0, [sp, #20]
  432dd8:	cmp	w0, #0x7
  432ddc:	b.eq	432dec <ferror@plt+0x3106c>  // b.none
  432de0:	ldr	w0, [sp, #20]
  432de4:	cmp	w0, #0x6
  432de8:	b.ne	432df4 <ferror@plt+0x31074>  // b.any
  432dec:	mov	w0, #0x1                   	// #1
  432df0:	b	4331ec <ferror@plt+0x3146c>
  432df4:	mov	w0, #0x0                   	// #0
  432df8:	b	4331ec <ferror@plt+0x3146c>
  432dfc:	ldr	w0, [sp, #20]
  432e00:	cmp	w0, #0x1
  432e04:	cset	w0, eq  // eq = none
  432e08:	and	w0, w0, #0xff
  432e0c:	b	4331ec <ferror@plt+0x3146c>
  432e10:	ldr	w0, [sp, #20]
  432e14:	cmp	w0, #0x4
  432e18:	cset	w0, eq  // eq = none
  432e1c:	and	w0, w0, #0xff
  432e20:	b	4331ec <ferror@plt+0x3146c>
  432e24:	ldr	w0, [sp, #20]
  432e28:	cmp	w0, #0x2
  432e2c:	cset	w0, eq  // eq = none
  432e30:	and	w0, w0, #0xff
  432e34:	b	4331ec <ferror@plt+0x3146c>
  432e38:	ldr	w0, [sp, #20]
  432e3c:	cmp	w0, #0x1
  432e40:	cset	w0, eq  // eq = none
  432e44:	and	w0, w0, #0xff
  432e48:	b	4331ec <ferror@plt+0x3146c>
  432e4c:	ldr	w0, [sp, #20]
  432e50:	cmp	w0, #0x2
  432e54:	cset	w0, eq  // eq = none
  432e58:	and	w0, w0, #0xff
  432e5c:	b	4331ec <ferror@plt+0x3146c>
  432e60:	ldr	w0, [sp, #20]
  432e64:	cmp	w0, #0x4
  432e68:	cset	w0, eq  // eq = none
  432e6c:	and	w0, w0, #0xff
  432e70:	b	4331ec <ferror@plt+0x3146c>
  432e74:	ldr	w0, [sp, #20]
  432e78:	cmp	w0, #0x1
  432e7c:	cset	w0, eq  // eq = none
  432e80:	and	w0, w0, #0xff
  432e84:	b	4331ec <ferror@plt+0x3146c>
  432e88:	ldr	w0, [sp, #20]
  432e8c:	cmp	w0, #0x1
  432e90:	cset	w0, eq  // eq = none
  432e94:	and	w0, w0, #0xff
  432e98:	b	4331ec <ferror@plt+0x3146c>
  432e9c:	ldr	w0, [sp, #20]
  432ea0:	cmp	w0, #0x1
  432ea4:	cset	w0, eq  // eq = none
  432ea8:	and	w0, w0, #0xff
  432eac:	b	4331ec <ferror@plt+0x3146c>
  432eb0:	ldr	w0, [sp, #20]
  432eb4:	cmp	w0, #0x1
  432eb8:	cset	w0, eq  // eq = none
  432ebc:	and	w0, w0, #0xff
  432ec0:	b	4331ec <ferror@plt+0x3146c>
  432ec4:	ldr	w0, [sp, #20]
  432ec8:	cmp	w0, #0x2
  432ecc:	cset	w0, eq  // eq = none
  432ed0:	and	w0, w0, #0xff
  432ed4:	b	4331ec <ferror@plt+0x3146c>
  432ed8:	ldr	w0, [sp, #20]
  432edc:	cmp	w0, #0x14
  432ee0:	cset	w0, eq  // eq = none
  432ee4:	and	w0, w0, #0xff
  432ee8:	b	4331ec <ferror@plt+0x3146c>
  432eec:	ldr	w0, [sp, #20]
  432ef0:	cmp	w0, #0xc
  432ef4:	cset	w0, eq  // eq = none
  432ef8:	and	w0, w0, #0xff
  432efc:	b	4331ec <ferror@plt+0x3146c>
  432f00:	ldr	w0, [sp, #20]
  432f04:	cmp	w0, #0x1
  432f08:	cset	w0, eq  // eq = none
  432f0c:	and	w0, w0, #0xff
  432f10:	b	4331ec <ferror@plt+0x3146c>
  432f14:	ldr	w0, [sp, #20]
  432f18:	cmp	w0, #0x1
  432f1c:	cset	w0, eq  // eq = none
  432f20:	and	w0, w0, #0xff
  432f24:	b	4331ec <ferror@plt+0x3146c>
  432f28:	ldr	w0, [sp, #20]
  432f2c:	cmp	w0, #0x1
  432f30:	b.eq	432f4c <ferror@plt+0x311cc>  // b.none
  432f34:	ldr	w0, [sp, #20]
  432f38:	cmp	w0, #0x2
  432f3c:	b.eq	432f4c <ferror@plt+0x311cc>  // b.none
  432f40:	ldr	w0, [sp, #20]
  432f44:	cmp	w0, #0x29
  432f48:	b.ne	432f54 <ferror@plt+0x311d4>  // b.any
  432f4c:	mov	w0, #0x1                   	// #1
  432f50:	b	4331ec <ferror@plt+0x3146c>
  432f54:	mov	w0, #0x0                   	// #0
  432f58:	b	4331ec <ferror@plt+0x3146c>
  432f5c:	ldr	w0, [sp, #20]
  432f60:	cmp	w0, #0x1
  432f64:	cset	w0, eq  // eq = none
  432f68:	and	w0, w0, #0xff
  432f6c:	b	4331ec <ferror@plt+0x3146c>
  432f70:	ldr	w0, [sp, #20]
  432f74:	cmp	w0, #0x1
  432f78:	cset	w0, eq  // eq = none
  432f7c:	and	w0, w0, #0xff
  432f80:	b	4331ec <ferror@plt+0x3146c>
  432f84:	ldr	w0, [sp, #20]
  432f88:	cmp	w0, #0x1
  432f8c:	cset	w0, eq  // eq = none
  432f90:	and	w0, w0, #0xff
  432f94:	b	4331ec <ferror@plt+0x3146c>
  432f98:	ldr	w0, [sp, #20]
  432f9c:	cmp	w0, #0xb
  432fa0:	cset	w0, eq  // eq = none
  432fa4:	and	w0, w0, #0xff
  432fa8:	b	4331ec <ferror@plt+0x3146c>
  432fac:	ldr	w0, [sp, #20]
  432fb0:	cmp	w0, #0x1
  432fb4:	cset	w0, eq  // eq = none
  432fb8:	and	w0, w0, #0xff
  432fbc:	b	4331ec <ferror@plt+0x3146c>
  432fc0:	ldr	w0, [sp, #20]
  432fc4:	cmp	w0, #0x1
  432fc8:	cset	w0, eq  // eq = none
  432fcc:	and	w0, w0, #0xff
  432fd0:	b	4331ec <ferror@plt+0x3146c>
  432fd4:	ldr	w0, [sp, #20]
  432fd8:	cmp	w0, #0x1
  432fdc:	cset	w0, eq  // eq = none
  432fe0:	and	w0, w0, #0xff
  432fe4:	b	4331ec <ferror@plt+0x3146c>
  432fe8:	ldr	w0, [sp, #20]
  432fec:	cmp	w0, #0x1
  432ff0:	cset	w0, eq  // eq = none
  432ff4:	and	w0, w0, #0xff
  432ff8:	b	4331ec <ferror@plt+0x3146c>
  432ffc:	ldr	w0, [sp, #20]
  433000:	cmp	w0, #0x4
  433004:	cset	w0, eq  // eq = none
  433008:	and	w0, w0, #0xff
  43300c:	b	4331ec <ferror@plt+0x3146c>
  433010:	ldr	w0, [sp, #20]
  433014:	cmp	w0, #0x8
  433018:	cset	w0, eq  // eq = none
  43301c:	and	w0, w0, #0xff
  433020:	b	4331ec <ferror@plt+0x3146c>
  433024:	ldr	w0, [sp, #20]
  433028:	cmp	w0, #0x1
  43302c:	cset	w0, eq  // eq = none
  433030:	and	w0, w0, #0xff
  433034:	b	4331ec <ferror@plt+0x3146c>
  433038:	ldr	w0, [sp, #20]
  43303c:	cmp	w0, #0x3
  433040:	b.eq	433050 <ferror@plt+0x312d0>  // b.none
  433044:	ldr	w0, [sp, #20]
  433048:	cmp	w0, #0x17
  43304c:	b.ne	433058 <ferror@plt+0x312d8>  // b.any
  433050:	mov	w0, #0x1                   	// #1
  433054:	b	4331ec <ferror@plt+0x3146c>
  433058:	mov	w0, #0x0                   	// #0
  43305c:	b	4331ec <ferror@plt+0x3146c>
  433060:	ldr	w0, [sp, #20]
  433064:	cmp	w0, #0x6
  433068:	cset	w0, eq  // eq = none
  43306c:	and	w0, w0, #0xff
  433070:	b	4331ec <ferror@plt+0x3146c>
  433074:	ldr	w0, [sp, #20]
  433078:	cmp	w0, #0x1
  43307c:	cset	w0, eq  // eq = none
  433080:	and	w0, w0, #0xff
  433084:	b	4331ec <ferror@plt+0x3146c>
  433088:	ldr	w0, [sp, #20]
  43308c:	cmp	w0, #0x2
  433090:	cset	w0, eq  // eq = none
  433094:	and	w0, w0, #0xff
  433098:	b	4331ec <ferror@plt+0x3146c>
  43309c:	ldr	w0, [sp, #20]
  4330a0:	cmp	w0, #0x1
  4330a4:	cset	w0, eq  // eq = none
  4330a8:	and	w0, w0, #0xff
  4330ac:	b	4331ec <ferror@plt+0x3146c>
  4330b0:	ldr	w0, [sp, #20]
  4330b4:	cmp	w0, #0x6
  4330b8:	cset	w0, eq  // eq = none
  4330bc:	and	w0, w0, #0xff
  4330c0:	b	4331ec <ferror@plt+0x3146c>
  4330c4:	ldr	w0, [sp, #20]
  4330c8:	cmp	w0, #0x33
  4330cc:	cset	w0, eq  // eq = none
  4330d0:	and	w0, w0, #0xff
  4330d4:	b	4331ec <ferror@plt+0x3146c>
  4330d8:	ldr	w0, [sp, #20]
  4330dc:	cmp	w0, #0x1
  4330e0:	cset	w0, eq  // eq = none
  4330e4:	and	w0, w0, #0xff
  4330e8:	b	4331ec <ferror@plt+0x3146c>
  4330ec:	ldr	w0, [sp, #20]
  4330f0:	cmp	w0, #0x3
  4330f4:	cset	w0, eq  // eq = none
  4330f8:	and	w0, w0, #0xff
  4330fc:	b	4331ec <ferror@plt+0x3146c>
  433100:	ldr	w0, [sp, #20]
  433104:	cmp	w0, #0x1
  433108:	cset	w0, eq  // eq = none
  43310c:	and	w0, w0, #0xff
  433110:	b	4331ec <ferror@plt+0x3146c>
  433114:	ldr	w0, [sp, #20]
  433118:	cmp	w0, #0xa
  43311c:	cset	w0, eq  // eq = none
  433120:	and	w0, w0, #0xff
  433124:	b	4331ec <ferror@plt+0x3146c>
  433128:	ldr	w0, [sp, #20]
  43312c:	cmp	w0, #0x3
  433130:	cset	w0, eq  // eq = none
  433134:	and	w0, w0, #0xff
  433138:	b	4331ec <ferror@plt+0x3146c>
  43313c:	ldr	w0, [sp, #20]
  433140:	cmp	w0, #0x4
  433144:	cset	w0, eq  // eq = none
  433148:	and	w0, w0, #0xff
  43314c:	b	4331ec <ferror@plt+0x3146c>
  433150:	ldr	w0, [sp, #20]
  433154:	cmp	w0, #0x1
  433158:	cset	w0, eq  // eq = none
  43315c:	and	w0, w0, #0xff
  433160:	b	4331ec <ferror@plt+0x3146c>
  433164:	ldr	w0, [sp, #20]
  433168:	cmp	w0, #0x1
  43316c:	cset	w0, eq  // eq = none
  433170:	and	w0, w0, #0xff
  433174:	b	4331ec <ferror@plt+0x3146c>
  433178:	ldr	w0, [sp, #20]
  43317c:	cmp	w0, #0x6
  433180:	cset	w0, eq  // eq = none
  433184:	and	w0, w0, #0xff
  433188:	b	4331ec <ferror@plt+0x3146c>
  43318c:	ldr	x0, [sp, #24]
  433190:	ldrh	w0, [x0, #82]
  433194:	mov	w1, w0
  433198:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  43319c:	add	x0, x0, #0x740
  4331a0:	ldr	w0, [x0]
  4331a4:	cmp	w1, w0
  4331a8:	b.eq	4331d0 <ferror@plt+0x31450>  // b.none
  4331ac:	adrp	x0, 498000 <warn@@Base+0x2902c>
  4331b0:	add	x0, x0, #0x978
  4331b4:	bl	401d40 <gettext@plt>
  4331b8:	mov	x2, x0
  4331bc:	ldr	x0, [sp, #24]
  4331c0:	ldrh	w0, [x0, #82]
  4331c4:	mov	w1, w0
  4331c8:	mov	x0, x2
  4331cc:	bl	46eed4 <error@@Base>
  4331d0:	ldr	x0, [sp, #24]
  4331d4:	ldrh	w0, [x0, #82]
  4331d8:	mov	w1, w0
  4331dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4331e0:	add	x0, x0, #0x740
  4331e4:	str	w1, [x0]
  4331e8:	mov	w0, #0x0                   	// #0
  4331ec:	ldp	x29, x30, [sp], #32
  4331f0:	ret
  4331f4:	sub	sp, sp, #0x10
  4331f8:	str	x0, [sp, #8]
  4331fc:	str	w1, [sp, #4]
  433200:	ldr	x0, [sp, #8]
  433204:	ldrh	w0, [x0, #82]
  433208:	mov	w1, #0xabc7                	// #43975
  43320c:	cmp	w0, w1
  433210:	b.eq	433500 <ferror@plt+0x31780>  // b.none
  433214:	mov	w1, #0xabc7                	// #43975
  433218:	cmp	w0, w1
  43321c:	b.gt	433514 <ferror@plt+0x31794>
  433220:	mov	w1, #0xa390                	// #41872
  433224:	cmp	w0, w1
  433228:	b.eq	43344c <ferror@plt+0x316cc>  // b.none
  43322c:	mov	w1, #0xa390                	// #41872
  433230:	cmp	w0, w1
  433234:	b.gt	433514 <ferror@plt+0x31794>
  433238:	mov	w1, #0x9026                	// #36902
  43323c:	cmp	w0, w1
  433240:	b.eq	433384 <ferror@plt+0x31604>  // b.none
  433244:	mov	w1, #0x9026                	// #36902
  433248:	cmp	w0, w1
  43324c:	b.gt	433514 <ferror@plt+0x31794>
  433250:	mov	w1, #0x1223                	// #4643
  433254:	cmp	w0, w1
  433258:	b.eq	433370 <ferror@plt+0x315f0>  // b.none
  43325c:	mov	w1, #0x1223                	// #4643
  433260:	cmp	w0, w1
  433264:	b.gt	433514 <ferror@plt+0x31794>
  433268:	mov	w1, #0x1057                	// #4183
  43326c:	cmp	w0, w1
  433270:	b.eq	4333c0 <ferror@plt+0x31640>  // b.none
  433274:	mov	w1, #0x1057                	// #4183
  433278:	cmp	w0, w1
  43327c:	b.gt	433514 <ferror@plt+0x31794>
  433280:	cmp	w0, #0xf3
  433284:	b.eq	433438 <ferror@plt+0x316b8>  // b.none
  433288:	cmp	w0, #0xf3
  43328c:	b.gt	433514 <ferror@plt+0x31794>
  433290:	cmp	w0, #0xdd
  433294:	b.eq	4334c4 <ferror@plt+0x31744>  // b.none
  433298:	cmp	w0, #0xdd
  43329c:	b.gt	433514 <ferror@plt+0x31794>
  4332a0:	cmp	w0, #0xc3
  4332a4:	b.eq	433398 <ferror@plt+0x31618>  // b.none
  4332a8:	cmp	w0, #0xc3
  4332ac:	b.gt	433514 <ferror@plt+0x31794>
  4332b0:	cmp	w0, #0xbf
  4332b4:	b.eq	43349c <ferror@plt+0x3171c>  // b.none
  4332b8:	cmp	w0, #0xbf
  4332bc:	b.gt	433514 <ferror@plt+0x31794>
  4332c0:	cmp	w0, #0xbd
  4332c4:	b.eq	4333d4 <ferror@plt+0x31654>  // b.none
  4332c8:	cmp	w0, #0xbd
  4332cc:	b.gt	433514 <ferror@plt+0x31794>
  4332d0:	cmp	w0, #0xbc
  4332d4:	b.eq	4334b0 <ferror@plt+0x31730>  // b.none
  4332d8:	cmp	w0, #0xbc
  4332dc:	b.gt	433514 <ferror@plt+0x31794>
  4332e0:	cmp	w0, #0xb7
  4332e4:	b.eq	43335c <ferror@plt+0x315dc>  // b.none
  4332e8:	cmp	w0, #0xb7
  4332ec:	b.gt	433514 <ferror@plt+0x31794>
  4332f0:	cmp	w0, #0x5e
  4332f4:	b.gt	433324 <ferror@plt+0x315a4>
  4332f8:	cmp	w0, #0x2
  4332fc:	b.lt	433514 <ferror@plt+0x31794>  // b.tstop
  433300:	sub	w0, w0, #0x2
  433304:	cmp	w0, #0x5c
  433308:	b.hi	433514 <ferror@plt+0x31794>  // b.pmore
  43330c:	adrp	x1, 498000 <warn@@Base+0x2902c>
  433310:	add	x1, x1, #0xdbc
  433314:	ldr	w0, [x1, w0, uxtw #2]
  433318:	adr	x1, 433324 <ferror@plt+0x315a4>
  43331c:	add	x0, x1, w0, sxtw #2
  433320:	br	x0
  433324:	sub	w0, w0, #0xb4
  433328:	cmp	w0, #0x1
  43332c:	b.hi	433514 <ferror@plt+0x31794>  // b.pmore
  433330:	b	4334d8 <ferror@plt+0x31758>
  433334:	ldr	w0, [sp, #4]
  433338:	cmp	w0, #0x2
  43333c:	cset	w0, eq  // eq = none
  433340:	and	w0, w0, #0xff
  433344:	b	433518 <ferror@plt+0x31798>
  433348:	ldr	w0, [sp, #4]
  43334c:	cmp	w0, #0x4
  433350:	cset	w0, eq  // eq = none
  433354:	and	w0, w0, #0xff
  433358:	b	433518 <ferror@plt+0x31798>
  43335c:	ldr	w0, [sp, #4]
  433360:	cmp	w0, #0x105
  433364:	cset	w0, eq  // eq = none
  433368:	and	w0, w0, #0xff
  43336c:	b	433518 <ferror@plt+0x31798>
  433370:	ldr	w0, [sp, #4]
  433374:	cmp	w0, #0x6
  433378:	cset	w0, eq  // eq = none
  43337c:	and	w0, w0, #0xff
  433380:	b	433518 <ferror@plt+0x31798>
  433384:	ldr	w0, [sp, #4]
  433388:	cmp	w0, #0xa
  43338c:	cset	w0, eq  // eq = none
  433390:	and	w0, w0, #0xff
  433394:	b	433518 <ferror@plt+0x31798>
  433398:	ldr	w0, [sp, #4]
  43339c:	cmp	w0, #0x31
  4333a0:	cset	w0, eq  // eq = none
  4333a4:	and	w0, w0, #0xff
  4333a8:	b	433518 <ferror@plt+0x31798>
  4333ac:	ldr	w0, [sp, #4]
  4333b0:	cmp	w0, #0x3
  4333b4:	cset	w0, eq  // eq = none
  4333b8:	and	w0, w0, #0xff
  4333bc:	b	433518 <ferror@plt+0x31798>
  4333c0:	ldr	w0, [sp, #4]
  4333c4:	cmp	w0, #0x24
  4333c8:	cset	w0, eq  // eq = none
  4333cc:	and	w0, w0, #0xff
  4333d0:	b	433518 <ferror@plt+0x31798>
  4333d4:	ldr	w0, [sp, #4]
  4333d8:	cmp	w0, #0x2
  4333dc:	cset	w0, eq  // eq = none
  4333e0:	and	w0, w0, #0xff
  4333e4:	b	433518 <ferror@plt+0x31798>
  4333e8:	ldr	w0, [sp, #4]
  4333ec:	cmp	w0, #0x9
  4333f0:	cset	w0, eq  // eq = none
  4333f4:	and	w0, w0, #0xff
  4333f8:	b	433518 <ferror@plt+0x31798>
  4333fc:	ldr	w0, [sp, #4]
  433400:	cmp	w0, #0x9
  433404:	cset	w0, eq  // eq = none
  433408:	and	w0, w0, #0xff
  43340c:	b	433518 <ferror@plt+0x31798>
  433410:	ldr	w0, [sp, #4]
  433414:	cmp	w0, #0x1a
  433418:	cset	w0, eq  // eq = none
  43341c:	and	w0, w0, #0xff
  433420:	b	433518 <ferror@plt+0x31798>
  433424:	ldr	w0, [sp, #4]
  433428:	cmp	w0, #0x1a
  43342c:	cset	w0, eq  // eq = none
  433430:	and	w0, w0, #0xff
  433434:	b	433518 <ferror@plt+0x31798>
  433438:	ldr	w0, [sp, #4]
  43343c:	cmp	w0, #0x39
  433440:	cset	w0, eq  // eq = none
  433444:	and	w0, w0, #0xff
  433448:	b	433518 <ferror@plt+0x31798>
  43344c:	ldr	w0, [sp, #4]
  433450:	cmp	w0, #0x5
  433454:	cset	w0, eq  // eq = none
  433458:	and	w0, w0, #0xff
  43345c:	b	433518 <ferror@plt+0x31798>
  433460:	ldr	w0, [sp, #4]
  433464:	cmp	w0, #0x2
  433468:	cset	w0, eq  // eq = none
  43346c:	and	w0, w0, #0xff
  433470:	b	433518 <ferror@plt+0x31798>
  433474:	ldr	w0, [sp, #4]
  433478:	cmp	w0, #0x6
  43347c:	cset	w0, eq  // eq = none
  433480:	and	w0, w0, #0xff
  433484:	b	433518 <ferror@plt+0x31798>
  433488:	ldr	w0, [sp, #4]
  43348c:	cmp	w0, #0xd
  433490:	cset	w0, eq  // eq = none
  433494:	and	w0, w0, #0xff
  433498:	b	433518 <ferror@plt+0x31798>
  43349c:	ldr	w0, [sp, #4]
  4334a0:	cmp	w0, #0x6
  4334a4:	cset	w0, eq  // eq = none
  4334a8:	and	w0, w0, #0xff
  4334ac:	b	433518 <ferror@plt+0x31798>
  4334b0:	ldr	w0, [sp, #4]
  4334b4:	cmp	w0, #0x4
  4334b8:	cset	w0, eq  // eq = none
  4334bc:	and	w0, w0, #0xff
  4334c0:	b	433518 <ferror@plt+0x31798>
  4334c4:	ldr	w0, [sp, #4]
  4334c8:	cmp	w0, #0x6
  4334cc:	cset	w0, eq  // eq = none
  4334d0:	and	w0, w0, #0xff
  4334d4:	b	433518 <ferror@plt+0x31798>
  4334d8:	ldr	w0, [sp, #4]
  4334dc:	cmp	w0, #0x2
  4334e0:	cset	w0, eq  // eq = none
  4334e4:	and	w0, w0, #0xff
  4334e8:	b	433518 <ferror@plt+0x31798>
  4334ec:	ldr	w0, [sp, #4]
  4334f0:	cmp	w0, #0x4
  4334f4:	cset	w0, eq  // eq = none
  4334f8:	and	w0, w0, #0xff
  4334fc:	b	433518 <ferror@plt+0x31798>
  433500:	ldr	w0, [sp, #4]
  433504:	cmp	w0, #0xe
  433508:	cset	w0, eq  // eq = none
  43350c:	and	w0, w0, #0xff
  433510:	b	433518 <ferror@plt+0x31798>
  433514:	mov	w0, #0x0                   	// #0
  433518:	add	sp, sp, #0x10
  43351c:	ret
  433520:	sub	sp, sp, #0x10
  433524:	str	x0, [sp, #8]
  433528:	str	w1, [sp, #4]
  43352c:	ldr	x0, [sp, #8]
  433530:	ldrh	w0, [x0, #82]
  433534:	mov	w1, #0xa390                	// #41872
  433538:	cmp	w0, w1
  43353c:	b.eq	4336f0 <ferror@plt+0x31970>  // b.none
  433540:	mov	w1, #0xa390                	// #41872
  433544:	cmp	w0, w1
  433548:	b.gt	43372c <ferror@plt+0x319ac>
  43354c:	mov	w1, #0x9026                	// #36902
  433550:	cmp	w0, w1
  433554:	b.eq	43363c <ferror@plt+0x318bc>  // b.none
  433558:	mov	w1, #0x9026                	// #36902
  43355c:	cmp	w0, w1
  433560:	b.gt	43372c <ferror@plt+0x319ac>
  433564:	cmp	w0, #0xf3
  433568:	b.eq	4336a0 <ferror@plt+0x31920>  // b.none
  43356c:	cmp	w0, #0xf3
  433570:	b.gt	43372c <ferror@plt+0x319ac>
  433574:	cmp	w0, #0xbf
  433578:	b.eq	433704 <ferror@plt+0x31984>  // b.none
  43357c:	cmp	w0, #0xbf
  433580:	b.gt	43372c <ferror@plt+0x319ac>
  433584:	cmp	w0, #0xb7
  433588:	b.eq	433628 <ferror@plt+0x318a8>  // b.none
  43358c:	cmp	w0, #0xb7
  433590:	b.gt	43372c <ferror@plt+0x319ac>
  433594:	cmp	w0, #0xb5
  433598:	b.gt	43372c <ferror@plt+0x319ac>
  43359c:	cmp	w0, #0xb4
  4335a0:	b.ge	4336dc <ferror@plt+0x3195c>  // b.tcont
  4335a4:	cmp	w0, #0x3e
  4335a8:	b.eq	4336dc <ferror@plt+0x3195c>  // b.none
  4335ac:	cmp	w0, #0x3e
  4335b0:	b.gt	43372c <ferror@plt+0x319ac>
  4335b4:	cmp	w0, #0x32
  4335b8:	b.eq	433650 <ferror@plt+0x318d0>  // b.none
  4335bc:	cmp	w0, #0x32
  4335c0:	b.gt	43372c <ferror@plt+0x319ac>
  4335c4:	cmp	w0, #0x2b
  4335c8:	b.eq	4336b4 <ferror@plt+0x31934>  // b.none
  4335cc:	cmp	w0, #0x2b
  4335d0:	b.gt	43372c <ferror@plt+0x319ac>
  4335d4:	cmp	w0, #0x16
  4335d8:	b.eq	4336f0 <ferror@plt+0x31970>  // b.none
  4335dc:	cmp	w0, #0x16
  4335e0:	b.gt	43372c <ferror@plt+0x319ac>
  4335e4:	cmp	w0, #0x15
  4335e8:	b.eq	43368c <ferror@plt+0x3190c>  // b.none
  4335ec:	cmp	w0, #0x15
  4335f0:	b.gt	43372c <ferror@plt+0x319ac>
  4335f4:	cmp	w0, #0x12
  4335f8:	b.eq	4336b4 <ferror@plt+0x31934>  // b.none
  4335fc:	cmp	w0, #0x12
  433600:	b.gt	43372c <ferror@plt+0x319ac>
  433604:	cmp	w0, #0xf
  433608:	b.eq	433678 <ferror@plt+0x318f8>  // b.none
  43360c:	cmp	w0, #0xf
  433610:	b.gt	43372c <ferror@plt+0x319ac>
  433614:	cmp	w0, #0x2
  433618:	b.eq	4336b4 <ferror@plt+0x31934>  // b.none
  43361c:	cmp	w0, #0x8
  433620:	b.eq	433718 <ferror@plt+0x31998>  // b.none
  433624:	b	43372c <ferror@plt+0x319ac>
  433628:	ldr	w0, [sp, #4]
  43362c:	cmp	w0, #0x101
  433630:	cset	w0, eq  // eq = none
  433634:	and	w0, w0, #0xff
  433638:	b	433730 <ferror@plt+0x319b0>
  43363c:	ldr	w0, [sp, #4]
  433640:	cmp	w0, #0x2
  433644:	cset	w0, eq  // eq = none
  433648:	and	w0, w0, #0xff
  43364c:	b	433730 <ferror@plt+0x319b0>
  433650:	ldr	w0, [sp, #4]
  433654:	cmp	w0, #0x26
  433658:	b.eq	433668 <ferror@plt+0x318e8>  // b.none
  43365c:	ldr	w0, [sp, #4]
  433660:	cmp	w0, #0x27
  433664:	b.ne	433670 <ferror@plt+0x318f0>  // b.any
  433668:	mov	w0, #0x1                   	// #1
  43366c:	b	433730 <ferror@plt+0x319b0>
  433670:	mov	w0, #0x0                   	// #0
  433674:	b	433730 <ferror@plt+0x319b0>
  433678:	ldr	w0, [sp, #4]
  43367c:	cmp	w0, #0x50
  433680:	cset	w0, eq  // eq = none
  433684:	and	w0, w0, #0xff
  433688:	b	433730 <ferror@plt+0x319b0>
  43368c:	ldr	w0, [sp, #4]
  433690:	cmp	w0, #0x26
  433694:	cset	w0, eq  // eq = none
  433698:	and	w0, w0, #0xff
  43369c:	b	433730 <ferror@plt+0x319b0>
  4336a0:	ldr	w0, [sp, #4]
  4336a4:	cmp	w0, #0x2
  4336a8:	cset	w0, eq  // eq = none
  4336ac:	and	w0, w0, #0xff
  4336b0:	b	433730 <ferror@plt+0x319b0>
  4336b4:	ldr	w0, [sp, #4]
  4336b8:	cmp	w0, #0x20
  4336bc:	b.eq	4336cc <ferror@plt+0x3194c>  // b.none
  4336c0:	ldr	w0, [sp, #4]
  4336c4:	cmp	w0, #0x36
  4336c8:	b.ne	4336d4 <ferror@plt+0x31954>  // b.any
  4336cc:	mov	w0, #0x1                   	// #1
  4336d0:	b	433730 <ferror@plt+0x319b0>
  4336d4:	mov	w0, #0x0                   	// #0
  4336d8:	b	433730 <ferror@plt+0x319b0>
  4336dc:	ldr	w0, [sp, #4]
  4336e0:	cmp	w0, #0x1
  4336e4:	cset	w0, eq  // eq = none
  4336e8:	and	w0, w0, #0xff
  4336ec:	b	433730 <ferror@plt+0x319b0>
  4336f0:	ldr	w0, [sp, #4]
  4336f4:	cmp	w0, #0x16
  4336f8:	cset	w0, eq  // eq = none
  4336fc:	and	w0, w0, #0xff
  433700:	b	433730 <ferror@plt+0x319b0>
  433704:	ldr	w0, [sp, #4]
  433708:	cmp	w0, #0x1
  43370c:	cset	w0, eq  // eq = none
  433710:	and	w0, w0, #0xff
  433714:	b	433730 <ferror@plt+0x319b0>
  433718:	ldr	w0, [sp, #4]
  43371c:	cmp	w0, #0x12
  433720:	cset	w0, eq  // eq = none
  433724:	and	w0, w0, #0xff
  433728:	b	433730 <ferror@plt+0x319b0>
  43372c:	mov	w0, #0x0                   	// #0
  433730:	add	sp, sp, #0x10
  433734:	ret
  433738:	sub	sp, sp, #0x10
  43373c:	str	x0, [sp, #8]
  433740:	str	w1, [sp, #4]
  433744:	ldr	x0, [sp, #8]
  433748:	ldrh	w0, [x0, #82]
  43374c:	mov	w1, #0xa390                	// #41872
  433750:	cmp	w0, w1
  433754:	b.eq	4338c0 <ferror@plt+0x31b40>  // b.none
  433758:	mov	w1, #0xa390                	// #41872
  43375c:	cmp	w0, w1
  433760:	b.gt	4338e8 <ferror@plt+0x31b68>
  433764:	mov	w1, #0x9026                	// #36902
  433768:	cmp	w0, w1
  43376c:	b.eq	433834 <ferror@plt+0x31ab4>  // b.none
  433770:	mov	w1, #0x9026                	// #36902
  433774:	cmp	w0, w1
  433778:	b.gt	4338e8 <ferror@plt+0x31b68>
  43377c:	cmp	w0, #0xbf
  433780:	b.eq	4338d4 <ferror@plt+0x31b54>  // b.none
  433784:	cmp	w0, #0xbf
  433788:	b.gt	4338e8 <ferror@plt+0x31b68>
  43378c:	cmp	w0, #0xb7
  433790:	b.eq	433820 <ferror@plt+0x31aa0>  // b.none
  433794:	cmp	w0, #0xb7
  433798:	b.gt	4338e8 <ferror@plt+0x31b68>
  43379c:	cmp	w0, #0xb5
  4337a0:	b.gt	4338e8 <ferror@plt+0x31b68>
  4337a4:	cmp	w0, #0xb4
  4337a8:	b.ge	4338ac <ferror@plt+0x31b2c>  // b.tcont
  4337ac:	cmp	w0, #0x3e
  4337b0:	b.eq	4338ac <ferror@plt+0x31b2c>  // b.none
  4337b4:	cmp	w0, #0x3e
  4337b8:	b.gt	4338e8 <ferror@plt+0x31b68>
  4337bc:	cmp	w0, #0x32
  4337c0:	b.eq	433848 <ferror@plt+0x31ac8>  // b.none
  4337c4:	cmp	w0, #0x32
  4337c8:	b.gt	4338e8 <ferror@plt+0x31b68>
  4337cc:	cmp	w0, #0x2b
  4337d0:	b.eq	433898 <ferror@plt+0x31b18>  // b.none
  4337d4:	cmp	w0, #0x2b
  4337d8:	b.gt	4338e8 <ferror@plt+0x31b68>
  4337dc:	cmp	w0, #0x16
  4337e0:	b.eq	4338c0 <ferror@plt+0x31b40>  // b.none
  4337e4:	cmp	w0, #0x16
  4337e8:	b.gt	4338e8 <ferror@plt+0x31b68>
  4337ec:	cmp	w0, #0x15
  4337f0:	b.eq	433884 <ferror@plt+0x31b04>  // b.none
  4337f4:	cmp	w0, #0x15
  4337f8:	b.gt	4338e8 <ferror@plt+0x31b68>
  4337fc:	cmp	w0, #0x12
  433800:	b.eq	433898 <ferror@plt+0x31b18>  // b.none
  433804:	cmp	w0, #0x12
  433808:	b.gt	4338e8 <ferror@plt+0x31b68>
  43380c:	cmp	w0, #0x2
  433810:	b.eq	433898 <ferror@plt+0x31b18>  // b.none
  433814:	cmp	w0, #0xf
  433818:	b.eq	433870 <ferror@plt+0x31af0>  // b.none
  43381c:	b	4338e8 <ferror@plt+0x31b68>
  433820:	ldr	w0, [sp, #4]
  433824:	cmp	w0, #0x104
  433828:	cset	w0, eq  // eq = none
  43382c:	and	w0, w0, #0xff
  433830:	b	4338ec <ferror@plt+0x31b6c>
  433834:	ldr	w0, [sp, #4]
  433838:	cmp	w0, #0xb
  43383c:	cset	w0, eq  // eq = none
  433840:	and	w0, w0, #0xff
  433844:	b	4338ec <ferror@plt+0x31b6c>
  433848:	ldr	w0, [sp, #4]
  43384c:	cmp	w0, #0x4e
  433850:	b.eq	433860 <ferror@plt+0x31ae0>  // b.none
  433854:	ldr	w0, [sp, #4]
  433858:	cmp	w0, #0x4f
  43385c:	b.ne	433868 <ferror@plt+0x31ae8>  // b.any
  433860:	mov	w0, #0x1                   	// #1
  433864:	b	4338ec <ferror@plt+0x31b6c>
  433868:	mov	w0, #0x0                   	// #0
  43386c:	b	4338ec <ferror@plt+0x31b6c>
  433870:	ldr	w0, [sp, #4]
  433874:	cmp	w0, #0x48
  433878:	cset	w0, eq  // eq = none
  43387c:	and	w0, w0, #0xff
  433880:	b	4338ec <ferror@plt+0x31b6c>
  433884:	ldr	w0, [sp, #4]
  433888:	cmp	w0, #0x2c
  43388c:	cset	w0, eq  // eq = none
  433890:	and	w0, w0, #0xff
  433894:	b	4338ec <ferror@plt+0x31b6c>
  433898:	ldr	w0, [sp, #4]
  43389c:	cmp	w0, #0x2e
  4338a0:	cset	w0, eq  // eq = none
  4338a4:	and	w0, w0, #0xff
  4338a8:	b	4338ec <ferror@plt+0x31b6c>
  4338ac:	ldr	w0, [sp, #4]
  4338b0:	cmp	w0, #0x18
  4338b4:	cset	w0, eq  // eq = none
  4338b8:	and	w0, w0, #0xff
  4338bc:	b	4338ec <ferror@plt+0x31b6c>
  4338c0:	ldr	w0, [sp, #4]
  4338c4:	cmp	w0, #0x17
  4338c8:	cset	w0, eq  // eq = none
  4338cc:	and	w0, w0, #0xff
  4338d0:	b	4338ec <ferror@plt+0x31b6c>
  4338d4:	ldr	w0, [sp, #4]
  4338d8:	cmp	w0, #0x5
  4338dc:	cset	w0, eq  // eq = none
  4338e0:	and	w0, w0, #0xff
  4338e4:	b	4338ec <ferror@plt+0x31b6c>
  4338e8:	mov	w0, #0x0                   	// #0
  4338ec:	add	sp, sp, #0x10
  4338f0:	ret
  4338f4:	sub	sp, sp, #0x10
  4338f8:	str	x0, [sp, #8]
  4338fc:	str	w1, [sp, #4]
  433900:	ldr	x0, [sp, #8]
  433904:	ldrh	w0, [x0, #82]
  433908:	mov	w1, #0xdead                	// #57005
  43390c:	cmp	w0, w1
  433910:	b.eq	433944 <ferror@plt+0x31bc4>  // b.none
  433914:	mov	w1, #0xdead                	// #57005
  433918:	cmp	w0, w1
  43391c:	b.gt	433980 <ferror@plt+0x31c00>
  433920:	cmp	w0, #0xde
  433924:	b.eq	433958 <ferror@plt+0x31bd8>  // b.none
  433928:	cmp	w0, #0xde
  43392c:	b.gt	433980 <ferror@plt+0x31c00>
  433930:	cmp	w0, #0x5a
  433934:	b.eq	433944 <ferror@plt+0x31bc4>  // b.none
  433938:	cmp	w0, #0xdc
  43393c:	b.eq	43396c <ferror@plt+0x31bec>  // b.none
  433940:	b	433980 <ferror@plt+0x31c00>
  433944:	ldr	w0, [sp, #4]
  433948:	cmp	w0, #0x4
  43394c:	cset	w0, eq  // eq = none
  433950:	and	w0, w0, #0xff
  433954:	b	433984 <ferror@plt+0x31c04>
  433958:	ldr	w0, [sp, #4]
  43395c:	cmp	w0, #0x5
  433960:	cset	w0, eq  // eq = none
  433964:	and	w0, w0, #0xff
  433968:	b	433984 <ferror@plt+0x31c04>
  43396c:	ldr	w0, [sp, #4]
  433970:	cmp	w0, #0x5
  433974:	cset	w0, eq  // eq = none
  433978:	and	w0, w0, #0xff
  43397c:	b	433984 <ferror@plt+0x31c04>
  433980:	mov	w0, #0x0                   	// #0
  433984:	add	sp, sp, #0x10
  433988:	ret
  43398c:	stp	x29, x30, [sp, #-32]!
  433990:	mov	x29, sp
  433994:	str	x0, [sp, #24]
  433998:	str	w1, [sp, #20]
  43399c:	ldr	x0, [sp, #24]
  4339a0:	ldrh	w0, [x0, #82]
  4339a4:	mov	w1, #0xfebb                	// #65211
  4339a8:	cmp	w0, w1
  4339ac:	b.eq	433c2c <ferror@plt+0x31eac>  // b.none
  4339b0:	mov	w1, #0xfebb                	// #65211
  4339b4:	cmp	w0, w1
  4339b8:	b.gt	433ce0 <ferror@plt+0x31f60>
  4339bc:	mov	w1, #0xfeb0                	// #65200
  4339c0:	cmp	w0, w1
  4339c4:	b.eq	433b90 <ferror@plt+0x31e10>  // b.none
  4339c8:	mov	w1, #0xfeb0                	// #65200
  4339cc:	cmp	w0, w1
  4339d0:	b.gt	433ce0 <ferror@plt+0x31f60>
  4339d4:	mov	w1, #0xdead                	// #57005
  4339d8:	cmp	w0, w1
  4339dc:	b.eq	433ba4 <ferror@plt+0x31e24>  // b.none
  4339e0:	mov	w1, #0xdead                	// #57005
  4339e4:	cmp	w0, w1
  4339e8:	b.gt	433ce0 <ferror@plt+0x31f60>
  4339ec:	mov	w1, #0xbeef                	// #48879
  4339f0:	cmp	w0, w1
  4339f4:	b.eq	433bb8 <ferror@plt+0x31e38>  // b.none
  4339f8:	mov	w1, #0xbeef                	// #48879
  4339fc:	cmp	w0, w1
  433a00:	b.gt	433ce0 <ferror@plt+0x31f60>
  433a04:	mov	w1, #0x8217                	// #33303
  433a08:	cmp	w0, w1
  433a0c:	b.eq	433b7c <ferror@plt+0x31dfc>  // b.none
  433a10:	mov	w1, #0x8217                	// #33303
  433a14:	cmp	w0, w1
  433a18:	b.gt	433ce0 <ferror@plt+0x31f60>
  433a1c:	mov	w1, #0x7650                	// #30288
  433a20:	cmp	w0, w1
  433a24:	b.eq	433b40 <ferror@plt+0x31dc0>  // b.none
  433a28:	mov	w1, #0x7650                	// #30288
  433a2c:	cmp	w0, w1
  433a30:	b.gt	433ce0 <ferror@plt+0x31f60>
  433a34:	mov	w1, #0x4688                	// #18056
  433a38:	cmp	w0, w1
  433a3c:	b.eq	433ca4 <ferror@plt+0x31f24>  // b.none
  433a40:	mov	w1, #0x4688                	// #18056
  433a44:	cmp	w0, w1
  433a48:	b.gt	433ce0 <ferror@plt+0x31f60>
  433a4c:	mov	w1, #0x1223                	// #4643
  433a50:	cmp	w0, w1
  433a54:	b.eq	433b18 <ferror@plt+0x31d98>  // b.none
  433a58:	mov	w1, #0x1223                	// #4643
  433a5c:	cmp	w0, w1
  433a60:	b.gt	433ce0 <ferror@plt+0x31f60>
  433a64:	mov	w1, #0x1059                	// #4185
  433a68:	cmp	w0, w1
  433a6c:	b.eq	433bf0 <ferror@plt+0x31e70>  // b.none
  433a70:	mov	w1, #0x1059                	// #4185
  433a74:	cmp	w0, w1
  433a78:	b.gt	433ce0 <ferror@plt+0x31f60>
  433a7c:	mov	w1, #0x1057                	// #4183
  433a80:	cmp	w0, w1
  433a84:	b.eq	433b2c <ferror@plt+0x31dac>  // b.none
  433a88:	mov	w1, #0x1057                	// #4183
  433a8c:	cmp	w0, w1
  433a90:	b.gt	433ce0 <ferror@plt+0x31f60>
  433a94:	cmp	w0, #0xf3
  433a98:	b.eq	433c54 <ferror@plt+0x31ed4>  // b.none
  433a9c:	cmp	w0, #0xf3
  433aa0:	b.gt	433ce0 <ferror@plt+0x31f60>
  433aa4:	cmp	w0, #0xde
  433aa8:	b.eq	433b54 <ferror@plt+0x31dd4>  // b.none
  433aac:	cmp	w0, #0xde
  433ab0:	b.gt	433ce0 <ferror@plt+0x31f60>
  433ab4:	cmp	w0, #0xdd
  433ab8:	b.eq	433c90 <ferror@plt+0x31f10>  // b.none
  433abc:	cmp	w0, #0xdd
  433ac0:	b.gt	433ce0 <ferror@plt+0x31f60>
  433ac4:	cmp	w0, #0xc3
  433ac8:	b.gt	433af8 <ferror@plt+0x31d78>
  433acc:	cmp	w0, #0x2d
  433ad0:	b.lt	433ce0 <ferror@plt+0x31f60>  // b.tstop
  433ad4:	sub	w0, w0, #0x2d
  433ad8:	cmp	w0, #0x96
  433adc:	b.hi	433ce0 <ferror@plt+0x31f60>  // b.pmore
  433ae0:	adrp	x1, 498000 <warn@@Base+0x2902c>
  433ae4:	add	x1, x1, #0xf30
  433ae8:	ldr	w0, [x1, w0, uxtw #2]
  433aec:	adr	x1, 433af8 <ferror@plt+0x31d78>
  433af0:	add	x0, x1, w0, sxtw #2
  433af4:	br	x0
  433af8:	cmp	w0, #0xdc
  433afc:	b.eq	433ccc <ferror@plt+0x31f4c>  // b.none
  433b00:	b	433ce0 <ferror@plt+0x31f60>
  433b04:	ldr	w0, [sp, #20]
  433b08:	cmp	w0, #0x2
  433b0c:	cset	w0, eq  // eq = none
  433b10:	and	w0, w0, #0xff
  433b14:	b	433ce4 <ferror@plt+0x31f64>
  433b18:	ldr	w0, [sp, #20]
  433b1c:	cmp	w0, #0x5
  433b20:	cset	w0, eq  // eq = none
  433b24:	and	w0, w0, #0xff
  433b28:	b	433ce4 <ferror@plt+0x31f64>
  433b2c:	ldr	w0, [sp, #20]
  433b30:	cmp	w0, #0x4
  433b34:	cset	w0, eq  // eq = none
  433b38:	and	w0, w0, #0xff
  433b3c:	b	433ce4 <ferror@plt+0x31f64>
  433b40:	ldr	w0, [sp, #20]
  433b44:	cmp	w0, #0x3
  433b48:	cset	w0, eq  // eq = none
  433b4c:	and	w0, w0, #0xff
  433b50:	b	433ce4 <ferror@plt+0x31f64>
  433b54:	ldr	w0, [sp, #20]
  433b58:	cmp	w0, #0x2
  433b5c:	cset	w0, eq  // eq = none
  433b60:	and	w0, w0, #0xff
  433b64:	b	433ce4 <ferror@plt+0x31f64>
  433b68:	ldr	w0, [sp, #20]
  433b6c:	cmp	w0, #0x11
  433b70:	cset	w0, eq  // eq = none
  433b74:	and	w0, w0, #0xff
  433b78:	b	433ce4 <ferror@plt+0x31f64>
  433b7c:	ldr	w0, [sp, #20]
  433b80:	cmp	w0, #0x1
  433b84:	cset	w0, eq  // eq = none
  433b88:	and	w0, w0, #0xff
  433b8c:	b	433ce4 <ferror@plt+0x31f64>
  433b90:	ldr	w0, [sp, #20]
  433b94:	cmp	w0, #0x1
  433b98:	cset	w0, eq  // eq = none
  433b9c:	and	w0, w0, #0xff
  433ba0:	b	433ce4 <ferror@plt+0x31f64>
  433ba4:	ldr	w0, [sp, #20]
  433ba8:	cmp	w0, #0x2
  433bac:	cset	w0, eq  // eq = none
  433bb0:	and	w0, w0, #0xff
  433bb4:	b	433ce4 <ferror@plt+0x31f64>
  433bb8:	ldr	w0, [sp, #20]
  433bbc:	cmp	w0, #0x2
  433bc0:	cset	w0, eq  // eq = none
  433bc4:	and	w0, w0, #0xff
  433bc8:	b	433ce4 <ferror@plt+0x31f64>
  433bcc:	ldr	x0, [sp, #24]
  433bd0:	bl	41020c <ferror@plt+0xe48c>
  433bd4:	cmp	w0, #0x0
  433bd8:	b.eq	433bf0 <ferror@plt+0x31e70>  // b.none
  433bdc:	ldr	w0, [sp, #20]
  433be0:	cmp	w0, #0x2
  433be4:	cset	w0, eq  // eq = none
  433be8:	and	w0, w0, #0xff
  433bec:	b	433ce4 <ferror@plt+0x31f64>
  433bf0:	ldr	w0, [sp, #20]
  433bf4:	cmp	w0, #0x5
  433bf8:	cset	w0, eq  // eq = none
  433bfc:	and	w0, w0, #0xff
  433c00:	b	433ce4 <ferror@plt+0x31f64>
  433c04:	ldr	w0, [sp, #20]
  433c08:	cmp	w0, #0x13
  433c0c:	cset	w0, eq  // eq = none
  433c10:	and	w0, w0, #0xff
  433c14:	b	433ce4 <ferror@plt+0x31f64>
  433c18:	ldr	w0, [sp, #20]
  433c1c:	cmp	w0, #0xd
  433c20:	cset	w0, eq  // eq = none
  433c24:	and	w0, w0, #0xff
  433c28:	b	433ce4 <ferror@plt+0x31f64>
  433c2c:	ldr	w0, [sp, #20]
  433c30:	cmp	w0, #0x9
  433c34:	cset	w0, eq  // eq = none
  433c38:	and	w0, w0, #0xff
  433c3c:	b	433ce4 <ferror@plt+0x31f64>
  433c40:	ldr	w0, [sp, #20]
  433c44:	cmp	w0, #0x2
  433c48:	cset	w0, eq  // eq = none
  433c4c:	and	w0, w0, #0xff
  433c50:	b	433ce4 <ferror@plt+0x31f64>
  433c54:	ldr	w0, [sp, #20]
  433c58:	cmp	w0, #0x37
  433c5c:	cset	w0, eq  // eq = none
  433c60:	and	w0, w0, #0xff
  433c64:	b	433ce4 <ferror@plt+0x31f64>
  433c68:	ldr	w0, [sp, #20]
  433c6c:	cmp	w0, #0x8
  433c70:	cset	w0, eq  // eq = none
  433c74:	and	w0, w0, #0xff
  433c78:	b	433ce4 <ferror@plt+0x31f64>
  433c7c:	ldr	w0, [sp, #20]
  433c80:	cmp	w0, #0x2
  433c84:	cset	w0, eq  // eq = none
  433c88:	and	w0, w0, #0xff
  433c8c:	b	433ce4 <ferror@plt+0x31f64>
  433c90:	ldr	w0, [sp, #20]
  433c94:	cmp	w0, #0x2
  433c98:	cset	w0, eq  // eq = none
  433c9c:	and	w0, w0, #0xff
  433ca0:	b	433ce4 <ferror@plt+0x31f64>
  433ca4:	ldr	w0, [sp, #20]
  433ca8:	cmp	w0, #0x2
  433cac:	cset	w0, eq  // eq = none
  433cb0:	and	w0, w0, #0xff
  433cb4:	b	433ce4 <ferror@plt+0x31f64>
  433cb8:	ldr	w0, [sp, #20]
  433cbc:	cmp	w0, #0x3
  433cc0:	cset	w0, eq  // eq = none
  433cc4:	and	w0, w0, #0xff
  433cc8:	b	433ce4 <ferror@plt+0x31f64>
  433ccc:	ldr	w0, [sp, #20]
  433cd0:	cmp	w0, #0x4
  433cd4:	cset	w0, eq  // eq = none
  433cd8:	and	w0, w0, #0xff
  433cdc:	b	433ce4 <ferror@plt+0x31f64>
  433ce0:	mov	w0, #0x0                   	// #0
  433ce4:	ldp	x29, x30, [sp], #32
  433ce8:	ret
  433cec:	sub	sp, sp, #0x10
  433cf0:	str	x0, [sp, #8]
  433cf4:	str	w1, [sp, #4]
  433cf8:	ldr	x0, [sp, #8]
  433cfc:	ldrh	w0, [x0, #82]
  433d00:	cmp	w0, #0xdc
  433d04:	b.eq	433d24 <ferror@plt+0x31fa4>  // b.none
  433d08:	cmp	w0, #0xf3
  433d0c:	b.ne	433d38 <ferror@plt+0x31fb8>  // b.any
  433d10:	ldr	w0, [sp, #4]
  433d14:	cmp	w0, #0x36
  433d18:	cset	w0, eq  // eq = none
  433d1c:	and	w0, w0, #0xff
  433d20:	b	433d3c <ferror@plt+0x31fbc>
  433d24:	ldr	w0, [sp, #4]
  433d28:	cmp	w0, #0x1
  433d2c:	cset	w0, eq  // eq = none
  433d30:	and	w0, w0, #0xff
  433d34:	b	433d3c <ferror@plt+0x31fbc>
  433d38:	mov	w0, #0x0                   	// #0
  433d3c:	add	sp, sp, #0x10
  433d40:	ret
  433d44:	sub	sp, sp, #0x10
  433d48:	str	x0, [sp, #8]
  433d4c:	str	w1, [sp, #4]
  433d50:	ldr	x0, [sp, #8]
  433d54:	ldrh	w0, [x0, #82]
  433d58:	cmp	w0, #0xf3
  433d5c:	b.ne	433d74 <ferror@plt+0x31ff4>  // b.any
  433d60:	ldr	w0, [sp, #4]
  433d64:	cmp	w0, #0x35
  433d68:	cset	w0, eq  // eq = none
  433d6c:	and	w0, w0, #0xff
  433d70:	b	433d78 <ferror@plt+0x31ff8>
  433d74:	mov	w0, #0x0                   	// #0
  433d78:	add	sp, sp, #0x10
  433d7c:	ret
  433d80:	sub	sp, sp, #0x10
  433d84:	str	x0, [sp, #8]
  433d88:	str	w1, [sp, #4]
  433d8c:	ldr	x0, [sp, #8]
  433d90:	ldrh	w0, [x0, #82]
  433d94:	cmp	w0, #0xf3
  433d98:	b.ne	433db0 <ferror@plt+0x32030>  // b.any
  433d9c:	ldr	w0, [sp, #4]
  433da0:	cmp	w0, #0x23
  433da4:	cset	w0, eq  // eq = none
  433da8:	and	w0, w0, #0xff
  433dac:	b	433db4 <ferror@plt+0x32034>
  433db0:	mov	w0, #0x0                   	// #0
  433db4:	add	sp, sp, #0x10
  433db8:	ret
  433dbc:	sub	sp, sp, #0x10
  433dc0:	str	x0, [sp, #8]
  433dc4:	str	w1, [sp, #4]
  433dc8:	ldr	x0, [sp, #8]
  433dcc:	ldrh	w0, [x0, #82]
  433dd0:	cmp	w0, #0xf3
  433dd4:	b.ne	433dec <ferror@plt+0x3206c>  // b.any
  433dd8:	ldr	w0, [sp, #4]
  433ddc:	cmp	w0, #0x27
  433de0:	cset	w0, eq  // eq = none
  433de4:	and	w0, w0, #0xff
  433de8:	b	433df0 <ferror@plt+0x32070>
  433dec:	mov	w0, #0x0                   	// #0
  433df0:	add	sp, sp, #0x10
  433df4:	ret
  433df8:	sub	sp, sp, #0x10
  433dfc:	str	x0, [sp, #8]
  433e00:	str	w1, [sp, #4]
  433e04:	ldr	x0, [sp, #8]
  433e08:	ldrh	w0, [x0, #82]
  433e0c:	cmp	w0, #0xf3
  433e10:	b.ne	433e28 <ferror@plt+0x320a8>  // b.any
  433e14:	ldr	w0, [sp, #4]
  433e18:	cmp	w0, #0x24
  433e1c:	cset	w0, eq  // eq = none
  433e20:	and	w0, w0, #0xff
  433e24:	b	433e2c <ferror@plt+0x320ac>
  433e28:	mov	w0, #0x0                   	// #0
  433e2c:	add	sp, sp, #0x10
  433e30:	ret
  433e34:	sub	sp, sp, #0x10
  433e38:	str	x0, [sp, #8]
  433e3c:	str	w1, [sp, #4]
  433e40:	ldr	x0, [sp, #8]
  433e44:	ldrh	w0, [x0, #82]
  433e48:	cmp	w0, #0xf3
  433e4c:	b.ne	433e64 <ferror@plt+0x320e4>  // b.any
  433e50:	ldr	w0, [sp, #4]
  433e54:	cmp	w0, #0x28
  433e58:	cset	w0, eq  // eq = none
  433e5c:	and	w0, w0, #0xff
  433e60:	b	433e68 <ferror@plt+0x320e8>
  433e64:	mov	w0, #0x0                   	// #0
  433e68:	add	sp, sp, #0x10
  433e6c:	ret
  433e70:	sub	sp, sp, #0x10
  433e74:	str	x0, [sp, #8]
  433e78:	str	w1, [sp, #4]
  433e7c:	ldr	x0, [sp, #8]
  433e80:	ldrh	w0, [x0, #82]
  433e84:	cmp	w0, #0xf3
  433e88:	b.ne	433ea0 <ferror@plt+0x32120>  // b.any
  433e8c:	ldr	w0, [sp, #4]
  433e90:	cmp	w0, #0x22
  433e94:	cset	w0, eq  // eq = none
  433e98:	and	w0, w0, #0xff
  433e9c:	b	433ea4 <ferror@plt+0x32124>
  433ea0:	mov	w0, #0x0                   	// #0
  433ea4:	add	sp, sp, #0x10
  433ea8:	ret
  433eac:	sub	sp, sp, #0x10
  433eb0:	str	x0, [sp, #8]
  433eb4:	str	w1, [sp, #4]
  433eb8:	ldr	x0, [sp, #8]
  433ebc:	ldrh	w0, [x0, #82]
  433ec0:	cmp	w0, #0xf3
  433ec4:	b.ne	433edc <ferror@plt+0x3215c>  // b.any
  433ec8:	ldr	w0, [sp, #4]
  433ecc:	cmp	w0, #0x26
  433ed0:	cset	w0, eq  // eq = none
  433ed4:	and	w0, w0, #0xff
  433ed8:	b	433ee0 <ferror@plt+0x32160>
  433edc:	mov	w0, #0x0                   	// #0
  433ee0:	add	sp, sp, #0x10
  433ee4:	ret
  433ee8:	sub	sp, sp, #0x10
  433eec:	str	x0, [sp, #8]
  433ef0:	str	w1, [sp, #4]
  433ef4:	ldr	x0, [sp, #8]
  433ef8:	ldrh	w0, [x0, #82]
  433efc:	cmp	w0, #0xf3
  433f00:	b.ne	433f18 <ferror@plt+0x32198>  // b.any
  433f04:	ldr	w0, [sp, #4]
  433f08:	cmp	w0, #0x21
  433f0c:	cset	w0, eq  // eq = none
  433f10:	and	w0, w0, #0xff
  433f14:	b	433f1c <ferror@plt+0x3219c>
  433f18:	mov	w0, #0x0                   	// #0
  433f1c:	add	sp, sp, #0x10
  433f20:	ret
  433f24:	sub	sp, sp, #0x10
  433f28:	str	x0, [sp, #8]
  433f2c:	str	w1, [sp, #4]
  433f30:	ldr	x0, [sp, #8]
  433f34:	ldrh	w0, [x0, #82]
  433f38:	cmp	w0, #0xf3
  433f3c:	b.ne	433f54 <ferror@plt+0x321d4>  // b.any
  433f40:	ldr	w0, [sp, #4]
  433f44:	cmp	w0, #0x25
  433f48:	cset	w0, eq  // eq = none
  433f4c:	and	w0, w0, #0xff
  433f50:	b	433f58 <ferror@plt+0x321d8>
  433f54:	mov	w0, #0x0                   	// #0
  433f58:	add	sp, sp, #0x10
  433f5c:	ret
  433f60:	sub	sp, sp, #0x10
  433f64:	str	x0, [sp, #8]
  433f68:	str	w1, [sp, #4]
  433f6c:	ldr	x0, [sp, #8]
  433f70:	ldrh	w0, [x0, #82]
  433f74:	cmp	w0, #0xf3
  433f78:	b.ne	433f90 <ferror@plt+0x32210>  // b.any
  433f7c:	ldr	w0, [sp, #4]
  433f80:	cmp	w0, #0x34
  433f84:	cset	w0, eq  // eq = none
  433f88:	and	w0, w0, #0xff
  433f8c:	b	433f94 <ferror@plt+0x32214>
  433f90:	mov	w0, #0x0                   	// #0
  433f94:	add	sp, sp, #0x10
  433f98:	ret
  433f9c:	sub	sp, sp, #0x10
  433fa0:	str	x0, [sp, #8]
  433fa4:	str	w1, [sp, #4]
  433fa8:	ldr	x0, [sp, #8]
  433fac:	ldrh	w0, [x0, #82]
  433fb0:	mov	w1, #0xfebb                	// #65211
  433fb4:	cmp	w0, w1
  433fb8:	b.eq	43409c <ferror@plt+0x3231c>  // b.none
  433fbc:	mov	w1, #0xfebb                	// #65211
  433fc0:	cmp	w0, w1
  433fc4:	b.gt	4341f8 <ferror@plt+0x32478>
  433fc8:	mov	w1, #0xabc7                	// #43975
  433fcc:	cmp	w0, w1
  433fd0:	b.eq	4341b8 <ferror@plt+0x32438>  // b.none
  433fd4:	mov	w1, #0xabc7                	// #43975
  433fd8:	cmp	w0, w1
  433fdc:	b.gt	4341f8 <ferror@plt+0x32478>
  433fe0:	mov	w1, #0xa390                	// #41872
  433fe4:	cmp	w0, w1
  433fe8:	b.eq	43409c <ferror@plt+0x3231c>  // b.none
  433fec:	mov	w1, #0xa390                	// #41872
  433ff0:	cmp	w0, w1
  433ff4:	b.gt	4341f8 <ferror@plt+0x32478>
  433ff8:	mov	w1, #0x9026                	// #36902
  433ffc:	cmp	w0, w1
  434000:	b.eq	43409c <ferror@plt+0x3231c>  // b.none
  434004:	mov	w1, #0x9026                	// #36902
  434008:	cmp	w0, w1
  43400c:	b.gt	4341f8 <ferror@plt+0x32478>
  434010:	mov	w1, #0x4688                	// #18056
  434014:	cmp	w0, w1
  434018:	b.eq	43409c <ferror@plt+0x3231c>  // b.none
  43401c:	mov	w1, #0x4688                	// #18056
  434020:	cmp	w0, w1
  434024:	b.gt	4341f8 <ferror@plt+0x32478>
  434028:	mov	w1, #0x4157                	// #16727
  43402c:	cmp	w0, w1
  434030:	b.eq	43409c <ferror@plt+0x3231c>  // b.none
  434034:	mov	w1, #0x4157                	// #16727
  434038:	cmp	w0, w1
  43403c:	b.gt	4341f8 <ferror@plt+0x32478>
  434040:	mov	w1, #0x1223                	// #4643
  434044:	cmp	w0, w1
  434048:	b.eq	43409c <ferror@plt+0x3231c>  // b.none
  43404c:	mov	w1, #0x1223                	// #4643
  434050:	cmp	w0, w1
  434054:	b.gt	4341f8 <ferror@plt+0x32478>
  434058:	cmp	w0, #0xf3
  43405c:	b.gt	43408c <ferror@plt+0x3230c>
  434060:	cmp	w0, #0x2
  434064:	b.lt	4341f8 <ferror@plt+0x32478>  // b.tstop
  434068:	sub	w0, w0, #0x2
  43406c:	cmp	w0, #0xf1
  434070:	b.hi	4341f8 <ferror@plt+0x32478>  // b.pmore
  434074:	adrp	x1, 499000 <warn@@Base+0x2a02c>
  434078:	add	x1, x1, #0x18c
  43407c:	ldr	w0, [x1, w0, uxtw #2]
  434080:	adr	x1, 43408c <ferror@plt+0x3230c>
  434084:	add	x0, x1, w0, sxtw #2
  434088:	br	x0
  43408c:	mov	w1, #0x1057                	// #4183
  434090:	cmp	w0, w1
  434094:	b.eq	4340d8 <ferror@plt+0x32358>  // b.none
  434098:	b	4341f8 <ferror@plt+0x32478>
  43409c:	ldr	w0, [sp, #4]
  4340a0:	cmp	w0, #0x0
  4340a4:	cset	w0, eq  // eq = none
  4340a8:	and	w0, w0, #0xff
  4340ac:	b	4341fc <ferror@plt+0x3247c>
  4340b0:	ldr	w0, [sp, #4]
  4340b4:	cmp	w0, #0x0
  4340b8:	b.eq	4340c8 <ferror@plt+0x32348>  // b.none
  4340bc:	ldr	w0, [sp, #4]
  4340c0:	cmp	w0, #0x100
  4340c4:	b.ne	4340d0 <ferror@plt+0x32350>  // b.any
  4340c8:	mov	w0, #0x1                   	// #1
  4340cc:	b	4341fc <ferror@plt+0x3247c>
  4340d0:	mov	w0, #0x0                   	// #0
  4340d4:	b	4341fc <ferror@plt+0x3247c>
  4340d8:	ldr	w0, [sp, #4]
  4340dc:	cmp	w0, #0x0
  4340e0:	b.eq	434108 <ferror@plt+0x32388>  // b.none
  4340e4:	ldr	w0, [sp, #4]
  4340e8:	cmp	w0, #0x1e
  4340ec:	b.eq	434108 <ferror@plt+0x32388>  // b.none
  4340f0:	ldr	w0, [sp, #4]
  4340f4:	cmp	w0, #0x1f
  4340f8:	b.eq	434108 <ferror@plt+0x32388>  // b.none
  4340fc:	ldr	w0, [sp, #4]
  434100:	cmp	w0, #0x20
  434104:	b.ne	434110 <ferror@plt+0x32390>  // b.any
  434108:	mov	w0, #0x1                   	// #1
  43410c:	b	4341fc <ferror@plt+0x3247c>
  434110:	mov	w0, #0x0                   	// #0
  434114:	b	4341fc <ferror@plt+0x3247c>
  434118:	ldr	w0, [sp, #4]
  43411c:	cmp	w0, #0x3
  434120:	cset	w0, eq  // eq = none
  434124:	and	w0, w0, #0xff
  434128:	b	4341fc <ferror@plt+0x3247c>
  43412c:	ldr	w0, [sp, #4]
  434130:	cmp	w0, #0x0
  434134:	b.eq	434168 <ferror@plt+0x323e8>  // b.none
  434138:	ldr	w0, [sp, #4]
  43413c:	cmp	w0, #0xcc
  434140:	b.eq	434168 <ferror@plt+0x323e8>  // b.none
  434144:	ldr	w0, [sp, #4]
  434148:	cmp	w0, #0xcd
  43414c:	b.eq	434168 <ferror@plt+0x323e8>  // b.none
  434150:	ldr	w0, [sp, #4]
  434154:	cmp	w0, #0xce
  434158:	b.eq	434168 <ferror@plt+0x323e8>  // b.none
  43415c:	ldr	w0, [sp, #4]
  434160:	cmp	w0, #0xcf
  434164:	b.ne	434170 <ferror@plt+0x323f0>  // b.any
  434168:	mov	w0, #0x1                   	// #1
  43416c:	b	4341fc <ferror@plt+0x3247c>
  434170:	mov	w0, #0x0                   	// #0
  434174:	b	4341fc <ferror@plt+0x3247c>
  434178:	ldr	w0, [sp, #4]
  43417c:	cmp	w0, #0x0
  434180:	b.eq	4341a8 <ferror@plt+0x32428>  // b.none
  434184:	ldr	w0, [sp, #4]
  434188:	cmp	w0, #0x41
  43418c:	b.eq	4341a8 <ferror@plt+0x32428>  // b.none
  434190:	ldr	w0, [sp, #4]
  434194:	cmp	w0, #0x42
  434198:	b.eq	4341a8 <ferror@plt+0x32428>  // b.none
  43419c:	ldr	w0, [sp, #4]
  4341a0:	cmp	w0, #0x43
  4341a4:	b.ne	4341b0 <ferror@plt+0x32430>  // b.any
  4341a8:	mov	w0, #0x1                   	// #1
  4341ac:	b	4341fc <ferror@plt+0x3247c>
  4341b0:	mov	w0, #0x0                   	// #0
  4341b4:	b	4341fc <ferror@plt+0x3247c>
  4341b8:	ldr	w0, [sp, #4]
  4341bc:	cmp	w0, #0x0
  4341c0:	b.eq	4341e8 <ferror@plt+0x32468>  // b.none
  4341c4:	ldr	w0, [sp, #4]
  4341c8:	cmp	w0, #0x11
  4341cc:	b.eq	4341e8 <ferror@plt+0x32468>  // b.none
  4341d0:	ldr	w0, [sp, #4]
  4341d4:	cmp	w0, #0x12
  4341d8:	b.eq	4341e8 <ferror@plt+0x32468>  // b.none
  4341dc:	ldr	w0, [sp, #4]
  4341e0:	cmp	w0, #0x13
  4341e4:	b.ne	4341f0 <ferror@plt+0x32470>  // b.any
  4341e8:	mov	w0, #0x1                   	// #1
  4341ec:	b	4341fc <ferror@plt+0x3247c>
  4341f0:	mov	w0, #0x0                   	// #0
  4341f4:	b	4341fc <ferror@plt+0x3247c>
  4341f8:	mov	w0, #0x0                   	// #0
  4341fc:	add	sp, sp, #0x10
  434200:	ret
  434204:	sub	sp, sp, #0x20
  434208:	str	x0, [sp, #8]
  43420c:	str	x1, [sp]
  434210:	ldr	x0, [sp, #8]
  434214:	cmp	x0, #0x0
  434218:	b.eq	43422c <ferror@plt+0x324ac>  // b.none
  43421c:	ldr	x0, [sp, #8]
  434220:	ldr	x0, [x0, #64]
  434224:	cmp	x0, #0x0
  434228:	b.ne	434234 <ferror@plt+0x324b4>  // b.any
  43422c:	mov	w0, #0x0                   	// #0
  434230:	b	4342a8 <ferror@plt+0x32528>
  434234:	ldr	x0, [sp, #8]
  434238:	ldr	x0, [x0, #64]
  43423c:	str	x0, [sp, #16]
  434240:	ldr	x0, [sp, #16]
  434244:	str	x0, [sp, #24]
  434248:	b	434274 <ferror@plt+0x324f4>
  43424c:	ldr	x0, [sp, #24]
  434250:	ldr	x0, [x0]
  434254:	ldr	x1, [sp]
  434258:	cmp	x1, x0
  43425c:	b.ne	434268 <ferror@plt+0x324e8>  // b.any
  434260:	mov	w0, #0x1                   	// #1
  434264:	b	4342a8 <ferror@plt+0x32528>
  434268:	ldr	x0, [sp, #24]
  43426c:	add	x0, x0, #0x18
  434270:	str	x0, [sp, #24]
  434274:	ldr	x0, [sp, #8]
  434278:	ldr	x1, [x0, #72]
  43427c:	mov	x0, x1
  434280:	lsl	x0, x0, #1
  434284:	add	x0, x0, x1
  434288:	lsl	x0, x0, #3
  43428c:	mov	x1, x0
  434290:	ldr	x0, [sp, #16]
  434294:	add	x0, x0, x1
  434298:	ldr	x1, [sp, #24]
  43429c:	cmp	x1, x0
  4342a0:	b.cc	43424c <ferror@plt+0x324cc>  // b.lo, b.ul, b.last
  4342a4:	mov	w0, #0x0                   	// #0
  4342a8:	add	sp, sp, #0x20
  4342ac:	ret
  4342b0:	stp	x29, x30, [sp, #-208]!
  4342b4:	mov	x29, sp
  4342b8:	stp	x19, x20, [sp, #16]
  4342bc:	str	x0, [sp, #72]
  4342c0:	str	x1, [sp, #64]
  4342c4:	str	x2, [sp, #56]
  4342c8:	str	x3, [sp, #48]
  4342cc:	str	x4, [sp, #40]
  4342d0:	str	x5, [sp, #32]
  4342d4:	ldr	x1, [sp, #56]
  4342d8:	ldr	x0, [sp, #48]
  4342dc:	add	x0, x1, x0
  4342e0:	str	x0, [sp, #152]
  4342e4:	ldr	x0, [sp, #40]
  4342e8:	cmp	x0, #0x0
  4342ec:	b.eq	434300 <ferror@plt+0x32580>  // b.none
  4342f0:	ldr	x0, [sp, #40]
  4342f4:	str	xzr, [x0]
  4342f8:	ldr	x0, [sp, #32]
  4342fc:	str	xzr, [x0]
  434300:	ldr	x0, [sp, #72]
  434304:	ldrh	w0, [x0, #80]
  434308:	cmp	w0, #0x1
  43430c:	b.eq	434318 <ferror@plt+0x32598>  // b.none
  434310:	mov	w0, #0x1                   	// #1
  434314:	b	434d2c <ferror@plt+0x32fac>
  434318:	ldr	x0, [sp, #72]
  43431c:	ldr	x0, [x0, #112]
  434320:	str	x0, [sp, #200]
  434324:	b	434cf4 <ferror@plt+0x32f74>
  434328:	ldr	x0, [sp, #200]
  43432c:	ldr	w0, [x0, #4]
  434330:	cmp	w0, #0x4
  434334:	b.eq	434348 <ferror@plt+0x325c8>  // b.none
  434338:	ldr	x0, [sp, #200]
  43433c:	ldr	w0, [x0, #4]
  434340:	cmp	w0, #0x9
  434344:	b.ne	4343bc <ferror@plt+0x3263c>  // b.any
  434348:	ldr	x0, [sp, #200]
  43434c:	ldr	w1, [x0, #44]
  434350:	ldr	x0, [sp, #72]
  434354:	ldr	w0, [x0, #100]
  434358:	cmp	w1, w0
  43435c:	b.cs	4343bc <ferror@plt+0x3263c>  // b.hs, b.nlast
  434360:	ldr	x0, [sp, #72]
  434364:	ldr	x2, [x0, #112]
  434368:	ldr	x0, [sp, #200]
  43436c:	ldr	w0, [x0, #44]
  434370:	mov	w1, w0
  434374:	mov	x0, x1
  434378:	lsl	x0, x0, #2
  43437c:	add	x0, x0, x1
  434380:	lsl	x0, x0, #4
  434384:	add	x0, x2, x0
  434388:	ldr	x1, [sp, #64]
  43438c:	cmp	x1, x0
  434390:	b.ne	4343bc <ferror@plt+0x3263c>  // b.any
  434394:	ldr	x0, [sp, #200]
  434398:	ldr	x0, [x0, #32]
  43439c:	cmp	x0, #0x0
  4343a0:	b.eq	4343bc <ferror@plt+0x3263c>  // b.none
  4343a4:	ldr	x0, [sp, #200]
  4343a8:	ldr	w1, [x0, #40]
  4343ac:	ldr	x0, [sp, #72]
  4343b0:	ldr	w0, [x0, #100]
  4343b4:	cmp	w1, w0
  4343b8:	b.cc	4343cc <ferror@plt+0x3264c>  // b.lo, b.ul, b.last
  4343bc:	ldr	x0, [sp, #200]
  4343c0:	add	x0, x0, #0x50
  4343c4:	str	x0, [sp, #200]
  4343c8:	b	434cf4 <ferror@plt+0x32f74>
  4343cc:	ldr	x0, [sp, #72]
  4343d0:	ldr	x2, [x0, #112]
  4343d4:	ldr	x0, [sp, #200]
  4343d8:	ldr	w0, [x0, #40]
  4343dc:	mov	w1, w0
  4343e0:	mov	x0, x1
  4343e4:	lsl	x0, x0, #2
  4343e8:	add	x0, x0, x1
  4343ec:	lsl	x0, x0, #4
  4343f0:	add	x0, x2, x0
  4343f4:	str	x0, [sp, #144]
  4343f8:	ldr	x0, [sp, #144]
  4343fc:	ldr	w0, [x0, #4]
  434400:	cmp	w0, #0x2
  434404:	b.eq	434420 <ferror@plt+0x326a0>  // b.none
  434408:	ldr	x0, [sp, #144]
  43440c:	ldr	w0, [x0, #4]
  434410:	cmp	w0, #0xb
  434414:	b.eq	434420 <ferror@plt+0x326a0>  // b.none
  434418:	mov	w0, #0x0                   	// #0
  43441c:	b	434d2c <ferror@plt+0x32fac>
  434420:	ldr	x0, [sp, #200]
  434424:	ldr	w0, [x0, #4]
  434428:	cmp	w0, #0x4
  43442c:	cset	w0, eq  // eq = none
  434430:	and	w0, w0, #0xff
  434434:	str	w0, [sp, #196]
  434438:	ldr	w0, [sp, #196]
  43443c:	cmp	w0, #0x0
  434440:	b.eq	434488 <ferror@plt+0x32708>  // b.none
  434444:	ldr	x0, [sp, #200]
  434448:	ldr	x0, [x0, #24]
  43444c:	mov	x5, x0
  434450:	ldr	x0, [sp, #200]
  434454:	ldr	x0, [x0, #32]
  434458:	add	x2, sp, #0x60
  43445c:	add	x1, sp, #0x58
  434460:	mov	x4, x2
  434464:	mov	x3, x1
  434468:	mov	x2, x0
  43446c:	mov	x1, x5
  434470:	ldr	x0, [sp, #72]
  434474:	bl	40f8a0 <ferror@plt+0xdb20>
  434478:	cmp	w0, #0x0
  43447c:	b.ne	4344cc <ferror@plt+0x3274c>  // b.any
  434480:	mov	w0, #0x0                   	// #0
  434484:	b	434d2c <ferror@plt+0x32fac>
  434488:	ldr	x0, [sp, #200]
  43448c:	ldr	x0, [x0, #24]
  434490:	mov	x5, x0
  434494:	ldr	x0, [sp, #200]
  434498:	ldr	x0, [x0, #32]
  43449c:	add	x2, sp, #0x60
  4344a0:	add	x1, sp, #0x58
  4344a4:	mov	x4, x2
  4344a8:	mov	x3, x1
  4344ac:	mov	x2, x0
  4344b0:	mov	x1, x5
  4344b4:	ldr	x0, [sp, #72]
  4344b8:	bl	40fd60 <ferror@plt+0xdfe0>
  4344bc:	cmp	w0, #0x0
  4344c0:	b.ne	4344cc <ferror@plt+0x3274c>  // b.any
  4344c4:	mov	w0, #0x0                   	// #0
  4344c8:	b	434d2c <ferror@plt+0x32fac>
  4344cc:	ldr	x0, [sp, #72]
  4344d0:	ldrh	w0, [x0, #82]
  4344d4:	cmp	w0, #0x2a
  4344d8:	b.ne	4344e0 <ferror@plt+0x32760>  // b.any
  4344dc:	str	wzr, [sp, #196]
  4344e0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4344e4:	add	x0, x0, #0x968
  4344e8:	ldr	w0, [x0]
  4344ec:	cmp	w0, #0x0
  4344f0:	b.eq	43450c <ferror@plt+0x3278c>  // b.none
  4344f4:	add	x0, sp, #0x50
  4344f8:	mov	x2, x0
  4344fc:	ldr	x1, [sp, #144]
  434500:	ldr	x0, [sp, #72]
  434504:	bl	41f104 <ferror@plt+0x1d384>
  434508:	b	434520 <ferror@plt+0x327a0>
  43450c:	add	x0, sp, #0x50
  434510:	mov	x2, x0
  434514:	ldr	x1, [sp, #144]
  434518:	ldr	x0, [sp, #72]
  43451c:	bl	41f69c <ferror@plt+0x1d91c>
  434520:	str	x0, [sp, #136]
  434524:	ldr	x0, [sp, #88]
  434528:	str	x0, [sp, #184]
  43452c:	b	434c74 <ferror@plt+0x32ef4>
  434530:	str	wzr, [sp, #168]
  434534:	str	wzr, [sp, #164]
  434538:	ldr	x0, [sp, #184]
  43453c:	ldr	x0, [x0, #8]
  434540:	mov	x1, x0
  434544:	ldr	x0, [sp, #72]
  434548:	bl	410168 <ferror@plt+0xe3e8>
  43454c:	str	w0, [sp, #132]
  434550:	ldr	x0, [sp, #80]
  434554:	mov	x5, x0
  434558:	ldr	x4, [sp, #136]
  43455c:	ldr	x3, [sp, #152]
  434560:	ldr	x2, [sp, #56]
  434564:	ldr	x1, [sp, #184]
  434568:	ldr	x0, [sp, #72]
  43456c:	bl	431fdc <ferror@plt+0x3025c>
  434570:	cmp	w0, #0x0
  434574:	b.ne	434c5c <ferror@plt+0x32edc>  // b.any
  434578:	ldr	w1, [sp, #132]
  43457c:	ldr	x0, [sp, #72]
  434580:	bl	433f9c <ferror@plt+0x3221c>
  434584:	cmp	w0, #0x0
  434588:	b.ne	434c64 <ferror@plt+0x32ee4>  // b.any
  43458c:	ldr	w1, [sp, #132]
  434590:	ldr	x0, [sp, #72]
  434594:	bl	4328a4 <ferror@plt+0x30b24>
  434598:	cmp	w0, #0x0
  43459c:	b.ne	4345b4 <ferror@plt+0x32834>  // b.any
  4345a0:	ldr	w1, [sp, #132]
  4345a4:	ldr	x0, [sp, #72]
  4345a8:	bl	4331f4 <ferror@plt+0x31474>
  4345ac:	cmp	w0, #0x0
  4345b0:	b.eq	4345c0 <ferror@plt+0x32840>  // b.none
  4345b4:	mov	w0, #0x4                   	// #4
  4345b8:	str	w0, [sp, #172]
  4345bc:	b	434800 <ferror@plt+0x32a80>
  4345c0:	ldr	w1, [sp, #132]
  4345c4:	ldr	x0, [sp, #72]
  4345c8:	bl	433520 <ferror@plt+0x317a0>
  4345cc:	cmp	w0, #0x0
  4345d0:	b.ne	4345e8 <ferror@plt+0x32868>  // b.any
  4345d4:	ldr	w1, [sp, #132]
  4345d8:	ldr	x0, [sp, #72]
  4345dc:	bl	433738 <ferror@plt+0x319b8>
  4345e0:	cmp	w0, #0x0
  4345e4:	b.eq	4345f4 <ferror@plt+0x32874>  // b.none
  4345e8:	mov	w0, #0x8                   	// #8
  4345ec:	str	w0, [sp, #172]
  4345f0:	b	434800 <ferror@plt+0x32a80>
  4345f4:	ldr	w1, [sp, #132]
  4345f8:	ldr	x0, [sp, #72]
  4345fc:	bl	4338f4 <ferror@plt+0x31b74>
  434600:	cmp	w0, #0x0
  434604:	b.eq	434614 <ferror@plt+0x32894>  // b.none
  434608:	mov	w0, #0x3                   	// #3
  43460c:	str	w0, [sp, #172]
  434610:	b	434800 <ferror@plt+0x32a80>
  434614:	ldr	w1, [sp, #132]
  434618:	ldr	x0, [sp, #72]
  43461c:	bl	43398c <ferror@plt+0x31c0c>
  434620:	cmp	w0, #0x0
  434624:	b.eq	434634 <ferror@plt+0x328b4>  // b.none
  434628:	mov	w0, #0x2                   	// #2
  43462c:	str	w0, [sp, #172]
  434630:	b	434800 <ferror@plt+0x32a80>
  434634:	ldr	w1, [sp, #132]
  434638:	ldr	x0, [sp, #72]
  43463c:	bl	433cec <ferror@plt+0x31f6c>
  434640:	cmp	w0, #0x0
  434644:	b.ne	43465c <ferror@plt+0x328dc>  // b.any
  434648:	ldr	w1, [sp, #132]
  43464c:	ldr	x0, [sp, #72]
  434650:	bl	433d44 <ferror@plt+0x31fc4>
  434654:	cmp	w0, #0x0
  434658:	b.eq	434668 <ferror@plt+0x328e8>  // b.none
  43465c:	mov	w0, #0x1                   	// #1
  434660:	str	w0, [sp, #172]
  434664:	b	434800 <ferror@plt+0x32a80>
  434668:	ldr	w1, [sp, #132]
  43466c:	ldr	x0, [sp, #72]
  434670:	bl	433dbc <ferror@plt+0x3203c>
  434674:	str	w0, [sp, #164]
  434678:	ldr	w0, [sp, #164]
  43467c:	cmp	w0, #0x0
  434680:	b.ne	434698 <ferror@plt+0x32918>  // b.any
  434684:	ldr	w1, [sp, #132]
  434688:	ldr	x0, [sp, #72]
  43468c:	bl	433d80 <ferror@plt+0x32000>
  434690:	cmp	w0, #0x0
  434694:	b.eq	4346ac <ferror@plt+0x3292c>  // b.none
  434698:	mov	w0, #0x4                   	// #4
  43469c:	str	w0, [sp, #172]
  4346a0:	mov	w0, #0x1                   	// #1
  4346a4:	str	w0, [sp, #168]
  4346a8:	b	434800 <ferror@plt+0x32a80>
  4346ac:	ldr	w1, [sp, #132]
  4346b0:	ldr	x0, [sp, #72]
  4346b4:	bl	433e34 <ferror@plt+0x320b4>
  4346b8:	str	w0, [sp, #164]
  4346bc:	ldr	w0, [sp, #164]
  4346c0:	cmp	w0, #0x0
  4346c4:	b.ne	4346dc <ferror@plt+0x3295c>  // b.any
  4346c8:	ldr	w1, [sp, #132]
  4346cc:	ldr	x0, [sp, #72]
  4346d0:	bl	433df8 <ferror@plt+0x32078>
  4346d4:	cmp	w0, #0x0
  4346d8:	b.eq	4346f0 <ferror@plt+0x32970>  // b.none
  4346dc:	mov	w0, #0x8                   	// #8
  4346e0:	str	w0, [sp, #172]
  4346e4:	mov	w0, #0x1                   	// #1
  4346e8:	str	w0, [sp, #168]
  4346ec:	b	434800 <ferror@plt+0x32a80>
  4346f0:	ldr	w1, [sp, #132]
  4346f4:	ldr	x0, [sp, #72]
  4346f8:	bl	433eac <ferror@plt+0x3212c>
  4346fc:	str	w0, [sp, #164]
  434700:	ldr	w0, [sp, #164]
  434704:	cmp	w0, #0x0
  434708:	b.ne	434720 <ferror@plt+0x329a0>  // b.any
  43470c:	ldr	w1, [sp, #132]
  434710:	ldr	x0, [sp, #72]
  434714:	bl	433e70 <ferror@plt+0x320f0>
  434718:	cmp	w0, #0x0
  43471c:	b.eq	434734 <ferror@plt+0x329b4>  // b.none
  434720:	mov	w0, #0x2                   	// #2
  434724:	str	w0, [sp, #172]
  434728:	mov	w0, #0x1                   	// #1
  43472c:	str	w0, [sp, #168]
  434730:	b	434800 <ferror@plt+0x32a80>
  434734:	ldr	w1, [sp, #132]
  434738:	ldr	x0, [sp, #72]
  43473c:	bl	433f24 <ferror@plt+0x321a4>
  434740:	str	w0, [sp, #164]
  434744:	ldr	w0, [sp, #164]
  434748:	cmp	w0, #0x0
  43474c:	b.ne	434764 <ferror@plt+0x329e4>  // b.any
  434750:	ldr	w1, [sp, #132]
  434754:	ldr	x0, [sp, #72]
  434758:	bl	433ee8 <ferror@plt+0x32168>
  43475c:	cmp	w0, #0x0
  434760:	b.eq	434778 <ferror@plt+0x329f8>  // b.none
  434764:	mov	w0, #0x1                   	// #1
  434768:	str	w0, [sp, #172]
  43476c:	mov	w0, #0x1                   	// #1
  434770:	str	w0, [sp, #168]
  434774:	b	434800 <ferror@plt+0x32a80>
  434778:	ldr	w1, [sp, #132]
  43477c:	ldr	x0, [sp, #72]
  434780:	bl	433f60 <ferror@plt+0x321e0>
  434784:	str	w0, [sp, #164]
  434788:	ldr	w0, [sp, #164]
  43478c:	cmp	w0, #0x0
  434790:	b.eq	4347a8 <ferror@plt+0x32a28>  // b.none
  434794:	mov	w0, #0x1                   	// #1
  434798:	str	w0, [sp, #172]
  43479c:	mov	w0, #0x1                   	// #1
  4347a0:	str	w0, [sp, #168]
  4347a4:	b	434800 <ferror@plt+0x32a80>
  4347a8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4347ac:	add	x0, x0, #0x744
  4347b0:	ldr	w0, [x0]
  4347b4:	ldr	w1, [sp, #132]
  4347b8:	cmp	w1, w0
  4347bc:	b.eq	4347ec <ferror@plt+0x32a6c>  // b.none
  4347c0:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4347c4:	add	x0, x0, #0x558
  4347c8:	bl	401d40 <gettext@plt>
  4347cc:	mov	x19, x0
  4347d0:	ldr	x1, [sp, #64]
  4347d4:	ldr	x0, [sp, #72]
  4347d8:	bl	40ee18 <ferror@plt+0xd098>
  4347dc:	mov	x2, x0
  4347e0:	ldr	w1, [sp, #132]
  4347e4:	mov	x0, x19
  4347e8:	bl	46efd4 <warn@@Base>
  4347ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4347f0:	add	x0, x0, #0x744
  4347f4:	ldr	w1, [sp, #132]
  4347f8:	str	w1, [x0]
  4347fc:	b	434c68 <ferror@plt+0x32ee8>
  434800:	ldr	x0, [sp, #184]
  434804:	ldr	x0, [x0]
  434808:	ldr	x1, [sp, #56]
  43480c:	add	x0, x1, x0
  434810:	str	x0, [sp, #120]
  434814:	ldr	x1, [sp, #120]
  434818:	ldr	x0, [sp, #56]
  43481c:	cmp	x1, x0
  434820:	b.cc	43484c <ferror@plt+0x32acc>  // b.lo, b.ul, b.last
  434824:	ldr	x1, [sp, #120]
  434828:	ldr	x0, [sp, #152]
  43482c:	cmp	x1, x0
  434830:	b.cs	43484c <ferror@plt+0x32acc>  // b.hs, b.nlast
  434834:	ldr	w0, [sp, #172]
  434838:	ldr	x1, [sp, #120]
  43483c:	add	x0, x1, x0
  434840:	ldr	x1, [sp, #152]
  434844:	cmp	x1, x0
  434848:	b.cs	434884 <ferror@plt+0x32b04>  // b.hs, b.nlast
  43484c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  434850:	add	x0, x0, #0x598
  434854:	bl	401d40 <gettext@plt>
  434858:	mov	x20, x0
  43485c:	ldr	x0, [sp, #184]
  434860:	ldr	x19, [x0]
  434864:	ldr	x1, [sp, #64]
  434868:	ldr	x0, [sp, #72]
  43486c:	bl	40ee18 <ferror@plt+0xd098>
  434870:	mov	x2, x0
  434874:	mov	x1, x19
  434878:	mov	x0, x20
  43487c:	bl	46efd4 <warn@@Base>
  434880:	b	434c68 <ferror@plt+0x32ee8>
  434884:	ldr	x0, [sp, #184]
  434888:	ldr	x0, [x0, #8]
  43488c:	bl	4101d4 <ferror@plt+0xe454>
  434890:	str	x0, [sp, #112]
  434894:	ldr	x0, [sp, #80]
  434898:	ldr	x1, [sp, #112]
  43489c:	cmp	x1, x0
  4348a0:	b.cc	4348d4 <ferror@plt+0x32b54>  // b.lo, b.ul, b.last
  4348a4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4348a8:	add	x0, x0, #0x5d0
  4348ac:	bl	401d40 <gettext@plt>
  4348b0:	mov	x19, x0
  4348b4:	ldr	x1, [sp, #64]
  4348b8:	ldr	x0, [sp, #72]
  4348bc:	bl	40ee18 <ferror@plt+0xd098>
  4348c0:	mov	x2, x0
  4348c4:	ldr	x1, [sp, #112]
  4348c8:	mov	x0, x19
  4348cc:	bl	46efd4 <warn@@Base>
  4348d0:	b	434c68 <ferror@plt+0x32ee8>
  4348d4:	ldr	x0, [sp, #112]
  4348d8:	lsl	x0, x0, #5
  4348dc:	ldr	x1, [sp, #136]
  4348e0:	add	x0, x1, x0
  4348e4:	str	x0, [sp, #104]
  4348e8:	ldr	x1, [sp, #104]
  4348ec:	ldr	x0, [sp, #136]
  4348f0:	cmp	x1, x0
  4348f4:	b.eq	43498c <ferror@plt+0x32c0c>  // b.none
  4348f8:	ldr	x0, [sp, #104]
  4348fc:	ldrb	w0, [x0, #24]
  434900:	and	w0, w0, #0xf
  434904:	cmp	w0, #0x5
  434908:	b.eq	43498c <ferror@plt+0x32c0c>  // b.none
  43490c:	ldr	x0, [sp, #104]
  434910:	ldrb	w0, [x0, #24]
  434914:	and	w0, w0, #0xc
  434918:	cmp	w0, #0x0
  43491c:	b.eq	43498c <ferror@plt+0x32c0c>  // b.none
  434920:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  434924:	add	x0, x0, #0x610
  434928:	bl	401d40 <gettext@plt>
  43492c:	mov	x19, x0
  434930:	ldr	x0, [sp, #104]
  434934:	ldrb	w0, [x0, #24]
  434938:	and	w0, w0, #0xf
  43493c:	mov	w1, w0
  434940:	ldr	x0, [sp, #72]
  434944:	bl	42ea9c <ferror@plt+0x2cd1c>
  434948:	mov	x20, x0
  43494c:	ldr	x1, [sp, #200]
  434950:	ldr	x0, [sp, #72]
  434954:	bl	40ee18 <ferror@plt+0xd098>
  434958:	mov	x2, x0
  43495c:	ldr	x0, [sp, #88]
  434960:	ldr	x1, [sp, #184]
  434964:	sub	x0, x1, x0
  434968:	asr	x1, x0, #3
  43496c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  434970:	movk	x0, #0xaaab
  434974:	mul	x0, x1, x0
  434978:	mov	x3, x0
  43497c:	mov	x1, x20
  434980:	mov	x0, x19
  434984:	bl	46efd4 <warn@@Base>
  434988:	b	434c68 <ferror@plt+0x32ee8>
  43498c:	str	xzr, [sp, #176]
  434990:	ldr	w0, [sp, #196]
  434994:	cmp	w0, #0x0
  434998:	b.eq	4349b0 <ferror@plt+0x32c30>  // b.none
  43499c:	ldr	x0, [sp, #184]
  4349a0:	ldr	x0, [x0, #16]
  4349a4:	ldr	x1, [sp, #176]
  4349a8:	add	x0, x1, x0
  4349ac:	str	x0, [sp, #176]
  4349b0:	ldr	w0, [sp, #196]
  4349b4:	cmp	w0, #0x0
  4349b8:	b.eq	434a40 <ferror@plt+0x32cc0>  // b.none
  4349bc:	ldr	x0, [sp, #72]
  4349c0:	ldrh	w0, [x0, #82]
  4349c4:	cmp	w0, #0x5e
  4349c8:	b.ne	4349d8 <ferror@plt+0x32c58>  // b.any
  4349cc:	ldr	w0, [sp, #132]
  4349d0:	cmp	w0, #0x1
  4349d4:	b.eq	434a40 <ferror@plt+0x32cc0>  // b.none
  4349d8:	ldr	x0, [sp, #72]
  4349dc:	ldrh	w0, [x0, #82]
  4349e0:	cmp	w0, #0x5b
  4349e4:	b.eq	4349f8 <ferror@plt+0x32c78>  // b.none
  4349e8:	ldr	x0, [sp, #72]
  4349ec:	ldrh	w0, [x0, #82]
  4349f0:	cmp	w0, #0x63
  4349f4:	b.ne	434a04 <ferror@plt+0x32c84>  // b.any
  4349f8:	ldr	w0, [sp, #132]
  4349fc:	cmp	w0, #0x1
  434a00:	b.eq	434a40 <ferror@plt+0x32cc0>  // b.none
  434a04:	ldr	x0, [sp, #72]
  434a08:	ldrh	w0, [x0, #82]
  434a0c:	cmp	w0, #0x56
  434a10:	b.eq	434a28 <ferror@plt+0x32ca8>  // b.none
  434a14:	ldr	x0, [sp, #72]
  434a18:	ldrh	w1, [x0, #82]
  434a1c:	mov	w0, #0x7676                	// #30326
  434a20:	cmp	w1, w0
  434a24:	b.ne	434a34 <ferror@plt+0x32cb4>  // b.any
  434a28:	ldr	w0, [sp, #132]
  434a2c:	cmp	w0, #0xc
  434a30:	b.eq	434a40 <ferror@plt+0x32cc0>  // b.none
  434a34:	ldr	w0, [sp, #168]
  434a38:	cmp	w0, #0x0
  434a3c:	b.eq	434ab0 <ferror@plt+0x32d30>  // b.none
  434a40:	ldr	w1, [sp, #132]
  434a44:	ldr	x0, [sp, #72]
  434a48:	bl	433f60 <ferror@plt+0x321e0>
  434a4c:	cmp	w0, #0x0
  434a50:	b.eq	434a84 <ferror@plt+0x32d04>  // b.none
  434a54:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  434a58:	add	x0, x0, #0x580
  434a5c:	ldr	x2, [x0]
  434a60:	ldr	w0, [sp, #172]
  434a64:	mov	w1, w0
  434a68:	ldr	x0, [sp, #120]
  434a6c:	blr	x2
  434a70:	and	x0, x0, #0x3f
  434a74:	ldr	x1, [sp, #176]
  434a78:	add	x0, x1, x0
  434a7c:	str	x0, [sp, #176]
  434a80:	b	434ab0 <ferror@plt+0x32d30>
  434a84:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  434a88:	add	x0, x0, #0x580
  434a8c:	ldr	x2, [x0]
  434a90:	ldr	w0, [sp, #172]
  434a94:	mov	w1, w0
  434a98:	ldr	x0, [sp, #120]
  434a9c:	blr	x2
  434aa0:	mov	x1, x0
  434aa4:	ldr	x0, [sp, #176]
  434aa8:	add	x0, x0, x1
  434aac:	str	x0, [sp, #176]
  434ab0:	ldr	w1, [sp, #132]
  434ab4:	ldr	x0, [sp, #72]
  434ab8:	bl	4331f4 <ferror@plt+0x31474>
  434abc:	cmp	w0, #0x0
  434ac0:	b.ne	434ad8 <ferror@plt+0x32d58>  // b.any
  434ac4:	ldr	w1, [sp, #132]
  434ac8:	ldr	x0, [sp, #72]
  434acc:	bl	433738 <ferror@plt+0x319b8>
  434ad0:	cmp	w0, #0x0
  434ad4:	b.eq	434b34 <ferror@plt+0x32db4>  // b.none
  434ad8:	ldr	x0, [sp, #72]
  434adc:	ldrh	w0, [x0, #82]
  434ae0:	cmp	w0, #0xf
  434ae4:	b.ne	434af4 <ferror@plt+0x32d74>  // b.any
  434ae8:	ldr	x0, [sp, #176]
  434aec:	sub	x0, x0, #0x8
  434af0:	str	x0, [sp, #176]
  434af4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  434af8:	add	x0, x0, #0x588
  434afc:	ldr	x3, [x0]
  434b00:	ldr	x0, [sp, #104]
  434b04:	ldr	x1, [x0]
  434b08:	ldr	x0, [sp, #176]
  434b0c:	add	x1, x1, x0
  434b10:	ldr	x0, [sp, #184]
  434b14:	ldr	x0, [x0]
  434b18:	sub	x0, x1, x0
  434b1c:	ldr	w1, [sp, #172]
  434b20:	mov	w2, w1
  434b24:	mov	x1, x0
  434b28:	ldr	x0, [sp, #120]
  434b2c:	blr	x3
  434b30:	b	434c68 <ferror@plt+0x32ee8>
  434b34:	ldr	w1, [sp, #132]
  434b38:	ldr	x0, [sp, #72]
  434b3c:	bl	433d44 <ferror@plt+0x31fc4>
  434b40:	cmp	w0, #0x0
  434b44:	b.ne	434b5c <ferror@plt+0x32ddc>  // b.any
  434b48:	ldr	w1, [sp, #132]
  434b4c:	ldr	x0, [sp, #72]
  434b50:	bl	433f60 <ferror@plt+0x321e0>
  434b54:	cmp	w0, #0x0
  434b58:	b.eq	434be8 <ferror@plt+0x32e68>  // b.none
  434b5c:	ldr	w0, [sp, #164]
  434b60:	cmp	w0, #0x0
  434b64:	b.eq	434b80 <ferror@plt+0x32e00>  // b.none
  434b68:	ldr	x0, [sp, #104]
  434b6c:	ldr	x0, [x0]
  434b70:	ldr	x1, [sp, #176]
  434b74:	sub	x0, x1, x0
  434b78:	str	x0, [sp, #176]
  434b7c:	b	434b94 <ferror@plt+0x32e14>
  434b80:	ldr	x0, [sp, #104]
  434b84:	ldr	x0, [x0]
  434b88:	ldr	x1, [sp, #176]
  434b8c:	add	x0, x1, x0
  434b90:	str	x0, [sp, #176]
  434b94:	ldr	x0, [sp, #176]
  434b98:	and	x19, x0, #0x3f
  434b9c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  434ba0:	add	x0, x0, #0x580
  434ba4:	ldr	x2, [x0]
  434ba8:	ldr	w0, [sp, #172]
  434bac:	mov	w1, w0
  434bb0:	ldr	x0, [sp, #120]
  434bb4:	blr	x2
  434bb8:	and	x0, x0, #0xc0
  434bbc:	orr	x0, x19, x0
  434bc0:	str	x0, [sp, #176]
  434bc4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  434bc8:	add	x0, x0, #0x588
  434bcc:	ldr	x3, [x0]
  434bd0:	ldr	w0, [sp, #172]
  434bd4:	mov	w2, w0
  434bd8:	ldr	x1, [sp, #176]
  434bdc:	ldr	x0, [sp, #120]
  434be0:	blr	x3
  434be4:	b	434c68 <ferror@plt+0x32ee8>
  434be8:	ldr	w0, [sp, #164]
  434bec:	cmp	w0, #0x0
  434bf0:	b.eq	434c28 <ferror@plt+0x32ea8>  // b.none
  434bf4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  434bf8:	add	x0, x0, #0x588
  434bfc:	ldr	x3, [x0]
  434c00:	ldr	x0, [sp, #104]
  434c04:	ldr	x0, [x0]
  434c08:	ldr	x1, [sp, #176]
  434c0c:	sub	x0, x1, x0
  434c10:	ldr	w1, [sp, #172]
  434c14:	mov	w2, w1
  434c18:	mov	x1, x0
  434c1c:	ldr	x0, [sp, #120]
  434c20:	blr	x3
  434c24:	b	434c68 <ferror@plt+0x32ee8>
  434c28:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  434c2c:	add	x0, x0, #0x588
  434c30:	ldr	x3, [x0]
  434c34:	ldr	x0, [sp, #104]
  434c38:	ldr	x1, [x0]
  434c3c:	ldr	x0, [sp, #176]
  434c40:	add	x0, x1, x0
  434c44:	ldr	w1, [sp, #172]
  434c48:	mov	w2, w1
  434c4c:	mov	x1, x0
  434c50:	ldr	x0, [sp, #120]
  434c54:	blr	x3
  434c58:	b	434c68 <ferror@plt+0x32ee8>
  434c5c:	nop
  434c60:	b	434c68 <ferror@plt+0x32ee8>
  434c64:	nop
  434c68:	ldr	x0, [sp, #184]
  434c6c:	add	x0, x0, #0x18
  434c70:	str	x0, [sp, #184]
  434c74:	ldr	x2, [sp, #88]
  434c78:	ldr	x1, [sp, #96]
  434c7c:	mov	x0, x1
  434c80:	lsl	x0, x0, #1
  434c84:	add	x0, x0, x1
  434c88:	lsl	x0, x0, #3
  434c8c:	add	x0, x2, x0
  434c90:	ldr	x1, [sp, #184]
  434c94:	cmp	x1, x0
  434c98:	b.cc	434530 <ferror@plt+0x327b0>  // b.lo, b.ul, b.last
  434c9c:	ldr	x0, [sp, #136]
  434ca0:	bl	401c10 <free@plt>
  434ca4:	mov	x5, #0x0                   	// #0
  434ca8:	mov	x4, #0x0                   	// #0
  434cac:	mov	x3, #0x0                   	// #0
  434cb0:	mov	x2, #0x0                   	// #0
  434cb4:	mov	x1, #0x0                   	// #0
  434cb8:	ldr	x0, [sp, #72]
  434cbc:	bl	431fdc <ferror@plt+0x3025c>
  434cc0:	ldr	x0, [sp, #40]
  434cc4:	cmp	x0, #0x0
  434cc8:	b.eq	434ce8 <ferror@plt+0x32f68>  // b.none
  434ccc:	ldr	x1, [sp, #88]
  434cd0:	ldr	x0, [sp, #40]
  434cd4:	str	x1, [x0]
  434cd8:	ldr	x1, [sp, #96]
  434cdc:	ldr	x0, [sp, #32]
  434ce0:	str	x1, [x0]
  434ce4:	b	434d28 <ferror@plt+0x32fa8>
  434ce8:	ldr	x0, [sp, #88]
  434cec:	bl	401c10 <free@plt>
  434cf0:	b	434d28 <ferror@plt+0x32fa8>
  434cf4:	ldr	x0, [sp, #72]
  434cf8:	ldr	x2, [x0, #112]
  434cfc:	ldr	x0, [sp, #72]
  434d00:	ldr	w0, [x0, #100]
  434d04:	mov	w1, w0
  434d08:	mov	x0, x1
  434d0c:	lsl	x0, x0, #2
  434d10:	add	x0, x0, x1
  434d14:	lsl	x0, x0, #4
  434d18:	add	x0, x2, x0
  434d1c:	ldr	x1, [sp, #200]
  434d20:	cmp	x1, x0
  434d24:	b.cc	434328 <ferror@plt+0x325a8>  // b.lo, b.ul, b.last
  434d28:	mov	w0, #0x1                   	// #1
  434d2c:	ldp	x19, x20, [sp, #16]
  434d30:	ldp	x29, x30, [sp], #208
  434d34:	ret
  434d38:	stp	x29, x30, [sp, #-64]!
  434d3c:	mov	x29, sp
  434d40:	str	x19, [sp, #16]
  434d44:	str	x0, [sp, #40]
  434d48:	str	x1, [sp, #32]
  434d4c:	ldr	x0, [sp, #40]
  434d50:	ldr	x0, [x0, #32]
  434d54:	str	x0, [sp, #56]
  434d58:	ldr	x0, [sp, #56]
  434d5c:	cmp	x0, #0x0
  434d60:	b.eq	434d74 <ferror@plt+0x32ff4>  // b.none
  434d64:	ldr	x0, [sp, #40]
  434d68:	ldr	w0, [x0, #4]
  434d6c:	cmp	w0, #0x8
  434d70:	b.ne	434da4 <ferror@plt+0x33024>  // b.any
  434d74:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  434d78:	add	x0, x0, #0x658
  434d7c:	bl	401d40 <gettext@plt>
  434d80:	mov	x19, x0
  434d84:	ldr	x1, [sp, #40]
  434d88:	ldr	x0, [sp, #32]
  434d8c:	bl	40ee18 <ferror@plt+0xd098>
  434d90:	mov	x1, x0
  434d94:	mov	x0, x19
  434d98:	bl	401cf0 <printf@plt>
  434d9c:	mov	x0, #0x0                   	// #0
  434da0:	b	434ddc <ferror@plt+0x3305c>
  434da4:	ldr	x0, [sp, #40]
  434da8:	ldr	x0, [x0, #24]
  434dac:	mov	x19, x0
  434db0:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  434db4:	add	x0, x0, #0x680
  434db8:	bl	401d40 <gettext@plt>
  434dbc:	mov	x5, x0
  434dc0:	ldr	x4, [sp, #56]
  434dc4:	mov	x3, #0x1                   	// #1
  434dc8:	mov	x2, x19
  434dcc:	ldr	x1, [sp, #32]
  434dd0:	mov	x0, #0x0                   	// #0
  434dd4:	bl	40e704 <ferror@plt+0xc984>
  434dd8:	nop
  434ddc:	ldr	x19, [sp, #16]
  434de0:	ldp	x29, x30, [sp], #64
  434de4:	ret
  434de8:	stp	x29, x30, [sp, #-192]!
  434dec:	mov	x29, sp
  434df0:	str	x0, [sp, #40]
  434df4:	str	x1, [sp, #32]
  434df8:	str	x2, [sp, #24]
  434dfc:	ldr	x0, [sp, #24]
  434e00:	ldr	x0, [x0]
  434e04:	str	x0, [sp, #176]
  434e08:	ldr	x0, [sp, #40]
  434e0c:	ldr	x0, [x0]
  434e10:	str	x0, [sp, #168]
  434e14:	add	x0, sp, #0x30
  434e18:	mov	x2, #0x70                  	// #112
  434e1c:	mov	w1, #0x0                   	// #0
  434e20:	bl	401ad0 <memset@plt>
  434e24:	ldr	x0, [sp, #176]
  434e28:	str	w0, [sp, #56]
  434e2c:	ldr	x0, [sp, #168]
  434e30:	str	x0, [sp, #48]
  434e34:	ldr	x0, [sp, #32]
  434e38:	str	w0, [sp, #80]
  434e3c:	ldr	x0, [sp, #32]
  434e40:	bl	474714 <warn@@Base+0x5740>
  434e44:	str	x0, [sp, #160]
  434e48:	add	x3, sp, #0x30
  434e4c:	mov	w2, #0x70                  	// #112
  434e50:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  434e54:	add	x1, x0, #0x698
  434e58:	mov	x0, x3
  434e5c:	bl	401c50 <inflateInit_@plt>
  434e60:	str	w0, [sp, #188]
  434e64:	b	434eb8 <ferror@plt+0x33138>
  434e68:	ldr	w0, [sp, #188]
  434e6c:	cmp	w0, #0x0
  434e70:	b.ne	434f08 <ferror@plt+0x33188>  // b.any
  434e74:	ldr	w0, [sp, #80]
  434e78:	mov	w0, w0
  434e7c:	ldr	x1, [sp, #32]
  434e80:	sub	x0, x1, x0
  434e84:	ldr	x1, [sp, #160]
  434e88:	add	x0, x1, x0
  434e8c:	str	x0, [sp, #72]
  434e90:	add	x0, sp, #0x30
  434e94:	mov	w1, #0x4                   	// #4
  434e98:	bl	401990 <inflate@plt>
  434e9c:	str	w0, [sp, #188]
  434ea0:	ldr	w0, [sp, #188]
  434ea4:	cmp	w0, #0x1
  434ea8:	b.ne	434f10 <ferror@plt+0x33190>  // b.any
  434eac:	add	x0, sp, #0x30
  434eb0:	bl	401cb0 <inflateReset@plt>
  434eb4:	str	w0, [sp, #188]
  434eb8:	ldr	w0, [sp, #56]
  434ebc:	cmp	w0, #0x0
  434ec0:	b.ne	434e68 <ferror@plt+0x330e8>  // b.any
  434ec4:	add	x0, sp, #0x30
  434ec8:	bl	401ba0 <inflateEnd@plt>
  434ecc:	str	w0, [sp, #188]
  434ed0:	ldr	w0, [sp, #188]
  434ed4:	cmp	w0, #0x0
  434ed8:	b.ne	434f18 <ferror@plt+0x33198>  // b.any
  434edc:	ldr	w0, [sp, #80]
  434ee0:	cmp	w0, #0x0
  434ee4:	b.ne	434f18 <ferror@plt+0x33198>  // b.any
  434ee8:	ldr	x0, [sp, #40]
  434eec:	ldr	x1, [sp, #160]
  434ef0:	str	x1, [x0]
  434ef4:	ldr	x0, [sp, #24]
  434ef8:	ldr	x1, [sp, #32]
  434efc:	str	x1, [x0]
  434f00:	mov	w0, #0x1                   	// #1
  434f04:	b	434f30 <ferror@plt+0x331b0>
  434f08:	nop
  434f0c:	b	434f1c <ferror@plt+0x3319c>
  434f10:	nop
  434f14:	b	434f1c <ferror@plt+0x3319c>
  434f18:	nop
  434f1c:	ldr	x0, [sp, #160]
  434f20:	bl	401c10 <free@plt>
  434f24:	ldr	x0, [sp, #40]
  434f28:	str	xzr, [x0]
  434f2c:	mov	w0, #0x0                   	// #0
  434f30:	ldp	x29, x30, [sp], #192
  434f34:	ret
  434f38:	stp	x29, x30, [sp, #-160]!
  434f3c:	mov	x29, sp
  434f40:	str	x19, [sp, #16]
  434f44:	str	x0, [sp, #40]
  434f48:	str	x1, [sp, #32]
  434f4c:	ldr	x1, [sp, #32]
  434f50:	ldr	x0, [sp, #40]
  434f54:	bl	434d38 <ferror@plt+0x32fb8>
  434f58:	str	x0, [sp, #80]
  434f5c:	ldr	x0, [sp, #80]
  434f60:	str	x0, [sp, #112]
  434f64:	ldr	x0, [sp, #80]
  434f68:	cmp	x0, #0x0
  434f6c:	b.ne	434fa0 <ferror@plt+0x33220>  // b.any
  434f70:	ldr	x0, [sp, #40]
  434f74:	ldr	x0, [x0, #32]
  434f78:	cmp	x0, #0x0
  434f7c:	b.eq	434f90 <ferror@plt+0x33210>  // b.none
  434f80:	ldr	x0, [sp, #40]
  434f84:	ldr	w0, [x0, #4]
  434f88:	cmp	w0, #0x8
  434f8c:	b.ne	434f98 <ferror@plt+0x33218>  // b.any
  434f90:	mov	w0, #0x1                   	// #1
  434f94:	b	4354a8 <ferror@plt+0x33728>
  434f98:	mov	w0, #0x0                   	// #0
  434f9c:	b	4354a8 <ferror@plt+0x33728>
  434fa0:	ldr	x0, [sp, #40]
  434fa4:	ldr	x0, [x0, #32]
  434fa8:	str	x0, [sp, #144]
  434fac:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  434fb0:	add	x0, x0, #0x6a0
  434fb4:	bl	401d40 <gettext@plt>
  434fb8:	mov	x19, x0
  434fbc:	ldr	x1, [sp, #40]
  434fc0:	ldr	x0, [sp, #32]
  434fc4:	bl	40ee18 <ferror@plt+0xd098>
  434fc8:	mov	x1, x0
  434fcc:	mov	x0, x19
  434fd0:	bl	401cf0 <printf@plt>
  434fd4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  434fd8:	add	x0, x0, #0x96c
  434fdc:	ldr	w0, [x0]
  434fe0:	cmp	w0, #0x0
  434fe4:	b.eq	435264 <ferror@plt+0x334e4>  // b.none
  434fe8:	ldr	x0, [sp, #144]
  434fec:	str	x0, [sp, #72]
  434ff0:	str	xzr, [sp, #120]
  434ff4:	ldr	x0, [sp, #40]
  434ff8:	ldr	x0, [x0, #8]
  434ffc:	and	x0, x0, #0x800
  435000:	cmp	x0, #0x0
  435004:	b.eq	43508c <ferror@plt+0x3330c>  // b.none
  435008:	ldr	x1, [sp, #80]
  43500c:	add	x0, sp, #0x30
  435010:	ldr	x2, [sp, #144]
  435014:	bl	42092c <ferror@plt+0x1ebac>
  435018:	str	w0, [sp, #108]
  43501c:	ldr	w0, [sp, #48]
  435020:	cmp	w0, #0x1
  435024:	b.eq	435060 <ferror@plt+0x332e0>  // b.none
  435028:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43502c:	add	x0, x0, #0x6c0
  435030:	bl	401d40 <gettext@plt>
  435034:	mov	x19, x0
  435038:	ldr	x1, [sp, #40]
  43503c:	ldr	x0, [sp, #32]
  435040:	bl	40ee18 <ferror@plt+0xd098>
  435044:	mov	x1, x0
  435048:	ldr	w0, [sp, #48]
  43504c:	mov	w2, w0
  435050:	mov	x0, x19
  435054:	bl	46efd4 <warn@@Base>
  435058:	mov	w0, #0x0                   	// #0
  43505c:	b	4354a8 <ferror@plt+0x33728>
  435060:	ldr	x0, [sp, #56]
  435064:	str	x0, [sp, #120]
  435068:	ldr	x1, [sp, #80]
  43506c:	ldr	w0, [sp, #108]
  435070:	add	x0, x1, x0
  435074:	str	x0, [sp, #80]
  435078:	ldr	x1, [sp, #72]
  43507c:	ldr	w0, [sp, #108]
  435080:	sub	x0, x1, x0
  435084:	str	x0, [sp, #72]
  435088:	b	4351f8 <ferror@plt+0x33478>
  43508c:	ldr	x0, [sp, #72]
  435090:	cmp	x0, #0xc
  435094:	b.ls	4351f8 <ferror@plt+0x33478>  // b.plast
  435098:	ldr	x2, [sp, #80]
  43509c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4350a0:	add	x1, x0, #0x6f0
  4350a4:	mov	x0, x2
  4350a8:	bl	401bf0 <strcmp@plt>
  4350ac:	cmp	w0, #0x0
  4350b0:	b.ne	4351f8 <ferror@plt+0x33478>  // b.any
  4350b4:	ldr	x0, [sp, #80]
  4350b8:	add	x0, x0, #0x4
  4350bc:	ldrb	w0, [x0]
  4350c0:	and	x0, x0, #0xff
  4350c4:	str	x0, [sp, #120]
  4350c8:	ldr	x0, [sp, #120]
  4350cc:	lsl	x0, x0, #8
  4350d0:	str	x0, [sp, #120]
  4350d4:	ldr	x0, [sp, #80]
  4350d8:	add	x0, x0, #0x5
  4350dc:	ldrb	w0, [x0]
  4350e0:	and	x0, x0, #0xff
  4350e4:	ldr	x1, [sp, #120]
  4350e8:	add	x0, x1, x0
  4350ec:	str	x0, [sp, #120]
  4350f0:	ldr	x0, [sp, #120]
  4350f4:	lsl	x0, x0, #8
  4350f8:	str	x0, [sp, #120]
  4350fc:	ldr	x0, [sp, #80]
  435100:	add	x0, x0, #0x6
  435104:	ldrb	w0, [x0]
  435108:	and	x0, x0, #0xff
  43510c:	ldr	x1, [sp, #120]
  435110:	add	x0, x1, x0
  435114:	str	x0, [sp, #120]
  435118:	ldr	x0, [sp, #120]
  43511c:	lsl	x0, x0, #8
  435120:	str	x0, [sp, #120]
  435124:	ldr	x0, [sp, #80]
  435128:	add	x0, x0, #0x7
  43512c:	ldrb	w0, [x0]
  435130:	and	x0, x0, #0xff
  435134:	ldr	x1, [sp, #120]
  435138:	add	x0, x1, x0
  43513c:	str	x0, [sp, #120]
  435140:	ldr	x0, [sp, #120]
  435144:	lsl	x0, x0, #8
  435148:	str	x0, [sp, #120]
  43514c:	ldr	x0, [sp, #80]
  435150:	add	x0, x0, #0x8
  435154:	ldrb	w0, [x0]
  435158:	and	x0, x0, #0xff
  43515c:	ldr	x1, [sp, #120]
  435160:	add	x0, x1, x0
  435164:	str	x0, [sp, #120]
  435168:	ldr	x0, [sp, #120]
  43516c:	lsl	x0, x0, #8
  435170:	str	x0, [sp, #120]
  435174:	ldr	x0, [sp, #80]
  435178:	add	x0, x0, #0x9
  43517c:	ldrb	w0, [x0]
  435180:	and	x0, x0, #0xff
  435184:	ldr	x1, [sp, #120]
  435188:	add	x0, x1, x0
  43518c:	str	x0, [sp, #120]
  435190:	ldr	x0, [sp, #120]
  435194:	lsl	x0, x0, #8
  435198:	str	x0, [sp, #120]
  43519c:	ldr	x0, [sp, #80]
  4351a0:	add	x0, x0, #0xa
  4351a4:	ldrb	w0, [x0]
  4351a8:	and	x0, x0, #0xff
  4351ac:	ldr	x1, [sp, #120]
  4351b0:	add	x0, x1, x0
  4351b4:	str	x0, [sp, #120]
  4351b8:	ldr	x0, [sp, #120]
  4351bc:	lsl	x0, x0, #8
  4351c0:	str	x0, [sp, #120]
  4351c4:	ldr	x0, [sp, #80]
  4351c8:	add	x0, x0, #0xb
  4351cc:	ldrb	w0, [x0]
  4351d0:	and	x0, x0, #0xff
  4351d4:	ldr	x1, [sp, #120]
  4351d8:	add	x0, x1, x0
  4351dc:	str	x0, [sp, #120]
  4351e0:	ldr	x0, [sp, #80]
  4351e4:	add	x0, x0, #0xc
  4351e8:	str	x0, [sp, #80]
  4351ec:	ldr	x0, [sp, #72]
  4351f0:	sub	x0, x0, #0xc
  4351f4:	str	x0, [sp, #72]
  4351f8:	ldr	x0, [sp, #120]
  4351fc:	cmp	x0, #0x0
  435200:	b.eq	43525c <ferror@plt+0x334dc>  // b.none
  435204:	add	x1, sp, #0x48
  435208:	add	x0, sp, #0x50
  43520c:	mov	x2, x1
  435210:	ldr	x1, [sp, #120]
  435214:	bl	434de8 <ferror@plt+0x33068>
  435218:	cmp	w0, #0x0
  43521c:	b.eq	43522c <ferror@plt+0x334ac>  // b.none
  435220:	ldr	x0, [sp, #72]
  435224:	str	x0, [sp, #144]
  435228:	b	435264 <ferror@plt+0x334e4>
  43522c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435230:	add	x0, x0, #0x6f8
  435234:	bl	401d40 <gettext@plt>
  435238:	mov	x19, x0
  43523c:	ldr	x1, [sp, #40]
  435240:	ldr	x0, [sp, #32]
  435244:	bl	40ee18 <ferror@plt+0xd098>
  435248:	mov	x1, x0
  43524c:	mov	x0, x19
  435250:	bl	46eed4 <error@@Base>
  435254:	mov	w0, #0x0                   	// #0
  435258:	b	4354a8 <ferror@plt+0x33728>
  43525c:	ldr	x0, [sp, #112]
  435260:	str	x0, [sp, #80]
  435264:	ldr	x0, [sp, #32]
  435268:	ldr	x0, [x0, #112]
  43526c:	str	x0, [sp, #152]
  435270:	b	43532c <ferror@plt+0x335ac>
  435274:	ldr	x0, [sp, #152]
  435278:	ldr	w0, [x0, #4]
  43527c:	cmp	w0, #0x4
  435280:	b.eq	435294 <ferror@plt+0x33514>  // b.none
  435284:	ldr	x0, [sp, #152]
  435288:	ldr	w0, [x0, #4]
  43528c:	cmp	w0, #0x9
  435290:	b.ne	435308 <ferror@plt+0x33588>  // b.any
  435294:	ldr	x0, [sp, #152]
  435298:	ldr	w1, [x0, #44]
  43529c:	ldr	x0, [sp, #32]
  4352a0:	ldr	w0, [x0, #100]
  4352a4:	cmp	w1, w0
  4352a8:	b.cs	435308 <ferror@plt+0x33588>  // b.hs, b.nlast
  4352ac:	ldr	x0, [sp, #32]
  4352b0:	ldr	x2, [x0, #112]
  4352b4:	ldr	x0, [sp, #152]
  4352b8:	ldr	w0, [x0, #44]
  4352bc:	mov	w1, w0
  4352c0:	mov	x0, x1
  4352c4:	lsl	x0, x0, #2
  4352c8:	add	x0, x0, x1
  4352cc:	lsl	x0, x0, #4
  4352d0:	add	x0, x2, x0
  4352d4:	ldr	x1, [sp, #40]
  4352d8:	cmp	x1, x0
  4352dc:	b.ne	435308 <ferror@plt+0x33588>  // b.any
  4352e0:	ldr	x0, [sp, #152]
  4352e4:	ldr	x0, [x0, #32]
  4352e8:	cmp	x0, #0x0
  4352ec:	b.eq	435308 <ferror@plt+0x33588>  // b.none
  4352f0:	ldr	x0, [sp, #152]
  4352f4:	ldr	w1, [x0, #40]
  4352f8:	ldr	x0, [sp, #32]
  4352fc:	ldr	w0, [x0, #100]
  435300:	cmp	w1, w0
  435304:	b.cc	435318 <ferror@plt+0x33598>  // b.lo, b.ul, b.last
  435308:	ldr	x0, [sp, #152]
  43530c:	add	x0, x0, #0x50
  435310:	str	x0, [sp, #152]
  435314:	b	43532c <ferror@plt+0x335ac>
  435318:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43531c:	add	x0, x0, #0x720
  435320:	bl	401d40 <gettext@plt>
  435324:	bl	401cf0 <printf@plt>
  435328:	b	435360 <ferror@plt+0x335e0>
  43532c:	ldr	x0, [sp, #32]
  435330:	ldr	x2, [x0, #112]
  435334:	ldr	x0, [sp, #32]
  435338:	ldr	w0, [x0, #100]
  43533c:	mov	w1, w0
  435340:	mov	x0, x1
  435344:	lsl	x0, x0, #2
  435348:	add	x0, x0, x1
  43534c:	lsl	x0, x0, #4
  435350:	add	x0, x2, x0
  435354:	ldr	x1, [sp, #152]
  435358:	cmp	x1, x0
  43535c:	b.cc	435274 <ferror@plt+0x334f4>  // b.lo, b.ul, b.last
  435360:	ldr	x0, [sp, #80]
  435364:	str	x0, [sp, #136]
  435368:	ldr	x1, [sp, #80]
  43536c:	ldr	x0, [sp, #144]
  435370:	add	x0, x1, x0
  435374:	str	x0, [sp, #96]
  435378:	str	wzr, [sp, #132]
  43537c:	b	435468 <ferror@plt+0x336e8>
  435380:	ldr	x0, [sp, #136]
  435384:	add	x0, x0, #0x1
  435388:	str	x0, [sp, #136]
  43538c:	ldr	x1, [sp, #136]
  435390:	ldr	x0, [sp, #96]
  435394:	cmp	x1, x0
  435398:	b.cs	4353c8 <ferror@plt+0x33648>  // b.hs, b.nlast
  43539c:	ldr	x0, [sp, #136]
  4353a0:	ldrb	w0, [x0]
  4353a4:	mov	w1, w0
  4353a8:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4353ac:	add	x0, x0, #0x758
  4353b0:	sxtw	x1, w1
  4353b4:	ldrh	w0, [x0, x1, lsl #1]
  4353b8:	and	w0, w0, #0x10
  4353bc:	cmp	w0, #0x0
  4353c0:	b.eq	435380 <ferror@plt+0x33600>  // b.none
  4353c4:	b	4353cc <ferror@plt+0x3364c>
  4353c8:	nop
  4353cc:	ldr	x1, [sp, #136]
  4353d0:	ldr	x0, [sp, #96]
  4353d4:	cmp	x1, x0
  4353d8:	b.cs	435468 <ferror@plt+0x336e8>  // b.hs, b.nlast
  4353dc:	ldr	x1, [sp, #96]
  4353e0:	ldr	x0, [sp, #136]
  4353e4:	sub	x0, x1, x0
  4353e8:	str	x0, [sp, #88]
  4353ec:	ldr	x0, [sp, #80]
  4353f0:	ldr	x1, [sp, #136]
  4353f4:	sub	x0, x1, x0
  4353f8:	mov	x1, x0
  4353fc:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435400:	add	x0, x0, #0x780
  435404:	bl	401cf0 <printf@plt>
  435408:	ldr	x0, [sp, #88]
  43540c:	cmp	x0, #0x0
  435410:	b.eq	435448 <ferror@plt+0x336c8>  // b.none
  435414:	ldr	x0, [sp, #88]
  435418:	ldr	x1, [sp, #136]
  43541c:	bl	40ebc4 <ferror@plt+0xce44>
  435420:	mov	w0, #0xa                   	// #10
  435424:	bl	401d20 <putchar@plt>
  435428:	ldr	x1, [sp, #88]
  43542c:	ldr	x0, [sp, #136]
  435430:	bl	401980 <strnlen@plt>
  435434:	mov	x1, x0
  435438:	ldr	x0, [sp, #136]
  43543c:	add	x0, x0, x1
  435440:	str	x0, [sp, #136]
  435444:	b	435460 <ferror@plt+0x336e0>
  435448:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43544c:	add	x0, x0, #0x790
  435450:	bl	401d40 <gettext@plt>
  435454:	bl	401cf0 <printf@plt>
  435458:	ldr	x0, [sp, #96]
  43545c:	str	x0, [sp, #136]
  435460:	mov	w0, #0x1                   	// #1
  435464:	str	w0, [sp, #132]
  435468:	ldr	x1, [sp, #136]
  43546c:	ldr	x0, [sp, #96]
  435470:	cmp	x1, x0
  435474:	b.cc	43539c <ferror@plt+0x3361c>  // b.lo, b.ul, b.last
  435478:	ldr	w0, [sp, #132]
  43547c:	cmp	w0, #0x0
  435480:	b.ne	435494 <ferror@plt+0x33714>  // b.any
  435484:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435488:	add	x0, x0, #0x7a0
  43548c:	bl	401d40 <gettext@plt>
  435490:	bl	401cf0 <printf@plt>
  435494:	ldr	x0, [sp, #112]
  435498:	bl	401c10 <free@plt>
  43549c:	mov	w0, #0xa                   	// #10
  4354a0:	bl	401d20 <putchar@plt>
  4354a4:	mov	w0, #0x1                   	// #1
  4354a8:	ldr	x19, [sp, #16]
  4354ac:	ldp	x29, x30, [sp], #160
  4354b0:	ret
  4354b4:	stp	x29, x30, [sp, #-192]!
  4354b8:	mov	x29, sp
  4354bc:	str	x19, [sp, #16]
  4354c0:	str	x0, [sp, #56]
  4354c4:	str	x1, [sp, #48]
  4354c8:	str	w2, [sp, #44]
  4354cc:	ldr	x1, [sp, #48]
  4354d0:	ldr	x0, [sp, #56]
  4354d4:	bl	434d38 <ferror@plt+0x32fb8>
  4354d8:	str	x0, [sp, #104]
  4354dc:	ldr	x0, [sp, #104]
  4354e0:	str	x0, [sp, #128]
  4354e4:	ldr	x0, [sp, #104]
  4354e8:	cmp	x0, #0x0
  4354ec:	b.ne	435520 <ferror@plt+0x337a0>  // b.any
  4354f0:	ldr	x0, [sp, #56]
  4354f4:	ldr	x0, [x0, #32]
  4354f8:	cmp	x0, #0x0
  4354fc:	b.eq	435510 <ferror@plt+0x33790>  // b.none
  435500:	ldr	x0, [sp, #56]
  435504:	ldr	w0, [x0, #4]
  435508:	cmp	w0, #0x8
  43550c:	b.ne	435518 <ferror@plt+0x33798>  // b.any
  435510:	mov	w0, #0x1                   	// #1
  435514:	b	435a98 <ferror@plt+0x33d18>
  435518:	mov	w0, #0x0                   	// #0
  43551c:	b	435a98 <ferror@plt+0x33d18>
  435520:	ldr	x0, [sp, #56]
  435524:	ldr	x0, [x0, #32]
  435528:	str	x0, [sp, #168]
  43552c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435530:	add	x0, x0, #0x7c8
  435534:	bl	401d40 <gettext@plt>
  435538:	mov	x19, x0
  43553c:	ldr	x1, [sp, #56]
  435540:	ldr	x0, [sp, #48]
  435544:	bl	40ee18 <ferror@plt+0xd098>
  435548:	mov	x1, x0
  43554c:	mov	x0, x19
  435550:	bl	401cf0 <printf@plt>
  435554:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435558:	add	x0, x0, #0x96c
  43555c:	ldr	w0, [x0]
  435560:	cmp	w0, #0x0
  435564:	b.eq	4357e4 <ferror@plt+0x33a64>  // b.none
  435568:	ldr	x0, [sp, #168]
  43556c:	str	x0, [sp, #96]
  435570:	str	xzr, [sp, #144]
  435574:	ldr	x0, [sp, #56]
  435578:	ldr	x0, [x0, #8]
  43557c:	and	x0, x0, #0x800
  435580:	cmp	x0, #0x0
  435584:	b.eq	43560c <ferror@plt+0x3388c>  // b.none
  435588:	ldr	x1, [sp, #104]
  43558c:	add	x0, sp, #0x48
  435590:	ldr	x2, [sp, #168]
  435594:	bl	42092c <ferror@plt+0x1ebac>
  435598:	str	w0, [sp, #124]
  43559c:	ldr	w0, [sp, #72]
  4355a0:	cmp	w0, #0x1
  4355a4:	b.eq	4355e0 <ferror@plt+0x33860>  // b.none
  4355a8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4355ac:	add	x0, x0, #0x6c0
  4355b0:	bl	401d40 <gettext@plt>
  4355b4:	mov	x19, x0
  4355b8:	ldr	x1, [sp, #56]
  4355bc:	ldr	x0, [sp, #48]
  4355c0:	bl	40ee18 <ferror@plt+0xd098>
  4355c4:	mov	x1, x0
  4355c8:	ldr	w0, [sp, #72]
  4355cc:	mov	w2, w0
  4355d0:	mov	x0, x19
  4355d4:	bl	46efd4 <warn@@Base>
  4355d8:	mov	w0, #0x0                   	// #0
  4355dc:	b	435a98 <ferror@plt+0x33d18>
  4355e0:	ldr	x0, [sp, #80]
  4355e4:	str	x0, [sp, #144]
  4355e8:	ldr	x1, [sp, #104]
  4355ec:	ldr	w0, [sp, #124]
  4355f0:	add	x0, x1, x0
  4355f4:	str	x0, [sp, #104]
  4355f8:	ldr	x1, [sp, #96]
  4355fc:	ldr	w0, [sp, #124]
  435600:	sub	x0, x1, x0
  435604:	str	x0, [sp, #96]
  435608:	b	435778 <ferror@plt+0x339f8>
  43560c:	ldr	x0, [sp, #96]
  435610:	cmp	x0, #0xc
  435614:	b.ls	435778 <ferror@plt+0x339f8>  // b.plast
  435618:	ldr	x2, [sp, #104]
  43561c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435620:	add	x1, x0, #0x6f0
  435624:	mov	x0, x2
  435628:	bl	401bf0 <strcmp@plt>
  43562c:	cmp	w0, #0x0
  435630:	b.ne	435778 <ferror@plt+0x339f8>  // b.any
  435634:	ldr	x0, [sp, #104]
  435638:	add	x0, x0, #0x4
  43563c:	ldrb	w0, [x0]
  435640:	and	x0, x0, #0xff
  435644:	str	x0, [sp, #144]
  435648:	ldr	x0, [sp, #144]
  43564c:	lsl	x0, x0, #8
  435650:	str	x0, [sp, #144]
  435654:	ldr	x0, [sp, #104]
  435658:	add	x0, x0, #0x5
  43565c:	ldrb	w0, [x0]
  435660:	and	x0, x0, #0xff
  435664:	ldr	x1, [sp, #144]
  435668:	add	x0, x1, x0
  43566c:	str	x0, [sp, #144]
  435670:	ldr	x0, [sp, #144]
  435674:	lsl	x0, x0, #8
  435678:	str	x0, [sp, #144]
  43567c:	ldr	x0, [sp, #104]
  435680:	add	x0, x0, #0x6
  435684:	ldrb	w0, [x0]
  435688:	and	x0, x0, #0xff
  43568c:	ldr	x1, [sp, #144]
  435690:	add	x0, x1, x0
  435694:	str	x0, [sp, #144]
  435698:	ldr	x0, [sp, #144]
  43569c:	lsl	x0, x0, #8
  4356a0:	str	x0, [sp, #144]
  4356a4:	ldr	x0, [sp, #104]
  4356a8:	add	x0, x0, #0x7
  4356ac:	ldrb	w0, [x0]
  4356b0:	and	x0, x0, #0xff
  4356b4:	ldr	x1, [sp, #144]
  4356b8:	add	x0, x1, x0
  4356bc:	str	x0, [sp, #144]
  4356c0:	ldr	x0, [sp, #144]
  4356c4:	lsl	x0, x0, #8
  4356c8:	str	x0, [sp, #144]
  4356cc:	ldr	x0, [sp, #104]
  4356d0:	add	x0, x0, #0x8
  4356d4:	ldrb	w0, [x0]
  4356d8:	and	x0, x0, #0xff
  4356dc:	ldr	x1, [sp, #144]
  4356e0:	add	x0, x1, x0
  4356e4:	str	x0, [sp, #144]
  4356e8:	ldr	x0, [sp, #144]
  4356ec:	lsl	x0, x0, #8
  4356f0:	str	x0, [sp, #144]
  4356f4:	ldr	x0, [sp, #104]
  4356f8:	add	x0, x0, #0x9
  4356fc:	ldrb	w0, [x0]
  435700:	and	x0, x0, #0xff
  435704:	ldr	x1, [sp, #144]
  435708:	add	x0, x1, x0
  43570c:	str	x0, [sp, #144]
  435710:	ldr	x0, [sp, #144]
  435714:	lsl	x0, x0, #8
  435718:	str	x0, [sp, #144]
  43571c:	ldr	x0, [sp, #104]
  435720:	add	x0, x0, #0xa
  435724:	ldrb	w0, [x0]
  435728:	and	x0, x0, #0xff
  43572c:	ldr	x1, [sp, #144]
  435730:	add	x0, x1, x0
  435734:	str	x0, [sp, #144]
  435738:	ldr	x0, [sp, #144]
  43573c:	lsl	x0, x0, #8
  435740:	str	x0, [sp, #144]
  435744:	ldr	x0, [sp, #104]
  435748:	add	x0, x0, #0xb
  43574c:	ldrb	w0, [x0]
  435750:	and	x0, x0, #0xff
  435754:	ldr	x1, [sp, #144]
  435758:	add	x0, x1, x0
  43575c:	str	x0, [sp, #144]
  435760:	ldr	x0, [sp, #104]
  435764:	add	x0, x0, #0xc
  435768:	str	x0, [sp, #104]
  43576c:	ldr	x0, [sp, #96]
  435770:	sub	x0, x0, #0xc
  435774:	str	x0, [sp, #96]
  435778:	ldr	x0, [sp, #144]
  43577c:	cmp	x0, #0x0
  435780:	b.eq	4357dc <ferror@plt+0x33a5c>  // b.none
  435784:	add	x1, sp, #0x60
  435788:	add	x0, sp, #0x68
  43578c:	mov	x2, x1
  435790:	ldr	x1, [sp, #144]
  435794:	bl	434de8 <ferror@plt+0x33068>
  435798:	cmp	w0, #0x0
  43579c:	b.eq	4357ac <ferror@plt+0x33a2c>  // b.none
  4357a0:	ldr	x0, [sp, #96]
  4357a4:	str	x0, [sp, #168]
  4357a8:	b	4357e4 <ferror@plt+0x33a64>
  4357ac:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4357b0:	add	x0, x0, #0x6f8
  4357b4:	bl	401d40 <gettext@plt>
  4357b8:	mov	x19, x0
  4357bc:	ldr	x1, [sp, #56]
  4357c0:	ldr	x0, [sp, #48]
  4357c4:	bl	40ee18 <ferror@plt+0xd098>
  4357c8:	mov	x1, x0
  4357cc:	mov	x0, x19
  4357d0:	bl	46eed4 <error@@Base>
  4357d4:	mov	w0, #0x0                   	// #0
  4357d8:	b	435a98 <ferror@plt+0x33d18>
  4357dc:	ldr	x0, [sp, #128]
  4357e0:	str	x0, [sp, #104]
  4357e4:	ldr	w0, [sp, #44]
  4357e8:	cmp	w0, #0x0
  4357ec:	b.eq	435820 <ferror@plt+0x33aa0>  // b.none
  4357f0:	ldr	x0, [sp, #104]
  4357f4:	mov	x5, #0x0                   	// #0
  4357f8:	mov	x4, #0x0                   	// #0
  4357fc:	ldr	x3, [sp, #168]
  435800:	mov	x2, x0
  435804:	ldr	x1, [sp, #56]
  435808:	ldr	x0, [sp, #48]
  43580c:	bl	4342b0 <ferror@plt+0x32530>
  435810:	cmp	w0, #0x0
  435814:	b.ne	43591c <ferror@plt+0x33b9c>  // b.any
  435818:	mov	w0, #0x0                   	// #0
  43581c:	b	435a98 <ferror@plt+0x33d18>
  435820:	ldr	x0, [sp, #48]
  435824:	ldr	x0, [x0, #112]
  435828:	str	x0, [sp, #184]
  43582c:	b	4358e8 <ferror@plt+0x33b68>
  435830:	ldr	x0, [sp, #184]
  435834:	ldr	w0, [x0, #4]
  435838:	cmp	w0, #0x4
  43583c:	b.eq	435850 <ferror@plt+0x33ad0>  // b.none
  435840:	ldr	x0, [sp, #184]
  435844:	ldr	w0, [x0, #4]
  435848:	cmp	w0, #0x9
  43584c:	b.ne	4358c4 <ferror@plt+0x33b44>  // b.any
  435850:	ldr	x0, [sp, #184]
  435854:	ldr	w1, [x0, #44]
  435858:	ldr	x0, [sp, #48]
  43585c:	ldr	w0, [x0, #100]
  435860:	cmp	w1, w0
  435864:	b.cs	4358c4 <ferror@plt+0x33b44>  // b.hs, b.nlast
  435868:	ldr	x0, [sp, #48]
  43586c:	ldr	x2, [x0, #112]
  435870:	ldr	x0, [sp, #184]
  435874:	ldr	w0, [x0, #44]
  435878:	mov	w1, w0
  43587c:	mov	x0, x1
  435880:	lsl	x0, x0, #2
  435884:	add	x0, x0, x1
  435888:	lsl	x0, x0, #4
  43588c:	add	x0, x2, x0
  435890:	ldr	x1, [sp, #56]
  435894:	cmp	x1, x0
  435898:	b.ne	4358c4 <ferror@plt+0x33b44>  // b.any
  43589c:	ldr	x0, [sp, #184]
  4358a0:	ldr	x0, [x0, #32]
  4358a4:	cmp	x0, #0x0
  4358a8:	b.eq	4358c4 <ferror@plt+0x33b44>  // b.none
  4358ac:	ldr	x0, [sp, #184]
  4358b0:	ldr	w1, [x0, #40]
  4358b4:	ldr	x0, [sp, #48]
  4358b8:	ldr	w0, [x0, #100]
  4358bc:	cmp	w1, w0
  4358c0:	b.cc	4358d4 <ferror@plt+0x33b54>  // b.lo, b.ul, b.last
  4358c4:	ldr	x0, [sp, #184]
  4358c8:	add	x0, x0, #0x50
  4358cc:	str	x0, [sp, #184]
  4358d0:	b	4358e8 <ferror@plt+0x33b68>
  4358d4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4358d8:	add	x0, x0, #0x7e8
  4358dc:	bl	401d40 <gettext@plt>
  4358e0:	bl	401cf0 <printf@plt>
  4358e4:	b	43591c <ferror@plt+0x33b9c>
  4358e8:	ldr	x0, [sp, #48]
  4358ec:	ldr	x2, [x0, #112]
  4358f0:	ldr	x0, [sp, #48]
  4358f4:	ldr	w0, [x0, #100]
  4358f8:	mov	w1, w0
  4358fc:	mov	x0, x1
  435900:	lsl	x0, x0, #2
  435904:	add	x0, x0, x1
  435908:	lsl	x0, x0, #4
  43590c:	add	x0, x2, x0
  435910:	ldr	x1, [sp, #184]
  435914:	cmp	x1, x0
  435918:	b.cc	435830 <ferror@plt+0x33ab0>  // b.lo, b.ul, b.last
  43591c:	ldr	x0, [sp, #56]
  435920:	ldr	x0, [x0, #16]
  435924:	str	x0, [sp, #160]
  435928:	ldr	x0, [sp, #168]
  43592c:	str	x0, [sp, #176]
  435930:	ldr	x0, [sp, #104]
  435934:	str	x0, [sp, #152]
  435938:	b	435a78 <ferror@plt+0x33cf8>
  43593c:	ldr	x2, [sp, #176]
  435940:	ldr	x1, [sp, #176]
  435944:	mov	x0, #0x10                  	// #16
  435948:	cmp	x2, #0x10
  43594c:	csel	x0, x1, x0, ls  // ls = plast
  435950:	str	w0, [sp, #120]
  435954:	ldr	x1, [sp, #160]
  435958:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43595c:	add	x0, x0, #0x848
  435960:	bl	401cf0 <printf@plt>
  435964:	str	wzr, [sp, #140]
  435968:	b	4359d0 <ferror@plt+0x33c50>
  43596c:	ldr	w1, [sp, #140]
  435970:	ldr	w0, [sp, #120]
  435974:	cmp	w1, w0
  435978:	b.ge	4359a0 <ferror@plt+0x33c20>  // b.tcont
  43597c:	ldrsw	x0, [sp, #140]
  435980:	ldr	x1, [sp, #152]
  435984:	add	x0, x1, x0
  435988:	ldrb	w0, [x0]
  43598c:	mov	w1, w0
  435990:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435994:	add	x0, x0, #0x858
  435998:	bl	401cf0 <printf@plt>
  43599c:	b	4359ac <ferror@plt+0x33c2c>
  4359a0:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4359a4:	add	x0, x0, #0x610
  4359a8:	bl	401cf0 <printf@plt>
  4359ac:	ldr	w0, [sp, #140]
  4359b0:	and	w0, w0, #0x3
  4359b4:	cmp	w0, #0x3
  4359b8:	b.ne	4359c4 <ferror@plt+0x33c44>  // b.any
  4359bc:	mov	w0, #0x20                  	// #32
  4359c0:	bl	401d20 <putchar@plt>
  4359c4:	ldr	w0, [sp, #140]
  4359c8:	add	w0, w0, #0x1
  4359cc:	str	w0, [sp, #140]
  4359d0:	ldr	w0, [sp, #140]
  4359d4:	cmp	w0, #0xf
  4359d8:	b.le	43596c <ferror@plt+0x33bec>
  4359dc:	str	wzr, [sp, #140]
  4359e0:	b	435a30 <ferror@plt+0x33cb0>
  4359e4:	ldrsw	x0, [sp, #140]
  4359e8:	ldr	x1, [sp, #152]
  4359ec:	add	x0, x1, x0
  4359f0:	ldrb	w0, [x0]
  4359f4:	str	w0, [sp, #116]
  4359f8:	ldr	w0, [sp, #116]
  4359fc:	cmp	w0, #0x1f
  435a00:	b.le	435a1c <ferror@plt+0x33c9c>
  435a04:	ldr	w0, [sp, #116]
  435a08:	cmp	w0, #0x7e
  435a0c:	b.gt	435a1c <ferror@plt+0x33c9c>
  435a10:	ldr	w0, [sp, #116]
  435a14:	bl	401d20 <putchar@plt>
  435a18:	b	435a24 <ferror@plt+0x33ca4>
  435a1c:	mov	w0, #0x2e                  	// #46
  435a20:	bl	401d20 <putchar@plt>
  435a24:	ldr	w0, [sp, #140]
  435a28:	add	w0, w0, #0x1
  435a2c:	str	w0, [sp, #140]
  435a30:	ldr	w1, [sp, #140]
  435a34:	ldr	w0, [sp, #120]
  435a38:	cmp	w1, w0
  435a3c:	b.lt	4359e4 <ferror@plt+0x33c64>  // b.tstop
  435a40:	mov	w0, #0xa                   	// #10
  435a44:	bl	401d20 <putchar@plt>
  435a48:	ldrsw	x0, [sp, #120]
  435a4c:	ldr	x1, [sp, #152]
  435a50:	add	x0, x1, x0
  435a54:	str	x0, [sp, #152]
  435a58:	ldrsw	x0, [sp, #120]
  435a5c:	ldr	x1, [sp, #160]
  435a60:	add	x0, x1, x0
  435a64:	str	x0, [sp, #160]
  435a68:	ldrsw	x0, [sp, #120]
  435a6c:	ldr	x1, [sp, #176]
  435a70:	sub	x0, x1, x0
  435a74:	str	x0, [sp, #176]
  435a78:	ldr	x0, [sp, #176]
  435a7c:	cmp	x0, #0x0
  435a80:	b.ne	43593c <ferror@plt+0x33bbc>  // b.any
  435a84:	ldr	x0, [sp, #128]
  435a88:	bl	401c10 <free@plt>
  435a8c:	mov	w0, #0xa                   	// #10
  435a90:	bl	401d20 <putchar@plt>
  435a94:	mov	w0, #0x1                   	// #1
  435a98:	ldr	x19, [sp, #16]
  435a9c:	ldp	x29, x30, [sp], #192
  435aa0:	ret
  435aa4:	stp	x29, x30, [sp, #-48]!
  435aa8:	mov	x29, sp
  435aac:	str	x0, [sp, #40]
  435ab0:	str	x1, [sp, #32]
  435ab4:	str	x2, [sp, #24]
  435ab8:	ldr	x0, [sp, #32]
  435abc:	cmp	x0, #0x0
  435ac0:	b.ne	435ad4 <ferror@plt+0x33d54>  // b.any
  435ac4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  435ac8:	add	x0, x0, #0xf68
  435acc:	bl	401d40 <gettext@plt>
  435ad0:	b	435b38 <ferror@plt+0x33db8>
  435ad4:	ldr	x0, [sp, #24]
  435ad8:	ldr	x0, [x0, #128]
  435adc:	cmp	x0, #0x0
  435ae0:	b.ne	435af4 <ferror@plt+0x33d74>  // b.any
  435ae4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  435ae8:	add	x0, x0, #0xf70
  435aec:	bl	401d40 <gettext@plt>
  435af0:	b	435b38 <ferror@plt+0x33db8>
  435af4:	ldr	x0, [sp, #32]
  435af8:	ldr	w0, [x0]
  435afc:	mov	w1, w0
  435b00:	ldr	x0, [sp, #24]
  435b04:	ldr	x0, [x0, #136]
  435b08:	cmp	x1, x0
  435b0c:	b.cc	435b20 <ferror@plt+0x33da0>  // b.lo, b.ul, b.last
  435b10:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  435b14:	add	x0, x0, #0xf80
  435b18:	bl	401d40 <gettext@plt>
  435b1c:	b	435b38 <ferror@plt+0x33db8>
  435b20:	ldr	x0, [sp, #24]
  435b24:	ldr	x1, [x0, #128]
  435b28:	ldr	x0, [sp, #32]
  435b2c:	ldr	w0, [x0]
  435b30:	mov	w0, w0
  435b34:	add	x0, x1, x0
  435b38:	ldr	x1, [sp, #40]
  435b3c:	str	x0, [x1]
  435b40:	ldr	x0, [sp, #32]
  435b44:	ldr	x1, [x0, #32]
  435b48:	ldr	x0, [sp, #40]
  435b4c:	str	x1, [x0, #16]
  435b50:	ldr	x0, [sp, #32]
  435b54:	ldr	x1, [x0, #56]
  435b58:	ldr	x0, [sp, #40]
  435b5c:	str	x1, [x0, #24]
  435b60:	ldr	x0, [sp, #40]
  435b64:	ldp	x29, x30, [sp], #48
  435b68:	ret
  435b6c:	stp	x29, x30, [sp, #-64]!
  435b70:	mov	x29, sp
  435b74:	str	w0, [sp, #44]
  435b78:	str	x1, [sp, #32]
  435b7c:	str	x2, [sp, #24]
  435b80:	ldr	x0, [sp, #24]
  435b84:	str	x0, [sp, #56]
  435b88:	add	x4, sp, #0x30
  435b8c:	ldr	x3, [sp, #32]
  435b90:	ldr	x2, [sp, #56]
  435b94:	adrp	x0, 496000 <warn@@Base+0x2702c>
  435b98:	add	x1, x0, #0xe68
  435b9c:	mov	x0, x4
  435ba0:	bl	401a00 <asprintf@plt>
  435ba4:	cmp	w0, #0x0
  435ba8:	b.ge	435bb4 <ferror@plt+0x33e34>  // b.tcont
  435bac:	ldr	x0, [sp, #32]
  435bb0:	b	435bb8 <ferror@plt+0x33e38>
  435bb4:	ldr	x0, [sp, #48]
  435bb8:	ldp	x29, x30, [sp], #64
  435bbc:	ret
  435bc0:	stp	x29, x30, [sp, #-384]!
  435bc4:	mov	x29, sp
  435bc8:	stp	x19, x20, [sp, #16]
  435bcc:	str	x0, [sp, #40]
  435bd0:	str	x1, [sp, #32]
  435bd4:	str	xzr, [sp, #296]
  435bd8:	str	xzr, [sp, #288]
  435bdc:	str	xzr, [sp, #280]
  435be0:	str	xzr, [sp, #272]
  435be4:	str	xzr, [sp, #376]
  435be8:	str	xzr, [sp, #368]
  435bec:	str	xzr, [sp, #360]
  435bf0:	str	xzr, [sp, #352]
  435bf4:	str	xzr, [sp, #344]
  435bf8:	str	xzr, [sp, #336]
  435bfc:	str	xzr, [sp, #328]
  435c00:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435c04:	add	x1, x0, #0x958
  435c08:	add	x0, sp, #0x48
  435c0c:	ldp	x2, x3, [x1]
  435c10:	stp	x2, x3, [x0]
  435c14:	ldp	x2, x3, [x1, #16]
  435c18:	stp	x2, x3, [x0, #16]
  435c1c:	ldp	x2, x3, [x1, #32]
  435c20:	stp	x2, x3, [x0, #32]
  435c24:	ldp	x2, x3, [x1, #48]
  435c28:	stp	x2, x3, [x0, #48]
  435c2c:	str	wzr, [sp, #316]
  435c30:	add	x0, sp, #0xe8
  435c34:	ldr	x2, [sp, #32]
  435c38:	ldr	x1, [sp, #40]
  435c3c:	bl	435aa4 <ferror@plt+0x33d24>
  435c40:	ldr	x1, [sp, #32]
  435c44:	ldr	x0, [sp, #40]
  435c48:	bl	434d38 <ferror@plt+0x32fb8>
  435c4c:	str	x0, [sp, #272]
  435c50:	ldr	x0, [sp, #272]
  435c54:	str	x0, [sp, #240]
  435c58:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435c5c:	add	x0, x0, #0x978
  435c60:	ldr	x0, [x0]
  435c64:	cmp	x0, #0x0
  435c68:	b.ne	435c88 <ferror@plt+0x33f08>  // b.any
  435c6c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435c70:	add	x0, x0, #0x860
  435c74:	bl	401b30 <strdup@plt>
  435c78:	mov	x1, x0
  435c7c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435c80:	add	x0, x0, #0x978
  435c84:	str	x1, [x0]
  435c88:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435c8c:	add	x0, x0, #0x980
  435c90:	ldr	x0, [x0]
  435c94:	cmp	x0, #0x0
  435c98:	b.ne	435cb8 <ferror@plt+0x33f38>  // b.any
  435c9c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435ca0:	add	x0, x0, #0x868
  435ca4:	bl	401b30 <strdup@plt>
  435ca8:	mov	x1, x0
  435cac:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435cb0:	add	x0, x0, #0x980
  435cb4:	str	x1, [x0]
  435cb8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435cbc:	add	x0, x0, #0x978
  435cc0:	ldr	x0, [x0]
  435cc4:	cmp	x0, #0x0
  435cc8:	b.eq	435da0 <ferror@plt+0x34020>  // b.none
  435ccc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435cd0:	add	x0, x0, #0x978
  435cd4:	ldr	x0, [x0]
  435cd8:	ldrb	w0, [x0]
  435cdc:	cmp	w0, #0x0
  435ce0:	b.eq	435da0 <ferror@plt+0x34020>  // b.none
  435ce4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435ce8:	add	x0, x0, #0x978
  435cec:	ldr	x0, [x0]
  435cf0:	mov	x1, x0
  435cf4:	ldr	x0, [sp, #32]
  435cf8:	bl	40f0d4 <ferror@plt+0xd354>
  435cfc:	str	x0, [sp, #288]
  435d00:	ldr	x0, [sp, #288]
  435d04:	cmp	x0, #0x0
  435d08:	b.ne	435d38 <ferror@plt+0x33fb8>  // b.any
  435d0c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435d10:	add	x0, x0, #0x870
  435d14:	bl	401d40 <gettext@plt>
  435d18:	mov	x2, x0
  435d1c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435d20:	add	x0, x0, #0x978
  435d24:	ldr	x0, [x0]
  435d28:	mov	x1, x0
  435d2c:	mov	x0, x2
  435d30:	bl	46eed4 <error@@Base>
  435d34:	b	43613c <ferror@plt+0x343bc>
  435d38:	ldr	x0, [sp, #288]
  435d3c:	ldr	x0, [x0, #24]
  435d40:	mov	x20, x0
  435d44:	ldr	x0, [sp, #288]
  435d48:	ldr	x19, [x0, #32]
  435d4c:	adrp	x0, 492000 <warn@@Base+0x2302c>
  435d50:	add	x0, x0, #0xe60
  435d54:	bl	401d40 <gettext@plt>
  435d58:	mov	x5, x0
  435d5c:	mov	x4, x19
  435d60:	mov	x3, #0x1                   	// #1
  435d64:	mov	x2, x20
  435d68:	ldr	x1, [sp, #32]
  435d6c:	mov	x0, #0x0                   	// #0
  435d70:	bl	40e704 <ferror@plt+0xc984>
  435d74:	str	x0, [sp, #376]
  435d78:	ldr	x0, [sp, #376]
  435d7c:	cmp	x0, #0x0
  435d80:	b.eq	436128 <ferror@plt+0x343a8>  // b.none
  435d84:	add	x0, sp, #0xc8
  435d88:	ldr	x2, [sp, #32]
  435d8c:	ldr	x1, [sp, #288]
  435d90:	bl	435aa4 <ferror@plt+0x33d24>
  435d94:	str	x0, [sp, #352]
  435d98:	ldr	x0, [sp, #376]
  435d9c:	str	x0, [sp, #208]
  435da0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435da4:	add	x0, x0, #0x980
  435da8:	ldr	x0, [x0]
  435dac:	cmp	x0, #0x0
  435db0:	b.eq	435e88 <ferror@plt+0x34108>  // b.none
  435db4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435db8:	add	x0, x0, #0x978
  435dbc:	ldr	x0, [x0]
  435dc0:	ldrb	w0, [x0]
  435dc4:	cmp	w0, #0x0
  435dc8:	b.eq	435e88 <ferror@plt+0x34108>  // b.none
  435dcc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435dd0:	add	x0, x0, #0x980
  435dd4:	ldr	x0, [x0]
  435dd8:	mov	x1, x0
  435ddc:	ldr	x0, [sp, #32]
  435de0:	bl	40f0d4 <ferror@plt+0xd354>
  435de4:	str	x0, [sp, #280]
  435de8:	ldr	x0, [sp, #280]
  435dec:	cmp	x0, #0x0
  435df0:	b.ne	435e20 <ferror@plt+0x340a0>  // b.any
  435df4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435df8:	add	x0, x0, #0x890
  435dfc:	bl	401d40 <gettext@plt>
  435e00:	mov	x2, x0
  435e04:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435e08:	add	x0, x0, #0x980
  435e0c:	ldr	x0, [x0]
  435e10:	mov	x1, x0
  435e14:	mov	x0, x2
  435e18:	bl	46eed4 <error@@Base>
  435e1c:	b	43613c <ferror@plt+0x343bc>
  435e20:	ldr	x0, [sp, #280]
  435e24:	ldr	x0, [x0, #24]
  435e28:	mov	x20, x0
  435e2c:	ldr	x0, [sp, #280]
  435e30:	ldr	x19, [x0, #32]
  435e34:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435e38:	add	x0, x0, #0x8b8
  435e3c:	bl	401d40 <gettext@plt>
  435e40:	mov	x5, x0
  435e44:	mov	x4, x19
  435e48:	mov	x3, #0x1                   	// #1
  435e4c:	mov	x2, x20
  435e50:	ldr	x1, [sp, #32]
  435e54:	mov	x0, #0x0                   	// #0
  435e58:	bl	40e704 <ferror@plt+0xc984>
  435e5c:	str	x0, [sp, #368]
  435e60:	ldr	x0, [sp, #368]
  435e64:	cmp	x0, #0x0
  435e68:	b.eq	436130 <ferror@plt+0x343b0>  // b.none
  435e6c:	add	x0, sp, #0xa8
  435e70:	ldr	x2, [sp, #32]
  435e74:	ldr	x1, [sp, #280]
  435e78:	bl	435aa4 <ferror@plt+0x33d24>
  435e7c:	str	x0, [sp, #344]
  435e80:	ldr	x0, [sp, #368]
  435e84:	str	x0, [sp, #176]
  435e88:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435e8c:	add	x0, x0, #0x970
  435e90:	ldr	x0, [x0]
  435e94:	cmp	x0, #0x0
  435e98:	b.eq	435f54 <ferror@plt+0x341d4>  // b.none
  435e9c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435ea0:	add	x0, x0, #0x970
  435ea4:	ldr	x0, [x0]
  435ea8:	mov	x1, x0
  435eac:	ldr	x0, [sp, #32]
  435eb0:	bl	40f0d4 <ferror@plt+0xd354>
  435eb4:	str	x0, [sp, #296]
  435eb8:	ldr	x0, [sp, #296]
  435ebc:	cmp	x0, #0x0
  435ec0:	b.ne	435ef0 <ferror@plt+0x34170>  // b.any
  435ec4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435ec8:	add	x0, x0, #0x8c0
  435ecc:	bl	401d40 <gettext@plt>
  435ed0:	mov	x2, x0
  435ed4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  435ed8:	add	x0, x0, #0x970
  435edc:	ldr	x0, [x0]
  435ee0:	mov	x1, x0
  435ee4:	mov	x0, x2
  435ee8:	bl	46eed4 <error@@Base>
  435eec:	b	43613c <ferror@plt+0x343bc>
  435ef0:	ldr	x0, [sp, #296]
  435ef4:	ldr	x0, [x0, #24]
  435ef8:	mov	x20, x0
  435efc:	ldr	x0, [sp, #296]
  435f00:	ldr	x19, [x0, #32]
  435f04:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435f08:	add	x0, x0, #0x8e0
  435f0c:	bl	401d40 <gettext@plt>
  435f10:	mov	x5, x0
  435f14:	mov	x4, x19
  435f18:	mov	x3, #0x1                   	// #1
  435f1c:	mov	x2, x20
  435f20:	ldr	x1, [sp, #32]
  435f24:	mov	x0, #0x0                   	// #0
  435f28:	bl	40e704 <ferror@plt+0xc984>
  435f2c:	str	x0, [sp, #360]
  435f30:	ldr	x0, [sp, #360]
  435f34:	cmp	x0, #0x0
  435f38:	b.eq	436138 <ferror@plt+0x343b8>  // b.none
  435f3c:	add	x0, sp, #0x88
  435f40:	ldr	x2, [sp, #32]
  435f44:	ldr	x1, [sp, #296]
  435f48:	bl	435aa4 <ferror@plt+0x33d24>
  435f4c:	ldr	x0, [sp, #360]
  435f50:	str	x0, [sp, #144]
  435f54:	add	x1, sp, #0x44
  435f58:	add	x0, sp, #0xe8
  435f5c:	mov	x3, x1
  435f60:	ldr	x2, [sp, #344]
  435f64:	ldr	x1, [sp, #352]
  435f68:	bl	401b90 <ctf_bufopen@plt>
  435f6c:	str	x0, [sp, #336]
  435f70:	ldr	x0, [sp, #336]
  435f74:	cmp	x0, #0x0
  435f78:	b.ne	435fa4 <ferror@plt+0x34224>  // b.any
  435f7c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435f80:	add	x0, x0, #0x8f0
  435f84:	bl	401d40 <gettext@plt>
  435f88:	mov	x19, x0
  435f8c:	ldr	w0, [sp, #68]
  435f90:	bl	401a10 <ctf_errmsg@plt>
  435f94:	mov	x1, x0
  435f98:	mov	x0, x19
  435f9c:	bl	46eed4 <error@@Base>
  435fa0:	b	43613c <ferror@plt+0x343bc>
  435fa4:	ldr	x0, [sp, #360]
  435fa8:	cmp	x0, #0x0
  435fac:	b.eq	43600c <ferror@plt+0x3428c>  // b.none
  435fb0:	add	x1, sp, #0x44
  435fb4:	add	x0, sp, #0x88
  435fb8:	mov	x3, x1
  435fbc:	ldr	x2, [sp, #344]
  435fc0:	ldr	x1, [sp, #352]
  435fc4:	bl	401b90 <ctf_bufopen@plt>
  435fc8:	str	x0, [sp, #328]
  435fcc:	ldr	x0, [sp, #328]
  435fd0:	cmp	x0, #0x0
  435fd4:	b.ne	436000 <ferror@plt+0x34280>  // b.any
  435fd8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  435fdc:	add	x0, x0, #0x8f0
  435fe0:	bl	401d40 <gettext@plt>
  435fe4:	mov	x19, x0
  435fe8:	ldr	w0, [sp, #68]
  435fec:	bl	401a10 <ctf_errmsg@plt>
  435ff0:	mov	x1, x0
  435ff4:	mov	x0, x19
  435ff8:	bl	46eed4 <error@@Base>
  435ffc:	b	43613c <ferror@plt+0x343bc>
  436000:	ldr	x1, [sp, #328]
  436004:	ldr	x0, [sp, #336]
  436008:	bl	401d50 <ctf_import@plt>
  43600c:	mov	w0, #0x1                   	// #1
  436010:	str	w0, [sp, #316]
  436014:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  436018:	add	x0, x0, #0x908
  43601c:	bl	401d40 <gettext@plt>
  436020:	mov	x19, x0
  436024:	ldr	x1, [sp, #40]
  436028:	ldr	x0, [sp, #32]
  43602c:	bl	40ee18 <ferror@plt+0xd098>
  436030:	mov	x1, x0
  436034:	mov	x0, x19
  436038:	bl	401cf0 <printf@plt>
  43603c:	str	xzr, [sp, #304]
  436040:	add	x0, sp, #0x48
  436044:	str	x0, [sp, #320]
  436048:	b	436110 <ferror@plt+0x34390>
  43604c:	str	xzr, [sp, #56]
  436050:	ldr	x0, [sp, #320]
  436054:	ldr	x0, [x0]
  436058:	mov	x1, x0
  43605c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  436060:	add	x0, x0, #0x928
  436064:	bl	401cf0 <printf@plt>
  436068:	b	43607c <ferror@plt+0x342fc>
  43606c:	ldr	x0, [sp, #264]
  436070:	bl	401bb0 <puts@plt>
  436074:	ldr	x0, [sp, #264]
  436078:	bl	401c10 <free@plt>
  43607c:	ldr	x0, [sp, #304]
  436080:	mov	w2, w0
  436084:	add	x1, sp, #0x38
  436088:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43608c:	add	x4, x0, #0x930
  436090:	adrp	x0, 435000 <ferror@plt+0x33280>
  436094:	add	x3, x0, #0xb6c
  436098:	ldr	x0, [sp, #336]
  43609c:	bl	401a40 <ctf_dump@plt>
  4360a0:	str	x0, [sp, #264]
  4360a4:	ldr	x0, [sp, #264]
  4360a8:	cmp	x0, #0x0
  4360ac:	b.ne	43606c <ferror@plt+0x342ec>  // b.any
  4360b0:	ldr	x0, [sp, #336]
  4360b4:	bl	4019a0 <ctf_errno@plt>
  4360b8:	cmp	w0, #0x0
  4360bc:	b.eq	4360f8 <ferror@plt+0x34378>  // b.none
  4360c0:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4360c4:	add	x0, x0, #0x938
  4360c8:	bl	401d40 <gettext@plt>
  4360cc:	mov	x20, x0
  4360d0:	ldr	x0, [sp, #320]
  4360d4:	ldr	x19, [x0]
  4360d8:	ldr	x0, [sp, #336]
  4360dc:	bl	4019a0 <ctf_errno@plt>
  4360e0:	bl	401a10 <ctf_errmsg@plt>
  4360e4:	mov	x2, x0
  4360e8:	mov	x1, x19
  4360ec:	mov	x0, x20
  4360f0:	bl	46eed4 <error@@Base>
  4360f4:	str	wzr, [sp, #316]
  4360f8:	ldr	x0, [sp, #320]
  4360fc:	add	x0, x0, #0x8
  436100:	str	x0, [sp, #320]
  436104:	ldr	x0, [sp, #304]
  436108:	add	x0, x0, #0x1
  43610c:	str	x0, [sp, #304]
  436110:	ldr	x0, [sp, #320]
  436114:	ldr	x0, [x0]
  436118:	ldrb	w0, [x0]
  43611c:	cmp	w0, #0x0
  436120:	b.ne	43604c <ferror@plt+0x342cc>  // b.any
  436124:	b	43613c <ferror@plt+0x343bc>
  436128:	nop
  43612c:	b	43613c <ferror@plt+0x343bc>
  436130:	nop
  436134:	b	43613c <ferror@plt+0x343bc>
  436138:	nop
  43613c:	ldr	x0, [sp, #336]
  436140:	bl	401c30 <ctf_file_close@plt>
  436144:	ldr	x0, [sp, #328]
  436148:	bl	401c30 <ctf_file_close@plt>
  43614c:	ldr	x0, [sp, #360]
  436150:	bl	401c10 <free@plt>
  436154:	ldr	x0, [sp, #272]
  436158:	bl	401c10 <free@plt>
  43615c:	ldr	x0, [sp, #376]
  436160:	bl	401c10 <free@plt>
  436164:	ldr	x0, [sp, #368]
  436168:	bl	401c10 <free@plt>
  43616c:	ldr	w0, [sp, #316]
  436170:	ldp	x19, x20, [sp, #16]
  436174:	ldp	x29, x30, [sp], #384
  436178:	ret
  43617c:	stp	x29, x30, [sp, #-208]!
  436180:	mov	x29, sp
  436184:	str	x19, [sp, #16]
  436188:	str	w0, [sp, #60]
  43618c:	str	x1, [sp, #48]
  436190:	str	x2, [sp, #40]
  436194:	ldr	w1, [sp, #60]
  436198:	mov	x0, x1
  43619c:	lsl	x0, x0, #3
  4361a0:	sub	x0, x0, x1
  4361a4:	lsl	x0, x0, #4
  4361a8:	adrp	x1, 4c7000 <warn@@Base+0x5802c>
  4361ac:	add	x1, x1, #0x408
  4361b0:	add	x0, x0, x1
  4361b4:	str	x0, [sp, #192]
  4361b8:	ldr	x0, [sp, #40]
  4361bc:	str	x0, [sp, #184]
  4361c0:	ldr	x0, [sp, #192]
  4361c4:	ldr	x0, [x0, #32]
  4361c8:	cmp	x0, #0x0
  4361cc:	b.eq	436208 <ferror@plt+0x34488>  // b.none
  4361d0:	ldr	x0, [sp, #192]
  4361d4:	ldr	x2, [x0, #24]
  4361d8:	ldr	x0, [sp, #184]
  4361dc:	ldr	x0, [x0]
  4361e0:	mov	x1, x0
  4361e4:	mov	x0, x2
  4361e8:	bl	401bf0 <strcmp@plt>
  4361ec:	cmp	w0, #0x0
  4361f0:	b.ne	4361fc <ferror@plt+0x3447c>  // b.any
  4361f4:	mov	w0, #0x1                   	// #1
  4361f8:	b	436648 <ferror@plt+0x348c8>
  4361fc:	ldr	x0, [sp, #192]
  436200:	ldr	x0, [x0, #32]
  436204:	bl	401c10 <free@plt>
  436208:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43620c:	add	x0, x0, #0x998
  436210:	bl	401d40 <gettext@plt>
  436214:	mov	x2, x0
  436218:	ldr	x0, [sp, #192]
  43621c:	ldr	x1, [x0, #16]
  436220:	add	x0, sp, #0x70
  436224:	mov	x3, x1
  436228:	mov	x1, #0x40                  	// #64
  43622c:	bl	401a20 <snprintf@plt>
  436230:	ldr	x0, [sp, #48]
  436234:	ldr	x1, [x0, #16]
  436238:	ldr	x0, [sp, #192]
  43623c:	str	x1, [x0, #40]
  436240:	ldr	x0, [sp, #192]
  436244:	str	xzr, [x0, #80]
  436248:	ldr	x0, [sp, #184]
  43624c:	ldr	x1, [x0]
  436250:	ldr	x0, [sp, #192]
  436254:	str	x1, [x0, #24]
  436258:	ldr	x0, [sp, #48]
  43625c:	ldr	x0, [x0, #24]
  436260:	mov	x2, x0
  436264:	ldr	x0, [sp, #48]
  436268:	ldr	x0, [x0, #32]
  43626c:	add	x1, sp, #0x70
  436270:	mov	x5, x1
  436274:	mov	x4, x0
  436278:	mov	x3, #0x1                   	// #1
  43627c:	ldr	x1, [sp, #184]
  436280:	mov	x0, #0x0                   	// #0
  436284:	bl	40e704 <ferror@plt+0xc984>
  436288:	mov	x1, x0
  43628c:	ldr	x0, [sp, #192]
  436290:	str	x1, [x0, #32]
  436294:	ldr	x0, [sp, #192]
  436298:	ldr	x0, [x0, #32]
  43629c:	cmp	x0, #0x0
  4362a0:	b.ne	4362b0 <ferror@plt+0x34530>  // b.any
  4362a4:	ldr	x0, [sp, #192]
  4362a8:	str	xzr, [x0, #48]
  4362ac:	b	4365a4 <ferror@plt+0x34824>
  4362b0:	ldr	x0, [sp, #192]
  4362b4:	ldr	x0, [x0, #32]
  4362b8:	str	x0, [sp, #104]
  4362bc:	ldr	x0, [sp, #48]
  4362c0:	ldr	x0, [x0, #32]
  4362c4:	str	x0, [sp, #96]
  4362c8:	str	xzr, [sp, #200]
  4362cc:	ldr	x0, [sp, #48]
  4362d0:	ldr	x0, [x0, #8]
  4362d4:	and	x0, x0, #0x800
  4362d8:	cmp	x0, #0x0
  4362dc:	b.eq	4363b8 <ferror@plt+0x34638>  // b.none
  4362e0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4362e4:	add	x0, x0, #0x968
  4362e8:	ldr	w0, [x0]
  4362ec:	cmp	w0, #0x0
  4362f0:	b.eq	4362fc <ferror@plt+0x3457c>  // b.none
  4362f4:	mov	x0, #0xc                   	// #12
  4362f8:	b	436300 <ferror@plt+0x34580>
  4362fc:	mov	x0, #0x18                  	// #24
  436300:	ldr	x1, [sp, #96]
  436304:	cmp	x0, x1
  436308:	b.ls	436338 <ferror@plt+0x345b8>  // b.plast
  43630c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  436310:	add	x0, x0, #0x9a8
  436314:	bl	401d40 <gettext@plt>
  436318:	mov	x2, x0
  43631c:	ldr	x0, [sp, #192]
  436320:	ldr	x0, [x0, #16]
  436324:	mov	x1, x0
  436328:	mov	x0, x2
  43632c:	bl	46efd4 <warn@@Base>
  436330:	mov	w0, #0x0                   	// #0
  436334:	b	436648 <ferror@plt+0x348c8>
  436338:	ldr	x1, [sp, #104]
  43633c:	ldr	x2, [sp, #96]
  436340:	add	x0, sp, #0x48
  436344:	bl	42092c <ferror@plt+0x1ebac>
  436348:	str	w0, [sp, #180]
  43634c:	ldr	w0, [sp, #72]
  436350:	cmp	w0, #0x1
  436354:	b.eq	43638c <ferror@plt+0x3460c>  // b.none
  436358:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43635c:	add	x0, x0, #0x6c0
  436360:	bl	401d40 <gettext@plt>
  436364:	mov	x3, x0
  436368:	ldr	x0, [sp, #192]
  43636c:	ldr	x0, [x0, #16]
  436370:	ldr	w1, [sp, #72]
  436374:	mov	w2, w1
  436378:	mov	x1, x0
  43637c:	mov	x0, x3
  436380:	bl	46efd4 <warn@@Base>
  436384:	mov	w0, #0x0                   	// #0
  436388:	b	436648 <ferror@plt+0x348c8>
  43638c:	ldr	x0, [sp, #80]
  436390:	str	x0, [sp, #200]
  436394:	ldr	x1, [sp, #104]
  436398:	ldr	w0, [sp, #180]
  43639c:	add	x0, x1, x0
  4363a0:	str	x0, [sp, #104]
  4363a4:	ldr	x1, [sp, #96]
  4363a8:	ldr	w0, [sp, #180]
  4363ac:	sub	x0, x1, x0
  4363b0:	str	x0, [sp, #96]
  4363b4:	b	436524 <ferror@plt+0x347a4>
  4363b8:	ldr	x0, [sp, #96]
  4363bc:	cmp	x0, #0xc
  4363c0:	b.ls	436524 <ferror@plt+0x347a4>  // b.plast
  4363c4:	ldr	x2, [sp, #104]
  4363c8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4363cc:	add	x1, x0, #0x6f0
  4363d0:	mov	x0, x2
  4363d4:	bl	401bf0 <strcmp@plt>
  4363d8:	cmp	w0, #0x0
  4363dc:	b.ne	436524 <ferror@plt+0x347a4>  // b.any
  4363e0:	ldr	x0, [sp, #104]
  4363e4:	add	x0, x0, #0x4
  4363e8:	ldrb	w0, [x0]
  4363ec:	and	x0, x0, #0xff
  4363f0:	str	x0, [sp, #200]
  4363f4:	ldr	x0, [sp, #200]
  4363f8:	lsl	x0, x0, #8
  4363fc:	str	x0, [sp, #200]
  436400:	ldr	x0, [sp, #104]
  436404:	add	x0, x0, #0x5
  436408:	ldrb	w0, [x0]
  43640c:	and	x0, x0, #0xff
  436410:	ldr	x1, [sp, #200]
  436414:	add	x0, x1, x0
  436418:	str	x0, [sp, #200]
  43641c:	ldr	x0, [sp, #200]
  436420:	lsl	x0, x0, #8
  436424:	str	x0, [sp, #200]
  436428:	ldr	x0, [sp, #104]
  43642c:	add	x0, x0, #0x6
  436430:	ldrb	w0, [x0]
  436434:	and	x0, x0, #0xff
  436438:	ldr	x1, [sp, #200]
  43643c:	add	x0, x1, x0
  436440:	str	x0, [sp, #200]
  436444:	ldr	x0, [sp, #200]
  436448:	lsl	x0, x0, #8
  43644c:	str	x0, [sp, #200]
  436450:	ldr	x0, [sp, #104]
  436454:	add	x0, x0, #0x7
  436458:	ldrb	w0, [x0]
  43645c:	and	x0, x0, #0xff
  436460:	ldr	x1, [sp, #200]
  436464:	add	x0, x1, x0
  436468:	str	x0, [sp, #200]
  43646c:	ldr	x0, [sp, #200]
  436470:	lsl	x0, x0, #8
  436474:	str	x0, [sp, #200]
  436478:	ldr	x0, [sp, #104]
  43647c:	add	x0, x0, #0x8
  436480:	ldrb	w0, [x0]
  436484:	and	x0, x0, #0xff
  436488:	ldr	x1, [sp, #200]
  43648c:	add	x0, x1, x0
  436490:	str	x0, [sp, #200]
  436494:	ldr	x0, [sp, #200]
  436498:	lsl	x0, x0, #8
  43649c:	str	x0, [sp, #200]
  4364a0:	ldr	x0, [sp, #104]
  4364a4:	add	x0, x0, #0x9
  4364a8:	ldrb	w0, [x0]
  4364ac:	and	x0, x0, #0xff
  4364b0:	ldr	x1, [sp, #200]
  4364b4:	add	x0, x1, x0
  4364b8:	str	x0, [sp, #200]
  4364bc:	ldr	x0, [sp, #200]
  4364c0:	lsl	x0, x0, #8
  4364c4:	str	x0, [sp, #200]
  4364c8:	ldr	x0, [sp, #104]
  4364cc:	add	x0, x0, #0xa
  4364d0:	ldrb	w0, [x0]
  4364d4:	and	x0, x0, #0xff
  4364d8:	ldr	x1, [sp, #200]
  4364dc:	add	x0, x1, x0
  4364e0:	str	x0, [sp, #200]
  4364e4:	ldr	x0, [sp, #200]
  4364e8:	lsl	x0, x0, #8
  4364ec:	str	x0, [sp, #200]
  4364f0:	ldr	x0, [sp, #104]
  4364f4:	add	x0, x0, #0xb
  4364f8:	ldrb	w0, [x0]
  4364fc:	and	x0, x0, #0xff
  436500:	ldr	x1, [sp, #200]
  436504:	add	x0, x1, x0
  436508:	str	x0, [sp, #200]
  43650c:	ldr	x0, [sp, #104]
  436510:	add	x0, x0, #0xc
  436514:	str	x0, [sp, #104]
  436518:	ldr	x0, [sp, #96]
  43651c:	sub	x0, x0, #0xc
  436520:	str	x0, [sp, #96]
  436524:	ldr	x0, [sp, #200]
  436528:	cmp	x0, #0x0
  43652c:	b.eq	436598 <ferror@plt+0x34818>  // b.none
  436530:	add	x1, sp, #0x60
  436534:	add	x0, sp, #0x68
  436538:	mov	x2, x1
  43653c:	ldr	x1, [sp, #200]
  436540:	bl	434de8 <ferror@plt+0x33068>
  436544:	cmp	w0, #0x0
  436548:	b.eq	436568 <ferror@plt+0x347e8>  // b.none
  43654c:	ldr	x0, [sp, #192]
  436550:	ldr	x0, [x0, #32]
  436554:	bl	401c10 <free@plt>
  436558:	ldr	x1, [sp, #104]
  43655c:	ldr	x0, [sp, #192]
  436560:	str	x1, [x0, #32]
  436564:	b	436598 <ferror@plt+0x34818>
  436568:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43656c:	add	x0, x0, #0x6f8
  436570:	bl	401d40 <gettext@plt>
  436574:	mov	x19, x0
  436578:	ldr	x1, [sp, #48]
  43657c:	ldr	x0, [sp, #184]
  436580:	bl	40ee18 <ferror@plt+0xd098>
  436584:	mov	x1, x0
  436588:	mov	x0, x19
  43658c:	bl	46eed4 <error@@Base>
  436590:	mov	w0, #0x0                   	// #0
  436594:	b	436648 <ferror@plt+0x348c8>
  436598:	ldr	x1, [sp, #96]
  43659c:	ldr	x0, [sp, #192]
  4365a0:	str	x1, [x0, #48]
  4365a4:	ldr	x0, [sp, #192]
  4365a8:	ldr	x0, [x0, #32]
  4365ac:	cmp	x0, #0x0
  4365b0:	b.ne	4365bc <ferror@plt+0x3483c>  // b.any
  4365b4:	mov	w0, #0x0                   	// #0
  4365b8:	b	436648 <ferror@plt+0x348c8>
  4365bc:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  4365c0:	add	x2, x0, #0x408
  4365c4:	ldr	w1, [sp, #60]
  4365c8:	mov	x0, x1
  4365cc:	lsl	x0, x0, #3
  4365d0:	sub	x0, x0, x1
  4365d4:	lsl	x0, x0, #4
  4365d8:	add	x0, x2, x0
  4365dc:	ldr	w0, [x0, #104]
  4365e0:	cmp	w0, #0x0
  4365e4:	b.eq	436634 <ferror@plt+0x348b4>  // b.none
  4365e8:	ldr	x0, [sp, #192]
  4365ec:	ldr	x1, [x0, #32]
  4365f0:	ldr	x0, [sp, #192]
  4365f4:	ldr	x2, [x0, #48]
  4365f8:	ldr	x0, [sp, #192]
  4365fc:	add	x3, x0, #0x40
  436600:	ldr	x0, [sp, #192]
  436604:	add	x0, x0, #0x48
  436608:	mov	x5, x0
  43660c:	mov	x4, x3
  436610:	mov	x3, x2
  436614:	mov	x2, x1
  436618:	ldr	x1, [sp, #48]
  43661c:	ldr	x0, [sp, #184]
  436620:	bl	4342b0 <ferror@plt+0x32530>
  436624:	cmp	w0, #0x0
  436628:	b.ne	436644 <ferror@plt+0x348c4>  // b.any
  43662c:	mov	w0, #0x0                   	// #0
  436630:	b	436648 <ferror@plt+0x348c8>
  436634:	ldr	x0, [sp, #192]
  436638:	str	xzr, [x0, #64]
  43663c:	ldr	x0, [sp, #192]
  436640:	str	xzr, [x0, #72]
  436644:	mov	w0, #0x1                   	// #1
  436648:	ldr	x19, [sp, #16]
  43664c:	ldp	x29, x30, [sp], #208
  436650:	ret
  436654:	stp	x29, x30, [sp, #-80]!
  436658:	mov	x29, sp
  43665c:	stp	x19, x20, [sp, #16]
  436660:	str	w0, [sp, #44]
  436664:	str	x1, [sp, #32]
  436668:	ldr	w1, [sp, #44]
  43666c:	mov	x0, x1
  436670:	lsl	x0, x0, #3
  436674:	sub	x0, x0, x1
  436678:	lsl	x0, x0, #4
  43667c:	adrp	x1, 4c7000 <warn@@Base+0x5802c>
  436680:	add	x1, x1, #0x408
  436684:	add	x0, x0, x1
  436688:	str	x0, [sp, #64]
  43668c:	ldr	x0, [sp, #32]
  436690:	str	x0, [sp, #56]
  436694:	ldr	x0, [sp, #56]
  436698:	ldr	x0, [x0, #112]
  43669c:	cmp	x0, #0x0
  4366a0:	b.ne	4366ac <ferror@plt+0x3492c>  // b.any
  4366a4:	mov	w0, #0x0                   	// #0
  4366a8:	b	436860 <ferror@plt+0x34ae0>
  4366ac:	ldr	x0, [sp, #56]
  4366b0:	ldr	x0, [x0, #128]
  4366b4:	cmp	x0, #0x0
  4366b8:	b.ne	43679c <ferror@plt+0x34a1c>  // b.any
  4366bc:	ldr	x0, [sp, #56]
  4366c0:	ldr	w0, [x0, #104]
  4366c4:	cmp	w0, #0x0
  4366c8:	b.eq	43679c <ferror@plt+0x34a1c>  // b.none
  4366cc:	ldr	x0, [sp, #56]
  4366d0:	ldr	w1, [x0, #104]
  4366d4:	ldr	x0, [sp, #56]
  4366d8:	ldr	w0, [x0, #100]
  4366dc:	cmp	w1, w0
  4366e0:	b.cs	43679c <ferror@plt+0x34a1c>  // b.hs, b.nlast
  4366e4:	ldr	x0, [sp, #56]
  4366e8:	ldr	x2, [x0, #112]
  4366ec:	ldr	x0, [sp, #56]
  4366f0:	ldr	w0, [x0, #104]
  4366f4:	mov	w1, w0
  4366f8:	mov	x0, x1
  4366fc:	lsl	x0, x0, #2
  436700:	add	x0, x0, x1
  436704:	lsl	x0, x0, #4
  436708:	add	x0, x2, x0
  43670c:	str	x0, [sp, #48]
  436710:	ldr	x0, [sp, #48]
  436714:	cmp	x0, #0x0
  436718:	b.eq	43679c <ferror@plt+0x34a1c>  // b.none
  43671c:	ldr	x0, [sp, #48]
  436720:	ldr	x0, [x0, #32]
  436724:	cmp	x0, #0x0
  436728:	b.eq	43679c <ferror@plt+0x34a1c>  // b.none
  43672c:	ldr	x0, [sp, #48]
  436730:	ldr	x0, [x0, #24]
  436734:	mov	x20, x0
  436738:	ldr	x0, [sp, #48]
  43673c:	ldr	x19, [x0, #32]
  436740:	adrp	x0, 494000 <warn@@Base+0x2502c>
  436744:	add	x0, x0, #0xf08
  436748:	bl	401d40 <gettext@plt>
  43674c:	mov	x5, x0
  436750:	mov	x4, x19
  436754:	mov	x3, #0x1                   	// #1
  436758:	mov	x2, x20
  43675c:	ldr	x1, [sp, #56]
  436760:	mov	x0, #0x0                   	// #0
  436764:	bl	40e704 <ferror@plt+0xc984>
  436768:	mov	x1, x0
  43676c:	ldr	x0, [sp, #56]
  436770:	str	x1, [x0, #128]
  436774:	ldr	x0, [sp, #56]
  436778:	ldr	x0, [x0, #128]
  43677c:	cmp	x0, #0x0
  436780:	b.eq	436790 <ferror@plt+0x34a10>  // b.none
  436784:	ldr	x0, [sp, #48]
  436788:	ldr	x0, [x0, #32]
  43678c:	b	436794 <ferror@plt+0x34a14>
  436790:	mov	x0, #0x0                   	// #0
  436794:	ldr	x1, [sp, #56]
  436798:	str	x0, [x1, #136]
  43679c:	ldr	x0, [sp, #64]
  4367a0:	ldr	x1, [x0]
  4367a4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4367a8:	add	x0, x0, #0xe48
  4367ac:	ldr	x0, [x0]
  4367b0:	mov	x2, x0
  4367b4:	ldr	x0, [sp, #56]
  4367b8:	bl	40f388 <ferror@plt+0xd608>
  4367bc:	str	x0, [sp, #72]
  4367c0:	ldr	x0, [sp, #72]
  4367c4:	cmp	x0, #0x0
  4367c8:	b.eq	4367e0 <ferror@plt+0x34a60>  // b.none
  4367cc:	ldr	x0, [sp, #64]
  4367d0:	ldr	x1, [x0]
  4367d4:	ldr	x0, [sp, #64]
  4367d8:	str	x1, [x0, #16]
  4367dc:	b	436820 <ferror@plt+0x34aa0>
  4367e0:	ldr	x0, [sp, #64]
  4367e4:	ldr	x1, [x0, #8]
  4367e8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4367ec:	add	x0, x0, #0xe48
  4367f0:	ldr	x0, [x0]
  4367f4:	mov	x2, x0
  4367f8:	ldr	x0, [sp, #56]
  4367fc:	bl	40f388 <ferror@plt+0xd608>
  436800:	str	x0, [sp, #72]
  436804:	ldr	x0, [sp, #72]
  436808:	cmp	x0, #0x0
  43680c:	b.eq	436820 <ferror@plt+0x34aa0>  // b.none
  436810:	ldr	x0, [sp, #64]
  436814:	ldr	x1, [x0, #8]
  436818:	ldr	x0, [sp, #64]
  43681c:	str	x1, [x0, #16]
  436820:	ldr	x0, [sp, #72]
  436824:	cmp	x0, #0x0
  436828:	b.ne	436834 <ferror@plt+0x34ab4>  // b.any
  43682c:	mov	w0, #0x0                   	// #0
  436830:	b	436860 <ferror@plt+0x34ae0>
  436834:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  436838:	add	x0, x0, #0xe48
  43683c:	ldr	x0, [x0]
  436840:	cmp	x0, #0x0
  436844:	b.eq	436850 <ferror@plt+0x34ad0>  // b.none
  436848:	ldr	w0, [sp, #44]
  43684c:	bl	43686c <ferror@plt+0x34aec>
  436850:	ldr	x2, [sp, #32]
  436854:	ldr	x1, [sp, #72]
  436858:	ldr	w0, [sp, #44]
  43685c:	bl	43617c <ferror@plt+0x343fc>
  436860:	ldp	x19, x20, [sp, #16]
  436864:	ldp	x29, x30, [sp], #80
  436868:	ret
  43686c:	stp	x29, x30, [sp, #-48]!
  436870:	mov	x29, sp
  436874:	str	w0, [sp, #28]
  436878:	ldr	w1, [sp, #28]
  43687c:	mov	x0, x1
  436880:	lsl	x0, x0, #3
  436884:	sub	x0, x0, x1
  436888:	lsl	x0, x0, #4
  43688c:	adrp	x1, 4c7000 <warn@@Base+0x5802c>
  436890:	add	x1, x1, #0x408
  436894:	add	x0, x0, x1
  436898:	str	x0, [sp, #40]
  43689c:	ldr	x0, [sp, #40]
  4368a0:	ldr	x0, [x0, #32]
  4368a4:	cmp	x0, #0x0
  4368a8:	b.eq	436900 <ferror@plt+0x34b80>  // b.none
  4368ac:	ldr	x0, [sp, #40]
  4368b0:	ldr	x0, [x0, #32]
  4368b4:	bl	401c10 <free@plt>
  4368b8:	ldr	x0, [sp, #40]
  4368bc:	str	xzr, [x0, #32]
  4368c0:	ldr	x0, [sp, #40]
  4368c4:	str	xzr, [x0, #40]
  4368c8:	ldr	x0, [sp, #40]
  4368cc:	str	xzr, [x0, #48]
  4368d0:	ldr	x0, [sp, #40]
  4368d4:	ldr	x0, [x0, #64]
  4368d8:	cmp	x0, #0x0
  4368dc:	b.eq	436904 <ferror@plt+0x34b84>  // b.none
  4368e0:	ldr	x0, [sp, #40]
  4368e4:	ldr	x0, [x0, #64]
  4368e8:	bl	401c10 <free@plt>
  4368ec:	ldr	x0, [sp, #40]
  4368f0:	str	xzr, [x0, #64]
  4368f4:	ldr	x0, [sp, #40]
  4368f8:	str	xzr, [x0, #72]
  4368fc:	b	436904 <ferror@plt+0x34b84>
  436900:	nop
  436904:	ldp	x29, x30, [sp], #48
  436908:	ret
  43690c:	stp	x29, x30, [sp, #-112]!
  436910:	mov	x29, sp
  436914:	str	w0, [sp, #44]
  436918:	str	x1, [sp, #32]
  43691c:	str	x2, [sp, #24]
  436920:	ldr	x0, [sp, #32]
  436924:	cmp	x0, #0x0
  436928:	b.ne	43693c <ferror@plt+0x34bbc>  // b.any
  43692c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  436930:	add	x0, x0, #0xf68
  436934:	bl	401d40 <gettext@plt>
  436938:	b	4369a0 <ferror@plt+0x34c20>
  43693c:	ldr	x0, [sp, #24]
  436940:	ldr	x0, [x0, #128]
  436944:	cmp	x0, #0x0
  436948:	b.ne	43695c <ferror@plt+0x34bdc>  // b.any
  43694c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  436950:	add	x0, x0, #0xf70
  436954:	bl	401d40 <gettext@plt>
  436958:	b	4369a0 <ferror@plt+0x34c20>
  43695c:	ldr	x0, [sp, #32]
  436960:	ldr	w0, [x0]
  436964:	mov	w1, w0
  436968:	ldr	x0, [sp, #24]
  43696c:	ldr	x0, [x0, #136]
  436970:	cmp	x1, x0
  436974:	b.cc	436988 <ferror@plt+0x34c08>  // b.lo, b.ul, b.last
  436978:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  43697c:	add	x0, x0, #0xf80
  436980:	bl	401d40 <gettext@plt>
  436984:	b	4369a0 <ferror@plt+0x34c20>
  436988:	ldr	x0, [sp, #24]
  43698c:	ldr	x1, [x0, #128]
  436990:	ldr	x0, [sp, #32]
  436994:	ldr	w0, [x0]
  436998:	mov	w0, w0
  43699c:	add	x0, x1, x0
  4369a0:	str	x0, [sp, #104]
  4369a4:	ldr	x1, [sp, #32]
  4369a8:	ldr	x0, [sp, #24]
  4369ac:	bl	40ee18 <ferror@plt+0xd098>
  4369b0:	str	x0, [sp, #88]
  4369b4:	mov	w0, #0x1                   	// #1
  4369b8:	str	w0, [sp, #100]
  4369bc:	ldr	x0, [sp, #32]
  4369c0:	ldr	x0, [x0, #32]
  4369c4:	str	x0, [sp, #80]
  4369c8:	ldr	x0, [sp, #80]
  4369cc:	cmp	x0, #0x0
  4369d0:	b.ne	4369f0 <ferror@plt+0x34c70>  // b.any
  4369d4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4369d8:	add	x0, x0, #0x9f0
  4369dc:	bl	401d40 <gettext@plt>
  4369e0:	ldr	x1, [sp, #88]
  4369e4:	bl	401cf0 <printf@plt>
  4369e8:	mov	w0, #0x1                   	// #1
  4369ec:	b	436c68 <ferror@plt+0x34ee8>
  4369f0:	ldr	x0, [sp, #32]
  4369f4:	ldr	w0, [x0, #4]
  4369f8:	cmp	w0, #0x8
  4369fc:	b.ne	436a1c <ferror@plt+0x34c9c>  // b.any
  436a00:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  436a04:	add	x0, x0, #0xa18
  436a08:	bl	401d40 <gettext@plt>
  436a0c:	ldr	x1, [sp, #88]
  436a10:	bl	401cf0 <printf@plt>
  436a14:	mov	w0, #0x0                   	// #0
  436a18:	b	436c68 <ferror@plt+0x34ee8>
  436a1c:	mov	x2, #0x11                  	// #17
  436a20:	adrp	x0, 495000 <warn@@Base+0x2602c>
  436a24:	add	x1, x0, #0x118
  436a28:	ldr	x0, [sp, #104]
  436a2c:	bl	401a90 <strncmp@plt>
  436a30:	cmp	w0, #0x0
  436a34:	b.ne	436a44 <ferror@plt+0x34cc4>  // b.any
  436a38:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  436a3c:	add	x0, x0, #0xa60
  436a40:	str	x0, [sp, #104]
  436a44:	str	wzr, [sp, #96]
  436a48:	b	436c2c <ferror@plt+0x34eac>
  436a4c:	ldr	w0, [sp, #96]
  436a50:	str	w0, [sp, #76]
  436a54:	ldrsw	x1, [sp, #96]
  436a58:	mov	x0, x1
  436a5c:	lsl	x0, x0, #3
  436a60:	sub	x0, x0, x1
  436a64:	lsl	x0, x0, #4
  436a68:	mov	x1, x0
  436a6c:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  436a70:	add	x0, x0, #0x408
  436a74:	add	x0, x1, x0
  436a78:	str	x0, [sp, #64]
  436a7c:	ldr	x0, [sp, #64]
  436a80:	str	x0, [sp, #56]
  436a84:	ldr	x0, [sp, #56]
  436a88:	ldr	x0, [x0]
  436a8c:	ldr	x1, [sp, #104]
  436a90:	bl	401bf0 <strcmp@plt>
  436a94:	cmp	w0, #0x0
  436a98:	b.eq	436adc <ferror@plt+0x34d5c>  // b.none
  436a9c:	ldr	w0, [sp, #76]
  436aa0:	cmp	w0, #0x4
  436aa4:	b.ne	436ac4 <ferror@plt+0x34d44>  // b.any
  436aa8:	mov	x2, #0xc                   	// #12
  436aac:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  436ab0:	add	x1, x0, #0xa70
  436ab4:	ldr	x0, [sp, #104]
  436ab8:	bl	401a90 <strncmp@plt>
  436abc:	cmp	w0, #0x0
  436ac0:	b.eq	436adc <ferror@plt+0x34d5c>  // b.none
  436ac4:	ldr	x0, [sp, #56]
  436ac8:	ldr	x0, [x0, #8]
  436acc:	ldr	x1, [sp, #104]
  436ad0:	bl	401bf0 <strcmp@plt>
  436ad4:	cmp	w0, #0x0
  436ad8:	b.ne	436c20 <ferror@plt+0x34ea0>  // b.any
  436adc:	ldr	x1, [sp, #104]
  436ae0:	ldr	x0, [sp, #24]
  436ae4:	bl	40f0d4 <ferror@plt+0xd354>
  436ae8:	mov	x1, x0
  436aec:	ldr	x0, [sp, #32]
  436af0:	cmp	x0, x1
  436af4:	cset	w0, ne  // ne = any
  436af8:	and	w0, w0, #0xff
  436afc:	str	w0, [sp, #52]
  436b00:	ldr	w0, [sp, #52]
  436b04:	cmp	w0, #0x0
  436b08:	b.eq	436b14 <ferror@plt+0x34d94>  // b.none
  436b0c:	ldr	w0, [sp, #76]
  436b10:	bl	43686c <ferror@plt+0x34aec>
  436b14:	ldr	w0, [sp, #96]
  436b18:	cmp	w0, #0x4
  436b1c:	b.ne	436b4c <ferror@plt+0x34dcc>  // b.any
  436b20:	mov	x2, #0xc                   	// #12
  436b24:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  436b28:	add	x1, x0, #0xa70
  436b2c:	ldr	x0, [sp, #104]
  436b30:	bl	401a90 <strncmp@plt>
  436b34:	cmp	w0, #0x0
  436b38:	b.ne	436b4c <ferror@plt+0x34dcc>  // b.any
  436b3c:	ldr	x0, [sp, #56]
  436b40:	ldr	x1, [sp, #104]
  436b44:	str	x1, [x0, #16]
  436b48:	b	436b88 <ferror@plt+0x34e08>
  436b4c:	ldr	x0, [sp, #56]
  436b50:	ldr	x0, [x0]
  436b54:	ldr	x1, [sp, #104]
  436b58:	bl	401bf0 <strcmp@plt>
  436b5c:	cmp	w0, #0x0
  436b60:	b.ne	436b78 <ferror@plt+0x34df8>  // b.any
  436b64:	ldr	x0, [sp, #56]
  436b68:	ldr	x1, [x0]
  436b6c:	ldr	x0, [sp, #56]
  436b70:	str	x1, [x0, #16]
  436b74:	b	436b88 <ferror@plt+0x34e08>
  436b78:	ldr	x0, [sp, #56]
  436b7c:	ldr	x1, [x0, #8]
  436b80:	ldr	x0, [sp, #56]
  436b84:	str	x1, [x0, #16]
  436b88:	ldr	x2, [sp, #24]
  436b8c:	ldr	x1, [sp, #32]
  436b90:	ldr	w0, [sp, #76]
  436b94:	bl	43617c <ferror@plt+0x343fc>
  436b98:	cmp	w0, #0x0
  436b9c:	b.eq	436c3c <ferror@plt+0x34ebc>  // b.none
  436ba0:	ldr	w0, [sp, #44]
  436ba4:	mov	w1, w0
  436ba8:	ldr	x0, [sp, #24]
  436bac:	bl	46d760 <ferror@plt+0x6b9e0>
  436bb0:	mov	x1, x0
  436bb4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  436bb8:	add	x0, x0, #0xe48
  436bbc:	str	x1, [x0]
  436bc0:	ldr	x0, [sp, #64]
  436bc4:	ldr	x2, [x0, #88]
  436bc8:	ldr	x1, [sp, #24]
  436bcc:	ldr	x0, [sp, #56]
  436bd0:	blr	x2
  436bd4:	mov	w1, w0
  436bd8:	ldr	w0, [sp, #100]
  436bdc:	and	w0, w0, w1
  436be0:	str	w0, [sp, #100]
  436be4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  436be8:	add	x0, x0, #0xe48
  436bec:	str	xzr, [x0]
  436bf0:	ldr	w0, [sp, #52]
  436bf4:	cmp	w0, #0x0
  436bf8:	b.ne	436c14 <ferror@plt+0x34e94>  // b.any
  436bfc:	ldr	w0, [sp, #76]
  436c00:	cmp	w0, #0x3
  436c04:	b.eq	436c3c <ferror@plt+0x34ebc>  // b.none
  436c08:	ldr	w0, [sp, #76]
  436c0c:	cmp	w0, #0x0
  436c10:	b.eq	436c3c <ferror@plt+0x34ebc>  // b.none
  436c14:	ldr	w0, [sp, #76]
  436c18:	bl	43686c <ferror@plt+0x34aec>
  436c1c:	b	436c3c <ferror@plt+0x34ebc>
  436c20:	ldr	w0, [sp, #96]
  436c24:	add	w0, w0, #0x1
  436c28:	str	w0, [sp, #96]
  436c2c:	ldr	w0, [sp, #96]
  436c30:	cmp	w0, #0x2a
  436c34:	b.le	436a4c <ferror@plt+0x34ccc>
  436c38:	b	436c40 <ferror@plt+0x34ec0>
  436c3c:	nop
  436c40:	ldr	w0, [sp, #96]
  436c44:	cmp	w0, #0x2b
  436c48:	b.ne	436c64 <ferror@plt+0x34ee4>  // b.any
  436c4c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  436c50:	add	x0, x0, #0xa80
  436c54:	bl	401d40 <gettext@plt>
  436c58:	ldr	x1, [sp, #88]
  436c5c:	bl	401cf0 <printf@plt>
  436c60:	str	wzr, [sp, #100]
  436c64:	ldr	w0, [sp, #100]
  436c68:	ldp	x29, x30, [sp], #112
  436c6c:	ret
  436c70:	stp	x29, x30, [sp, #-48]!
  436c74:	mov	x29, sp
  436c78:	str	x0, [sp, #24]
  436c7c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  436c80:	add	x0, x0, #0xa40
  436c84:	ldr	x0, [x0]
  436c88:	str	x0, [sp, #40]
  436c8c:	b	436e00 <ferror@plt+0x35080>
  436c90:	str	wzr, [sp, #32]
  436c94:	str	wzr, [sp, #36]
  436c98:	b	436db0 <ferror@plt+0x35030>
  436c9c:	ldr	x0, [sp, #24]
  436ca0:	ldr	x2, [x0, #112]
  436ca4:	ldr	w1, [sp, #36]
  436ca8:	mov	x0, x1
  436cac:	lsl	x0, x0, #2
  436cb0:	add	x0, x0, x1
  436cb4:	lsl	x0, x0, #4
  436cb8:	add	x0, x2, x0
  436cbc:	cmp	x0, #0x0
  436cc0:	b.ne	436cd4 <ferror@plt+0x34f54>  // b.any
  436cc4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  436cc8:	add	x0, x0, #0xf68
  436ccc:	bl	401d40 <gettext@plt>
  436cd0:	b	436d70 <ferror@plt+0x34ff0>
  436cd4:	ldr	x0, [sp, #24]
  436cd8:	ldr	x0, [x0, #128]
  436cdc:	cmp	x0, #0x0
  436ce0:	b.ne	436cf4 <ferror@plt+0x34f74>  // b.any
  436ce4:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  436ce8:	add	x0, x0, #0xf70
  436cec:	bl	401d40 <gettext@plt>
  436cf0:	b	436d70 <ferror@plt+0x34ff0>
  436cf4:	ldr	x0, [sp, #24]
  436cf8:	ldr	x2, [x0, #112]
  436cfc:	ldr	w1, [sp, #36]
  436d00:	mov	x0, x1
  436d04:	lsl	x0, x0, #2
  436d08:	add	x0, x0, x1
  436d0c:	lsl	x0, x0, #4
  436d10:	add	x0, x2, x0
  436d14:	ldr	w0, [x0]
  436d18:	mov	w1, w0
  436d1c:	ldr	x0, [sp, #24]
  436d20:	ldr	x0, [x0, #136]
  436d24:	cmp	x1, x0
  436d28:	b.cc	436d3c <ferror@plt+0x34fbc>  // b.lo, b.ul, b.last
  436d2c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  436d30:	add	x0, x0, #0xf80
  436d34:	bl	401d40 <gettext@plt>
  436d38:	b	436d70 <ferror@plt+0x34ff0>
  436d3c:	ldr	x0, [sp, #24]
  436d40:	ldr	x2, [x0, #128]
  436d44:	ldr	x0, [sp, #24]
  436d48:	ldr	x3, [x0, #112]
  436d4c:	ldr	w1, [sp, #36]
  436d50:	mov	x0, x1
  436d54:	lsl	x0, x0, #2
  436d58:	add	x0, x0, x1
  436d5c:	lsl	x0, x0, #4
  436d60:	add	x0, x3, x0
  436d64:	ldr	w0, [x0]
  436d68:	mov	w0, w0
  436d6c:	add	x0, x2, x0
  436d70:	ldr	x1, [sp, #40]
  436d74:	ldr	x1, [x1]
  436d78:	bl	401bf0 <strcmp@plt>
  436d7c:	cmp	w0, #0x0
  436d80:	b.ne	436da4 <ferror@plt+0x35024>  // b.any
  436d84:	ldr	x0, [sp, #40]
  436d88:	ldrb	w0, [x0, #8]
  436d8c:	mov	w2, w0
  436d90:	ldr	w1, [sp, #36]
  436d94:	ldr	x0, [sp, #24]
  436d98:	bl	41be78 <ferror@plt+0x1a0f8>
  436d9c:	mov	w0, #0x1                   	// #1
  436da0:	str	w0, [sp, #32]
  436da4:	ldr	w0, [sp, #36]
  436da8:	add	w0, w0, #0x1
  436dac:	str	w0, [sp, #36]
  436db0:	ldr	x0, [sp, #24]
  436db4:	ldr	w0, [x0, #100]
  436db8:	ldr	w1, [sp, #36]
  436dbc:	cmp	w1, w0
  436dc0:	b.cc	436c9c <ferror@plt+0x34f1c>  // b.lo, b.ul, b.last
  436dc4:	ldr	w0, [sp, #32]
  436dc8:	cmp	w0, #0x0
  436dcc:	b.ne	436df4 <ferror@plt+0x35074>  // b.any
  436dd0:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  436dd4:	add	x0, x0, #0xaa0
  436dd8:	bl	401d40 <gettext@plt>
  436ddc:	mov	x2, x0
  436de0:	ldr	x0, [sp, #40]
  436de4:	ldr	x0, [x0]
  436de8:	mov	x1, x0
  436dec:	mov	x0, x2
  436df0:	bl	46efd4 <warn@@Base>
  436df4:	ldr	x0, [sp, #40]
  436df8:	ldr	x0, [x0, #16]
  436dfc:	str	x0, [sp, #40]
  436e00:	ldr	x0, [sp, #40]
  436e04:	cmp	x0, #0x0
  436e08:	b.ne	436c90 <ferror@plt+0x34f10>  // b.any
  436e0c:	nop
  436e10:	nop
  436e14:	ldp	x29, x30, [sp], #48
  436e18:	ret
  436e1c:	stp	x29, x30, [sp, #-64]!
  436e20:	mov	x29, sp
  436e24:	str	x0, [sp, #24]
  436e28:	mov	w0, #0x1                   	// #1
  436e2c:	str	w0, [sp, #48]
  436e30:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  436e34:	add	x0, x0, #0x948
  436e38:	ldr	w0, [x0]
  436e3c:	cmp	w0, #0x0
  436e40:	b.ne	436e4c <ferror@plt+0x350cc>  // b.any
  436e44:	mov	w0, #0x1                   	// #1
  436e48:	b	436ff0 <ferror@plt+0x35270>
  436e4c:	ldr	x0, [sp, #24]
  436e50:	bl	436c70 <ferror@plt+0x34ef0>
  436e54:	str	wzr, [sp, #52]
  436e58:	ldr	x0, [sp, #24]
  436e5c:	ldr	x0, [x0, #112]
  436e60:	str	x0, [sp, #56]
  436e64:	b	436f6c <ferror@plt+0x351ec>
  436e68:	ldr	x0, [sp, #24]
  436e6c:	ldr	x1, [x0, #144]
  436e70:	ldr	w0, [sp, #52]
  436e74:	add	x0, x1, x0
  436e78:	ldrb	w0, [x0]
  436e7c:	strb	w0, [sp, #47]
  436e80:	ldrb	w0, [sp, #47]
  436e84:	and	w0, w0, #0x1
  436e88:	cmp	w0, #0x0
  436e8c:	b.eq	436eac <ferror@plt+0x3512c>  // b.none
  436e90:	mov	w2, #0x0                   	// #0
  436e94:	ldr	x1, [sp, #24]
  436e98:	ldr	x0, [sp, #56]
  436e9c:	bl	4354b4 <ferror@plt+0x33734>
  436ea0:	cmp	w0, #0x0
  436ea4:	b.ne	436eac <ferror@plt+0x3512c>  // b.any
  436ea8:	str	wzr, [sp, #48]
  436eac:	ldrb	w0, [sp, #47]
  436eb0:	and	w0, w0, #0x10
  436eb4:	cmp	w0, #0x0
  436eb8:	b.eq	436ed8 <ferror@plt+0x35158>  // b.none
  436ebc:	mov	w2, #0x1                   	// #1
  436ec0:	ldr	x1, [sp, #24]
  436ec4:	ldr	x0, [sp, #56]
  436ec8:	bl	4354b4 <ferror@plt+0x33734>
  436ecc:	cmp	w0, #0x0
  436ed0:	b.ne	436ed8 <ferror@plt+0x35158>  // b.any
  436ed4:	str	wzr, [sp, #48]
  436ed8:	ldrb	w0, [sp, #47]
  436edc:	and	w0, w0, #0x8
  436ee0:	cmp	w0, #0x0
  436ee4:	b.eq	436f00 <ferror@plt+0x35180>  // b.none
  436ee8:	ldr	x1, [sp, #24]
  436eec:	ldr	x0, [sp, #56]
  436ef0:	bl	434f38 <ferror@plt+0x331b8>
  436ef4:	cmp	w0, #0x0
  436ef8:	b.ne	436f00 <ferror@plt+0x35180>  // b.any
  436efc:	str	wzr, [sp, #48]
  436f00:	ldrb	w0, [sp, #47]
  436f04:	and	w0, w0, #0x4
  436f08:	cmp	w0, #0x0
  436f0c:	b.eq	436f2c <ferror@plt+0x351ac>  // b.none
  436f10:	ldr	w0, [sp, #52]
  436f14:	ldr	x2, [sp, #24]
  436f18:	ldr	x1, [sp, #56]
  436f1c:	bl	43690c <ferror@plt+0x34b8c>
  436f20:	cmp	w0, #0x0
  436f24:	b.ne	436f2c <ferror@plt+0x351ac>  // b.any
  436f28:	str	wzr, [sp, #48]
  436f2c:	ldrb	w0, [sp, #47]
  436f30:	and	w0, w0, #0x20
  436f34:	cmp	w0, #0x0
  436f38:	b.eq	436f54 <ferror@plt+0x351d4>  // b.none
  436f3c:	ldr	x1, [sp, #24]
  436f40:	ldr	x0, [sp, #56]
  436f44:	bl	435bc0 <ferror@plt+0x33e40>
  436f48:	cmp	w0, #0x0
  436f4c:	b.ne	436f54 <ferror@plt+0x351d4>  // b.any
  436f50:	str	wzr, [sp, #48]
  436f54:	ldr	w0, [sp, #52]
  436f58:	add	w0, w0, #0x1
  436f5c:	str	w0, [sp, #52]
  436f60:	ldr	x0, [sp, #56]
  436f64:	add	x0, x0, #0x50
  436f68:	str	x0, [sp, #56]
  436f6c:	ldr	x0, [sp, #24]
  436f70:	ldr	w0, [x0, #100]
  436f74:	ldr	w1, [sp, #52]
  436f78:	cmp	w1, w0
  436f7c:	b.cs	436fd8 <ferror@plt+0x35258>  // b.hs, b.nlast
  436f80:	ldr	x0, [sp, #24]
  436f84:	ldr	w0, [x0, #152]
  436f88:	ldr	w1, [sp, #52]
  436f8c:	cmp	w1, w0
  436f90:	b.cc	436e68 <ferror@plt+0x350e8>  // b.lo, b.ul, b.last
  436f94:	b	436fd8 <ferror@plt+0x35258>
  436f98:	ldr	x0, [sp, #24]
  436f9c:	ldr	x1, [x0, #144]
  436fa0:	ldr	w0, [sp, #52]
  436fa4:	add	x0, x1, x0
  436fa8:	ldrb	w0, [x0]
  436fac:	cmp	w0, #0x0
  436fb0:	b.eq	436fcc <ferror@plt+0x3524c>  // b.none
  436fb4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  436fb8:	add	x0, x0, #0xad8
  436fbc:	bl	401d40 <gettext@plt>
  436fc0:	ldr	w1, [sp, #52]
  436fc4:	bl	46efd4 <warn@@Base>
  436fc8:	str	wzr, [sp, #48]
  436fcc:	ldr	w0, [sp, #52]
  436fd0:	add	w0, w0, #0x1
  436fd4:	str	w0, [sp, #52]
  436fd8:	ldr	x0, [sp, #24]
  436fdc:	ldr	w0, [x0, #152]
  436fe0:	ldr	w1, [sp, #52]
  436fe4:	cmp	w1, w0
  436fe8:	b.cc	436f98 <ferror@plt+0x35218>  // b.lo, b.ul, b.last
  436fec:	ldr	w0, [sp, #48]
  436ff0:	ldp	x29, x30, [sp], #64
  436ff4:	ret
  436ff8:	stp	x29, x30, [sp, #-48]!
  436ffc:	mov	x29, sp
  437000:	str	w0, [sp, #28]
  437004:	ldr	w0, [sp, #28]
  437008:	cmp	w0, #0x0
  43700c:	b.eq	437160 <ferror@plt+0x353e0>  // b.none
  437010:	mov	w0, #0x1                   	// #1
  437014:	str	w0, [sp, #44]
  437018:	ldr	w0, [sp, #28]
  43701c:	and	w0, w0, #0x1
  437020:	cmp	w0, #0x0
  437024:	b.eq	437050 <ferror@plt+0x352d0>  // b.none
  437028:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43702c:	add	x0, x0, #0x708
  437030:	ldr	x0, [x0]
  437034:	mov	x3, x0
  437038:	mov	x2, #0x4                   	// #4
  43703c:	mov	x1, #0x1                   	// #1
  437040:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437044:	add	x0, x0, #0xb10
  437048:	bl	401c60 <fwrite@plt>
  43704c:	str	wzr, [sp, #44]
  437050:	ldr	w0, [sp, #28]
  437054:	and	w0, w0, #0x2
  437058:	cmp	w0, #0x0
  43705c:	b.eq	437094 <ferror@plt+0x35314>  // b.none
  437060:	ldr	w0, [sp, #44]
  437064:	cmp	w0, #0x0
  437068:	b.eq	437078 <ferror@plt+0x352f8>  // b.none
  43706c:	adrp	x0, 474000 <warn@@Base+0x502c>
  437070:	add	x0, x0, #0x9a0
  437074:	b	437080 <ferror@plt+0x35300>
  437078:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43707c:	add	x0, x0, #0xb18
  437080:	mov	x1, x0
  437084:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437088:	add	x0, x0, #0xb20
  43708c:	bl	401cf0 <printf@plt>
  437090:	str	wzr, [sp, #44]
  437094:	ldr	w0, [sp, #28]
  437098:	and	w0, w0, #0x4
  43709c:	cmp	w0, #0x0
  4370a0:	b.eq	4370d8 <ferror@plt+0x35358>  // b.none
  4370a4:	ldr	w0, [sp, #44]
  4370a8:	cmp	w0, #0x0
  4370ac:	b.eq	4370bc <ferror@plt+0x3533c>  // b.none
  4370b0:	adrp	x0, 474000 <warn@@Base+0x502c>
  4370b4:	add	x0, x0, #0x9a0
  4370b8:	b	4370c4 <ferror@plt+0x35344>
  4370bc:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4370c0:	add	x0, x0, #0xb18
  4370c4:	mov	x1, x0
  4370c8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4370cc:	add	x0, x0, #0xb28
  4370d0:	bl	401cf0 <printf@plt>
  4370d4:	str	wzr, [sp, #44]
  4370d8:	ldr	w0, [sp, #28]
  4370dc:	and	w0, w0, #0x8
  4370e0:	cmp	w0, #0x0
  4370e4:	b.eq	43711c <ferror@plt+0x3539c>  // b.none
  4370e8:	ldr	w0, [sp, #44]
  4370ec:	cmp	w0, #0x0
  4370f0:	b.eq	437100 <ferror@plt+0x35380>  // b.none
  4370f4:	adrp	x0, 474000 <warn@@Base+0x502c>
  4370f8:	add	x0, x0, #0x9a0
  4370fc:	b	437108 <ferror@plt+0x35388>
  437100:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437104:	add	x0, x0, #0xb18
  437108:	mov	x1, x0
  43710c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437110:	add	x0, x0, #0xb30
  437114:	bl	401cf0 <printf@plt>
  437118:	str	wzr, [sp, #44]
  43711c:	ldr	w0, [sp, #28]
  437120:	and	w0, w0, #0x10
  437124:	cmp	w0, #0x0
  437128:	b.eq	437178 <ferror@plt+0x353f8>  // b.none
  43712c:	ldr	w0, [sp, #44]
  437130:	cmp	w0, #0x0
  437134:	b.eq	437144 <ferror@plt+0x353c4>  // b.none
  437138:	adrp	x0, 474000 <warn@@Base+0x502c>
  43713c:	add	x0, x0, #0x9a0
  437140:	b	43714c <ferror@plt+0x353cc>
  437144:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437148:	add	x0, x0, #0xb18
  43714c:	mov	x1, x0
  437150:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437154:	add	x0, x0, #0xb38
  437158:	bl	401cf0 <printf@plt>
  43715c:	b	437178 <ferror@plt+0x353f8>
  437160:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  437164:	add	x0, x0, #0x708
  437168:	ldr	x0, [x0]
  43716c:	mov	x1, x0
  437170:	mov	w0, #0x30                  	// #48
  437174:	bl	4019e0 <fputc@plt>
  437178:	nop
  43717c:	ldp	x29, x30, [sp], #48
  437180:	ret
  437184:	stp	x29, x30, [sp, #-80]!
  437188:	mov	x29, sp
  43718c:	str	w0, [sp, #44]
  437190:	str	x1, [sp, #32]
  437194:	str	x2, [sp, #24]
  437198:	ldr	w0, [sp, #44]
  43719c:	cmp	w0, #0x0
  4371a0:	b.le	4371b4 <ferror@plt+0x35434>
  4371a4:	ldr	w1, [sp, #44]
  4371a8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4371ac:	add	x0, x0, #0xb40
  4371b0:	bl	401cf0 <printf@plt>
  4371b4:	ldr	x1, [sp, #32]
  4371b8:	ldr	x0, [sp, #24]
  4371bc:	cmp	x1, x0
  4371c0:	b.cc	4371d8 <ferror@plt+0x35458>  // b.lo, b.ul, b.last
  4371c4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4371c8:	add	x0, x0, #0xb58
  4371cc:	bl	401d40 <gettext@plt>
  4371d0:	bl	46efd4 <warn@@Base>
  4371d4:	b	4372dc <ferror@plt+0x3555c>
  4371d8:	ldr	w0, [sp, #44]
  4371dc:	and	w0, w0, #0x1
  4371e0:	cmp	w0, #0x0
  4371e4:	b.eq	437264 <ferror@plt+0x354e4>  // b.none
  4371e8:	ldr	x1, [sp, #24]
  4371ec:	ldr	x0, [sp, #32]
  4371f0:	sub	x0, x1, x0
  4371f4:	sub	x0, x0, #0x1
  4371f8:	str	x0, [sp, #56]
  4371fc:	mov	w0, #0x22                  	// #34
  437200:	bl	401d20 <putchar@plt>
  437204:	ldr	x0, [sp, #56]
  437208:	cmp	x0, #0x0
  43720c:	b.eq	43723c <ferror@plt+0x354bc>  // b.none
  437210:	ldr	x0, [sp, #56]
  437214:	ldr	x1, [sp, #32]
  437218:	bl	40ebc4 <ferror@plt+0xce44>
  43721c:	ldr	x1, [sp, #56]
  437220:	ldr	x0, [sp, #32]
  437224:	bl	401980 <strnlen@plt>
  437228:	add	x0, x0, #0x1
  43722c:	ldr	x1, [sp, #32]
  437230:	add	x0, x1, x0
  437234:	str	x0, [sp, #32]
  437238:	b	437254 <ferror@plt+0x354d4>
  43723c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437240:	add	x0, x0, #0xb68
  437244:	bl	401d40 <gettext@plt>
  437248:	bl	401cf0 <printf@plt>
  43724c:	ldr	x0, [sp, #24]
  437250:	str	x0, [sp, #32]
  437254:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437258:	add	x0, x0, #0xb80
  43725c:	bl	401bb0 <puts@plt>
  437260:	b	4372dc <ferror@plt+0x3555c>
  437264:	add	x1, sp, #0x30
  437268:	add	x0, sp, #0x34
  43726c:	mov	x4, x1
  437270:	mov	x3, x0
  437274:	mov	w2, #0x0                   	// #0
  437278:	ldr	x1, [sp, #24]
  43727c:	ldr	x0, [sp, #32]
  437280:	bl	449b20 <ferror@plt+0x47da0>
  437284:	str	x0, [sp, #72]
  437288:	ldr	w0, [sp, #52]
  43728c:	mov	w0, w0
  437290:	ldr	x1, [sp, #32]
  437294:	add	x0, x1, x0
  437298:	str	x0, [sp, #32]
  43729c:	ldr	x0, [sp, #72]
  4372a0:	str	x0, [sp, #64]
  4372a4:	ldr	x1, [sp, #64]
  4372a8:	ldr	x0, [sp, #72]
  4372ac:	cmp	x1, x0
  4372b0:	b.eq	4372c0 <ferror@plt+0x35540>  // b.none
  4372b4:	ldr	w0, [sp, #48]
  4372b8:	orr	w0, w0, #0x2
  4372bc:	str	w0, [sp, #48]
  4372c0:	ldr	w0, [sp, #48]
  4372c4:	bl	401e9c <ferror@plt+0x11c>
  4372c8:	ldr	x2, [sp, #64]
  4372cc:	ldr	x1, [sp, #64]
  4372d0:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4372d4:	add	x0, x0, #0xb88
  4372d8:	bl	401cf0 <printf@plt>
  4372dc:	ldr	x1, [sp, #32]
  4372e0:	ldr	x0, [sp, #24]
  4372e4:	cmp	x1, x0
  4372e8:	b.ls	43730c <ferror@plt+0x3558c>  // b.plast
  4372ec:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  4372f0:	add	x3, x0, #0xed8
  4372f4:	mov	w2, #0x3941                	// #14657
  4372f8:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4372fc:	add	x1, x0, #0x210
  437300:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437304:	add	x0, x0, #0xb98
  437308:	bl	401d00 <__assert_fail@plt>
  43730c:	ldr	x0, [sp, #32]
  437310:	ldp	x29, x30, [sp], #80
  437314:	ret
  437318:	stp	x29, x30, [sp, #-256]!
  43731c:	mov	x29, sp
  437320:	str	x0, [sp, #24]
  437324:	str	x1, [sp, #16]
  437328:	add	x1, sp, #0x80
  43732c:	add	x0, sp, #0x84
  437330:	mov	x4, x1
  437334:	mov	x3, x0
  437338:	mov	w2, #0x0                   	// #0
  43733c:	ldr	x1, [sp, #16]
  437340:	ldr	x0, [sp, #24]
  437344:	bl	449b20 <ferror@plt+0x47da0>
  437348:	str	x0, [sp, #248]
  43734c:	ldr	w0, [sp, #132]
  437350:	mov	w0, w0
  437354:	ldr	x1, [sp, #24]
  437358:	add	x0, x1, x0
  43735c:	str	x0, [sp, #24]
  437360:	ldr	x0, [sp, #248]
  437364:	str	w0, [sp, #244]
  437368:	ldr	w0, [sp, #244]
  43736c:	ldr	x1, [sp, #248]
  437370:	cmp	x1, x0
  437374:	b.eq	437384 <ferror@plt+0x35604>  // b.none
  437378:	ldr	w0, [sp, #128]
  43737c:	orr	w0, w0, #0x2
  437380:	str	w0, [sp, #128]
  437384:	ldr	w0, [sp, #128]
  437388:	bl	401e9c <ferror@plt+0x11c>
  43738c:	ldr	w0, [sp, #244]
  437390:	cmp	w0, #0x14
  437394:	b.eq	437d64 <ferror@plt+0x35fe4>  // b.none
  437398:	ldr	w0, [sp, #244]
  43739c:	cmp	w0, #0x14
  4373a0:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  4373a4:	ldr	w0, [sp, #244]
  4373a8:	cmp	w0, #0x12
  4373ac:	b.eq	437cec <ferror@plt+0x35f6c>  // b.none
  4373b0:	ldr	w0, [sp, #244]
  4373b4:	cmp	w0, #0x12
  4373b8:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  4373bc:	ldr	w0, [sp, #244]
  4373c0:	cmp	w0, #0x11
  4373c4:	b.eq	437cc8 <ferror@plt+0x35f48>  // b.none
  4373c8:	ldr	w0, [sp, #244]
  4373cc:	cmp	w0, #0x11
  4373d0:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  4373d4:	ldr	w0, [sp, #244]
  4373d8:	cmp	w0, #0x10
  4373dc:	b.eq	437ca4 <ferror@plt+0x35f24>  // b.none
  4373e0:	ldr	w0, [sp, #244]
  4373e4:	cmp	w0, #0x10
  4373e8:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  4373ec:	ldr	w0, [sp, #244]
  4373f0:	cmp	w0, #0xf
  4373f4:	b.eq	437c2c <ferror@plt+0x35eac>  // b.none
  4373f8:	ldr	w0, [sp, #244]
  4373fc:	cmp	w0, #0xf
  437400:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  437404:	ldr	w0, [sp, #244]
  437408:	cmp	w0, #0xe
  43740c:	b.eq	437b8c <ferror@plt+0x35e0c>  // b.none
  437410:	ldr	w0, [sp, #244]
  437414:	cmp	w0, #0xe
  437418:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  43741c:	ldr	w0, [sp, #244]
  437420:	cmp	w0, #0xd
  437424:	b.eq	437aec <ferror@plt+0x35d6c>  // b.none
  437428:	ldr	w0, [sp, #244]
  43742c:	cmp	w0, #0xd
  437430:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  437434:	ldr	w0, [sp, #244]
  437438:	cmp	w0, #0xc
  43743c:	b.eq	437a54 <ferror@plt+0x35cd4>  // b.none
  437440:	ldr	w0, [sp, #244]
  437444:	cmp	w0, #0xc
  437448:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  43744c:	ldr	w0, [sp, #244]
  437450:	cmp	w0, #0xb
  437454:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  437458:	ldr	w0, [sp, #244]
  43745c:	cmp	w0, #0xa
  437460:	b.cs	43794c <ferror@plt+0x35bcc>  // b.hs, b.nlast
  437464:	ldr	w0, [sp, #244]
  437468:	cmp	w0, #0x9
  43746c:	b.eq	4378d4 <ferror@plt+0x35b54>  // b.none
  437470:	ldr	w0, [sp, #244]
  437474:	cmp	w0, #0x9
  437478:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  43747c:	ldr	w0, [sp, #244]
  437480:	cmp	w0, #0x8
  437484:	b.eq	437834 <ferror@plt+0x35ab4>  // b.none
  437488:	ldr	w0, [sp, #244]
  43748c:	cmp	w0, #0x8
  437490:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  437494:	ldr	w0, [sp, #244]
  437498:	cmp	w0, #0x7
  43749c:	b.eq	437810 <ferror@plt+0x35a90>  // b.none
  4374a0:	ldr	w0, [sp, #244]
  4374a4:	cmp	w0, #0x7
  4374a8:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  4374ac:	ldr	w0, [sp, #244]
  4374b0:	cmp	w0, #0x6
  4374b4:	b.eq	437740 <ferror@plt+0x359c0>  // b.none
  4374b8:	ldr	w0, [sp, #244]
  4374bc:	cmp	w0, #0x6
  4374c0:	b.hi	437ddc <ferror@plt+0x3605c>  // b.pmore
  4374c4:	ldr	w0, [sp, #244]
  4374c8:	cmp	w0, #0x4
  4374cc:	b.eq	4374e0 <ferror@plt+0x35760>  // b.none
  4374d0:	ldr	w0, [sp, #244]
  4374d4:	cmp	w0, #0x5
  4374d8:	b.eq	437630 <ferror@plt+0x358b0>  // b.none
  4374dc:	b	437ddc <ferror@plt+0x3605c>
  4374e0:	add	x1, sp, #0x78
  4374e4:	add	x0, sp, #0x7c
  4374e8:	mov	x4, x1
  4374ec:	mov	x3, x0
  4374f0:	mov	w2, #0x0                   	// #0
  4374f4:	ldr	x1, [sp, #16]
  4374f8:	ldr	x0, [sp, #24]
  4374fc:	bl	449b20 <ferror@plt+0x47da0>
  437500:	str	x0, [sp, #136]
  437504:	ldr	w0, [sp, #124]
  437508:	mov	w0, w0
  43750c:	ldr	x1, [sp, #24]
  437510:	add	x0, x1, x0
  437514:	str	x0, [sp, #24]
  437518:	ldr	x0, [sp, #136]
  43751c:	str	w0, [sp, #228]
  437520:	ldr	w0, [sp, #228]
  437524:	ldr	x1, [sp, #136]
  437528:	cmp	x1, x0
  43752c:	b.eq	43753c <ferror@plt+0x357bc>  // b.none
  437530:	ldr	w0, [sp, #120]
  437534:	orr	w0, w0, #0x2
  437538:	str	w0, [sp, #120]
  43753c:	ldr	w0, [sp, #120]
  437540:	bl	401e9c <ferror@plt+0x11c>
  437544:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437548:	add	x0, x0, #0xba8
  43754c:	bl	401cf0 <printf@plt>
  437550:	ldr	w0, [sp, #228]
  437554:	cmp	w0, #0x4
  437558:	b.eq	437604 <ferror@plt+0x35884>  // b.none
  43755c:	ldr	w0, [sp, #228]
  437560:	cmp	w0, #0x4
  437564:	b.hi	437618 <ferror@plt+0x35898>  // b.pmore
  437568:	ldr	w0, [sp, #228]
  43756c:	cmp	w0, #0x3
  437570:	b.eq	4375f0 <ferror@plt+0x35870>  // b.none
  437574:	ldr	w0, [sp, #228]
  437578:	cmp	w0, #0x3
  43757c:	b.hi	437618 <ferror@plt+0x35898>  // b.pmore
  437580:	ldr	w0, [sp, #228]
  437584:	cmp	w0, #0x2
  437588:	b.eq	4375dc <ferror@plt+0x3585c>  // b.none
  43758c:	ldr	w0, [sp, #228]
  437590:	cmp	w0, #0x2
  437594:	b.hi	437618 <ferror@plt+0x35898>  // b.pmore
  437598:	ldr	w0, [sp, #228]
  43759c:	cmp	w0, #0x0
  4375a0:	b.eq	4375b4 <ferror@plt+0x35834>  // b.none
  4375a4:	ldr	w0, [sp, #228]
  4375a8:	cmp	w0, #0x1
  4375ac:	b.eq	4375c8 <ferror@plt+0x35848>  // b.none
  4375b0:	b	437618 <ferror@plt+0x35898>
  4375b4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4375b8:	add	x0, x0, #0xbc0
  4375bc:	bl	401d40 <gettext@plt>
  4375c0:	bl	401cf0 <printf@plt>
  4375c4:	b	43762c <ferror@plt+0x358ac>
  4375c8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4375cc:	add	x0, x0, #0xbd8
  4375d0:	bl	401d40 <gettext@plt>
  4375d4:	bl	401cf0 <printf@plt>
  4375d8:	b	43762c <ferror@plt+0x358ac>
  4375dc:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4375e0:	add	x0, x0, #0xbf0
  4375e4:	bl	401d40 <gettext@plt>
  4375e8:	bl	401cf0 <printf@plt>
  4375ec:	b	43762c <ferror@plt+0x358ac>
  4375f0:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4375f4:	add	x0, x0, #0xc08
  4375f8:	bl	401d40 <gettext@plt>
  4375fc:	bl	401cf0 <printf@plt>
  437600:	b	43762c <ferror@plt+0x358ac>
  437604:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437608:	add	x0, x0, #0xc18
  43760c:	bl	401d40 <gettext@plt>
  437610:	bl	401cf0 <printf@plt>
  437614:	b	43762c <ferror@plt+0x358ac>
  437618:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43761c:	add	x0, x0, #0xc28
  437620:	bl	401d40 <gettext@plt>
  437624:	bl	401cf0 <printf@plt>
  437628:	nop
  43762c:	b	437df4 <ferror@plt+0x36074>
  437630:	add	x1, sp, #0x70
  437634:	add	x0, sp, #0x74
  437638:	mov	x4, x1
  43763c:	mov	x3, x0
  437640:	mov	w2, #0x0                   	// #0
  437644:	ldr	x1, [sp, #16]
  437648:	ldr	x0, [sp, #24]
  43764c:	bl	449b20 <ferror@plt+0x47da0>
  437650:	str	x0, [sp, #144]
  437654:	ldr	w0, [sp, #116]
  437658:	mov	w0, w0
  43765c:	ldr	x1, [sp, #24]
  437660:	add	x0, x1, x0
  437664:	str	x0, [sp, #24]
  437668:	ldr	x0, [sp, #144]
  43766c:	str	w0, [sp, #228]
  437670:	ldr	w0, [sp, #228]
  437674:	ldr	x1, [sp, #144]
  437678:	cmp	x1, x0
  43767c:	b.eq	43768c <ferror@plt+0x3590c>  // b.none
  437680:	ldr	w0, [sp, #112]
  437684:	orr	w0, w0, #0x2
  437688:	str	w0, [sp, #112]
  43768c:	ldr	w0, [sp, #112]
  437690:	bl	401e9c <ferror@plt+0x11c>
  437694:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437698:	add	x0, x0, #0xc38
  43769c:	bl	401cf0 <printf@plt>
  4376a0:	ldr	w0, [sp, #228]
  4376a4:	cmp	w0, #0x4
  4376a8:	b.eq	43772c <ferror@plt+0x359ac>  // b.none
  4376ac:	ldr	w0, [sp, #228]
  4376b0:	cmp	w0, #0x4
  4376b4:	b.hi	4376e8 <ferror@plt+0x35968>  // b.pmore
  4376b8:	ldr	w0, [sp, #228]
  4376bc:	cmp	w0, #0x3
  4376c0:	b.eq	43771c <ferror@plt+0x3599c>  // b.none
  4376c4:	ldr	w0, [sp, #228]
  4376c8:	cmp	w0, #0x3
  4376cc:	b.hi	4376e8 <ferror@plt+0x35968>  // b.pmore
  4376d0:	ldr	w0, [sp, #228]
  4376d4:	cmp	w0, #0x1
  4376d8:	b.eq	4376fc <ferror@plt+0x3597c>  // b.none
  4376dc:	ldr	w0, [sp, #228]
  4376e0:	cmp	w0, #0x2
  4376e4:	b.eq	43770c <ferror@plt+0x3598c>  // b.none
  4376e8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4376ec:	add	x0, x0, #0xc50
  4376f0:	bl	401d40 <gettext@plt>
  4376f4:	bl	401cf0 <printf@plt>
  4376f8:	b	43773c <ferror@plt+0x359bc>
  4376fc:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437700:	add	x0, x0, #0xc58
  437704:	bl	401bb0 <puts@plt>
  437708:	b	43773c <ferror@plt+0x359bc>
  43770c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437710:	add	x0, x0, #0xc60
  437714:	bl	401bb0 <puts@plt>
  437718:	b	43773c <ferror@plt+0x359bc>
  43771c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437720:	add	x0, x0, #0xc68
  437724:	bl	401bb0 <puts@plt>
  437728:	b	43773c <ferror@plt+0x359bc>
  43772c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437730:	add	x0, x0, #0xc70
  437734:	bl	401bb0 <puts@plt>
  437738:	nop
  43773c:	b	437df4 <ferror@plt+0x36074>
  437740:	add	x1, sp, #0x68
  437744:	add	x0, sp, #0x6c
  437748:	mov	x4, x1
  43774c:	mov	x3, x0
  437750:	mov	w2, #0x0                   	// #0
  437754:	ldr	x1, [sp, #16]
  437758:	ldr	x0, [sp, #24]
  43775c:	bl	449b20 <ferror@plt+0x47da0>
  437760:	str	x0, [sp, #152]
  437764:	ldr	w0, [sp, #108]
  437768:	mov	w0, w0
  43776c:	ldr	x1, [sp, #24]
  437770:	add	x0, x1, x0
  437774:	str	x0, [sp, #24]
  437778:	ldr	x0, [sp, #152]
  43777c:	str	w0, [sp, #228]
  437780:	ldr	w0, [sp, #228]
  437784:	ldr	x1, [sp, #152]
  437788:	cmp	x1, x0
  43778c:	b.eq	43779c <ferror@plt+0x35a1c>  // b.none
  437790:	ldr	w0, [sp, #104]
  437794:	orr	w0, w0, #0x2
  437798:	str	w0, [sp, #104]
  43779c:	ldr	w0, [sp, #104]
  4377a0:	bl	401e9c <ferror@plt+0x11c>
  4377a4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4377a8:	add	x0, x0, #0xc78
  4377ac:	bl	401cf0 <printf@plt>
  4377b0:	ldr	w0, [sp, #228]
  4377b4:	cmp	w0, #0x0
  4377b8:	b.eq	4377f8 <ferror@plt+0x35a78>  // b.none
  4377bc:	ldr	w0, [sp, #228]
  4377c0:	cmp	w0, #0x0
  4377c4:	b.eq	4377e8 <ferror@plt+0x35a68>  // b.none
  4377c8:	ldr	w0, [sp, #228]
  4377cc:	cmp	w0, #0xf
  4377d0:	b.hi	4377e8 <ferror@plt+0x35a68>  // b.pmore
  4377d4:	ldr	w1, [sp, #228]
  4377d8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4377dc:	add	x0, x0, #0xc98
  4377e0:	bl	401cf0 <printf@plt>
  4377e4:	b	43780c <ferror@plt+0x35a8c>
  4377e8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4377ec:	add	x0, x0, #0xca0
  4377f0:	bl	401bb0 <puts@plt>
  4377f4:	b	43780c <ferror@plt+0x35a8c>
  4377f8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4377fc:	add	x0, x0, #0xc50
  437800:	bl	401d40 <gettext@plt>
  437804:	bl	401cf0 <printf@plt>
  437808:	nop
  43780c:	b	437df4 <ferror@plt+0x36074>
  437810:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437814:	add	x0, x0, #0xca8
  437818:	bl	401cf0 <printf@plt>
  43781c:	ldr	x2, [sp, #16]
  437820:	ldr	x1, [sp, #24]
  437824:	mov	w0, #0xffffffff            	// #-1
  437828:	bl	437184 <ferror@plt+0x35404>
  43782c:	str	x0, [sp, #24]
  437830:	b	437df4 <ferror@plt+0x36074>
  437834:	add	x1, sp, #0x60
  437838:	add	x0, sp, #0x64
  43783c:	mov	x4, x1
  437840:	mov	x3, x0
  437844:	mov	w2, #0x0                   	// #0
  437848:	ldr	x1, [sp, #16]
  43784c:	ldr	x0, [sp, #24]
  437850:	bl	449b20 <ferror@plt+0x47da0>
  437854:	str	x0, [sp, #160]
  437858:	ldr	w0, [sp, #100]
  43785c:	mov	w0, w0
  437860:	ldr	x1, [sp, #24]
  437864:	add	x0, x1, x0
  437868:	str	x0, [sp, #24]
  43786c:	ldr	x0, [sp, #160]
  437870:	str	w0, [sp, #228]
  437874:	ldr	w0, [sp, #228]
  437878:	ldr	x1, [sp, #160]
  43787c:	cmp	x1, x0
  437880:	b.eq	437890 <ferror@plt+0x35b10>  // b.none
  437884:	ldr	w0, [sp, #96]
  437888:	orr	w0, w0, #0x2
  43788c:	str	w0, [sp, #96]
  437890:	ldr	w0, [sp, #96]
  437894:	bl	401e9c <ferror@plt+0x11c>
  437898:	ldr	w0, [sp, #228]
  43789c:	cmp	w0, #0x0
  4378a0:	b.eq	4378b4 <ferror@plt+0x35b34>  // b.none
  4378a4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4378a8:	add	x0, x0, #0xcc0
  4378ac:	bl	401d40 <gettext@plt>
  4378b0:	b	4378c0 <ferror@plt+0x35b40>
  4378b4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4378b8:	add	x0, x0, #0xcc8
  4378bc:	bl	401d40 <gettext@plt>
  4378c0:	mov	x1, x0
  4378c4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4378c8:	add	x0, x0, #0xcd0
  4378cc:	bl	401cf0 <printf@plt>
  4378d0:	b	437df4 <ferror@plt+0x36074>
  4378d4:	add	x1, sp, #0x58
  4378d8:	add	x0, sp, #0x5c
  4378dc:	mov	x4, x1
  4378e0:	mov	x3, x0
  4378e4:	mov	w2, #0x0                   	// #0
  4378e8:	ldr	x1, [sp, #16]
  4378ec:	ldr	x0, [sp, #24]
  4378f0:	bl	449b20 <ferror@plt+0x47da0>
  4378f4:	str	x0, [sp, #168]
  4378f8:	ldr	w0, [sp, #92]
  4378fc:	mov	w0, w0
  437900:	ldr	x1, [sp, #24]
  437904:	add	x0, x1, x0
  437908:	str	x0, [sp, #24]
  43790c:	ldr	x0, [sp, #168]
  437910:	str	w0, [sp, #228]
  437914:	ldr	w0, [sp, #228]
  437918:	ldr	x1, [sp, #168]
  43791c:	cmp	x1, x0
  437920:	b.eq	437930 <ferror@plt+0x35bb0>  // b.none
  437924:	ldr	w0, [sp, #88]
  437928:	orr	w0, w0, #0x2
  43792c:	str	w0, [sp, #88]
  437930:	ldr	w0, [sp, #88]
  437934:	bl	401e9c <ferror@plt+0x11c>
  437938:	ldr	w1, [sp, #228]
  43793c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437940:	add	x0, x0, #0xce8
  437944:	bl	401cf0 <printf@plt>
  437948:	b	437df4 <ferror@plt+0x36074>
  43794c:	add	x1, sp, #0x50
  437950:	add	x0, sp, #0x54
  437954:	mov	x4, x1
  437958:	mov	x3, x0
  43795c:	mov	w2, #0x0                   	// #0
  437960:	ldr	x1, [sp, #16]
  437964:	ldr	x0, [sp, #24]
  437968:	bl	449b20 <ferror@plt+0x47da0>
  43796c:	str	x0, [sp, #176]
  437970:	ldr	w0, [sp, #84]
  437974:	mov	w0, w0
  437978:	ldr	x1, [sp, #24]
  43797c:	add	x0, x1, x0
  437980:	str	x0, [sp, #24]
  437984:	ldr	x0, [sp, #176]
  437988:	str	w0, [sp, #228]
  43798c:	ldr	w0, [sp, #228]
  437990:	ldr	x1, [sp, #176]
  437994:	cmp	x1, x0
  437998:	b.eq	4379a8 <ferror@plt+0x35c28>  // b.none
  43799c:	ldr	w0, [sp, #80]
  4379a0:	orr	w0, w0, #0x2
  4379a4:	str	w0, [sp, #80]
  4379a8:	ldr	w0, [sp, #80]
  4379ac:	bl	401e9c <ferror@plt+0x11c>
  4379b0:	ldr	w0, [sp, #244]
  4379b4:	cmp	w0, #0xa
  4379b8:	b.ne	4379c8 <ferror@plt+0x35c48>  // b.any
  4379bc:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4379c0:	add	x0, x0, #0xd08
  4379c4:	b	4379d0 <ferror@plt+0x35c50>
  4379c8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4379cc:	add	x0, x0, #0xd20
  4379d0:	bl	401cf0 <printf@plt>
  4379d4:	ldr	w0, [sp, #228]
  4379d8:	cmp	w0, #0x2
  4379dc:	b.eq	437a2c <ferror@plt+0x35cac>  // b.none
  4379e0:	ldr	w0, [sp, #228]
  4379e4:	cmp	w0, #0x2
  4379e8:	b.hi	437a3c <ferror@plt+0x35cbc>  // b.pmore
  4379ec:	ldr	w0, [sp, #228]
  4379f0:	cmp	w0, #0x0
  4379f4:	b.eq	437a08 <ferror@plt+0x35c88>  // b.none
  4379f8:	ldr	w0, [sp, #228]
  4379fc:	cmp	w0, #0x1
  437a00:	b.eq	437a1c <ferror@plt+0x35c9c>  // b.none
  437a04:	b	437a3c <ferror@plt+0x35cbc>
  437a08:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437a0c:	add	x0, x0, #0xc50
  437a10:	bl	401d40 <gettext@plt>
  437a14:	bl	401cf0 <printf@plt>
  437a18:	b	437a50 <ferror@plt+0x35cd0>
  437a1c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437a20:	add	x0, x0, #0xd38
  437a24:	bl	401bb0 <puts@plt>
  437a28:	b	437a50 <ferror@plt+0x35cd0>
  437a2c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437a30:	add	x0, x0, #0xd40
  437a34:	bl	401bb0 <puts@plt>
  437a38:	b	437a50 <ferror@plt+0x35cd0>
  437a3c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437a40:	add	x0, x0, #0xc28
  437a44:	bl	401d40 <gettext@plt>
  437a48:	bl	401cf0 <printf@plt>
  437a4c:	nop
  437a50:	b	437df4 <ferror@plt+0x36074>
  437a54:	add	x1, sp, #0x48
  437a58:	add	x0, sp, #0x4c
  437a5c:	mov	x4, x1
  437a60:	mov	x3, x0
  437a64:	mov	w2, #0x0                   	// #0
  437a68:	ldr	x1, [sp, #16]
  437a6c:	ldr	x0, [sp, #24]
  437a70:	bl	449b20 <ferror@plt+0x47da0>
  437a74:	str	x0, [sp, #184]
  437a78:	ldr	w0, [sp, #76]
  437a7c:	mov	w0, w0
  437a80:	ldr	x1, [sp, #24]
  437a84:	add	x0, x1, x0
  437a88:	str	x0, [sp, #24]
  437a8c:	ldr	x0, [sp, #184]
  437a90:	str	w0, [sp, #228]
  437a94:	ldr	w0, [sp, #228]
  437a98:	ldr	x1, [sp, #184]
  437a9c:	cmp	x1, x0
  437aa0:	b.eq	437ab0 <ferror@plt+0x35d30>  // b.none
  437aa4:	ldr	w0, [sp, #72]
  437aa8:	orr	w0, w0, #0x2
  437aac:	str	w0, [sp, #72]
  437ab0:	ldr	w0, [sp, #72]
  437ab4:	bl	401e9c <ferror@plt+0x11c>
  437ab8:	ldr	w0, [sp, #228]
  437abc:	cmp	w0, #0x0
  437ac0:	b.eq	437ad0 <ferror@plt+0x35d50>  // b.none
  437ac4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437ac8:	add	x0, x0, #0xd48
  437acc:	b	437ad8 <ferror@plt+0x35d58>
  437ad0:	adrp	x0, 493000 <warn@@Base+0x2402c>
  437ad4:	add	x0, x0, #0xdd0
  437ad8:	mov	x1, x0
  437adc:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437ae0:	add	x0, x0, #0xd50
  437ae4:	bl	401cf0 <printf@plt>
  437ae8:	b	437df4 <ferror@plt+0x36074>
  437aec:	add	x1, sp, #0x40
  437af0:	add	x0, sp, #0x44
  437af4:	mov	x4, x1
  437af8:	mov	x3, x0
  437afc:	mov	w2, #0x0                   	// #0
  437b00:	ldr	x1, [sp, #16]
  437b04:	ldr	x0, [sp, #24]
  437b08:	bl	449b20 <ferror@plt+0x47da0>
  437b0c:	str	x0, [sp, #192]
  437b10:	ldr	w0, [sp, #68]
  437b14:	mov	w0, w0
  437b18:	ldr	x1, [sp, #24]
  437b1c:	add	x0, x1, x0
  437b20:	str	x0, [sp, #24]
  437b24:	ldr	x0, [sp, #192]
  437b28:	str	w0, [sp, #228]
  437b2c:	ldr	w0, [sp, #228]
  437b30:	ldr	x1, [sp, #192]
  437b34:	cmp	x1, x0
  437b38:	b.eq	437b48 <ferror@plt+0x35dc8>  // b.none
  437b3c:	ldr	w0, [sp, #64]
  437b40:	orr	w0, w0, #0x2
  437b44:	str	w0, [sp, #64]
  437b48:	ldr	w0, [sp, #64]
  437b4c:	bl	401e9c <ferror@plt+0x11c>
  437b50:	ldr	w0, [sp, #228]
  437b54:	cmp	w0, #0x0
  437b58:	b.eq	437b6c <ferror@plt+0x35dec>  // b.none
  437b5c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437b60:	add	x0, x0, #0xd68
  437b64:	bl	401d40 <gettext@plt>
  437b68:	b	437b78 <ferror@plt+0x35df8>
  437b6c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437b70:	add	x0, x0, #0xd70
  437b74:	bl	401d40 <gettext@plt>
  437b78:	mov	x1, x0
  437b7c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437b80:	add	x0, x0, #0xd80
  437b84:	bl	401cf0 <printf@plt>
  437b88:	b	437df4 <ferror@plt+0x36074>
  437b8c:	add	x1, sp, #0x38
  437b90:	add	x0, sp, #0x3c
  437b94:	mov	x4, x1
  437b98:	mov	x3, x0
  437b9c:	mov	w2, #0x0                   	// #0
  437ba0:	ldr	x1, [sp, #16]
  437ba4:	ldr	x0, [sp, #24]
  437ba8:	bl	449b20 <ferror@plt+0x47da0>
  437bac:	str	x0, [sp, #200]
  437bb0:	ldr	w0, [sp, #60]
  437bb4:	mov	w0, w0
  437bb8:	ldr	x1, [sp, #24]
  437bbc:	add	x0, x1, x0
  437bc0:	str	x0, [sp, #24]
  437bc4:	ldr	x0, [sp, #200]
  437bc8:	str	w0, [sp, #228]
  437bcc:	ldr	w0, [sp, #228]
  437bd0:	ldr	x1, [sp, #200]
  437bd4:	cmp	x1, x0
  437bd8:	b.eq	437be8 <ferror@plt+0x35e68>  // b.none
  437bdc:	ldr	w0, [sp, #56]
  437be0:	orr	w0, w0, #0x2
  437be4:	str	w0, [sp, #56]
  437be8:	ldr	w0, [sp, #56]
  437bec:	bl	401e9c <ferror@plt+0x11c>
  437bf0:	ldr	w0, [sp, #228]
  437bf4:	cmp	w0, #0x0
  437bf8:	b.eq	437c0c <ferror@plt+0x35e8c>  // b.none
  437bfc:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437c00:	add	x0, x0, #0xda0
  437c04:	bl	401d40 <gettext@plt>
  437c08:	b	437c18 <ferror@plt+0x35e98>
  437c0c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437c10:	add	x0, x0, #0xd68
  437c14:	bl	401d40 <gettext@plt>
  437c18:	mov	x1, x0
  437c1c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437c20:	add	x0, x0, #0xda8
  437c24:	bl	401cf0 <printf@plt>
  437c28:	b	437df4 <ferror@plt+0x36074>
  437c2c:	add	x1, sp, #0x30
  437c30:	add	x0, sp, #0x34
  437c34:	mov	x4, x1
  437c38:	mov	x3, x0
  437c3c:	mov	w2, #0x0                   	// #0
  437c40:	ldr	x1, [sp, #16]
  437c44:	ldr	x0, [sp, #24]
  437c48:	bl	449b20 <ferror@plt+0x47da0>
  437c4c:	str	x0, [sp, #208]
  437c50:	ldr	w0, [sp, #52]
  437c54:	mov	w0, w0
  437c58:	ldr	x1, [sp, #24]
  437c5c:	add	x0, x1, x0
  437c60:	str	x0, [sp, #24]
  437c64:	ldr	x0, [sp, #208]
  437c68:	str	w0, [sp, #228]
  437c6c:	ldr	w0, [sp, #228]
  437c70:	ldr	x1, [sp, #208]
  437c74:	cmp	x1, x0
  437c78:	b.eq	437c88 <ferror@plt+0x35f08>  // b.none
  437c7c:	ldr	w0, [sp, #48]
  437c80:	orr	w0, w0, #0x2
  437c84:	str	w0, [sp, #48]
  437c88:	ldr	w0, [sp, #48]
  437c8c:	bl	401e9c <ferror@plt+0x11c>
  437c90:	ldr	w1, [sp, #228]
  437c94:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437c98:	add	x0, x0, #0xdc8
  437c9c:	bl	401cf0 <printf@plt>
  437ca0:	b	437df4 <ferror@plt+0x36074>
  437ca4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437ca8:	add	x0, x0, #0xde8
  437cac:	bl	401cf0 <printf@plt>
  437cb0:	ldr	x2, [sp, #16]
  437cb4:	ldr	x1, [sp, #24]
  437cb8:	mov	w0, #0xffffffff            	// #-1
  437cbc:	bl	437184 <ferror@plt+0x35404>
  437cc0:	str	x0, [sp, #24]
  437cc4:	b	437df4 <ferror@plt+0x36074>
  437cc8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437ccc:	add	x0, x0, #0xe00
  437cd0:	bl	401cf0 <printf@plt>
  437cd4:	ldr	x2, [sp, #16]
  437cd8:	ldr	x1, [sp, #24]
  437cdc:	mov	w0, #0xffffffff            	// #-1
  437ce0:	bl	437184 <ferror@plt+0x35404>
  437ce4:	str	x0, [sp, #24]
  437ce8:	b	437df4 <ferror@plt+0x36074>
  437cec:	add	x1, sp, #0x28
  437cf0:	add	x0, sp, #0x2c
  437cf4:	mov	x4, x1
  437cf8:	mov	x3, x0
  437cfc:	mov	w2, #0x0                   	// #0
  437d00:	ldr	x1, [sp, #16]
  437d04:	ldr	x0, [sp, #24]
  437d08:	bl	449b20 <ferror@plt+0x47da0>
  437d0c:	str	x0, [sp, #216]
  437d10:	ldr	w0, [sp, #44]
  437d14:	mov	w0, w0
  437d18:	ldr	x1, [sp, #24]
  437d1c:	add	x0, x1, x0
  437d20:	str	x0, [sp, #24]
  437d24:	ldr	x0, [sp, #216]
  437d28:	str	w0, [sp, #228]
  437d2c:	ldr	w0, [sp, #228]
  437d30:	ldr	x1, [sp, #216]
  437d34:	cmp	x1, x0
  437d38:	b.eq	437d48 <ferror@plt+0x35fc8>  // b.none
  437d3c:	ldr	w0, [sp, #40]
  437d40:	orr	w0, w0, #0x2
  437d44:	str	w0, [sp, #40]
  437d48:	ldr	w0, [sp, #40]
  437d4c:	bl	401e9c <ferror@plt+0x11c>
  437d50:	ldr	w1, [sp, #228]
  437d54:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437d58:	add	x0, x0, #0xe18
  437d5c:	bl	401cf0 <printf@plt>
  437d60:	b	437df4 <ferror@plt+0x36074>
  437d64:	add	x1, sp, #0x20
  437d68:	add	x0, sp, #0x24
  437d6c:	mov	x4, x1
  437d70:	mov	x3, x0
  437d74:	mov	w2, #0x0                   	// #0
  437d78:	ldr	x1, [sp, #16]
  437d7c:	ldr	x0, [sp, #24]
  437d80:	bl	449b20 <ferror@plt+0x47da0>
  437d84:	str	x0, [sp, #232]
  437d88:	ldr	w0, [sp, #36]
  437d8c:	mov	w0, w0
  437d90:	ldr	x1, [sp, #24]
  437d94:	add	x0, x1, x0
  437d98:	str	x0, [sp, #24]
  437d9c:	ldr	x0, [sp, #232]
  437da0:	str	w0, [sp, #228]
  437da4:	ldr	w0, [sp, #228]
  437da8:	ldr	x1, [sp, #232]
  437dac:	cmp	x1, x0
  437db0:	b.eq	437dc0 <ferror@plt+0x36040>  // b.none
  437db4:	ldr	w0, [sp, #32]
  437db8:	orr	w0, w0, #0x2
  437dbc:	str	w0, [sp, #32]
  437dc0:	ldr	w0, [sp, #32]
  437dc4:	bl	401e9c <ferror@plt+0x11c>
  437dc8:	ldr	w1, [sp, #228]
  437dcc:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  437dd0:	add	x0, x0, #0xe38
  437dd4:	bl	401cf0 <printf@plt>
  437dd8:	b	437df4 <ferror@plt+0x36074>
  437ddc:	ldr	w0, [sp, #244]
  437de0:	and	w0, w0, #0x1
  437de4:	ldr	x2, [sp, #16]
  437de8:	ldr	x1, [sp, #24]
  437dec:	bl	437184 <ferror@plt+0x35404>
  437df0:	b	437df8 <ferror@plt+0x36078>
  437df4:	ldr	x0, [sp, #24]
  437df8:	ldp	x29, x30, [sp], #256
  437dfc:	ret
  437e00:	stp	x29, x30, [sp, #-208]!
  437e04:	mov	x29, sp
  437e08:	str	x0, [sp, #24]
  437e0c:	str	x1, [sp, #16]
  437e10:	add	x1, sp, #0x5c
  437e14:	add	x0, sp, #0x60
  437e18:	mov	x4, x1
  437e1c:	mov	x3, x0
  437e20:	mov	w2, #0x0                   	// #0
  437e24:	ldr	x1, [sp, #16]
  437e28:	ldr	x0, [sp, #24]
  437e2c:	bl	449b20 <ferror@plt+0x47da0>
  437e30:	str	x0, [sp, #184]
  437e34:	ldr	w0, [sp, #96]
  437e38:	mov	w0, w0
  437e3c:	ldr	x1, [sp, #24]
  437e40:	add	x0, x1, x0
  437e44:	str	x0, [sp, #24]
  437e48:	ldr	x0, [sp, #184]
  437e4c:	str	w0, [sp, #180]
  437e50:	ldr	w0, [sp, #180]
  437e54:	ldr	x1, [sp, #184]
  437e58:	cmp	x1, x0
  437e5c:	b.eq	437e6c <ferror@plt+0x360ec>  // b.none
  437e60:	ldr	w0, [sp, #92]
  437e64:	orr	w0, w0, #0x2
  437e68:	str	w0, [sp, #92]
  437e6c:	ldr	w0, [sp, #92]
  437e70:	bl	401e9c <ferror@plt+0x11c>
  437e74:	str	xzr, [sp, #200]
  437e78:	str	wzr, [sp, #196]
  437e7c:	b	437ecc <ferror@plt+0x3614c>
  437e80:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  437e84:	add	x1, x0, #0xc48
  437e88:	ldr	w0, [sp, #196]
  437e8c:	lsl	x0, x0, #5
  437e90:	add	x0, x1, x0
  437e94:	ldr	w0, [x0]
  437e98:	ldr	w1, [sp, #180]
  437e9c:	cmp	w1, w0
  437ea0:	b.ne	437ec0 <ferror@plt+0x36140>  // b.any
  437ea4:	ldr	w0, [sp, #196]
  437ea8:	lsl	x1, x0, #5
  437eac:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  437eb0:	add	x0, x0, #0xc48
  437eb4:	add	x0, x1, x0
  437eb8:	str	x0, [sp, #200]
  437ebc:	b	437ed8 <ferror@plt+0x36158>
  437ec0:	ldr	w0, [sp, #196]
  437ec4:	add	w0, w0, #0x1
  437ec8:	str	w0, [sp, #196]
  437ecc:	ldr	w0, [sp, #196]
  437ed0:	cmp	w0, #0x29
  437ed4:	b.ls	437e80 <ferror@plt+0x36100>  // b.plast
  437ed8:	ldr	x0, [sp, #200]
  437edc:	cmp	x0, #0x0
  437ee0:	b.eq	438720 <ferror@plt+0x369a0>  // b.none
  437ee4:	ldr	x0, [sp, #200]
  437ee8:	ldr	x0, [x0, #8]
  437eec:	mov	x1, x0
  437ef0:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  437ef4:	add	x0, x0, #0x6a0
  437ef8:	bl	401cf0 <printf@plt>
  437efc:	ldr	x0, [sp, #200]
  437f00:	ldr	w0, [x0, #16]
  437f04:	cmp	w0, #0x2
  437f08:	b.eq	43861c <ferror@plt+0x3689c>  // b.none
  437f0c:	cmp	w0, #0x2
  437f10:	b.hi	438630 <ferror@plt+0x368b0>  // b.pmore
  437f14:	cmp	w0, #0x0
  437f18:	b.eq	437f28 <ferror@plt+0x361a8>  // b.none
  437f1c:	cmp	w0, #0x1
  437f20:	b.eq	438608 <ferror@plt+0x36888>  // b.none
  437f24:	b	438630 <ferror@plt+0x368b0>
  437f28:	ldr	w0, [sp, #180]
  437f2c:	cmp	w0, #0x41
  437f30:	b.eq	4384a0 <ferror@plt+0x36720>  // b.none
  437f34:	ldr	w0, [sp, #180]
  437f38:	cmp	w0, #0x41
  437f3c:	b.hi	4385e4 <ferror@plt+0x36864>  // b.pmore
  437f40:	ldr	w0, [sp, #180]
  437f44:	cmp	w0, #0x40
  437f48:	b.eq	438470 <ferror@plt+0x366f0>  // b.none
  437f4c:	ldr	w0, [sp, #180]
  437f50:	cmp	w0, #0x40
  437f54:	b.hi	4385e4 <ferror@plt+0x36864>  // b.pmore
  437f58:	ldr	w0, [sp, #180]
  437f5c:	cmp	w0, #0x20
  437f60:	b.eq	438380 <ferror@plt+0x36600>  // b.none
  437f64:	ldr	w0, [sp, #180]
  437f68:	cmp	w0, #0x20
  437f6c:	b.hi	4385e4 <ferror@plt+0x36864>  // b.pmore
  437f70:	ldr	w0, [sp, #180]
  437f74:	cmp	w0, #0x19
  437f78:	b.eq	438234 <ferror@plt+0x364b4>  // b.none
  437f7c:	ldr	w0, [sp, #180]
  437f80:	cmp	w0, #0x19
  437f84:	b.hi	4385e4 <ferror@plt+0x36864>  // b.pmore
  437f88:	ldr	w0, [sp, #180]
  437f8c:	cmp	w0, #0x7
  437f90:	b.eq	437fa4 <ferror@plt+0x36224>  // b.none
  437f94:	ldr	w0, [sp, #180]
  437f98:	cmp	w0, #0x18
  437f9c:	b.eq	4380e8 <ferror@plt+0x36368>  // b.none
  437fa0:	b	4385e4 <ferror@plt+0x36864>
  437fa4:	add	x1, sp, #0x54
  437fa8:	add	x0, sp, #0x58
  437fac:	mov	x4, x1
  437fb0:	mov	x3, x0
  437fb4:	mov	w2, #0x0                   	// #0
  437fb8:	ldr	x1, [sp, #16]
  437fbc:	ldr	x0, [sp, #24]
  437fc0:	bl	449b20 <ferror@plt+0x47da0>
  437fc4:	str	x0, [sp, #112]
  437fc8:	ldr	w0, [sp, #88]
  437fcc:	mov	w0, w0
  437fd0:	ldr	x1, [sp, #24]
  437fd4:	add	x0, x1, x0
  437fd8:	str	x0, [sp, #24]
  437fdc:	ldr	x0, [sp, #112]
  437fe0:	str	w0, [sp, #164]
  437fe4:	ldr	w0, [sp, #164]
  437fe8:	ldr	x1, [sp, #112]
  437fec:	cmp	x1, x0
  437ff0:	b.eq	438000 <ferror@plt+0x36280>  // b.none
  437ff4:	ldr	w0, [sp, #84]
  437ff8:	orr	w0, w0, #0x2
  437ffc:	str	w0, [sp, #84]
  438000:	ldr	w0, [sp, #84]
  438004:	bl	401e9c <ferror@plt+0x11c>
  438008:	ldr	w0, [sp, #164]
  43800c:	cmp	w0, #0x53
  438010:	b.eq	4380bc <ferror@plt+0x3633c>  // b.none
  438014:	ldr	w0, [sp, #164]
  438018:	cmp	w0, #0x53
  43801c:	b.hi	4380d0 <ferror@plt+0x36350>  // b.pmore
  438020:	ldr	w0, [sp, #164]
  438024:	cmp	w0, #0x52
  438028:	b.eq	438094 <ferror@plt+0x36314>  // b.none
  43802c:	ldr	w0, [sp, #164]
  438030:	cmp	w0, #0x52
  438034:	b.hi	4380d0 <ferror@plt+0x36350>  // b.pmore
  438038:	ldr	w0, [sp, #164]
  43803c:	cmp	w0, #0x4d
  438040:	b.eq	4380a8 <ferror@plt+0x36328>  // b.none
  438044:	ldr	w0, [sp, #164]
  438048:	cmp	w0, #0x4d
  43804c:	b.hi	4380d0 <ferror@plt+0x36350>  // b.pmore
  438050:	ldr	w0, [sp, #164]
  438054:	cmp	w0, #0x0
  438058:	b.eq	43806c <ferror@plt+0x362ec>  // b.none
  43805c:	ldr	w0, [sp, #164]
  438060:	cmp	w0, #0x41
  438064:	b.eq	438080 <ferror@plt+0x36300>  // b.none
  438068:	b	4380d0 <ferror@plt+0x36350>
  43806c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438070:	add	x0, x0, #0x6b0
  438074:	bl	401d40 <gettext@plt>
  438078:	bl	401cf0 <printf@plt>
  43807c:	b	4380e4 <ferror@plt+0x36364>
  438080:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438084:	add	x0, x0, #0x6b8
  438088:	bl	401d40 <gettext@plt>
  43808c:	bl	401cf0 <printf@plt>
  438090:	b	4380e4 <ferror@plt+0x36364>
  438094:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438098:	add	x0, x0, #0x6c8
  43809c:	bl	401d40 <gettext@plt>
  4380a0:	bl	401cf0 <printf@plt>
  4380a4:	b	4380e4 <ferror@plt+0x36364>
  4380a8:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4380ac:	add	x0, x0, #0x6d8
  4380b0:	bl	401d40 <gettext@plt>
  4380b4:	bl	401cf0 <printf@plt>
  4380b8:	b	4380e4 <ferror@plt+0x36364>
  4380bc:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4380c0:	add	x0, x0, #0x6f0
  4380c4:	bl	401d40 <gettext@plt>
  4380c8:	bl	401cf0 <printf@plt>
  4380cc:	b	4380e4 <ferror@plt+0x36364>
  4380d0:	ldr	w1, [sp, #164]
  4380d4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4380d8:	add	x0, x0, #0x710
  4380dc:	bl	401cf0 <printf@plt>
  4380e0:	nop
  4380e4:	b	438600 <ferror@plt+0x36880>
  4380e8:	add	x1, sp, #0x4c
  4380ec:	add	x0, sp, #0x50
  4380f0:	mov	x4, x1
  4380f4:	mov	x3, x0
  4380f8:	mov	w2, #0x0                   	// #0
  4380fc:	ldr	x1, [sp, #16]
  438100:	ldr	x0, [sp, #24]
  438104:	bl	449b20 <ferror@plt+0x47da0>
  438108:	str	x0, [sp, #120]
  43810c:	ldr	w0, [sp, #80]
  438110:	mov	w0, w0
  438114:	ldr	x1, [sp, #24]
  438118:	add	x0, x1, x0
  43811c:	str	x0, [sp, #24]
  438120:	ldr	x0, [sp, #120]
  438124:	str	w0, [sp, #164]
  438128:	ldr	w0, [sp, #164]
  43812c:	ldr	x1, [sp, #120]
  438130:	cmp	x1, x0
  438134:	b.eq	438144 <ferror@plt+0x363c4>  // b.none
  438138:	ldr	w0, [sp, #76]
  43813c:	orr	w0, w0, #0x2
  438140:	str	w0, [sp, #76]
  438144:	ldr	w0, [sp, #76]
  438148:	bl	401e9c <ferror@plt+0x11c>
  43814c:	ldr	w0, [sp, #164]
  438150:	cmp	w0, #0x3
  438154:	b.eq	4381d4 <ferror@plt+0x36454>  // b.none
  438158:	ldr	w0, [sp, #164]
  43815c:	cmp	w0, #0x3
  438160:	b.hi	4381e4 <ferror@plt+0x36464>  // b.pmore
  438164:	ldr	w0, [sp, #164]
  438168:	cmp	w0, #0x2
  43816c:	b.eq	4381c0 <ferror@plt+0x36440>  // b.none
  438170:	ldr	w0, [sp, #164]
  438174:	cmp	w0, #0x2
  438178:	b.hi	4381e4 <ferror@plt+0x36464>  // b.pmore
  43817c:	ldr	w0, [sp, #164]
  438180:	cmp	w0, #0x0
  438184:	b.eq	438198 <ferror@plt+0x36418>  // b.none
  438188:	ldr	w0, [sp, #164]
  43818c:	cmp	w0, #0x1
  438190:	b.eq	4381ac <ferror@plt+0x3642c>  // b.none
  438194:	b	4381e4 <ferror@plt+0x36464>
  438198:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43819c:	add	x0, x0, #0x6b0
  4381a0:	bl	401d40 <gettext@plt>
  4381a4:	bl	401cf0 <printf@plt>
  4381a8:	b	438230 <ferror@plt+0x364b0>
  4381ac:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4381b0:	add	x0, x0, #0x720
  4381b4:	bl	401d40 <gettext@plt>
  4381b8:	bl	401cf0 <printf@plt>
  4381bc:	b	438230 <ferror@plt+0x364b0>
  4381c0:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4381c4:	add	x0, x0, #0x728
  4381c8:	bl	401d40 <gettext@plt>
  4381cc:	bl	401cf0 <printf@plt>
  4381d0:	b	438230 <ferror@plt+0x364b0>
  4381d4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4381d8:	add	x0, x0, #0xe0
  4381dc:	bl	401bb0 <puts@plt>
  4381e0:	b	438230 <ferror@plt+0x364b0>
  4381e4:	ldr	w0, [sp, #164]
  4381e8:	cmp	w0, #0xc
  4381ec:	b.hi	43821c <ferror@plt+0x3649c>  // b.pmore
  4381f0:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4381f4:	add	x0, x0, #0x730
  4381f8:	bl	401d40 <gettext@plt>
  4381fc:	mov	x2, x0
  438200:	ldr	w0, [sp, #164]
  438204:	mov	w1, #0x1                   	// #1
  438208:	lsl	w0, w1, w0
  43820c:	mov	w1, w0
  438210:	mov	x0, x2
  438214:	bl	401cf0 <printf@plt>
  438218:	b	43822c <ferror@plt+0x364ac>
  43821c:	ldr	w1, [sp, #164]
  438220:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438224:	add	x0, x0, #0x710
  438228:	bl	401cf0 <printf@plt>
  43822c:	nop
  438230:	b	438600 <ferror@plt+0x36880>
  438234:	add	x1, sp, #0x44
  438238:	add	x0, sp, #0x48
  43823c:	mov	x4, x1
  438240:	mov	x3, x0
  438244:	mov	w2, #0x0                   	// #0
  438248:	ldr	x1, [sp, #16]
  43824c:	ldr	x0, [sp, #24]
  438250:	bl	449b20 <ferror@plt+0x47da0>
  438254:	str	x0, [sp, #128]
  438258:	ldr	w0, [sp, #72]
  43825c:	mov	w0, w0
  438260:	ldr	x1, [sp, #24]
  438264:	add	x0, x1, x0
  438268:	str	x0, [sp, #24]
  43826c:	ldr	x0, [sp, #128]
  438270:	str	w0, [sp, #164]
  438274:	ldr	w0, [sp, #164]
  438278:	ldr	x1, [sp, #128]
  43827c:	cmp	x1, x0
  438280:	b.eq	438290 <ferror@plt+0x36510>  // b.none
  438284:	ldr	w0, [sp, #68]
  438288:	orr	w0, w0, #0x2
  43828c:	str	w0, [sp, #68]
  438290:	ldr	w0, [sp, #68]
  438294:	bl	401e9c <ferror@plt+0x11c>
  438298:	ldr	w0, [sp, #164]
  43829c:	cmp	w0, #0x3
  4382a0:	b.eq	438320 <ferror@plt+0x365a0>  // b.none
  4382a4:	ldr	w0, [sp, #164]
  4382a8:	cmp	w0, #0x3
  4382ac:	b.hi	438330 <ferror@plt+0x365b0>  // b.pmore
  4382b0:	ldr	w0, [sp, #164]
  4382b4:	cmp	w0, #0x2
  4382b8:	b.eq	43830c <ferror@plt+0x3658c>  // b.none
  4382bc:	ldr	w0, [sp, #164]
  4382c0:	cmp	w0, #0x2
  4382c4:	b.hi	438330 <ferror@plt+0x365b0>  // b.pmore
  4382c8:	ldr	w0, [sp, #164]
  4382cc:	cmp	w0, #0x0
  4382d0:	b.eq	4382e4 <ferror@plt+0x36564>  // b.none
  4382d4:	ldr	w0, [sp, #164]
  4382d8:	cmp	w0, #0x1
  4382dc:	b.eq	4382f8 <ferror@plt+0x36578>  // b.none
  4382e0:	b	438330 <ferror@plt+0x365b0>
  4382e4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4382e8:	add	x0, x0, #0x6b0
  4382ec:	bl	401d40 <gettext@plt>
  4382f0:	bl	401cf0 <printf@plt>
  4382f4:	b	43837c <ferror@plt+0x365fc>
  4382f8:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4382fc:	add	x0, x0, #0x758
  438300:	bl	401d40 <gettext@plt>
  438304:	bl	401cf0 <printf@plt>
  438308:	b	43837c <ferror@plt+0x365fc>
  43830c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438310:	add	x0, x0, #0x720
  438314:	bl	401d40 <gettext@plt>
  438318:	bl	401cf0 <printf@plt>
  43831c:	b	43837c <ferror@plt+0x365fc>
  438320:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438324:	add	x0, x0, #0xe0
  438328:	bl	401bb0 <puts@plt>
  43832c:	b	43837c <ferror@plt+0x365fc>
  438330:	ldr	w0, [sp, #164]
  438334:	cmp	w0, #0xc
  438338:	b.hi	438368 <ferror@plt+0x365e8>  // b.pmore
  43833c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438340:	add	x0, x0, #0x730
  438344:	bl	401d40 <gettext@plt>
  438348:	mov	x2, x0
  43834c:	ldr	w0, [sp, #164]
  438350:	mov	w1, #0x1                   	// #1
  438354:	lsl	w0, w1, w0
  438358:	mov	w1, w0
  43835c:	mov	x0, x2
  438360:	bl	401cf0 <printf@plt>
  438364:	b	438378 <ferror@plt+0x365f8>
  438368:	ldr	w1, [sp, #164]
  43836c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438370:	add	x0, x0, #0x710
  438374:	bl	401cf0 <printf@plt>
  438378:	nop
  43837c:	b	438600 <ferror@plt+0x36880>
  438380:	add	x1, sp, #0x3c
  438384:	add	x0, sp, #0x40
  438388:	mov	x4, x1
  43838c:	mov	x3, x0
  438390:	mov	w2, #0x0                   	// #0
  438394:	ldr	x1, [sp, #16]
  438398:	ldr	x0, [sp, #24]
  43839c:	bl	449b20 <ferror@plt+0x47da0>
  4383a0:	str	x0, [sp, #144]
  4383a4:	ldr	w0, [sp, #64]
  4383a8:	mov	w0, w0
  4383ac:	ldr	x1, [sp, #24]
  4383b0:	add	x0, x1, x0
  4383b4:	str	x0, [sp, #24]
  4383b8:	ldr	x0, [sp, #144]
  4383bc:	str	w0, [sp, #164]
  4383c0:	ldr	w0, [sp, #164]
  4383c4:	ldr	x1, [sp, #144]
  4383c8:	cmp	x1, x0
  4383cc:	b.eq	4383dc <ferror@plt+0x3665c>  // b.none
  4383d0:	ldr	w0, [sp, #60]
  4383d4:	orr	w0, w0, #0x2
  4383d8:	str	w0, [sp, #60]
  4383dc:	ldr	w0, [sp, #60]
  4383e0:	bl	401e9c <ferror@plt+0x11c>
  4383e4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4383e8:	add	x0, x0, #0x770
  4383ec:	bl	401d40 <gettext@plt>
  4383f0:	ldr	w1, [sp, #164]
  4383f4:	bl	401cf0 <printf@plt>
  4383f8:	ldr	x0, [sp, #16]
  4383fc:	sub	x0, x0, #0x1
  438400:	ldr	x1, [sp, #24]
  438404:	cmp	x1, x0
  438408:	b.cs	43844c <ferror@plt+0x366cc>  // b.hs, b.nlast
  43840c:	ldr	x1, [sp, #16]
  438410:	ldr	x0, [sp, #24]
  438414:	sub	x0, x1, x0
  438418:	sub	x0, x0, #0x1
  43841c:	str	x0, [sp, #136]
  438420:	ldr	x0, [sp, #136]
  438424:	ldr	x1, [sp, #24]
  438428:	bl	40ebc4 <ferror@plt+0xce44>
  43842c:	ldr	x1, [sp, #136]
  438430:	ldr	x0, [sp, #24]
  438434:	bl	401980 <strnlen@plt>
  438438:	add	x0, x0, #0x1
  43843c:	ldr	x1, [sp, #24]
  438440:	add	x0, x1, x0
  438444:	str	x0, [sp, #24]
  438448:	b	438464 <ferror@plt+0x366e4>
  43844c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  438450:	add	x0, x0, #0xf80
  438454:	bl	401d40 <gettext@plt>
  438458:	bl	401cf0 <printf@plt>
  43845c:	ldr	x0, [sp, #16]
  438460:	str	x0, [sp, #24]
  438464:	mov	w0, #0xa                   	// #10
  438468:	bl	401d20 <putchar@plt>
  43846c:	b	438600 <ferror@plt+0x36880>
  438470:	ldr	x1, [sp, #24]
  438474:	ldr	x0, [sp, #16]
  438478:	cmp	x1, x0
  43847c:	b.cs	43848c <ferror@plt+0x3670c>  // b.hs, b.nlast
  438480:	ldr	x0, [sp, #24]
  438484:	add	x0, x0, #0x1
  438488:	str	x0, [sp, #24]
  43848c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438490:	add	x0, x0, #0x788
  438494:	bl	401d40 <gettext@plt>
  438498:	bl	401cf0 <printf@plt>
  43849c:	b	438600 <ferror@plt+0x36880>
  4384a0:	add	x1, sp, #0x34
  4384a4:	add	x0, sp, #0x38
  4384a8:	mov	x4, x1
  4384ac:	mov	x3, x0
  4384b0:	mov	w2, #0x0                   	// #0
  4384b4:	ldr	x1, [sp, #16]
  4384b8:	ldr	x0, [sp, #24]
  4384bc:	bl	449b20 <ferror@plt+0x47da0>
  4384c0:	str	x0, [sp, #168]
  4384c4:	ldr	w0, [sp, #56]
  4384c8:	mov	w0, w0
  4384cc:	ldr	x1, [sp, #24]
  4384d0:	add	x0, x1, x0
  4384d4:	str	x0, [sp, #24]
  4384d8:	ldr	x0, [sp, #168]
  4384dc:	str	w0, [sp, #164]
  4384e0:	ldr	w0, [sp, #164]
  4384e4:	ldr	x1, [sp, #168]
  4384e8:	cmp	x1, x0
  4384ec:	b.eq	4384fc <ferror@plt+0x3677c>  // b.none
  4384f0:	ldr	w0, [sp, #52]
  4384f4:	orr	w0, w0, #0x2
  4384f8:	str	w0, [sp, #52]
  4384fc:	ldr	w0, [sp, #52]
  438500:	bl	401e9c <ferror@plt+0x11c>
  438504:	ldr	w0, [sp, #164]
  438508:	cmp	w0, #0x6
  43850c:	b.ne	4385ac <ferror@plt+0x3682c>  // b.any
  438510:	add	x1, sp, #0x2c
  438514:	add	x0, sp, #0x30
  438518:	mov	x4, x1
  43851c:	mov	x3, x0
  438520:	mov	w2, #0x0                   	// #0
  438524:	ldr	x1, [sp, #16]
  438528:	ldr	x0, [sp, #24]
  43852c:	bl	449b20 <ferror@plt+0x47da0>
  438530:	str	x0, [sp, #152]
  438534:	ldr	w0, [sp, #48]
  438538:	mov	w0, w0
  43853c:	ldr	x1, [sp, #24]
  438540:	add	x0, x1, x0
  438544:	str	x0, [sp, #24]
  438548:	ldr	x0, [sp, #152]
  43854c:	str	w0, [sp, #164]
  438550:	ldr	w0, [sp, #164]
  438554:	ldr	x1, [sp, #152]
  438558:	cmp	x1, x0
  43855c:	b.eq	43856c <ferror@plt+0x367ec>  // b.none
  438560:	ldr	w0, [sp, #44]
  438564:	orr	w0, w0, #0x2
  438568:	str	w0, [sp, #44]
  43856c:	ldr	w0, [sp, #44]
  438570:	bl	401e9c <ferror@plt+0x11c>
  438574:	ldr	w0, [sp, #164]
  438578:	cmp	w0, #0x15
  43857c:	b.ls	438594 <ferror@plt+0x36814>  // b.plast
  438580:	ldr	w1, [sp, #164]
  438584:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438588:	add	x0, x0, #0x710
  43858c:	bl	401cf0 <printf@plt>
  438590:	b	4385b8 <ferror@plt+0x36838>
  438594:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  438598:	add	x0, x0, #0x7f0
  43859c:	ldr	w1, [sp, #164]
  4385a0:	ldr	x0, [x0, x1, lsl #3]
  4385a4:	bl	401bb0 <puts@plt>
  4385a8:	b	4385b8 <ferror@plt+0x36838>
  4385ac:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4385b0:	add	x0, x0, #0xcb8
  4385b4:	bl	401bb0 <puts@plt>
  4385b8:	ldr	x1, [sp, #24]
  4385bc:	ldr	x0, [sp, #16]
  4385c0:	cmp	x1, x0
  4385c4:	b.cs	4385fc <ferror@plt+0x3687c>  // b.hs, b.nlast
  4385c8:	ldr	x0, [sp, #24]
  4385cc:	add	x1, x0, #0x1
  4385d0:	str	x1, [sp, #24]
  4385d4:	ldrb	w0, [x0]
  4385d8:	cmp	w0, #0x0
  4385dc:	b.ne	4385b8 <ferror@plt+0x36838>  // b.any
  4385e0:	b	4385fc <ferror@plt+0x3687c>
  4385e4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4385e8:	add	x0, x0, #0x790
  4385ec:	bl	401d40 <gettext@plt>
  4385f0:	ldr	w1, [sp, #180]
  4385f4:	bl	401cf0 <printf@plt>
  4385f8:	b	438600 <ferror@plt+0x36880>
  4385fc:	nop
  438600:	ldr	x0, [sp, #24]
  438604:	b	438730 <ferror@plt+0x369b0>
  438608:	ldr	x2, [sp, #16]
  43860c:	ldr	x1, [sp, #24]
  438610:	mov	w0, #0xffffffff            	// #-1
  438614:	bl	437184 <ferror@plt+0x35404>
  438618:	b	438730 <ferror@plt+0x369b0>
  43861c:	ldr	x2, [sp, #16]
  438620:	ldr	x1, [sp, #24]
  438624:	mov	w0, #0x0                   	// #0
  438628:	bl	437184 <ferror@plt+0x35404>
  43862c:	b	438730 <ferror@plt+0x369b0>
  438630:	ldr	x0, [sp, #200]
  438634:	ldr	w0, [x0, #16]
  438638:	and	w0, w0, #0x80
  43863c:	cmp	w0, #0x0
  438640:	b.ne	438664 <ferror@plt+0x368e4>  // b.any
  438644:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  438648:	add	x3, x0, #0xef0
  43864c:	mov	w2, #0x3af2                	// #15090
  438650:	adrp	x0, 496000 <warn@@Base+0x2702c>
  438654:	add	x1, x0, #0x210
  438658:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43865c:	add	x0, x0, #0x7a0
  438660:	bl	401d00 <__assert_fail@plt>
  438664:	add	x1, sp, #0x24
  438668:	add	x0, sp, #0x28
  43866c:	mov	x4, x1
  438670:	mov	x3, x0
  438674:	mov	w2, #0x0                   	// #0
  438678:	ldr	x1, [sp, #16]
  43867c:	ldr	x0, [sp, #24]
  438680:	bl	449b20 <ferror@plt+0x47da0>
  438684:	str	x0, [sp, #104]
  438688:	ldr	w0, [sp, #40]
  43868c:	mov	w0, w0
  438690:	ldr	x1, [sp, #24]
  438694:	add	x0, x1, x0
  438698:	str	x0, [sp, #24]
  43869c:	ldr	x0, [sp, #104]
  4386a0:	str	w0, [sp, #164]
  4386a4:	ldr	w0, [sp, #164]
  4386a8:	ldr	x1, [sp, #104]
  4386ac:	cmp	x1, x0
  4386b0:	b.eq	4386c0 <ferror@plt+0x36940>  // b.none
  4386b4:	ldr	w0, [sp, #36]
  4386b8:	orr	w0, w0, #0x2
  4386bc:	str	w0, [sp, #36]
  4386c0:	ldr	w0, [sp, #36]
  4386c4:	bl	401e9c <ferror@plt+0x11c>
  4386c8:	ldr	x0, [sp, #200]
  4386cc:	ldr	w0, [x0, #16]
  4386d0:	and	w0, w0, #0x7f
  4386d4:	str	w0, [sp, #100]
  4386d8:	ldr	w1, [sp, #164]
  4386dc:	ldr	w0, [sp, #100]
  4386e0:	cmp	w1, w0
  4386e4:	b.cc	4386fc <ferror@plt+0x3697c>  // b.lo, b.ul, b.last
  4386e8:	ldr	w1, [sp, #164]
  4386ec:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4386f0:	add	x0, x0, #0x710
  4386f4:	bl	401cf0 <printf@plt>
  4386f8:	b	438718 <ferror@plt+0x36998>
  4386fc:	ldr	x0, [sp, #200]
  438700:	ldr	x1, [x0, #24]
  438704:	ldr	w0, [sp, #164]
  438708:	lsl	x0, x0, #3
  43870c:	add	x0, x1, x0
  438710:	ldr	x0, [x0]
  438714:	bl	401bb0 <puts@plt>
  438718:	ldr	x0, [sp, #24]
  43871c:	b	438730 <ferror@plt+0x369b0>
  438720:	ldr	w0, [sp, #180]
  438724:	ldr	x2, [sp, #16]
  438728:	ldr	x1, [sp, #24]
  43872c:	bl	437184 <ferror@plt+0x35404>
  438730:	ldp	x29, x30, [sp], #208
  438734:	ret
  438738:	stp	x29, x30, [sp, #-112]!
  43873c:	mov	x29, sp
  438740:	str	x0, [sp, #40]
  438744:	str	x1, [sp, #32]
  438748:	str	x2, [sp, #24]
  43874c:	add	x1, sp, #0x40
  438750:	add	x0, sp, #0x44
  438754:	mov	x4, x1
  438758:	mov	x3, x0
  43875c:	mov	w2, #0x0                   	// #0
  438760:	ldr	x1, [sp, #24]
  438764:	ldr	x0, [sp, #40]
  438768:	bl	449b20 <ferror@plt+0x47da0>
  43876c:	str	x0, [sp, #104]
  438770:	ldr	w0, [sp, #68]
  438774:	mov	w0, w0
  438778:	ldr	x1, [sp, #40]
  43877c:	add	x0, x1, x0
  438780:	str	x0, [sp, #40]
  438784:	ldr	x0, [sp, #104]
  438788:	str	w0, [sp, #100]
  43878c:	ldr	w0, [sp, #100]
  438790:	ldr	x1, [sp, #104]
  438794:	cmp	x1, x0
  438798:	b.eq	4387a8 <ferror@plt+0x36a28>  // b.none
  43879c:	ldr	w0, [sp, #64]
  4387a0:	orr	w0, w0, #0x2
  4387a4:	str	w0, [sp, #64]
  4387a8:	ldr	w0, [sp, #64]
  4387ac:	bl	401e9c <ferror@plt+0x11c>
  4387b0:	ldr	w0, [sp, #100]
  4387b4:	cmp	w0, #0x20
  4387b8:	b.ne	4388e4 <ferror@plt+0x36b64>  // b.any
  4387bc:	add	x1, sp, #0x38
  4387c0:	add	x0, sp, #0x3c
  4387c4:	mov	x4, x1
  4387c8:	mov	x3, x0
  4387cc:	mov	w2, #0x0                   	// #0
  4387d0:	ldr	x1, [sp, #24]
  4387d4:	ldr	x0, [sp, #40]
  4387d8:	bl	449b20 <ferror@plt+0x47da0>
  4387dc:	str	x0, [sp, #88]
  4387e0:	ldr	w0, [sp, #60]
  4387e4:	mov	w0, w0
  4387e8:	ldr	x1, [sp, #40]
  4387ec:	add	x0, x1, x0
  4387f0:	str	x0, [sp, #40]
  4387f4:	ldr	x0, [sp, #88]
  4387f8:	str	w0, [sp, #84]
  4387fc:	ldr	w0, [sp, #84]
  438800:	ldr	x1, [sp, #88]
  438804:	cmp	x1, x0
  438808:	b.eq	438818 <ferror@plt+0x36a98>  // b.none
  43880c:	ldr	w0, [sp, #56]
  438810:	orr	w0, w0, #0x2
  438814:	str	w0, [sp, #56]
  438818:	ldr	w0, [sp, #56]
  43881c:	bl	401e9c <ferror@plt+0x11c>
  438820:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438824:	add	x0, x0, #0x770
  438828:	bl	401d40 <gettext@plt>
  43882c:	ldr	w1, [sp, #84]
  438830:	bl	401cf0 <printf@plt>
  438834:	ldr	x1, [sp, #40]
  438838:	ldr	x0, [sp, #24]
  43883c:	cmp	x1, x0
  438840:	b.ne	438868 <ferror@plt+0x36ae8>  // b.any
  438844:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  438848:	add	x0, x0, #0x790
  43884c:	bl	401d40 <gettext@plt>
  438850:	bl	401cf0 <printf@plt>
  438854:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438858:	add	x0, x0, #0x7b8
  43885c:	bl	401d40 <gettext@plt>
  438860:	bl	46efd4 <warn@@Base>
  438864:	b	4388dc <ferror@plt+0x36b5c>
  438868:	ldr	x0, [sp, #24]
  43886c:	sub	x0, x0, #0x1
  438870:	ldr	x1, [sp, #40]
  438874:	cmp	x1, x0
  438878:	b.cs	4388bc <ferror@plt+0x36b3c>  // b.hs, b.nlast
  43887c:	ldr	x1, [sp, #24]
  438880:	ldr	x0, [sp, #40]
  438884:	sub	x0, x1, x0
  438888:	sub	x0, x0, #0x1
  43888c:	str	x0, [sp, #72]
  438890:	ldr	x0, [sp, #72]
  438894:	ldr	x1, [sp, #40]
  438898:	bl	40ebc4 <ferror@plt+0xce44>
  43889c:	ldr	x1, [sp, #72]
  4388a0:	ldr	x0, [sp, #40]
  4388a4:	bl	401980 <strnlen@plt>
  4388a8:	add	x0, x0, #0x1
  4388ac:	ldr	x1, [sp, #40]
  4388b0:	add	x0, x1, x0
  4388b4:	str	x0, [sp, #40]
  4388b8:	b	4388d4 <ferror@plt+0x36b54>
  4388bc:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  4388c0:	add	x0, x0, #0xf80
  4388c4:	bl	401d40 <gettext@plt>
  4388c8:	bl	401cf0 <printf@plt>
  4388cc:	ldr	x0, [sp, #24]
  4388d0:	str	x0, [sp, #40]
  4388d4:	mov	w0, #0xa                   	// #10
  4388d8:	bl	401d20 <putchar@plt>
  4388dc:	ldr	x0, [sp, #40]
  4388e0:	b	438928 <ferror@plt+0x36ba8>
  4388e4:	ldr	w0, [sp, #100]
  4388e8:	and	w0, w0, #0x2
  4388ec:	cmp	w0, #0x0
  4388f0:	b.ne	438918 <ferror@plt+0x36b98>  // b.any
  4388f4:	ldr	x0, [sp, #32]
  4388f8:	cmp	x0, #0x0
  4388fc:	b.eq	438918 <ferror@plt+0x36b98>  // b.none
  438900:	ldr	x3, [sp, #32]
  438904:	ldr	x2, [sp, #24]
  438908:	ldr	w1, [sp, #100]
  43890c:	ldr	x0, [sp, #40]
  438910:	blr	x3
  438914:	b	438928 <ferror@plt+0x36ba8>
  438918:	ldr	w0, [sp, #100]
  43891c:	ldr	x2, [sp, #24]
  438920:	ldr	x1, [sp, #40]
  438924:	bl	437184 <ferror@plt+0x35404>
  438928:	ldp	x29, x30, [sp], #112
  43892c:	ret
  438930:	stp	x29, x30, [sp, #-112]!
  438934:	mov	x29, sp
  438938:	str	x0, [sp, #40]
  43893c:	str	w1, [sp, #36]
  438940:	str	x2, [sp, #24]
  438944:	ldr	w0, [sp, #36]
  438948:	cmp	w0, #0x4
  43894c:	b.ne	438b24 <ferror@plt+0x36da4>  // b.any
  438950:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438954:	add	x0, x0, #0x7d8
  438958:	bl	401cf0 <printf@plt>
  43895c:	ldr	x1, [sp, #40]
  438960:	ldr	x0, [sp, #24]
  438964:	cmp	x1, x0
  438968:	b.ne	438984 <ferror@plt+0x36c04>  // b.any
  43896c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  438970:	add	x0, x0, #0x790
  438974:	bl	401d40 <gettext@plt>
  438978:	bl	401cf0 <printf@plt>
  43897c:	ldr	x0, [sp, #40]
  438980:	b	438dd0 <ferror@plt+0x37050>
  438984:	add	x1, sp, #0x48
  438988:	add	x0, sp, #0x4c
  43898c:	mov	x4, x1
  438990:	mov	x3, x0
  438994:	mov	w2, #0x0                   	// #0
  438998:	ldr	x1, [sp, #24]
  43899c:	ldr	x0, [sp, #40]
  4389a0:	bl	449b20 <ferror@plt+0x47da0>
  4389a4:	str	x0, [sp, #80]
  4389a8:	ldr	w0, [sp, #76]
  4389ac:	mov	w0, w0
  4389b0:	ldr	x1, [sp, #40]
  4389b4:	add	x0, x1, x0
  4389b8:	str	x0, [sp, #40]
  4389bc:	ldr	x0, [sp, #80]
  4389c0:	str	w0, [sp, #100]
  4389c4:	ldr	w0, [sp, #100]
  4389c8:	ldr	x1, [sp, #80]
  4389cc:	cmp	x1, x0
  4389d0:	b.eq	4389e0 <ferror@plt+0x36c60>  // b.none
  4389d4:	ldr	w0, [sp, #72]
  4389d8:	orr	w0, w0, #0x2
  4389dc:	str	w0, [sp, #72]
  4389e0:	ldr	w0, [sp, #72]
  4389e4:	bl	401e9c <ferror@plt+0x11c>
  4389e8:	ldr	w0, [sp, #100]
  4389ec:	cmp	w0, #0xf
  4389f0:	b.ls	438a04 <ferror@plt+0x36c84>  // b.plast
  4389f4:	ldr	w1, [sp, #100]
  4389f8:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4389fc:	add	x0, x0, #0x7f8
  438a00:	bl	401cf0 <printf@plt>
  438a04:	ldr	w0, [sp, #100]
  438a08:	and	w0, w0, #0x3
  438a0c:	cmp	w0, #0x3
  438a10:	b.eq	438a7c <ferror@plt+0x36cfc>  // b.none
  438a14:	cmp	w0, #0x3
  438a18:	b.hi	438a90 <ferror@plt+0x36d10>  // b.pmore
  438a1c:	cmp	w0, #0x2
  438a20:	b.eq	438a68 <ferror@plt+0x36ce8>  // b.none
  438a24:	cmp	w0, #0x2
  438a28:	b.hi	438a90 <ferror@plt+0x36d10>  // b.pmore
  438a2c:	cmp	w0, #0x0
  438a30:	b.eq	438a40 <ferror@plt+0x36cc0>  // b.none
  438a34:	cmp	w0, #0x1
  438a38:	b.eq	438a54 <ferror@plt+0x36cd4>  // b.none
  438a3c:	b	438a90 <ferror@plt+0x36d10>
  438a40:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438a44:	add	x0, x0, #0x800
  438a48:	bl	401d40 <gettext@plt>
  438a4c:	bl	401cf0 <printf@plt>
  438a50:	b	438a90 <ferror@plt+0x36d10>
  438a54:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438a58:	add	x0, x0, #0x820
  438a5c:	bl	401d40 <gettext@plt>
  438a60:	bl	401cf0 <printf@plt>
  438a64:	b	438a90 <ferror@plt+0x36d10>
  438a68:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438a6c:	add	x0, x0, #0x830
  438a70:	bl	401d40 <gettext@plt>
  438a74:	bl	401cf0 <printf@plt>
  438a78:	b	438a90 <ferror@plt+0x36d10>
  438a7c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438a80:	add	x0, x0, #0x840
  438a84:	bl	401d40 <gettext@plt>
  438a88:	bl	401cf0 <printf@plt>
  438a8c:	nop
  438a90:	ldr	w0, [sp, #100]
  438a94:	and	w0, w0, #0xc
  438a98:	cmp	w0, #0xc
  438a9c:	b.eq	438b08 <ferror@plt+0x36d88>  // b.none
  438aa0:	cmp	w0, #0xc
  438aa4:	b.hi	438b1c <ferror@plt+0x36d9c>  // b.pmore
  438aa8:	cmp	w0, #0x8
  438aac:	b.eq	438af4 <ferror@plt+0x36d74>  // b.none
  438ab0:	cmp	w0, #0x8
  438ab4:	b.hi	438b1c <ferror@plt+0x36d9c>  // b.pmore
  438ab8:	cmp	w0, #0x0
  438abc:	b.eq	438acc <ferror@plt+0x36d4c>  // b.none
  438ac0:	cmp	w0, #0x4
  438ac4:	b.eq	438ae0 <ferror@plt+0x36d60>  // b.none
  438ac8:	b	438b1c <ferror@plt+0x36d9c>
  438acc:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438ad0:	add	x0, x0, #0x860
  438ad4:	bl	401d40 <gettext@plt>
  438ad8:	bl	401cf0 <printf@plt>
  438adc:	b	438b1c <ferror@plt+0x36d9c>
  438ae0:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438ae4:	add	x0, x0, #0x880
  438ae8:	bl	401d40 <gettext@plt>
  438aec:	bl	401cf0 <printf@plt>
  438af0:	b	438b1c <ferror@plt+0x36d9c>
  438af4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438af8:	add	x0, x0, #0x8a0
  438afc:	bl	401d40 <gettext@plt>
  438b00:	bl	401cf0 <printf@plt>
  438b04:	b	438b1c <ferror@plt+0x36d9c>
  438b08:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438b0c:	add	x0, x0, #0x8b8
  438b10:	bl	401d40 <gettext@plt>
  438b14:	bl	401cf0 <printf@plt>
  438b18:	nop
  438b1c:	ldr	x0, [sp, #40]
  438b20:	b	438dd0 <ferror@plt+0x37050>
  438b24:	ldr	w0, [sp, #36]
  438b28:	cmp	w0, #0x8
  438b2c:	b.ne	438c70 <ferror@plt+0x36ef0>  // b.any
  438b30:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438b34:	add	x0, x0, #0x8d8
  438b38:	bl	401cf0 <printf@plt>
  438b3c:	ldr	x1, [sp, #40]
  438b40:	ldr	x0, [sp, #24]
  438b44:	cmp	x1, x0
  438b48:	b.ne	438b64 <ferror@plt+0x36de4>  // b.any
  438b4c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  438b50:	add	x0, x0, #0x790
  438b54:	bl	401d40 <gettext@plt>
  438b58:	bl	401cf0 <printf@plt>
  438b5c:	ldr	x0, [sp, #40]
  438b60:	b	438dd0 <ferror@plt+0x37050>
  438b64:	add	x1, sp, #0x40
  438b68:	add	x0, sp, #0x44
  438b6c:	mov	x4, x1
  438b70:	mov	x3, x0
  438b74:	mov	w2, #0x0                   	// #0
  438b78:	ldr	x1, [sp, #24]
  438b7c:	ldr	x0, [sp, #40]
  438b80:	bl	449b20 <ferror@plt+0x47da0>
  438b84:	str	x0, [sp, #88]
  438b88:	ldr	w0, [sp, #68]
  438b8c:	mov	w0, w0
  438b90:	ldr	x1, [sp, #40]
  438b94:	add	x0, x1, x0
  438b98:	str	x0, [sp, #40]
  438b9c:	ldr	x0, [sp, #88]
  438ba0:	str	w0, [sp, #100]
  438ba4:	ldr	w0, [sp, #100]
  438ba8:	ldr	x1, [sp, #88]
  438bac:	cmp	x1, x0
  438bb0:	b.eq	438bc0 <ferror@plt+0x36e40>  // b.none
  438bb4:	ldr	w0, [sp, #64]
  438bb8:	orr	w0, w0, #0x2
  438bbc:	str	w0, [sp, #64]
  438bc0:	ldr	w0, [sp, #64]
  438bc4:	bl	401e9c <ferror@plt+0x11c>
  438bc8:	ldr	w0, [sp, #100]
  438bcc:	cmp	w0, #0x3
  438bd0:	b.ls	438be4 <ferror@plt+0x36e64>  // b.plast
  438bd4:	ldr	w1, [sp, #100]
  438bd8:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438bdc:	add	x0, x0, #0x7f8
  438be0:	bl	401cf0 <printf@plt>
  438be4:	ldr	w0, [sp, #100]
  438be8:	and	w0, w0, #0x3
  438bec:	cmp	w0, #0x3
  438bf0:	b.eq	438c58 <ferror@plt+0x36ed8>  // b.none
  438bf4:	cmp	w0, #0x3
  438bf8:	b.hi	438c68 <ferror@plt+0x36ee8>  // b.pmore
  438bfc:	cmp	w0, #0x2
  438c00:	b.eq	438c48 <ferror@plt+0x36ec8>  // b.none
  438c04:	cmp	w0, #0x2
  438c08:	b.hi	438c68 <ferror@plt+0x36ee8>  // b.pmore
  438c0c:	cmp	w0, #0x0
  438c10:	b.eq	438c20 <ferror@plt+0x36ea0>  // b.none
  438c14:	cmp	w0, #0x1
  438c18:	b.eq	438c34 <ferror@plt+0x36eb4>  // b.none
  438c1c:	b	438c68 <ferror@plt+0x36ee8>
  438c20:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438c24:	add	x0, x0, #0x8f8
  438c28:	bl	401d40 <gettext@plt>
  438c2c:	bl	401cf0 <printf@plt>
  438c30:	b	438c68 <ferror@plt+0x36ee8>
  438c34:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438c38:	add	x0, x0, #0x908
  438c3c:	bl	401d40 <gettext@plt>
  438c40:	bl	401cf0 <printf@plt>
  438c44:	b	438c68 <ferror@plt+0x36ee8>
  438c48:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438c4c:	add	x0, x0, #0x918
  438c50:	bl	401bb0 <puts@plt>
  438c54:	b	438c68 <ferror@plt+0x36ee8>
  438c58:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438c5c:	add	x0, x0, #0x920
  438c60:	bl	401bb0 <puts@plt>
  438c64:	nop
  438c68:	ldr	x0, [sp, #40]
  438c6c:	b	438dd0 <ferror@plt+0x37050>
  438c70:	ldr	w0, [sp, #36]
  438c74:	cmp	w0, #0xc
  438c78:	b.ne	438dbc <ferror@plt+0x3703c>  // b.any
  438c7c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438c80:	add	x0, x0, #0x928
  438c84:	bl	401cf0 <printf@plt>
  438c88:	ldr	x1, [sp, #40]
  438c8c:	ldr	x0, [sp, #24]
  438c90:	cmp	x1, x0
  438c94:	b.ne	438cb0 <ferror@plt+0x36f30>  // b.any
  438c98:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  438c9c:	add	x0, x0, #0x790
  438ca0:	bl	401d40 <gettext@plt>
  438ca4:	bl	401cf0 <printf@plt>
  438ca8:	ldr	x0, [sp, #40]
  438cac:	b	438dd0 <ferror@plt+0x37050>
  438cb0:	add	x1, sp, #0x38
  438cb4:	add	x0, sp, #0x3c
  438cb8:	mov	x4, x1
  438cbc:	mov	x3, x0
  438cc0:	mov	w2, #0x0                   	// #0
  438cc4:	ldr	x1, [sp, #24]
  438cc8:	ldr	x0, [sp, #40]
  438ccc:	bl	449b20 <ferror@plt+0x47da0>
  438cd0:	str	x0, [sp, #104]
  438cd4:	ldr	w0, [sp, #60]
  438cd8:	mov	w0, w0
  438cdc:	ldr	x1, [sp, #40]
  438ce0:	add	x0, x1, x0
  438ce4:	str	x0, [sp, #40]
  438ce8:	ldr	x0, [sp, #104]
  438cec:	str	w0, [sp, #100]
  438cf0:	ldr	w0, [sp, #100]
  438cf4:	ldr	x1, [sp, #104]
  438cf8:	cmp	x1, x0
  438cfc:	b.eq	438d0c <ferror@plt+0x36f8c>  // b.none
  438d00:	ldr	w0, [sp, #56]
  438d04:	orr	w0, w0, #0x2
  438d08:	str	w0, [sp, #56]
  438d0c:	ldr	w0, [sp, #56]
  438d10:	bl	401e9c <ferror@plt+0x11c>
  438d14:	ldr	w0, [sp, #100]
  438d18:	cmp	w0, #0x2
  438d1c:	b.ls	438d30 <ferror@plt+0x36fb0>  // b.plast
  438d20:	ldr	w1, [sp, #100]
  438d24:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438d28:	add	x0, x0, #0x7f8
  438d2c:	bl	401cf0 <printf@plt>
  438d30:	ldr	w0, [sp, #100]
  438d34:	and	w0, w0, #0x3
  438d38:	cmp	w0, #0x3
  438d3c:	b.eq	438da4 <ferror@plt+0x37024>  // b.none
  438d40:	cmp	w0, #0x3
  438d44:	b.hi	438db4 <ferror@plt+0x37034>  // b.pmore
  438d48:	cmp	w0, #0x2
  438d4c:	b.eq	438d90 <ferror@plt+0x37010>  // b.none
  438d50:	cmp	w0, #0x2
  438d54:	b.hi	438db4 <ferror@plt+0x37034>  // b.pmore
  438d58:	cmp	w0, #0x0
  438d5c:	b.eq	438d6c <ferror@plt+0x36fec>  // b.none
  438d60:	cmp	w0, #0x1
  438d64:	b.eq	438d80 <ferror@plt+0x37000>  // b.none
  438d68:	b	438db4 <ferror@plt+0x37034>
  438d6c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438d70:	add	x0, x0, #0x8f8
  438d74:	bl	401d40 <gettext@plt>
  438d78:	bl	401cf0 <printf@plt>
  438d7c:	b	438db4 <ferror@plt+0x37034>
  438d80:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438d84:	add	x0, x0, #0x950
  438d88:	bl	401bb0 <puts@plt>
  438d8c:	b	438db4 <ferror@plt+0x37034>
  438d90:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438d94:	add	x0, x0, #0x958
  438d98:	bl	401d40 <gettext@plt>
  438d9c:	bl	401cf0 <printf@plt>
  438da0:	b	438db4 <ferror@plt+0x37034>
  438da4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  438da8:	add	x0, x0, #0xcb8
  438dac:	bl	401bb0 <puts@plt>
  438db0:	nop
  438db4:	ldr	x0, [sp, #40]
  438db8:	b	438dd0 <ferror@plt+0x37050>
  438dbc:	ldr	w0, [sp, #36]
  438dc0:	and	w0, w0, #0x1
  438dc4:	ldr	x2, [sp, #24]
  438dc8:	ldr	x1, [sp, #40]
  438dcc:	bl	437184 <ferror@plt+0x35404>
  438dd0:	ldp	x29, x30, [sp], #112
  438dd4:	ret
  438dd8:	stp	x29, x30, [sp, #-80]!
  438ddc:	mov	x29, sp
  438de0:	str	x0, [sp, #40]
  438de4:	str	w1, [sp, #36]
  438de8:	str	x2, [sp, #24]
  438dec:	ldr	w0, [sp, #36]
  438df0:	cmp	w0, #0x8
  438df4:	b.ne	438ef4 <ferror@plt+0x37174>  // b.any
  438df8:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438dfc:	add	x0, x0, #0x960
  438e00:	bl	401cf0 <printf@plt>
  438e04:	add	x1, sp, #0x3c
  438e08:	add	x0, sp, #0x40
  438e0c:	mov	x4, x1
  438e10:	mov	x3, x0
  438e14:	mov	w2, #0x0                   	// #0
  438e18:	ldr	x1, [sp, #24]
  438e1c:	ldr	x0, [sp, #40]
  438e20:	bl	449b20 <ferror@plt+0x47da0>
  438e24:	str	x0, [sp, #72]
  438e28:	ldr	w0, [sp, #64]
  438e2c:	mov	w0, w0
  438e30:	ldr	x1, [sp, #40]
  438e34:	add	x0, x1, x0
  438e38:	str	x0, [sp, #40]
  438e3c:	ldr	x0, [sp, #72]
  438e40:	str	w0, [sp, #68]
  438e44:	ldr	w0, [sp, #68]
  438e48:	ldr	x1, [sp, #72]
  438e4c:	cmp	x1, x0
  438e50:	b.eq	438e60 <ferror@plt+0x370e0>  // b.none
  438e54:	ldr	w0, [sp, #60]
  438e58:	orr	w0, w0, #0x2
  438e5c:	str	w0, [sp, #60]
  438e60:	ldr	w0, [sp, #60]
  438e64:	bl	401e9c <ferror@plt+0x11c>
  438e68:	ldr	w0, [sp, #68]
  438e6c:	cmp	w0, #0x2
  438e70:	b.eq	438ec4 <ferror@plt+0x37144>  // b.none
  438e74:	ldr	w0, [sp, #68]
  438e78:	cmp	w0, #0x2
  438e7c:	b.hi	438ed8 <ferror@plt+0x37158>  // b.pmore
  438e80:	ldr	w0, [sp, #68]
  438e84:	cmp	w0, #0x0
  438e88:	b.eq	438e9c <ferror@plt+0x3711c>  // b.none
  438e8c:	ldr	w0, [sp, #68]
  438e90:	cmp	w0, #0x1
  438e94:	b.eq	438eb0 <ferror@plt+0x37130>  // b.none
  438e98:	b	438ed8 <ferror@plt+0x37158>
  438e9c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438ea0:	add	x0, x0, #0x980
  438ea4:	bl	401d40 <gettext@plt>
  438ea8:	bl	401cf0 <printf@plt>
  438eac:	b	438eec <ferror@plt+0x3716c>
  438eb0:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438eb4:	add	x0, x0, #0x988
  438eb8:	bl	401d40 <gettext@plt>
  438ebc:	bl	401cf0 <printf@plt>
  438ec0:	b	438eec <ferror@plt+0x3716c>
  438ec4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438ec8:	add	x0, x0, #0x998
  438ecc:	bl	401d40 <gettext@plt>
  438ed0:	bl	401cf0 <printf@plt>
  438ed4:	b	438eec <ferror@plt+0x3716c>
  438ed8:	ldr	w1, [sp, #68]
  438edc:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438ee0:	add	x0, x0, #0x710
  438ee4:	bl	401cf0 <printf@plt>
  438ee8:	nop
  438eec:	ldr	x0, [sp, #40]
  438ef0:	b	438f08 <ferror@plt+0x37188>
  438ef4:	ldr	w0, [sp, #36]
  438ef8:	and	w0, w0, #0x1
  438efc:	ldr	x2, [sp, #24]
  438f00:	ldr	x1, [sp, #40]
  438f04:	bl	437184 <ferror@plt+0x35404>
  438f08:	ldp	x29, x30, [sp], #80
  438f0c:	ret
  438f10:	stp	x29, x30, [sp, #-48]!
  438f14:	mov	x29, sp
  438f18:	str	w0, [sp, #28]
  438f1c:	ldr	w0, [sp, #28]
  438f20:	cmp	w0, #0x0
  438f24:	b.eq	439368 <ferror@plt+0x375e8>  // b.none
  438f28:	mov	w0, #0x1                   	// #1
  438f2c:	str	w0, [sp, #44]
  438f30:	ldr	w0, [sp, #28]
  438f34:	and	w0, w0, #0x1
  438f38:	cmp	w0, #0x0
  438f3c:	b.eq	438f68 <ferror@plt+0x371e8>  // b.none
  438f40:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  438f44:	add	x0, x0, #0x708
  438f48:	ldr	x0, [x0]
  438f4c:	mov	x3, x0
  438f50:	mov	x2, #0x5                   	// #5
  438f54:	mov	x1, #0x1                   	// #1
  438f58:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438f5c:	add	x0, x0, #0x9a8
  438f60:	bl	401c60 <fwrite@plt>
  438f64:	str	wzr, [sp, #44]
  438f68:	ldr	w0, [sp, #28]
  438f6c:	and	w0, w0, #0x2
  438f70:	cmp	w0, #0x0
  438f74:	b.eq	438fac <ferror@plt+0x3722c>  // b.none
  438f78:	ldr	w0, [sp, #44]
  438f7c:	cmp	w0, #0x0
  438f80:	b.eq	438f90 <ferror@plt+0x37210>  // b.none
  438f84:	adrp	x0, 474000 <warn@@Base+0x502c>
  438f88:	add	x0, x0, #0x9a0
  438f8c:	b	438f98 <ferror@plt+0x37218>
  438f90:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  438f94:	add	x0, x0, #0xb18
  438f98:	mov	x1, x0
  438f9c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438fa0:	add	x0, x0, #0x9b0
  438fa4:	bl	401cf0 <printf@plt>
  438fa8:	str	wzr, [sp, #44]
  438fac:	ldr	w0, [sp, #28]
  438fb0:	and	w0, w0, #0x4
  438fb4:	cmp	w0, #0x0
  438fb8:	b.eq	438ff0 <ferror@plt+0x37270>  // b.none
  438fbc:	ldr	w0, [sp, #44]
  438fc0:	cmp	w0, #0x0
  438fc4:	b.eq	438fd4 <ferror@plt+0x37254>  // b.none
  438fc8:	adrp	x0, 474000 <warn@@Base+0x502c>
  438fcc:	add	x0, x0, #0x9a0
  438fd0:	b	438fdc <ferror@plt+0x3725c>
  438fd4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  438fd8:	add	x0, x0, #0xb18
  438fdc:	mov	x1, x0
  438fe0:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  438fe4:	add	x0, x0, #0x9b8
  438fe8:	bl	401cf0 <printf@plt>
  438fec:	str	wzr, [sp, #44]
  438ff0:	ldr	w0, [sp, #28]
  438ff4:	and	w0, w0, #0x8
  438ff8:	cmp	w0, #0x0
  438ffc:	b.eq	439034 <ferror@plt+0x372b4>  // b.none
  439000:	ldr	w0, [sp, #44]
  439004:	cmp	w0, #0x0
  439008:	b.eq	439018 <ferror@plt+0x37298>  // b.none
  43900c:	adrp	x0, 474000 <warn@@Base+0x502c>
  439010:	add	x0, x0, #0x9a0
  439014:	b	439020 <ferror@plt+0x372a0>
  439018:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43901c:	add	x0, x0, #0xb18
  439020:	mov	x1, x0
  439024:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439028:	add	x0, x0, #0x9c8
  43902c:	bl	401cf0 <printf@plt>
  439030:	str	wzr, [sp, #44]
  439034:	ldr	w0, [sp, #28]
  439038:	and	w0, w0, #0x10
  43903c:	cmp	w0, #0x0
  439040:	b.eq	439078 <ferror@plt+0x372f8>  // b.none
  439044:	ldr	w0, [sp, #44]
  439048:	cmp	w0, #0x0
  43904c:	b.eq	43905c <ferror@plt+0x372dc>  // b.none
  439050:	adrp	x0, 474000 <warn@@Base+0x502c>
  439054:	add	x0, x0, #0x9a0
  439058:	b	439064 <ferror@plt+0x372e4>
  43905c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  439060:	add	x0, x0, #0xb18
  439064:	mov	x1, x0
  439068:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43906c:	add	x0, x0, #0x9d8
  439070:	bl	401cf0 <printf@plt>
  439074:	str	wzr, [sp, #44]
  439078:	ldr	w0, [sp, #28]
  43907c:	and	w0, w0, #0x20
  439080:	cmp	w0, #0x0
  439084:	b.eq	4390bc <ferror@plt+0x3733c>  // b.none
  439088:	ldr	w0, [sp, #44]
  43908c:	cmp	w0, #0x0
  439090:	b.eq	4390a0 <ferror@plt+0x37320>  // b.none
  439094:	adrp	x0, 474000 <warn@@Base+0x502c>
  439098:	add	x0, x0, #0x9a0
  43909c:	b	4390a8 <ferror@plt+0x37328>
  4390a0:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4390a4:	add	x0, x0, #0xb18
  4390a8:	mov	x1, x0
  4390ac:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4390b0:	add	x0, x0, #0x9e0
  4390b4:	bl	401cf0 <printf@plt>
  4390b8:	str	wzr, [sp, #44]
  4390bc:	ldr	w0, [sp, #28]
  4390c0:	and	w0, w0, #0x40
  4390c4:	cmp	w0, #0x0
  4390c8:	b.eq	439100 <ferror@plt+0x37380>  // b.none
  4390cc:	ldr	w0, [sp, #44]
  4390d0:	cmp	w0, #0x0
  4390d4:	b.eq	4390e4 <ferror@plt+0x37364>  // b.none
  4390d8:	adrp	x0, 474000 <warn@@Base+0x502c>
  4390dc:	add	x0, x0, #0x9a0
  4390e0:	b	4390ec <ferror@plt+0x3736c>
  4390e4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4390e8:	add	x0, x0, #0xb18
  4390ec:	mov	x1, x0
  4390f0:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4390f4:	add	x0, x0, #0x9e8
  4390f8:	bl	401cf0 <printf@plt>
  4390fc:	str	wzr, [sp, #44]
  439100:	ldr	w0, [sp, #28]
  439104:	and	w0, w0, #0x80
  439108:	cmp	w0, #0x0
  43910c:	b.eq	439144 <ferror@plt+0x373c4>  // b.none
  439110:	ldr	w0, [sp, #44]
  439114:	cmp	w0, #0x0
  439118:	b.eq	439128 <ferror@plt+0x373a8>  // b.none
  43911c:	adrp	x0, 474000 <warn@@Base+0x502c>
  439120:	add	x0, x0, #0x9a0
  439124:	b	439130 <ferror@plt+0x373b0>
  439128:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43912c:	add	x0, x0, #0xb18
  439130:	mov	x1, x0
  439134:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439138:	add	x0, x0, #0x9f0
  43913c:	bl	401cf0 <printf@plt>
  439140:	str	wzr, [sp, #44]
  439144:	ldr	w0, [sp, #28]
  439148:	and	w0, w0, #0x100
  43914c:	cmp	w0, #0x0
  439150:	b.eq	439188 <ferror@plt+0x37408>  // b.none
  439154:	ldr	w0, [sp, #44]
  439158:	cmp	w0, #0x0
  43915c:	b.eq	43916c <ferror@plt+0x373ec>  // b.none
  439160:	adrp	x0, 474000 <warn@@Base+0x502c>
  439164:	add	x0, x0, #0x9a0
  439168:	b	439174 <ferror@plt+0x373f4>
  43916c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  439170:	add	x0, x0, #0xb18
  439174:	mov	x1, x0
  439178:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43917c:	add	x0, x0, #0xa00
  439180:	bl	401cf0 <printf@plt>
  439184:	str	wzr, [sp, #44]
  439188:	ldr	w0, [sp, #28]
  43918c:	and	w0, w0, #0x400
  439190:	cmp	w0, #0x0
  439194:	b.eq	4391cc <ferror@plt+0x3744c>  // b.none
  439198:	ldr	w0, [sp, #44]
  43919c:	cmp	w0, #0x0
  4391a0:	b.eq	4391b0 <ferror@plt+0x37430>  // b.none
  4391a4:	adrp	x0, 474000 <warn@@Base+0x502c>
  4391a8:	add	x0, x0, #0x9a0
  4391ac:	b	4391b8 <ferror@plt+0x37438>
  4391b0:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4391b4:	add	x0, x0, #0xb18
  4391b8:	mov	x1, x0
  4391bc:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4391c0:	add	x0, x0, #0xa08
  4391c4:	bl	401cf0 <printf@plt>
  4391c8:	str	wzr, [sp, #44]
  4391cc:	ldr	w0, [sp, #28]
  4391d0:	and	w0, w0, #0x800
  4391d4:	cmp	w0, #0x0
  4391d8:	b.eq	439210 <ferror@plt+0x37490>  // b.none
  4391dc:	ldr	w0, [sp, #44]
  4391e0:	cmp	w0, #0x0
  4391e4:	b.eq	4391f4 <ferror@plt+0x37474>  // b.none
  4391e8:	adrp	x0, 474000 <warn@@Base+0x502c>
  4391ec:	add	x0, x0, #0x9a0
  4391f0:	b	4391fc <ferror@plt+0x3747c>
  4391f4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4391f8:	add	x0, x0, #0xb18
  4391fc:	mov	x1, x0
  439200:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439204:	add	x0, x0, #0xa10
  439208:	bl	401cf0 <printf@plt>
  43920c:	str	wzr, [sp, #44]
  439210:	ldr	w0, [sp, #28]
  439214:	and	w0, w0, #0x1000
  439218:	cmp	w0, #0x0
  43921c:	b.eq	439254 <ferror@plt+0x374d4>  // b.none
  439220:	ldr	w0, [sp, #44]
  439224:	cmp	w0, #0x0
  439228:	b.eq	439238 <ferror@plt+0x374b8>  // b.none
  43922c:	adrp	x0, 474000 <warn@@Base+0x502c>
  439230:	add	x0, x0, #0x9a0
  439234:	b	439240 <ferror@plt+0x374c0>
  439238:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43923c:	add	x0, x0, #0xb18
  439240:	mov	x1, x0
  439244:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439248:	add	x0, x0, #0xa18
  43924c:	bl	401cf0 <printf@plt>
  439250:	str	wzr, [sp, #44]
  439254:	ldr	w0, [sp, #28]
  439258:	and	w0, w0, #0x2000
  43925c:	cmp	w0, #0x0
  439260:	b.eq	439298 <ferror@plt+0x37518>  // b.none
  439264:	ldr	w0, [sp, #44]
  439268:	cmp	w0, #0x0
  43926c:	b.eq	43927c <ferror@plt+0x374fc>  // b.none
  439270:	adrp	x0, 474000 <warn@@Base+0x502c>
  439274:	add	x0, x0, #0x9a0
  439278:	b	439284 <ferror@plt+0x37504>
  43927c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  439280:	add	x0, x0, #0xb18
  439284:	mov	x1, x0
  439288:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43928c:	add	x0, x0, #0xa28
  439290:	bl	401cf0 <printf@plt>
  439294:	str	wzr, [sp, #44]
  439298:	ldr	w0, [sp, #28]
  43929c:	and	w0, w0, #0x4000
  4392a0:	cmp	w0, #0x0
  4392a4:	b.eq	4392dc <ferror@plt+0x3755c>  // b.none
  4392a8:	ldr	w0, [sp, #44]
  4392ac:	cmp	w0, #0x0
  4392b0:	b.eq	4392c0 <ferror@plt+0x37540>  // b.none
  4392b4:	adrp	x0, 474000 <warn@@Base+0x502c>
  4392b8:	add	x0, x0, #0x9a0
  4392bc:	b	4392c8 <ferror@plt+0x37548>
  4392c0:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4392c4:	add	x0, x0, #0xb18
  4392c8:	mov	x1, x0
  4392cc:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4392d0:	add	x0, x0, #0xa30
  4392d4:	bl	401cf0 <printf@plt>
  4392d8:	str	wzr, [sp, #44]
  4392dc:	ldr	w0, [sp, #28]
  4392e0:	and	w0, w0, #0x8000
  4392e4:	cmp	w0, #0x0
  4392e8:	b.eq	439320 <ferror@plt+0x375a0>  // b.none
  4392ec:	ldr	w0, [sp, #44]
  4392f0:	cmp	w0, #0x0
  4392f4:	b.eq	439304 <ferror@plt+0x37584>  // b.none
  4392f8:	adrp	x0, 474000 <warn@@Base+0x502c>
  4392fc:	add	x0, x0, #0x9a0
  439300:	b	43930c <ferror@plt+0x3758c>
  439304:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  439308:	add	x0, x0, #0xb18
  43930c:	mov	x1, x0
  439310:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439314:	add	x0, x0, #0xa40
  439318:	bl	401cf0 <printf@plt>
  43931c:	str	wzr, [sp, #44]
  439320:	ldr	w0, [sp, #28]
  439324:	and	w0, w0, #0x10000
  439328:	cmp	w0, #0x0
  43932c:	b.eq	439380 <ferror@plt+0x37600>  // b.none
  439330:	ldr	w0, [sp, #44]
  439334:	cmp	w0, #0x0
  439338:	b.eq	439348 <ferror@plt+0x375c8>  // b.none
  43933c:	adrp	x0, 474000 <warn@@Base+0x502c>
  439340:	add	x0, x0, #0x9a0
  439344:	b	439350 <ferror@plt+0x375d0>
  439348:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43934c:	add	x0, x0, #0xb18
  439350:	mov	x1, x0
  439354:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439358:	add	x0, x0, #0xa48
  43935c:	bl	401cf0 <printf@plt>
  439360:	str	wzr, [sp, #44]
  439364:	b	439380 <ferror@plt+0x37600>
  439368:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43936c:	add	x0, x0, #0x708
  439370:	ldr	x0, [x0]
  439374:	mov	x1, x0
  439378:	mov	w0, #0x30                  	// #48
  43937c:	bl	4019e0 <fputc@plt>
  439380:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  439384:	add	x0, x0, #0x708
  439388:	ldr	x0, [x0]
  43938c:	mov	x1, x0
  439390:	mov	w0, #0xa                   	// #10
  439394:	bl	4019e0 <fputc@plt>
  439398:	nop
  43939c:	ldp	x29, x30, [sp], #48
  4393a0:	ret
  4393a4:	stp	x29, x30, [sp, #-48]!
  4393a8:	mov	x29, sp
  4393ac:	str	w0, [sp, #28]
  4393b0:	ldr	w0, [sp, #28]
  4393b4:	cmp	w0, #0x0
  4393b8:	b.eq	4396a8 <ferror@plt+0x37928>  // b.none
  4393bc:	mov	w0, #0x1                   	// #1
  4393c0:	str	w0, [sp, #44]
  4393c4:	ldr	w0, [sp, #28]
  4393c8:	and	w0, w0, #0x1
  4393cc:	cmp	w0, #0x0
  4393d0:	b.eq	4393fc <ferror@plt+0x3767c>  // b.none
  4393d4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4393d8:	add	x0, x0, #0x708
  4393dc:	ldr	x0, [x0]
  4393e0:	mov	x3, x0
  4393e4:	mov	x2, #0x9                   	// #9
  4393e8:	mov	x1, #0x1                   	// #1
  4393ec:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4393f0:	add	x0, x0, #0xa58
  4393f4:	bl	401c60 <fwrite@plt>
  4393f8:	str	wzr, [sp, #44]
  4393fc:	ldr	w0, [sp, #28]
  439400:	and	w0, w0, #0x2
  439404:	cmp	w0, #0x0
  439408:	b.eq	439440 <ferror@plt+0x376c0>  // b.none
  43940c:	ldr	w0, [sp, #44]
  439410:	cmp	w0, #0x0
  439414:	b.eq	439424 <ferror@plt+0x376a4>  // b.none
  439418:	adrp	x0, 474000 <warn@@Base+0x502c>
  43941c:	add	x0, x0, #0x9a0
  439420:	b	43942c <ferror@plt+0x376ac>
  439424:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  439428:	add	x0, x0, #0xb18
  43942c:	mov	x1, x0
  439430:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439434:	add	x0, x0, #0xa68
  439438:	bl	401cf0 <printf@plt>
  43943c:	str	wzr, [sp, #44]
  439440:	ldr	w0, [sp, #28]
  439444:	and	w0, w0, #0x4
  439448:	cmp	w0, #0x0
  43944c:	b.eq	439484 <ferror@plt+0x37704>  // b.none
  439450:	ldr	w0, [sp, #44]
  439454:	cmp	w0, #0x0
  439458:	b.eq	439468 <ferror@plt+0x376e8>  // b.none
  43945c:	adrp	x0, 474000 <warn@@Base+0x502c>
  439460:	add	x0, x0, #0x9a0
  439464:	b	439470 <ferror@plt+0x376f0>
  439468:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43946c:	add	x0, x0, #0xb18
  439470:	mov	x1, x0
  439474:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439478:	add	x0, x0, #0xa70
  43947c:	bl	401cf0 <printf@plt>
  439480:	str	wzr, [sp, #44]
  439484:	ldr	w0, [sp, #28]
  439488:	and	w0, w0, #0x8
  43948c:	cmp	w0, #0x0
  439490:	b.eq	4394c8 <ferror@plt+0x37748>  // b.none
  439494:	ldr	w0, [sp, #44]
  439498:	cmp	w0, #0x0
  43949c:	b.eq	4394ac <ferror@plt+0x3772c>  // b.none
  4394a0:	adrp	x0, 474000 <warn@@Base+0x502c>
  4394a4:	add	x0, x0, #0x9a0
  4394a8:	b	4394b4 <ferror@plt+0x37734>
  4394ac:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4394b0:	add	x0, x0, #0xb18
  4394b4:	mov	x1, x0
  4394b8:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4394bc:	add	x0, x0, #0xa78
  4394c0:	bl	401cf0 <printf@plt>
  4394c4:	str	wzr, [sp, #44]
  4394c8:	ldr	w0, [sp, #28]
  4394cc:	and	w0, w0, #0x10
  4394d0:	cmp	w0, #0x0
  4394d4:	b.eq	43950c <ferror@plt+0x3778c>  // b.none
  4394d8:	ldr	w0, [sp, #44]
  4394dc:	cmp	w0, #0x0
  4394e0:	b.eq	4394f0 <ferror@plt+0x37770>  // b.none
  4394e4:	adrp	x0, 474000 <warn@@Base+0x502c>
  4394e8:	add	x0, x0, #0x9a0
  4394ec:	b	4394f8 <ferror@plt+0x37778>
  4394f0:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4394f4:	add	x0, x0, #0xb18
  4394f8:	mov	x1, x0
  4394fc:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439500:	add	x0, x0, #0xa88
  439504:	bl	401cf0 <printf@plt>
  439508:	str	wzr, [sp, #44]
  43950c:	ldr	w0, [sp, #28]
  439510:	and	w0, w0, #0x20
  439514:	cmp	w0, #0x0
  439518:	b.eq	439550 <ferror@plt+0x377d0>  // b.none
  43951c:	ldr	w0, [sp, #44]
  439520:	cmp	w0, #0x0
  439524:	b.eq	439534 <ferror@plt+0x377b4>  // b.none
  439528:	adrp	x0, 474000 <warn@@Base+0x502c>
  43952c:	add	x0, x0, #0x9a0
  439530:	b	43953c <ferror@plt+0x377bc>
  439534:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  439538:	add	x0, x0, #0xb18
  43953c:	mov	x1, x0
  439540:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439544:	add	x0, x0, #0xa90
  439548:	bl	401cf0 <printf@plt>
  43954c:	str	wzr, [sp, #44]
  439550:	ldr	w0, [sp, #28]
  439554:	and	w0, w0, #0x40
  439558:	cmp	w0, #0x0
  43955c:	b.eq	439594 <ferror@plt+0x37814>  // b.none
  439560:	ldr	w0, [sp, #44]
  439564:	cmp	w0, #0x0
  439568:	b.eq	439578 <ferror@plt+0x377f8>  // b.none
  43956c:	adrp	x0, 474000 <warn@@Base+0x502c>
  439570:	add	x0, x0, #0x9a0
  439574:	b	439580 <ferror@plt+0x37800>
  439578:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43957c:	add	x0, x0, #0xb18
  439580:	mov	x1, x0
  439584:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439588:	add	x0, x0, #0xaa0
  43958c:	bl	401cf0 <printf@plt>
  439590:	str	wzr, [sp, #44]
  439594:	ldr	w0, [sp, #28]
  439598:	and	w0, w0, #0x80
  43959c:	cmp	w0, #0x0
  4395a0:	b.eq	4395d8 <ferror@plt+0x37858>  // b.none
  4395a4:	ldr	w0, [sp, #44]
  4395a8:	cmp	w0, #0x0
  4395ac:	b.eq	4395bc <ferror@plt+0x3783c>  // b.none
  4395b0:	adrp	x0, 474000 <warn@@Base+0x502c>
  4395b4:	add	x0, x0, #0x9a0
  4395b8:	b	4395c4 <ferror@plt+0x37844>
  4395bc:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  4395c0:	add	x0, x0, #0xb18
  4395c4:	mov	x1, x0
  4395c8:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4395cc:	add	x0, x0, #0xab0
  4395d0:	bl	401cf0 <printf@plt>
  4395d4:	str	wzr, [sp, #44]
  4395d8:	ldr	w0, [sp, #28]
  4395dc:	and	w0, w0, #0x1000
  4395e0:	cmp	w0, #0x0
  4395e4:	b.eq	43961c <ferror@plt+0x3789c>  // b.none
  4395e8:	ldr	w0, [sp, #44]
  4395ec:	cmp	w0, #0x0
  4395f0:	b.eq	439600 <ferror@plt+0x37880>  // b.none
  4395f4:	adrp	x0, 474000 <warn@@Base+0x502c>
  4395f8:	add	x0, x0, #0x9a0
  4395fc:	b	439608 <ferror@plt+0x37888>
  439600:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  439604:	add	x0, x0, #0xb18
  439608:	mov	x1, x0
  43960c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439610:	add	x0, x0, #0xab8
  439614:	bl	401cf0 <printf@plt>
  439618:	str	wzr, [sp, #44]
  43961c:	ldr	w0, [sp, #28]
  439620:	and	w0, w0, #0x2000
  439624:	cmp	w0, #0x0
  439628:	b.eq	439660 <ferror@plt+0x378e0>  // b.none
  43962c:	ldr	w0, [sp, #44]
  439630:	cmp	w0, #0x0
  439634:	b.eq	439644 <ferror@plt+0x378c4>  // b.none
  439638:	adrp	x0, 474000 <warn@@Base+0x502c>
  43963c:	add	x0, x0, #0x9a0
  439640:	b	43964c <ferror@plt+0x378cc>
  439644:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  439648:	add	x0, x0, #0xb18
  43964c:	mov	x1, x0
  439650:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439654:	add	x0, x0, #0xac8
  439658:	bl	401cf0 <printf@plt>
  43965c:	str	wzr, [sp, #44]
  439660:	ldr	w0, [sp, #28]
  439664:	and	w0, w0, #0x10000
  439668:	cmp	w0, #0x0
  43966c:	b.eq	4396c0 <ferror@plt+0x37940>  // b.none
  439670:	ldr	w0, [sp, #44]
  439674:	cmp	w0, #0x0
  439678:	b.eq	439688 <ferror@plt+0x37908>  // b.none
  43967c:	adrp	x0, 474000 <warn@@Base+0x502c>
  439680:	add	x0, x0, #0x9a0
  439684:	b	439690 <ferror@plt+0x37910>
  439688:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43968c:	add	x0, x0, #0xb18
  439690:	mov	x1, x0
  439694:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439698:	add	x0, x0, #0xad0
  43969c:	bl	401cf0 <printf@plt>
  4396a0:	str	wzr, [sp, #44]
  4396a4:	b	4396c0 <ferror@plt+0x37940>
  4396a8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4396ac:	add	x0, x0, #0x708
  4396b0:	ldr	x0, [x0]
  4396b4:	mov	x1, x0
  4396b8:	mov	w0, #0x30                  	// #48
  4396bc:	bl	4019e0 <fputc@plt>
  4396c0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4396c4:	add	x0, x0, #0x708
  4396c8:	ldr	x0, [x0]
  4396cc:	mov	x1, x0
  4396d0:	mov	w0, #0xa                   	// #10
  4396d4:	bl	4019e0 <fputc@plt>
  4396d8:	nop
  4396dc:	ldp	x29, x30, [sp], #48
  4396e0:	ret
  4396e4:	stp	x29, x30, [sp, #-96]!
  4396e8:	mov	x29, sp
  4396ec:	str	x0, [sp, #40]
  4396f0:	str	w1, [sp, #36]
  4396f4:	str	x2, [sp, #24]
  4396f8:	ldr	w0, [sp, #36]
  4396fc:	cmp	w0, #0x4
  439700:	b.ne	439784 <ferror@plt+0x37a04>  // b.any
  439704:	add	x1, sp, #0x40
  439708:	add	x0, sp, #0x44
  43970c:	mov	x4, x1
  439710:	mov	x3, x0
  439714:	mov	w2, #0x0                   	// #0
  439718:	ldr	x1, [sp, #24]
  43971c:	ldr	x0, [sp, #40]
  439720:	bl	449b20 <ferror@plt+0x47da0>
  439724:	str	x0, [sp, #72]
  439728:	ldr	w0, [sp, #68]
  43972c:	mov	w0, w0
  439730:	ldr	x1, [sp, #40]
  439734:	add	x0, x1, x0
  439738:	str	x0, [sp, #40]
  43973c:	ldr	x0, [sp, #72]
  439740:	str	w0, [sp, #84]
  439744:	ldr	w0, [sp, #84]
  439748:	ldr	x1, [sp, #72]
  43974c:	cmp	x1, x0
  439750:	b.eq	439760 <ferror@plt+0x379e0>  // b.none
  439754:	ldr	w0, [sp, #64]
  439758:	orr	w0, w0, #0x2
  43975c:	str	w0, [sp, #64]
  439760:	ldr	w0, [sp, #64]
  439764:	bl	401e9c <ferror@plt+0x11c>
  439768:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43976c:	add	x0, x0, #0xad8
  439770:	bl	401cf0 <printf@plt>
  439774:	ldr	w0, [sp, #84]
  439778:	bl	438f10 <ferror@plt+0x37190>
  43977c:	ldr	x0, [sp, #40]
  439780:	b	439820 <ferror@plt+0x37aa0>
  439784:	ldr	w0, [sp, #36]
  439788:	cmp	w0, #0x8
  43978c:	b.ne	439810 <ferror@plt+0x37a90>  // b.any
  439790:	add	x1, sp, #0x38
  439794:	add	x0, sp, #0x3c
  439798:	mov	x4, x1
  43979c:	mov	x3, x0
  4397a0:	mov	w2, #0x0                   	// #0
  4397a4:	ldr	x1, [sp, #24]
  4397a8:	ldr	x0, [sp, #40]
  4397ac:	bl	449b20 <ferror@plt+0x47da0>
  4397b0:	str	x0, [sp, #88]
  4397b4:	ldr	w0, [sp, #60]
  4397b8:	mov	w0, w0
  4397bc:	ldr	x1, [sp, #40]
  4397c0:	add	x0, x1, x0
  4397c4:	str	x0, [sp, #40]
  4397c8:	ldr	x0, [sp, #88]
  4397cc:	str	w0, [sp, #84]
  4397d0:	ldr	w0, [sp, #84]
  4397d4:	ldr	x1, [sp, #88]
  4397d8:	cmp	x1, x0
  4397dc:	b.eq	4397ec <ferror@plt+0x37a6c>  // b.none
  4397e0:	ldr	w0, [sp, #56]
  4397e4:	orr	w0, w0, #0x2
  4397e8:	str	w0, [sp, #56]
  4397ec:	ldr	w0, [sp, #56]
  4397f0:	bl	401e9c <ferror@plt+0x11c>
  4397f4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4397f8:	add	x0, x0, #0xaf8
  4397fc:	bl	401cf0 <printf@plt>
  439800:	ldr	w0, [sp, #84]
  439804:	bl	4393a4 <ferror@plt+0x37624>
  439808:	ldr	x0, [sp, #40]
  43980c:	b	439820 <ferror@plt+0x37aa0>
  439810:	ldr	w0, [sp, #36]
  439814:	ldr	x2, [sp, #24]
  439818:	ldr	x1, [sp, #40]
  43981c:	bl	437184 <ferror@plt+0x35404>
  439820:	ldp	x29, x30, [sp], #96
  439824:	ret
  439828:	stp	x29, x30, [sp, #-32]!
  43982c:	mov	x29, sp
  439830:	str	w0, [sp, #28]
  439834:	ldr	w0, [sp, #28]
  439838:	cmp	w0, #0x8
  43983c:	b.eq	439998 <ferror@plt+0x37c18>  // b.none
  439840:	ldr	w0, [sp, #28]
  439844:	cmp	w0, #0x8
  439848:	b.hi	4399ac <ferror@plt+0x37c2c>  // b.pmore
  43984c:	ldr	w0, [sp, #28]
  439850:	cmp	w0, #0x7
  439854:	b.eq	439984 <ferror@plt+0x37c04>  // b.none
  439858:	ldr	w0, [sp, #28]
  43985c:	cmp	w0, #0x7
  439860:	b.hi	4399ac <ferror@plt+0x37c2c>  // b.pmore
  439864:	ldr	w0, [sp, #28]
  439868:	cmp	w0, #0x6
  43986c:	b.eq	439970 <ferror@plt+0x37bf0>  // b.none
  439870:	ldr	w0, [sp, #28]
  439874:	cmp	w0, #0x6
  439878:	b.hi	4399ac <ferror@plt+0x37c2c>  // b.pmore
  43987c:	ldr	w0, [sp, #28]
  439880:	cmp	w0, #0x5
  439884:	b.eq	43995c <ferror@plt+0x37bdc>  // b.none
  439888:	ldr	w0, [sp, #28]
  43988c:	cmp	w0, #0x5
  439890:	b.hi	4399ac <ferror@plt+0x37c2c>  // b.pmore
  439894:	ldr	w0, [sp, #28]
  439898:	cmp	w0, #0x4
  43989c:	b.eq	439948 <ferror@plt+0x37bc8>  // b.none
  4398a0:	ldr	w0, [sp, #28]
  4398a4:	cmp	w0, #0x4
  4398a8:	b.hi	4399ac <ferror@plt+0x37c2c>  // b.pmore
  4398ac:	ldr	w0, [sp, #28]
  4398b0:	cmp	w0, #0x3
  4398b4:	b.eq	439934 <ferror@plt+0x37bb4>  // b.none
  4398b8:	ldr	w0, [sp, #28]
  4398bc:	cmp	w0, #0x3
  4398c0:	b.hi	4399ac <ferror@plt+0x37c2c>  // b.pmore
  4398c4:	ldr	w0, [sp, #28]
  4398c8:	cmp	w0, #0x2
  4398cc:	b.eq	439920 <ferror@plt+0x37ba0>  // b.none
  4398d0:	ldr	w0, [sp, #28]
  4398d4:	cmp	w0, #0x2
  4398d8:	b.hi	4399ac <ferror@plt+0x37c2c>  // b.pmore
  4398dc:	ldr	w0, [sp, #28]
  4398e0:	cmp	w0, #0x0
  4398e4:	b.eq	4398f8 <ferror@plt+0x37b78>  // b.none
  4398e8:	ldr	w0, [sp, #28]
  4398ec:	cmp	w0, #0x1
  4398f0:	b.eq	43990c <ferror@plt+0x37b8c>  // b.none
  4398f4:	b	4399ac <ferror@plt+0x37c2c>
  4398f8:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4398fc:	add	x0, x0, #0xb18
  439900:	bl	401d40 <gettext@plt>
  439904:	bl	401cf0 <printf@plt>
  439908:	b	4399c0 <ferror@plt+0x37c40>
  43990c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439910:	add	x0, x0, #0xb30
  439914:	bl	401d40 <gettext@plt>
  439918:	bl	401cf0 <printf@plt>
  43991c:	b	4399c0 <ferror@plt+0x37c40>
  439920:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439924:	add	x0, x0, #0xb50
  439928:	bl	401d40 <gettext@plt>
  43992c:	bl	401cf0 <printf@plt>
  439930:	b	4399c0 <ferror@plt+0x37c40>
  439934:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439938:	add	x0, x0, #0xb70
  43993c:	bl	401d40 <gettext@plt>
  439940:	bl	401cf0 <printf@plt>
  439944:	b	4399c0 <ferror@plt+0x37c40>
  439948:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43994c:	add	x0, x0, #0xb80
  439950:	bl	401d40 <gettext@plt>
  439954:	bl	401cf0 <printf@plt>
  439958:	b	4399c0 <ferror@plt+0x37c40>
  43995c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439960:	add	x0, x0, #0xbb8
  439964:	bl	401d40 <gettext@plt>
  439968:	bl	401cf0 <printf@plt>
  43996c:	b	4399c0 <ferror@plt+0x37c40>
  439970:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439974:	add	x0, x0, #0xbe0
  439978:	bl	401d40 <gettext@plt>
  43997c:	bl	401cf0 <printf@plt>
  439980:	b	4399c0 <ferror@plt+0x37c40>
  439984:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439988:	add	x0, x0, #0xc08
  43998c:	bl	401d40 <gettext@plt>
  439990:	bl	401cf0 <printf@plt>
  439994:	b	4399c0 <ferror@plt+0x37c40>
  439998:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43999c:	add	x0, x0, #0xc38
  4399a0:	bl	401d40 <gettext@plt>
  4399a4:	bl	401cf0 <printf@plt>
  4399a8:	b	4399c0 <ferror@plt+0x37c40>
  4399ac:	ldr	w1, [sp, #28]
  4399b0:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4399b4:	add	x0, x0, #0x710
  4399b8:	bl	401cf0 <printf@plt>
  4399bc:	nop
  4399c0:	nop
  4399c4:	ldp	x29, x30, [sp], #32
  4399c8:	ret
  4399cc:	stp	x29, x30, [sp, #-96]!
  4399d0:	mov	x29, sp
  4399d4:	str	x0, [sp, #40]
  4399d8:	str	w1, [sp, #36]
  4399dc:	str	x2, [sp, #24]
  4399e0:	ldr	w0, [sp, #36]
  4399e4:	cmp	w0, #0x4
  4399e8:	b.ne	439a6c <ferror@plt+0x37cec>  // b.any
  4399ec:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  4399f0:	add	x0, x0, #0xc50
  4399f4:	bl	401cf0 <printf@plt>
  4399f8:	add	x1, sp, #0x3c
  4399fc:	add	x0, sp, #0x40
  439a00:	mov	x4, x1
  439a04:	mov	x3, x0
  439a08:	mov	w2, #0x0                   	// #0
  439a0c:	ldr	x1, [sp, #24]
  439a10:	ldr	x0, [sp, #40]
  439a14:	bl	449b20 <ferror@plt+0x47da0>
  439a18:	str	x0, [sp, #72]
  439a1c:	ldr	w0, [sp, #64]
  439a20:	mov	w0, w0
  439a24:	ldr	x1, [sp, #40]
  439a28:	add	x0, x1, x0
  439a2c:	str	x0, [sp, #40]
  439a30:	ldr	x0, [sp, #72]
  439a34:	str	w0, [sp, #68]
  439a38:	ldr	w0, [sp, #68]
  439a3c:	ldr	x1, [sp, #72]
  439a40:	cmp	x1, x0
  439a44:	b.eq	439a54 <ferror@plt+0x37cd4>  // b.none
  439a48:	ldr	w0, [sp, #60]
  439a4c:	orr	w0, w0, #0x2
  439a50:	str	w0, [sp, #60]
  439a54:	ldr	w0, [sp, #60]
  439a58:	bl	401e9c <ferror@plt+0x11c>
  439a5c:	ldr	w0, [sp, #68]
  439a60:	bl	439828 <ferror@plt+0x37aa8>
  439a64:	ldr	x0, [sp, #40]
  439a68:	b	439b5c <ferror@plt+0x37ddc>
  439a6c:	ldr	w0, [sp, #36]
  439a70:	cmp	w0, #0x8
  439a74:	b.ne	439b48 <ferror@plt+0x37dc8>  // b.any
  439a78:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439a7c:	add	x0, x0, #0xc68
  439a80:	bl	401cf0 <printf@plt>
  439a84:	add	x1, sp, #0x34
  439a88:	add	x0, sp, #0x38
  439a8c:	mov	x4, x1
  439a90:	mov	x3, x0
  439a94:	mov	w2, #0x0                   	// #0
  439a98:	ldr	x1, [sp, #24]
  439a9c:	ldr	x0, [sp, #40]
  439aa0:	bl	449b20 <ferror@plt+0x47da0>
  439aa4:	str	x0, [sp, #88]
  439aa8:	ldr	w0, [sp, #56]
  439aac:	mov	w0, w0
  439ab0:	ldr	x1, [sp, #40]
  439ab4:	add	x0, x1, x0
  439ab8:	str	x0, [sp, #40]
  439abc:	ldr	x0, [sp, #88]
  439ac0:	str	w0, [sp, #84]
  439ac4:	ldr	w0, [sp, #84]
  439ac8:	ldr	x1, [sp, #88]
  439acc:	cmp	x1, x0
  439ad0:	b.eq	439ae0 <ferror@plt+0x37d60>  // b.none
  439ad4:	ldr	w0, [sp, #52]
  439ad8:	orr	w0, w0, #0x2
  439adc:	str	w0, [sp, #52]
  439ae0:	ldr	w0, [sp, #52]
  439ae4:	bl	401e9c <ferror@plt+0x11c>
  439ae8:	ldr	w0, [sp, #84]
  439aec:	cmp	w0, #0x0
  439af0:	b.eq	439b04 <ferror@plt+0x37d84>  // b.none
  439af4:	ldr	w0, [sp, #84]
  439af8:	cmp	w0, #0x1
  439afc:	b.eq	439b18 <ferror@plt+0x37d98>  // b.none
  439b00:	b	439b2c <ferror@plt+0x37dac>
  439b04:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439b08:	add	x0, x0, #0xc88
  439b0c:	bl	401d40 <gettext@plt>
  439b10:	bl	401cf0 <printf@plt>
  439b14:	b	439b40 <ferror@plt+0x37dc0>
  439b18:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439b1c:	add	x0, x0, #0xc98
  439b20:	bl	401d40 <gettext@plt>
  439b24:	bl	401cf0 <printf@plt>
  439b28:	b	439b40 <ferror@plt+0x37dc0>
  439b2c:	ldr	w1, [sp, #84]
  439b30:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439b34:	add	x0, x0, #0x710
  439b38:	bl	401cf0 <printf@plt>
  439b3c:	nop
  439b40:	ldr	x0, [sp, #40]
  439b44:	b	439b5c <ferror@plt+0x37ddc>
  439b48:	ldr	w0, [sp, #36]
  439b4c:	and	w0, w0, #0x1
  439b50:	ldr	x2, [sp, #24]
  439b54:	ldr	x1, [sp, #40]
  439b58:	bl	437184 <ferror@plt+0x35404>
  439b5c:	ldp	x29, x30, [sp], #96
  439b60:	ret
  439b64:	stp	x29, x30, [sp, #-240]!
  439b68:	mov	x29, sp
  439b6c:	str	x0, [sp, #24]
  439b70:	str	x1, [sp, #16]
  439b74:	add	x1, sp, #0x70
  439b78:	add	x0, sp, #0x74
  439b7c:	mov	x4, x1
  439b80:	mov	x3, x0
  439b84:	mov	w2, #0x0                   	// #0
  439b88:	ldr	x1, [sp, #16]
  439b8c:	ldr	x0, [sp, #24]
  439b90:	bl	449b20 <ferror@plt+0x47da0>
  439b94:	str	x0, [sp, #232]
  439b98:	ldr	w0, [sp, #116]
  439b9c:	mov	w0, w0
  439ba0:	ldr	x1, [sp, #24]
  439ba4:	add	x0, x1, x0
  439ba8:	str	x0, [sp, #24]
  439bac:	ldr	x0, [sp, #232]
  439bb0:	str	w0, [sp, #228]
  439bb4:	ldr	w0, [sp, #228]
  439bb8:	ldr	x1, [sp, #232]
  439bbc:	cmp	x1, x0
  439bc0:	b.eq	439bd0 <ferror@plt+0x37e50>  // b.none
  439bc4:	ldr	w0, [sp, #112]
  439bc8:	orr	w0, w0, #0x2
  439bcc:	str	w0, [sp, #112]
  439bd0:	ldr	w0, [sp, #112]
  439bd4:	bl	401e9c <ferror@plt+0x11c>
  439bd8:	ldr	w0, [sp, #228]
  439bdc:	cmp	w0, #0x43
  439be0:	b.eq	43a690 <ferror@plt+0x38910>  // b.none
  439be4:	ldr	w0, [sp, #228]
  439be8:	cmp	w0, #0x43
  439bec:	b.hi	43a71c <ferror@plt+0x3899c>  // b.pmore
  439bf0:	ldr	w0, [sp, #228]
  439bf4:	cmp	w0, #0x20
  439bf8:	b.eq	43a590 <ferror@plt+0x38810>  // b.none
  439bfc:	ldr	w0, [sp, #228]
  439c00:	cmp	w0, #0x20
  439c04:	b.hi	43a71c <ferror@plt+0x3899c>  // b.pmore
  439c08:	ldr	w0, [sp, #228]
  439c0c:	cmp	w0, #0x14
  439c10:	b.eq	43a494 <ferror@plt+0x38714>  // b.none
  439c14:	ldr	w0, [sp, #228]
  439c18:	cmp	w0, #0x14
  439c1c:	b.hi	43a71c <ferror@plt+0x3899c>  // b.pmore
  439c20:	ldr	w0, [sp, #228]
  439c24:	cmp	w0, #0x12
  439c28:	b.eq	43a398 <ferror@plt+0x38618>  // b.none
  439c2c:	ldr	w0, [sp, #228]
  439c30:	cmp	w0, #0x12
  439c34:	b.hi	43a71c <ferror@plt+0x3899c>  // b.pmore
  439c38:	ldr	w0, [sp, #228]
  439c3c:	cmp	w0, #0x10
  439c40:	b.eq	43a2c8 <ferror@plt+0x38548>  // b.none
  439c44:	ldr	w0, [sp, #228]
  439c48:	cmp	w0, #0x10
  439c4c:	b.hi	43a71c <ferror@plt+0x3899c>  // b.pmore
  439c50:	ldr	w0, [sp, #228]
  439c54:	cmp	w0, #0xe
  439c58:	b.eq	43a1cc <ferror@plt+0x3844c>  // b.none
  439c5c:	ldr	w0, [sp, #228]
  439c60:	cmp	w0, #0xe
  439c64:	b.hi	43a71c <ferror@plt+0x3899c>  // b.pmore
  439c68:	ldr	w0, [sp, #228]
  439c6c:	cmp	w0, #0xc
  439c70:	b.eq	43a0fc <ferror@plt+0x3837c>  // b.none
  439c74:	ldr	w0, [sp, #228]
  439c78:	cmp	w0, #0xc
  439c7c:	b.hi	43a71c <ferror@plt+0x3899c>  // b.pmore
  439c80:	ldr	w0, [sp, #228]
  439c84:	cmp	w0, #0xa
  439c88:	b.eq	43a02c <ferror@plt+0x382ac>  // b.none
  439c8c:	ldr	w0, [sp, #228]
  439c90:	cmp	w0, #0xa
  439c94:	b.hi	43a71c <ferror@plt+0x3899c>  // b.pmore
  439c98:	ldr	w0, [sp, #228]
  439c9c:	cmp	w0, #0x8
  439ca0:	b.eq	439f5c <ferror@plt+0x381dc>  // b.none
  439ca4:	ldr	w0, [sp, #228]
  439ca8:	cmp	w0, #0x8
  439cac:	b.hi	43a71c <ferror@plt+0x3899c>  // b.pmore
  439cb0:	ldr	w0, [sp, #228]
  439cb4:	cmp	w0, #0x4
  439cb8:	b.eq	439ccc <ferror@plt+0x37f4c>  // b.none
  439cbc:	ldr	w0, [sp, #228]
  439cc0:	cmp	w0, #0x6
  439cc4:	b.eq	439e60 <ferror@plt+0x380e0>  // b.none
  439cc8:	b	43a71c <ferror@plt+0x3899c>
  439ccc:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439cd0:	add	x0, x0, #0xca8
  439cd4:	bl	401cf0 <printf@plt>
  439cd8:	add	x1, sp, #0x68
  439cdc:	add	x0, sp, #0x6c
  439ce0:	mov	x4, x1
  439ce4:	mov	x3, x0
  439ce8:	mov	w2, #0x0                   	// #0
  439cec:	ldr	x1, [sp, #16]
  439cf0:	ldr	x0, [sp, #24]
  439cf4:	bl	449b20 <ferror@plt+0x47da0>
  439cf8:	str	x0, [sp, #120]
  439cfc:	ldr	w0, [sp, #108]
  439d00:	mov	w0, w0
  439d04:	ldr	x1, [sp, #24]
  439d08:	add	x0, x1, x0
  439d0c:	str	x0, [sp, #24]
  439d10:	ldr	x0, [sp, #120]
  439d14:	str	w0, [sp, #204]
  439d18:	ldr	w0, [sp, #204]
  439d1c:	ldr	x1, [sp, #120]
  439d20:	cmp	x1, x0
  439d24:	b.eq	439d34 <ferror@plt+0x37fb4>  // b.none
  439d28:	ldr	w0, [sp, #104]
  439d2c:	orr	w0, w0, #0x2
  439d30:	str	w0, [sp, #104]
  439d34:	ldr	w0, [sp, #104]
  439d38:	bl	401e9c <ferror@plt+0x11c>
  439d3c:	ldr	w0, [sp, #204]
  439d40:	cmp	w0, #0x8
  439d44:	b.eq	439e34 <ferror@plt+0x380b4>  // b.none
  439d48:	ldr	w0, [sp, #204]
  439d4c:	cmp	w0, #0x8
  439d50:	b.hi	439e44 <ferror@plt+0x380c4>  // b.pmore
  439d54:	ldr	w0, [sp, #204]
  439d58:	cmp	w0, #0x7
  439d5c:	b.eq	439e24 <ferror@plt+0x380a4>  // b.none
  439d60:	ldr	w0, [sp, #204]
  439d64:	cmp	w0, #0x7
  439d68:	b.hi	439e44 <ferror@plt+0x380c4>  // b.pmore
  439d6c:	ldr	w0, [sp, #204]
  439d70:	cmp	w0, #0x6
  439d74:	b.eq	439e14 <ferror@plt+0x38094>  // b.none
  439d78:	ldr	w0, [sp, #204]
  439d7c:	cmp	w0, #0x6
  439d80:	b.hi	439e44 <ferror@plt+0x380c4>  // b.pmore
  439d84:	ldr	w0, [sp, #204]
  439d88:	cmp	w0, #0x4
  439d8c:	b.eq	439e04 <ferror@plt+0x38084>  // b.none
  439d90:	ldr	w0, [sp, #204]
  439d94:	cmp	w0, #0x4
  439d98:	b.hi	439e44 <ferror@plt+0x380c4>  // b.pmore
  439d9c:	ldr	w0, [sp, #204]
  439da0:	cmp	w0, #0x3
  439da4:	b.eq	439df4 <ferror@plt+0x38074>  // b.none
  439da8:	ldr	w0, [sp, #204]
  439dac:	cmp	w0, #0x3
  439db0:	b.hi	439e44 <ferror@plt+0x380c4>  // b.pmore
  439db4:	ldr	w0, [sp, #204]
  439db8:	cmp	w0, #0x0
  439dbc:	b.eq	439dd0 <ferror@plt+0x38050>  // b.none
  439dc0:	ldr	w0, [sp, #204]
  439dc4:	cmp	w0, #0x1
  439dc8:	b.eq	439de4 <ferror@plt+0x38064>  // b.none
  439dcc:	b	439e44 <ferror@plt+0x380c4>
  439dd0:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439dd4:	add	x0, x0, #0x6b0
  439dd8:	bl	401d40 <gettext@plt>
  439ddc:	bl	401cf0 <printf@plt>
  439de0:	b	439e58 <ferror@plt+0x380d8>
  439de4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439de8:	add	x0, x0, #0xcb8
  439dec:	bl	401bb0 <puts@plt>
  439df0:	b	439e58 <ferror@plt+0x380d8>
  439df4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439df8:	add	x0, x0, #0xcc0
  439dfc:	bl	401bb0 <puts@plt>
  439e00:	b	439e58 <ferror@plt+0x380d8>
  439e04:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439e08:	add	x0, x0, #0xcc8
  439e0c:	bl	401bb0 <puts@plt>
  439e10:	b	439e58 <ferror@plt+0x380d8>
  439e14:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439e18:	add	x0, x0, #0xcd0
  439e1c:	bl	401bb0 <puts@plt>
  439e20:	b	439e58 <ferror@plt+0x380d8>
  439e24:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439e28:	add	x0, x0, #0xcd8
  439e2c:	bl	401bb0 <puts@plt>
  439e30:	b	439e58 <ferror@plt+0x380d8>
  439e34:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439e38:	add	x0, x0, #0xce0
  439e3c:	bl	401bb0 <puts@plt>
  439e40:	b	439e58 <ferror@plt+0x380d8>
  439e44:	ldr	w1, [sp, #204]
  439e48:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439e4c:	add	x0, x0, #0x710
  439e50:	bl	401cf0 <printf@plt>
  439e54:	nop
  439e58:	ldr	x0, [sp, #24]
  439e5c:	b	43a72c <ferror@plt+0x389ac>
  439e60:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439e64:	add	x0, x0, #0xce8
  439e68:	bl	401cf0 <printf@plt>
  439e6c:	add	x1, sp, #0x60
  439e70:	add	x0, sp, #0x64
  439e74:	mov	x4, x1
  439e78:	mov	x3, x0
  439e7c:	mov	w2, #0x0                   	// #0
  439e80:	ldr	x1, [sp, #16]
  439e84:	ldr	x0, [sp, #24]
  439e88:	bl	449b20 <ferror@plt+0x47da0>
  439e8c:	str	x0, [sp, #128]
  439e90:	ldr	w0, [sp, #100]
  439e94:	mov	w0, w0
  439e98:	ldr	x1, [sp, #24]
  439e9c:	add	x0, x1, x0
  439ea0:	str	x0, [sp, #24]
  439ea4:	ldr	x0, [sp, #128]
  439ea8:	str	w0, [sp, #204]
  439eac:	ldr	w0, [sp, #204]
  439eb0:	ldr	x1, [sp, #128]
  439eb4:	cmp	x1, x0
  439eb8:	b.eq	439ec8 <ferror@plt+0x38148>  // b.none
  439ebc:	ldr	w0, [sp, #96]
  439ec0:	orr	w0, w0, #0x2
  439ec4:	str	w0, [sp, #96]
  439ec8:	ldr	w0, [sp, #96]
  439ecc:	bl	401e9c <ferror@plt+0x11c>
  439ed0:	ldr	w0, [sp, #204]
  439ed4:	cmp	w0, #0x2
  439ed8:	b.eq	439f2c <ferror@plt+0x381ac>  // b.none
  439edc:	ldr	w0, [sp, #204]
  439ee0:	cmp	w0, #0x2
  439ee4:	b.hi	439f40 <ferror@plt+0x381c0>  // b.pmore
  439ee8:	ldr	w0, [sp, #204]
  439eec:	cmp	w0, #0x0
  439ef0:	b.eq	439f04 <ferror@plt+0x38184>  // b.none
  439ef4:	ldr	w0, [sp, #204]
  439ef8:	cmp	w0, #0x1
  439efc:	b.eq	439f18 <ferror@plt+0x38198>  // b.none
  439f00:	b	439f40 <ferror@plt+0x381c0>
  439f04:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439f08:	add	x0, x0, #0xd00
  439f0c:	bl	401d40 <gettext@plt>
  439f10:	bl	401cf0 <printf@plt>
  439f14:	b	439f54 <ferror@plt+0x381d4>
  439f18:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439f1c:	add	x0, x0, #0xd10
  439f20:	bl	401d40 <gettext@plt>
  439f24:	bl	401cf0 <printf@plt>
  439f28:	b	439f54 <ferror@plt+0x381d4>
  439f2c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439f30:	add	x0, x0, #0xd20
  439f34:	bl	401d40 <gettext@plt>
  439f38:	bl	401cf0 <printf@plt>
  439f3c:	b	439f54 <ferror@plt+0x381d4>
  439f40:	ldr	w1, [sp, #204]
  439f44:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439f48:	add	x0, x0, #0x710
  439f4c:	bl	401cf0 <printf@plt>
  439f50:	nop
  439f54:	ldr	x0, [sp, #24]
  439f58:	b	43a72c <ferror@plt+0x389ac>
  439f5c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439f60:	add	x0, x0, #0xd30
  439f64:	bl	401cf0 <printf@plt>
  439f68:	add	x1, sp, #0x58
  439f6c:	add	x0, sp, #0x5c
  439f70:	mov	x4, x1
  439f74:	mov	x3, x0
  439f78:	mov	w2, #0x0                   	// #0
  439f7c:	ldr	x1, [sp, #16]
  439f80:	ldr	x0, [sp, #24]
  439f84:	bl	449b20 <ferror@plt+0x47da0>
  439f88:	str	x0, [sp, #136]
  439f8c:	ldr	w0, [sp, #92]
  439f90:	mov	w0, w0
  439f94:	ldr	x1, [sp, #24]
  439f98:	add	x0, x1, x0
  439f9c:	str	x0, [sp, #24]
  439fa0:	ldr	x0, [sp, #136]
  439fa4:	str	w0, [sp, #204]
  439fa8:	ldr	w0, [sp, #204]
  439fac:	ldr	x1, [sp, #136]
  439fb0:	cmp	x1, x0
  439fb4:	b.eq	439fc4 <ferror@plt+0x38244>  // b.none
  439fb8:	ldr	w0, [sp, #88]
  439fbc:	orr	w0, w0, #0x2
  439fc0:	str	w0, [sp, #88]
  439fc4:	ldr	w0, [sp, #88]
  439fc8:	bl	401e9c <ferror@plt+0x11c>
  439fcc:	ldr	w0, [sp, #204]
  439fd0:	cmp	w0, #0x0
  439fd4:	b.eq	439fe8 <ferror@plt+0x38268>  // b.none
  439fd8:	ldr	w0, [sp, #204]
  439fdc:	cmp	w0, #0x1
  439fe0:	b.eq	439ffc <ferror@plt+0x3827c>  // b.none
  439fe4:	b	43a010 <ferror@plt+0x38290>
  439fe8:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  439fec:	add	x0, x0, #0x720
  439ff0:	bl	401d40 <gettext@plt>
  439ff4:	bl	401cf0 <printf@plt>
  439ff8:	b	43a024 <ferror@plt+0x382a4>
  439ffc:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a000:	add	x0, x0, #0xd50
  43a004:	bl	401d40 <gettext@plt>
  43a008:	bl	401cf0 <printf@plt>
  43a00c:	b	43a024 <ferror@plt+0x382a4>
  43a010:	ldr	w1, [sp, #204]
  43a014:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a018:	add	x0, x0, #0x710
  43a01c:	bl	401cf0 <printf@plt>
  43a020:	nop
  43a024:	ldr	x0, [sp, #24]
  43a028:	b	43a72c <ferror@plt+0x389ac>
  43a02c:	add	x1, sp, #0x50
  43a030:	add	x0, sp, #0x54
  43a034:	mov	x4, x1
  43a038:	mov	x3, x0
  43a03c:	mov	w2, #0x0                   	// #0
  43a040:	ldr	x1, [sp, #16]
  43a044:	ldr	x0, [sp, #24]
  43a048:	bl	449b20 <ferror@plt+0x47da0>
  43a04c:	str	x0, [sp, #144]
  43a050:	ldr	w0, [sp, #84]
  43a054:	mov	w0, w0
  43a058:	ldr	x1, [sp, #24]
  43a05c:	add	x0, x1, x0
  43a060:	str	x0, [sp, #24]
  43a064:	ldr	x0, [sp, #144]
  43a068:	str	w0, [sp, #204]
  43a06c:	ldr	w0, [sp, #204]
  43a070:	ldr	x1, [sp, #144]
  43a074:	cmp	x1, x0
  43a078:	b.eq	43a088 <ferror@plt+0x38308>  // b.none
  43a07c:	ldr	w0, [sp, #80]
  43a080:	orr	w0, w0, #0x2
  43a084:	str	w0, [sp, #80]
  43a088:	ldr	w0, [sp, #80]
  43a08c:	bl	401e9c <ferror@plt+0x11c>
  43a090:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a094:	add	x0, x0, #0xd60
  43a098:	bl	401cf0 <printf@plt>
  43a09c:	ldr	w0, [sp, #204]
  43a0a0:	cmp	w0, #0x0
  43a0a4:	b.eq	43a0b8 <ferror@plt+0x38338>  // b.none
  43a0a8:	ldr	w0, [sp, #204]
  43a0ac:	cmp	w0, #0x1
  43a0b0:	b.eq	43a0cc <ferror@plt+0x3834c>  // b.none
  43a0b4:	b	43a0e0 <ferror@plt+0x38360>
  43a0b8:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a0bc:	add	x0, x0, #0x720
  43a0c0:	bl	401d40 <gettext@plt>
  43a0c4:	bl	401cf0 <printf@plt>
  43a0c8:	b	43a0f4 <ferror@plt+0x38374>
  43a0cc:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a0d0:	add	x0, x0, #0xd50
  43a0d4:	bl	401d40 <gettext@plt>
  43a0d8:	bl	401cf0 <printf@plt>
  43a0dc:	b	43a0f4 <ferror@plt+0x38374>
  43a0e0:	ldr	w1, [sp, #204]
  43a0e4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a0e8:	add	x0, x0, #0x710
  43a0ec:	bl	401cf0 <printf@plt>
  43a0f0:	nop
  43a0f4:	ldr	x0, [sp, #24]
  43a0f8:	b	43a72c <ferror@plt+0x389ac>
  43a0fc:	add	x1, sp, #0x48
  43a100:	add	x0, sp, #0x4c
  43a104:	mov	x4, x1
  43a108:	mov	x3, x0
  43a10c:	mov	w2, #0x0                   	// #0
  43a110:	ldr	x1, [sp, #16]
  43a114:	ldr	x0, [sp, #24]
  43a118:	bl	449b20 <ferror@plt+0x47da0>
  43a11c:	str	x0, [sp, #152]
  43a120:	ldr	w0, [sp, #76]
  43a124:	mov	w0, w0
  43a128:	ldr	x1, [sp, #24]
  43a12c:	add	x0, x1, x0
  43a130:	str	x0, [sp, #24]
  43a134:	ldr	x0, [sp, #152]
  43a138:	str	w0, [sp, #204]
  43a13c:	ldr	w0, [sp, #204]
  43a140:	ldr	x1, [sp, #152]
  43a144:	cmp	x1, x0
  43a148:	b.eq	43a158 <ferror@plt+0x383d8>  // b.none
  43a14c:	ldr	w0, [sp, #72]
  43a150:	orr	w0, w0, #0x2
  43a154:	str	w0, [sp, #72]
  43a158:	ldr	w0, [sp, #72]
  43a15c:	bl	401e9c <ferror@plt+0x11c>
  43a160:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a164:	add	x0, x0, #0xd88
  43a168:	bl	401cf0 <printf@plt>
  43a16c:	ldr	w0, [sp, #204]
  43a170:	cmp	w0, #0x0
  43a174:	b.eq	43a188 <ferror@plt+0x38408>  // b.none
  43a178:	ldr	w0, [sp, #204]
  43a17c:	cmp	w0, #0x1
  43a180:	b.eq	43a19c <ferror@plt+0x3841c>  // b.none
  43a184:	b	43a1b0 <ferror@plt+0x38430>
  43a188:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a18c:	add	x0, x0, #0xda0
  43a190:	bl	401d40 <gettext@plt>
  43a194:	bl	401cf0 <printf@plt>
  43a198:	b	43a1c4 <ferror@plt+0x38444>
  43a19c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a1a0:	add	x0, x0, #0xdc0
  43a1a4:	bl	401d40 <gettext@plt>
  43a1a8:	bl	401cf0 <printf@plt>
  43a1ac:	b	43a1c4 <ferror@plt+0x38444>
  43a1b0:	ldr	w1, [sp, #204]
  43a1b4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a1b8:	add	x0, x0, #0x710
  43a1bc:	bl	401cf0 <printf@plt>
  43a1c0:	nop
  43a1c4:	ldr	x0, [sp, #24]
  43a1c8:	b	43a72c <ferror@plt+0x389ac>
  43a1cc:	add	x1, sp, #0x40
  43a1d0:	add	x0, sp, #0x44
  43a1d4:	mov	x4, x1
  43a1d8:	mov	x3, x0
  43a1dc:	mov	w2, #0x0                   	// #0
  43a1e0:	ldr	x1, [sp, #16]
  43a1e4:	ldr	x0, [sp, #24]
  43a1e8:	bl	449b20 <ferror@plt+0x47da0>
  43a1ec:	str	x0, [sp, #160]
  43a1f0:	ldr	w0, [sp, #68]
  43a1f4:	mov	w0, w0
  43a1f8:	ldr	x1, [sp, #24]
  43a1fc:	add	x0, x1, x0
  43a200:	str	x0, [sp, #24]
  43a204:	ldr	x0, [sp, #160]
  43a208:	str	w0, [sp, #204]
  43a20c:	ldr	w0, [sp, #204]
  43a210:	ldr	x1, [sp, #160]
  43a214:	cmp	x1, x0
  43a218:	b.eq	43a228 <ferror@plt+0x384a8>  // b.none
  43a21c:	ldr	w0, [sp, #64]
  43a220:	orr	w0, w0, #0x2
  43a224:	str	w0, [sp, #64]
  43a228:	ldr	w0, [sp, #64]
  43a22c:	bl	401e9c <ferror@plt+0x11c>
  43a230:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a234:	add	x0, x0, #0xdd8
  43a238:	bl	401cf0 <printf@plt>
  43a23c:	ldr	w0, [sp, #204]
  43a240:	cmp	w0, #0x2
  43a244:	b.eq	43a298 <ferror@plt+0x38518>  // b.none
  43a248:	ldr	w0, [sp, #204]
  43a24c:	cmp	w0, #0x2
  43a250:	b.hi	43a2ac <ferror@plt+0x3852c>  // b.pmore
  43a254:	ldr	w0, [sp, #204]
  43a258:	cmp	w0, #0x0
  43a25c:	b.eq	43a270 <ferror@plt+0x384f0>  // b.none
  43a260:	ldr	w0, [sp, #204]
  43a264:	cmp	w0, #0x1
  43a268:	b.eq	43a284 <ferror@plt+0x38504>  // b.none
  43a26c:	b	43a2ac <ferror@plt+0x3852c>
  43a270:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a274:	add	x0, x0, #0xde8
  43a278:	bl	401d40 <gettext@plt>
  43a27c:	bl	401cf0 <printf@plt>
  43a280:	b	43a2c0 <ferror@plt+0x38540>
  43a284:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a288:	add	x0, x0, #0xe10
  43a28c:	bl	401d40 <gettext@plt>
  43a290:	bl	401cf0 <printf@plt>
  43a294:	b	43a2c0 <ferror@plt+0x38540>
  43a298:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a29c:	add	x0, x0, #0xe48
  43a2a0:	bl	401d40 <gettext@plt>
  43a2a4:	bl	401cf0 <printf@plt>
  43a2a8:	b	43a2c0 <ferror@plt+0x38540>
  43a2ac:	ldr	w1, [sp, #204]
  43a2b0:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a2b4:	add	x0, x0, #0x710
  43a2b8:	bl	401cf0 <printf@plt>
  43a2bc:	nop
  43a2c0:	ldr	x0, [sp, #24]
  43a2c4:	b	43a72c <ferror@plt+0x389ac>
  43a2c8:	add	x1, sp, #0x38
  43a2cc:	add	x0, sp, #0x3c
  43a2d0:	mov	x4, x1
  43a2d4:	mov	x3, x0
  43a2d8:	mov	w2, #0x0                   	// #0
  43a2dc:	ldr	x1, [sp, #16]
  43a2e0:	ldr	x0, [sp, #24]
  43a2e4:	bl	449b20 <ferror@plt+0x47da0>
  43a2e8:	str	x0, [sp, #168]
  43a2ec:	ldr	w0, [sp, #60]
  43a2f0:	mov	w0, w0
  43a2f4:	ldr	x1, [sp, #24]
  43a2f8:	add	x0, x1, x0
  43a2fc:	str	x0, [sp, #24]
  43a300:	ldr	x0, [sp, #168]
  43a304:	str	w0, [sp, #204]
  43a308:	ldr	w0, [sp, #204]
  43a30c:	ldr	x1, [sp, #168]
  43a310:	cmp	x1, x0
  43a314:	b.eq	43a324 <ferror@plt+0x385a4>  // b.none
  43a318:	ldr	w0, [sp, #56]
  43a31c:	orr	w0, w0, #0x2
  43a320:	str	w0, [sp, #56]
  43a324:	ldr	w0, [sp, #56]
  43a328:	bl	401e9c <ferror@plt+0x11c>
  43a32c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a330:	add	x0, x0, #0xe80
  43a334:	bl	401cf0 <printf@plt>
  43a338:	ldr	w0, [sp, #204]
  43a33c:	cmp	w0, #0x0
  43a340:	b.eq	43a354 <ferror@plt+0x385d4>  // b.none
  43a344:	ldr	w0, [sp, #204]
  43a348:	cmp	w0, #0x1
  43a34c:	b.eq	43a368 <ferror@plt+0x385e8>  // b.none
  43a350:	b	43a37c <ferror@plt+0x385fc>
  43a354:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a358:	add	x0, x0, #0xe90
  43a35c:	bl	401d40 <gettext@plt>
  43a360:	bl	401cf0 <printf@plt>
  43a364:	b	43a390 <ferror@plt+0x38610>
  43a368:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a36c:	add	x0, x0, #0xeb8
  43a370:	bl	401d40 <gettext@plt>
  43a374:	bl	401cf0 <printf@plt>
  43a378:	b	43a390 <ferror@plt+0x38610>
  43a37c:	ldr	w1, [sp, #204]
  43a380:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a384:	add	x0, x0, #0x710
  43a388:	bl	401cf0 <printf@plt>
  43a38c:	nop
  43a390:	ldr	x0, [sp, #24]
  43a394:	b	43a72c <ferror@plt+0x389ac>
  43a398:	add	x1, sp, #0x30
  43a39c:	add	x0, sp, #0x34
  43a3a0:	mov	x4, x1
  43a3a4:	mov	x3, x0
  43a3a8:	mov	w2, #0x0                   	// #0
  43a3ac:	ldr	x1, [sp, #16]
  43a3b0:	ldr	x0, [sp, #24]
  43a3b4:	bl	449b20 <ferror@plt+0x47da0>
  43a3b8:	str	x0, [sp, #176]
  43a3bc:	ldr	w0, [sp, #52]
  43a3c0:	mov	w0, w0
  43a3c4:	ldr	x1, [sp, #24]
  43a3c8:	add	x0, x1, x0
  43a3cc:	str	x0, [sp, #24]
  43a3d0:	ldr	x0, [sp, #176]
  43a3d4:	str	w0, [sp, #204]
  43a3d8:	ldr	w0, [sp, #204]
  43a3dc:	ldr	x1, [sp, #176]
  43a3e0:	cmp	x1, x0
  43a3e4:	b.eq	43a3f4 <ferror@plt+0x38674>  // b.none
  43a3e8:	ldr	w0, [sp, #48]
  43a3ec:	orr	w0, w0, #0x2
  43a3f0:	str	w0, [sp, #48]
  43a3f4:	ldr	w0, [sp, #48]
  43a3f8:	bl	401e9c <ferror@plt+0x11c>
  43a3fc:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a400:	add	x0, x0, #0xee0
  43a404:	bl	401cf0 <printf@plt>
  43a408:	ldr	w0, [sp, #204]
  43a40c:	cmp	w0, #0x2
  43a410:	b.eq	43a464 <ferror@plt+0x386e4>  // b.none
  43a414:	ldr	w0, [sp, #204]
  43a418:	cmp	w0, #0x2
  43a41c:	b.hi	43a478 <ferror@plt+0x386f8>  // b.pmore
  43a420:	ldr	w0, [sp, #204]
  43a424:	cmp	w0, #0x0
  43a428:	b.eq	43a43c <ferror@plt+0x386bc>  // b.none
  43a42c:	ldr	w0, [sp, #204]
  43a430:	cmp	w0, #0x1
  43a434:	b.eq	43a450 <ferror@plt+0x386d0>  // b.none
  43a438:	b	43a478 <ferror@plt+0x386f8>
  43a43c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a440:	add	x0, x0, #0x720
  43a444:	bl	401d40 <gettext@plt>
  43a448:	bl	401cf0 <printf@plt>
  43a44c:	b	43a48c <ferror@plt+0x3870c>
  43a450:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a454:	add	x0, x0, #0x728
  43a458:	bl	401d40 <gettext@plt>
  43a45c:	bl	401cf0 <printf@plt>
  43a460:	b	43a48c <ferror@plt+0x3870c>
  43a464:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a468:	add	x0, x0, #0xd50
  43a46c:	bl	401d40 <gettext@plt>
  43a470:	bl	401cf0 <printf@plt>
  43a474:	b	43a48c <ferror@plt+0x3870c>
  43a478:	ldr	w1, [sp, #204]
  43a47c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a480:	add	x0, x0, #0x710
  43a484:	bl	401cf0 <printf@plt>
  43a488:	nop
  43a48c:	ldr	x0, [sp, #24]
  43a490:	b	43a72c <ferror@plt+0x389ac>
  43a494:	add	x1, sp, #0x28
  43a498:	add	x0, sp, #0x2c
  43a49c:	mov	x4, x1
  43a4a0:	mov	x3, x0
  43a4a4:	mov	w2, #0x0                   	// #0
  43a4a8:	ldr	x1, [sp, #16]
  43a4ac:	ldr	x0, [sp, #24]
  43a4b0:	bl	449b20 <ferror@plt+0x47da0>
  43a4b4:	str	x0, [sp, #184]
  43a4b8:	ldr	w0, [sp, #44]
  43a4bc:	mov	w0, w0
  43a4c0:	ldr	x1, [sp, #24]
  43a4c4:	add	x0, x1, x0
  43a4c8:	str	x0, [sp, #24]
  43a4cc:	ldr	x0, [sp, #184]
  43a4d0:	str	w0, [sp, #204]
  43a4d4:	ldr	w0, [sp, #204]
  43a4d8:	ldr	x1, [sp, #184]
  43a4dc:	cmp	x1, x0
  43a4e0:	b.eq	43a4f0 <ferror@plt+0x38770>  // b.none
  43a4e4:	ldr	w0, [sp, #40]
  43a4e8:	orr	w0, w0, #0x2
  43a4ec:	str	w0, [sp, #40]
  43a4f0:	ldr	w0, [sp, #40]
  43a4f4:	bl	401e9c <ferror@plt+0x11c>
  43a4f8:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a4fc:	add	x0, x0, #0xf08
  43a500:	bl	401cf0 <printf@plt>
  43a504:	ldr	w0, [sp, #204]
  43a508:	cmp	w0, #0x2
  43a50c:	b.eq	43a560 <ferror@plt+0x387e0>  // b.none
  43a510:	ldr	w0, [sp, #204]
  43a514:	cmp	w0, #0x2
  43a518:	b.hi	43a574 <ferror@plt+0x387f4>  // b.pmore
  43a51c:	ldr	w0, [sp, #204]
  43a520:	cmp	w0, #0x0
  43a524:	b.eq	43a538 <ferror@plt+0x387b8>  // b.none
  43a528:	ldr	w0, [sp, #204]
  43a52c:	cmp	w0, #0x1
  43a530:	b.eq	43a54c <ferror@plt+0x387cc>  // b.none
  43a534:	b	43a574 <ferror@plt+0x387f4>
  43a538:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a53c:	add	x0, x0, #0x720
  43a540:	bl	401d40 <gettext@plt>
  43a544:	bl	401cf0 <printf@plt>
  43a548:	b	43a588 <ferror@plt+0x38808>
  43a54c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a550:	add	x0, x0, #0x728
  43a554:	bl	401d40 <gettext@plt>
  43a558:	bl	401cf0 <printf@plt>
  43a55c:	b	43a588 <ferror@plt+0x38808>
  43a560:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a564:	add	x0, x0, #0xd50
  43a568:	bl	401d40 <gettext@plt>
  43a56c:	bl	401cf0 <printf@plt>
  43a570:	b	43a588 <ferror@plt+0x38808>
  43a574:	ldr	w1, [sp, #204]
  43a578:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a57c:	add	x0, x0, #0x710
  43a580:	bl	401cf0 <printf@plt>
  43a584:	nop
  43a588:	ldr	x0, [sp, #24]
  43a58c:	b	43a72c <ferror@plt+0x389ac>
  43a590:	add	x1, sp, #0x20
  43a594:	add	x0, sp, #0x24
  43a598:	mov	x4, x1
  43a59c:	mov	x3, x0
  43a5a0:	mov	w2, #0x0                   	// #0
  43a5a4:	ldr	x1, [sp, #16]
  43a5a8:	ldr	x0, [sp, #24]
  43a5ac:	bl	449b20 <ferror@plt+0x47da0>
  43a5b0:	str	x0, [sp, #208]
  43a5b4:	ldr	w0, [sp, #36]
  43a5b8:	mov	w0, w0
  43a5bc:	ldr	x1, [sp, #24]
  43a5c0:	add	x0, x1, x0
  43a5c4:	str	x0, [sp, #24]
  43a5c8:	ldr	x0, [sp, #208]
  43a5cc:	str	w0, [sp, #204]
  43a5d0:	ldr	w0, [sp, #204]
  43a5d4:	ldr	x1, [sp, #208]
  43a5d8:	cmp	x1, x0
  43a5dc:	b.eq	43a5ec <ferror@plt+0x3886c>  // b.none
  43a5e0:	ldr	w0, [sp, #32]
  43a5e4:	orr	w0, w0, #0x2
  43a5e8:	str	w0, [sp, #32]
  43a5ec:	ldr	w0, [sp, #32]
  43a5f0:	bl	401e9c <ferror@plt+0x11c>
  43a5f4:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a5f8:	add	x0, x0, #0xf30
  43a5fc:	bl	401cf0 <printf@plt>
  43a600:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a604:	add	x0, x0, #0x770
  43a608:	bl	401d40 <gettext@plt>
  43a60c:	ldr	w1, [sp, #204]
  43a610:	bl	401cf0 <printf@plt>
  43a614:	ldr	x0, [sp, #16]
  43a618:	sub	x0, x0, #0x1
  43a61c:	ldr	x1, [sp, #24]
  43a620:	cmp	x1, x0
  43a624:	b.cs	43a668 <ferror@plt+0x388e8>  // b.hs, b.nlast
  43a628:	ldr	x1, [sp, #16]
  43a62c:	ldr	x0, [sp, #24]
  43a630:	sub	x0, x1, x0
  43a634:	sub	x0, x0, #0x1
  43a638:	str	x0, [sp, #192]
  43a63c:	ldr	x0, [sp, #192]
  43a640:	ldr	x1, [sp, #24]
  43a644:	bl	40ebc4 <ferror@plt+0xce44>
  43a648:	ldr	x1, [sp, #192]
  43a64c:	ldr	x0, [sp, #24]
  43a650:	bl	401980 <strnlen@plt>
  43a654:	add	x0, x0, #0x1
  43a658:	ldr	x1, [sp, #24]
  43a65c:	add	x0, x1, x0
  43a660:	str	x0, [sp, #24]
  43a664:	b	43a680 <ferror@plt+0x38900>
  43a668:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  43a66c:	add	x0, x0, #0xf80
  43a670:	bl	401d40 <gettext@plt>
  43a674:	bl	401cf0 <printf@plt>
  43a678:	ldr	x0, [sp, #16]
  43a67c:	str	x0, [sp, #24]
  43a680:	mov	w0, #0xa                   	// #10
  43a684:	bl	401d20 <putchar@plt>
  43a688:	ldr	x0, [sp, #24]
  43a68c:	b	43a72c <ferror@plt+0x389ac>
  43a690:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a694:	add	x0, x0, #0xf50
  43a698:	bl	401cf0 <printf@plt>
  43a69c:	ldr	x0, [sp, #16]
  43a6a0:	sub	x0, x0, #0x1
  43a6a4:	ldr	x1, [sp, #24]
  43a6a8:	cmp	x1, x0
  43a6ac:	b.cs	43a6f0 <ferror@plt+0x38970>  // b.hs, b.nlast
  43a6b0:	ldr	x1, [sp, #16]
  43a6b4:	ldr	x0, [sp, #24]
  43a6b8:	sub	x0, x1, x0
  43a6bc:	sub	x0, x0, #0x1
  43a6c0:	str	x0, [sp, #216]
  43a6c4:	ldr	x0, [sp, #216]
  43a6c8:	ldr	x1, [sp, #24]
  43a6cc:	bl	40ebc4 <ferror@plt+0xce44>
  43a6d0:	ldr	x1, [sp, #216]
  43a6d4:	ldr	x0, [sp, #24]
  43a6d8:	bl	401980 <strnlen@plt>
  43a6dc:	add	x0, x0, #0x1
  43a6e0:	ldr	x1, [sp, #24]
  43a6e4:	add	x0, x1, x0
  43a6e8:	str	x0, [sp, #24]
  43a6ec:	b	43a708 <ferror@plt+0x38988>
  43a6f0:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  43a6f4:	add	x0, x0, #0xf80
  43a6f8:	bl	401d40 <gettext@plt>
  43a6fc:	bl	401cf0 <printf@plt>
  43a700:	ldr	x0, [sp, #16]
  43a704:	str	x0, [sp, #24]
  43a708:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43a70c:	add	x0, x0, #0xb80
  43a710:	bl	401bb0 <puts@plt>
  43a714:	ldr	x0, [sp, #24]
  43a718:	b	43a72c <ferror@plt+0x389ac>
  43a71c:	ldr	w0, [sp, #228]
  43a720:	ldr	x2, [sp, #16]
  43a724:	ldr	x1, [sp, #24]
  43a728:	bl	437184 <ferror@plt+0x35404>
  43a72c:	ldp	x29, x30, [sp], #240
  43a730:	ret
  43a734:	stp	x29, x30, [sp, #-64]!
  43a738:	mov	x29, sp
  43a73c:	str	x0, [sp, #24]
  43a740:	str	x1, [sp, #16]
  43a744:	str	xzr, [sp, #56]
  43a748:	ldr	x1, [sp, #16]
  43a74c:	ldr	x0, [sp, #24]
  43a750:	sub	x0, x1, x0
  43a754:	str	x0, [sp, #48]
  43a758:	ldr	x1, [sp, #16]
  43a75c:	ldr	x0, [sp, #24]
  43a760:	cmp	x1, x0
  43a764:	b.cs	43a8c4 <ferror@plt+0x38b44>  // b.hs, b.nlast
  43a768:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  43a76c:	add	x3, x0, #0xf08
  43a770:	mov	w2, #0x3d70                	// #15728
  43a774:	adrp	x0, 496000 <warn@@Base+0x2702c>
  43a778:	add	x1, x0, #0x210
  43a77c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a780:	add	x0, x0, #0xf70
  43a784:	bl	401d00 <__assert_fail@plt>
  43a788:	ldr	x2, [sp, #48]
  43a78c:	ldr	x1, [sp, #48]
  43a790:	mov	x0, #0x10                  	// #16
  43a794:	cmp	x2, #0x10
  43a798:	csel	x0, x1, x0, ls  // ls = plast
  43a79c:	str	w0, [sp, #40]
  43a7a0:	ldr	x1, [sp, #56]
  43a7a4:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43a7a8:	add	x0, x0, #0x848
  43a7ac:	bl	401cf0 <printf@plt>
  43a7b0:	str	wzr, [sp, #44]
  43a7b4:	b	43a81c <ferror@plt+0x38a9c>
  43a7b8:	ldr	w1, [sp, #44]
  43a7bc:	ldr	w0, [sp, #40]
  43a7c0:	cmp	w1, w0
  43a7c4:	b.ge	43a7ec <ferror@plt+0x38a6c>  // b.tcont
  43a7c8:	ldrsw	x0, [sp, #44]
  43a7cc:	ldr	x1, [sp, #24]
  43a7d0:	add	x0, x1, x0
  43a7d4:	ldrb	w0, [x0]
  43a7d8:	mov	w1, w0
  43a7dc:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43a7e0:	add	x0, x0, #0x858
  43a7e4:	bl	401cf0 <printf@plt>
  43a7e8:	b	43a7f8 <ferror@plt+0x38a78>
  43a7ec:	adrp	x0, 495000 <warn@@Base+0x2602c>
  43a7f0:	add	x0, x0, #0x610
  43a7f4:	bl	401cf0 <printf@plt>
  43a7f8:	ldr	w0, [sp, #44]
  43a7fc:	and	w0, w0, #0x3
  43a800:	cmp	w0, #0x3
  43a804:	b.ne	43a810 <ferror@plt+0x38a90>  // b.any
  43a808:	mov	w0, #0x20                  	// #32
  43a80c:	bl	401d20 <putchar@plt>
  43a810:	ldr	w0, [sp, #44]
  43a814:	add	w0, w0, #0x1
  43a818:	str	w0, [sp, #44]
  43a81c:	ldr	w0, [sp, #44]
  43a820:	cmp	w0, #0xf
  43a824:	b.le	43a7b8 <ferror@plt+0x38a38>
  43a828:	str	wzr, [sp, #44]
  43a82c:	b	43a87c <ferror@plt+0x38afc>
  43a830:	ldrsw	x0, [sp, #44]
  43a834:	ldr	x1, [sp, #24]
  43a838:	add	x0, x1, x0
  43a83c:	ldrb	w0, [x0]
  43a840:	str	w0, [sp, #36]
  43a844:	ldr	w0, [sp, #36]
  43a848:	cmp	w0, #0x1f
  43a84c:	b.le	43a868 <ferror@plt+0x38ae8>
  43a850:	ldr	w0, [sp, #36]
  43a854:	cmp	w0, #0x7e
  43a858:	b.gt	43a868 <ferror@plt+0x38ae8>
  43a85c:	ldr	w0, [sp, #36]
  43a860:	bl	401d20 <putchar@plt>
  43a864:	b	43a870 <ferror@plt+0x38af0>
  43a868:	mov	w0, #0x2e                  	// #46
  43a86c:	bl	401d20 <putchar@plt>
  43a870:	ldr	w0, [sp, #44]
  43a874:	add	w0, w0, #0x1
  43a878:	str	w0, [sp, #44]
  43a87c:	ldr	w1, [sp, #44]
  43a880:	ldr	w0, [sp, #40]
  43a884:	cmp	w1, w0
  43a888:	b.lt	43a830 <ferror@plt+0x38ab0>  // b.tstop
  43a88c:	mov	w0, #0xa                   	// #10
  43a890:	bl	401d20 <putchar@plt>
  43a894:	ldrsw	x0, [sp, #40]
  43a898:	ldr	x1, [sp, #24]
  43a89c:	add	x0, x1, x0
  43a8a0:	str	x0, [sp, #24]
  43a8a4:	ldrsw	x0, [sp, #40]
  43a8a8:	ldr	x1, [sp, #48]
  43a8ac:	sub	x0, x1, x0
  43a8b0:	str	x0, [sp, #48]
  43a8b4:	ldrsw	x0, [sp, #40]
  43a8b8:	ldr	x1, [sp, #56]
  43a8bc:	add	x0, x1, x0
  43a8c0:	str	x0, [sp, #56]
  43a8c4:	ldr	x0, [sp, #48]
  43a8c8:	cmp	x0, #0x0
  43a8cc:	b.ne	43a788 <ferror@plt+0x38a08>  // b.any
  43a8d0:	mov	w0, #0xa                   	// #10
  43a8d4:	bl	401d20 <putchar@plt>
  43a8d8:	nop
  43a8dc:	ldp	x29, x30, [sp], #64
  43a8e0:	ret
  43a8e4:	stp	x29, x30, [sp, #-144]!
  43a8e8:	mov	x29, sp
  43a8ec:	str	x0, [sp, #24]
  43a8f0:	str	x1, [sp, #16]
  43a8f4:	add	x1, sp, #0x48
  43a8f8:	add	x0, sp, #0x4c
  43a8fc:	mov	x4, x1
  43a900:	mov	x3, x0
  43a904:	mov	w2, #0x0                   	// #0
  43a908:	ldr	x1, [sp, #16]
  43a90c:	ldr	x0, [sp, #24]
  43a910:	bl	449b20 <ferror@plt+0x47da0>
  43a914:	str	x0, [sp, #136]
  43a918:	ldr	w0, [sp, #76]
  43a91c:	mov	w0, w0
  43a920:	ldr	x1, [sp, #24]
  43a924:	add	x0, x1, x0
  43a928:	str	x0, [sp, #24]
  43a92c:	ldr	x0, [sp, #136]
  43a930:	str	w0, [sp, #132]
  43a934:	ldr	w0, [sp, #132]
  43a938:	ldr	x1, [sp, #136]
  43a93c:	cmp	x1, x0
  43a940:	b.eq	43a950 <ferror@plt+0x38bd0>  // b.none
  43a944:	ldr	w0, [sp, #72]
  43a948:	orr	w0, w0, #0x2
  43a94c:	str	w0, [sp, #72]
  43a950:	ldr	w0, [sp, #72]
  43a954:	bl	401e9c <ferror@plt+0x11c>
  43a958:	ldr	w0, [sp, #132]
  43a95c:	cmp	w0, #0x8
  43a960:	b.eq	43ab7c <ferror@plt+0x38dfc>  // b.none
  43a964:	ldr	w0, [sp, #132]
  43a968:	cmp	w0, #0x8
  43a96c:	b.hi	43aca0 <ferror@plt+0x38f20>  // b.pmore
  43a970:	ldr	w0, [sp, #132]
  43a974:	cmp	w0, #0x4
  43a978:	b.eq	43a98c <ferror@plt+0x38c0c>  // b.none
  43a97c:	ldr	w0, [sp, #132]
  43a980:	cmp	w0, #0x6
  43a984:	b.eq	43aa84 <ferror@plt+0x38d04>  // b.none
  43a988:	b	43aca0 <ferror@plt+0x38f20>
  43a98c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43a990:	add	x0, x0, #0xca8
  43a994:	bl	401cf0 <printf@plt>
  43a998:	add	x1, sp, #0x40
  43a99c:	add	x0, sp, #0x44
  43a9a0:	mov	x4, x1
  43a9a4:	mov	x3, x0
  43a9a8:	mov	w2, #0x0                   	// #0
  43a9ac:	ldr	x1, [sp, #16]
  43a9b0:	ldr	x0, [sp, #24]
  43a9b4:	bl	449b20 <ferror@plt+0x47da0>
  43a9b8:	str	x0, [sp, #96]
  43a9bc:	ldr	w0, [sp, #68]
  43a9c0:	mov	w0, w0
  43a9c4:	ldr	x1, [sp, #24]
  43a9c8:	add	x0, x1, x0
  43a9cc:	str	x0, [sp, #24]
  43a9d0:	ldr	x0, [sp, #96]
  43a9d4:	str	w0, [sp, #116]
  43a9d8:	ldr	w0, [sp, #116]
  43a9dc:	ldr	x1, [sp, #96]
  43a9e0:	cmp	x1, x0
  43a9e4:	b.eq	43a9f4 <ferror@plt+0x38c74>  // b.none
  43a9e8:	ldr	w0, [sp, #64]
  43a9ec:	orr	w0, w0, #0x2
  43a9f0:	str	w0, [sp, #64]
  43a9f4:	ldr	w0, [sp, #64]
  43a9f8:	bl	401e9c <ferror@plt+0x11c>
  43a9fc:	ldr	w0, [sp, #116]
  43aa00:	cmp	w0, #0x2
  43aa04:	b.eq	43aa58 <ferror@plt+0x38cd8>  // b.none
  43aa08:	ldr	w0, [sp, #116]
  43aa0c:	cmp	w0, #0x2
  43aa10:	b.hi	43aa6c <ferror@plt+0x38cec>  // b.pmore
  43aa14:	ldr	w0, [sp, #116]
  43aa18:	cmp	w0, #0x0
  43aa1c:	b.eq	43aa30 <ferror@plt+0x38cb0>  // b.none
  43aa20:	ldr	w0, [sp, #116]
  43aa24:	cmp	w0, #0x1
  43aa28:	b.eq	43aa44 <ferror@plt+0x38cc4>  // b.none
  43aa2c:	b	43aa6c <ferror@plt+0x38cec>
  43aa30:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43aa34:	add	x0, x0, #0x6b0
  43aa38:	bl	401d40 <gettext@plt>
  43aa3c:	bl	401cf0 <printf@plt>
  43aa40:	b	43aa80 <ferror@plt+0x38d00>
  43aa44:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43aa48:	add	x0, x0, #0xf80
  43aa4c:	bl	401d40 <gettext@plt>
  43aa50:	bl	401cf0 <printf@plt>
  43aa54:	b	43aa80 <ferror@plt+0x38d00>
  43aa58:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43aa5c:	add	x0, x0, #0xf88
  43aa60:	bl	401d40 <gettext@plt>
  43aa64:	bl	401cf0 <printf@plt>
  43aa68:	b	43aa80 <ferror@plt+0x38d00>
  43aa6c:	ldr	w1, [sp, #116]
  43aa70:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43aa74:	add	x0, x0, #0x710
  43aa78:	bl	401cf0 <printf@plt>
  43aa7c:	nop
  43aa80:	b	43adc4 <ferror@plt+0x39044>
  43aa84:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43aa88:	add	x0, x0, #0xf98
  43aa8c:	bl	401cf0 <printf@plt>
  43aa90:	add	x1, sp, #0x38
  43aa94:	add	x0, sp, #0x3c
  43aa98:	mov	x4, x1
  43aa9c:	mov	x3, x0
  43aaa0:	mov	w2, #0x0                   	// #0
  43aaa4:	ldr	x1, [sp, #16]
  43aaa8:	ldr	x0, [sp, #24]
  43aaac:	bl	449b20 <ferror@plt+0x47da0>
  43aab0:	str	x0, [sp, #104]
  43aab4:	ldr	w0, [sp, #60]
  43aab8:	mov	w0, w0
  43aabc:	ldr	x1, [sp, #24]
  43aac0:	add	x0, x1, x0
  43aac4:	str	x0, [sp, #24]
  43aac8:	ldr	x0, [sp, #104]
  43aacc:	str	w0, [sp, #116]
  43aad0:	ldr	w0, [sp, #116]
  43aad4:	ldr	x1, [sp, #104]
  43aad8:	cmp	x1, x0
  43aadc:	b.eq	43aaec <ferror@plt+0x38d6c>  // b.none
  43aae0:	ldr	w0, [sp, #56]
  43aae4:	orr	w0, w0, #0x2
  43aae8:	str	w0, [sp, #56]
  43aaec:	ldr	w0, [sp, #56]
  43aaf0:	bl	401e9c <ferror@plt+0x11c>
  43aaf4:	ldr	w0, [sp, #116]
  43aaf8:	cmp	w0, #0x2
  43aafc:	b.eq	43ab50 <ferror@plt+0x38dd0>  // b.none
  43ab00:	ldr	w0, [sp, #116]
  43ab04:	cmp	w0, #0x2
  43ab08:	b.hi	43ab64 <ferror@plt+0x38de4>  // b.pmore
  43ab0c:	ldr	w0, [sp, #116]
  43ab10:	cmp	w0, #0x0
  43ab14:	b.eq	43ab28 <ferror@plt+0x38da8>  // b.none
  43ab18:	ldr	w0, [sp, #116]
  43ab1c:	cmp	w0, #0x1
  43ab20:	b.eq	43ab3c <ferror@plt+0x38dbc>  // b.none
  43ab24:	b	43ab64 <ferror@plt+0x38de4>
  43ab28:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43ab2c:	add	x0, x0, #0x6b0
  43ab30:	bl	401d40 <gettext@plt>
  43ab34:	bl	401cf0 <printf@plt>
  43ab38:	b	43ab78 <ferror@plt+0x38df8>
  43ab3c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43ab40:	add	x0, x0, #0xfb0
  43ab44:	bl	401d40 <gettext@plt>
  43ab48:	bl	401cf0 <printf@plt>
  43ab4c:	b	43ab78 <ferror@plt+0x38df8>
  43ab50:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43ab54:	add	x0, x0, #0xfb8
  43ab58:	bl	401d40 <gettext@plt>
  43ab5c:	bl	401cf0 <printf@plt>
  43ab60:	b	43ab78 <ferror@plt+0x38df8>
  43ab64:	ldr	w1, [sp, #116]
  43ab68:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43ab6c:	add	x0, x0, #0x710
  43ab70:	bl	401cf0 <printf@plt>
  43ab74:	nop
  43ab78:	b	43adc4 <ferror@plt+0x39044>
  43ab7c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43ab80:	add	x0, x0, #0xfc0
  43ab84:	bl	401cf0 <printf@plt>
  43ab88:	add	x1, sp, #0x30
  43ab8c:	add	x0, sp, #0x34
  43ab90:	mov	x4, x1
  43ab94:	mov	x3, x0
  43ab98:	mov	w2, #0x0                   	// #0
  43ab9c:	ldr	x1, [sp, #16]
  43aba0:	ldr	x0, [sp, #24]
  43aba4:	bl	449b20 <ferror@plt+0x47da0>
  43aba8:	str	x0, [sp, #120]
  43abac:	ldr	w0, [sp, #52]
  43abb0:	mov	w0, w0
  43abb4:	ldr	x1, [sp, #24]
  43abb8:	add	x0, x1, x0
  43abbc:	str	x0, [sp, #24]
  43abc0:	ldr	x0, [sp, #120]
  43abc4:	str	w0, [sp, #116]
  43abc8:	ldr	w0, [sp, #116]
  43abcc:	ldr	x1, [sp, #120]
  43abd0:	cmp	x1, x0
  43abd4:	b.eq	43abe4 <ferror@plt+0x38e64>  // b.none
  43abd8:	ldr	w0, [sp, #48]
  43abdc:	orr	w0, w0, #0x2
  43abe0:	str	w0, [sp, #48]
  43abe4:	ldr	w0, [sp, #48]
  43abe8:	bl	401e9c <ferror@plt+0x11c>
  43abec:	ldr	w0, [sp, #116]
  43abf0:	cmp	w0, #0x3
  43abf4:	b.eq	43ac74 <ferror@plt+0x38ef4>  // b.none
  43abf8:	ldr	w0, [sp, #116]
  43abfc:	cmp	w0, #0x3
  43ac00:	b.hi	43ac88 <ferror@plt+0x38f08>  // b.pmore
  43ac04:	ldr	w0, [sp, #116]
  43ac08:	cmp	w0, #0x2
  43ac0c:	b.eq	43ac60 <ferror@plt+0x38ee0>  // b.none
  43ac10:	ldr	w0, [sp, #116]
  43ac14:	cmp	w0, #0x2
  43ac18:	b.hi	43ac88 <ferror@plt+0x38f08>  // b.pmore
  43ac1c:	ldr	w0, [sp, #116]
  43ac20:	cmp	w0, #0x0
  43ac24:	b.eq	43ac38 <ferror@plt+0x38eb8>  // b.none
  43ac28:	ldr	w0, [sp, #116]
  43ac2c:	cmp	w0, #0x1
  43ac30:	b.eq	43ac4c <ferror@plt+0x38ecc>  // b.none
  43ac34:	b	43ac88 <ferror@plt+0x38f08>
  43ac38:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43ac3c:	add	x0, x0, #0x6b0
  43ac40:	bl	401d40 <gettext@plt>
  43ac44:	bl	401cf0 <printf@plt>
  43ac48:	b	43ac9c <ferror@plt+0x38f1c>
  43ac4c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43ac50:	add	x0, x0, #0xfb0
  43ac54:	bl	401d40 <gettext@plt>
  43ac58:	bl	401cf0 <printf@plt>
  43ac5c:	b	43ac9c <ferror@plt+0x38f1c>
  43ac60:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43ac64:	add	x0, x0, #0xfb8
  43ac68:	bl	401d40 <gettext@plt>
  43ac6c:	bl	401cf0 <printf@plt>
  43ac70:	b	43ac9c <ferror@plt+0x38f1c>
  43ac74:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43ac78:	add	x0, x0, #0xfd8
  43ac7c:	bl	401d40 <gettext@plt>
  43ac80:	bl	401cf0 <printf@plt>
  43ac84:	b	43ac9c <ferror@plt+0x38f1c>
  43ac88:	ldr	w1, [sp, #116]
  43ac8c:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43ac90:	add	x0, x0, #0x710
  43ac94:	bl	401cf0 <printf@plt>
  43ac98:	nop
  43ac9c:	b	43adc4 <ferror@plt+0x39044>
  43aca0:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  43aca4:	add	x0, x0, #0xff0
  43aca8:	bl	401d40 <gettext@plt>
  43acac:	ldr	w1, [sp, #132]
  43acb0:	bl	401cf0 <printf@plt>
  43acb4:	ldr	w0, [sp, #132]
  43acb8:	and	w0, w0, #0x1
  43acbc:	cmp	w0, #0x0
  43acc0:	b.eq	43ad48 <ferror@plt+0x38fc8>  // b.none
  43acc4:	mov	w0, #0x22                  	// #34
  43acc8:	bl	401d20 <putchar@plt>
  43accc:	ldr	x0, [sp, #16]
  43acd0:	sub	x0, x0, #0x1
  43acd4:	ldr	x1, [sp, #24]
  43acd8:	cmp	x1, x0
  43acdc:	b.cs	43ad20 <ferror@plt+0x38fa0>  // b.hs, b.nlast
  43ace0:	ldr	x1, [sp, #16]
  43ace4:	ldr	x0, [sp, #24]
  43ace8:	sub	x0, x1, x0
  43acec:	sub	x0, x0, #0x1
  43acf0:	str	x0, [sp, #80]
  43acf4:	ldr	x0, [sp, #80]
  43acf8:	ldr	x1, [sp, #24]
  43acfc:	bl	40ebc4 <ferror@plt+0xce44>
  43ad00:	ldr	x1, [sp, #80]
  43ad04:	ldr	x0, [sp, #24]
  43ad08:	bl	401980 <strnlen@plt>
  43ad0c:	add	x0, x0, #0x1
  43ad10:	ldr	x1, [sp, #24]
  43ad14:	add	x0, x1, x0
  43ad18:	str	x0, [sp, #24]
  43ad1c:	b	43ad38 <ferror@plt+0x38fb8>
  43ad20:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  43ad24:	add	x0, x0, #0xf80
  43ad28:	bl	401d40 <gettext@plt>
  43ad2c:	bl	401cf0 <printf@plt>
  43ad30:	ldr	x0, [sp, #16]
  43ad34:	str	x0, [sp, #24]
  43ad38:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43ad3c:	add	x0, x0, #0xb80
  43ad40:	bl	401bb0 <puts@plt>
  43ad44:	b	43adc0 <ferror@plt+0x39040>
  43ad48:	add	x1, sp, #0x28
  43ad4c:	add	x0, sp, #0x2c
  43ad50:	mov	x4, x1
  43ad54:	mov	x3, x0
  43ad58:	mov	w2, #0x0                   	// #0
  43ad5c:	ldr	x1, [sp, #16]
  43ad60:	ldr	x0, [sp, #24]
  43ad64:	bl	449b20 <ferror@plt+0x47da0>
  43ad68:	str	x0, [sp, #88]
  43ad6c:	ldr	w0, [sp, #44]
  43ad70:	mov	w0, w0
  43ad74:	ldr	x1, [sp, #24]
  43ad78:	add	x0, x1, x0
  43ad7c:	str	x0, [sp, #24]
  43ad80:	ldr	x0, [sp, #88]
  43ad84:	str	w0, [sp, #116]
  43ad88:	ldr	w0, [sp, #116]
  43ad8c:	ldr	x1, [sp, #88]
  43ad90:	cmp	x1, x0
  43ad94:	b.eq	43ada4 <ferror@plt+0x39024>  // b.none
  43ad98:	ldr	w0, [sp, #40]
  43ad9c:	orr	w0, w0, #0x2
  43ada0:	str	w0, [sp, #40]
  43ada4:	ldr	w0, [sp, #40]
  43ada8:	bl	401e9c <ferror@plt+0x11c>
  43adac:	ldr	w2, [sp, #116]
  43adb0:	ldr	w1, [sp, #116]
  43adb4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43adb8:	add	x0, x0, #0x8
  43adbc:	bl	401cf0 <printf@plt>
  43adc0:	nop
  43adc4:	ldr	x1, [sp, #24]
  43adc8:	ldr	x0, [sp, #16]
  43adcc:	cmp	x1, x0
  43add0:	b.ls	43adf4 <ferror@plt+0x39074>  // b.plast
  43add4:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  43add8:	add	x3, x0, #0xf20
  43addc:	mov	w2, #0x3de3                	// #15843
  43ade0:	adrp	x0, 496000 <warn@@Base+0x2702c>
  43ade4:	add	x1, x0, #0x210
  43ade8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43adec:	add	x0, x0, #0xb98
  43adf0:	bl	401d00 <__assert_fail@plt>
  43adf4:	ldr	x0, [sp, #24]
  43adf8:	ldp	x29, x30, [sp], #144
  43adfc:	ret
  43ae00:	stp	x29, x30, [sp, #-80]!
  43ae04:	mov	x29, sp
  43ae08:	str	x0, [sp, #40]
  43ae0c:	str	w1, [sp, #36]
  43ae10:	str	x2, [sp, #24]
  43ae14:	ldr	w0, [sp, #36]
  43ae18:	cmp	w0, #0x4
  43ae1c:	b.ne	43aee8 <ferror@plt+0x39168>  // b.any
  43ae20:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ae24:	add	x0, x0, #0x18
  43ae28:	bl	401cf0 <printf@plt>
  43ae2c:	add	x1, sp, #0x3c
  43ae30:	add	x0, sp, #0x40
  43ae34:	mov	x4, x1
  43ae38:	mov	x3, x0
  43ae3c:	mov	w2, #0x0                   	// #0
  43ae40:	ldr	x1, [sp, #24]
  43ae44:	ldr	x0, [sp, #40]
  43ae48:	bl	449b20 <ferror@plt+0x47da0>
  43ae4c:	str	x0, [sp, #72]
  43ae50:	ldr	w0, [sp, #64]
  43ae54:	mov	w0, w0
  43ae58:	ldr	x1, [sp, #40]
  43ae5c:	add	x0, x1, x0
  43ae60:	str	x0, [sp, #40]
  43ae64:	ldr	x0, [sp, #72]
  43ae68:	str	w0, [sp, #68]
  43ae6c:	ldr	w0, [sp, #68]
  43ae70:	ldr	x1, [sp, #72]
  43ae74:	cmp	x1, x0
  43ae78:	b.eq	43ae88 <ferror@plt+0x39108>  // b.none
  43ae7c:	ldr	w0, [sp, #60]
  43ae80:	orr	w0, w0, #0x2
  43ae84:	str	w0, [sp, #60]
  43ae88:	ldr	w0, [sp, #60]
  43ae8c:	bl	401e9c <ferror@plt+0x11c>
  43ae90:	ldr	w0, [sp, #68]
  43ae94:	cmp	w0, #0x1
  43ae98:	b.eq	43aebc <ferror@plt+0x3913c>  // b.none
  43ae9c:	ldr	w0, [sp, #68]
  43aea0:	cmp	w0, #0x2
  43aea4:	b.ne	43aed0 <ferror@plt+0x39150>  // b.any
  43aea8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43aeac:	add	x0, x0, #0x38
  43aeb0:	bl	401d40 <gettext@plt>
  43aeb4:	bl	401cf0 <printf@plt>
  43aeb8:	b	43aee0 <ferror@plt+0x39160>
  43aebc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43aec0:	add	x0, x0, #0x48
  43aec4:	bl	401d40 <gettext@plt>
  43aec8:	bl	401cf0 <printf@plt>
  43aecc:	b	43aee0 <ferror@plt+0x39160>
  43aed0:	ldr	w1, [sp, #68]
  43aed4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43aed8:	add	x0, x0, #0x60
  43aedc:	bl	401cf0 <printf@plt>
  43aee0:	ldr	x0, [sp, #40]
  43aee4:	b	43aefc <ferror@plt+0x3917c>
  43aee8:	ldr	w0, [sp, #36]
  43aeec:	and	w0, w0, #0x1
  43aef0:	ldr	x2, [sp, #24]
  43aef4:	ldr	x1, [sp, #40]
  43aef8:	bl	437184 <ferror@plt+0x35404>
  43aefc:	ldp	x29, x30, [sp], #80
  43af00:	ret
  43af04:	stp	x29, x30, [sp, #-128]!
  43af08:	mov	x29, sp
  43af0c:	str	x0, [sp, #24]
  43af10:	str	x1, [sp, #16]
  43af14:	str	xzr, [sp, #120]
  43af18:	add	x1, sp, #0x38
  43af1c:	add	x0, sp, #0x3c
  43af20:	mov	x4, x1
  43af24:	mov	x3, x0
  43af28:	mov	w2, #0x0                   	// #0
  43af2c:	ldr	x1, [sp, #16]
  43af30:	ldr	x0, [sp, #24]
  43af34:	bl	449b20 <ferror@plt+0x47da0>
  43af38:	str	x0, [sp, #104]
  43af3c:	ldr	w0, [sp, #60]
  43af40:	mov	w0, w0
  43af44:	ldr	x1, [sp, #24]
  43af48:	add	x0, x1, x0
  43af4c:	str	x0, [sp, #24]
  43af50:	ldr	x0, [sp, #104]
  43af54:	str	w0, [sp, #100]
  43af58:	ldr	w0, [sp, #100]
  43af5c:	ldr	x1, [sp, #104]
  43af60:	cmp	x1, x0
  43af64:	b.eq	43af74 <ferror@plt+0x391f4>  // b.none
  43af68:	ldr	w0, [sp, #56]
  43af6c:	orr	w0, w0, #0x2
  43af70:	str	w0, [sp, #56]
  43af74:	ldr	w0, [sp, #56]
  43af78:	bl	401e9c <ferror@plt+0x11c>
  43af7c:	str	wzr, [sp, #116]
  43af80:	b	43afd0 <ferror@plt+0x39250>
  43af84:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  43af88:	add	x1, x0, #0x188
  43af8c:	ldr	w0, [sp, #116]
  43af90:	lsl	x0, x0, #4
  43af94:	add	x0, x1, x0
  43af98:	ldr	w0, [x0, #8]
  43af9c:	ldr	w1, [sp, #100]
  43afa0:	cmp	w1, w0
  43afa4:	b.ne	43afc4 <ferror@plt+0x39244>  // b.any
  43afa8:	ldr	w0, [sp, #116]
  43afac:	lsl	x1, x0, #4
  43afb0:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  43afb4:	add	x0, x0, #0x188
  43afb8:	add	x0, x1, x0
  43afbc:	str	x0, [sp, #120]
  43afc0:	b	43afdc <ferror@plt+0x3925c>
  43afc4:	ldr	w0, [sp, #116]
  43afc8:	add	w0, w0, #0x1
  43afcc:	str	w0, [sp, #116]
  43afd0:	ldr	w0, [sp, #116]
  43afd4:	cmp	w0, #0x5
  43afd8:	b.ls	43af84 <ferror@plt+0x39204>  // b.plast
  43afdc:	ldr	x0, [sp, #120]
  43afe0:	cmp	x0, #0x0
  43afe4:	b.eq	43b010 <ferror@plt+0x39290>  // b.none
  43afe8:	ldr	x0, [sp, #120]
  43afec:	ldr	x0, [x0]
  43aff0:	mov	x1, x0
  43aff4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43aff8:	add	x0, x0, #0x110
  43affc:	bl	401cf0 <printf@plt>
  43b000:	ldr	w0, [sp, #100]
  43b004:	cmp	w0, #0xc
  43b008:	b.eq	43b094 <ferror@plt+0x39314>  // b.none
  43b00c:	b	43b024 <ferror@plt+0x392a4>
  43b010:	ldr	w0, [sp, #100]
  43b014:	ldr	x2, [sp, #16]
  43b018:	ldr	x1, [sp, #24]
  43b01c:	bl	437184 <ferror@plt+0x35404>
  43b020:	b	43b268 <ferror@plt+0x394e8>
  43b024:	ldr	w0, [sp, #100]
  43b028:	cmp	w0, #0xc
  43b02c:	b.hi	43b250 <ferror@plt+0x394d0>  // b.pmore
  43b030:	ldr	w0, [sp, #100]
  43b034:	cmp	w0, #0xa
  43b038:	b.eq	43b094 <ferror@plt+0x39314>  // b.none
  43b03c:	ldr	w0, [sp, #100]
  43b040:	cmp	w0, #0xa
  43b044:	b.hi	43b250 <ferror@plt+0x394d0>  // b.pmore
  43b048:	ldr	w0, [sp, #100]
  43b04c:	cmp	w0, #0x8
  43b050:	b.eq	43b094 <ferror@plt+0x39314>  // b.none
  43b054:	ldr	w0, [sp, #100]
  43b058:	cmp	w0, #0x8
  43b05c:	b.hi	43b250 <ferror@plt+0x394d0>  // b.pmore
  43b060:	ldr	w0, [sp, #100]
  43b064:	cmp	w0, #0x6
  43b068:	b.eq	43b110 <ferror@plt+0x39390>  // b.none
  43b06c:	ldr	w0, [sp, #100]
  43b070:	cmp	w0, #0x6
  43b074:	b.hi	43b250 <ferror@plt+0x394d0>  // b.pmore
  43b078:	ldr	w0, [sp, #100]
  43b07c:	cmp	w0, #0x4
  43b080:	b.eq	43b1bc <ferror@plt+0x3943c>  // b.none
  43b084:	ldr	w0, [sp, #100]
  43b088:	cmp	w0, #0x5
  43b08c:	b.eq	43b238 <ferror@plt+0x394b8>  // b.none
  43b090:	b	43b250 <ferror@plt+0x394d0>
  43b094:	add	x1, sp, #0x30
  43b098:	add	x0, sp, #0x34
  43b09c:	mov	x4, x1
  43b0a0:	mov	x3, x0
  43b0a4:	mov	w2, #0x0                   	// #0
  43b0a8:	ldr	x1, [sp, #16]
  43b0ac:	ldr	x0, [sp, #24]
  43b0b0:	bl	449b20 <ferror@plt+0x47da0>
  43b0b4:	str	x0, [sp, #88]
  43b0b8:	ldr	w0, [sp, #52]
  43b0bc:	mov	w0, w0
  43b0c0:	ldr	x1, [sp, #24]
  43b0c4:	add	x0, x1, x0
  43b0c8:	str	x0, [sp, #24]
  43b0cc:	ldr	x0, [sp, #88]
  43b0d0:	str	w0, [sp, #84]
  43b0d4:	ldr	w0, [sp, #84]
  43b0d8:	ldr	x1, [sp, #88]
  43b0dc:	cmp	x1, x0
  43b0e0:	b.eq	43b0f0 <ferror@plt+0x39370>  // b.none
  43b0e4:	ldr	w0, [sp, #48]
  43b0e8:	orr	w0, w0, #0x2
  43b0ec:	str	w0, [sp, #48]
  43b0f0:	ldr	w0, [sp, #48]
  43b0f4:	bl	401e9c <ferror@plt+0x11c>
  43b0f8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b0fc:	add	x0, x0, #0x118
  43b100:	bl	401d40 <gettext@plt>
  43b104:	ldr	w1, [sp, #84]
  43b108:	bl	401cf0 <printf@plt>
  43b10c:	b	43b264 <ferror@plt+0x394e4>
  43b110:	add	x1, sp, #0x28
  43b114:	add	x0, sp, #0x2c
  43b118:	mov	x4, x1
  43b11c:	mov	x3, x0
  43b120:	mov	w2, #0x0                   	// #0
  43b124:	ldr	x1, [sp, #16]
  43b128:	ldr	x0, [sp, #24]
  43b12c:	bl	449b20 <ferror@plt+0x47da0>
  43b130:	str	x0, [sp, #72]
  43b134:	ldr	w0, [sp, #44]
  43b138:	mov	w0, w0
  43b13c:	ldr	x1, [sp, #24]
  43b140:	add	x0, x1, x0
  43b144:	str	x0, [sp, #24]
  43b148:	ldr	x0, [sp, #72]
  43b14c:	str	w0, [sp, #84]
  43b150:	ldr	w0, [sp, #84]
  43b154:	ldr	x1, [sp, #72]
  43b158:	cmp	x1, x0
  43b15c:	b.eq	43b16c <ferror@plt+0x393ec>  // b.none
  43b160:	ldr	w0, [sp, #40]
  43b164:	orr	w0, w0, #0x2
  43b168:	str	w0, [sp, #40]
  43b16c:	ldr	w0, [sp, #40]
  43b170:	bl	401e9c <ferror@plt+0x11c>
  43b174:	ldr	w0, [sp, #84]
  43b178:	cmp	w0, #0x0
  43b17c:	b.eq	43b190 <ferror@plt+0x39410>  // b.none
  43b180:	ldr	w0, [sp, #84]
  43b184:	cmp	w0, #0x1
  43b188:	b.eq	43b1a4 <ferror@plt+0x39424>  // b.none
  43b18c:	b	43b264 <ferror@plt+0x394e4>
  43b190:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b194:	add	x0, x0, #0x120
  43b198:	bl	401d40 <gettext@plt>
  43b19c:	bl	401cf0 <printf@plt>
  43b1a0:	b	43b1b8 <ferror@plt+0x39438>
  43b1a4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b1a8:	add	x0, x0, #0x138
  43b1ac:	bl	401d40 <gettext@plt>
  43b1b0:	bl	401cf0 <printf@plt>
  43b1b4:	nop
  43b1b8:	b	43b264 <ferror@plt+0x394e4>
  43b1bc:	add	x1, sp, #0x20
  43b1c0:	add	x0, sp, #0x24
  43b1c4:	mov	x4, x1
  43b1c8:	mov	x3, x0
  43b1cc:	mov	w2, #0x0                   	// #0
  43b1d0:	ldr	x1, [sp, #16]
  43b1d4:	ldr	x0, [sp, #24]
  43b1d8:	bl	449b20 <ferror@plt+0x47da0>
  43b1dc:	str	x0, [sp, #64]
  43b1e0:	ldr	w0, [sp, #36]
  43b1e4:	mov	w0, w0
  43b1e8:	ldr	x1, [sp, #24]
  43b1ec:	add	x0, x1, x0
  43b1f0:	str	x0, [sp, #24]
  43b1f4:	ldr	x0, [sp, #64]
  43b1f8:	str	w0, [sp, #84]
  43b1fc:	ldr	w0, [sp, #84]
  43b200:	ldr	x1, [sp, #64]
  43b204:	cmp	x1, x0
  43b208:	b.eq	43b218 <ferror@plt+0x39498>  // b.none
  43b20c:	ldr	w0, [sp, #32]
  43b210:	orr	w0, w0, #0x2
  43b214:	str	w0, [sp, #32]
  43b218:	ldr	w0, [sp, #32]
  43b21c:	bl	401e9c <ferror@plt+0x11c>
  43b220:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b224:	add	x0, x0, #0x150
  43b228:	bl	401d40 <gettext@plt>
  43b22c:	ldr	w1, [sp, #84]
  43b230:	bl	401cf0 <printf@plt>
  43b234:	b	43b264 <ferror@plt+0x394e4>
  43b238:	ldr	x2, [sp, #16]
  43b23c:	ldr	x1, [sp, #24]
  43b240:	mov	w0, #0xffffffff            	// #-1
  43b244:	bl	437184 <ferror@plt+0x35404>
  43b248:	str	x0, [sp, #24]
  43b24c:	b	43b264 <ferror@plt+0x394e4>
  43b250:	ldr	w0, [sp, #100]
  43b254:	ldr	x2, [sp, #16]
  43b258:	ldr	x1, [sp, #24]
  43b25c:	bl	437184 <ferror@plt+0x35404>
  43b260:	b	43b268 <ferror@plt+0x394e8>
  43b264:	ldr	x0, [sp, #24]
  43b268:	ldp	x29, x30, [sp], #128
  43b26c:	ret
  43b270:	stp	x29, x30, [sp, #-192]!
  43b274:	mov	x29, sp
  43b278:	stp	x19, x20, [sp, #16]
  43b27c:	str	x0, [sp, #72]
  43b280:	str	x1, [sp, #64]
  43b284:	str	w2, [sp, #60]
  43b288:	str	x3, [sp, #48]
  43b28c:	str	x4, [sp, #40]
  43b290:	mov	w0, #0x1                   	// #1
  43b294:	str	w0, [sp, #176]
  43b298:	str	wzr, [sp, #180]
  43b29c:	ldr	x0, [sp, #72]
  43b2a0:	ldr	x0, [x0, #112]
  43b2a4:	str	x0, [sp, #184]
  43b2a8:	b	43b91c <ferror@plt+0x39b9c>
  43b2ac:	ldr	x0, [sp, #184]
  43b2b0:	ldr	w0, [x0, #4]
  43b2b4:	ldr	w1, [sp, #60]
  43b2b8:	cmp	w1, w0
  43b2bc:	b.eq	43b2d8 <ferror@plt+0x39558>  // b.none
  43b2c0:	ldr	x0, [sp, #184]
  43b2c4:	ldr	w1, [x0, #4]
  43b2c8:	mov	w0, #0xfff5                	// #65525
  43b2cc:	movk	w0, #0x6fff, lsl #16
  43b2d0:	cmp	w1, w0
  43b2d4:	b.ne	43b900 <ferror@plt+0x39b80>  // b.any
  43b2d8:	ldr	x0, [sp, #184]
  43b2dc:	ldr	x0, [x0, #24]
  43b2e0:	mov	x20, x0
  43b2e4:	ldr	x0, [sp, #184]
  43b2e8:	ldr	x19, [x0, #32]
  43b2ec:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b2f0:	add	x0, x0, #0x160
  43b2f4:	bl	401d40 <gettext@plt>
  43b2f8:	mov	x5, x0
  43b2fc:	mov	x4, x19
  43b300:	mov	x3, #0x1                   	// #1
  43b304:	mov	x2, x20
  43b308:	ldr	x1, [sp, #72]
  43b30c:	mov	x0, #0x0                   	// #0
  43b310:	bl	40e704 <ferror@plt+0xc984>
  43b314:	str	x0, [sp, #128]
  43b318:	ldr	x0, [sp, #128]
  43b31c:	cmp	x0, #0x0
  43b320:	b.ne	43b32c <ferror@plt+0x395ac>  // b.any
  43b324:	str	wzr, [sp, #176]
  43b328:	b	43b904 <ferror@plt+0x39b84>
  43b32c:	ldr	x0, [sp, #128]
  43b330:	str	x0, [sp, #168]
  43b334:	ldr	x0, [sp, #168]
  43b338:	ldrb	w0, [x0]
  43b33c:	cmp	w0, #0x41
  43b340:	b.eq	43b37c <ferror@plt+0x395fc>  // b.none
  43b344:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b348:	add	x0, x0, #0x170
  43b34c:	bl	401d40 <gettext@plt>
  43b350:	mov	x3, x0
  43b354:	ldr	x0, [sp, #168]
  43b358:	ldrb	w0, [x0]
  43b35c:	mov	w1, w0
  43b360:	ldr	x0, [sp, #168]
  43b364:	ldrb	w0, [x0]
  43b368:	mov	w2, w0
  43b36c:	mov	x0, x3
  43b370:	bl	401cf0 <printf@plt>
  43b374:	str	wzr, [sp, #176]
  43b378:	b	43b8f4 <ferror@plt+0x39b74>
  43b37c:	ldr	x0, [sp, #184]
  43b380:	ldr	x0, [x0, #32]
  43b384:	sub	x0, x0, #0x1
  43b388:	str	x0, [sp, #160]
  43b38c:	ldr	x0, [sp, #168]
  43b390:	add	x0, x0, #0x1
  43b394:	str	x0, [sp, #168]
  43b398:	b	43b8e8 <ferror@plt+0x39b68>
  43b39c:	ldr	x0, [sp, #160]
  43b3a0:	cmp	x0, #0x4
  43b3a4:	b.hi	43b3c0 <ferror@plt+0x39640>  // b.pmore
  43b3a8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b3ac:	add	x0, x0, #0x1a8
  43b3b0:	bl	401d40 <gettext@plt>
  43b3b4:	bl	46eed4 <error@@Base>
  43b3b8:	str	wzr, [sp, #176]
  43b3bc:	b	43b8f4 <ferror@plt+0x39b74>
  43b3c0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43b3c4:	add	x0, x0, #0x580
  43b3c8:	ldr	x2, [x0]
  43b3cc:	mov	w1, #0x4                   	// #4
  43b3d0:	ldr	x0, [sp, #168]
  43b3d4:	blr	x2
  43b3d8:	str	x0, [sp, #152]
  43b3dc:	ldr	x0, [sp, #168]
  43b3e0:	add	x0, x0, #0x4
  43b3e4:	str	x0, [sp, #168]
  43b3e8:	ldr	x1, [sp, #152]
  43b3ec:	ldr	x0, [sp, #160]
  43b3f0:	cmp	x1, x0
  43b3f4:	b.ls	43b42c <ferror@plt+0x396ac>  // b.plast
  43b3f8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b3fc:	add	x0, x0, #0x1c8
  43b400:	bl	401d40 <gettext@plt>
  43b404:	ldr	x1, [sp, #152]
  43b408:	mov	w3, w1
  43b40c:	ldr	x1, [sp, #160]
  43b410:	mov	w2, w1
  43b414:	mov	w1, w3
  43b418:	bl	46eed4 <error@@Base>
  43b41c:	ldr	x0, [sp, #160]
  43b420:	str	x0, [sp, #152]
  43b424:	str	wzr, [sp, #176]
  43b428:	b	43b454 <ferror@plt+0x396d4>
  43b42c:	ldr	x0, [sp, #152]
  43b430:	cmp	x0, #0x4
  43b434:	b.hi	43b454 <ferror@plt+0x396d4>  // b.pmore
  43b438:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b43c:	add	x0, x0, #0x1e8
  43b440:	bl	401d40 <gettext@plt>
  43b444:	ldr	x1, [sp, #152]
  43b448:	bl	46eed4 <error@@Base>
  43b44c:	str	wzr, [sp, #176]
  43b450:	b	43b8f4 <ferror@plt+0x39b74>
  43b454:	ldr	x1, [sp, #160]
  43b458:	ldr	x0, [sp, #152]
  43b45c:	sub	x0, x1, x0
  43b460:	str	x0, [sp, #160]
  43b464:	ldr	x0, [sp, #152]
  43b468:	sub	x0, x0, #0x4
  43b46c:	str	x0, [sp, #152]
  43b470:	ldr	x1, [sp, #152]
  43b474:	ldr	x0, [sp, #168]
  43b478:	bl	401980 <strnlen@plt>
  43b47c:	add	w0, w0, #0x1
  43b480:	str	w0, [sp, #124]
  43b484:	ldr	w0, [sp, #124]
  43b488:	cmp	w0, #0x0
  43b48c:	b.eq	43b4a0 <ferror@plt+0x39720>  // b.none
  43b490:	ldr	w0, [sp, #124]
  43b494:	ldr	x1, [sp, #152]
  43b498:	cmp	x1, x0
  43b49c:	b.hi	43b4b8 <ferror@plt+0x39738>  // b.pmore
  43b4a0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b4a4:	add	x0, x0, #0x210
  43b4a8:	bl	401d40 <gettext@plt>
  43b4ac:	bl	46eed4 <error@@Base>
  43b4b0:	str	wzr, [sp, #176]
  43b4b4:	b	43b8f4 <ferror@plt+0x39b74>
  43b4b8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b4bc:	add	x0, x0, #0x230
  43b4c0:	bl	401d40 <gettext@plt>
  43b4c4:	bl	401cf0 <printf@plt>
  43b4c8:	ldr	x1, [sp, #168]
  43b4cc:	mov	w0, #0x7fffffff            	// #2147483647
  43b4d0:	bl	40ebc4 <ferror@plt+0xce44>
  43b4d4:	mov	w0, #0xa                   	// #10
  43b4d8:	bl	401d20 <putchar@plt>
  43b4dc:	ldr	x0, [sp, #64]
  43b4e0:	cmp	x0, #0x0
  43b4e4:	b.eq	43b508 <ferror@plt+0x39788>  // b.none
  43b4e8:	ldr	x1, [sp, #64]
  43b4ec:	ldr	x0, [sp, #168]
  43b4f0:	bl	401bf0 <strcmp@plt>
  43b4f4:	cmp	w0, #0x0
  43b4f8:	b.ne	43b508 <ferror@plt+0x39788>  // b.any
  43b4fc:	mov	w0, #0x1                   	// #1
  43b500:	str	w0, [sp, #148]
  43b504:	b	43b50c <ferror@plt+0x3978c>
  43b508:	str	wzr, [sp, #148]
  43b50c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b510:	add	x1, x0, #0x248
  43b514:	ldr	x0, [sp, #168]
  43b518:	bl	401bf0 <strcmp@plt>
  43b51c:	cmp	w0, #0x0
  43b520:	b.ne	43b530 <ferror@plt+0x397b0>  // b.any
  43b524:	mov	w0, #0x1                   	// #1
  43b528:	str	w0, [sp, #144]
  43b52c:	b	43b534 <ferror@plt+0x397b4>
  43b530:	str	wzr, [sp, #144]
  43b534:	ldr	w0, [sp, #124]
  43b538:	ldr	x1, [sp, #168]
  43b53c:	add	x0, x1, x0
  43b540:	str	x0, [sp, #168]
  43b544:	ldr	w0, [sp, #124]
  43b548:	ldr	x1, [sp, #152]
  43b54c:	sub	x0, x1, x0
  43b550:	str	x0, [sp, #152]
  43b554:	b	43b8c0 <ferror@plt+0x39b40>
  43b558:	ldr	x0, [sp, #152]
  43b55c:	cmp	x0, #0x5
  43b560:	b.hi	43b580 <ferror@plt+0x39800>  // b.pmore
  43b564:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b568:	add	x0, x0, #0x250
  43b56c:	bl	401d40 <gettext@plt>
  43b570:	bl	46eed4 <error@@Base>
  43b574:	str	wzr, [sp, #176]
  43b578:	str	xzr, [sp, #160]
  43b57c:	b	43b8e8 <ferror@plt+0x39b68>
  43b580:	ldr	x0, [sp, #168]
  43b584:	add	x1, x0, #0x1
  43b588:	str	x1, [sp, #168]
  43b58c:	ldrb	w0, [x0]
  43b590:	str	w0, [sp, #120]
  43b594:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43b598:	add	x0, x0, #0x580
  43b59c:	ldr	x2, [x0]
  43b5a0:	mov	w1, #0x4                   	// #4
  43b5a4:	ldr	x0, [sp, #168]
  43b5a8:	blr	x2
  43b5ac:	str	x0, [sp, #136]
  43b5b0:	ldr	x1, [sp, #136]
  43b5b4:	ldr	x0, [sp, #152]
  43b5b8:	cmp	x1, x0
  43b5bc:	b.ls	43b5f0 <ferror@plt+0x39870>  // b.plast
  43b5c0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b5c4:	add	x0, x0, #0x270
  43b5c8:	bl	401d40 <gettext@plt>
  43b5cc:	ldr	x1, [sp, #136]
  43b5d0:	mov	w3, w1
  43b5d4:	ldr	x1, [sp, #152]
  43b5d8:	mov	w2, w1
  43b5dc:	mov	w1, w3
  43b5e0:	bl	46eed4 <error@@Base>
  43b5e4:	str	wzr, [sp, #176]
  43b5e8:	ldr	x0, [sp, #152]
  43b5ec:	str	x0, [sp, #136]
  43b5f0:	ldr	x0, [sp, #136]
  43b5f4:	cmp	x0, #0x5
  43b5f8:	b.hi	43b61c <ferror@plt+0x3989c>  // b.pmore
  43b5fc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b600:	add	x0, x0, #0x298
  43b604:	bl	401d40 <gettext@plt>
  43b608:	ldr	x1, [sp, #136]
  43b60c:	bl	46eed4 <error@@Base>
  43b610:	str	wzr, [sp, #176]
  43b614:	str	xzr, [sp, #160]
  43b618:	b	43b8e8 <ferror@plt+0x39b68>
  43b61c:	ldr	x1, [sp, #152]
  43b620:	ldr	x0, [sp, #136]
  43b624:	sub	x0, x1, x0
  43b628:	str	x0, [sp, #152]
  43b62c:	ldr	x0, [sp, #136]
  43b630:	sub	x0, x0, #0x1
  43b634:	ldr	x1, [sp, #168]
  43b638:	add	x0, x1, x0
  43b63c:	str	x0, [sp, #112]
  43b640:	ldr	x0, [sp, #184]
  43b644:	ldr	x0, [x0, #32]
  43b648:	ldr	x1, [sp, #128]
  43b64c:	add	x0, x1, x0
  43b650:	ldr	x1, [sp, #112]
  43b654:	cmp	x1, x0
  43b658:	b.ls	43b67c <ferror@plt+0x398fc>  // b.plast
  43b65c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  43b660:	add	x3, x0, #0xf40
  43b664:	mov	w2, #0x3edd                	// #16093
  43b668:	adrp	x0, 496000 <warn@@Base+0x2702c>
  43b66c:	add	x1, x0, #0x210
  43b670:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b674:	add	x0, x0, #0x2b8
  43b678:	bl	401d00 <__assert_fail@plt>
  43b67c:	ldr	x0, [sp, #168]
  43b680:	add	x0, x0, #0x4
  43b684:	str	x0, [sp, #168]
  43b688:	ldr	w0, [sp, #120]
  43b68c:	cmp	w0, #0x3
  43b690:	b.eq	43b6e4 <ferror@plt+0x39964>  // b.none
  43b694:	ldr	w0, [sp, #120]
  43b698:	cmp	w0, #0x3
  43b69c:	b.gt	43b788 <ferror@plt+0x39a08>
  43b6a0:	ldr	w0, [sp, #120]
  43b6a4:	cmp	w0, #0x1
  43b6a8:	b.eq	43b6bc <ferror@plt+0x3993c>  // b.none
  43b6ac:	ldr	w0, [sp, #120]
  43b6b0:	cmp	w0, #0x2
  43b6b4:	b.eq	43b6d0 <ferror@plt+0x39950>  // b.none
  43b6b8:	b	43b788 <ferror@plt+0x39a08>
  43b6bc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b6c0:	add	x0, x0, #0x2d8
  43b6c4:	bl	401d40 <gettext@plt>
  43b6c8:	bl	401cf0 <printf@plt>
  43b6cc:	b	43b7a4 <ferror@plt+0x39a24>
  43b6d0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b6d4:	add	x0, x0, #0x2f0
  43b6d8:	bl	401d40 <gettext@plt>
  43b6dc:	bl	401cf0 <printf@plt>
  43b6e0:	b	43b6f4 <ferror@plt+0x39974>
  43b6e4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b6e8:	add	x0, x0, #0x308
  43b6ec:	bl	401d40 <gettext@plt>
  43b6f0:	bl	401cf0 <printf@plt>
  43b6f4:	add	x1, sp, #0x5c
  43b6f8:	add	x0, sp, #0x60
  43b6fc:	mov	x4, x1
  43b700:	mov	x3, x0
  43b704:	mov	w2, #0x0                   	// #0
  43b708:	ldr	x1, [sp, #112]
  43b70c:	ldr	x0, [sp, #168]
  43b710:	bl	449b20 <ferror@plt+0x47da0>
  43b714:	str	x0, [sp, #104]
  43b718:	ldr	w0, [sp, #96]
  43b71c:	mov	w0, w0
  43b720:	ldr	x1, [sp, #168]
  43b724:	add	x0, x1, x0
  43b728:	str	x0, [sp, #168]
  43b72c:	ldr	x0, [sp, #104]
  43b730:	str	w0, [sp, #100]
  43b734:	ldr	w0, [sp, #100]
  43b738:	ldr	x1, [sp, #104]
  43b73c:	cmp	x1, x0
  43b740:	b.eq	43b750 <ferror@plt+0x399d0>  // b.none
  43b744:	ldr	w0, [sp, #92]
  43b748:	orr	w0, w0, #0x2
  43b74c:	str	w0, [sp, #92]
  43b750:	ldr	w0, [sp, #92]
  43b754:	bl	401e9c <ferror@plt+0x11c>
  43b758:	ldr	w0, [sp, #100]
  43b75c:	cmp	w0, #0x0
  43b760:	b.eq	43b778 <ferror@plt+0x399f8>  // b.none
  43b764:	ldr	w1, [sp, #100]
  43b768:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b76c:	add	x0, x0, #0x320
  43b770:	bl	401cf0 <printf@plt>
  43b774:	b	43b6f4 <ferror@plt+0x39974>
  43b778:	nop
  43b77c:	mov	w0, #0xa                   	// #10
  43b780:	bl	401d20 <putchar@plt>
  43b784:	b	43b7a4 <ferror@plt+0x39a24>
  43b788:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b78c:	add	x0, x0, #0x328
  43b790:	bl	401d40 <gettext@plt>
  43b794:	ldr	w1, [sp, #120]
  43b798:	bl	401cf0 <printf@plt>
  43b79c:	str	wzr, [sp, #148]
  43b7a0:	nop
  43b7a4:	ldr	w0, [sp, #148]
  43b7a8:	cmp	w0, #0x0
  43b7ac:	b.eq	43b814 <ferror@plt+0x39a94>  // b.none
  43b7b0:	ldr	x0, [sp, #48]
  43b7b4:	cmp	x0, #0x0
  43b7b8:	b.eq	43b814 <ferror@plt+0x39a94>  // b.none
  43b7bc:	b	43b7d4 <ferror@plt+0x39a54>
  43b7c0:	ldr	x2, [sp, #48]
  43b7c4:	ldr	x1, [sp, #112]
  43b7c8:	ldr	x0, [sp, #168]
  43b7cc:	blr	x2
  43b7d0:	str	x0, [sp, #168]
  43b7d4:	ldr	x1, [sp, #168]
  43b7d8:	ldr	x0, [sp, #112]
  43b7dc:	cmp	x1, x0
  43b7e0:	b.cc	43b7c0 <ferror@plt+0x39a40>  // b.lo, b.ul, b.last
  43b7e4:	ldr	x1, [sp, #168]
  43b7e8:	ldr	x0, [sp, #112]
  43b7ec:	cmp	x1, x0
  43b7f0:	b.eq	43b8c0 <ferror@plt+0x39b40>  // b.none
  43b7f4:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  43b7f8:	add	x3, x0, #0xf40
  43b7fc:	mov	w2, #0x3eff                	// #16127
  43b800:	adrp	x0, 496000 <warn@@Base+0x2702c>
  43b804:	add	x1, x0, #0x210
  43b808:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b80c:	add	x0, x0, #0x340
  43b810:	bl	401d00 <__assert_fail@plt>
  43b814:	ldr	w0, [sp, #144]
  43b818:	cmp	w0, #0x0
  43b81c:	b.eq	43b884 <ferror@plt+0x39b04>  // b.none
  43b820:	ldr	x0, [sp, #40]
  43b824:	cmp	x0, #0x0
  43b828:	b.eq	43b884 <ferror@plt+0x39b04>  // b.none
  43b82c:	b	43b844 <ferror@plt+0x39ac4>
  43b830:	ldr	x2, [sp, #112]
  43b834:	ldr	x1, [sp, #40]
  43b838:	ldr	x0, [sp, #168]
  43b83c:	bl	438738 <ferror@plt+0x369b8>
  43b840:	str	x0, [sp, #168]
  43b844:	ldr	x1, [sp, #168]
  43b848:	ldr	x0, [sp, #112]
  43b84c:	cmp	x1, x0
  43b850:	b.cc	43b830 <ferror@plt+0x39ab0>  // b.lo, b.ul, b.last
  43b854:	ldr	x1, [sp, #168]
  43b858:	ldr	x0, [sp, #112]
  43b85c:	cmp	x1, x0
  43b860:	b.eq	43b8c0 <ferror@plt+0x39b40>  // b.none
  43b864:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  43b868:	add	x3, x0, #0xf40
  43b86c:	mov	w2, #0x3f07                	// #16135
  43b870:	adrp	x0, 496000 <warn@@Base+0x2702c>
  43b874:	add	x1, x0, #0x210
  43b878:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b87c:	add	x0, x0, #0x340
  43b880:	bl	401d00 <__assert_fail@plt>
  43b884:	ldr	x1, [sp, #168]
  43b888:	ldr	x0, [sp, #112]
  43b88c:	cmp	x1, x0
  43b890:	b.cs	43b8bc <ferror@plt+0x39b3c>  // b.hs, b.nlast
  43b894:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b898:	add	x0, x0, #0x350
  43b89c:	bl	401d40 <gettext@plt>
  43b8a0:	bl	401cf0 <printf@plt>
  43b8a4:	ldr	x1, [sp, #112]
  43b8a8:	ldr	x0, [sp, #168]
  43b8ac:	bl	43a734 <ferror@plt+0x389b4>
  43b8b0:	ldr	x0, [sp, #112]
  43b8b4:	str	x0, [sp, #168]
  43b8b8:	b	43b8c0 <ferror@plt+0x39b40>
  43b8bc:	str	xzr, [sp, #152]
  43b8c0:	ldr	x0, [sp, #152]
  43b8c4:	cmp	x0, #0x0
  43b8c8:	b.eq	43b8e8 <ferror@plt+0x39b68>  // b.none
  43b8cc:	ldr	x0, [sp, #184]
  43b8d0:	ldr	x0, [x0, #32]
  43b8d4:	ldr	x1, [sp, #128]
  43b8d8:	add	x0, x1, x0
  43b8dc:	ldr	x1, [sp, #168]
  43b8e0:	cmp	x1, x0
  43b8e4:	b.cc	43b558 <ferror@plt+0x397d8>  // b.lo, b.ul, b.last
  43b8e8:	ldr	x0, [sp, #160]
  43b8ec:	cmp	x0, #0x0
  43b8f0:	b.ne	43b39c <ferror@plt+0x3961c>  // b.any
  43b8f4:	ldr	x0, [sp, #128]
  43b8f8:	bl	401c10 <free@plt>
  43b8fc:	b	43b904 <ferror@plt+0x39b84>
  43b900:	nop
  43b904:	ldr	w0, [sp, #180]
  43b908:	add	w0, w0, #0x1
  43b90c:	str	w0, [sp, #180]
  43b910:	ldr	x0, [sp, #184]
  43b914:	add	x0, x0, #0x50
  43b918:	str	x0, [sp, #184]
  43b91c:	ldr	x0, [sp, #72]
  43b920:	ldr	w0, [x0, #100]
  43b924:	ldr	w1, [sp, #180]
  43b928:	cmp	w1, w0
  43b92c:	b.cc	43b2ac <ferror@plt+0x3952c>  // b.lo, b.ul, b.last
  43b930:	ldr	w0, [sp, #176]
  43b934:	ldp	x19, x20, [sp, #16]
  43b938:	ldp	x29, x30, [sp], #192
  43b93c:	ret
  43b940:	stp	x29, x30, [sp, #-80]!
  43b944:	mov	x29, sp
  43b948:	str	x19, [sp, #16]
  43b94c:	str	x0, [sp, #56]
  43b950:	str	x1, [sp, #48]
  43b954:	str	x2, [sp, #40]
  43b958:	str	x3, [sp, #32]
  43b95c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  43b960:	add	x0, x0, #0x610
  43b964:	bl	401cf0 <printf@plt>
  43b968:	mov	w1, #0x6                   	// #6
  43b96c:	ldr	x0, [sp, #40]
  43b970:	bl	40ea20 <ferror@plt+0xcca0>
  43b974:	mov	w0, #0x20                  	// #32
  43b978:	bl	401d20 <putchar@plt>
  43b97c:	ldr	x1, [sp, #48]
  43b980:	mov	x0, #0xfff0                	// #65520
  43b984:	add	x0, x1, x0
  43b988:	ldr	x1, [sp, #40]
  43b98c:	cmp	x1, x0
  43b990:	b.cs	43b9c0 <ferror@plt+0x39c40>  // b.hs, b.nlast
  43b994:	ldr	x0, [sp, #40]
  43b998:	mov	w1, w0
  43b99c:	ldr	x0, [sp, #48]
  43b9a0:	sub	w1, w1, w0
  43b9a4:	mov	w0, #0xffff8010            	// #-32752
  43b9a8:	add	w0, w1, w0
  43b9ac:	mov	w1, w0
  43b9b0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b9b4:	add	x0, x0, #0x368
  43b9b8:	bl	401cf0 <printf@plt>
  43b9bc:	b	43b9d4 <ferror@plt+0x39c54>
  43b9c0:	adrp	x0, 474000 <warn@@Base+0x502c>
  43b9c4:	add	x1, x0, #0x9a0
  43b9c8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43b9cc:	add	x0, x0, #0x370
  43b9d0:	bl	401cf0 <printf@plt>
  43b9d4:	mov	w0, #0x20                  	// #32
  43b9d8:	bl	401d20 <putchar@plt>
  43b9dc:	ldr	x0, [sp, #56]
  43b9e0:	cmp	x0, #0x0
  43b9e4:	b.ne	43ba2c <ferror@plt+0x39cac>  // b.any
  43b9e8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43b9ec:	add	x0, x0, #0x968
  43b9f0:	ldr	w0, [x0]
  43b9f4:	cmp	w0, #0x0
  43b9f8:	b.eq	43ba04 <ferror@plt+0x39c84>  // b.none
  43b9fc:	mov	w19, #0x8                   	// #8
  43ba00:	b	43ba08 <ferror@plt+0x39c88>
  43ba04:	mov	w19, #0x10                  	// #16
  43ba08:	adrp	x0, 494000 <warn@@Base+0x2502c>
  43ba0c:	add	x0, x0, #0xd78
  43ba10:	bl	401d40 <gettext@plt>
  43ba14:	mov	x2, x0
  43ba18:	mov	w1, w19
  43ba1c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ba20:	add	x0, x0, #0x378
  43ba24:	bl	401cf0 <printf@plt>
  43ba28:	b	43bb2c <ferror@plt+0x39dac>
  43ba2c:	ldr	x1, [sp, #40]
  43ba30:	ldr	x0, [sp, #48]
  43ba34:	sub	x0, x1, x0
  43ba38:	ldr	x1, [sp, #56]
  43ba3c:	add	x0, x1, x0
  43ba40:	str	x0, [sp, #72]
  43ba44:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43ba48:	add	x0, x0, #0x968
  43ba4c:	ldr	w0, [x0]
  43ba50:	cmp	w0, #0x0
  43ba54:	b.eq	43ba60 <ferror@plt+0x39ce0>  // b.none
  43ba58:	mov	x0, #0x4                   	// #4
  43ba5c:	b	43ba64 <ferror@plt+0x39ce4>
  43ba60:	mov	x0, #0x8                   	// #8
  43ba64:	ldr	x1, [sp, #72]
  43ba68:	add	x0, x1, x0
  43ba6c:	ldr	x1, [sp, #32]
  43ba70:	cmp	x1, x0
  43ba74:	b.cs	43bad0 <ferror@plt+0x39d50>  // b.hs, b.nlast
  43ba78:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ba7c:	add	x0, x0, #0x380
  43ba80:	bl	401d40 <gettext@plt>
  43ba84:	bl	46efd4 <warn@@Base>
  43ba88:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43ba8c:	add	x0, x0, #0x968
  43ba90:	ldr	w0, [x0]
  43ba94:	cmp	w0, #0x0
  43ba98:	b.eq	43baa4 <ferror@plt+0x39d24>  // b.none
  43ba9c:	mov	w19, #0x8                   	// #8
  43baa0:	b	43baa8 <ferror@plt+0x39d28>
  43baa4:	mov	w19, #0x10                  	// #16
  43baa8:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  43baac:	add	x0, x0, #0xf80
  43bab0:	bl	401d40 <gettext@plt>
  43bab4:	mov	x2, x0
  43bab8:	mov	w1, w19
  43babc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bac0:	add	x0, x0, #0x378
  43bac4:	bl	401cf0 <printf@plt>
  43bac8:	mov	x0, #0xffffffffffffffff    	// #-1
  43bacc:	b	43bb54 <ferror@plt+0x39dd4>
  43bad0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43bad4:	add	x0, x0, #0x580
  43bad8:	ldr	x2, [x0]
  43badc:	ldr	x1, [sp, #40]
  43bae0:	ldr	x0, [sp, #48]
  43bae4:	sub	x0, x1, x0
  43bae8:	ldr	x1, [sp, #56]
  43baec:	add	x3, x1, x0
  43baf0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43baf4:	add	x0, x0, #0x968
  43baf8:	ldr	w0, [x0]
  43bafc:	cmp	w0, #0x0
  43bb00:	b.eq	43bb0c <ferror@plt+0x39d8c>  // b.none
  43bb04:	mov	w0, #0x4                   	// #4
  43bb08:	b	43bb10 <ferror@plt+0x39d90>
  43bb0c:	mov	w0, #0x8                   	// #8
  43bb10:	mov	w1, w0
  43bb14:	mov	x0, x3
  43bb18:	blr	x2
  43bb1c:	str	x0, [sp, #64]
  43bb20:	mov	w1, #0x6                   	// #6
  43bb24:	ldr	x0, [sp, #64]
  43bb28:	bl	40ea20 <ferror@plt+0xcca0>
  43bb2c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43bb30:	add	x0, x0, #0x968
  43bb34:	ldr	w0, [x0]
  43bb38:	cmp	w0, #0x0
  43bb3c:	b.eq	43bb48 <ferror@plt+0x39dc8>  // b.none
  43bb40:	mov	x0, #0x4                   	// #4
  43bb44:	b	43bb4c <ferror@plt+0x39dcc>
  43bb48:	mov	x0, #0x8                   	// #8
  43bb4c:	ldr	x1, [sp, #40]
  43bb50:	add	x0, x0, x1
  43bb54:	ldr	x19, [sp, #16]
  43bb58:	ldp	x29, x30, [sp], #80
  43bb5c:	ret
  43bb60:	stp	x29, x30, [sp, #-80]!
  43bb64:	mov	x29, sp
  43bb68:	str	x19, [sp, #16]
  43bb6c:	str	x0, [sp, #56]
  43bb70:	str	x1, [sp, #48]
  43bb74:	str	x2, [sp, #40]
  43bb78:	adrp	x0, 495000 <warn@@Base+0x2602c>
  43bb7c:	add	x0, x0, #0x610
  43bb80:	bl	401cf0 <printf@plt>
  43bb84:	mov	w1, #0x6                   	// #6
  43bb88:	ldr	x0, [sp, #40]
  43bb8c:	bl	40ea20 <ferror@plt+0xcca0>
  43bb90:	mov	w0, #0x20                  	// #32
  43bb94:	bl	401d20 <putchar@plt>
  43bb98:	ldr	x0, [sp, #56]
  43bb9c:	cmp	x0, #0x0
  43bba0:	b.ne	43bbe8 <ferror@plt+0x39e68>  // b.any
  43bba4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43bba8:	add	x0, x0, #0x968
  43bbac:	ldr	w0, [x0]
  43bbb0:	cmp	w0, #0x0
  43bbb4:	b.eq	43bbc0 <ferror@plt+0x39e40>  // b.none
  43bbb8:	mov	w19, #0x8                   	// #8
  43bbbc:	b	43bbc4 <ferror@plt+0x39e44>
  43bbc0:	mov	w19, #0x10                  	// #16
  43bbc4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  43bbc8:	add	x0, x0, #0xd78
  43bbcc:	bl	401d40 <gettext@plt>
  43bbd0:	mov	x2, x0
  43bbd4:	mov	w1, w19
  43bbd8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bbdc:	add	x0, x0, #0x378
  43bbe0:	bl	401cf0 <printf@plt>
  43bbe4:	b	43bc44 <ferror@plt+0x39ec4>
  43bbe8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43bbec:	add	x0, x0, #0x580
  43bbf0:	ldr	x2, [x0]
  43bbf4:	ldr	x1, [sp, #40]
  43bbf8:	ldr	x0, [sp, #48]
  43bbfc:	sub	x0, x1, x0
  43bc00:	ldr	x1, [sp, #56]
  43bc04:	add	x3, x1, x0
  43bc08:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43bc0c:	add	x0, x0, #0x968
  43bc10:	ldr	w0, [x0]
  43bc14:	cmp	w0, #0x0
  43bc18:	b.eq	43bc24 <ferror@plt+0x39ea4>  // b.none
  43bc1c:	mov	w0, #0x4                   	// #4
  43bc20:	b	43bc28 <ferror@plt+0x39ea8>
  43bc24:	mov	w0, #0x8                   	// #8
  43bc28:	mov	w1, w0
  43bc2c:	mov	x0, x3
  43bc30:	blr	x2
  43bc34:	str	x0, [sp, #72]
  43bc38:	mov	w1, #0x6                   	// #6
  43bc3c:	ldr	x0, [sp, #72]
  43bc40:	bl	40ea20 <ferror@plt+0xcca0>
  43bc44:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43bc48:	add	x0, x0, #0x968
  43bc4c:	ldr	w0, [x0]
  43bc50:	cmp	w0, #0x0
  43bc54:	b.eq	43bc60 <ferror@plt+0x39ee0>  // b.none
  43bc58:	mov	x0, #0x4                   	// #4
  43bc5c:	b	43bc64 <ferror@plt+0x39ee4>
  43bc60:	mov	x0, #0x8                   	// #8
  43bc64:	ldr	x1, [sp, #40]
  43bc68:	add	x0, x0, x1
  43bc6c:	ldr	x19, [sp, #16]
  43bc70:	ldp	x29, x30, [sp], #80
  43bc74:	ret
  43bc78:	stp	x29, x30, [sp, #-48]!
  43bc7c:	mov	x29, sp
  43bc80:	str	x19, [sp, #16]
  43bc84:	str	w0, [sp, #44]
  43bc88:	ldr	w0, [sp, #44]
  43bc8c:	and	w0, w0, #0x1
  43bc90:	cmp	w0, #0x0
  43bc94:	b.eq	43bcbc <ferror@plt+0x39f3c>  // b.none
  43bc98:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bc9c:	add	x0, x0, #0x708
  43bca0:	ldr	x0, [x0]
  43bca4:	mov	x3, x0
  43bca8:	mov	x2, #0x9                   	// #9
  43bcac:	mov	x1, #0x1                   	// #1
  43bcb0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bcb4:	add	x0, x0, #0x3c0
  43bcb8:	bl	401c60 <fwrite@plt>
  43bcbc:	ldr	w0, [sp, #44]
  43bcc0:	and	w0, w0, #0x2
  43bcc4:	cmp	w0, #0x0
  43bcc8:	b.eq	43bcf0 <ferror@plt+0x39f70>  // b.none
  43bccc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bcd0:	add	x0, x0, #0x708
  43bcd4:	ldr	x0, [x0]
  43bcd8:	mov	x3, x0
  43bcdc:	mov	x2, #0xc                   	// #12
  43bce0:	mov	x1, #0x1                   	// #1
  43bce4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bce8:	add	x0, x0, #0x3d0
  43bcec:	bl	401c60 <fwrite@plt>
  43bcf0:	ldr	w0, [sp, #44]
  43bcf4:	and	w0, w0, #0x2000
  43bcf8:	cmp	w0, #0x0
  43bcfc:	b.eq	43bd24 <ferror@plt+0x39fa4>  // b.none
  43bd00:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bd04:	add	x0, x0, #0x708
  43bd08:	ldr	x0, [x0]
  43bd0c:	mov	x3, x0
  43bd10:	mov	x2, #0xc                   	// #12
  43bd14:	mov	x1, #0x1                   	// #1
  43bd18:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bd1c:	add	x0, x0, #0x3e0
  43bd20:	bl	401c60 <fwrite@plt>
  43bd24:	ldr	w0, [sp, #44]
  43bd28:	and	w0, w0, #0x4
  43bd2c:	cmp	w0, #0x0
  43bd30:	b.eq	43bd58 <ferror@plt+0x39fd8>  // b.none
  43bd34:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bd38:	add	x0, x0, #0x708
  43bd3c:	ldr	x0, [x0]
  43bd40:	mov	x3, x0
  43bd44:	mov	x2, #0x14                  	// #20
  43bd48:	mov	x1, #0x1                   	// #1
  43bd4c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bd50:	add	x0, x0, #0x3f0
  43bd54:	bl	401c60 <fwrite@plt>
  43bd58:	ldr	w0, [sp, #44]
  43bd5c:	and	w0, w0, #0x8
  43bd60:	cmp	w0, #0x0
  43bd64:	b.eq	43bd8c <ferror@plt+0x3a00c>  // b.none
  43bd68:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bd6c:	add	x0, x0, #0x708
  43bd70:	ldr	x0, [x0]
  43bd74:	mov	x3, x0
  43bd78:	mov	x2, #0x1b                  	// #27
  43bd7c:	mov	x1, #0x1                   	// #1
  43bd80:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bd84:	add	x0, x0, #0x408
  43bd88:	bl	401c60 <fwrite@plt>
  43bd8c:	ldr	w0, [sp, #44]
  43bd90:	and	w0, w0, #0x10
  43bd94:	cmp	w0, #0x0
  43bd98:	b.eq	43bdc0 <ferror@plt+0x3a040>  // b.none
  43bd9c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bda0:	add	x0, x0, #0x708
  43bda4:	ldr	x0, [x0]
  43bda8:	mov	x3, x0
  43bdac:	mov	x2, #0xa                   	// #10
  43bdb0:	mov	x1, #0x1                   	// #1
  43bdb4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bdb8:	add	x0, x0, #0x428
  43bdbc:	bl	401c60 <fwrite@plt>
  43bdc0:	ldr	w0, [sp, #44]
  43bdc4:	and	w0, w0, #0x20
  43bdc8:	cmp	w0, #0x0
  43bdcc:	b.eq	43bdf4 <ferror@plt+0x3a074>  // b.none
  43bdd0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bdd4:	add	x0, x0, #0x708
  43bdd8:	ldr	x0, [x0]
  43bddc:	mov	x3, x0
  43bde0:	mov	x2, #0xd                   	// #13
  43bde4:	mov	x1, #0x1                   	// #1
  43bde8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bdec:	add	x0, x0, #0x438
  43bdf0:	bl	401c60 <fwrite@plt>
  43bdf4:	ldr	w0, [sp, #44]
  43bdf8:	and	w0, w0, #0x40
  43bdfc:	cmp	w0, #0x0
  43be00:	b.eq	43be28 <ferror@plt+0x3a0a8>  // b.none
  43be04:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43be08:	add	x0, x0, #0x708
  43be0c:	ldr	x0, [x0]
  43be10:	mov	x3, x0
  43be14:	mov	x2, #0x8                   	// #8
  43be18:	mov	x1, #0x1                   	// #1
  43be1c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43be20:	add	x0, x0, #0x448
  43be24:	bl	401c60 <fwrite@plt>
  43be28:	ldr	w0, [sp, #44]
  43be2c:	and	w0, w0, #0x80
  43be30:	cmp	w0, #0x0
  43be34:	b.eq	43be5c <ferror@plt+0x3a0dc>  // b.none
  43be38:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43be3c:	add	x0, x0, #0x708
  43be40:	ldr	x0, [x0]
  43be44:	mov	x3, x0
  43be48:	mov	x2, #0xf                   	// #15
  43be4c:	mov	x1, #0x1                   	// #1
  43be50:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43be54:	add	x0, x0, #0x458
  43be58:	bl	401c60 <fwrite@plt>
  43be5c:	ldr	w0, [sp, #44]
  43be60:	and	w0, w0, #0x100
  43be64:	cmp	w0, #0x0
  43be68:	b.eq	43be90 <ferror@plt+0x3a110>  // b.none
  43be6c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43be70:	add	x0, x0, #0x708
  43be74:	ldr	x0, [x0]
  43be78:	mov	x3, x0
  43be7c:	mov	x2, #0x8                   	// #8
  43be80:	mov	x1, #0x1                   	// #1
  43be84:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43be88:	add	x0, x0, #0x468
  43be8c:	bl	401c60 <fwrite@plt>
  43be90:	ldr	w0, [sp, #44]
  43be94:	and	w0, w0, #0x200
  43be98:	cmp	w0, #0x0
  43be9c:	b.eq	43bec4 <ferror@plt+0x3a144>  // b.none
  43bea0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bea4:	add	x0, x0, #0x708
  43bea8:	ldr	x0, [x0]
  43beac:	mov	x3, x0
  43beb0:	mov	x2, #0x9                   	// #9
  43beb4:	mov	x1, #0x1                   	// #1
  43beb8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bebc:	add	x0, x0, #0x478
  43bec0:	bl	401c60 <fwrite@plt>
  43bec4:	ldr	w0, [sp, #44]
  43bec8:	and	w0, w0, #0x400
  43becc:	cmp	w0, #0x0
  43bed0:	b.eq	43bef8 <ferror@plt+0x3a178>  // b.none
  43bed4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bed8:	add	x0, x0, #0x708
  43bedc:	ldr	x0, [x0]
  43bee0:	mov	x3, x0
  43bee4:	mov	x2, #0xc                   	// #12
  43bee8:	mov	x1, #0x1                   	// #1
  43beec:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bef0:	add	x0, x0, #0x488
  43bef4:	bl	401c60 <fwrite@plt>
  43bef8:	ldr	w0, [sp, #44]
  43befc:	and	w0, w0, #0x800
  43bf00:	cmp	w0, #0x0
  43bf04:	b.eq	43bf2c <ferror@plt+0x3a1ac>  // b.none
  43bf08:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bf0c:	add	x0, x0, #0x708
  43bf10:	ldr	x0, [x0]
  43bf14:	mov	x3, x0
  43bf18:	mov	x2, #0xf                   	// #15
  43bf1c:	mov	x1, #0x1                   	// #1
  43bf20:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bf24:	add	x0, x0, #0x498
  43bf28:	bl	401c60 <fwrite@plt>
  43bf2c:	ldr	w0, [sp, #44]
  43bf30:	and	w0, w0, #0x1000
  43bf34:	cmp	w0, #0x0
  43bf38:	b.eq	43bf60 <ferror@plt+0x3a1e0>  // b.none
  43bf3c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bf40:	add	x0, x0, #0x708
  43bf44:	ldr	x0, [x0]
  43bf48:	mov	x3, x0
  43bf4c:	mov	x2, #0x9                   	// #9
  43bf50:	mov	x1, #0x1                   	// #1
  43bf54:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bf58:	add	x0, x0, #0x4a8
  43bf5c:	bl	401c60 <fwrite@plt>
  43bf60:	ldr	w0, [sp, #44]
  43bf64:	and	w0, w0, #0x4000
  43bf68:	cmp	w0, #0x0
  43bf6c:	b.eq	43bf94 <ferror@plt+0x3a214>  // b.none
  43bf70:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bf74:	add	x0, x0, #0x708
  43bf78:	ldr	x0, [x0]
  43bf7c:	mov	x3, x0
  43bf80:	mov	x2, #0xe                   	// #14
  43bf84:	mov	x1, #0x1                   	// #1
  43bf88:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bf8c:	add	x0, x0, #0x4b8
  43bf90:	bl	401c60 <fwrite@plt>
  43bf94:	ldr	w0, [sp, #44]
  43bf98:	and	w0, w0, #0x8000
  43bf9c:	cmp	w0, #0x0
  43bfa0:	b.eq	43bfc8 <ferror@plt+0x3a248>  // b.none
  43bfa4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bfa8:	add	x0, x0, #0x708
  43bfac:	ldr	x0, [x0]
  43bfb0:	mov	x3, x0
  43bfb4:	mov	x2, #0x9                   	// #9
  43bfb8:	mov	x1, #0x1                   	// #1
  43bfbc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bfc0:	add	x0, x0, #0x4c8
  43bfc4:	bl	401c60 <fwrite@plt>
  43bfc8:	ldr	w0, [sp, #44]
  43bfcc:	and	w0, w0, #0x20000
  43bfd0:	cmp	w0, #0x0
  43bfd4:	b.eq	43bffc <ferror@plt+0x3a27c>  // b.none
  43bfd8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43bfdc:	add	x0, x0, #0x708
  43bfe0:	ldr	x0, [x0]
  43bfe4:	mov	x3, x0
  43bfe8:	mov	x2, #0xa                   	// #10
  43bfec:	mov	x1, #0x1                   	// #1
  43bff0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43bff4:	add	x0, x0, #0x4d8
  43bff8:	bl	401c60 <fwrite@plt>
  43bffc:	ldr	w0, [sp, #44]
  43c000:	and	w0, w0, #0x40000
  43c004:	cmp	w0, #0x0
  43c008:	b.eq	43c030 <ferror@plt+0x3a2b0>  // b.none
  43c00c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c010:	add	x0, x0, #0x708
  43c014:	ldr	x0, [x0]
  43c018:	mov	x3, x0
  43c01c:	mov	x2, #0x12                  	// #18
  43c020:	mov	x1, #0x1                   	// #1
  43c024:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c028:	add	x0, x0, #0x4e8
  43c02c:	bl	401c60 <fwrite@plt>
  43c030:	ldr	w0, [sp, #44]
  43c034:	and	w0, w0, #0x80000
  43c038:	cmp	w0, #0x0
  43c03c:	b.eq	43c064 <ferror@plt+0x3a2e4>  // b.none
  43c040:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c044:	add	x0, x0, #0x708
  43c048:	ldr	x0, [x0]
  43c04c:	mov	x3, x0
  43c050:	mov	x2, #0x12                  	// #18
  43c054:	mov	x1, #0x1                   	// #1
  43c058:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c05c:	add	x0, x0, #0x500
  43c060:	bl	401c60 <fwrite@plt>
  43c064:	ldr	w0, [sp, #44]
  43c068:	and	w0, w0, #0x100000
  43c06c:	cmp	w0, #0x0
  43c070:	b.eq	43c098 <ferror@plt+0x3a318>  // b.none
  43c074:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c078:	add	x0, x0, #0x708
  43c07c:	ldr	x0, [x0]
  43c080:	mov	x3, x0
  43c084:	mov	x2, #0x12                  	// #18
  43c088:	mov	x1, #0x1                   	// #1
  43c08c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c090:	add	x0, x0, #0x518
  43c094:	bl	401c60 <fwrite@plt>
  43c098:	ldr	w0, [sp, #44]
  43c09c:	and	w0, w0, #0x200000
  43c0a0:	cmp	w0, #0x0
  43c0a4:	b.eq	43c0cc <ferror@plt+0x3a34c>  // b.none
  43c0a8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c0ac:	add	x0, x0, #0x708
  43c0b0:	ldr	x0, [x0]
  43c0b4:	mov	x3, x0
  43c0b8:	mov	x2, #0x13                  	// #19
  43c0bc:	mov	x1, #0x1                   	// #1
  43c0c0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c0c4:	add	x0, x0, #0x530
  43c0c8:	bl	401c60 <fwrite@plt>
  43c0cc:	ldr	w0, [sp, #44]
  43c0d0:	cmp	w0, #0x0
  43c0d4:	b.ne	43c108 <ferror@plt+0x3a388>  // b.any
  43c0d8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c0dc:	add	x0, x0, #0x708
  43c0e0:	ldr	x19, [x0]
  43c0e4:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  43c0e8:	add	x0, x0, #0x60
  43c0ec:	bl	401d40 <gettext@plt>
  43c0f0:	mov	x2, x0
  43c0f4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c0f8:	add	x1, x0, #0x548
  43c0fc:	mov	x0, x19
  43c100:	bl	401d60 <fprintf@plt>
  43c104:	b	43c158 <ferror@plt+0x3a3d8>
  43c108:	ldr	w1, [sp, #44]
  43c10c:	mov	w0, #0xffc10000            	// #-4128768
  43c110:	and	w0, w1, w0
  43c114:	cmp	w0, #0x0
  43c118:	b.eq	43c158 <ferror@plt+0x3a3d8>  // b.none
  43c11c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c120:	add	x0, x0, #0x708
  43c124:	ldr	x19, [x0]
  43c128:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43c12c:	add	x0, x0, #0xca0
  43c130:	bl	401d40 <gettext@plt>
  43c134:	mov	x2, x0
  43c138:	ldr	w1, [sp, #44]
  43c13c:	mov	w0, #0xffc10000            	// #-4128768
  43c140:	and	w0, w1, w0
  43c144:	mov	w3, w0
  43c148:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c14c:	add	x1, x0, #0x550
  43c150:	mov	x0, x19
  43c154:	bl	401d60 <fprintf@plt>
  43c158:	nop
  43c15c:	ldr	x19, [sp, #16]
  43c160:	ldp	x29, x30, [sp], #48
  43c164:	ret
  43c168:	stp	x29, x30, [sp, #-48]!
  43c16c:	mov	x29, sp
  43c170:	str	x19, [sp, #16]
  43c174:	str	w0, [sp, #44]
  43c178:	ldr	w0, [sp, #44]
  43c17c:	cmp	w0, #0x14
  43c180:	b.hi	43c4c0 <ferror@plt+0x3a740>  // b.pmore
  43c184:	adrp	x1, 49b000 <warn@@Base+0x2c02c>
  43c188:	add	x1, x1, #0x6e8
  43c18c:	ldr	w0, [x1, w0, uxtw #2]
  43c190:	adr	x1, 43c19c <ferror@plt+0x3a41c>
  43c194:	add	x0, x1, w0, sxtw #2
  43c198:	br	x0
  43c19c:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  43c1a0:	add	x0, x0, #0x60
  43c1a4:	bl	401d40 <gettext@plt>
  43c1a8:	mov	x2, x0
  43c1ac:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c1b0:	add	x0, x0, #0x708
  43c1b4:	ldr	x0, [x0]
  43c1b8:	mov	x1, x0
  43c1bc:	mov	x0, x2
  43c1c0:	bl	401950 <fputs@plt>
  43c1c4:	b	43c4f4 <ferror@plt+0x3a774>
  43c1c8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c1cc:	add	x0, x0, #0x708
  43c1d0:	ldr	x0, [x0]
  43c1d4:	mov	x3, x0
  43c1d8:	mov	x2, #0x7                   	// #7
  43c1dc:	mov	x1, #0x1                   	// #1
  43c1e0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c1e4:	add	x0, x0, #0x560
  43c1e8:	bl	401c60 <fwrite@plt>
  43c1ec:	b	43c4f4 <ferror@plt+0x3a774>
  43c1f0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c1f4:	add	x0, x0, #0x708
  43c1f8:	ldr	x0, [x0]
  43c1fc:	mov	x3, x0
  43c200:	mov	x2, #0x17                  	// #23
  43c204:	mov	x1, #0x1                   	// #1
  43c208:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c20c:	add	x0, x0, #0x568
  43c210:	bl	401c60 <fwrite@plt>
  43c214:	b	43c4f4 <ferror@plt+0x3a774>
  43c218:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c21c:	add	x0, x0, #0x708
  43c220:	ldr	x0, [x0]
  43c224:	mov	x3, x0
  43c228:	mov	x2, #0x17                  	// #23
  43c22c:	mov	x1, #0x1                   	// #1
  43c230:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c234:	add	x0, x0, #0x580
  43c238:	bl	401c60 <fwrite@plt>
  43c23c:	b	43c4f4 <ferror@plt+0x3a774>
  43c240:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c244:	add	x0, x0, #0x708
  43c248:	ldr	x0, [x0]
  43c24c:	mov	x3, x0
  43c250:	mov	x2, #0x17                  	// #23
  43c254:	mov	x1, #0x1                   	// #1
  43c258:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c25c:	add	x0, x0, #0x598
  43c260:	bl	401c60 <fwrite@plt>
  43c264:	b	43c4f4 <ferror@plt+0x3a774>
  43c268:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c26c:	add	x0, x0, #0x708
  43c270:	ldr	x0, [x0]
  43c274:	mov	x3, x0
  43c278:	mov	x2, #0x16                  	// #22
  43c27c:	mov	x1, #0x1                   	// #1
  43c280:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c284:	add	x0, x0, #0x5b0
  43c288:	bl	401c60 <fwrite@plt>
  43c28c:	b	43c4f4 <ferror@plt+0x3a774>
  43c290:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c294:	add	x0, x0, #0x708
  43c298:	ldr	x0, [x0]
  43c29c:	mov	x3, x0
  43c2a0:	mov	x2, #0xd                   	// #13
  43c2a4:	mov	x1, #0x1                   	// #1
  43c2a8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c2ac:	add	x0, x0, #0x5c8
  43c2b0:	bl	401c60 <fwrite@plt>
  43c2b4:	b	43c4f4 <ferror@plt+0x3a774>
  43c2b8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c2bc:	add	x0, x0, #0x708
  43c2c0:	ldr	x0, [x0]
  43c2c4:	mov	x3, x0
  43c2c8:	mov	x2, #0xa                   	// #10
  43c2cc:	mov	x1, #0x1                   	// #1
  43c2d0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c2d4:	add	x0, x0, #0x5d8
  43c2d8:	bl	401c60 <fwrite@plt>
  43c2dc:	b	43c4f4 <ferror@plt+0x3a774>
  43c2e0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c2e4:	add	x0, x0, #0x708
  43c2e8:	ldr	x0, [x0]
  43c2ec:	mov	x3, x0
  43c2f0:	mov	x2, #0x9                   	// #9
  43c2f4:	mov	x1, #0x1                   	// #1
  43c2f8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c2fc:	add	x0, x0, #0x5e8
  43c300:	bl	401c60 <fwrite@plt>
  43c304:	b	43c4f4 <ferror@plt+0x3a774>
  43c308:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c30c:	add	x0, x0, #0x708
  43c310:	ldr	x0, [x0]
  43c314:	mov	x3, x0
  43c318:	mov	x2, #0xa                   	// #10
  43c31c:	mov	x1, #0x1                   	// #1
  43c320:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c324:	add	x0, x0, #0x5f8
  43c328:	bl	401c60 <fwrite@plt>
  43c32c:	b	43c4f4 <ferror@plt+0x3a774>
  43c330:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c334:	add	x0, x0, #0x708
  43c338:	ldr	x0, [x0]
  43c33c:	mov	x3, x0
  43c340:	mov	x2, #0xd                   	// #13
  43c344:	mov	x1, #0x1                   	// #1
  43c348:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c34c:	add	x0, x0, #0x608
  43c350:	bl	401c60 <fwrite@plt>
  43c354:	b	43c4f4 <ferror@plt+0x3a774>
  43c358:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c35c:	add	x0, x0, #0x708
  43c360:	ldr	x0, [x0]
  43c364:	mov	x3, x0
  43c368:	mov	x2, #0xb                   	// #11
  43c36c:	mov	x1, #0x1                   	// #1
  43c370:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c374:	add	x0, x0, #0x618
  43c378:	bl	401c60 <fwrite@plt>
  43c37c:	b	43c4f4 <ferror@plt+0x3a774>
  43c380:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c384:	add	x0, x0, #0x708
  43c388:	ldr	x0, [x0]
  43c38c:	mov	x3, x0
  43c390:	mov	x2, #0xd                   	// #13
  43c394:	mov	x1, #0x1                   	// #1
  43c398:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c39c:	add	x0, x0, #0x628
  43c3a0:	bl	401c60 <fwrite@plt>
  43c3a4:	b	43c4f4 <ferror@plt+0x3a774>
  43c3a8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c3ac:	add	x0, x0, #0x708
  43c3b0:	ldr	x0, [x0]
  43c3b4:	mov	x3, x0
  43c3b8:	mov	x2, #0x11                  	// #17
  43c3bc:	mov	x1, #0x1                   	// #1
  43c3c0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c3c4:	add	x0, x0, #0x638
  43c3c8:	bl	401c60 <fwrite@plt>
  43c3cc:	b	43c4f4 <ferror@plt+0x3a774>
  43c3d0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c3d4:	add	x0, x0, #0x708
  43c3d8:	ldr	x0, [x0]
  43c3dc:	mov	x3, x0
  43c3e0:	mov	x2, #0xa                   	// #10
  43c3e4:	mov	x1, #0x1                   	// #1
  43c3e8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c3ec:	add	x0, x0, #0x650
  43c3f0:	bl	401c60 <fwrite@plt>
  43c3f4:	b	43c4f4 <ferror@plt+0x3a774>
  43c3f8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c3fc:	add	x0, x0, #0x708
  43c400:	ldr	x0, [x0]
  43c404:	mov	x3, x0
  43c408:	mov	x2, #0xa                   	// #10
  43c40c:	mov	x1, #0x1                   	// #1
  43c410:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c414:	add	x0, x0, #0x660
  43c418:	bl	401c60 <fwrite@plt>
  43c41c:	b	43c4f4 <ferror@plt+0x3a774>
  43c420:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c424:	add	x0, x0, #0x708
  43c428:	ldr	x0, [x0]
  43c42c:	mov	x3, x0
  43c430:	mov	x2, #0xa                   	// #10
  43c434:	mov	x1, #0x1                   	// #1
  43c438:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c43c:	add	x0, x0, #0x670
  43c440:	bl	401c60 <fwrite@plt>
  43c444:	b	43c4f4 <ferror@plt+0x3a774>
  43c448:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c44c:	add	x0, x0, #0x708
  43c450:	ldr	x0, [x0]
  43c454:	mov	x3, x0
  43c458:	mov	x2, #0x1f                  	// #31
  43c45c:	mov	x1, #0x1                   	// #1
  43c460:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c464:	add	x0, x0, #0x680
  43c468:	bl	401c60 <fwrite@plt>
  43c46c:	b	43c4f4 <ferror@plt+0x3a774>
  43c470:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c474:	add	x0, x0, #0x708
  43c478:	ldr	x0, [x0]
  43c47c:	mov	x3, x0
  43c480:	mov	x2, #0x1f                  	// #31
  43c484:	mov	x1, #0x1                   	// #1
  43c488:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c48c:	add	x0, x0, #0x6a0
  43c490:	bl	401c60 <fwrite@plt>
  43c494:	b	43c4f4 <ferror@plt+0x3a774>
  43c498:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c49c:	add	x0, x0, #0x708
  43c4a0:	ldr	x0, [x0]
  43c4a4:	mov	x3, x0
  43c4a8:	mov	x2, #0x1a                  	// #26
  43c4ac:	mov	x1, #0x1                   	// #1
  43c4b0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c4b4:	add	x0, x0, #0x6c0
  43c4b8:	bl	401c60 <fwrite@plt>
  43c4bc:	b	43c4f4 <ferror@plt+0x3a774>
  43c4c0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c4c4:	add	x0, x0, #0x708
  43c4c8:	ldr	x19, [x0]
  43c4cc:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43c4d0:	add	x0, x0, #0xca0
  43c4d4:	bl	401d40 <gettext@plt>
  43c4d8:	ldr	w3, [sp, #44]
  43c4dc:	mov	x2, x0
  43c4e0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c4e4:	add	x1, x0, #0x6e0
  43c4e8:	mov	x0, x19
  43c4ec:	bl	401d60 <fprintf@plt>
  43c4f0:	nop
  43c4f4:	nop
  43c4f8:	ldr	x19, [sp, #16]
  43c4fc:	ldp	x29, x30, [sp], #48
  43c500:	ret
  43c504:	sub	sp, sp, #0x10
  43c508:	str	w0, [sp, #12]
  43c50c:	ldr	w0, [sp, #12]
  43c510:	cmp	w0, #0x0
  43c514:	b.eq	43c55c <ferror@plt+0x3a7dc>  // b.none
  43c518:	ldr	w0, [sp, #12]
  43c51c:	cmp	w0, #0x1
  43c520:	b.eq	43c554 <ferror@plt+0x3a7d4>  // b.none
  43c524:	ldr	w0, [sp, #12]
  43c528:	cmp	w0, #0x2
  43c52c:	b.eq	43c54c <ferror@plt+0x3a7cc>  // b.none
  43c530:	ldr	w0, [sp, #12]
  43c534:	cmp	w0, #0x3
  43c538:	b.ne	43c544 <ferror@plt+0x3a7c4>  // b.any
  43c53c:	mov	w0, #0x80                  	// #128
  43c540:	b	43c560 <ferror@plt+0x3a7e0>
  43c544:	mov	w0, #0xffffffff            	// #-1
  43c548:	b	43c560 <ferror@plt+0x3a7e0>
  43c54c:	mov	w0, #0x40                  	// #64
  43c550:	b	43c560 <ferror@plt+0x3a7e0>
  43c554:	mov	w0, #0x20                  	// #32
  43c558:	b	43c560 <ferror@plt+0x3a7e0>
  43c55c:	mov	w0, #0x0                   	// #0
  43c560:	add	sp, sp, #0x10
  43c564:	ret
  43c568:	sub	sp, sp, #0x350
  43c56c:	stp	x29, x30, [sp, #32]
  43c570:	add	x29, sp, #0x20
  43c574:	stp	x19, x20, [sp, #48]
  43c578:	stp	x21, x22, [sp, #64]
  43c57c:	stp	x23, x24, [sp, #80]
  43c580:	stp	x25, x26, [sp, #96]
  43c584:	str	x27, [sp, #112]
  43c588:	str	x0, [sp, #136]
  43c58c:	str	xzr, [sp, #616]
  43c590:	str	xzr, [sp, #832]
  43c594:	str	xzr, [sp, #824]
  43c598:	str	xzr, [sp, #816]
  43c59c:	str	xzr, [sp, #808]
  43c5a0:	str	xzr, [sp, #800]
  43c5a4:	str	xzr, [sp, #792]
  43c5a8:	str	xzr, [sp, #784]
  43c5ac:	str	xzr, [sp, #776]
  43c5b0:	str	xzr, [sp, #768]
  43c5b4:	str	xzr, [sp, #760]
  43c5b8:	str	xzr, [sp, #752]
  43c5bc:	str	xzr, [sp, #744]
  43c5c0:	str	xzr, [sp, #736]
  43c5c4:	mov	w0, #0x1                   	// #1
  43c5c8:	str	w0, [sp, #732]
  43c5cc:	adrp	x0, 439000 <ferror@plt+0x37280>
  43c5d0:	add	x4, x0, #0x9cc
  43c5d4:	mov	x3, #0x0                   	// #0
  43c5d8:	mov	w2, #0xfff5                	// #65525
  43c5dc:	movk	w2, #0x6fff, lsl #16
  43c5e0:	mov	x1, #0x0                   	// #0
  43c5e4:	ldr	x0, [sp, #136]
  43c5e8:	bl	43b270 <ferror@plt+0x394f0>
  43c5ec:	cmp	w0, #0x0
  43c5f0:	b.ne	43c5f8 <ferror@plt+0x3a878>  // b.any
  43c5f4:	str	wzr, [sp, #732]
  43c5f8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c5fc:	add	x1, x0, #0x740
  43c600:	ldr	x0, [sp, #136]
  43c604:	bl	40f0d4 <ferror@plt+0xd354>
  43c608:	str	x0, [sp, #616]
  43c60c:	ldr	x0, [sp, #616]
  43c610:	cmp	x0, #0x0
  43c614:	b.eq	43c960 <ferror@plt+0x3abe0>  // b.none
  43c618:	ldr	x0, [sp, #616]
  43c61c:	ldr	x0, [x0, #32]
  43c620:	cmp	x0, #0x18
  43c624:	b.eq	43c640 <ferror@plt+0x3a8c0>  // b.none
  43c628:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c62c:	add	x0, x0, #0x750
  43c630:	bl	401d40 <gettext@plt>
  43c634:	bl	46eed4 <error@@Base>
  43c638:	str	wzr, [sp, #732]
  43c63c:	b	43c960 <ferror@plt+0x3abe0>
  43c640:	ldr	x0, [sp, #616]
  43c644:	ldr	x0, [x0, #24]
  43c648:	mov	x20, x0
  43c64c:	ldr	x0, [sp, #616]
  43c650:	ldr	x19, [x0, #32]
  43c654:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c658:	add	x0, x0, #0x778
  43c65c:	bl	401d40 <gettext@plt>
  43c660:	mov	x5, x0
  43c664:	mov	x4, x19
  43c668:	mov	x3, #0x1                   	// #1
  43c66c:	mov	x2, x20
  43c670:	ldr	x1, [sp, #136]
  43c674:	mov	x0, #0x0                   	// #0
  43c678:	bl	40e704 <ferror@plt+0xc984>
  43c67c:	str	x0, [sp, #608]
  43c680:	ldr	x0, [sp, #608]
  43c684:	cmp	x0, #0x0
  43c688:	b.eq	43c960 <ferror@plt+0x3abe0>  // b.none
  43c68c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43c690:	add	x0, x0, #0x580
  43c694:	ldr	x2, [x0]
  43c698:	ldr	x0, [sp, #608]
  43c69c:	mov	w1, #0x2                   	// #2
  43c6a0:	blr	x2
  43c6a4:	and	w0, w0, #0xffff
  43c6a8:	strh	w0, [sp, #192]
  43c6ac:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43c6b0:	add	x0, x0, #0x580
  43c6b4:	ldr	x2, [x0]
  43c6b8:	ldr	x0, [sp, #608]
  43c6bc:	add	x0, x0, #0x2
  43c6c0:	mov	w1, #0x1                   	// #1
  43c6c4:	blr	x2
  43c6c8:	and	w0, w0, #0xff
  43c6cc:	strb	w0, [sp, #194]
  43c6d0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43c6d4:	add	x0, x0, #0x580
  43c6d8:	ldr	x2, [x0]
  43c6dc:	ldr	x0, [sp, #608]
  43c6e0:	add	x0, x0, #0x3
  43c6e4:	mov	w1, #0x1                   	// #1
  43c6e8:	blr	x2
  43c6ec:	and	w0, w0, #0xff
  43c6f0:	strb	w0, [sp, #195]
  43c6f4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43c6f8:	add	x0, x0, #0x580
  43c6fc:	ldr	x2, [x0]
  43c700:	ldr	x0, [sp, #608]
  43c704:	add	x0, x0, #0x4
  43c708:	mov	w1, #0x1                   	// #1
  43c70c:	blr	x2
  43c710:	and	w0, w0, #0xff
  43c714:	strb	w0, [sp, #196]
  43c718:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43c71c:	add	x0, x0, #0x580
  43c720:	ldr	x2, [x0]
  43c724:	ldr	x0, [sp, #608]
  43c728:	add	x0, x0, #0x5
  43c72c:	mov	w1, #0x1                   	// #1
  43c730:	blr	x2
  43c734:	and	w0, w0, #0xff
  43c738:	strb	w0, [sp, #197]
  43c73c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43c740:	add	x0, x0, #0x580
  43c744:	ldr	x2, [x0]
  43c748:	ldr	x0, [sp, #608]
  43c74c:	add	x0, x0, #0x6
  43c750:	mov	w1, #0x1                   	// #1
  43c754:	blr	x2
  43c758:	and	w0, w0, #0xff
  43c75c:	strb	w0, [sp, #198]
  43c760:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43c764:	add	x0, x0, #0x580
  43c768:	ldr	x2, [x0]
  43c76c:	ldr	x0, [sp, #608]
  43c770:	add	x0, x0, #0x7
  43c774:	mov	w1, #0x1                   	// #1
  43c778:	blr	x2
  43c77c:	and	w0, w0, #0xff
  43c780:	strb	w0, [sp, #199]
  43c784:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43c788:	add	x0, x0, #0x580
  43c78c:	ldr	x2, [x0]
  43c790:	ldr	x0, [sp, #608]
  43c794:	add	x0, x0, #0x8
  43c798:	mov	w1, #0x4                   	// #4
  43c79c:	blr	x2
  43c7a0:	str	x0, [sp, #200]
  43c7a4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43c7a8:	add	x0, x0, #0x580
  43c7ac:	ldr	x2, [x0]
  43c7b0:	ldr	x0, [sp, #608]
  43c7b4:	add	x0, x0, #0xc
  43c7b8:	mov	w1, #0x4                   	// #4
  43c7bc:	blr	x2
  43c7c0:	str	x0, [sp, #208]
  43c7c4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43c7c8:	add	x0, x0, #0x580
  43c7cc:	ldr	x2, [x0]
  43c7d0:	ldr	x0, [sp, #608]
  43c7d4:	add	x0, x0, #0x10
  43c7d8:	mov	w1, #0x4                   	// #4
  43c7dc:	blr	x2
  43c7e0:	str	x0, [sp, #216]
  43c7e4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43c7e8:	add	x0, x0, #0x580
  43c7ec:	ldr	x2, [x0]
  43c7f0:	ldr	x0, [sp, #608]
  43c7f4:	add	x0, x0, #0x14
  43c7f8:	mov	w1, #0x4                   	// #4
  43c7fc:	blr	x2
  43c800:	str	x0, [sp, #224]
  43c804:	ldrh	w0, [sp, #192]
  43c808:	mov	w1, w0
  43c80c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c810:	add	x0, x0, #0x790
  43c814:	bl	401cf0 <printf@plt>
  43c818:	ldrb	w0, [sp, #194]
  43c81c:	mov	w1, w0
  43c820:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c824:	add	x0, x0, #0x7b0
  43c828:	bl	401cf0 <printf@plt>
  43c82c:	ldrb	w0, [sp, #195]
  43c830:	cmp	w0, #0x1
  43c834:	b.ls	43c84c <ferror@plt+0x3aacc>  // b.plast
  43c838:	ldrb	w0, [sp, #195]
  43c83c:	mov	w1, w0
  43c840:	adrp	x0, 496000 <warn@@Base+0x2702c>
  43c844:	add	x0, x0, #0x890
  43c848:	bl	401cf0 <printf@plt>
  43c84c:	ldrb	w0, [sp, #196]
  43c850:	bl	43c504 <ferror@plt+0x3a784>
  43c854:	mov	w1, w0
  43c858:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c85c:	add	x0, x0, #0x7c0
  43c860:	bl	401cf0 <printf@plt>
  43c864:	ldrb	w0, [sp, #197]
  43c868:	bl	43c504 <ferror@plt+0x3a784>
  43c86c:	mov	w1, w0
  43c870:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c874:	add	x0, x0, #0x7d0
  43c878:	bl	401cf0 <printf@plt>
  43c87c:	ldrb	w0, [sp, #198]
  43c880:	bl	43c504 <ferror@plt+0x3a784>
  43c884:	mov	w1, w0
  43c888:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c88c:	add	x0, x0, #0x7e0
  43c890:	bl	401cf0 <printf@plt>
  43c894:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c898:	add	x0, x0, #0x708
  43c89c:	ldr	x0, [x0]
  43c8a0:	mov	x3, x0
  43c8a4:	mov	x2, #0x9                   	// #9
  43c8a8:	mov	x1, #0x1                   	// #1
  43c8ac:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c8b0:	add	x0, x0, #0x7f0
  43c8b4:	bl	401c60 <fwrite@plt>
  43c8b8:	ldrb	w0, [sp, #199]
  43c8bc:	bl	439828 <ferror@plt+0x37aa8>
  43c8c0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c8c4:	add	x0, x0, #0x708
  43c8c8:	ldr	x0, [x0]
  43c8cc:	mov	x3, x0
  43c8d0:	mov	x2, #0xf                   	// #15
  43c8d4:	mov	x1, #0x1                   	// #1
  43c8d8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c8dc:	add	x0, x0, #0x800
  43c8e0:	bl	401c60 <fwrite@plt>
  43c8e4:	ldr	x0, [sp, #200]
  43c8e8:	bl	43c168 <ferror@plt+0x3a3e8>
  43c8ec:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c8f0:	add	x0, x0, #0x708
  43c8f4:	ldr	x0, [x0]
  43c8f8:	mov	x3, x0
  43c8fc:	mov	x2, #0x6                   	// #6
  43c900:	mov	x1, #0x1                   	// #1
  43c904:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c908:	add	x0, x0, #0x810
  43c90c:	bl	401c60 <fwrite@plt>
  43c910:	ldr	x0, [sp, #208]
  43c914:	bl	43bc78 <ferror@plt+0x39ef8>
  43c918:	ldr	x0, [sp, #216]
  43c91c:	mov	x1, x0
  43c920:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c924:	add	x0, x0, #0x818
  43c928:	bl	401cf0 <printf@plt>
  43c92c:	ldr	x0, [sp, #224]
  43c930:	mov	x1, x0
  43c934:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c938:	add	x0, x0, #0x830
  43c93c:	bl	401cf0 <printf@plt>
  43c940:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43c944:	add	x0, x0, #0x708
  43c948:	ldr	x0, [x0]
  43c94c:	mov	x1, x0
  43c950:	mov	w0, #0xa                   	// #10
  43c954:	bl	4019e0 <fputc@plt>
  43c958:	ldr	x0, [sp, #608]
  43c95c:	bl	401c10 <free@plt>
  43c960:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43c964:	add	x0, x0, #0x908
  43c968:	ldr	x0, [x0]
  43c96c:	cmp	x0, #0x0
  43c970:	b.ne	43cd3c <ferror@plt+0x3afbc>  // b.any
  43c974:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c978:	add	x1, x0, #0x848
  43c97c:	ldr	x0, [sp, #136]
  43c980:	bl	40f0d4 <ferror@plt+0xd354>
  43c984:	str	x0, [sp, #616]
  43c988:	ldr	x0, [sp, #616]
  43c98c:	cmp	x0, #0x0
  43c990:	b.eq	43cd34 <ferror@plt+0x3afb4>  // b.none
  43c994:	ldr	x0, [sp, #616]
  43c998:	ldr	x0, [x0, #16]
  43c99c:	str	x0, [sp, #776]
  43c9a0:	ldr	x0, [sp, #776]
  43c9a4:	str	x0, [sp, #720]
  43c9a8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43c9ac:	add	x0, x0, #0x968
  43c9b0:	ldr	w0, [x0]
  43c9b4:	cmp	w0, #0x0
  43c9b8:	b.eq	43c9c4 <ferror@plt+0x3ac44>  // b.none
  43c9bc:	mov	w0, #0x4                   	// #4
  43c9c0:	b	43c9c8 <ferror@plt+0x3ac48>
  43c9c4:	mov	w0, #0x8                   	// #8
  43c9c8:	str	w0, [sp, #372]
  43c9cc:	ldr	x0, [sp, #616]
  43c9d0:	ldr	x0, [x0, #32]
  43c9d4:	ldr	x1, [sp, #776]
  43c9d8:	add	x0, x1, x0
  43c9dc:	str	x0, [sp, #360]
  43c9e0:	ldr	x0, [sp, #616]
  43c9e4:	ldr	x0, [x0, #24]
  43c9e8:	mov	x20, x0
  43c9ec:	ldr	x1, [sp, #360]
  43c9f0:	ldr	x0, [sp, #776]
  43c9f4:	sub	x19, x1, x0
  43c9f8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43c9fc:	add	x0, x0, #0x850
  43ca00:	bl	401d40 <gettext@plt>
  43ca04:	mov	x5, x0
  43ca08:	mov	x4, #0x1                   	// #1
  43ca0c:	mov	x3, x19
  43ca10:	mov	x2, x20
  43ca14:	ldr	x1, [sp, #136]
  43ca18:	mov	x0, #0x0                   	// #0
  43ca1c:	bl	40e704 <ferror@plt+0xc984>
  43ca20:	str	x0, [sp, #352]
  43ca24:	ldr	x1, [sp, #360]
  43ca28:	ldr	x0, [sp, #776]
  43ca2c:	sub	x0, x1, x0
  43ca30:	ldr	x1, [sp, #352]
  43ca34:	add	x0, x1, x0
  43ca38:	str	x0, [sp, #344]
  43ca3c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ca40:	add	x0, x0, #0x870
  43ca44:	bl	401d40 <gettext@plt>
  43ca48:	bl	401cf0 <printf@plt>
  43ca4c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ca50:	add	x0, x0, #0x880
  43ca54:	bl	401d40 <gettext@plt>
  43ca58:	bl	401cf0 <printf@plt>
  43ca5c:	ldr	x1, [sp, #720]
  43ca60:	mov	x0, #0x7ff0                	// #32752
  43ca64:	add	x0, x1, x0
  43ca68:	mov	w1, #0x6                   	// #6
  43ca6c:	bl	40ea20 <ferror@plt+0xcca0>
  43ca70:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ca74:	add	x0, x0, #0x898
  43ca78:	bl	401bb0 <puts@plt>
  43ca7c:	ldr	x0, [sp, #352]
  43ca80:	cmp	x0, #0x0
  43ca84:	b.eq	43cc30 <ferror@plt+0x3aeb0>  // b.none
  43ca88:	ldr	x1, [sp, #720]
  43ca8c:	ldr	x0, [sp, #776]
  43ca90:	sub	x1, x1, x0
  43ca94:	ldrsw	x0, [sp, #372]
  43ca98:	add	x0, x1, x0
  43ca9c:	ldr	x1, [sp, #352]
  43caa0:	add	x0, x1, x0
  43caa4:	ldr	x1, [sp, #344]
  43caa8:	cmp	x1, x0
  43caac:	b.cc	43cc30 <ferror@plt+0x3aeb0>  // b.lo, b.ul, b.last
  43cab0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43cab4:	add	x0, x0, #0x580
  43cab8:	ldr	x2, [x0]
  43cabc:	ldr	x1, [sp, #720]
  43cac0:	ldr	x0, [sp, #776]
  43cac4:	sub	x0, x1, x0
  43cac8:	ldr	x1, [sp, #352]
  43cacc:	add	x0, x1, x0
  43cad0:	ldr	w1, [sp, #372]
  43cad4:	blr	x2
  43cad8:	cmp	x0, #0x0
  43cadc:	b.ne	43cc30 <ferror@plt+0x3aeb0>  // b.any
  43cae0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43cae4:	add	x0, x0, #0x8a0
  43cae8:	bl	401d40 <gettext@plt>
  43caec:	bl	401cf0 <printf@plt>
  43caf0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43caf4:	add	x0, x0, #0x8b8
  43caf8:	bl	401d40 <gettext@plt>
  43cafc:	mov	x21, x0
  43cb00:	ldr	w0, [sp, #372]
  43cb04:	lsl	w19, w0, #1
  43cb08:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43cb0c:	add	x0, x0, #0x8c8
  43cb10:	bl	401d40 <gettext@plt>
  43cb14:	mov	x22, x0
  43cb18:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43cb1c:	add	x0, x0, #0x8d0
  43cb20:	bl	401d40 <gettext@plt>
  43cb24:	mov	x23, x0
  43cb28:	ldr	w0, [sp, #372]
  43cb2c:	lsl	w20, w0, #1
  43cb30:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43cb34:	add	x0, x0, #0x8d8
  43cb38:	bl	401d40 <gettext@plt>
  43cb3c:	mov	x5, x0
  43cb40:	mov	w4, w20
  43cb44:	mov	x3, x23
  43cb48:	mov	x2, x22
  43cb4c:	mov	w1, w19
  43cb50:	mov	x0, x21
  43cb54:	bl	401cf0 <printf@plt>
  43cb58:	ldr	x3, [sp, #344]
  43cb5c:	ldr	x2, [sp, #720]
  43cb60:	ldr	x1, [sp, #776]
  43cb64:	ldr	x0, [sp, #352]
  43cb68:	bl	43b940 <ferror@plt+0x39bc0>
  43cb6c:	str	x0, [sp, #720]
  43cb70:	mov	w0, #0xa                   	// #10
  43cb74:	bl	401d20 <putchar@plt>
  43cb78:	ldr	x0, [sp, #720]
  43cb7c:	cmn	x0, #0x1
  43cb80:	b.eq	43cd04 <ferror@plt+0x3af84>  // b.none
  43cb84:	ldr	x0, [sp, #352]
  43cb88:	cmp	x0, #0x0
  43cb8c:	b.eq	43cc28 <ferror@plt+0x3aea8>  // b.none
  43cb90:	ldr	x1, [sp, #720]
  43cb94:	ldr	x0, [sp, #776]
  43cb98:	sub	x1, x1, x0
  43cb9c:	ldrsw	x0, [sp, #372]
  43cba0:	add	x0, x1, x0
  43cba4:	ldr	x1, [sp, #352]
  43cba8:	add	x0, x1, x0
  43cbac:	ldr	x1, [sp, #344]
  43cbb0:	cmp	x1, x0
  43cbb4:	b.cc	43cc28 <ferror@plt+0x3aea8>  // b.lo, b.ul, b.last
  43cbb8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43cbbc:	add	x0, x0, #0x580
  43cbc0:	ldr	x2, [x0]
  43cbc4:	ldr	x1, [sp, #720]
  43cbc8:	ldr	x0, [sp, #776]
  43cbcc:	sub	x0, x1, x0
  43cbd0:	ldr	x1, [sp, #352]
  43cbd4:	add	x0, x1, x0
  43cbd8:	ldr	w1, [sp, #372]
  43cbdc:	blr	x2
  43cbe0:	mov	x1, x0
  43cbe4:	ldr	w0, [sp, #372]
  43cbe8:	lsl	w0, w0, #3
  43cbec:	sub	w0, w0, #0x1
  43cbf0:	lsr	x0, x1, x0
  43cbf4:	cmp	x0, #0x0
  43cbf8:	b.eq	43cc28 <ferror@plt+0x3aea8>  // b.none
  43cbfc:	ldr	x3, [sp, #344]
  43cc00:	ldr	x2, [sp, #720]
  43cc04:	ldr	x1, [sp, #776]
  43cc08:	ldr	x0, [sp, #352]
  43cc0c:	bl	43b940 <ferror@plt+0x39bc0>
  43cc10:	str	x0, [sp, #720]
  43cc14:	mov	w0, #0xa                   	// #10
  43cc18:	bl	401d20 <putchar@plt>
  43cc1c:	ldr	x0, [sp, #720]
  43cc20:	cmn	x0, #0x1
  43cc24:	b.eq	43cd0c <ferror@plt+0x3af8c>  // b.none
  43cc28:	mov	w0, #0xa                   	// #10
  43cc2c:	bl	401d20 <putchar@plt>
  43cc30:	ldr	x0, [sp, #352]
  43cc34:	cmp	x0, #0x0
  43cc38:	b.eq	43cd14 <ferror@plt+0x3af94>  // b.none
  43cc3c:	ldr	x1, [sp, #720]
  43cc40:	ldr	x0, [sp, #360]
  43cc44:	cmp	x1, x0
  43cc48:	b.cs	43cd14 <ferror@plt+0x3af94>  // b.hs, b.nlast
  43cc4c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43cc50:	add	x0, x0, #0x8e0
  43cc54:	bl	401d40 <gettext@plt>
  43cc58:	bl	401cf0 <printf@plt>
  43cc5c:	ldr	w0, [sp, #372]
  43cc60:	lsl	w19, w0, #1
  43cc64:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43cc68:	add	x0, x0, #0x8c8
  43cc6c:	bl	401d40 <gettext@plt>
  43cc70:	mov	x21, x0
  43cc74:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43cc78:	add	x0, x0, #0x8d0
  43cc7c:	bl	401d40 <gettext@plt>
  43cc80:	mov	x22, x0
  43cc84:	ldr	w0, [sp, #372]
  43cc88:	lsl	w20, w0, #1
  43cc8c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43cc90:	add	x0, x0, #0x8d8
  43cc94:	bl	401d40 <gettext@plt>
  43cc98:	mov	x5, x0
  43cc9c:	mov	w4, w20
  43cca0:	mov	x3, x22
  43cca4:	mov	x2, x21
  43cca8:	mov	w1, w19
  43ccac:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ccb0:	add	x0, x0, #0x8b8
  43ccb4:	bl	401cf0 <printf@plt>
  43ccb8:	b	43cce8 <ferror@plt+0x3af68>
  43ccbc:	ldr	x3, [sp, #344]
  43ccc0:	ldr	x2, [sp, #720]
  43ccc4:	ldr	x1, [sp, #776]
  43ccc8:	ldr	x0, [sp, #352]
  43cccc:	bl	43b940 <ferror@plt+0x39bc0>
  43ccd0:	str	x0, [sp, #720]
  43ccd4:	mov	w0, #0xa                   	// #10
  43ccd8:	bl	401d20 <putchar@plt>
  43ccdc:	ldr	x0, [sp, #720]
  43cce0:	cmn	x0, #0x1
  43cce4:	b.eq	43cd1c <ferror@plt+0x3af9c>  // b.none
  43cce8:	ldr	x1, [sp, #720]
  43ccec:	ldr	x0, [sp, #360]
  43ccf0:	cmp	x1, x0
  43ccf4:	b.cc	43ccbc <ferror@plt+0x3af3c>  // b.lo, b.ul, b.last
  43ccf8:	mov	w0, #0xa                   	// #10
  43ccfc:	bl	401d20 <putchar@plt>
  43cd00:	b	43cd20 <ferror@plt+0x3afa0>
  43cd04:	nop
  43cd08:	b	43cd20 <ferror@plt+0x3afa0>
  43cd0c:	nop
  43cd10:	b	43cd20 <ferror@plt+0x3afa0>
  43cd14:	nop
  43cd18:	b	43cd20 <ferror@plt+0x3afa0>
  43cd1c:	nop
  43cd20:	ldr	x0, [sp, #352]
  43cd24:	cmp	x0, #0x0
  43cd28:	b.eq	43cd34 <ferror@plt+0x3afb4>  // b.none
  43cd2c:	ldr	x0, [sp, #352]
  43cd30:	bl	401c10 <free@plt>
  43cd34:	ldr	w0, [sp, #732]
  43cd38:	b	43f03c <ferror@plt+0x3d2bc>
  43cd3c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43cd40:	add	x0, x0, #0x908
  43cd44:	ldr	x0, [x0]
  43cd48:	str	x0, [sp, #840]
  43cd4c:	b	43cfd4 <ferror@plt+0x3b254>
  43cd50:	ldr	x0, [sp, #840]
  43cd54:	ldr	x0, [x0]
  43cd58:	mov	x1, #0x32                  	// #50
  43cd5c:	movk	x1, #0x7000, lsl #16
  43cd60:	cmp	x0, x1
  43cd64:	b.eq	43cf84 <ferror@plt+0x3b204>  // b.none
  43cd68:	mov	x1, #0x32                  	// #50
  43cd6c:	movk	x1, #0x7000, lsl #16
  43cd70:	cmp	x0, x1
  43cd74:	b.hi	43cfc4 <ferror@plt+0x3b244>  // b.pmore
  43cd78:	mov	x1, #0x29                  	// #41
  43cd7c:	movk	x1, #0x7000, lsl #16
  43cd80:	cmp	x0, x1
  43cd84:	b.eq	43cef0 <ferror@plt+0x3b170>  // b.none
  43cd88:	mov	x1, #0x29                  	// #41
  43cd8c:	movk	x1, #0x7000, lsl #16
  43cd90:	cmp	x0, x1
  43cd94:	b.hi	43cfc4 <ferror@plt+0x3b244>  // b.pmore
  43cd98:	mov	x1, #0x13                  	// #19
  43cd9c:	movk	x1, #0x7000, lsl #16
  43cda0:	cmp	x0, x1
  43cda4:	b.eq	43cf64 <ferror@plt+0x3b1e4>  // b.none
  43cda8:	mov	x1, #0x13                  	// #19
  43cdac:	movk	x1, #0x7000, lsl #16
  43cdb0:	cmp	x0, x1
  43cdb4:	b.hi	43cfc4 <ferror@plt+0x3b244>  // b.pmore
  43cdb8:	mov	x1, #0x11                  	// #17
  43cdbc:	movk	x1, #0x7000, lsl #16
  43cdc0:	cmp	x0, x1
  43cdc4:	b.eq	43cf74 <ferror@plt+0x3b1f4>  // b.none
  43cdc8:	mov	x1, #0x11                  	// #17
  43cdcc:	movk	x1, #0x7000, lsl #16
  43cdd0:	cmp	x0, x1
  43cdd4:	b.hi	43cfc4 <ferror@plt+0x3b244>  // b.pmore
  43cdd8:	mov	x1, #0x10                  	// #16
  43cddc:	movk	x1, #0x7000, lsl #16
  43cde0:	cmp	x0, x1
  43cde4:	b.eq	43cee0 <ferror@plt+0x3b160>  // b.none
  43cde8:	mov	x1, #0x10                  	// #16
  43cdec:	movk	x1, #0x7000, lsl #16
  43cdf0:	cmp	x0, x1
  43cdf4:	b.hi	43cfc4 <ferror@plt+0x3b244>  // b.pmore
  43cdf8:	mov	x1, #0xb                   	// #11
  43cdfc:	movk	x1, #0x7000, lsl #16
  43ce00:	cmp	x0, x1
  43ce04:	b.eq	43cf34 <ferror@plt+0x3b1b4>  // b.none
  43ce08:	mov	x1, #0xb                   	// #11
  43ce0c:	movk	x1, #0x7000, lsl #16
  43ce10:	cmp	x0, x1
  43ce14:	b.hi	43cfc4 <ferror@plt+0x3b244>  // b.pmore
  43ce18:	mov	x1, #0xa                   	// #10
  43ce1c:	movk	x1, #0x7000, lsl #16
  43ce20:	cmp	x0, x1
  43ce24:	b.eq	43cf54 <ferror@plt+0x3b1d4>  // b.none
  43ce28:	mov	x1, #0xa                   	// #10
  43ce2c:	movk	x1, #0x7000, lsl #16
  43ce30:	cmp	x0, x1
  43ce34:	b.hi	43cfc4 <ferror@plt+0x3b244>  // b.pmore
  43ce38:	mov	x1, #0x9                   	// #9
  43ce3c:	movk	x1, #0x7000, lsl #16
  43ce40:	cmp	x0, x1
  43ce44:	b.eq	43ceac <ferror@plt+0x3b12c>  // b.none
  43ce48:	mov	x1, #0x9                   	// #9
  43ce4c:	movk	x1, #0x7000, lsl #16
  43ce50:	cmp	x0, x1
  43ce54:	b.hi	43cfc4 <ferror@plt+0x3b244>  // b.pmore
  43ce58:	mov	x1, #0x8                   	// #8
  43ce5c:	movk	x1, #0x7000, lsl #16
  43ce60:	cmp	x0, x1
  43ce64:	b.eq	43cf10 <ferror@plt+0x3b190>  // b.none
  43ce68:	mov	x1, #0x8                   	// #8
  43ce6c:	movk	x1, #0x7000, lsl #16
  43ce70:	cmp	x0, x1
  43ce74:	b.hi	43cfc4 <ferror@plt+0x3b244>  // b.pmore
  43ce78:	cmp	x0, #0x17
  43ce7c:	b.eq	43cfb4 <ferror@plt+0x3b234>  // b.none
  43ce80:	cmp	x0, #0x17
  43ce84:	b.hi	43cfc4 <ferror@plt+0x3b244>  // b.pmore
  43ce88:	cmp	x0, #0x14
  43ce8c:	b.eq	43cf94 <ferror@plt+0x3b214>  // b.none
  43ce90:	cmp	x0, #0x14
  43ce94:	b.hi	43cfc4 <ferror@plt+0x3b244>  // b.pmore
  43ce98:	cmp	x0, #0x2
  43ce9c:	b.eq	43cfa4 <ferror@plt+0x3b224>  // b.none
  43cea0:	cmp	x0, #0x3
  43cea4:	b.eq	43cf44 <ferror@plt+0x3b1c4>  // b.none
  43cea8:	b	43cfc4 <ferror@plt+0x3b244>
  43ceac:	ldr	x0, [sp, #840]
  43ceb0:	ldr	x3, [x0, #8]
  43ceb4:	ldr	x1, [sp, #824]
  43ceb8:	mov	x0, x1
  43cebc:	lsl	x0, x0, #2
  43cec0:	add	x0, x0, x1
  43cec4:	lsl	x0, x0, #2
  43cec8:	mov	x2, x0
  43cecc:	mov	x1, x3
  43ced0:	ldr	x0, [sp, #136]
  43ced4:	bl	41e63c <ferror@plt+0x1c8bc>
  43ced8:	str	x0, [sp, #832]
  43cedc:	b	43cfc8 <ferror@plt+0x3b248>
  43cee0:	ldr	x0, [sp, #840]
  43cee4:	ldr	x0, [x0, #8]
  43cee8:	str	x0, [sp, #824]
  43ceec:	b	43cfc8 <ferror@plt+0x3b248>
  43cef0:	ldr	x0, [sp, #840]
  43cef4:	ldr	x0, [x0, #8]
  43cef8:	mov	x2, #0x0                   	// #0
  43cefc:	mov	x1, x0
  43cf00:	ldr	x0, [sp, #136]
  43cf04:	bl	41e63c <ferror@plt+0x1c8bc>
  43cf08:	str	x0, [sp, #808]
  43cf0c:	b	43cfc8 <ferror@plt+0x3b248>
  43cf10:	ldr	x0, [sp, #840]
  43cf14:	ldr	x1, [x0, #8]
  43cf18:	ldr	x0, [sp, #816]
  43cf1c:	lsl	x0, x0, #2
  43cf20:	mov	x2, x0
  43cf24:	ldr	x0, [sp, #136]
  43cf28:	bl	41e63c <ferror@plt+0x1c8bc>
  43cf2c:	str	x0, [sp, #800]
  43cf30:	b	43cfc8 <ferror@plt+0x3b248>
  43cf34:	ldr	x0, [sp, #840]
  43cf38:	ldr	x0, [x0, #8]
  43cf3c:	str	x0, [sp, #816]
  43cf40:	b	43cfc8 <ferror@plt+0x3b248>
  43cf44:	ldr	x0, [sp, #840]
  43cf48:	ldr	x0, [x0, #8]
  43cf4c:	str	x0, [sp, #776]
  43cf50:	b	43cfc8 <ferror@plt+0x3b248>
  43cf54:	ldr	x0, [sp, #840]
  43cf58:	ldr	x0, [x0, #8]
  43cf5c:	str	x0, [sp, #752]
  43cf60:	b	43cfc8 <ferror@plt+0x3b248>
  43cf64:	ldr	x0, [sp, #840]
  43cf68:	ldr	x0, [x0, #8]
  43cf6c:	str	x0, [sp, #744]
  43cf70:	b	43cfc8 <ferror@plt+0x3b248>
  43cf74:	ldr	x0, [sp, #840]
  43cf78:	ldr	x0, [x0, #8]
  43cf7c:	str	x0, [sp, #736]
  43cf80:	b	43cfc8 <ferror@plt+0x3b248>
  43cf84:	ldr	x0, [sp, #840]
  43cf88:	ldr	x0, [x0, #8]
  43cf8c:	str	x0, [sp, #768]
  43cf90:	b	43cfc8 <ferror@plt+0x3b248>
  43cf94:	ldr	x0, [sp, #840]
  43cf98:	ldr	x0, [x0, #8]
  43cf9c:	str	x0, [sp, #784]
  43cfa0:	b	43cfc8 <ferror@plt+0x3b248>
  43cfa4:	ldr	x0, [sp, #840]
  43cfa8:	ldr	x0, [x0, #8]
  43cfac:	str	x0, [sp, #792]
  43cfb0:	b	43cfc8 <ferror@plt+0x3b248>
  43cfb4:	ldr	x0, [sp, #840]
  43cfb8:	ldr	x0, [x0, #8]
  43cfbc:	str	x0, [sp, #760]
  43cfc0:	b	43cfc8 <ferror@plt+0x3b248>
  43cfc4:	nop
  43cfc8:	ldr	x0, [sp, #840]
  43cfcc:	add	x0, x0, #0x10
  43cfd0:	str	x0, [sp, #840]
  43cfd4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43cfd8:	add	x0, x0, #0x908
  43cfdc:	ldr	x1, [x0]
  43cfe0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43cfe4:	add	x0, x0, #0x738
  43cfe8:	ldr	x0, [x0]
  43cfec:	lsl	x0, x0, #4
  43cff0:	add	x0, x1, x0
  43cff4:	ldr	x1, [sp, #840]
  43cff8:	cmp	x1, x0
  43cffc:	b.cs	43d010 <ferror@plt+0x3b290>  // b.hs, b.nlast
  43d000:	ldr	x0, [sp, #840]
  43d004:	ldr	x0, [x0]
  43d008:	cmp	x0, #0x0
  43d00c:	b.ne	43cd50 <ferror@plt+0x3afd0>  // b.any
  43d010:	ldr	x0, [sp, #832]
  43d014:	cmp	x0, #0x0
  43d018:	b.eq	43d420 <ferror@plt+0x3b6a0>  // b.none
  43d01c:	ldr	x0, [sp, #824]
  43d020:	cmp	x0, #0x0
  43d024:	b.eq	43d420 <ferror@plt+0x3b6a0>  // b.none
  43d028:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43d02c:	add	x0, x0, #0x91c
  43d030:	ldr	w0, [x0]
  43d034:	cmp	w0, #0x0
  43d038:	b.eq	43d420 <ferror@plt+0x3b6a0>  // b.none
  43d03c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d040:	add	x0, x0, #0x8f8
  43d044:	bl	401d40 <gettext@plt>
  43d048:	mov	x5, x0
  43d04c:	mov	x4, #0x14                  	// #20
  43d050:	ldr	x3, [sp, #824]
  43d054:	ldr	x2, [sp, #832]
  43d058:	ldr	x1, [sp, #136]
  43d05c:	mov	x0, #0x0                   	// #0
  43d060:	bl	40e704 <ferror@plt+0xc984>
  43d064:	str	x0, [sp, #600]
  43d068:	ldr	x0, [sp, #600]
  43d06c:	cmp	x0, #0x0
  43d070:	b.eq	43d41c <ferror@plt+0x3b69c>  // b.none
  43d074:	ldr	x2, [sp, #824]
  43d078:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d07c:	add	x1, x0, #0x910
  43d080:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d084:	add	x0, x0, #0x940
  43d088:	bl	401920 <ngettext@plt>
  43d08c:	ldr	x1, [sp, #824]
  43d090:	bl	401cf0 <printf@plt>
  43d094:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d098:	add	x0, x0, #0x970
  43d09c:	bl	401d40 <gettext@plt>
  43d0a0:	mov	x2, x0
  43d0a4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43d0a8:	add	x0, x0, #0x708
  43d0ac:	ldr	x0, [x0]
  43d0b0:	mov	x1, x0
  43d0b4:	mov	x0, x2
  43d0b8:	bl	401950 <fputs@plt>
  43d0bc:	str	xzr, [sp, #712]
  43d0c0:	b	43d400 <ferror@plt+0x3b680>
  43d0c4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d0c8:	add	x0, x0, #0x580
  43d0cc:	ldr	x2, [x0]
  43d0d0:	ldr	x1, [sp, #712]
  43d0d4:	mov	x0, x1
  43d0d8:	lsl	x0, x0, #2
  43d0dc:	add	x0, x0, x1
  43d0e0:	lsl	x0, x0, #2
  43d0e4:	mov	x1, x0
  43d0e8:	ldr	x0, [sp, #600]
  43d0ec:	add	x0, x0, x1
  43d0f0:	mov	w1, #0x4                   	// #4
  43d0f4:	blr	x2
  43d0f8:	str	x0, [sp, #152]
  43d0fc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d100:	add	x0, x0, #0x580
  43d104:	ldr	x2, [x0]
  43d108:	ldr	x1, [sp, #712]
  43d10c:	mov	x0, x1
  43d110:	lsl	x0, x0, #2
  43d114:	add	x0, x0, x1
  43d118:	lsl	x0, x0, #2
  43d11c:	mov	x1, x0
  43d120:	ldr	x0, [sp, #600]
  43d124:	add	x0, x0, x1
  43d128:	add	x0, x0, #0x4
  43d12c:	mov	w1, #0x4                   	// #4
  43d130:	blr	x2
  43d134:	str	x0, [sp, #336]
  43d138:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d13c:	add	x0, x0, #0x580
  43d140:	ldr	x2, [x0]
  43d144:	ldr	x1, [sp, #712]
  43d148:	mov	x0, x1
  43d14c:	lsl	x0, x0, #2
  43d150:	add	x0, x0, x1
  43d154:	lsl	x0, x0, #2
  43d158:	mov	x1, x0
  43d15c:	ldr	x0, [sp, #600]
  43d160:	add	x0, x0, x1
  43d164:	add	x0, x0, #0x8
  43d168:	mov	w1, #0x4                   	// #4
  43d16c:	blr	x2
  43d170:	str	x0, [sp, #168]
  43d174:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d178:	add	x0, x0, #0x580
  43d17c:	ldr	x2, [x0]
  43d180:	ldr	x1, [sp, #712]
  43d184:	mov	x0, x1
  43d188:	lsl	x0, x0, #2
  43d18c:	add	x0, x0, x1
  43d190:	lsl	x0, x0, #2
  43d194:	mov	x1, x0
  43d198:	ldr	x0, [sp, #600]
  43d19c:	add	x0, x0, x1
  43d1a0:	add	x0, x0, #0xc
  43d1a4:	mov	w1, #0x4                   	// #4
  43d1a8:	blr	x2
  43d1ac:	str	x0, [sp, #176]
  43d1b0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d1b4:	add	x0, x0, #0x580
  43d1b8:	ldr	x2, [x0]
  43d1bc:	ldr	x1, [sp, #712]
  43d1c0:	mov	x0, x1
  43d1c4:	lsl	x0, x0, #2
  43d1c8:	add	x0, x0, x1
  43d1cc:	lsl	x0, x0, #2
  43d1d0:	mov	x1, x0
  43d1d4:	ldr	x0, [sp, #600]
  43d1d8:	add	x0, x0, x1
  43d1dc:	add	x0, x0, #0x10
  43d1e0:	mov	w1, #0x4                   	// #4
  43d1e4:	blr	x2
  43d1e8:	str	x0, [sp, #184]
  43d1ec:	add	x0, sp, #0x150
  43d1f0:	bl	401af0 <gmtime@plt>
  43d1f4:	str	x0, [sp, #592]
  43d1f8:	ldr	x0, [sp, #592]
  43d1fc:	ldr	w0, [x0, #20]
  43d200:	add	w1, w0, #0x76c
  43d204:	ldr	x0, [sp, #592]
  43d208:	ldr	w0, [x0, #16]
  43d20c:	add	w2, w0, #0x1
  43d210:	ldr	x0, [sp, #592]
  43d214:	ldr	w3, [x0, #12]
  43d218:	ldr	x0, [sp, #592]
  43d21c:	ldr	w4, [x0, #8]
  43d220:	ldr	x0, [sp, #592]
  43d224:	ldr	w5, [x0, #4]
  43d228:	ldr	x0, [sp, #592]
  43d22c:	ldr	w0, [x0]
  43d230:	add	x8, sp, #0xc0
  43d234:	str	w0, [sp]
  43d238:	mov	w7, w5
  43d23c:	mov	w6, w4
  43d240:	mov	w5, w3
  43d244:	mov	w4, w2
  43d248:	mov	w3, w1
  43d24c:	adrp	x0, 496000 <warn@@Base+0x2702c>
  43d250:	add	x2, x0, #0xe98
  43d254:	mov	x1, #0x80                  	// #128
  43d258:	mov	x0, x8
  43d25c:	bl	401a20 <snprintf@plt>
  43d260:	ldr	x1, [sp, #712]
  43d264:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d268:	add	x0, x0, #0x9b8
  43d26c:	bl	401cf0 <printf@plt>
  43d270:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43d274:	add	x0, x0, #0x740
  43d278:	ldr	x0, [x0]
  43d27c:	cmp	x0, #0x0
  43d280:	b.eq	43d2c0 <ferror@plt+0x3b540>  // b.none
  43d284:	ldr	x1, [sp, #152]
  43d288:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43d28c:	add	x0, x0, #0x748
  43d290:	ldr	x0, [x0]
  43d294:	cmp	x1, x0
  43d298:	b.cs	43d2c0 <ferror@plt+0x3b540>  // b.hs, b.nlast
  43d29c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43d2a0:	add	x0, x0, #0x740
  43d2a4:	ldr	x1, [x0]
  43d2a8:	ldr	x0, [sp, #152]
  43d2ac:	add	x0, x1, x0
  43d2b0:	mov	x1, x0
  43d2b4:	mov	w0, #0x14                  	// #20
  43d2b8:	bl	40ebc4 <ferror@plt+0xce44>
  43d2bc:	b	43d2e0 <ferror@plt+0x3b560>
  43d2c0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d2c4:	add	x0, x0, #0x9c0
  43d2c8:	bl	401d40 <gettext@plt>
  43d2cc:	mov	x2, x0
  43d2d0:	ldr	x0, [sp, #152]
  43d2d4:	mov	x1, x0
  43d2d8:	mov	x0, x2
  43d2dc:	bl	401cf0 <printf@plt>
  43d2e0:	ldr	x1, [sp, #168]
  43d2e4:	ldr	x2, [sp, #176]
  43d2e8:	add	x0, sp, #0xc0
  43d2ec:	mov	x3, x2
  43d2f0:	mov	x2, x1
  43d2f4:	mov	x1, x0
  43d2f8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d2fc:	add	x0, x0, #0x9d0
  43d300:	bl	401cf0 <printf@plt>
  43d304:	ldr	x0, [sp, #184]
  43d308:	cmp	x0, #0x0
  43d30c:	b.ne	43d324 <ferror@plt+0x3b5a4>  // b.any
  43d310:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d314:	add	x0, x0, #0x9e8
  43d318:	bl	401d40 <gettext@plt>
  43d31c:	bl	401bb0 <puts@plt>
  43d320:	b	43d3f4 <ferror@plt+0x3b674>
  43d324:	ldr	x0, [sp, #184]
  43d328:	str	w0, [sp, #708]
  43d32c:	str	xzr, [sp, #696]
  43d330:	b	43d3bc <ferror@plt+0x3b63c>
  43d334:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  43d338:	add	x1, x0, #0xfb0
  43d33c:	ldr	x0, [sp, #696]
  43d340:	lsl	x0, x0, #4
  43d344:	add	x0, x1, x0
  43d348:	ldr	w1, [x0, #8]
  43d34c:	ldr	w0, [sp, #708]
  43d350:	and	w0, w1, w0
  43d354:	cmp	w0, #0x0
  43d358:	b.eq	43d3b0 <ferror@plt+0x3b630>  // b.none
  43d35c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  43d360:	add	x1, x0, #0xfb0
  43d364:	ldr	x0, [sp, #696]
  43d368:	lsl	x0, x0, #4
  43d36c:	add	x0, x1, x0
  43d370:	ldr	x2, [x0]
  43d374:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43d378:	add	x0, x0, #0x708
  43d37c:	ldr	x0, [x0]
  43d380:	mov	x1, x0
  43d384:	mov	x0, x2
  43d388:	bl	401950 <fputs@plt>
  43d38c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  43d390:	add	x1, x0, #0xfb0
  43d394:	ldr	x0, [sp, #696]
  43d398:	lsl	x0, x0, #4
  43d39c:	add	x0, x1, x0
  43d3a0:	ldr	w0, [x0, #8]
  43d3a4:	ldr	w1, [sp, #708]
  43d3a8:	eor	w0, w1, w0
  43d3ac:	str	w0, [sp, #708]
  43d3b0:	ldr	x0, [sp, #696]
  43d3b4:	add	x0, x0, #0x1
  43d3b8:	str	x0, [sp, #696]
  43d3bc:	ldr	x0, [sp, #696]
  43d3c0:	cmp	x0, #0x5
  43d3c4:	b.ls	43d334 <ferror@plt+0x3b5b4>  // b.plast
  43d3c8:	ldr	w0, [sp, #708]
  43d3cc:	cmp	w0, #0x0
  43d3d0:	b.eq	43d3e8 <ferror@plt+0x3b668>  // b.none
  43d3d4:	ldr	w0, [sp, #708]
  43d3d8:	mov	w1, w0
  43d3dc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d3e0:	add	x0, x0, #0x9f0
  43d3e4:	bl	401cf0 <printf@plt>
  43d3e8:	adrp	x0, 474000 <warn@@Base+0x502c>
  43d3ec:	add	x0, x0, #0x9a0
  43d3f0:	bl	401bb0 <puts@plt>
  43d3f4:	ldr	x0, [sp, #712]
  43d3f8:	add	x0, x0, #0x1
  43d3fc:	str	x0, [sp, #712]
  43d400:	ldr	x1, [sp, #712]
  43d404:	ldr	x0, [sp, #824]
  43d408:	cmp	x1, x0
  43d40c:	b.cc	43d0c4 <ferror@plt+0x3b344>  // b.lo, b.ul, b.last
  43d410:	ldr	x0, [sp, #600]
  43d414:	bl	401c10 <free@plt>
  43d418:	b	43d420 <ferror@plt+0x3b6a0>
  43d41c:	str	wzr, [sp, #732]
  43d420:	ldr	x0, [sp, #808]
  43d424:	cmp	x0, #0x0
  43d428:	b.eq	43e108 <ferror@plt+0x3c388>  // b.none
  43d42c:	ldr	x0, [sp, #136]
  43d430:	ldr	x0, [x0, #112]
  43d434:	str	x0, [sp, #616]
  43d438:	mov	w1, #0xd                   	// #13
  43d43c:	movk	w1, #0x7000, lsl #16
  43d440:	ldr	x0, [sp, #136]
  43d444:	bl	40f2f0 <ferror@plt+0xd570>
  43d448:	str	x0, [sp, #616]
  43d44c:	ldr	x0, [sp, #616]
  43d450:	cmp	x0, #0x0
  43d454:	b.ne	43d470 <ferror@plt+0x3b6f0>  // b.any
  43d458:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d45c:	add	x0, x0, #0x9f8
  43d460:	bl	401d40 <gettext@plt>
  43d464:	bl	46eed4 <error@@Base>
  43d468:	mov	w0, #0x0                   	// #0
  43d46c:	b	43f03c <ferror@plt+0x3d2bc>
  43d470:	ldr	x0, [sp, #616]
  43d474:	ldr	x0, [x0, #32]
  43d478:	cmp	x0, #0x7
  43d47c:	b.hi	43d498 <ferror@plt+0x3b718>  // b.pmore
  43d480:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d484:	add	x0, x0, #0xa18
  43d488:	bl	401d40 <gettext@plt>
  43d48c:	bl	46eed4 <error@@Base>
  43d490:	mov	w0, #0x0                   	// #0
  43d494:	b	43f03c <ferror@plt+0x3d2bc>
  43d498:	ldr	x0, [sp, #616]
  43d49c:	ldr	x19, [x0, #32]
  43d4a0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d4a4:	add	x0, x0, #0xa40
  43d4a8:	bl	401d40 <gettext@plt>
  43d4ac:	mov	x5, x0
  43d4b0:	mov	x4, x19
  43d4b4:	mov	x3, #0x1                   	// #1
  43d4b8:	ldr	x2, [sp, #808]
  43d4bc:	ldr	x1, [sp, #136]
  43d4c0:	mov	x0, #0x0                   	// #0
  43d4c4:	bl	40e704 <ferror@plt+0xc984>
  43d4c8:	str	x0, [sp, #584]
  43d4cc:	ldr	x0, [sp, #584]
  43d4d0:	cmp	x0, #0x0
  43d4d4:	b.eq	43e104 <ferror@plt+0x3c384>  // b.none
  43d4d8:	ldr	x0, [sp, #616]
  43d4dc:	ldr	x0, [x0, #32]
  43d4e0:	lsr	x0, x0, #3
  43d4e4:	mov	x1, #0x10                  	// #16
  43d4e8:	bl	46d8cc <ferror@plt+0x6bb4c>
  43d4ec:	str	x0, [sp, #576]
  43d4f0:	ldr	x0, [sp, #576]
  43d4f4:	cmp	x0, #0x0
  43d4f8:	b.ne	43d514 <ferror@plt+0x3b794>  // b.any
  43d4fc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d500:	add	x0, x0, #0xa48
  43d504:	bl	401d40 <gettext@plt>
  43d508:	bl	46eed4 <error@@Base>
  43d50c:	mov	w0, #0x0                   	// #0
  43d510:	b	43f03c <ferror@plt+0x3d2bc>
  43d514:	str	wzr, [sp, #684]
  43d518:	str	xzr, [sp, #688]
  43d51c:	ldr	x0, [sp, #576]
  43d520:	str	x0, [sp, #672]
  43d524:	ldr	x0, [sp, #616]
  43d528:	ldr	x0, [x0, #32]
  43d52c:	lsr	x0, x0, #3
  43d530:	lsl	x0, x0, #4
  43d534:	ldr	x1, [sp, #576]
  43d538:	add	x0, x1, x0
  43d53c:	str	x0, [sp, #568]
  43d540:	b	43d680 <ferror@plt+0x3b900>
  43d544:	ldr	x1, [sp, #584]
  43d548:	ldr	x0, [sp, #688]
  43d54c:	add	x0, x1, x0
  43d550:	str	x0, [sp, #536]
  43d554:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d558:	add	x0, x0, #0x580
  43d55c:	ldr	x2, [x0]
  43d560:	ldr	x0, [sp, #536]
  43d564:	mov	w1, #0x1                   	// #1
  43d568:	blr	x2
  43d56c:	and	w1, w0, #0xff
  43d570:	ldr	x0, [sp, #672]
  43d574:	strb	w1, [x0]
  43d578:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d57c:	add	x0, x0, #0x580
  43d580:	ldr	x2, [x0]
  43d584:	ldr	x0, [sp, #536]
  43d588:	add	x0, x0, #0x1
  43d58c:	mov	w1, #0x1                   	// #1
  43d590:	blr	x2
  43d594:	and	w1, w0, #0xff
  43d598:	ldr	x0, [sp, #672]
  43d59c:	strb	w1, [x0, #1]
  43d5a0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d5a4:	add	x0, x0, #0x580
  43d5a8:	ldr	x2, [x0]
  43d5ac:	ldr	x0, [sp, #536]
  43d5b0:	add	x0, x0, #0x2
  43d5b4:	mov	w1, #0x2                   	// #2
  43d5b8:	blr	x2
  43d5bc:	and	w1, w0, #0xffff
  43d5c0:	ldr	x0, [sp, #672]
  43d5c4:	strh	w1, [x0, #2]
  43d5c8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d5cc:	add	x0, x0, #0x580
  43d5d0:	ldr	x2, [x0]
  43d5d4:	ldr	x0, [sp, #536]
  43d5d8:	add	x0, x0, #0x4
  43d5dc:	mov	w1, #0x4                   	// #4
  43d5e0:	blr	x2
  43d5e4:	mov	x1, x0
  43d5e8:	ldr	x0, [sp, #672]
  43d5ec:	str	x1, [x0, #8]
  43d5f0:	ldr	x0, [sp, #672]
  43d5f4:	ldrb	w0, [x0, #1]
  43d5f8:	cmp	w0, #0x7
  43d5fc:	b.ls	43d624 <ferror@plt+0x3b8a4>  // b.plast
  43d600:	ldr	x0, [sp, #672]
  43d604:	ldrb	w0, [x0, #1]
  43d608:	and	x1, x0, #0xff
  43d60c:	ldr	x0, [sp, #688]
  43d610:	add	x1, x1, x0
  43d614:	ldr	x0, [sp, #616]
  43d618:	ldr	x0, [x0, #32]
  43d61c:	cmp	x1, x0
  43d620:	b.ls	43d650 <ferror@plt+0x3b8d0>  // b.plast
  43d624:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d628:	add	x0, x0, #0xa80
  43d62c:	bl	401d40 <gettext@plt>
  43d630:	mov	x2, x0
  43d634:	ldr	x0, [sp, #672]
  43d638:	ldrb	w0, [x0, #1]
  43d63c:	mov	w1, w0
  43d640:	mov	x0, x2
  43d644:	bl	46eed4 <error@@Base>
  43d648:	mov	w0, #0x0                   	// #0
  43d64c:	b	43f03c <ferror@plt+0x3d2bc>
  43d650:	ldr	x0, [sp, #672]
  43d654:	ldrb	w0, [x0, #1]
  43d658:	and	x0, x0, #0xff
  43d65c:	ldr	x1, [sp, #688]
  43d660:	add	x0, x1, x0
  43d664:	str	x0, [sp, #688]
  43d668:	ldr	x0, [sp, #672]
  43d66c:	add	x0, x0, #0x10
  43d670:	str	x0, [sp, #672]
  43d674:	ldr	w0, [sp, #684]
  43d678:	add	w0, w0, #0x1
  43d67c:	str	w0, [sp, #684]
  43d680:	ldr	x0, [sp, #616]
  43d684:	ldr	x0, [x0, #32]
  43d688:	sub	x0, x0, #0x8
  43d68c:	ldr	x1, [sp, #688]
  43d690:	cmp	x1, x0
  43d694:	b.ls	43d544 <ferror@plt+0x3b7c4>  // b.plast
  43d698:	ldrsw	x0, [sp, #684]
  43d69c:	mov	x2, x0
  43d6a0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d6a4:	add	x1, x0, #0xaa8
  43d6a8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d6ac:	add	x0, x0, #0xad0
  43d6b0:	bl	401920 <ngettext@plt>
  43d6b4:	mov	x19, x0
  43d6b8:	ldr	x1, [sp, #616]
  43d6bc:	ldr	x0, [sp, #136]
  43d6c0:	bl	40ee18 <ferror@plt+0xd098>
  43d6c4:	ldr	w2, [sp, #684]
  43d6c8:	mov	x1, x0
  43d6cc:	mov	x0, x19
  43d6d0:	bl	401cf0 <printf@plt>
  43d6d4:	ldr	x0, [sp, #576]
  43d6d8:	str	x0, [sp, #672]
  43d6dc:	str	xzr, [sp, #688]
  43d6e0:	b	43e0e4 <ferror@plt+0x3c364>
  43d6e4:	ldr	x0, [sp, #672]
  43d6e8:	ldrb	w0, [x0]
  43d6ec:	cmp	w0, #0xa
  43d6f0:	b.eq	43df94 <ferror@plt+0x3c214>  // b.none
  43d6f4:	cmp	w0, #0xa
  43d6f8:	b.gt	43dfc4 <ferror@plt+0x3c244>
  43d6fc:	cmp	w0, #0x9
  43d700:	b.eq	43df64 <ferror@plt+0x3c1e4>  // b.none
  43d704:	cmp	w0, #0x9
  43d708:	b.gt	43dfc4 <ferror@plt+0x3c244>
  43d70c:	cmp	w0, #0x8
  43d710:	b.eq	43decc <ferror@plt+0x3c14c>  // b.none
  43d714:	cmp	w0, #0x8
  43d718:	b.gt	43dfc4 <ferror@plt+0x3c244>
  43d71c:	cmp	w0, #0x7
  43d720:	b.eq	43de34 <ferror@plt+0x3c0b4>  // b.none
  43d724:	cmp	w0, #0x7
  43d728:	b.gt	43dfc4 <ferror@plt+0x3c244>
  43d72c:	cmp	w0, #0x6
  43d730:	b.eq	43de0c <ferror@plt+0x3c08c>  // b.none
  43d734:	cmp	w0, #0x6
  43d738:	b.gt	43dfc4 <ferror@plt+0x3c244>
  43d73c:	cmp	w0, #0x5
  43d740:	b.eq	43dde4 <ferror@plt+0x3c064>  // b.none
  43d744:	cmp	w0, #0x5
  43d748:	b.gt	43dfc4 <ferror@plt+0x3c244>
  43d74c:	cmp	w0, #0x4
  43d750:	b.eq	43dcdc <ferror@plt+0x3bf5c>  // b.none
  43d754:	cmp	w0, #0x4
  43d758:	b.gt	43dfc4 <ferror@plt+0x3c244>
  43d75c:	cmp	w0, #0x3
  43d760:	b.eq	43dc0c <ferror@plt+0x3be8c>  // b.none
  43d764:	cmp	w0, #0x3
  43d768:	b.gt	43dfc4 <ferror@plt+0x3c244>
  43d76c:	cmp	w0, #0x2
  43d770:	b.eq	43daa4 <ferror@plt+0x3bd24>  // b.none
  43d774:	cmp	w0, #0x2
  43d778:	b.gt	43dfc4 <ferror@plt+0x3c244>
  43d77c:	cmp	w0, #0x0
  43d780:	b.eq	43d790 <ferror@plt+0x3ba10>  // b.none
  43d784:	cmp	w0, #0x1
  43d788:	b.eq	43d7b8 <ferror@plt+0x3ba38>  // b.none
  43d78c:	b	43dfc4 <ferror@plt+0x3c244>
  43d790:	ldr	x0, [sp, #672]
  43d794:	ldrh	w0, [x0, #2]
  43d798:	mov	w1, w0
  43d79c:	ldr	x0, [sp, #672]
  43d7a0:	ldr	x0, [x0, #8]
  43d7a4:	mov	x2, x0
  43d7a8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d7ac:	add	x0, x0, #0xaf8
  43d7b0:	bl	401cf0 <printf@plt>
  43d7b4:	b	43e01c <ferror@plt+0x3c29c>
  43d7b8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d7bc:	add	x0, x0, #0xb10
  43d7c0:	bl	401cf0 <printf@plt>
  43d7c4:	ldr	x0, [sp, #136]
  43d7c8:	ldrh	w0, [x0, #82]
  43d7cc:	cmp	w0, #0x8
  43d7d0:	b.ne	43d924 <ferror@plt+0x3bba4>  // b.any
  43d7d4:	ldr	x0, [sp, #672]
  43d7d8:	add	x0, x0, #0x20
  43d7dc:	ldr	x1, [sp, #568]
  43d7e0:	cmp	x1, x0
  43d7e4:	b.cs	43d810 <ferror@plt+0x3ba90>  // b.hs, b.nlast
  43d7e8:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43d7ec:	add	x0, x0, #0x790
  43d7f0:	bl	401d40 <gettext@plt>
  43d7f4:	bl	401cf0 <printf@plt>
  43d7f8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d7fc:	add	x0, x0, #0xb20
  43d800:	bl	401d40 <gettext@plt>
  43d804:	bl	46eed4 <error@@Base>
  43d808:	str	wzr, [sp, #684]
  43d80c:	b	43e01c <ferror@plt+0x3c29c>
  43d810:	ldr	x0, [sp, #672]
  43d814:	add	x0, x0, #0x10
  43d818:	str	x0, [sp, #552]
  43d81c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d820:	add	x0, x0, #0x580
  43d824:	ldr	x2, [x0]
  43d828:	ldr	x0, [sp, #552]
  43d82c:	mov	w1, #0x4                   	// #4
  43d830:	blr	x2
  43d834:	str	x0, [sp, #192]
  43d838:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d83c:	add	x0, x0, #0x580
  43d840:	ldr	x2, [x0]
  43d844:	ldr	x0, [sp, #552]
  43d848:	add	x0, x0, #0x4
  43d84c:	mov	w1, #0x4                   	// #4
  43d850:	blr	x2
  43d854:	str	x0, [sp, #200]
  43d858:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d85c:	add	x0, x0, #0x580
  43d860:	ldr	x2, [x0]
  43d864:	ldr	x0, [sp, #552]
  43d868:	add	x0, x0, #0x8
  43d86c:	mov	w1, #0x4                   	// #4
  43d870:	blr	x2
  43d874:	str	x0, [sp, #208]
  43d878:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d87c:	add	x0, x0, #0x580
  43d880:	ldr	x2, [x0]
  43d884:	ldr	x0, [sp, #552]
  43d888:	add	x0, x0, #0xc
  43d88c:	mov	w1, #0x4                   	// #4
  43d890:	blr	x2
  43d894:	str	x0, [sp, #216]
  43d898:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d89c:	add	x0, x0, #0x580
  43d8a0:	ldr	x2, [x0]
  43d8a4:	ldr	x0, [sp, #552]
  43d8a8:	add	x0, x0, #0x10
  43d8ac:	mov	w1, #0x4                   	// #4
  43d8b0:	blr	x2
  43d8b4:	str	x0, [sp, #224]
  43d8b8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d8bc:	add	x0, x0, #0x580
  43d8c0:	ldr	x2, [x0]
  43d8c4:	ldr	x0, [sp, #552]
  43d8c8:	add	x0, x0, #0x14
  43d8cc:	mov	w1, #0x4                   	// #4
  43d8d0:	blr	x2
  43d8d4:	str	x0, [sp, #232]
  43d8d8:	ldr	x0, [sp, #192]
  43d8dc:	ldr	x1, [sp, #232]
  43d8e0:	mov	x2, x1
  43d8e4:	mov	x1, x0
  43d8e8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d8ec:	add	x0, x0, #0xb40
  43d8f0:	bl	401cf0 <printf@plt>
  43d8f4:	ldr	x0, [sp, #200]
  43d8f8:	ldr	x1, [sp, #208]
  43d8fc:	ldr	x2, [sp, #216]
  43d900:	ldr	x3, [sp, #224]
  43d904:	mov	x4, x3
  43d908:	mov	x3, x2
  43d90c:	mov	x2, x1
  43d910:	mov	x1, x0
  43d914:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d918:	add	x0, x0, #0xb58
  43d91c:	bl	401cf0 <printf@plt>
  43d920:	b	43da94 <ferror@plt+0x3bd14>
  43d924:	ldr	x0, [sp, #672]
  43d928:	add	x0, x0, #0x20
  43d92c:	ldr	x1, [sp, #568]
  43d930:	cmp	x1, x0
  43d934:	b.cs	43d960 <ferror@plt+0x3bbe0>  // b.hs, b.nlast
  43d938:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  43d93c:	add	x0, x0, #0x790
  43d940:	bl	401d40 <gettext@plt>
  43d944:	bl	401cf0 <printf@plt>
  43d948:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43d94c:	add	x0, x0, #0xb20
  43d950:	bl	401d40 <gettext@plt>
  43d954:	bl	46eed4 <error@@Base>
  43d958:	str	wzr, [sp, #684]
  43d95c:	b	43e01c <ferror@plt+0x3c29c>
  43d960:	ldr	x0, [sp, #672]
  43d964:	add	x0, x0, #0x10
  43d968:	str	x0, [sp, #560]
  43d96c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d970:	add	x0, x0, #0x580
  43d974:	ldr	x2, [x0]
  43d978:	ldr	x0, [sp, #560]
  43d97c:	mov	w1, #0x4                   	// #4
  43d980:	blr	x2
  43d984:	str	x0, [sp, #192]
  43d988:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d98c:	add	x0, x0, #0x580
  43d990:	ldr	x2, [x0]
  43d994:	ldr	x0, [sp, #560]
  43d998:	add	x0, x0, #0x8
  43d99c:	mov	w1, #0x4                   	// #4
  43d9a0:	blr	x2
  43d9a4:	str	x0, [sp, #208]
  43d9a8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d9ac:	add	x0, x0, #0x580
  43d9b0:	ldr	x2, [x0]
  43d9b4:	ldr	x0, [sp, #560]
  43d9b8:	add	x0, x0, #0xc
  43d9bc:	mov	w1, #0x4                   	// #4
  43d9c0:	blr	x2
  43d9c4:	str	x0, [sp, #216]
  43d9c8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d9cc:	add	x0, x0, #0x580
  43d9d0:	ldr	x2, [x0]
  43d9d4:	ldr	x0, [sp, #560]
  43d9d8:	add	x0, x0, #0x10
  43d9dc:	mov	w1, #0x4                   	// #4
  43d9e0:	blr	x2
  43d9e4:	str	x0, [sp, #224]
  43d9e8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43d9ec:	add	x0, x0, #0x580
  43d9f0:	ldr	x2, [x0]
  43d9f4:	ldr	x0, [sp, #560]
  43d9f8:	add	x0, x0, #0x14
  43d9fc:	mov	w1, #0x4                   	// #4
  43da00:	blr	x2
  43da04:	str	x0, [sp, #232]
  43da08:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43da0c:	add	x0, x0, #0x580
  43da10:	ldr	x2, [x0]
  43da14:	ldr	x0, [sp, #560]
  43da18:	add	x0, x0, #0x18
  43da1c:	mov	w1, #0x8                   	// #8
  43da20:	blr	x2
  43da24:	str	x0, [sp, #240]
  43da28:	ldr	x0, [sp, #192]
  43da2c:	mov	x1, x0
  43da30:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43da34:	add	x0, x0, #0xb98
  43da38:	bl	401cf0 <printf@plt>
  43da3c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43da40:	add	x0, x0, #0x708
  43da44:	ldr	x3, [x0]
  43da48:	ldr	x0, [sp, #240]
  43da4c:	mov	x2, x0
  43da50:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  43da54:	add	x1, x0, #0xf20
  43da58:	mov	x0, x3
  43da5c:	bl	401d60 <fprintf@plt>
  43da60:	mov	w0, #0xa                   	// #10
  43da64:	bl	401d20 <putchar@plt>
  43da68:	ldr	x0, [sp, #208]
  43da6c:	ldr	x1, [sp, #216]
  43da70:	ldr	x2, [sp, #224]
  43da74:	ldr	x3, [sp, #232]
  43da78:	mov	x4, x3
  43da7c:	mov	x3, x2
  43da80:	mov	x2, x1
  43da84:	mov	x1, x0
  43da88:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43da8c:	add	x0, x0, #0xb58
  43da90:	bl	401cf0 <printf@plt>
  43da94:	ldr	x0, [sp, #672]
  43da98:	add	x0, x0, #0x10
  43da9c:	str	x0, [sp, #672]
  43daa0:	b	43e0e4 <ferror@plt+0x3c364>
  43daa4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43daa8:	add	x0, x0, #0x708
  43daac:	ldr	x0, [x0]
  43dab0:	mov	x3, x0
  43dab4:	mov	x2, #0x14                  	// #20
  43dab8:	mov	x1, #0x1                   	// #1
  43dabc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dac0:	add	x0, x0, #0xbb0
  43dac4:	bl	401c60 <fwrite@plt>
  43dac8:	ldr	x0, [sp, #672]
  43dacc:	ldr	x0, [x0, #8]
  43dad0:	and	w0, w0, #0x1f
  43dad4:	bl	436ff8 <ferror@plt+0x35278>
  43dad8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dadc:	add	x0, x0, #0x708
  43dae0:	ldr	x0, [x0]
  43dae4:	mov	x3, x0
  43dae8:	mov	x2, #0xa                   	// #10
  43daec:	mov	x1, #0x1                   	// #1
  43daf0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43daf4:	add	x0, x0, #0xbc8
  43daf8:	bl	401c60 <fwrite@plt>
  43dafc:	ldr	x0, [sp, #672]
  43db00:	ldr	x0, [x0, #8]
  43db04:	lsr	x0, x0, #8
  43db08:	and	w0, w0, #0x1f
  43db0c:	bl	436ff8 <ferror@plt+0x35278>
  43db10:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43db14:	add	x0, x0, #0x708
  43db18:	ldr	x0, [x0]
  43db1c:	mov	x1, x0
  43db20:	mov	w0, #0x29                  	// #41
  43db24:	bl	4019e0 <fputc@plt>
  43db28:	ldr	x0, [sp, #672]
  43db2c:	ldr	x0, [x0, #8]
  43db30:	and	x0, x0, #0x10000
  43db34:	cmp	x0, #0x0
  43db38:	b.eq	43db60 <ferror@plt+0x3bde0>  // b.none
  43db3c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43db40:	add	x0, x0, #0x708
  43db44:	ldr	x0, [x0]
  43db48:	mov	x3, x0
  43db4c:	mov	x2, #0x6                   	// #6
  43db50:	mov	x1, #0x1                   	// #1
  43db54:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43db58:	add	x0, x0, #0xbd8
  43db5c:	bl	401c60 <fwrite@plt>
  43db60:	ldr	x0, [sp, #672]
  43db64:	ldr	x0, [x0, #8]
  43db68:	and	x0, x0, #0x20000
  43db6c:	cmp	x0, #0x0
  43db70:	b.eq	43db98 <ferror@plt+0x3be18>  // b.none
  43db74:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43db78:	add	x0, x0, #0x708
  43db7c:	ldr	x0, [x0]
  43db80:	mov	x3, x0
  43db84:	mov	x2, #0x4                   	// #4
  43db88:	mov	x1, #0x1                   	// #1
  43db8c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43db90:	add	x0, x0, #0xbe0
  43db94:	bl	401c60 <fwrite@plt>
  43db98:	ldr	x0, [sp, #672]
  43db9c:	ldr	x0, [x0, #8]
  43dba0:	and	x0, x0, #0x40000
  43dba4:	cmp	x0, #0x0
  43dba8:	b.eq	43dbd0 <ferror@plt+0x3be50>  // b.none
  43dbac:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dbb0:	add	x0, x0, #0x708
  43dbb4:	ldr	x0, [x0]
  43dbb8:	mov	x3, x0
  43dbbc:	mov	x2, #0x7                   	// #7
  43dbc0:	mov	x1, #0x1                   	// #1
  43dbc4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dbc8:	add	x0, x0, #0xbe8
  43dbcc:	bl	401c60 <fwrite@plt>
  43dbd0:	ldr	x0, [sp, #672]
  43dbd4:	ldr	x0, [x0, #8]
  43dbd8:	and	x0, x0, #0x80000
  43dbdc:	cmp	x0, #0x0
  43dbe0:	b.eq	43dff8 <ferror@plt+0x3c278>  // b.none
  43dbe4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dbe8:	add	x0, x0, #0x708
  43dbec:	ldr	x0, [x0]
  43dbf0:	mov	x3, x0
  43dbf4:	mov	x2, #0x8                   	// #8
  43dbf8:	mov	x1, #0x1                   	// #1
  43dbfc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dc00:	add	x0, x0, #0xbf0
  43dc04:	bl	401c60 <fwrite@plt>
  43dc08:	b	43dff8 <ferror@plt+0x3c278>
  43dc0c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dc10:	add	x0, x0, #0x708
  43dc14:	ldr	x0, [x0]
  43dc18:	mov	x3, x0
  43dc1c:	mov	x2, #0xb                   	// #11
  43dc20:	mov	x1, #0x1                   	// #1
  43dc24:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dc28:	add	x0, x0, #0xc00
  43dc2c:	bl	401c60 <fwrite@plt>
  43dc30:	ldr	x0, [sp, #672]
  43dc34:	ldr	x0, [x0, #8]
  43dc38:	and	x0, x0, #0x1
  43dc3c:	cmp	x0, #0x0
  43dc40:	b.eq	43dc68 <ferror@plt+0x3bee8>  // b.none
  43dc44:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dc48:	add	x0, x0, #0x708
  43dc4c:	ldr	x0, [x0]
  43dc50:	mov	x3, x0
  43dc54:	mov	x2, #0x7                   	// #7
  43dc58:	mov	x1, #0x1                   	// #1
  43dc5c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dc60:	add	x0, x0, #0xc10
  43dc64:	bl	401c60 <fwrite@plt>
  43dc68:	ldr	x0, [sp, #672]
  43dc6c:	ldr	x0, [x0, #8]
  43dc70:	and	x0, x0, #0x2
  43dc74:	cmp	x0, #0x0
  43dc78:	b.eq	43dca0 <ferror@plt+0x3bf20>  // b.none
  43dc7c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dc80:	add	x0, x0, #0x708
  43dc84:	ldr	x0, [x0]
  43dc88:	mov	x3, x0
  43dc8c:	mov	x2, #0x8                   	// #8
  43dc90:	mov	x1, #0x1                   	// #1
  43dc94:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dc98:	add	x0, x0, #0xc18
  43dc9c:	bl	401c60 <fwrite@plt>
  43dca0:	ldr	x0, [sp, #672]
  43dca4:	ldr	x0, [x0, #8]
  43dca8:	and	x0, x0, #0x4
  43dcac:	cmp	x0, #0x0
  43dcb0:	b.eq	43e000 <ferror@plt+0x3c280>  // b.none
  43dcb4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dcb8:	add	x0, x0, #0x708
  43dcbc:	ldr	x0, [x0]
  43dcc0:	mov	x3, x0
  43dcc4:	mov	x2, #0x7                   	// #7
  43dcc8:	mov	x1, #0x1                   	// #1
  43dccc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dcd0:	add	x0, x0, #0xc28
  43dcd4:	bl	401c60 <fwrite@plt>
  43dcd8:	b	43e000 <ferror@plt+0x3c280>
  43dcdc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dce0:	add	x0, x0, #0x708
  43dce4:	ldr	x0, [x0]
  43dce8:	mov	x3, x0
  43dcec:	mov	x2, #0xb                   	// #11
  43dcf0:	mov	x1, #0x1                   	// #1
  43dcf4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dcf8:	add	x0, x0, #0xc30
  43dcfc:	bl	401c60 <fwrite@plt>
  43dd00:	ldr	x0, [sp, #672]
  43dd04:	ldr	x0, [x0, #8]
  43dd08:	and	x0, x0, #0x1
  43dd0c:	cmp	x0, #0x0
  43dd10:	b.eq	43dd38 <ferror@plt+0x3bfb8>  // b.none
  43dd14:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dd18:	add	x0, x0, #0x708
  43dd1c:	ldr	x0, [x0]
  43dd20:	mov	x3, x0
  43dd24:	mov	x2, #0x7                   	// #7
  43dd28:	mov	x1, #0x1                   	// #1
  43dd2c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dd30:	add	x0, x0, #0xc40
  43dd34:	bl	401c60 <fwrite@plt>
  43dd38:	ldr	x0, [sp, #672]
  43dd3c:	ldr	x0, [x0, #8]
  43dd40:	and	x0, x0, #0x2
  43dd44:	cmp	x0, #0x0
  43dd48:	b.eq	43dd70 <ferror@plt+0x3bff0>  // b.none
  43dd4c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dd50:	add	x0, x0, #0x708
  43dd54:	ldr	x0, [x0]
  43dd58:	mov	x3, x0
  43dd5c:	mov	x2, #0xa                   	// #10
  43dd60:	mov	x1, #0x1                   	// #1
  43dd64:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dd68:	add	x0, x0, #0xc48
  43dd6c:	bl	401c60 <fwrite@plt>
  43dd70:	ldr	x0, [sp, #672]
  43dd74:	ldr	x0, [x0, #8]
  43dd78:	and	x0, x0, #0x4
  43dd7c:	cmp	x0, #0x0
  43dd80:	b.eq	43dda8 <ferror@plt+0x3c028>  // b.none
  43dd84:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dd88:	add	x0, x0, #0x708
  43dd8c:	ldr	x0, [x0]
  43dd90:	mov	x3, x0
  43dd94:	mov	x2, #0x7                   	// #7
  43dd98:	mov	x1, #0x1                   	// #1
  43dd9c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dda0:	add	x0, x0, #0xc58
  43dda4:	bl	401c60 <fwrite@plt>
  43dda8:	ldr	x0, [sp, #672]
  43ddac:	ldr	x0, [x0, #8]
  43ddb0:	and	x0, x0, #0x8
  43ddb4:	cmp	x0, #0x0
  43ddb8:	b.eq	43e008 <ferror@plt+0x3c288>  // b.none
  43ddbc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43ddc0:	add	x0, x0, #0x708
  43ddc4:	ldr	x0, [x0]
  43ddc8:	mov	x3, x0
  43ddcc:	mov	x2, #0x8                   	// #8
  43ddd0:	mov	x1, #0x1                   	// #1
  43ddd4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ddd8:	add	x0, x0, #0xc60
  43dddc:	bl	401c60 <fwrite@plt>
  43dde0:	b	43e008 <ferror@plt+0x3c288>
  43dde4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dde8:	add	x0, x0, #0x708
  43ddec:	ldr	x0, [x0]
  43ddf0:	mov	x3, x0
  43ddf4:	mov	x2, #0xc                   	// #12
  43ddf8:	mov	x1, #0x1                   	// #1
  43ddfc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43de00:	add	x0, x0, #0xc70
  43de04:	bl	401c60 <fwrite@plt>
  43de08:	b	43e01c <ferror@plt+0x3c29c>
  43de0c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43de10:	add	x0, x0, #0x708
  43de14:	ldr	x0, [x0]
  43de18:	mov	x3, x0
  43de1c:	mov	x2, #0xc                   	// #12
  43de20:	mov	x1, #0x1                   	// #1
  43de24:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43de28:	add	x0, x0, #0xc80
  43de2c:	bl	401c60 <fwrite@plt>
  43de30:	b	43e01c <ferror@plt+0x3c29c>
  43de34:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43de38:	add	x0, x0, #0x708
  43de3c:	ldr	x0, [x0]
  43de40:	mov	x3, x0
  43de44:	mov	x2, #0xb                   	// #11
  43de48:	mov	x1, #0x1                   	// #1
  43de4c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43de50:	add	x0, x0, #0xc90
  43de54:	bl	401c60 <fwrite@plt>
  43de58:	ldr	x0, [sp, #672]
  43de5c:	ldr	x0, [x0, #8]
  43de60:	and	x0, x0, #0x1
  43de64:	cmp	x0, #0x0
  43de68:	b.eq	43de90 <ferror@plt+0x3c110>  // b.none
  43de6c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43de70:	add	x0, x0, #0x708
  43de74:	ldr	x0, [x0]
  43de78:	mov	x3, x0
  43de7c:	mov	x2, #0xf                   	// #15
  43de80:	mov	x1, #0x1                   	// #1
  43de84:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43de88:	add	x0, x0, #0xca0
  43de8c:	bl	401c60 <fwrite@plt>
  43de90:	ldr	x0, [sp, #672]
  43de94:	ldr	x0, [x0, #8]
  43de98:	and	x0, x0, #0x2
  43de9c:	cmp	x0, #0x0
  43dea0:	b.eq	43e010 <ferror@plt+0x3c290>  // b.none
  43dea4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43dea8:	add	x0, x0, #0x708
  43deac:	ldr	x0, [x0]
  43deb0:	mov	x3, x0
  43deb4:	mov	x2, #0xd                   	// #13
  43deb8:	mov	x1, #0x1                   	// #1
  43debc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dec0:	add	x0, x0, #0xcb0
  43dec4:	bl	401c60 <fwrite@plt>
  43dec8:	b	43e010 <ferror@plt+0x3c290>
  43decc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43ded0:	add	x0, x0, #0x708
  43ded4:	ldr	x0, [x0]
  43ded8:	mov	x3, x0
  43dedc:	mov	x2, #0xb                   	// #11
  43dee0:	mov	x1, #0x1                   	// #1
  43dee4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dee8:	add	x0, x0, #0xcc0
  43deec:	bl	401c60 <fwrite@plt>
  43def0:	ldr	x0, [sp, #672]
  43def4:	ldr	x0, [x0, #8]
  43def8:	and	x0, x0, #0x1
  43defc:	cmp	x0, #0x0
  43df00:	b.eq	43df28 <ferror@plt+0x3c1a8>  // b.none
  43df04:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43df08:	add	x0, x0, #0x708
  43df0c:	ldr	x0, [x0]
  43df10:	mov	x3, x0
  43df14:	mov	x2, #0xf                   	// #15
  43df18:	mov	x1, #0x1                   	// #1
  43df1c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43df20:	add	x0, x0, #0xca0
  43df24:	bl	401c60 <fwrite@plt>
  43df28:	ldr	x0, [sp, #672]
  43df2c:	ldr	x0, [x0, #8]
  43df30:	and	x0, x0, #0x2
  43df34:	cmp	x0, #0x0
  43df38:	b.eq	43e018 <ferror@plt+0x3c298>  // b.none
  43df3c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43df40:	add	x0, x0, #0x708
  43df44:	ldr	x0, [x0]
  43df48:	mov	x3, x0
  43df4c:	mov	x2, #0xd                   	// #13
  43df50:	mov	x1, #0x1                   	// #1
  43df54:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43df58:	add	x0, x0, #0xcb0
  43df5c:	bl	401c60 <fwrite@plt>
  43df60:	b	43e018 <ferror@plt+0x3c298>
  43df64:	ldr	x0, [sp, #672]
  43df68:	ldr	x0, [x0, #8]
  43df6c:	and	x1, x0, #0xffff
  43df70:	ldr	x0, [sp, #672]
  43df74:	ldr	x0, [x0, #8]
  43df78:	lsr	x0, x0, #16
  43df7c:	and	x0, x0, #0xffff
  43df80:	mov	x2, x0
  43df84:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43df88:	add	x0, x0, #0xcd0
  43df8c:	bl	401cf0 <printf@plt>
  43df90:	b	43e01c <ferror@plt+0x3c29c>
  43df94:	ldr	x0, [sp, #672]
  43df98:	ldr	x0, [x0, #8]
  43df9c:	and	x1, x0, #0xffff
  43dfa0:	ldr	x0, [sp, #672]
  43dfa4:	ldr	x0, [x0, #8]
  43dfa8:	lsr	x0, x0, #16
  43dfac:	and	x0, x0, #0xffff
  43dfb0:	mov	x2, x0
  43dfb4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dfb8:	add	x0, x0, #0xd00
  43dfbc:	bl	401cf0 <printf@plt>
  43dfc0:	b	43e01c <ferror@plt+0x3c29c>
  43dfc4:	ldr	x0, [sp, #672]
  43dfc8:	ldrb	w0, [x0]
  43dfcc:	mov	w1, w0
  43dfd0:	ldr	x0, [sp, #672]
  43dfd4:	ldrh	w0, [x0, #2]
  43dfd8:	mov	w2, w0
  43dfdc:	ldr	x0, [sp, #672]
  43dfe0:	ldr	x0, [x0, #8]
  43dfe4:	mov	x3, x0
  43dfe8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43dfec:	add	x0, x0, #0xd30
  43dff0:	bl	401cf0 <printf@plt>
  43dff4:	b	43e01c <ferror@plt+0x3c29c>
  43dff8:	nop
  43dffc:	b	43e01c <ferror@plt+0x3c29c>
  43e000:	nop
  43e004:	b	43e01c <ferror@plt+0x3c29c>
  43e008:	nop
  43e00c:	b	43e01c <ferror@plt+0x3c29c>
  43e010:	nop
  43e014:	b	43e01c <ferror@plt+0x3c29c>
  43e018:	nop
  43e01c:	mov	x0, #0x8                   	// #8
  43e020:	str	x0, [sp, #664]
  43e024:	b	43e090 <ferror@plt+0x3c310>
  43e028:	ldr	x1, [sp, #688]
  43e02c:	ldr	x0, [sp, #664]
  43e030:	add	x0, x1, x0
  43e034:	ldr	x1, [sp, #584]
  43e038:	add	x0, x1, x0
  43e03c:	ldrb	w0, [x0]
  43e040:	strb	w0, [sp, #551]
  43e044:	ldrb	w1, [sp, #551]
  43e048:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  43e04c:	add	x0, x0, #0x758
  43e050:	sxtw	x1, w1
  43e054:	ldrh	w0, [x0, x1, lsl #1]
  43e058:	and	w0, w0, #0x10
  43e05c:	cmp	w0, #0x0
  43e060:	b.eq	43e070 <ferror@plt+0x3c2f0>  // b.none
  43e064:	ldrb	w0, [sp, #551]
  43e068:	bl	401d20 <putchar@plt>
  43e06c:	b	43e084 <ferror@plt+0x3c304>
  43e070:	ldrb	w0, [sp, #551]
  43e074:	mov	w1, w0
  43e078:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e07c:	add	x0, x0, #0xd48
  43e080:	bl	401cf0 <printf@plt>
  43e084:	ldr	x0, [sp, #664]
  43e088:	add	x0, x0, #0x1
  43e08c:	str	x0, [sp, #664]
  43e090:	ldr	x0, [sp, #672]
  43e094:	ldrb	w0, [x0, #1]
  43e098:	and	x0, x0, #0xff
  43e09c:	ldr	x1, [sp, #664]
  43e0a0:	cmp	x1, x0
  43e0a4:	b.cc	43e028 <ferror@plt+0x3c2a8>  // b.lo, b.ul, b.last
  43e0a8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43e0ac:	add	x0, x0, #0x708
  43e0b0:	ldr	x0, [x0]
  43e0b4:	mov	x1, x0
  43e0b8:	mov	w0, #0xa                   	// #10
  43e0bc:	bl	4019e0 <fputc@plt>
  43e0c0:	ldr	x0, [sp, #672]
  43e0c4:	ldrb	w0, [x0, #1]
  43e0c8:	and	x0, x0, #0xff
  43e0cc:	ldr	x1, [sp, #688]
  43e0d0:	add	x0, x1, x0
  43e0d4:	str	x0, [sp, #688]
  43e0d8:	ldr	x0, [sp, #672]
  43e0dc:	add	x0, x0, #0x10
  43e0e0:	str	x0, [sp, #672]
  43e0e4:	ldr	w0, [sp, #684]
  43e0e8:	sub	w1, w0, #0x1
  43e0ec:	str	w1, [sp, #684]
  43e0f0:	cmp	w0, #0x0
  43e0f4:	b.gt	43d6e4 <ferror@plt+0x3b964>
  43e0f8:	ldr	x0, [sp, #584]
  43e0fc:	bl	401c10 <free@plt>
  43e100:	b	43e108 <ferror@plt+0x3c388>
  43e104:	str	wzr, [sp, #732]
  43e108:	ldr	x0, [sp, #800]
  43e10c:	cmp	x0, #0x0
  43e110:	b.eq	43e4b0 <ferror@plt+0x3c730>  // b.none
  43e114:	ldr	x0, [sp, #816]
  43e118:	cmp	x0, #0x0
  43e11c:	b.eq	43e4b0 <ferror@plt+0x3c730>  // b.none
  43e120:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43e124:	add	x0, x0, #0x758
  43e128:	ldr	x0, [x0]
  43e12c:	cmp	x0, #0x0
  43e130:	b.ne	43e14c <ferror@plt+0x3c3cc>  // b.any
  43e134:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e138:	add	x0, x0, #0xd50
  43e13c:	bl	401d40 <gettext@plt>
  43e140:	bl	46eed4 <error@@Base>
  43e144:	mov	w0, #0x0                   	// #0
  43e148:	b	43f03c <ferror@plt+0x3d2bc>
  43e14c:	ldr	x0, [sp, #816]
  43e150:	lsl	x1, x0, #3
  43e154:	ldr	x0, [sp, #136]
  43e158:	ldr	x0, [x0, #16]
  43e15c:	cmp	x1, x0
  43e160:	b.ls	43e18c <ferror@plt+0x3c40c>  // b.plast
  43e164:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e168:	add	x0, x0, #0xd88
  43e16c:	bl	401d40 <gettext@plt>
  43e170:	mov	x2, x0
  43e174:	ldr	x0, [sp, #816]
  43e178:	mov	x1, x0
  43e17c:	mov	x0, x2
  43e180:	bl	46eed4 <error@@Base>
  43e184:	mov	w0, #0x0                   	// #0
  43e188:	b	43f03c <ferror@plt+0x3d2bc>
  43e18c:	mov	x1, #0x8                   	// #8
  43e190:	ldr	x0, [sp, #816]
  43e194:	bl	46d8cc <ferror@plt+0x6bb4c>
  43e198:	str	x0, [sp, #528]
  43e19c:	ldr	x0, [sp, #528]
  43e1a0:	cmp	x0, #0x0
  43e1a4:	b.ne	43e1c0 <ferror@plt+0x3c440>  // b.any
  43e1a8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e1ac:	add	x0, x0, #0xdb8
  43e1b0:	bl	401d40 <gettext@plt>
  43e1b4:	bl	46eed4 <error@@Base>
  43e1b8:	mov	w0, #0x0                   	// #0
  43e1bc:	b	43f03c <ferror@plt+0x3d2bc>
  43e1c0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43e1c4:	add	x0, x0, #0x968
  43e1c8:	ldr	w0, [x0]
  43e1cc:	cmp	w0, #0x0
  43e1d0:	b.eq	43e280 <ferror@plt+0x3c500>  // b.none
  43e1d4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e1d8:	add	x0, x0, #0xdf0
  43e1dc:	bl	401d40 <gettext@plt>
  43e1e0:	mov	x5, x0
  43e1e4:	mov	x4, #0x4                   	// #4
  43e1e8:	ldr	x3, [sp, #816]
  43e1ec:	ldr	x2, [sp, #800]
  43e1f0:	ldr	x1, [sp, #136]
  43e1f4:	mov	x0, #0x0                   	// #0
  43e1f8:	bl	40e704 <ferror@plt+0xc984>
  43e1fc:	str	x0, [sp, #512]
  43e200:	ldr	x0, [sp, #512]
  43e204:	cmp	x0, #0x0
  43e208:	b.ne	43e214 <ferror@plt+0x3c494>  // b.any
  43e20c:	mov	w0, #0x0                   	// #0
  43e210:	b	43f03c <ferror@plt+0x3d2bc>
  43e214:	str	xzr, [sp, #656]
  43e218:	b	43e264 <ferror@plt+0x3c4e4>
  43e21c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43e220:	add	x0, x0, #0x580
  43e224:	ldr	x2, [x0]
  43e228:	ldr	x0, [sp, #656]
  43e22c:	lsl	x0, x0, #2
  43e230:	ldr	x1, [sp, #512]
  43e234:	add	x3, x1, x0
  43e238:	ldr	x0, [sp, #656]
  43e23c:	lsl	x0, x0, #3
  43e240:	ldr	x1, [sp, #528]
  43e244:	add	x19, x1, x0
  43e248:	mov	w1, #0x4                   	// #4
  43e24c:	mov	x0, x3
  43e250:	blr	x2
  43e254:	str	x0, [x19]
  43e258:	ldr	x0, [sp, #656]
  43e25c:	add	x0, x0, #0x1
  43e260:	str	x0, [sp, #656]
  43e264:	ldr	x1, [sp, #656]
  43e268:	ldr	x0, [sp, #816]
  43e26c:	cmp	x1, x0
  43e270:	b.cc	43e21c <ferror@plt+0x3c49c>  // b.lo, b.ul, b.last
  43e274:	ldr	x0, [sp, #512]
  43e278:	bl	401c10 <free@plt>
  43e27c:	b	43e328 <ferror@plt+0x3c5a8>
  43e280:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e284:	add	x0, x0, #0xdf0
  43e288:	bl	401d40 <gettext@plt>
  43e28c:	mov	x5, x0
  43e290:	mov	x4, #0x8                   	// #8
  43e294:	ldr	x3, [sp, #816]
  43e298:	ldr	x2, [sp, #800]
  43e29c:	ldr	x1, [sp, #136]
  43e2a0:	mov	x0, #0x0                   	// #0
  43e2a4:	bl	40e704 <ferror@plt+0xc984>
  43e2a8:	str	x0, [sp, #520]
  43e2ac:	ldr	x0, [sp, #520]
  43e2b0:	cmp	x0, #0x0
  43e2b4:	b.ne	43e2c0 <ferror@plt+0x3c540>  // b.any
  43e2b8:	mov	w0, #0x0                   	// #0
  43e2bc:	b	43f03c <ferror@plt+0x3d2bc>
  43e2c0:	str	xzr, [sp, #656]
  43e2c4:	b	43e310 <ferror@plt+0x3c590>
  43e2c8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43e2cc:	add	x0, x0, #0x580
  43e2d0:	ldr	x2, [x0]
  43e2d4:	ldr	x0, [sp, #656]
  43e2d8:	lsl	x0, x0, #3
  43e2dc:	ldr	x1, [sp, #520]
  43e2e0:	add	x3, x1, x0
  43e2e4:	ldr	x0, [sp, #656]
  43e2e8:	lsl	x0, x0, #3
  43e2ec:	ldr	x1, [sp, #528]
  43e2f0:	add	x19, x1, x0
  43e2f4:	mov	w1, #0x8                   	// #8
  43e2f8:	mov	x0, x3
  43e2fc:	blr	x2
  43e300:	str	x0, [x19]
  43e304:	ldr	x0, [sp, #656]
  43e308:	add	x0, x0, #0x1
  43e30c:	str	x0, [sp, #656]
  43e310:	ldr	x1, [sp, #656]
  43e314:	ldr	x0, [sp, #816]
  43e318:	cmp	x1, x0
  43e31c:	b.cc	43e2c8 <ferror@plt+0x3c548>  // b.lo, b.ul, b.last
  43e320:	ldr	x0, [sp, #520]
  43e324:	bl	401c10 <free@plt>
  43e328:	ldr	x2, [sp, #816]
  43e32c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e330:	add	x1, x0, #0xe00
  43e334:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e338:	add	x0, x0, #0xe30
  43e33c:	bl	401920 <ngettext@plt>
  43e340:	ldr	x1, [sp, #816]
  43e344:	bl	401cf0 <printf@plt>
  43e348:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e34c:	add	x0, x0, #0xe60
  43e350:	bl	401d40 <gettext@plt>
  43e354:	bl	401bb0 <puts@plt>
  43e358:	str	xzr, [sp, #656]
  43e35c:	b	43e498 <ferror@plt+0x3c718>
  43e360:	ldr	x0, [sp, #656]
  43e364:	lsl	x0, x0, #3
  43e368:	ldr	x1, [sp, #528]
  43e36c:	add	x0, x1, x0
  43e370:	ldr	x0, [x0]
  43e374:	mov	x2, x0
  43e378:	ldr	x1, [sp, #656]
  43e37c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e380:	add	x0, x0, #0xe88
  43e384:	bl	401cf0 <printf@plt>
  43e388:	ldr	x0, [sp, #656]
  43e38c:	lsl	x0, x0, #3
  43e390:	ldr	x1, [sp, #528]
  43e394:	add	x0, x1, x0
  43e398:	ldr	x1, [x0]
  43e39c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43e3a0:	add	x0, x0, #0x750
  43e3a4:	ldr	x0, [x0]
  43e3a8:	cmp	x1, x0
  43e3ac:	b.cc	43e3c4 <ferror@plt+0x3c644>  // b.lo, b.ul, b.last
  43e3b0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e3b4:	add	x0, x0, #0xe98
  43e3b8:	bl	401d40 <gettext@plt>
  43e3bc:	bl	401cf0 <printf@plt>
  43e3c0:	b	43e484 <ferror@plt+0x3c704>
  43e3c4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43e3c8:	add	x0, x0, #0x758
  43e3cc:	ldr	x1, [x0]
  43e3d0:	ldr	x0, [sp, #656]
  43e3d4:	lsl	x0, x0, #3
  43e3d8:	ldr	x2, [sp, #528]
  43e3dc:	add	x0, x2, x0
  43e3e0:	ldr	x0, [x0]
  43e3e4:	lsl	x0, x0, #5
  43e3e8:	add	x0, x1, x0
  43e3ec:	str	x0, [sp, #504]
  43e3f0:	ldr	x0, [sp, #504]
  43e3f4:	ldr	x0, [x0]
  43e3f8:	mov	w1, #0x5                   	// #5
  43e3fc:	bl	40ea20 <ferror@plt+0xcca0>
  43e400:	mov	w0, #0x20                  	// #32
  43e404:	bl	401d20 <putchar@plt>
  43e408:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43e40c:	add	x0, x0, #0x740
  43e410:	ldr	x0, [x0]
  43e414:	cmp	x0, #0x0
  43e418:	b.eq	43e460 <ferror@plt+0x3c6e0>  // b.none
  43e41c:	ldr	x0, [sp, #504]
  43e420:	ldr	x1, [x0, #16]
  43e424:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43e428:	add	x0, x0, #0x748
  43e42c:	ldr	x0, [x0]
  43e430:	cmp	x1, x0
  43e434:	b.cs	43e460 <ferror@plt+0x3c6e0>  // b.hs, b.nlast
  43e438:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43e43c:	add	x0, x0, #0x740
  43e440:	ldr	x1, [x0]
  43e444:	ldr	x0, [sp, #504]
  43e448:	ldr	x0, [x0, #16]
  43e44c:	add	x0, x1, x0
  43e450:	mov	x1, x0
  43e454:	mov	w0, #0x19                  	// #25
  43e458:	bl	40ebc4 <ferror@plt+0xce44>
  43e45c:	b	43e484 <ferror@plt+0x3c704>
  43e460:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e464:	add	x0, x0, #0xeb0
  43e468:	bl	401d40 <gettext@plt>
  43e46c:	mov	x2, x0
  43e470:	ldr	x0, [sp, #504]
  43e474:	ldr	x0, [x0, #16]
  43e478:	mov	x1, x0
  43e47c:	mov	x0, x2
  43e480:	bl	401cf0 <printf@plt>
  43e484:	mov	w0, #0xa                   	// #10
  43e488:	bl	401d20 <putchar@plt>
  43e48c:	ldr	x0, [sp, #656]
  43e490:	add	x0, x0, #0x1
  43e494:	str	x0, [sp, #656]
  43e498:	ldr	x1, [sp, #656]
  43e49c:	ldr	x0, [sp, #816]
  43e4a0:	cmp	x1, x0
  43e4a4:	b.cc	43e360 <ferror@plt+0x3c5e0>  // b.lo, b.ul, b.last
  43e4a8:	ldr	x0, [sp, #528]
  43e4ac:	bl	401c10 <free@plt>
  43e4b0:	ldr	x0, [sp, #776]
  43e4b4:	cmp	x0, #0x0
  43e4b8:	b.eq	43eb70 <ferror@plt+0x3cdf0>  // b.none
  43e4bc:	ldr	x0, [sp, #752]
  43e4c0:	cmp	x0, #0x0
  43e4c4:	b.eq	43eb70 <ferror@plt+0x3cdf0>  // b.none
  43e4c8:	ldr	x0, [sp, #776]
  43e4cc:	str	x0, [sp, #648]
  43e4d0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43e4d4:	add	x0, x0, #0x968
  43e4d8:	ldr	w0, [x0]
  43e4dc:	cmp	w0, #0x0
  43e4e0:	b.eq	43e4ec <ferror@plt+0x3c76c>  // b.none
  43e4e4:	mov	w0, #0x4                   	// #4
  43e4e8:	b	43e4f0 <ferror@plt+0x3c770>
  43e4ec:	mov	w0, #0x8                   	// #8
  43e4f0:	str	w0, [sp, #500]
  43e4f4:	ldrsw	x1, [sp, #500]
  43e4f8:	ldr	x0, [sp, #752]
  43e4fc:	mul	x0, x1, x0
  43e500:	ldr	x1, [sp, #776]
  43e504:	add	x0, x1, x0
  43e508:	str	x0, [sp, #488]
  43e50c:	ldr	x1, [sp, #736]
  43e510:	ldr	x0, [sp, #744]
  43e514:	cmp	x1, x0
  43e518:	b.cs	43e53c <ferror@plt+0x3c7bc>  // b.hs, b.nlast
  43e51c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e520:	add	x0, x0, #0xec8
  43e524:	bl	401d40 <gettext@plt>
  43e528:	ldr	x2, [sp, #736]
  43e52c:	ldr	x1, [sp, #744]
  43e530:	bl	46eed4 <error@@Base>
  43e534:	mov	w0, #0x0                   	// #0
  43e538:	b	43f03c <ferror@plt+0x3d2bc>
  43e53c:	ldr	x1, [sp, #736]
  43e540:	ldr	x0, [sp, #744]
  43e544:	sub	x1, x1, x0
  43e548:	ldrsw	x0, [sp, #500]
  43e54c:	mul	x0, x1, x0
  43e550:	ldr	x1, [sp, #488]
  43e554:	add	x0, x1, x0
  43e558:	str	x0, [sp, #480]
  43e55c:	ldr	x1, [sp, #480]
  43e560:	ldr	x0, [sp, #488]
  43e564:	cmp	x1, x0
  43e568:	b.cs	43e588 <ferror@plt+0x3c808>  // b.hs, b.nlast
  43e56c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e570:	add	x0, x0, #0xf18
  43e574:	bl	401d40 <gettext@plt>
  43e578:	ldr	x1, [sp, #736]
  43e57c:	bl	46eed4 <error@@Base>
  43e580:	mov	w0, #0x0                   	// #0
  43e584:	b	43f03c <ferror@plt+0x3d2bc>
  43e588:	ldr	x1, [sp, #480]
  43e58c:	ldr	x0, [sp, #776]
  43e590:	sub	x0, x1, x0
  43e594:	mov	x2, x0
  43e598:	ldr	x1, [sp, #776]
  43e59c:	ldr	x0, [sp, #136]
  43e5a0:	bl	41e63c <ferror@plt+0x1c8bc>
  43e5a4:	str	x0, [sp, #472]
  43e5a8:	ldr	x1, [sp, #480]
  43e5ac:	ldr	x0, [sp, #776]
  43e5b0:	sub	x19, x1, x0
  43e5b4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e5b8:	add	x0, x0, #0x850
  43e5bc:	bl	401d40 <gettext@plt>
  43e5c0:	mov	x5, x0
  43e5c4:	mov	x4, #0x1                   	// #1
  43e5c8:	mov	x3, x19
  43e5cc:	ldr	x2, [sp, #472]
  43e5d0:	ldr	x1, [sp, #136]
  43e5d4:	mov	x0, #0x0                   	// #0
  43e5d8:	bl	40e704 <ferror@plt+0xc984>
  43e5dc:	str	x0, [sp, #464]
  43e5e0:	ldr	x1, [sp, #480]
  43e5e4:	ldr	x0, [sp, #776]
  43e5e8:	sub	x0, x1, x0
  43e5ec:	ldr	x1, [sp, #464]
  43e5f0:	add	x0, x1, x0
  43e5f4:	str	x0, [sp, #456]
  43e5f8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e5fc:	add	x0, x0, #0xf38
  43e600:	bl	401d40 <gettext@plt>
  43e604:	bl	401cf0 <printf@plt>
  43e608:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e60c:	add	x0, x0, #0x880
  43e610:	bl	401d40 <gettext@plt>
  43e614:	bl	401cf0 <printf@plt>
  43e618:	ldr	x1, [sp, #776]
  43e61c:	mov	x0, #0x7ff0                	// #32752
  43e620:	add	x0, x1, x0
  43e624:	mov	w1, #0x6                   	// #6
  43e628:	bl	40ea20 <ferror@plt+0xcca0>
  43e62c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e630:	add	x0, x0, #0x898
  43e634:	bl	401bb0 <puts@plt>
  43e638:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e63c:	add	x0, x0, #0x8a0
  43e640:	bl	401d40 <gettext@plt>
  43e644:	bl	401cf0 <printf@plt>
  43e648:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e64c:	add	x0, x0, #0xf48
  43e650:	bl	401d40 <gettext@plt>
  43e654:	mov	x21, x0
  43e658:	ldr	w0, [sp, #500]
  43e65c:	lsl	w19, w0, #1
  43e660:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e664:	add	x0, x0, #0x8c8
  43e668:	bl	401d40 <gettext@plt>
  43e66c:	mov	x22, x0
  43e670:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e674:	add	x0, x0, #0x8d0
  43e678:	bl	401d40 <gettext@plt>
  43e67c:	mov	x23, x0
  43e680:	ldr	w0, [sp, #500]
  43e684:	lsl	w20, w0, #1
  43e688:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e68c:	add	x0, x0, #0xf60
  43e690:	bl	401d40 <gettext@plt>
  43e694:	mov	x5, x0
  43e698:	mov	w4, w20
  43e69c:	mov	x3, x23
  43e6a0:	mov	x2, x22
  43e6a4:	mov	w1, w19
  43e6a8:	mov	x0, x21
  43e6ac:	bl	401cf0 <printf@plt>
  43e6b0:	ldr	x3, [sp, #456]
  43e6b4:	ldr	x2, [sp, #648]
  43e6b8:	ldr	x1, [sp, #776]
  43e6bc:	ldr	x0, [sp, #464]
  43e6c0:	bl	43b940 <ferror@plt+0x39bc0>
  43e6c4:	str	x0, [sp, #648]
  43e6c8:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e6cc:	add	x0, x0, #0xf68
  43e6d0:	bl	401d40 <gettext@plt>
  43e6d4:	bl	401cf0 <printf@plt>
  43e6d8:	ldr	x0, [sp, #648]
  43e6dc:	cmn	x0, #0x1
  43e6e0:	b.eq	43eb40 <ferror@plt+0x3cdc0>  // b.none
  43e6e4:	ldr	x0, [sp, #464]
  43e6e8:	cmp	x0, #0x0
  43e6ec:	b.eq	43e790 <ferror@plt+0x3ca10>  // b.none
  43e6f0:	ldr	x1, [sp, #648]
  43e6f4:	ldr	x0, [sp, #776]
  43e6f8:	sub	x1, x1, x0
  43e6fc:	ldrsw	x0, [sp, #500]
  43e700:	add	x0, x1, x0
  43e704:	ldr	x1, [sp, #464]
  43e708:	add	x0, x1, x0
  43e70c:	ldr	x1, [sp, #456]
  43e710:	cmp	x1, x0
  43e714:	b.cc	43e790 <ferror@plt+0x3ca10>  // b.lo, b.ul, b.last
  43e718:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43e71c:	add	x0, x0, #0x580
  43e720:	ldr	x2, [x0]
  43e724:	ldr	x1, [sp, #648]
  43e728:	ldr	x0, [sp, #776]
  43e72c:	sub	x0, x1, x0
  43e730:	ldr	x1, [sp, #464]
  43e734:	add	x0, x1, x0
  43e738:	ldr	w1, [sp, #500]
  43e73c:	blr	x2
  43e740:	mov	x1, x0
  43e744:	ldr	w0, [sp, #500]
  43e748:	lsl	w0, w0, #3
  43e74c:	sub	w0, w0, #0x1
  43e750:	lsr	x0, x1, x0
  43e754:	cmp	x0, #0x0
  43e758:	b.eq	43e790 <ferror@plt+0x3ca10>  // b.none
  43e75c:	ldr	x3, [sp, #456]
  43e760:	ldr	x2, [sp, #648]
  43e764:	ldr	x1, [sp, #776]
  43e768:	ldr	x0, [sp, #464]
  43e76c:	bl	43b940 <ferror@plt+0x39bc0>
  43e770:	str	x0, [sp, #648]
  43e774:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e778:	add	x0, x0, #0xf78
  43e77c:	bl	401d40 <gettext@plt>
  43e780:	bl	401cf0 <printf@plt>
  43e784:	ldr	x0, [sp, #648]
  43e788:	cmn	x0, #0x1
  43e78c:	b.eq	43eb48 <ferror@plt+0x3cdc8>  // b.none
  43e790:	mov	w0, #0xa                   	// #10
  43e794:	bl	401d20 <putchar@plt>
  43e798:	ldr	x0, [sp, #464]
  43e79c:	cmp	x0, #0x0
  43e7a0:	b.eq	43e868 <ferror@plt+0x3cae8>  // b.none
  43e7a4:	ldr	x1, [sp, #648]
  43e7a8:	ldr	x0, [sp, #488]
  43e7ac:	cmp	x1, x0
  43e7b0:	b.cs	43e868 <ferror@plt+0x3cae8>  // b.hs, b.nlast
  43e7b4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e7b8:	add	x0, x0, #0x8e0
  43e7bc:	bl	401d40 <gettext@plt>
  43e7c0:	bl	401cf0 <printf@plt>
  43e7c4:	ldr	w0, [sp, #500]
  43e7c8:	lsl	w19, w0, #1
  43e7cc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e7d0:	add	x0, x0, #0x8c8
  43e7d4:	bl	401d40 <gettext@plt>
  43e7d8:	mov	x21, x0
  43e7dc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e7e0:	add	x0, x0, #0x8d0
  43e7e4:	bl	401d40 <gettext@plt>
  43e7e8:	mov	x22, x0
  43e7ec:	ldr	w0, [sp, #500]
  43e7f0:	lsl	w20, w0, #1
  43e7f4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e7f8:	add	x0, x0, #0xf60
  43e7fc:	bl	401d40 <gettext@plt>
  43e800:	mov	x5, x0
  43e804:	mov	w4, w20
  43e808:	mov	x3, x22
  43e80c:	mov	x2, x21
  43e810:	mov	w1, w19
  43e814:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e818:	add	x0, x0, #0x8b8
  43e81c:	bl	401cf0 <printf@plt>
  43e820:	b	43e850 <ferror@plt+0x3cad0>
  43e824:	ldr	x3, [sp, #456]
  43e828:	ldr	x2, [sp, #648]
  43e82c:	ldr	x1, [sp, #776]
  43e830:	ldr	x0, [sp, #464]
  43e834:	bl	43b940 <ferror@plt+0x39bc0>
  43e838:	str	x0, [sp, #648]
  43e83c:	mov	w0, #0xa                   	// #10
  43e840:	bl	401d20 <putchar@plt>
  43e844:	ldr	x0, [sp, #648]
  43e848:	cmn	x0, #0x1
  43e84c:	b.eq	43eb50 <ferror@plt+0x3cdd0>  // b.none
  43e850:	ldr	x1, [sp, #648]
  43e854:	ldr	x0, [sp, #488]
  43e858:	cmp	x1, x0
  43e85c:	b.cc	43e824 <ferror@plt+0x3caa4>  // b.lo, b.ul, b.last
  43e860:	mov	w0, #0xa                   	// #10
  43e864:	bl	401d20 <putchar@plt>
  43e868:	ldr	x0, [sp, #464]
  43e86c:	cmp	x0, #0x0
  43e870:	b.eq	43eb58 <ferror@plt+0x3cdd8>  // b.none
  43e874:	ldr	x1, [sp, #744]
  43e878:	ldr	x0, [sp, #736]
  43e87c:	cmp	x1, x0
  43e880:	b.cs	43eb58 <ferror@plt+0x3cdd8>  // b.hs, b.nlast
  43e884:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e888:	add	x0, x0, #0xfa0
  43e88c:	bl	401d40 <gettext@plt>
  43e890:	bl	401cf0 <printf@plt>
  43e894:	ldr	w0, [sp, #500]
  43e898:	lsl	w19, w0, #1
  43e89c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e8a0:	add	x0, x0, #0x8c8
  43e8a4:	bl	401d40 <gettext@plt>
  43e8a8:	mov	x24, x0
  43e8ac:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e8b0:	add	x0, x0, #0x8d0
  43e8b4:	bl	401d40 <gettext@plt>
  43e8b8:	mov	x25, x0
  43e8bc:	ldr	w0, [sp, #500]
  43e8c0:	lsl	w20, w0, #1
  43e8c4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e8c8:	add	x0, x0, #0xf60
  43e8cc:	bl	401d40 <gettext@plt>
  43e8d0:	mov	x26, x0
  43e8d4:	ldr	w0, [sp, #500]
  43e8d8:	lsl	w21, w0, #1
  43e8dc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e8e0:	add	x0, x0, #0xfb8
  43e8e4:	bl	401d40 <gettext@plt>
  43e8e8:	mov	x27, x0
  43e8ec:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e8f0:	add	x0, x0, #0xfc8
  43e8f4:	bl	401d40 <gettext@plt>
  43e8f8:	mov	x22, x0
  43e8fc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e900:	add	x0, x0, #0xfd0
  43e904:	bl	401d40 <gettext@plt>
  43e908:	mov	x23, x0
  43e90c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e910:	add	x0, x0, #0xfd8
  43e914:	bl	401d40 <gettext@plt>
  43e918:	str	x0, [sp, #16]
  43e91c:	str	x23, [sp, #8]
  43e920:	str	x22, [sp]
  43e924:	mov	x7, x27
  43e928:	mov	w6, w21
  43e92c:	mov	x5, x26
  43e930:	mov	w4, w20
  43e934:	mov	x3, x25
  43e938:	mov	x2, x24
  43e93c:	mov	w1, w19
  43e940:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43e944:	add	x0, x0, #0xfe0
  43e948:	bl	401cf0 <printf@plt>
  43e94c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43e950:	add	x0, x0, #0x968
  43e954:	ldr	w0, [x0]
  43e958:	cmp	w0, #0x0
  43e95c:	b.eq	43e968 <ferror@plt+0x3cbe8>  // b.none
  43e960:	mov	w1, #0x34                  	// #52
  43e964:	b	43e96c <ferror@plt+0x3cbec>
  43e968:	mov	w1, #0x84                  	// #132
  43e96c:	ldr	w2, [sp, #500]
  43e970:	mov	w0, w2
  43e974:	lsl	w2, w2, #2
  43e978:	sub	w0, w0, w2
  43e97c:	lsl	w0, w0, #1
  43e980:	add	w0, w1, w0
  43e984:	sub	w0, w0, #0x1
  43e988:	str	w0, [sp, #452]
  43e98c:	ldr	x0, [sp, #744]
  43e990:	str	x0, [sp, #640]
  43e994:	b	43eb1c <ferror@plt+0x3cd9c>
  43e998:	ldr	x3, [sp, #456]
  43e99c:	ldr	x2, [sp, #648]
  43e9a0:	ldr	x1, [sp, #776]
  43e9a4:	ldr	x0, [sp, #464]
  43e9a8:	bl	43b940 <ferror@plt+0x39bc0>
  43e9ac:	str	x0, [sp, #648]
  43e9b0:	mov	w0, #0x20                  	// #32
  43e9b4:	bl	401d20 <putchar@plt>
  43e9b8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43e9bc:	add	x0, x0, #0x758
  43e9c0:	ldr	x0, [x0]
  43e9c4:	cmp	x0, #0x0
  43e9c8:	b.ne	43e9e0 <ferror@plt+0x3cc60>  // b.any
  43e9cc:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43e9d0:	add	x0, x0, #0x0
  43e9d4:	bl	401d40 <gettext@plt>
  43e9d8:	bl	401cf0 <printf@plt>
  43e9dc:	b	43eafc <ferror@plt+0x3cd7c>
  43e9e0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43e9e4:	add	x0, x0, #0x750
  43e9e8:	ldr	x0, [x0]
  43e9ec:	ldr	x1, [sp, #640]
  43e9f0:	cmp	x1, x0
  43e9f4:	b.cs	43eae8 <ferror@plt+0x3cd68>  // b.hs, b.nlast
  43e9f8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43e9fc:	add	x0, x0, #0x758
  43ea00:	ldr	x1, [x0]
  43ea04:	ldr	x0, [sp, #640]
  43ea08:	lsl	x0, x0, #5
  43ea0c:	add	x0, x1, x0
  43ea10:	str	x0, [sp, #440]
  43ea14:	ldr	x0, [sp, #440]
  43ea18:	ldr	x0, [x0]
  43ea1c:	mov	w1, #0x6                   	// #6
  43ea20:	bl	40ea20 <ferror@plt+0xcca0>
  43ea24:	ldr	x0, [sp, #440]
  43ea28:	ldrb	w0, [x0, #24]
  43ea2c:	and	w0, w0, #0xf
  43ea30:	mov	w1, w0
  43ea34:	ldr	x0, [sp, #136]
  43ea38:	bl	42ea9c <ferror@plt+0x2cd1c>
  43ea3c:	mov	x19, x0
  43ea40:	ldr	x0, [sp, #440]
  43ea44:	ldr	w0, [x0, #28]
  43ea48:	mov	w1, w0
  43ea4c:	ldr	x0, [sp, #136]
  43ea50:	bl	42f594 <ferror@plt+0x2d814>
  43ea54:	mov	x2, x0
  43ea58:	mov	x1, x19
  43ea5c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43ea60:	add	x0, x0, #0x18
  43ea64:	bl	401cf0 <printf@plt>
  43ea68:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43ea6c:	add	x0, x0, #0x740
  43ea70:	ldr	x0, [x0]
  43ea74:	cmp	x0, #0x0
  43ea78:	b.eq	43eac0 <ferror@plt+0x3cd40>  // b.none
  43ea7c:	ldr	x0, [sp, #440]
  43ea80:	ldr	x1, [x0, #16]
  43ea84:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43ea88:	add	x0, x0, #0x748
  43ea8c:	ldr	x0, [x0]
  43ea90:	cmp	x1, x0
  43ea94:	b.cs	43eac0 <ferror@plt+0x3cd40>  // b.hs, b.nlast
  43ea98:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43ea9c:	add	x0, x0, #0x740
  43eaa0:	ldr	x1, [x0]
  43eaa4:	ldr	x0, [sp, #440]
  43eaa8:	ldr	x0, [x0, #16]
  43eaac:	add	x0, x1, x0
  43eab0:	mov	x1, x0
  43eab4:	ldr	w0, [sp, #452]
  43eab8:	bl	40ebc4 <ferror@plt+0xce44>
  43eabc:	b	43eafc <ferror@plt+0x3cd7c>
  43eac0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43eac4:	add	x0, x0, #0xeb0
  43eac8:	bl	401d40 <gettext@plt>
  43eacc:	mov	x2, x0
  43ead0:	ldr	x0, [sp, #440]
  43ead4:	ldr	x0, [x0, #16]
  43ead8:	mov	x1, x0
  43eadc:	mov	x0, x2
  43eae0:	bl	401cf0 <printf@plt>
  43eae4:	b	43eafc <ferror@plt+0x3cd7c>
  43eae8:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43eaec:	add	x0, x0, #0x28
  43eaf0:	bl	401d40 <gettext@plt>
  43eaf4:	ldr	x1, [sp, #640]
  43eaf8:	bl	401cf0 <printf@plt>
  43eafc:	mov	w0, #0xa                   	// #10
  43eb00:	bl	401d20 <putchar@plt>
  43eb04:	ldr	x0, [sp, #648]
  43eb08:	cmn	x0, #0x1
  43eb0c:	b.eq	43eb30 <ferror@plt+0x3cdb0>  // b.none
  43eb10:	ldr	x0, [sp, #640]
  43eb14:	add	x0, x0, #0x1
  43eb18:	str	x0, [sp, #640]
  43eb1c:	ldr	x1, [sp, #640]
  43eb20:	ldr	x0, [sp, #736]
  43eb24:	cmp	x1, x0
  43eb28:	b.cc	43e998 <ferror@plt+0x3cc18>  // b.lo, b.ul, b.last
  43eb2c:	b	43eb34 <ferror@plt+0x3cdb4>
  43eb30:	nop
  43eb34:	mov	w0, #0xa                   	// #10
  43eb38:	bl	401d20 <putchar@plt>
  43eb3c:	b	43eb5c <ferror@plt+0x3cddc>
  43eb40:	nop
  43eb44:	b	43eb5c <ferror@plt+0x3cddc>
  43eb48:	nop
  43eb4c:	b	43eb5c <ferror@plt+0x3cddc>
  43eb50:	nop
  43eb54:	b	43eb5c <ferror@plt+0x3cddc>
  43eb58:	nop
  43eb5c:	ldr	x0, [sp, #464]
  43eb60:	cmp	x0, #0x0
  43eb64:	b.eq	43eb70 <ferror@plt+0x3cdf0>  // b.none
  43eb68:	ldr	x0, [sp, #464]
  43eb6c:	bl	401c10 <free@plt>
  43eb70:	ldr	x0, [sp, #768]
  43eb74:	cmp	x0, #0x0
  43eb78:	b.eq	43f038 <ferror@plt+0x3d2b8>  // b.none
  43eb7c:	ldr	x0, [sp, #760]
  43eb80:	cmp	x0, #0x0
  43eb84:	b.eq	43f038 <ferror@plt+0x3d2b8>  // b.none
  43eb88:	ldr	x0, [sp, #784]
  43eb8c:	cmp	x0, #0x0
  43eb90:	b.eq	43f038 <ferror@plt+0x3d2b8>  // b.none
  43eb94:	ldr	x0, [sp, #792]
  43eb98:	cmp	x0, #0x0
  43eb9c:	b.eq	43f038 <ferror@plt+0x3d2b8>  // b.none
  43eba0:	ldr	x2, [sp, #792]
  43eba4:	ldr	x1, [sp, #760]
  43eba8:	ldr	x0, [sp, #136]
  43ebac:	bl	41e63c <ferror@plt+0x1c8bc>
  43ebb0:	str	x0, [sp, #432]
  43ebb4:	ldr	x0, [sp, #784]
  43ebb8:	cmp	x0, #0x7
  43ebbc:	b.ne	43ebf0 <ferror@plt+0x3ce70>  // b.any
  43ebc0:	add	x1, sp, #0x148
  43ebc4:	add	x0, sp, #0x140
  43ebc8:	mov	x4, x1
  43ebcc:	mov	x3, x0
  43ebd0:	ldr	x2, [sp, #792]
  43ebd4:	ldr	x1, [sp, #432]
  43ebd8:	ldr	x0, [sp, #136]
  43ebdc:	bl	40f8a0 <ferror@plt+0xdb20>
  43ebe0:	cmp	w0, #0x0
  43ebe4:	b.ne	43ec20 <ferror@plt+0x3cea0>  // b.any
  43ebe8:	mov	w0, #0x0                   	// #0
  43ebec:	b	43f03c <ferror@plt+0x3d2bc>
  43ebf0:	add	x1, sp, #0x148
  43ebf4:	add	x0, sp, #0x140
  43ebf8:	mov	x4, x1
  43ebfc:	mov	x3, x0
  43ec00:	ldr	x2, [sp, #792]
  43ec04:	ldr	x1, [sp, #432]
  43ec08:	ldr	x0, [sp, #136]
  43ec0c:	bl	40fd60 <ferror@plt+0xdfe0>
  43ec10:	cmp	w0, #0x0
  43ec14:	b.ne	43ec20 <ferror@plt+0x3cea0>  // b.any
  43ec18:	mov	w0, #0x0                   	// #0
  43ec1c:	b	43f03c <ferror@plt+0x3d2bc>
  43ec20:	ldr	x0, [sp, #768]
  43ec24:	str	x0, [sp, #632]
  43ec28:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43ec2c:	add	x0, x0, #0x968
  43ec30:	ldr	w0, [x0]
  43ec34:	cmp	w0, #0x0
  43ec38:	b.eq	43ec44 <ferror@plt+0x3cec4>  // b.none
  43ec3c:	mov	w0, #0x4                   	// #4
  43ec40:	b	43ec48 <ferror@plt+0x3cec8>
  43ec44:	mov	w0, #0x8                   	// #8
  43ec48:	str	w0, [sp, #428]
  43ec4c:	ldr	x0, [sp, #328]
  43ec50:	add	x1, x0, #0x2
  43ec54:	ldrsw	x0, [sp, #428]
  43ec58:	mul	x0, x1, x0
  43ec5c:	ldr	x1, [sp, #768]
  43ec60:	add	x0, x1, x0
  43ec64:	str	x0, [sp, #416]
  43ec68:	ldr	x1, [sp, #416]
  43ec6c:	ldr	x0, [sp, #768]
  43ec70:	sub	x0, x1, x0
  43ec74:	mov	x2, x0
  43ec78:	ldr	x1, [sp, #768]
  43ec7c:	ldr	x0, [sp, #136]
  43ec80:	bl	41e63c <ferror@plt+0x1c8bc>
  43ec84:	str	x0, [sp, #408]
  43ec88:	ldr	x1, [sp, #416]
  43ec8c:	ldr	x0, [sp, #768]
  43ec90:	sub	x19, x1, x0
  43ec94:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43ec98:	add	x0, x0, #0x60
  43ec9c:	bl	401d40 <gettext@plt>
  43eca0:	mov	x5, x0
  43eca4:	mov	x4, #0x1                   	// #1
  43eca8:	mov	x3, x19
  43ecac:	ldr	x2, [sp, #408]
  43ecb0:	ldr	x1, [sp, #136]
  43ecb4:	mov	x0, #0x0                   	// #0
  43ecb8:	bl	40e704 <ferror@plt+0xc984>
  43ecbc:	str	x0, [sp, #400]
  43ecc0:	ldr	x0, [sp, #400]
  43ecc4:	cmp	x0, #0x0
  43ecc8:	b.ne	43ecd4 <ferror@plt+0x3cf54>  // b.any
  43eccc:	mov	w0, #0x0                   	// #0
  43ecd0:	b	43f03c <ferror@plt+0x3d2bc>
  43ecd4:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43ecd8:	add	x0, x0, #0x80
  43ecdc:	bl	401bb0 <puts@plt>
  43ece0:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ece4:	add	x0, x0, #0x8a0
  43ece8:	bl	401d40 <gettext@plt>
  43ecec:	bl	401cf0 <printf@plt>
  43ecf0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43ecf4:	add	x0, x0, #0x90
  43ecf8:	bl	401d40 <gettext@plt>
  43ecfc:	mov	x21, x0
  43ed00:	ldr	w0, [sp, #428]
  43ed04:	lsl	w19, w0, #1
  43ed08:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ed0c:	add	x0, x0, #0x8c8
  43ed10:	bl	401d40 <gettext@plt>
  43ed14:	mov	x22, x0
  43ed18:	ldr	w0, [sp, #428]
  43ed1c:	lsl	w20, w0, #1
  43ed20:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ed24:	add	x0, x0, #0xf60
  43ed28:	bl	401d40 <gettext@plt>
  43ed2c:	mov	x4, x0
  43ed30:	mov	w3, w20
  43ed34:	mov	x2, x22
  43ed38:	mov	w1, w19
  43ed3c:	mov	x0, x21
  43ed40:	bl	401cf0 <printf@plt>
  43ed44:	ldr	x2, [sp, #632]
  43ed48:	ldr	x1, [sp, #768]
  43ed4c:	ldr	x0, [sp, #400]
  43ed50:	bl	43bb60 <ferror@plt+0x39de0>
  43ed54:	str	x0, [sp, #632]
  43ed58:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43ed5c:	add	x0, x0, #0xa8
  43ed60:	bl	401d40 <gettext@plt>
  43ed64:	bl	401cf0 <printf@plt>
  43ed68:	ldr	x2, [sp, #632]
  43ed6c:	ldr	x1, [sp, #768]
  43ed70:	ldr	x0, [sp, #400]
  43ed74:	bl	43bb60 <ferror@plt+0x39de0>
  43ed78:	str	x0, [sp, #632]
  43ed7c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43ed80:	add	x0, x0, #0xc0
  43ed84:	bl	401d40 <gettext@plt>
  43ed88:	bl	401cf0 <printf@plt>
  43ed8c:	mov	w0, #0xa                   	// #10
  43ed90:	bl	401d20 <putchar@plt>
  43ed94:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43ed98:	add	x0, x0, #0xd8
  43ed9c:	bl	401d40 <gettext@plt>
  43eda0:	bl	401cf0 <printf@plt>
  43eda4:	ldr	w0, [sp, #428]
  43eda8:	lsl	w19, w0, #1
  43edac:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43edb0:	add	x0, x0, #0x8c8
  43edb4:	bl	401d40 <gettext@plt>
  43edb8:	mov	x23, x0
  43edbc:	ldr	w0, [sp, #428]
  43edc0:	lsl	w20, w0, #1
  43edc4:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43edc8:	add	x0, x0, #0xf60
  43edcc:	bl	401d40 <gettext@plt>
  43edd0:	mov	x24, x0
  43edd4:	ldr	w0, [sp, #428]
  43edd8:	lsl	w21, w0, #1
  43eddc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ede0:	add	x0, x0, #0xfb8
  43ede4:	bl	401d40 <gettext@plt>
  43ede8:	mov	x25, x0
  43edec:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43edf0:	add	x0, x0, #0xfc8
  43edf4:	bl	401d40 <gettext@plt>
  43edf8:	mov	x26, x0
  43edfc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ee00:	add	x0, x0, #0xfd0
  43ee04:	bl	401d40 <gettext@plt>
  43ee08:	mov	x22, x0
  43ee0c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43ee10:	add	x0, x0, #0xfd8
  43ee14:	bl	401d40 <gettext@plt>
  43ee18:	str	x0, [sp, #8]
  43ee1c:	str	x22, [sp]
  43ee20:	mov	x7, x26
  43ee24:	mov	x6, x25
  43ee28:	mov	w5, w21
  43ee2c:	mov	x4, x24
  43ee30:	mov	w3, w20
  43ee34:	mov	x2, x23
  43ee38:	mov	w1, w19
  43ee3c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43ee40:	add	x0, x0, #0xe8
  43ee44:	bl	401cf0 <printf@plt>
  43ee48:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43ee4c:	add	x0, x0, #0x968
  43ee50:	ldr	w0, [x0]
  43ee54:	cmp	w0, #0x0
  43ee58:	b.eq	43ee64 <ferror@plt+0x3d0e4>  // b.none
  43ee5c:	mov	w1, #0x3f                  	// #63
  43ee60:	b	43ee68 <ferror@plt+0x3d0e8>
  43ee64:	mov	w1, #0x8f                  	// #143
  43ee68:	ldr	w2, [sp, #428]
  43ee6c:	mov	w0, w2
  43ee70:	lsl	w2, w2, #2
  43ee74:	sub	w0, w0, w2
  43ee78:	lsl	w0, w0, #1
  43ee7c:	add	w0, w1, w0
  43ee80:	sub	w0, w0, #0x1
  43ee84:	str	w0, [sp, #396]
  43ee88:	str	xzr, [sp, #624]
  43ee8c:	b	43f004 <ferror@plt+0x3d284>
  43ee90:	ldr	x2, [sp, #320]
  43ee94:	ldr	x1, [sp, #624]
  43ee98:	mov	x0, x1
  43ee9c:	lsl	x0, x0, #1
  43eea0:	add	x0, x0, x1
  43eea4:	lsl	x0, x0, #3
  43eea8:	add	x0, x2, x0
  43eeac:	ldr	x0, [x0, #8]
  43eeb0:	bl	4101d4 <ferror@plt+0xe454>
  43eeb4:	str	x0, [sp, #384]
  43eeb8:	ldr	x2, [sp, #632]
  43eebc:	ldr	x1, [sp, #768]
  43eec0:	ldr	x0, [sp, #400]
  43eec4:	bl	43bb60 <ferror@plt+0x39de0>
  43eec8:	str	x0, [sp, #632]
  43eecc:	mov	w0, #0x20                  	// #32
  43eed0:	bl	401d20 <putchar@plt>
  43eed4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43eed8:	add	x0, x0, #0x750
  43eedc:	ldr	x0, [x0]
  43eee0:	ldr	x1, [sp, #384]
  43eee4:	cmp	x1, x0
  43eee8:	b.cc	43ef04 <ferror@plt+0x3d184>  // b.lo, b.ul, b.last
  43eeec:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43eef0:	add	x0, x0, #0x108
  43eef4:	bl	401d40 <gettext@plt>
  43eef8:	ldr	x1, [sp, #384]
  43eefc:	bl	401cf0 <printf@plt>
  43ef00:	b	43eff0 <ferror@plt+0x3d270>
  43ef04:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43ef08:	add	x0, x0, #0x758
  43ef0c:	ldr	x1, [x0]
  43ef10:	ldr	x0, [sp, #384]
  43ef14:	lsl	x0, x0, #5
  43ef18:	add	x0, x1, x0
  43ef1c:	str	x0, [sp, #376]
  43ef20:	ldr	x0, [sp, #376]
  43ef24:	ldr	x0, [x0]
  43ef28:	mov	w1, #0x6                   	// #6
  43ef2c:	bl	40ea20 <ferror@plt+0xcca0>
  43ef30:	ldr	x0, [sp, #376]
  43ef34:	ldrb	w0, [x0, #24]
  43ef38:	and	w0, w0, #0xf
  43ef3c:	mov	w1, w0
  43ef40:	ldr	x0, [sp, #136]
  43ef44:	bl	42ea9c <ferror@plt+0x2cd1c>
  43ef48:	mov	x19, x0
  43ef4c:	ldr	x0, [sp, #376]
  43ef50:	ldr	w0, [x0, #28]
  43ef54:	mov	w1, w0
  43ef58:	ldr	x0, [sp, #136]
  43ef5c:	bl	42f594 <ferror@plt+0x2d814>
  43ef60:	mov	x2, x0
  43ef64:	mov	x1, x19
  43ef68:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43ef6c:	add	x0, x0, #0x18
  43ef70:	bl	401cf0 <printf@plt>
  43ef74:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43ef78:	add	x0, x0, #0x740
  43ef7c:	ldr	x0, [x0]
  43ef80:	cmp	x0, #0x0
  43ef84:	b.eq	43efcc <ferror@plt+0x3d24c>  // b.none
  43ef88:	ldr	x0, [sp, #376]
  43ef8c:	ldr	x1, [x0, #16]
  43ef90:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43ef94:	add	x0, x0, #0x748
  43ef98:	ldr	x0, [x0]
  43ef9c:	cmp	x1, x0
  43efa0:	b.cs	43efcc <ferror@plt+0x3d24c>  // b.hs, b.nlast
  43efa4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  43efa8:	add	x0, x0, #0x740
  43efac:	ldr	x1, [x0]
  43efb0:	ldr	x0, [sp, #376]
  43efb4:	ldr	x0, [x0, #16]
  43efb8:	add	x0, x1, x0
  43efbc:	mov	x1, x0
  43efc0:	ldr	w0, [sp, #396]
  43efc4:	bl	40ebc4 <ferror@plt+0xce44>
  43efc8:	b	43eff0 <ferror@plt+0x3d270>
  43efcc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43efd0:	add	x0, x0, #0xeb0
  43efd4:	bl	401d40 <gettext@plt>
  43efd8:	mov	x2, x0
  43efdc:	ldr	x0, [sp, #376]
  43efe0:	ldr	x0, [x0, #16]
  43efe4:	mov	x1, x0
  43efe8:	mov	x0, x2
  43efec:	bl	401cf0 <printf@plt>
  43eff0:	mov	w0, #0xa                   	// #10
  43eff4:	bl	401d20 <putchar@plt>
  43eff8:	ldr	x0, [sp, #624]
  43effc:	add	x0, x0, #0x1
  43f000:	str	x0, [sp, #624]
  43f004:	ldr	x0, [sp, #328]
  43f008:	ldr	x1, [sp, #624]
  43f00c:	cmp	x1, x0
  43f010:	b.cc	43ee90 <ferror@plt+0x3d110>  // b.lo, b.ul, b.last
  43f014:	mov	w0, #0xa                   	// #10
  43f018:	bl	401d20 <putchar@plt>
  43f01c:	ldr	x0, [sp, #400]
  43f020:	cmp	x0, #0x0
  43f024:	b.eq	43f030 <ferror@plt+0x3d2b0>  // b.none
  43f028:	ldr	x0, [sp, #400]
  43f02c:	bl	401c10 <free@plt>
  43f030:	ldr	x0, [sp, #320]
  43f034:	bl	401c10 <free@plt>
  43f038:	ldr	w0, [sp, #732]
  43f03c:	ldp	x19, x20, [sp, #48]
  43f040:	ldp	x21, x22, [sp, #64]
  43f044:	ldp	x23, x24, [sp, #80]
  43f048:	ldp	x25, x26, [sp, #96]
  43f04c:	ldr	x27, [sp, #112]
  43f050:	ldp	x29, x30, [sp, #32]
  43f054:	add	sp, sp, #0x350
  43f058:	ret
  43f05c:	stp	x29, x30, [sp, #-64]!
  43f060:	mov	x29, sp
  43f064:	stp	x19, x20, [sp, #16]
  43f068:	str	x0, [sp, #40]
  43f06c:	str	xzr, [sp, #56]
  43f070:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f074:	add	x1, x0, #0x128
  43f078:	ldr	x0, [sp, #40]
  43f07c:	bl	40f0d4 <ferror@plt+0xd354>
  43f080:	str	x0, [sp, #56]
  43f084:	ldr	x0, [sp, #56]
  43f088:	cmp	x0, #0x0
  43f08c:	b.eq	43f170 <ferror@plt+0x3d3f0>  // b.none
  43f090:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f094:	add	x0, x0, #0x138
  43f098:	bl	401bb0 <puts@plt>
  43f09c:	ldr	x0, [sp, #56]
  43f0a0:	ldr	x0, [x0, #24]
  43f0a4:	mov	x20, x0
  43f0a8:	ldr	x0, [sp, #56]
  43f0ac:	ldr	x19, [x0, #32]
  43f0b0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f0b4:	add	x0, x0, #0x158
  43f0b8:	bl	401d40 <gettext@plt>
  43f0bc:	mov	x5, x0
  43f0c0:	mov	x4, x19
  43f0c4:	mov	x3, #0x1                   	// #1
  43f0c8:	mov	x2, x20
  43f0cc:	ldr	x1, [sp, #40]
  43f0d0:	mov	x0, #0x0                   	// #0
  43f0d4:	bl	40e704 <ferror@plt+0xc984>
  43f0d8:	str	x0, [sp, #48]
  43f0dc:	ldr	x0, [sp, #48]
  43f0e0:	cmp	x0, #0x0
  43f0e4:	b.ne	43f0f0 <ferror@plt+0x3d370>  // b.any
  43f0e8:	mov	w0, #0x0                   	// #0
  43f0ec:	b	43f178 <ferror@plt+0x3d3f8>
  43f0f0:	ldr	x0, [sp, #48]
  43f0f4:	ldr	w0, [x0]
  43f0f8:	and	w0, w0, #0x3
  43f0fc:	cmp	w0, #0x3
  43f100:	b.eq	43f160 <ferror@plt+0x3d3e0>  // b.none
  43f104:	cmp	w0, #0x3
  43f108:	b.hi	43f174 <ferror@plt+0x3d3f4>  // b.pmore
  43f10c:	cmp	w0, #0x2
  43f110:	b.eq	43f150 <ferror@plt+0x3d3d0>  // b.none
  43f114:	cmp	w0, #0x2
  43f118:	b.hi	43f174 <ferror@plt+0x3d3f4>  // b.pmore
  43f11c:	cmp	w0, #0x0
  43f120:	b.eq	43f130 <ferror@plt+0x3d3b0>  // b.none
  43f124:	cmp	w0, #0x1
  43f128:	b.eq	43f140 <ferror@plt+0x3d3c0>  // b.none
  43f12c:	b	43f174 <ferror@plt+0x3d3f4>
  43f130:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f134:	add	x0, x0, #0x170
  43f138:	bl	401bb0 <puts@plt>
  43f13c:	b	43f174 <ferror@plt+0x3d3f4>
  43f140:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f144:	add	x0, x0, #0x188
  43f148:	bl	401bb0 <puts@plt>
  43f14c:	b	43f174 <ferror@plt+0x3d3f4>
  43f150:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f154:	add	x0, x0, #0x1a0
  43f158:	bl	401bb0 <puts@plt>
  43f15c:	b	43f174 <ferror@plt+0x3d3f4>
  43f160:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f164:	add	x0, x0, #0x1b8
  43f168:	bl	401bb0 <puts@plt>
  43f16c:	b	43f174 <ferror@plt+0x3d3f4>
  43f170:	nop
  43f174:	mov	w0, #0x1                   	// #1
  43f178:	ldp	x19, x20, [sp, #16]
  43f17c:	ldp	x29, x30, [sp], #64
  43f180:	ret
  43f184:	sub	sp, sp, #0x140
  43f188:	stp	x29, x30, [sp, #16]
  43f18c:	add	x29, sp, #0x10
  43f190:	stp	x19, x20, [sp, #32]
  43f194:	str	x0, [sp, #56]
  43f198:	mov	w0, #0x1                   	// #1
  43f19c:	str	w0, [sp, #296]
  43f1a0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43f1a4:	add	x0, x0, #0x95c
  43f1a8:	ldr	w0, [x0]
  43f1ac:	cmp	w0, #0x0
  43f1b0:	b.ne	43f1bc <ferror@plt+0x3d43c>  // b.any
  43f1b4:	mov	w0, #0x1                   	// #1
  43f1b8:	b	43f64c <ferror@plt+0x3d8cc>
  43f1bc:	str	wzr, [sp, #300]
  43f1c0:	ldr	x0, [sp, #56]
  43f1c4:	ldr	x0, [x0, #112]
  43f1c8:	str	x0, [sp, #312]
  43f1cc:	b	43f634 <ferror@plt+0x3d8b4>
  43f1d0:	ldr	x0, [sp, #312]
  43f1d4:	ldr	w1, [x0, #4]
  43f1d8:	mov	w0, #0xfff7                	// #65527
  43f1dc:	movk	w0, #0x6fff, lsl #16
  43f1e0:	cmp	w1, w0
  43f1e4:	b.ne	43f61c <ferror@plt+0x3d89c>  // b.any
  43f1e8:	ldr	x0, [sp, #312]
  43f1ec:	ldr	w1, [x0, #40]
  43f1f0:	ldr	x0, [sp, #56]
  43f1f4:	ldr	w0, [x0, #100]
  43f1f8:	cmp	w1, w0
  43f1fc:	b.cs	43f618 <ferror@plt+0x3d898>  // b.hs, b.nlast
  43f200:	ldr	x0, [sp, #312]
  43f204:	ldr	x0, [x0, #24]
  43f208:	mov	x20, x0
  43f20c:	ldr	x0, [sp, #312]
  43f210:	ldr	x19, [x0, #32]
  43f214:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43f218:	add	x0, x0, #0x8f8
  43f21c:	bl	401d40 <gettext@plt>
  43f220:	mov	x5, x0
  43f224:	mov	x4, x19
  43f228:	mov	x3, #0x1                   	// #1
  43f22c:	mov	x2, x20
  43f230:	ldr	x1, [sp, #56]
  43f234:	mov	x0, #0x0                   	// #0
  43f238:	bl	40e704 <ferror@plt+0xc984>
  43f23c:	str	x0, [sp, #288]
  43f240:	ldr	x0, [sp, #288]
  43f244:	cmp	x0, #0x0
  43f248:	b.ne	43f254 <ferror@plt+0x3d4d4>  // b.any
  43f24c:	str	wzr, [sp, #296]
  43f250:	b	43f61c <ferror@plt+0x3d89c>
  43f254:	ldr	x0, [sp, #56]
  43f258:	ldr	x2, [x0, #112]
  43f25c:	ldr	x0, [sp, #312]
  43f260:	ldr	w0, [x0, #40]
  43f264:	mov	w1, w0
  43f268:	mov	x0, x1
  43f26c:	lsl	x0, x0, #2
  43f270:	add	x0, x0, x1
  43f274:	lsl	x0, x0, #4
  43f278:	add	x0, x2, x0
  43f27c:	str	x0, [sp, #280]
  43f280:	ldr	x0, [sp, #280]
  43f284:	ldr	x0, [x0, #24]
  43f288:	mov	x20, x0
  43f28c:	ldr	x0, [sp, #280]
  43f290:	ldr	x19, [x0, #32]
  43f294:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f298:	add	x0, x0, #0x1d0
  43f29c:	bl	401d40 <gettext@plt>
  43f2a0:	mov	x5, x0
  43f2a4:	mov	x4, x19
  43f2a8:	mov	x3, #0x1                   	// #1
  43f2ac:	mov	x2, x20
  43f2b0:	ldr	x1, [sp, #56]
  43f2b4:	mov	x0, #0x0                   	// #0
  43f2b8:	bl	40e704 <ferror@plt+0xc984>
  43f2bc:	str	x0, [sp, #272]
  43f2c0:	ldr	x0, [sp, #272]
  43f2c4:	cmp	x0, #0x0
  43f2c8:	b.eq	43f2dc <ferror@plt+0x3d55c>  // b.none
  43f2cc:	ldr	x0, [sp, #312]
  43f2d0:	ldr	x0, [x0, #56]
  43f2d4:	cmp	x0, #0x14
  43f2d8:	b.eq	43f2f4 <ferror@plt+0x3d574>  // b.none
  43f2dc:	ldr	x0, [sp, #288]
  43f2e0:	bl	401c10 <free@plt>
  43f2e4:	ldr	x0, [sp, #272]
  43f2e8:	bl	401c10 <free@plt>
  43f2ec:	str	wzr, [sp, #296]
  43f2f0:	b	43f61c <ferror@plt+0x3d89c>
  43f2f4:	ldr	x0, [sp, #280]
  43f2f8:	ldr	x0, [x0, #32]
  43f2fc:	str	x0, [sp, #264]
  43f300:	ldr	x0, [sp, #312]
  43f304:	ldr	x1, [x0, #32]
  43f308:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  43f30c:	movk	x0, #0xcccd
  43f310:	umulh	x0, x1, x0
  43f314:	lsr	x0, x0, #4
  43f318:	str	x0, [sp, #256]
  43f31c:	ldr	x2, [sp, #256]
  43f320:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f324:	add	x1, x0, #0x1e8
  43f328:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f32c:	add	x0, x0, #0x1e8
  43f330:	bl	401920 <ngettext@plt>
  43f334:	mov	x19, x0
  43f338:	ldr	x1, [sp, #312]
  43f33c:	ldr	x0, [sp, #56]
  43f340:	bl	40ee18 <ferror@plt+0xd098>
  43f344:	ldr	x2, [sp, #256]
  43f348:	mov	x1, x0
  43f34c:	mov	x0, x19
  43f350:	bl	401cf0 <printf@plt>
  43f354:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f358:	add	x0, x0, #0x220
  43f35c:	bl	401d40 <gettext@plt>
  43f360:	bl	401bb0 <puts@plt>
  43f364:	str	xzr, [sp, #304]
  43f368:	b	43f5e0 <ferror@plt+0x3d860>
  43f36c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43f370:	add	x0, x0, #0x580
  43f374:	ldr	x2, [x0]
  43f378:	ldr	x1, [sp, #304]
  43f37c:	mov	x0, x1
  43f380:	lsl	x0, x0, #2
  43f384:	add	x0, x0, x1
  43f388:	lsl	x0, x0, #2
  43f38c:	mov	x1, x0
  43f390:	ldr	x0, [sp, #288]
  43f394:	add	x0, x0, x1
  43f398:	mov	w1, #0x4                   	// #4
  43f39c:	blr	x2
  43f3a0:	str	x0, [sp, #72]
  43f3a4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43f3a8:	add	x0, x0, #0x580
  43f3ac:	ldr	x2, [x0]
  43f3b0:	ldr	x1, [sp, #304]
  43f3b4:	mov	x0, x1
  43f3b8:	lsl	x0, x0, #2
  43f3bc:	add	x0, x0, x1
  43f3c0:	lsl	x0, x0, #2
  43f3c4:	mov	x1, x0
  43f3c8:	ldr	x0, [sp, #288]
  43f3cc:	add	x0, x0, x1
  43f3d0:	add	x0, x0, #0x4
  43f3d4:	mov	w1, #0x4                   	// #4
  43f3d8:	blr	x2
  43f3dc:	str	x0, [sp, #240]
  43f3e0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43f3e4:	add	x0, x0, #0x580
  43f3e8:	ldr	x2, [x0]
  43f3ec:	ldr	x1, [sp, #304]
  43f3f0:	mov	x0, x1
  43f3f4:	lsl	x0, x0, #2
  43f3f8:	add	x0, x0, x1
  43f3fc:	lsl	x0, x0, #2
  43f400:	mov	x1, x0
  43f404:	ldr	x0, [sp, #288]
  43f408:	add	x0, x0, x1
  43f40c:	add	x0, x0, #0x8
  43f410:	mov	w1, #0x4                   	// #4
  43f414:	blr	x2
  43f418:	str	x0, [sp, #88]
  43f41c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43f420:	add	x0, x0, #0x580
  43f424:	ldr	x2, [x0]
  43f428:	ldr	x1, [sp, #304]
  43f42c:	mov	x0, x1
  43f430:	lsl	x0, x0, #2
  43f434:	add	x0, x0, x1
  43f438:	lsl	x0, x0, #2
  43f43c:	mov	x1, x0
  43f440:	ldr	x0, [sp, #288]
  43f444:	add	x0, x0, x1
  43f448:	add	x0, x0, #0xc
  43f44c:	mov	w1, #0x4                   	// #4
  43f450:	blr	x2
  43f454:	str	x0, [sp, #96]
  43f458:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43f45c:	add	x0, x0, #0x580
  43f460:	ldr	x2, [x0]
  43f464:	ldr	x1, [sp, #304]
  43f468:	mov	x0, x1
  43f46c:	lsl	x0, x0, #2
  43f470:	add	x0, x0, x1
  43f474:	lsl	x0, x0, #2
  43f478:	mov	x1, x0
  43f47c:	ldr	x0, [sp, #288]
  43f480:	add	x0, x0, x1
  43f484:	add	x0, x0, #0x10
  43f488:	mov	w1, #0x4                   	// #4
  43f48c:	blr	x2
  43f490:	str	x0, [sp, #104]
  43f494:	add	x0, sp, #0xf0
  43f498:	bl	401af0 <gmtime@plt>
  43f49c:	str	x0, [sp, #248]
  43f4a0:	ldr	x0, [sp, #248]
  43f4a4:	ldr	w0, [x0, #20]
  43f4a8:	add	w1, w0, #0x76c
  43f4ac:	ldr	x0, [sp, #248]
  43f4b0:	ldr	w0, [x0, #16]
  43f4b4:	add	w2, w0, #0x1
  43f4b8:	ldr	x0, [sp, #248]
  43f4bc:	ldr	w3, [x0, #12]
  43f4c0:	ldr	x0, [sp, #248]
  43f4c4:	ldr	w4, [x0, #8]
  43f4c8:	ldr	x0, [sp, #248]
  43f4cc:	ldr	w5, [x0, #4]
  43f4d0:	ldr	x0, [sp, #248]
  43f4d4:	ldr	w0, [x0]
  43f4d8:	add	x8, sp, #0x70
  43f4dc:	str	w0, [sp]
  43f4e0:	mov	w7, w5
  43f4e4:	mov	w6, w4
  43f4e8:	mov	w5, w3
  43f4ec:	mov	w4, w2
  43f4f0:	mov	w3, w1
  43f4f4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  43f4f8:	add	x2, x0, #0xe98
  43f4fc:	mov	x1, #0x80                  	// #128
  43f500:	mov	x0, x8
  43f504:	bl	401a20 <snprintf@plt>
  43f508:	ldr	x1, [sp, #304]
  43f50c:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  43f510:	add	x0, x0, #0x9b8
  43f514:	bl	401cf0 <printf@plt>
  43f518:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43f51c:	add	x0, x0, #0x548
  43f520:	ldr	w0, [x0]
  43f524:	cmp	w0, #0x0
  43f528:	b.eq	43f56c <ferror@plt+0x3d7ec>  // b.none
  43f52c:	ldr	x0, [sp, #72]
  43f530:	ldr	x1, [sp, #264]
  43f534:	cmp	x1, x0
  43f538:	b.ls	43f54c <ferror@plt+0x3d7cc>  // b.plast
  43f53c:	ldr	x0, [sp, #72]
  43f540:	ldr	x1, [sp, #272]
  43f544:	add	x0, x1, x0
  43f548:	b	43f558 <ferror@plt+0x3d7d8>
  43f54c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  43f550:	add	x0, x0, #0xf80
  43f554:	bl	401d40 <gettext@plt>
  43f558:	mov	x1, x0
  43f55c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f560:	add	x0, x0, #0x268
  43f564:	bl	401cf0 <printf@plt>
  43f568:	b	43f5a8 <ferror@plt+0x3d828>
  43f56c:	ldr	x0, [sp, #72]
  43f570:	ldr	x1, [sp, #264]
  43f574:	cmp	x1, x0
  43f578:	b.ls	43f58c <ferror@plt+0x3d80c>  // b.plast
  43f57c:	ldr	x0, [sp, #72]
  43f580:	ldr	x1, [sp, #272]
  43f584:	add	x0, x1, x0
  43f588:	b	43f598 <ferror@plt+0x3d818>
  43f58c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  43f590:	add	x0, x0, #0xf80
  43f594:	bl	401d40 <gettext@plt>
  43f598:	mov	x1, x0
  43f59c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f5a0:	add	x0, x0, #0x270
  43f5a4:	bl	401cf0 <printf@plt>
  43f5a8:	ldr	x1, [sp, #88]
  43f5ac:	ldr	x2, [sp, #96]
  43f5b0:	ldr	x3, [sp, #104]
  43f5b4:	add	x0, sp, #0x70
  43f5b8:	mov	x4, x3
  43f5bc:	mov	x3, x2
  43f5c0:	mov	x2, x1
  43f5c4:	mov	x1, x0
  43f5c8:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43f5cc:	add	x0, x0, #0x280
  43f5d0:	bl	401cf0 <printf@plt>
  43f5d4:	ldr	x0, [sp, #304]
  43f5d8:	add	x0, x0, #0x1
  43f5dc:	str	x0, [sp, #304]
  43f5e0:	ldr	x0, [sp, #312]
  43f5e4:	ldr	x1, [x0, #32]
  43f5e8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  43f5ec:	movk	x0, #0xcccd
  43f5f0:	umulh	x0, x1, x0
  43f5f4:	lsr	x0, x0, #4
  43f5f8:	ldr	x1, [sp, #304]
  43f5fc:	cmp	x1, x0
  43f600:	b.cc	43f36c <ferror@plt+0x3d5ec>  // b.lo, b.ul, b.last
  43f604:	ldr	x0, [sp, #288]
  43f608:	bl	401c10 <free@plt>
  43f60c:	ldr	x0, [sp, #272]
  43f610:	bl	401c10 <free@plt>
  43f614:	b	43f61c <ferror@plt+0x3d89c>
  43f618:	nop
  43f61c:	ldr	w0, [sp, #300]
  43f620:	add	w0, w0, #0x1
  43f624:	str	w0, [sp, #300]
  43f628:	ldr	x0, [sp, #312]
  43f62c:	add	x0, x0, #0x50
  43f630:	str	x0, [sp, #312]
  43f634:	ldr	x0, [sp, #56]
  43f638:	ldr	w0, [x0, #100]
  43f63c:	ldr	w1, [sp, #300]
  43f640:	cmp	w1, w0
  43f644:	b.cc	43f1d0 <ferror@plt+0x3d450>  // b.lo, b.ul, b.last
  43f648:	ldr	w0, [sp, #296]
  43f64c:	ldp	x19, x20, [sp, #32]
  43f650:	ldp	x29, x30, [sp, #16]
  43f654:	add	sp, sp, #0x140
  43f658:	ret
  43f65c:	stp	x29, x30, [sp, #-32]!
  43f660:	mov	x29, sp
  43f664:	str	x0, [sp, #24]
  43f668:	str	w1, [sp, #20]
  43f66c:	ldr	x0, [sp, #24]
  43f670:	ldrh	w0, [x0, #80]
  43f674:	cmp	w0, #0x4
  43f678:	b.ne	43fe40 <ferror@plt+0x3e0c0>  // b.any
  43f67c:	ldr	w1, [sp, #20]
  43f680:	mov	w0, #0x4749                	// #18249
  43f684:	movk	w0, #0x5349, lsl #16
  43f688:	cmp	w1, w0
  43f68c:	b.eq	43fe20 <ferror@plt+0x3e0a0>  // b.none
  43f690:	ldr	w1, [sp, #20]
  43f694:	mov	w0, #0x4749                	// #18249
  43f698:	movk	w0, #0x5349, lsl #16
  43f69c:	cmp	w1, w0
  43f6a0:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f6a4:	ldr	w1, [sp, #20]
  43f6a8:	mov	w0, #0x2b7f                	// #11135
  43f6ac:	movk	w0, #0x46e6, lsl #16
  43f6b0:	cmp	w1, w0
  43f6b4:	b.eq	43fb80 <ferror@plt+0x3de00>  // b.none
  43f6b8:	ldr	w1, [sp, #20]
  43f6bc:	mov	w0, #0x2b7f                	// #11135
  43f6c0:	movk	w0, #0x46e6, lsl #16
  43f6c4:	cmp	w1, w0
  43f6c8:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f6cc:	ldr	w1, [sp, #20]
  43f6d0:	mov	w0, #0x4c45                	// #19525
  43f6d4:	movk	w0, #0x4649, lsl #16
  43f6d8:	cmp	w1, w0
  43f6dc:	b.eq	43fe30 <ferror@plt+0x3e0b0>  // b.none
  43f6e0:	ldr	w1, [sp, #20]
  43f6e4:	mov	w0, #0x4c45                	// #19525
  43f6e8:	movk	w0, #0x4649, lsl #16
  43f6ec:	cmp	w1, w0
  43f6f0:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f6f4:	ldr	w0, [sp, #20]
  43f6f8:	cmp	w0, #0x403
  43f6fc:	b.eq	43fdb0 <ferror@plt+0x3e030>  // b.none
  43f700:	ldr	w0, [sp, #20]
  43f704:	cmp	w0, #0x403
  43f708:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f70c:	ldr	w0, [sp, #20]
  43f710:	cmp	w0, #0x402
  43f714:	b.eq	43fda0 <ferror@plt+0x3e020>  // b.none
  43f718:	ldr	w0, [sp, #20]
  43f71c:	cmp	w0, #0x402
  43f720:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f724:	ldr	w0, [sp, #20]
  43f728:	cmp	w0, #0x401
  43f72c:	b.eq	43fd90 <ferror@plt+0x3e010>  // b.none
  43f730:	ldr	w0, [sp, #20]
  43f734:	cmp	w0, #0x401
  43f738:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f73c:	ldr	w0, [sp, #20]
  43f740:	cmp	w0, #0x400
  43f744:	b.eq	43fd80 <ferror@plt+0x3e000>  // b.none
  43f748:	ldr	w0, [sp, #20]
  43f74c:	cmp	w0, #0x400
  43f750:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f754:	ldr	w0, [sp, #20]
  43f758:	cmp	w0, #0x30c
  43f75c:	b.eq	43fd70 <ferror@plt+0x3dff0>  // b.none
  43f760:	ldr	w0, [sp, #20]
  43f764:	cmp	w0, #0x30c
  43f768:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f76c:	ldr	w0, [sp, #20]
  43f770:	cmp	w0, #0x30b
  43f774:	b.eq	43fd60 <ferror@plt+0x3dfe0>  // b.none
  43f778:	ldr	w0, [sp, #20]
  43f77c:	cmp	w0, #0x30b
  43f780:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f784:	ldr	w0, [sp, #20]
  43f788:	cmp	w0, #0x30a
  43f78c:	b.eq	43fd50 <ferror@plt+0x3dfd0>  // b.none
  43f790:	ldr	w0, [sp, #20]
  43f794:	cmp	w0, #0x30a
  43f798:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f79c:	ldr	w0, [sp, #20]
  43f7a0:	cmp	w0, #0x309
  43f7a4:	b.eq	43fd40 <ferror@plt+0x3dfc0>  // b.none
  43f7a8:	ldr	w0, [sp, #20]
  43f7ac:	cmp	w0, #0x309
  43f7b0:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f7b4:	ldr	w0, [sp, #20]
  43f7b8:	cmp	w0, #0x308
  43f7bc:	b.eq	43fd30 <ferror@plt+0x3dfb0>  // b.none
  43f7c0:	ldr	w0, [sp, #20]
  43f7c4:	cmp	w0, #0x308
  43f7c8:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f7cc:	ldr	w0, [sp, #20]
  43f7d0:	cmp	w0, #0x307
  43f7d4:	b.eq	43fd20 <ferror@plt+0x3dfa0>  // b.none
  43f7d8:	ldr	w0, [sp, #20]
  43f7dc:	cmp	w0, #0x307
  43f7e0:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f7e4:	ldr	w0, [sp, #20]
  43f7e8:	cmp	w0, #0x306
  43f7ec:	b.eq	43fd10 <ferror@plt+0x3df90>  // b.none
  43f7f0:	ldr	w0, [sp, #20]
  43f7f4:	cmp	w0, #0x306
  43f7f8:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f7fc:	ldr	w0, [sp, #20]
  43f800:	cmp	w0, #0x305
  43f804:	b.eq	43fd00 <ferror@plt+0x3df80>  // b.none
  43f808:	ldr	w0, [sp, #20]
  43f80c:	cmp	w0, #0x305
  43f810:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f814:	ldr	w0, [sp, #20]
  43f818:	cmp	w0, #0x304
  43f81c:	b.eq	43fcf0 <ferror@plt+0x3df70>  // b.none
  43f820:	ldr	w0, [sp, #20]
  43f824:	cmp	w0, #0x304
  43f828:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f82c:	ldr	w0, [sp, #20]
  43f830:	cmp	w0, #0x303
  43f834:	b.eq	43fce0 <ferror@plt+0x3df60>  // b.none
  43f838:	ldr	w0, [sp, #20]
  43f83c:	cmp	w0, #0x303
  43f840:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f844:	ldr	w0, [sp, #20]
  43f848:	cmp	w0, #0x302
  43f84c:	b.eq	43fcd0 <ferror@plt+0x3df50>  // b.none
  43f850:	ldr	w0, [sp, #20]
  43f854:	cmp	w0, #0x302
  43f858:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f85c:	ldr	w0, [sp, #20]
  43f860:	cmp	w0, #0x301
  43f864:	b.eq	43fcc0 <ferror@plt+0x3df40>  // b.none
  43f868:	ldr	w0, [sp, #20]
  43f86c:	cmp	w0, #0x301
  43f870:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f874:	ldr	w0, [sp, #20]
  43f878:	cmp	w0, #0x300
  43f87c:	b.eq	43fcb0 <ferror@plt+0x3df30>  // b.none
  43f880:	ldr	w0, [sp, #20]
  43f884:	cmp	w0, #0x300
  43f888:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f88c:	ldr	w0, [sp, #20]
  43f890:	cmp	w0, #0x202
  43f894:	b.eq	43fca0 <ferror@plt+0x3df20>  // b.none
  43f898:	ldr	w0, [sp, #20]
  43f89c:	cmp	w0, #0x202
  43f8a0:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f8a4:	ldr	w0, [sp, #20]
  43f8a8:	cmp	w0, #0x201
  43f8ac:	b.eq	43fc90 <ferror@plt+0x3df10>  // b.none
  43f8b0:	ldr	w0, [sp, #20]
  43f8b4:	cmp	w0, #0x201
  43f8b8:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f8bc:	ldr	w0, [sp, #20]
  43f8c0:	cmp	w0, #0x200
  43f8c4:	b.eq	43fc80 <ferror@plt+0x3df00>  // b.none
  43f8c8:	ldr	w0, [sp, #20]
  43f8cc:	cmp	w0, #0x200
  43f8d0:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f8d4:	ldr	w0, [sp, #20]
  43f8d8:	cmp	w0, #0x10f
  43f8dc:	b.eq	43fc70 <ferror@plt+0x3def0>  // b.none
  43f8e0:	ldr	w0, [sp, #20]
  43f8e4:	cmp	w0, #0x10f
  43f8e8:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f8ec:	ldr	w0, [sp, #20]
  43f8f0:	cmp	w0, #0x10e
  43f8f4:	b.eq	43fc60 <ferror@plt+0x3dee0>  // b.none
  43f8f8:	ldr	w0, [sp, #20]
  43f8fc:	cmp	w0, #0x10e
  43f900:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f904:	ldr	w0, [sp, #20]
  43f908:	cmp	w0, #0x10d
  43f90c:	b.eq	43fc50 <ferror@plt+0x3ded0>  // b.none
  43f910:	ldr	w0, [sp, #20]
  43f914:	cmp	w0, #0x10d
  43f918:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f91c:	ldr	w0, [sp, #20]
  43f920:	cmp	w0, #0x10c
  43f924:	b.eq	43fc40 <ferror@plt+0x3dec0>  // b.none
  43f928:	ldr	w0, [sp, #20]
  43f92c:	cmp	w0, #0x10c
  43f930:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f934:	ldr	w0, [sp, #20]
  43f938:	cmp	w0, #0x10b
  43f93c:	b.eq	43fc30 <ferror@plt+0x3deb0>  // b.none
  43f940:	ldr	w0, [sp, #20]
  43f944:	cmp	w0, #0x10b
  43f948:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f94c:	ldr	w0, [sp, #20]
  43f950:	cmp	w0, #0x10a
  43f954:	b.eq	43fc20 <ferror@plt+0x3dea0>  // b.none
  43f958:	ldr	w0, [sp, #20]
  43f95c:	cmp	w0, #0x10a
  43f960:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f964:	ldr	w0, [sp, #20]
  43f968:	cmp	w0, #0x109
  43f96c:	b.eq	43fc10 <ferror@plt+0x3de90>  // b.none
  43f970:	ldr	w0, [sp, #20]
  43f974:	cmp	w0, #0x109
  43f978:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f97c:	ldr	w0, [sp, #20]
  43f980:	cmp	w0, #0x108
  43f984:	b.eq	43fc00 <ferror@plt+0x3de80>  // b.none
  43f988:	ldr	w0, [sp, #20]
  43f98c:	cmp	w0, #0x108
  43f990:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f994:	ldr	w0, [sp, #20]
  43f998:	cmp	w0, #0x107
  43f99c:	b.eq	43fbf0 <ferror@plt+0x3de70>  // b.none
  43f9a0:	ldr	w0, [sp, #20]
  43f9a4:	cmp	w0, #0x107
  43f9a8:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f9ac:	ldr	w0, [sp, #20]
  43f9b0:	cmp	w0, #0x106
  43f9b4:	b.eq	43fbe0 <ferror@plt+0x3de60>  // b.none
  43f9b8:	ldr	w0, [sp, #20]
  43f9bc:	cmp	w0, #0x106
  43f9c0:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f9c4:	ldr	w0, [sp, #20]
  43f9c8:	cmp	w0, #0x105
  43f9cc:	b.eq	43fbd0 <ferror@plt+0x3de50>  // b.none
  43f9d0:	ldr	w0, [sp, #20]
  43f9d4:	cmp	w0, #0x105
  43f9d8:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f9dc:	ldr	w0, [sp, #20]
  43f9e0:	cmp	w0, #0x104
  43f9e4:	b.eq	43fbc0 <ferror@plt+0x3de40>  // b.none
  43f9e8:	ldr	w0, [sp, #20]
  43f9ec:	cmp	w0, #0x104
  43f9f0:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43f9f4:	ldr	w0, [sp, #20]
  43f9f8:	cmp	w0, #0x103
  43f9fc:	b.eq	43fbb0 <ferror@plt+0x3de30>  // b.none
  43fa00:	ldr	w0, [sp, #20]
  43fa04:	cmp	w0, #0x103
  43fa08:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43fa0c:	ldr	w0, [sp, #20]
  43fa10:	cmp	w0, #0x102
  43fa14:	b.eq	43fba0 <ferror@plt+0x3de20>  // b.none
  43fa18:	ldr	w0, [sp, #20]
  43fa1c:	cmp	w0, #0x102
  43fa20:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43fa24:	ldr	w0, [sp, #20]
  43fa28:	cmp	w0, #0x100
  43fa2c:	b.eq	43fb90 <ferror@plt+0x3de10>  // b.none
  43fa30:	ldr	w0, [sp, #20]
  43fa34:	cmp	w0, #0x100
  43fa38:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43fa3c:	ldr	w0, [sp, #20]
  43fa40:	cmp	w0, #0x12
  43fa44:	b.eq	43fe10 <ferror@plt+0x3e090>  // b.none
  43fa48:	ldr	w0, [sp, #20]
  43fa4c:	cmp	w0, #0x12
  43fa50:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43fa54:	ldr	w0, [sp, #20]
  43fa58:	cmp	w0, #0x11
  43fa5c:	b.eq	43fe00 <ferror@plt+0x3e080>  // b.none
  43fa60:	ldr	w0, [sp, #20]
  43fa64:	cmp	w0, #0x11
  43fa68:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43fa6c:	ldr	w0, [sp, #20]
  43fa70:	cmp	w0, #0x10
  43fa74:	b.eq	43fdf0 <ferror@plt+0x3e070>  // b.none
  43fa78:	ldr	w0, [sp, #20]
  43fa7c:	cmp	w0, #0x10
  43fa80:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43fa84:	ldr	w0, [sp, #20]
  43fa88:	cmp	w0, #0xd
  43fa8c:	b.eq	43fde0 <ferror@plt+0x3e060>  // b.none
  43fa90:	ldr	w0, [sp, #20]
  43fa94:	cmp	w0, #0xd
  43fa98:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43fa9c:	ldr	w0, [sp, #20]
  43faa0:	cmp	w0, #0xc
  43faa4:	b.eq	43fdd0 <ferror@plt+0x3e050>  // b.none
  43faa8:	ldr	w0, [sp, #20]
  43faac:	cmp	w0, #0xc
  43fab0:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43fab4:	ldr	w0, [sp, #20]
  43fab8:	cmp	w0, #0xa
  43fabc:	b.eq	43fdc0 <ferror@plt+0x3e040>  // b.none
  43fac0:	ldr	w0, [sp, #20]
  43fac4:	cmp	w0, #0xa
  43fac8:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43facc:	ldr	w0, [sp, #20]
  43fad0:	cmp	w0, #0x6
  43fad4:	b.eq	43fb30 <ferror@plt+0x3ddb0>  // b.none
  43fad8:	ldr	w0, [sp, #20]
  43fadc:	cmp	w0, #0x6
  43fae0:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43fae4:	ldr	w0, [sp, #20]
  43fae8:	cmp	w0, #0x4
  43faec:	b.eq	43fb70 <ferror@plt+0x3ddf0>  // b.none
  43faf0:	ldr	w0, [sp, #20]
  43faf4:	cmp	w0, #0x4
  43faf8:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43fafc:	ldr	w0, [sp, #20]
  43fb00:	cmp	w0, #0x3
  43fb04:	b.eq	43fb60 <ferror@plt+0x3dde0>  // b.none
  43fb08:	ldr	w0, [sp, #20]
  43fb0c:	cmp	w0, #0x3
  43fb10:	b.hi	43fecc <ferror@plt+0x3e14c>  // b.pmore
  43fb14:	ldr	w0, [sp, #20]
  43fb18:	cmp	w0, #0x1
  43fb1c:	b.eq	43fb40 <ferror@plt+0x3ddc0>  // b.none
  43fb20:	ldr	w0, [sp, #20]
  43fb24:	cmp	w0, #0x2
  43fb28:	b.eq	43fb50 <ferror@plt+0x3ddd0>  // b.none
  43fb2c:	b	43fecc <ferror@plt+0x3e14c>
  43fb30:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fb34:	add	x0, x0, #0x2a0
  43fb38:	bl	401d40 <gettext@plt>
  43fb3c:	b	43ff04 <ferror@plt+0x3e184>
  43fb40:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fb44:	add	x0, x0, #0x2c0
  43fb48:	bl	401d40 <gettext@plt>
  43fb4c:	b	43ff04 <ferror@plt+0x3e184>
  43fb50:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fb54:	add	x0, x0, #0x2e8
  43fb58:	bl	401d40 <gettext@plt>
  43fb5c:	b	43ff04 <ferror@plt+0x3e184>
  43fb60:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fb64:	add	x0, x0, #0x310
  43fb68:	bl	401d40 <gettext@plt>
  43fb6c:	b	43ff04 <ferror@plt+0x3e184>
  43fb70:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fb74:	add	x0, x0, #0x338
  43fb78:	bl	401d40 <gettext@plt>
  43fb7c:	b	43ff04 <ferror@plt+0x3e184>
  43fb80:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fb84:	add	x0, x0, #0x358
  43fb88:	bl	401d40 <gettext@plt>
  43fb8c:	b	43ff04 <ferror@plt+0x3e184>
  43fb90:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fb94:	add	x0, x0, #0x380
  43fb98:	bl	401d40 <gettext@plt>
  43fb9c:	b	43ff04 <ferror@plt+0x3e184>
  43fba0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fba4:	add	x0, x0, #0x3a8
  43fba8:	bl	401d40 <gettext@plt>
  43fbac:	b	43ff04 <ferror@plt+0x3e184>
  43fbb0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fbb4:	add	x0, x0, #0x3c8
  43fbb8:	bl	401d40 <gettext@plt>
  43fbbc:	b	43ff04 <ferror@plt+0x3e184>
  43fbc0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fbc4:	add	x0, x0, #0x3e8
  43fbc8:	bl	401d40 <gettext@plt>
  43fbcc:	b	43ff04 <ferror@plt+0x3e184>
  43fbd0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fbd4:	add	x0, x0, #0x408
  43fbd8:	bl	401d40 <gettext@plt>
  43fbdc:	b	43ff04 <ferror@plt+0x3e184>
  43fbe0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fbe4:	add	x0, x0, #0x428
  43fbe8:	bl	401d40 <gettext@plt>
  43fbec:	b	43ff04 <ferror@plt+0x3e184>
  43fbf0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fbf4:	add	x0, x0, #0x448
  43fbf8:	bl	401d40 <gettext@plt>
  43fbfc:	b	43ff04 <ferror@plt+0x3e184>
  43fc00:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fc04:	add	x0, x0, #0x468
  43fc08:	bl	401d40 <gettext@plt>
  43fc0c:	b	43ff04 <ferror@plt+0x3e184>
  43fc10:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fc14:	add	x0, x0, #0x498
  43fc18:	bl	401d40 <gettext@plt>
  43fc1c:	b	43ff04 <ferror@plt+0x3e184>
  43fc20:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fc24:	add	x0, x0, #0x4d8
  43fc28:	bl	401d40 <gettext@plt>
  43fc2c:	b	43ff04 <ferror@plt+0x3e184>
  43fc30:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fc34:	add	x0, x0, #0x510
  43fc38:	bl	401d40 <gettext@plt>
  43fc3c:	b	43ff04 <ferror@plt+0x3e184>
  43fc40:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fc44:	add	x0, x0, #0x540
  43fc48:	bl	401d40 <gettext@plt>
  43fc4c:	b	43ff04 <ferror@plt+0x3e184>
  43fc50:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fc54:	add	x0, x0, #0x578
  43fc58:	bl	401d40 <gettext@plt>
  43fc5c:	b	43ff04 <ferror@plt+0x3e184>
  43fc60:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fc64:	add	x0, x0, #0x5a8
  43fc68:	bl	401d40 <gettext@plt>
  43fc6c:	b	43ff04 <ferror@plt+0x3e184>
  43fc70:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fc74:	add	x0, x0, #0x5d8
  43fc78:	bl	401d40 <gettext@plt>
  43fc7c:	b	43ff04 <ferror@plt+0x3e184>
  43fc80:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fc84:	add	x0, x0, #0x610
  43fc88:	bl	401d40 <gettext@plt>
  43fc8c:	b	43ff04 <ferror@plt+0x3e184>
  43fc90:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fc94:	add	x0, x0, #0x638
  43fc98:	bl	401d40 <gettext@plt>
  43fc9c:	b	43ff04 <ferror@plt+0x3e184>
  43fca0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fca4:	add	x0, x0, #0x660
  43fca8:	bl	401d40 <gettext@plt>
  43fcac:	b	43ff04 <ferror@plt+0x3e184>
  43fcb0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fcb4:	add	x0, x0, #0x690
  43fcb8:	bl	401d40 <gettext@plt>
  43fcbc:	b	43ff04 <ferror@plt+0x3e184>
  43fcc0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fcc4:	add	x0, x0, #0x6c0
  43fcc8:	bl	401d40 <gettext@plt>
  43fccc:	b	43ff04 <ferror@plt+0x3e184>
  43fcd0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fcd4:	add	x0, x0, #0x6e8
  43fcd8:	bl	401d40 <gettext@plt>
  43fcdc:	b	43ff04 <ferror@plt+0x3e184>
  43fce0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fce4:	add	x0, x0, #0x718
  43fce8:	bl	401d40 <gettext@plt>
  43fcec:	b	43ff04 <ferror@plt+0x3e184>
  43fcf0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fcf4:	add	x0, x0, #0x750
  43fcf8:	bl	401d40 <gettext@plt>
  43fcfc:	b	43ff04 <ferror@plt+0x3e184>
  43fd00:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fd04:	add	x0, x0, #0x778
  43fd08:	bl	401d40 <gettext@plt>
  43fd0c:	b	43ff04 <ferror@plt+0x3e184>
  43fd10:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fd14:	add	x0, x0, #0x7a0
  43fd18:	bl	401d40 <gettext@plt>
  43fd1c:	b	43ff04 <ferror@plt+0x3e184>
  43fd20:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fd24:	add	x0, x0, #0x7d8
  43fd28:	bl	401d40 <gettext@plt>
  43fd2c:	b	43ff04 <ferror@plt+0x3e184>
  43fd30:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fd34:	add	x0, x0, #0x810
  43fd38:	bl	401d40 <gettext@plt>
  43fd3c:	b	43ff04 <ferror@plt+0x3e184>
  43fd40:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fd44:	add	x0, x0, #0x840
  43fd48:	bl	401d40 <gettext@plt>
  43fd4c:	b	43ff04 <ferror@plt+0x3e184>
  43fd50:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fd54:	add	x0, x0, #0x880
  43fd58:	bl	401d40 <gettext@plt>
  43fd5c:	b	43ff04 <ferror@plt+0x3e184>
  43fd60:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fd64:	add	x0, x0, #0x8b0
  43fd68:	bl	401d40 <gettext@plt>
  43fd6c:	b	43ff04 <ferror@plt+0x3e184>
  43fd70:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fd74:	add	x0, x0, #0x8e0
  43fd78:	bl	401d40 <gettext@plt>
  43fd7c:	b	43ff04 <ferror@plt+0x3e184>
  43fd80:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fd84:	add	x0, x0, #0x918
  43fd88:	bl	401d40 <gettext@plt>
  43fd8c:	b	43ff04 <ferror@plt+0x3e184>
  43fd90:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fd94:	add	x0, x0, #0x938
  43fd98:	bl	401d40 <gettext@plt>
  43fd9c:	b	43ff04 <ferror@plt+0x3e184>
  43fda0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fda4:	add	x0, x0, #0x960
  43fda8:	bl	401d40 <gettext@plt>
  43fdac:	b	43ff04 <ferror@plt+0x3e184>
  43fdb0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fdb4:	add	x0, x0, #0x998
  43fdb8:	bl	401d40 <gettext@plt>
  43fdbc:	b	43ff04 <ferror@plt+0x3e184>
  43fdc0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fdc4:	add	x0, x0, #0x9d0
  43fdc8:	bl	401d40 <gettext@plt>
  43fdcc:	b	43ff04 <ferror@plt+0x3e184>
  43fdd0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fdd4:	add	x0, x0, #0x9f0
  43fdd8:	bl	401d40 <gettext@plt>
  43fddc:	b	43ff04 <ferror@plt+0x3e184>
  43fde0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fde4:	add	x0, x0, #0xa18
  43fde8:	bl	401d40 <gettext@plt>
  43fdec:	b	43ff04 <ferror@plt+0x3e184>
  43fdf0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fdf4:	add	x0, x0, #0xa38
  43fdf8:	bl	401d40 <gettext@plt>
  43fdfc:	b	43ff04 <ferror@plt+0x3e184>
  43fe00:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fe04:	add	x0, x0, #0xa60
  43fe08:	bl	401d40 <gettext@plt>
  43fe0c:	b	43ff04 <ferror@plt+0x3e184>
  43fe10:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fe14:	add	x0, x0, #0xa88
  43fe18:	bl	401d40 <gettext@plt>
  43fe1c:	b	43ff04 <ferror@plt+0x3e184>
  43fe20:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fe24:	add	x0, x0, #0xab8
  43fe28:	bl	401d40 <gettext@plt>
  43fe2c:	b	43ff04 <ferror@plt+0x3e184>
  43fe30:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fe34:	add	x0, x0, #0xad8
  43fe38:	bl	401d40 <gettext@plt>
  43fe3c:	b	43ff04 <ferror@plt+0x3e184>
  43fe40:	ldr	w0, [sp, #20]
  43fe44:	cmp	w0, #0x101
  43fe48:	b.eq	43febc <ferror@plt+0x3e13c>  // b.none
  43fe4c:	ldr	w0, [sp, #20]
  43fe50:	cmp	w0, #0x101
  43fe54:	b.hi	43fed4 <ferror@plt+0x3e154>  // b.pmore
  43fe58:	ldr	w0, [sp, #20]
  43fe5c:	cmp	w0, #0x100
  43fe60:	b.eq	43feac <ferror@plt+0x3e12c>  // b.none
  43fe64:	ldr	w0, [sp, #20]
  43fe68:	cmp	w0, #0x100
  43fe6c:	b.hi	43fed4 <ferror@plt+0x3e154>  // b.pmore
  43fe70:	ldr	w0, [sp, #20]
  43fe74:	cmp	w0, #0x1
  43fe78:	b.eq	43fe8c <ferror@plt+0x3e10c>  // b.none
  43fe7c:	ldr	w0, [sp, #20]
  43fe80:	cmp	w0, #0x2
  43fe84:	b.eq	43fe9c <ferror@plt+0x3e11c>  // b.none
  43fe88:	b	43fed4 <ferror@plt+0x3e154>
  43fe8c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fe90:	add	x0, x0, #0xaf0
  43fe94:	bl	401d40 <gettext@plt>
  43fe98:	b	43ff04 <ferror@plt+0x3e184>
  43fe9c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fea0:	add	x0, x0, #0xb08
  43fea4:	bl	401d40 <gettext@plt>
  43fea8:	b	43ff04 <ferror@plt+0x3e184>
  43feac:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43feb0:	add	x0, x0, #0xb20
  43feb4:	bl	401d40 <gettext@plt>
  43feb8:	b	43ff04 <ferror@plt+0x3e184>
  43febc:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fec0:	add	x0, x0, #0xb28
  43fec4:	bl	401d40 <gettext@plt>
  43fec8:	b	43ff04 <ferror@plt+0x3e184>
  43fecc:	nop
  43fed0:	b	43fed8 <ferror@plt+0x3e158>
  43fed4:	nop
  43fed8:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fedc:	add	x0, x0, #0xb30
  43fee0:	bl	401d40 <gettext@plt>
  43fee4:	ldr	w3, [sp, #20]
  43fee8:	mov	x2, x0
  43feec:	mov	x1, #0x40                  	// #64
  43fef0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  43fef4:	add	x0, x0, #0x748
  43fef8:	bl	401a20 <snprintf@plt>
  43fefc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  43ff00:	add	x0, x0, #0x748
  43ff04:	ldp	x29, x30, [sp], #32
  43ff08:	ret
  43ff0c:	stp	x29, x30, [sp, #-160]!
  43ff10:	mov	x29, sp
  43ff14:	stp	x19, x20, [sp, #16]
  43ff18:	stp	x21, x22, [sp, #32]
  43ff1c:	stp	x23, x24, [sp, #48]
  43ff20:	str	x0, [sp, #72]
  43ff24:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  43ff28:	add	x0, x0, #0x968
  43ff2c:	ldr	w0, [x0]
  43ff30:	cmp	w0, #0x0
  43ff34:	b.eq	43ff40 <ferror@plt+0x3e1c0>  // b.none
  43ff38:	mov	w0, #0x4                   	// #4
  43ff3c:	b	43ff44 <ferror@plt+0x3e1c4>
  43ff40:	mov	w0, #0x8                   	// #8
  43ff44:	str	w0, [sp, #132]
  43ff48:	ldr	x0, [sp, #72]
  43ff4c:	ldr	x1, [x0, #16]
  43ff50:	mov	x0, #0x4c45                	// #19525
  43ff54:	movk	x0, #0x4649, lsl #16
  43ff58:	cmp	x1, x0
  43ff5c:	b.eq	43ff84 <ferror@plt+0x3e204>  // b.none
  43ff60:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  43ff64:	add	x0, x0, #0x548
  43ff68:	ldr	w0, [x0]
  43ff6c:	cmp	w0, #0x0
  43ff70:	b.eq	43ff7c <ferror@plt+0x3e1fc>  // b.none
  43ff74:	mov	w0, #0xa                   	// #10
  43ff78:	bl	401d20 <putchar@plt>
  43ff7c:	mov	w0, #0x1                   	// #1
  43ff80:	b	44030c <ferror@plt+0x3e58c>
  43ff84:	ldr	x0, [sp, #72]
  43ff88:	ldr	x1, [x0, #8]
  43ff8c:	ldr	w0, [sp, #132]
  43ff90:	lsl	w0, w0, #1
  43ff94:	mov	w0, w0
  43ff98:	cmp	x1, x0
  43ff9c:	b.cs	43ffb8 <ferror@plt+0x3e238>  // b.hs, b.nlast
  43ffa0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43ffa4:	add	x0, x0, #0xb50
  43ffa8:	bl	401d40 <gettext@plt>
  43ffac:	bl	46eed4 <error@@Base>
  43ffb0:	mov	w0, #0x0                   	// #0
  43ffb4:	b	44030c <ferror@plt+0x3e58c>
  43ffb8:	ldr	x0, [sp, #72]
  43ffbc:	ldr	x0, [x0, #32]
  43ffc0:	str	x0, [sp, #144]
  43ffc4:	ldr	x0, [sp, #72]
  43ffc8:	ldr	x0, [x0, #8]
  43ffcc:	ldr	x1, [sp, #144]
  43ffd0:	add	x0, x1, x0
  43ffd4:	str	x0, [sp, #120]
  43ffd8:	ldr	x0, [sp, #72]
  43ffdc:	ldr	x0, [x0, #8]
  43ffe0:	sub	x0, x0, #0x1
  43ffe4:	ldr	x1, [sp, #144]
  43ffe8:	add	x0, x1, x0
  43ffec:	ldrb	w0, [x0]
  43fff0:	cmp	w0, #0x0
  43fff4:	b.eq	440010 <ferror@plt+0x3e290>  // b.none
  43fff8:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  43fffc:	add	x0, x0, #0xb80
  440000:	bl	401d40 <gettext@plt>
  440004:	bl	46eed4 <error@@Base>
  440008:	mov	w0, #0x0                   	// #0
  44000c:	b	44030c <ferror@plt+0x3e58c>
  440010:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  440014:	add	x0, x0, #0x580
  440018:	ldr	x2, [x0]
  44001c:	ldr	w0, [sp, #132]
  440020:	mov	w1, w0
  440024:	ldr	x0, [sp, #144]
  440028:	blr	x2
  44002c:	str	x0, [sp, #152]
  440030:	ldr	w0, [sp, #132]
  440034:	ldr	x1, [sp, #144]
  440038:	add	x0, x1, x0
  44003c:	str	x0, [sp, #144]
  440040:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  440044:	add	x0, x0, #0x580
  440048:	ldr	x2, [x0]
  44004c:	ldr	w0, [sp, #132]
  440050:	mov	w1, w0
  440054:	ldr	x0, [sp, #144]
  440058:	blr	x2
  44005c:	str	x0, [sp, #112]
  440060:	ldr	w0, [sp, #132]
  440064:	ldr	x1, [sp, #144]
  440068:	add	x0, x1, x0
  44006c:	str	x0, [sp, #144]
  440070:	ldr	w0, [sp, #132]
  440074:	lsl	w0, w0, #1
  440078:	mov	w0, w0
  44007c:	mvn	x2, x0
  440080:	ldr	w1, [sp, #132]
  440084:	mov	w0, w1
  440088:	lsl	w0, w0, #1
  44008c:	add	w0, w0, w1
  440090:	mov	w0, w0
  440094:	udiv	x0, x2, x0
  440098:	ldr	x1, [sp, #152]
  44009c:	cmp	x1, x0
  4400a0:	b.hi	4400dc <ferror@plt+0x3e35c>  // b.pmore
  4400a4:	ldr	x0, [sp, #72]
  4400a8:	ldr	x2, [x0, #8]
  4400ac:	ldr	w0, [sp, #132]
  4400b0:	lsl	w0, w0, #1
  4400b4:	mov	w3, w0
  4400b8:	ldr	w1, [sp, #132]
  4400bc:	ldr	x0, [sp, #152]
  4400c0:	mul	x1, x1, x0
  4400c4:	mov	x0, x1
  4400c8:	lsl	x0, x0, #1
  4400cc:	add	x0, x0, x1
  4400d0:	add	x0, x3, x0
  4400d4:	cmp	x2, x0
  4400d8:	b.cs	4400f4 <ferror@plt+0x3e374>  // b.hs, b.nlast
  4400dc:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4400e0:	add	x0, x0, #0xbb0
  4400e4:	bl	401d40 <gettext@plt>
  4400e8:	bl	46eed4 <error@@Base>
  4400ec:	mov	w0, #0x0                   	// #0
  4400f0:	b	44030c <ferror@plt+0x3e58c>
  4400f4:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4400f8:	add	x0, x0, #0xbe8
  4400fc:	bl	401d40 <gettext@plt>
  440100:	bl	401cf0 <printf@plt>
  440104:	mov	w1, #0x1                   	// #1
  440108:	ldr	x0, [sp, #112]
  44010c:	bl	40ea20 <ferror@plt+0xcca0>
  440110:	mov	w0, #0xa                   	// #10
  440114:	bl	401d20 <putchar@plt>
  440118:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44011c:	add	x0, x0, #0xbf8
  440120:	bl	401d40 <gettext@plt>
  440124:	mov	x19, x0
  440128:	ldr	w0, [sp, #132]
  44012c:	add	w0, w0, #0x1
  440130:	lsl	w0, w0, #1
  440134:	mov	w22, w0
  440138:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44013c:	add	x0, x0, #0xc08
  440140:	bl	401d40 <gettext@plt>
  440144:	mov	x20, x0
  440148:	ldr	w0, [sp, #132]
  44014c:	add	w0, w0, #0x2
  440150:	lsl	w0, w0, #1
  440154:	mov	w23, w0
  440158:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44015c:	add	x0, x0, #0xc10
  440160:	bl	401d40 <gettext@plt>
  440164:	mov	x21, x0
  440168:	ldr	w0, [sp, #132]
  44016c:	add	w0, w0, #0x2
  440170:	lsl	w0, w0, #1
  440174:	mov	w24, w0
  440178:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44017c:	add	x0, x0, #0xc18
  440180:	bl	401d40 <gettext@plt>
  440184:	mov	x6, x0
  440188:	mov	w5, w24
  44018c:	mov	x4, x21
  440190:	mov	w3, w23
  440194:	mov	x2, x20
  440198:	mov	w1, w22
  44019c:	mov	x0, x19
  4401a0:	bl	401cf0 <printf@plt>
  4401a4:	ldr	w1, [sp, #132]
  4401a8:	ldr	x0, [sp, #152]
  4401ac:	mul	x1, x1, x0
  4401b0:	mov	x0, x1
  4401b4:	lsl	x0, x0, #1
  4401b8:	add	x0, x0, x1
  4401bc:	ldr	x1, [sp, #144]
  4401c0:	add	x0, x1, x0
  4401c4:	str	x0, [sp, #136]
  4401c8:	b	4402f4 <ferror@plt+0x3e574>
  4401cc:	ldr	x1, [sp, #136]
  4401d0:	ldr	x0, [sp, #120]
  4401d4:	cmp	x1, x0
  4401d8:	b.ne	4401f4 <ferror@plt+0x3e474>  // b.any
  4401dc:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4401e0:	add	x0, x0, #0xc28
  4401e4:	bl	401d40 <gettext@plt>
  4401e8:	bl	46eed4 <error@@Base>
  4401ec:	mov	w0, #0x0                   	// #0
  4401f0:	b	44030c <ferror@plt+0x3e58c>
  4401f4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4401f8:	add	x0, x0, #0x580
  4401fc:	ldr	x2, [x0]
  440200:	ldr	w0, [sp, #132]
  440204:	mov	w1, w0
  440208:	ldr	x0, [sp, #144]
  44020c:	blr	x2
  440210:	str	x0, [sp, #104]
  440214:	ldr	w0, [sp, #132]
  440218:	ldr	x1, [sp, #144]
  44021c:	add	x0, x1, x0
  440220:	str	x0, [sp, #144]
  440224:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  440228:	add	x0, x0, #0x580
  44022c:	ldr	x2, [x0]
  440230:	ldr	w0, [sp, #132]
  440234:	mov	w1, w0
  440238:	ldr	x0, [sp, #144]
  44023c:	blr	x2
  440240:	str	x0, [sp, #96]
  440244:	ldr	w0, [sp, #132]
  440248:	ldr	x1, [sp, #144]
  44024c:	add	x0, x1, x0
  440250:	str	x0, [sp, #144]
  440254:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  440258:	add	x0, x0, #0x580
  44025c:	ldr	x2, [x0]
  440260:	ldr	w0, [sp, #132]
  440264:	mov	w1, w0
  440268:	ldr	x0, [sp, #144]
  44026c:	blr	x2
  440270:	str	x0, [sp, #88]
  440274:	ldr	w0, [sp, #132]
  440278:	ldr	x1, [sp, #144]
  44027c:	add	x0, x1, x0
  440280:	str	x0, [sp, #144]
  440284:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  440288:	add	x0, x0, #0x930
  44028c:	bl	401cf0 <printf@plt>
  440290:	mov	w1, #0x5                   	// #5
  440294:	ldr	x0, [sp, #104]
  440298:	bl	40ea20 <ferror@plt+0xcca0>
  44029c:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4402a0:	add	x0, x0, #0x610
  4402a4:	bl	401cf0 <printf@plt>
  4402a8:	mov	w1, #0x5                   	// #5
  4402ac:	ldr	x0, [sp, #96]
  4402b0:	bl	40ea20 <ferror@plt+0xcca0>
  4402b4:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4402b8:	add	x0, x0, #0x610
  4402bc:	bl	401cf0 <printf@plt>
  4402c0:	mov	w1, #0x5                   	// #5
  4402c4:	ldr	x0, [sp, #88]
  4402c8:	bl	40ea20 <ferror@plt+0xcca0>
  4402cc:	ldr	x1, [sp, #136]
  4402d0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4402d4:	add	x0, x0, #0xc58
  4402d8:	bl	401cf0 <printf@plt>
  4402dc:	ldr	x0, [sp, #136]
  4402e0:	bl	401940 <strlen@plt>
  4402e4:	add	x0, x0, #0x1
  4402e8:	ldr	x1, [sp, #136]
  4402ec:	add	x0, x1, x0
  4402f0:	str	x0, [sp, #136]
  4402f4:	ldr	x0, [sp, #152]
  4402f8:	sub	x1, x0, #0x1
  4402fc:	str	x1, [sp, #152]
  440300:	cmp	x0, #0x0
  440304:	b.ne	4401cc <ferror@plt+0x3e44c>  // b.any
  440308:	mov	w0, #0x1                   	// #1
  44030c:	ldp	x19, x20, [sp, #16]
  440310:	ldp	x21, x22, [sp, #32]
  440314:	ldp	x23, x24, [sp, #48]
  440318:	ldp	x29, x30, [sp], #160
  44031c:	ret
  440320:	stp	x29, x30, [sp, #-32]!
  440324:	mov	x29, sp
  440328:	str	w0, [sp, #28]
  44032c:	ldr	w0, [sp, #28]
  440330:	cmp	w0, #0x101
  440334:	b.eq	440420 <ferror@plt+0x3e6a0>  // b.none
  440338:	ldr	w0, [sp, #28]
  44033c:	cmp	w0, #0x101
  440340:	b.hi	440430 <ferror@plt+0x3e6b0>  // b.pmore
  440344:	ldr	w0, [sp, #28]
  440348:	cmp	w0, #0x100
  44034c:	b.eq	440410 <ferror@plt+0x3e690>  // b.none
  440350:	ldr	w0, [sp, #28]
  440354:	cmp	w0, #0x100
  440358:	b.hi	440430 <ferror@plt+0x3e6b0>  // b.pmore
  44035c:	ldr	w0, [sp, #28]
  440360:	cmp	w0, #0x5
  440364:	b.eq	440400 <ferror@plt+0x3e680>  // b.none
  440368:	ldr	w0, [sp, #28]
  44036c:	cmp	w0, #0x5
  440370:	b.hi	440430 <ferror@plt+0x3e6b0>  // b.pmore
  440374:	ldr	w0, [sp, #28]
  440378:	cmp	w0, #0x4
  44037c:	b.eq	4403f0 <ferror@plt+0x3e670>  // b.none
  440380:	ldr	w0, [sp, #28]
  440384:	cmp	w0, #0x4
  440388:	b.hi	440430 <ferror@plt+0x3e6b0>  // b.pmore
  44038c:	ldr	w0, [sp, #28]
  440390:	cmp	w0, #0x3
  440394:	b.eq	4403e0 <ferror@plt+0x3e660>  // b.none
  440398:	ldr	w0, [sp, #28]
  44039c:	cmp	w0, #0x3
  4403a0:	b.hi	440430 <ferror@plt+0x3e6b0>  // b.pmore
  4403a4:	ldr	w0, [sp, #28]
  4403a8:	cmp	w0, #0x1
  4403ac:	b.eq	4403c0 <ferror@plt+0x3e640>  // b.none
  4403b0:	ldr	w0, [sp, #28]
  4403b4:	cmp	w0, #0x2
  4403b8:	b.eq	4403d0 <ferror@plt+0x3e650>  // b.none
  4403bc:	b	440430 <ferror@plt+0x3e6b0>
  4403c0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4403c4:	add	x0, x0, #0xc68
  4403c8:	bl	401d40 <gettext@plt>
  4403cc:	b	44045c <ferror@plt+0x3e6dc>
  4403d0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4403d4:	add	x0, x0, #0xc90
  4403d8:	bl	401d40 <gettext@plt>
  4403dc:	b	44045c <ferror@plt+0x3e6dc>
  4403e0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4403e4:	add	x0, x0, #0xcc0
  4403e8:	bl	401d40 <gettext@plt>
  4403ec:	b	44045c <ferror@plt+0x3e6dc>
  4403f0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4403f4:	add	x0, x0, #0xcf0
  4403f8:	bl	401d40 <gettext@plt>
  4403fc:	b	44045c <ferror@plt+0x3e6dc>
  440400:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440404:	add	x0, x0, #0xd18
  440408:	bl	401d40 <gettext@plt>
  44040c:	b	44045c <ferror@plt+0x3e6dc>
  440410:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440414:	add	x0, x0, #0xd30
  440418:	bl	401d40 <gettext@plt>
  44041c:	b	44045c <ferror@plt+0x3e6dc>
  440420:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440424:	add	x0, x0, #0xd50
  440428:	bl	401d40 <gettext@plt>
  44042c:	b	44045c <ferror@plt+0x3e6dc>
  440430:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440434:	add	x0, x0, #0xb30
  440438:	bl	401d40 <gettext@plt>
  44043c:	ldr	w3, [sp, #28]
  440440:	mov	x2, x0
  440444:	mov	x1, #0x40                  	// #64
  440448:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44044c:	add	x0, x0, #0x788
  440450:	bl	401a20 <snprintf@plt>
  440454:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  440458:	add	x0, x0, #0x788
  44045c:	ldp	x29, x30, [sp], #32
  440460:	ret
  440464:	stp	x29, x30, [sp, #-48]!
  440468:	mov	x29, sp
  44046c:	str	w0, [sp, #28]
  440470:	b	440788 <ferror@plt+0x3ea08>
  440474:	ldr	w0, [sp, #28]
  440478:	neg	w0, w0
  44047c:	ldr	w1, [sp, #28]
  440480:	and	w0, w1, w0
  440484:	str	w0, [sp, #44]
  440488:	ldr	w0, [sp, #44]
  44048c:	mvn	w0, w0
  440490:	ldr	w1, [sp, #28]
  440494:	and	w0, w1, w0
  440498:	str	w0, [sp, #28]
  44049c:	ldr	w0, [sp, #44]
  4404a0:	cmp	w0, #0x20, lsl #12
  4404a4:	b.eq	440748 <ferror@plt+0x3e9c8>  // b.none
  4404a8:	ldr	w0, [sp, #44]
  4404ac:	cmp	w0, #0x20, lsl #12
  4404b0:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  4404b4:	ldr	w0, [sp, #44]
  4404b8:	cmp	w0, #0x10, lsl #12
  4404bc:	b.eq	440738 <ferror@plt+0x3e9b8>  // b.none
  4404c0:	ldr	w0, [sp, #44]
  4404c4:	cmp	w0, #0x10, lsl #12
  4404c8:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  4404cc:	ldr	w0, [sp, #44]
  4404d0:	cmp	w0, #0x8, lsl #12
  4404d4:	b.eq	440728 <ferror@plt+0x3e9a8>  // b.none
  4404d8:	ldr	w0, [sp, #44]
  4404dc:	cmp	w0, #0x8, lsl #12
  4404e0:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  4404e4:	ldr	w0, [sp, #44]
  4404e8:	cmp	w0, #0x4, lsl #12
  4404ec:	b.eq	440718 <ferror@plt+0x3e998>  // b.none
  4404f0:	ldr	w0, [sp, #44]
  4404f4:	cmp	w0, #0x4, lsl #12
  4404f8:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  4404fc:	ldr	w0, [sp, #44]
  440500:	cmp	w0, #0x2, lsl #12
  440504:	b.eq	440708 <ferror@plt+0x3e988>  // b.none
  440508:	ldr	w0, [sp, #44]
  44050c:	cmp	w0, #0x2, lsl #12
  440510:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  440514:	ldr	w0, [sp, #44]
  440518:	cmp	w0, #0x1, lsl #12
  44051c:	b.eq	4406f8 <ferror@plt+0x3e978>  // b.none
  440520:	ldr	w0, [sp, #44]
  440524:	cmp	w0, #0x1, lsl #12
  440528:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  44052c:	ldr	w0, [sp, #44]
  440530:	cmp	w0, #0x800
  440534:	b.eq	4406e8 <ferror@plt+0x3e968>  // b.none
  440538:	ldr	w0, [sp, #44]
  44053c:	cmp	w0, #0x800
  440540:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  440544:	ldr	w0, [sp, #44]
  440548:	cmp	w0, #0x400
  44054c:	b.eq	4406d8 <ferror@plt+0x3e958>  // b.none
  440550:	ldr	w0, [sp, #44]
  440554:	cmp	w0, #0x400
  440558:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  44055c:	ldr	w0, [sp, #44]
  440560:	cmp	w0, #0x200
  440564:	b.eq	4406c8 <ferror@plt+0x3e948>  // b.none
  440568:	ldr	w0, [sp, #44]
  44056c:	cmp	w0, #0x200
  440570:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  440574:	ldr	w0, [sp, #44]
  440578:	cmp	w0, #0x100
  44057c:	b.eq	4406b8 <ferror@plt+0x3e938>  // b.none
  440580:	ldr	w0, [sp, #44]
  440584:	cmp	w0, #0x100
  440588:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  44058c:	ldr	w0, [sp, #44]
  440590:	cmp	w0, #0x80
  440594:	b.eq	4406a8 <ferror@plt+0x3e928>  // b.none
  440598:	ldr	w0, [sp, #44]
  44059c:	cmp	w0, #0x80
  4405a0:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  4405a4:	ldr	w0, [sp, #44]
  4405a8:	cmp	w0, #0x40
  4405ac:	b.eq	440698 <ferror@plt+0x3e918>  // b.none
  4405b0:	ldr	w0, [sp, #44]
  4405b4:	cmp	w0, #0x40
  4405b8:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  4405bc:	ldr	w0, [sp, #44]
  4405c0:	cmp	w0, #0x20
  4405c4:	b.eq	440688 <ferror@plt+0x3e908>  // b.none
  4405c8:	ldr	w0, [sp, #44]
  4405cc:	cmp	w0, #0x20
  4405d0:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  4405d4:	ldr	w0, [sp, #44]
  4405d8:	cmp	w0, #0x10
  4405dc:	b.eq	440678 <ferror@plt+0x3e8f8>  // b.none
  4405e0:	ldr	w0, [sp, #44]
  4405e4:	cmp	w0, #0x10
  4405e8:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  4405ec:	ldr	w0, [sp, #44]
  4405f0:	cmp	w0, #0x8
  4405f4:	b.eq	440668 <ferror@plt+0x3e8e8>  // b.none
  4405f8:	ldr	w0, [sp, #44]
  4405fc:	cmp	w0, #0x8
  440600:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  440604:	ldr	w0, [sp, #44]
  440608:	cmp	w0, #0x4
  44060c:	b.eq	440658 <ferror@plt+0x3e8d8>  // b.none
  440610:	ldr	w0, [sp, #44]
  440614:	cmp	w0, #0x4
  440618:	b.hi	440758 <ferror@plt+0x3e9d8>  // b.pmore
  44061c:	ldr	w0, [sp, #44]
  440620:	cmp	w0, #0x1
  440624:	b.eq	440638 <ferror@plt+0x3e8b8>  // b.none
  440628:	ldr	w0, [sp, #44]
  44062c:	cmp	w0, #0x2
  440630:	b.eq	440648 <ferror@plt+0x3e8c8>  // b.none
  440634:	b	440758 <ferror@plt+0x3e9d8>
  440638:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44063c:	add	x0, x0, #0xd70
  440640:	bl	401cf0 <printf@plt>
  440644:	b	440770 <ferror@plt+0x3e9f0>
  440648:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44064c:	add	x0, x0, #0xd78
  440650:	bl	401cf0 <printf@plt>
  440654:	b	440770 <ferror@plt+0x3e9f0>
  440658:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44065c:	add	x0, x0, #0xd80
  440660:	bl	401cf0 <printf@plt>
  440664:	b	440770 <ferror@plt+0x3e9f0>
  440668:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44066c:	add	x0, x0, #0xd88
  440670:	bl	401cf0 <printf@plt>
  440674:	b	440770 <ferror@plt+0x3e9f0>
  440678:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44067c:	add	x0, x0, #0xd90
  440680:	bl	401cf0 <printf@plt>
  440684:	b	440770 <ferror@plt+0x3e9f0>
  440688:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44068c:	add	x0, x0, #0xd98
  440690:	bl	401cf0 <printf@plt>
  440694:	b	440770 <ferror@plt+0x3e9f0>
  440698:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44069c:	add	x0, x0, #0xda0
  4406a0:	bl	401cf0 <printf@plt>
  4406a4:	b	440770 <ferror@plt+0x3e9f0>
  4406a8:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4406ac:	add	x0, x0, #0xda8
  4406b0:	bl	401cf0 <printf@plt>
  4406b4:	b	440770 <ferror@plt+0x3e9f0>
  4406b8:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4406bc:	add	x0, x0, #0xdb0
  4406c0:	bl	401cf0 <printf@plt>
  4406c4:	b	440770 <ferror@plt+0x3e9f0>
  4406c8:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4406cc:	add	x0, x0, #0xdb8
  4406d0:	bl	401cf0 <printf@plt>
  4406d4:	b	440770 <ferror@plt+0x3e9f0>
  4406d8:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4406dc:	add	x0, x0, #0xdc0
  4406e0:	bl	401cf0 <printf@plt>
  4406e4:	b	440770 <ferror@plt+0x3e9f0>
  4406e8:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4406ec:	add	x0, x0, #0xdc8
  4406f0:	bl	401cf0 <printf@plt>
  4406f4:	b	440770 <ferror@plt+0x3e9f0>
  4406f8:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4406fc:	add	x0, x0, #0xdd0
  440700:	bl	401cf0 <printf@plt>
  440704:	b	440770 <ferror@plt+0x3e9f0>
  440708:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44070c:	add	x0, x0, #0xde0
  440710:	bl	401cf0 <printf@plt>
  440714:	b	440770 <ferror@plt+0x3e9f0>
  440718:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44071c:	add	x0, x0, #0xdf0
  440720:	bl	401cf0 <printf@plt>
  440724:	b	440770 <ferror@plt+0x3e9f0>
  440728:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44072c:	add	x0, x0, #0xe00
  440730:	bl	401cf0 <printf@plt>
  440734:	b	440770 <ferror@plt+0x3e9f0>
  440738:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44073c:	add	x0, x0, #0xe10
  440740:	bl	401cf0 <printf@plt>
  440744:	b	440770 <ferror@plt+0x3e9f0>
  440748:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44074c:	add	x0, x0, #0xe20
  440750:	bl	401cf0 <printf@plt>
  440754:	b	440770 <ferror@plt+0x3e9f0>
  440758:	adrp	x0, 492000 <warn@@Base+0x2302c>
  44075c:	add	x0, x0, #0x380
  440760:	bl	401d40 <gettext@plt>
  440764:	ldr	w1, [sp, #44]
  440768:	bl	401cf0 <printf@plt>
  44076c:	nop
  440770:	ldr	w0, [sp, #28]
  440774:	cmp	w0, #0x0
  440778:	b.eq	440788 <ferror@plt+0x3ea08>  // b.none
  44077c:	adrp	x0, 491000 <warn@@Base+0x2202c>
  440780:	add	x0, x0, #0x230
  440784:	bl	401cf0 <printf@plt>
  440788:	ldr	w0, [sp, #28]
  44078c:	cmp	w0, #0x0
  440790:	b.ne	440474 <ferror@plt+0x3e6f4>  // b.any
  440794:	nop
  440798:	nop
  44079c:	ldp	x29, x30, [sp], #48
  4407a0:	ret
  4407a4:	stp	x29, x30, [sp, #-48]!
  4407a8:	mov	x29, sp
  4407ac:	str	w0, [sp, #28]
  4407b0:	ldr	w0, [sp, #28]
  4407b4:	cmp	w0, #0x0
  4407b8:	b.ne	440c04 <ferror@plt+0x3ee84>  // b.any
  4407bc:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4407c0:	add	x0, x0, #0xe30
  4407c4:	bl	401d40 <gettext@plt>
  4407c8:	bl	401cf0 <printf@plt>
  4407cc:	b	440c10 <ferror@plt+0x3ee90>
  4407d0:	ldr	w0, [sp, #28]
  4407d4:	neg	w0, w0
  4407d8:	ldr	w1, [sp, #28]
  4407dc:	and	w0, w1, w0
  4407e0:	str	w0, [sp, #44]
  4407e4:	ldr	w0, [sp, #44]
  4407e8:	mvn	w0, w0
  4407ec:	ldr	w1, [sp, #28]
  4407f0:	and	w0, w1, w0
  4407f4:	str	w0, [sp, #28]
  4407f8:	ldr	w1, [sp, #44]
  4407fc:	mov	w0, #0x1000000             	// #16777216
  440800:	cmp	w1, w0
  440804:	b.eq	440bc4 <ferror@plt+0x3ee44>  // b.none
  440808:	ldr	w1, [sp, #44]
  44080c:	mov	w0, #0x1000000             	// #16777216
  440810:	cmp	w1, w0
  440814:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440818:	ldr	w0, [sp, #44]
  44081c:	cmp	w0, #0x800, lsl #12
  440820:	b.eq	440bb4 <ferror@plt+0x3ee34>  // b.none
  440824:	ldr	w0, [sp, #44]
  440828:	cmp	w0, #0x800, lsl #12
  44082c:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440830:	ldr	w0, [sp, #44]
  440834:	cmp	w0, #0x400, lsl #12
  440838:	b.eq	440ba4 <ferror@plt+0x3ee24>  // b.none
  44083c:	ldr	w0, [sp, #44]
  440840:	cmp	w0, #0x400, lsl #12
  440844:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440848:	ldr	w0, [sp, #44]
  44084c:	cmp	w0, #0x200, lsl #12
  440850:	b.eq	440b94 <ferror@plt+0x3ee14>  // b.none
  440854:	ldr	w0, [sp, #44]
  440858:	cmp	w0, #0x200, lsl #12
  44085c:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440860:	ldr	w0, [sp, #44]
  440864:	cmp	w0, #0x100, lsl #12
  440868:	b.eq	440b84 <ferror@plt+0x3ee04>  // b.none
  44086c:	ldr	w0, [sp, #44]
  440870:	cmp	w0, #0x100, lsl #12
  440874:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440878:	ldr	w0, [sp, #44]
  44087c:	cmp	w0, #0x80, lsl #12
  440880:	b.eq	440b74 <ferror@plt+0x3edf4>  // b.none
  440884:	ldr	w0, [sp, #44]
  440888:	cmp	w0, #0x80, lsl #12
  44088c:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440890:	ldr	w0, [sp, #44]
  440894:	cmp	w0, #0x40, lsl #12
  440898:	b.eq	440b64 <ferror@plt+0x3ede4>  // b.none
  44089c:	ldr	w0, [sp, #44]
  4408a0:	cmp	w0, #0x40, lsl #12
  4408a4:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  4408a8:	ldr	w0, [sp, #44]
  4408ac:	cmp	w0, #0x20, lsl #12
  4408b0:	b.eq	440b54 <ferror@plt+0x3edd4>  // b.none
  4408b4:	ldr	w0, [sp, #44]
  4408b8:	cmp	w0, #0x20, lsl #12
  4408bc:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  4408c0:	ldr	w0, [sp, #44]
  4408c4:	cmp	w0, #0x10, lsl #12
  4408c8:	b.eq	440b44 <ferror@plt+0x3edc4>  // b.none
  4408cc:	ldr	w0, [sp, #44]
  4408d0:	cmp	w0, #0x10, lsl #12
  4408d4:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  4408d8:	ldr	w0, [sp, #44]
  4408dc:	cmp	w0, #0x8, lsl #12
  4408e0:	b.eq	440b34 <ferror@plt+0x3edb4>  // b.none
  4408e4:	ldr	w0, [sp, #44]
  4408e8:	cmp	w0, #0x8, lsl #12
  4408ec:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  4408f0:	ldr	w0, [sp, #44]
  4408f4:	cmp	w0, #0x4, lsl #12
  4408f8:	b.eq	440b24 <ferror@plt+0x3eda4>  // b.none
  4408fc:	ldr	w0, [sp, #44]
  440900:	cmp	w0, #0x4, lsl #12
  440904:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440908:	ldr	w0, [sp, #44]
  44090c:	cmp	w0, #0x2, lsl #12
  440910:	b.eq	440b14 <ferror@plt+0x3ed94>  // b.none
  440914:	ldr	w0, [sp, #44]
  440918:	cmp	w0, #0x2, lsl #12
  44091c:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440920:	ldr	w0, [sp, #44]
  440924:	cmp	w0, #0x1, lsl #12
  440928:	b.eq	440b04 <ferror@plt+0x3ed84>  // b.none
  44092c:	ldr	w0, [sp, #44]
  440930:	cmp	w0, #0x1, lsl #12
  440934:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440938:	ldr	w0, [sp, #44]
  44093c:	cmp	w0, #0x800
  440940:	b.eq	440af4 <ferror@plt+0x3ed74>  // b.none
  440944:	ldr	w0, [sp, #44]
  440948:	cmp	w0, #0x800
  44094c:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440950:	ldr	w0, [sp, #44]
  440954:	cmp	w0, #0x400
  440958:	b.eq	440ae4 <ferror@plt+0x3ed64>  // b.none
  44095c:	ldr	w0, [sp, #44]
  440960:	cmp	w0, #0x400
  440964:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440968:	ldr	w0, [sp, #44]
  44096c:	cmp	w0, #0x200
  440970:	b.eq	440ad4 <ferror@plt+0x3ed54>  // b.none
  440974:	ldr	w0, [sp, #44]
  440978:	cmp	w0, #0x200
  44097c:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440980:	ldr	w0, [sp, #44]
  440984:	cmp	w0, #0x100
  440988:	b.eq	440ac4 <ferror@plt+0x3ed44>  // b.none
  44098c:	ldr	w0, [sp, #44]
  440990:	cmp	w0, #0x100
  440994:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440998:	ldr	w0, [sp, #44]
  44099c:	cmp	w0, #0x80
  4409a0:	b.eq	440ab4 <ferror@plt+0x3ed34>  // b.none
  4409a4:	ldr	w0, [sp, #44]
  4409a8:	cmp	w0, #0x80
  4409ac:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  4409b0:	ldr	w0, [sp, #44]
  4409b4:	cmp	w0, #0x40
  4409b8:	b.eq	440aa4 <ferror@plt+0x3ed24>  // b.none
  4409bc:	ldr	w0, [sp, #44]
  4409c0:	cmp	w0, #0x40
  4409c4:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  4409c8:	ldr	w0, [sp, #44]
  4409cc:	cmp	w0, #0x20
  4409d0:	b.eq	440a94 <ferror@plt+0x3ed14>  // b.none
  4409d4:	ldr	w0, [sp, #44]
  4409d8:	cmp	w0, #0x20
  4409dc:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  4409e0:	ldr	w0, [sp, #44]
  4409e4:	cmp	w0, #0x10
  4409e8:	b.eq	440a84 <ferror@plt+0x3ed04>  // b.none
  4409ec:	ldr	w0, [sp, #44]
  4409f0:	cmp	w0, #0x10
  4409f4:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  4409f8:	ldr	w0, [sp, #44]
  4409fc:	cmp	w0, #0x8
  440a00:	b.eq	440a74 <ferror@plt+0x3ecf4>  // b.none
  440a04:	ldr	w0, [sp, #44]
  440a08:	cmp	w0, #0x8
  440a0c:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440a10:	ldr	w0, [sp, #44]
  440a14:	cmp	w0, #0x4
  440a18:	b.eq	440a64 <ferror@plt+0x3ece4>  // b.none
  440a1c:	ldr	w0, [sp, #44]
  440a20:	cmp	w0, #0x4
  440a24:	b.hi	440bd4 <ferror@plt+0x3ee54>  // b.pmore
  440a28:	ldr	w0, [sp, #44]
  440a2c:	cmp	w0, #0x1
  440a30:	b.eq	440a44 <ferror@plt+0x3ecc4>  // b.none
  440a34:	ldr	w0, [sp, #44]
  440a38:	cmp	w0, #0x2
  440a3c:	b.eq	440a54 <ferror@plt+0x3ecd4>  // b.none
  440a40:	b	440bd4 <ferror@plt+0x3ee54>
  440a44:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440a48:	add	x0, x0, #0xe38
  440a4c:	bl	401cf0 <printf@plt>
  440a50:	b	440bec <ferror@plt+0x3ee6c>
  440a54:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440a58:	add	x0, x0, #0xd88
  440a5c:	bl	401cf0 <printf@plt>
  440a60:	b	440bec <ferror@plt+0x3ee6c>
  440a64:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440a68:	add	x0, x0, #0xd90
  440a6c:	bl	401cf0 <printf@plt>
  440a70:	b	440bec <ferror@plt+0x3ee6c>
  440a74:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440a78:	add	x0, x0, #0xd98
  440a7c:	bl	401cf0 <printf@plt>
  440a80:	b	440bec <ferror@plt+0x3ee6c>
  440a84:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440a88:	add	x0, x0, #0xda0
  440a8c:	bl	401cf0 <printf@plt>
  440a90:	b	440bec <ferror@plt+0x3ee6c>
  440a94:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440a98:	add	x0, x0, #0xda8
  440a9c:	bl	401cf0 <printf@plt>
  440aa0:	b	440bec <ferror@plt+0x3ee6c>
  440aa4:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440aa8:	add	x0, x0, #0xdb0
  440aac:	bl	401cf0 <printf@plt>
  440ab0:	b	440bec <ferror@plt+0x3ee6c>
  440ab4:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440ab8:	add	x0, x0, #0xdb8
  440abc:	bl	401cf0 <printf@plt>
  440ac0:	b	440bec <ferror@plt+0x3ee6c>
  440ac4:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440ac8:	add	x0, x0, #0xdc0
  440acc:	bl	401cf0 <printf@plt>
  440ad0:	b	440bec <ferror@plt+0x3ee6c>
  440ad4:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440ad8:	add	x0, x0, #0xe40
  440adc:	bl	401cf0 <printf@plt>
  440ae0:	b	440bec <ferror@plt+0x3ee6c>
  440ae4:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440ae8:	add	x0, x0, #0xdc8
  440aec:	bl	401cf0 <printf@plt>
  440af0:	b	440bec <ferror@plt+0x3ee6c>
  440af4:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440af8:	add	x0, x0, #0xdd0
  440afc:	bl	401cf0 <printf@plt>
  440b00:	b	440bec <ferror@plt+0x3ee6c>
  440b04:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440b08:	add	x0, x0, #0xde0
  440b0c:	bl	401cf0 <printf@plt>
  440b10:	b	440bec <ferror@plt+0x3ee6c>
  440b14:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440b18:	add	x0, x0, #0xdf0
  440b1c:	bl	401cf0 <printf@plt>
  440b20:	b	440bec <ferror@plt+0x3ee6c>
  440b24:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440b28:	add	x0, x0, #0xe00
  440b2c:	bl	401cf0 <printf@plt>
  440b30:	b	440bec <ferror@plt+0x3ee6c>
  440b34:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440b38:	add	x0, x0, #0xe10
  440b3c:	bl	401cf0 <printf@plt>
  440b40:	b	440bec <ferror@plt+0x3ee6c>
  440b44:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440b48:	add	x0, x0, #0xe20
  440b4c:	bl	401cf0 <printf@plt>
  440b50:	b	440bec <ferror@plt+0x3ee6c>
  440b54:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440b58:	add	x0, x0, #0xe48
  440b5c:	bl	401cf0 <printf@plt>
  440b60:	b	440bec <ferror@plt+0x3ee6c>
  440b64:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440b68:	add	x0, x0, #0xe58
  440b6c:	bl	401cf0 <printf@plt>
  440b70:	b	440bec <ferror@plt+0x3ee6c>
  440b74:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440b78:	add	x0, x0, #0xe68
  440b7c:	bl	401cf0 <printf@plt>
  440b80:	b	440bec <ferror@plt+0x3ee6c>
  440b84:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440b88:	add	x0, x0, #0xe78
  440b8c:	bl	401cf0 <printf@plt>
  440b90:	b	440bec <ferror@plt+0x3ee6c>
  440b94:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440b98:	add	x0, x0, #0xe88
  440b9c:	bl	401cf0 <printf@plt>
  440ba0:	b	440bec <ferror@plt+0x3ee6c>
  440ba4:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440ba8:	add	x0, x0, #0xe98
  440bac:	bl	401cf0 <printf@plt>
  440bb0:	b	440bec <ferror@plt+0x3ee6c>
  440bb4:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440bb8:	add	x0, x0, #0xea8
  440bbc:	bl	401cf0 <printf@plt>
  440bc0:	b	440bec <ferror@plt+0x3ee6c>
  440bc4:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440bc8:	add	x0, x0, #0xeb8
  440bcc:	bl	401cf0 <printf@plt>
  440bd0:	b	440bec <ferror@plt+0x3ee6c>
  440bd4:	adrp	x0, 492000 <warn@@Base+0x2302c>
  440bd8:	add	x0, x0, #0x380
  440bdc:	bl	401d40 <gettext@plt>
  440be0:	ldr	w1, [sp, #44]
  440be4:	bl	401cf0 <printf@plt>
  440be8:	nop
  440bec:	ldr	w0, [sp, #28]
  440bf0:	cmp	w0, #0x0
  440bf4:	b.eq	440c04 <ferror@plt+0x3ee84>  // b.none
  440bf8:	adrp	x0, 491000 <warn@@Base+0x2202c>
  440bfc:	add	x0, x0, #0x230
  440c00:	bl	401cf0 <printf@plt>
  440c04:	ldr	w0, [sp, #28]
  440c08:	cmp	w0, #0x0
  440c0c:	b.ne	4407d0 <ferror@plt+0x3ea50>  // b.any
  440c10:	ldp	x29, x30, [sp], #48
  440c14:	ret
  440c18:	stp	x29, x30, [sp, #-48]!
  440c1c:	mov	x29, sp
  440c20:	str	w0, [sp, #28]
  440c24:	ldr	w0, [sp, #28]
  440c28:	cmp	w0, #0x0
  440c2c:	b.ne	440cd8 <ferror@plt+0x3ef58>  // b.any
  440c30:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440c34:	add	x0, x0, #0xe30
  440c38:	bl	401d40 <gettext@plt>
  440c3c:	bl	401cf0 <printf@plt>
  440c40:	b	440ce4 <ferror@plt+0x3ef64>
  440c44:	ldr	w0, [sp, #28]
  440c48:	neg	w0, w0
  440c4c:	ldr	w1, [sp, #28]
  440c50:	and	w0, w1, w0
  440c54:	str	w0, [sp, #44]
  440c58:	ldr	w0, [sp, #44]
  440c5c:	mvn	w0, w0
  440c60:	ldr	w1, [sp, #28]
  440c64:	and	w0, w1, w0
  440c68:	str	w0, [sp, #28]
  440c6c:	ldr	w0, [sp, #44]
  440c70:	cmp	w0, #0x1
  440c74:	b.eq	440c88 <ferror@plt+0x3ef08>  // b.none
  440c78:	ldr	w0, [sp, #44]
  440c7c:	cmp	w0, #0x2
  440c80:	b.eq	440c98 <ferror@plt+0x3ef18>  // b.none
  440c84:	b	440ca8 <ferror@plt+0x3ef28>
  440c88:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440c8c:	add	x0, x0, #0xec8
  440c90:	bl	401cf0 <printf@plt>
  440c94:	b	440cc0 <ferror@plt+0x3ef40>
  440c98:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440c9c:	add	x0, x0, #0xed0
  440ca0:	bl	401cf0 <printf@plt>
  440ca4:	b	440cc0 <ferror@plt+0x3ef40>
  440ca8:	adrp	x0, 492000 <warn@@Base+0x2302c>
  440cac:	add	x0, x0, #0x380
  440cb0:	bl	401d40 <gettext@plt>
  440cb4:	ldr	w1, [sp, #44]
  440cb8:	bl	401cf0 <printf@plt>
  440cbc:	nop
  440cc0:	ldr	w0, [sp, #28]
  440cc4:	cmp	w0, #0x0
  440cc8:	b.eq	440cd8 <ferror@plt+0x3ef58>  // b.none
  440ccc:	adrp	x0, 491000 <warn@@Base+0x2202c>
  440cd0:	add	x0, x0, #0x230
  440cd4:	bl	401cf0 <printf@plt>
  440cd8:	ldr	w0, [sp, #28]
  440cdc:	cmp	w0, #0x0
  440ce0:	b.ne	440c44 <ferror@plt+0x3eec4>  // b.any
  440ce4:	ldp	x29, x30, [sp], #48
  440ce8:	ret
  440cec:	stp	x29, x30, [sp, #-48]!
  440cf0:	mov	x29, sp
  440cf4:	str	w0, [sp, #28]
  440cf8:	ldr	w0, [sp, #28]
  440cfc:	cmp	w0, #0x0
  440d00:	b.ne	440eec <ferror@plt+0x3f16c>  // b.any
  440d04:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440d08:	add	x0, x0, #0xe30
  440d0c:	bl	401d40 <gettext@plt>
  440d10:	bl	401cf0 <printf@plt>
  440d14:	b	440ef8 <ferror@plt+0x3f178>
  440d18:	ldr	w0, [sp, #28]
  440d1c:	neg	w0, w0
  440d20:	ldr	w1, [sp, #28]
  440d24:	and	w0, w1, w0
  440d28:	str	w0, [sp, #44]
  440d2c:	ldr	w0, [sp, #44]
  440d30:	mvn	w0, w0
  440d34:	ldr	w1, [sp, #28]
  440d38:	and	w0, w1, w0
  440d3c:	str	w0, [sp, #28]
  440d40:	ldr	w0, [sp, #44]
  440d44:	cmp	w0, #0x200
  440d48:	b.eq	440eac <ferror@plt+0x3f12c>  // b.none
  440d4c:	ldr	w0, [sp, #44]
  440d50:	cmp	w0, #0x200
  440d54:	b.hi	440ebc <ferror@plt+0x3f13c>  // b.pmore
  440d58:	ldr	w0, [sp, #44]
  440d5c:	cmp	w0, #0x100
  440d60:	b.eq	440e9c <ferror@plt+0x3f11c>  // b.none
  440d64:	ldr	w0, [sp, #44]
  440d68:	cmp	w0, #0x100
  440d6c:	b.hi	440ebc <ferror@plt+0x3f13c>  // b.pmore
  440d70:	ldr	w0, [sp, #44]
  440d74:	cmp	w0, #0x80
  440d78:	b.eq	440e8c <ferror@plt+0x3f10c>  // b.none
  440d7c:	ldr	w0, [sp, #44]
  440d80:	cmp	w0, #0x80
  440d84:	b.hi	440ebc <ferror@plt+0x3f13c>  // b.pmore
  440d88:	ldr	w0, [sp, #44]
  440d8c:	cmp	w0, #0x40
  440d90:	b.eq	440e7c <ferror@plt+0x3f0fc>  // b.none
  440d94:	ldr	w0, [sp, #44]
  440d98:	cmp	w0, #0x40
  440d9c:	b.hi	440ebc <ferror@plt+0x3f13c>  // b.pmore
  440da0:	ldr	w0, [sp, #44]
  440da4:	cmp	w0, #0x20
  440da8:	b.eq	440e6c <ferror@plt+0x3f0ec>  // b.none
  440dac:	ldr	w0, [sp, #44]
  440db0:	cmp	w0, #0x20
  440db4:	b.hi	440ebc <ferror@plt+0x3f13c>  // b.pmore
  440db8:	ldr	w0, [sp, #44]
  440dbc:	cmp	w0, #0x10
  440dc0:	b.eq	440e5c <ferror@plt+0x3f0dc>  // b.none
  440dc4:	ldr	w0, [sp, #44]
  440dc8:	cmp	w0, #0x10
  440dcc:	b.hi	440ebc <ferror@plt+0x3f13c>  // b.pmore
  440dd0:	ldr	w0, [sp, #44]
  440dd4:	cmp	w0, #0x8
  440dd8:	b.eq	440e4c <ferror@plt+0x3f0cc>  // b.none
  440ddc:	ldr	w0, [sp, #44]
  440de0:	cmp	w0, #0x8
  440de4:	b.hi	440ebc <ferror@plt+0x3f13c>  // b.pmore
  440de8:	ldr	w0, [sp, #44]
  440dec:	cmp	w0, #0x4
  440df0:	b.eq	440e3c <ferror@plt+0x3f0bc>  // b.none
  440df4:	ldr	w0, [sp, #44]
  440df8:	cmp	w0, #0x4
  440dfc:	b.hi	440ebc <ferror@plt+0x3f13c>  // b.pmore
  440e00:	ldr	w0, [sp, #44]
  440e04:	cmp	w0, #0x1
  440e08:	b.eq	440e1c <ferror@plt+0x3f09c>  // b.none
  440e0c:	ldr	w0, [sp, #44]
  440e10:	cmp	w0, #0x2
  440e14:	b.eq	440e2c <ferror@plt+0x3f0ac>  // b.none
  440e18:	b	440ebc <ferror@plt+0x3f13c>
  440e1c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440e20:	add	x0, x0, #0xed8
  440e24:	bl	401cf0 <printf@plt>
  440e28:	b	440ed4 <ferror@plt+0x3f154>
  440e2c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440e30:	add	x0, x0, #0xee0
  440e34:	bl	401cf0 <printf@plt>
  440e38:	b	440ed4 <ferror@plt+0x3f154>
  440e3c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440e40:	add	x0, x0, #0xee8
  440e44:	bl	401cf0 <printf@plt>
  440e48:	b	440ed4 <ferror@plt+0x3f154>
  440e4c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440e50:	add	x0, x0, #0xef0
  440e54:	bl	401cf0 <printf@plt>
  440e58:	b	440ed4 <ferror@plt+0x3f154>
  440e5c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440e60:	add	x0, x0, #0xef8
  440e64:	bl	401cf0 <printf@plt>
  440e68:	b	440ed4 <ferror@plt+0x3f154>
  440e6c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440e70:	add	x0, x0, #0xf00
  440e74:	bl	401cf0 <printf@plt>
  440e78:	b	440ed4 <ferror@plt+0x3f154>
  440e7c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440e80:	add	x0, x0, #0xf08
  440e84:	bl	401cf0 <printf@plt>
  440e88:	b	440ed4 <ferror@plt+0x3f154>
  440e8c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440e90:	add	x0, x0, #0xf10
  440e94:	bl	401cf0 <printf@plt>
  440e98:	b	440ed4 <ferror@plt+0x3f154>
  440e9c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440ea0:	add	x0, x0, #0xf18
  440ea4:	bl	401cf0 <printf@plt>
  440ea8:	b	440ed4 <ferror@plt+0x3f154>
  440eac:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440eb0:	add	x0, x0, #0xf28
  440eb4:	bl	401cf0 <printf@plt>
  440eb8:	b	440ed4 <ferror@plt+0x3f154>
  440ebc:	adrp	x0, 492000 <warn@@Base+0x2302c>
  440ec0:	add	x0, x0, #0x380
  440ec4:	bl	401d40 <gettext@plt>
  440ec8:	ldr	w1, [sp, #44]
  440ecc:	bl	401cf0 <printf@plt>
  440ed0:	nop
  440ed4:	ldr	w0, [sp, #28]
  440ed8:	cmp	w0, #0x0
  440edc:	b.eq	440eec <ferror@plt+0x3f16c>  // b.none
  440ee0:	adrp	x0, 491000 <warn@@Base+0x2202c>
  440ee4:	add	x0, x0, #0x230
  440ee8:	bl	401cf0 <printf@plt>
  440eec:	ldr	w0, [sp, #28]
  440ef0:	cmp	w0, #0x0
  440ef4:	b.ne	440d18 <ferror@plt+0x3ef98>  // b.any
  440ef8:	ldp	x29, x30, [sp], #48
  440efc:	ret
  440f00:	stp	x29, x30, [sp, #-48]!
  440f04:	mov	x29, sp
  440f08:	str	w0, [sp, #28]
  440f0c:	b	440fa4 <ferror@plt+0x3f224>
  440f10:	ldr	w0, [sp, #28]
  440f14:	neg	w0, w0
  440f18:	ldr	w1, [sp, #28]
  440f1c:	and	w0, w1, w0
  440f20:	str	w0, [sp, #44]
  440f24:	ldr	w0, [sp, #44]
  440f28:	mvn	w0, w0
  440f2c:	ldr	w1, [sp, #28]
  440f30:	and	w0, w1, w0
  440f34:	str	w0, [sp, #28]
  440f38:	ldr	w0, [sp, #44]
  440f3c:	cmp	w0, #0x1
  440f40:	b.eq	440f54 <ferror@plt+0x3f1d4>  // b.none
  440f44:	ldr	w0, [sp, #44]
  440f48:	cmp	w0, #0x2
  440f4c:	b.eq	440f64 <ferror@plt+0x3f1e4>  // b.none
  440f50:	b	440f74 <ferror@plt+0x3f1f4>
  440f54:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440f58:	add	x0, x0, #0xf30
  440f5c:	bl	401cf0 <printf@plt>
  440f60:	b	440f8c <ferror@plt+0x3f20c>
  440f64:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  440f68:	add	x0, x0, #0xf38
  440f6c:	bl	401cf0 <printf@plt>
  440f70:	b	440f8c <ferror@plt+0x3f20c>
  440f74:	adrp	x0, 492000 <warn@@Base+0x2302c>
  440f78:	add	x0, x0, #0x380
  440f7c:	bl	401d40 <gettext@plt>
  440f80:	ldr	w1, [sp, #44]
  440f84:	bl	401cf0 <printf@plt>
  440f88:	nop
  440f8c:	ldr	w0, [sp, #28]
  440f90:	cmp	w0, #0x0
  440f94:	b.eq	440fa4 <ferror@plt+0x3f224>  // b.none
  440f98:	adrp	x0, 491000 <warn@@Base+0x2202c>
  440f9c:	add	x0, x0, #0x230
  440fa0:	bl	401cf0 <printf@plt>
  440fa4:	ldr	w0, [sp, #28]
  440fa8:	cmp	w0, #0x0
  440fac:	b.ne	440f10 <ferror@plt+0x3f190>  // b.any
  440fb0:	nop
  440fb4:	nop
  440fb8:	ldp	x29, x30, [sp], #48
  440fbc:	ret
  440fc0:	stp	x29, x30, [sp, #-80]!
  440fc4:	mov	x29, sp
  440fc8:	str	x0, [sp, #24]
  440fcc:	str	x1, [sp, #16]
  440fd0:	ldr	x0, [sp, #16]
  440fd4:	ldr	x0, [x0, #32]
  440fd8:	str	x0, [sp, #72]
  440fdc:	ldr	x0, [sp, #16]
  440fe0:	ldr	x0, [x0, #8]
  440fe4:	ldr	x1, [sp, #72]
  440fe8:	add	x0, x1, x0
  440fec:	str	x0, [sp, #56]
  440ff0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  440ff4:	add	x0, x0, #0x968
  440ff8:	ldr	w0, [x0]
  440ffc:	cmp	w0, #0x0
  441000:	b.eq	44100c <ferror@plt+0x3f28c>  // b.none
  441004:	mov	w0, #0x4                   	// #4
  441008:	b	441010 <ferror@plt+0x3f290>
  44100c:	mov	w0, #0x8                   	// #8
  441010:	str	w0, [sp, #52]
  441014:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  441018:	add	x0, x0, #0xf40
  44101c:	bl	401d40 <gettext@plt>
  441020:	bl	401cf0 <printf@plt>
  441024:	ldr	x0, [sp, #16]
  441028:	ldr	x0, [x0, #8]
  44102c:	cmp	x0, #0x7
  441030:	b.ls	441054 <ferror@plt+0x3f2d4>  // b.plast
  441034:	ldr	x0, [sp, #16]
  441038:	ldr	x0, [x0, #8]
  44103c:	ldr	w1, [sp, #52]
  441040:	udiv	x2, x0, x1
  441044:	mul	x1, x2, x1
  441048:	sub	x0, x0, x1
  44104c:	cmp	x0, #0x0
  441050:	b.eq	441690 <ferror@plt+0x3f910>  // b.none
  441054:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  441058:	add	x0, x0, #0xf58
  44105c:	bl	401d40 <gettext@plt>
  441060:	mov	x2, x0
  441064:	ldr	x0, [sp, #16]
  441068:	ldr	x0, [x0, #8]
  44106c:	mov	x1, x0
  441070:	mov	x0, x2
  441074:	bl	401cf0 <printf@plt>
  441078:	b	4416b0 <ferror@plt+0x3f930>
  44107c:	ldr	x1, [sp, #56]
  441080:	ldr	x0, [sp, #72]
  441084:	sub	x0, x1, x0
  441088:	cmp	x0, #0x7
  44108c:	b.hi	4410b8 <ferror@plt+0x3f338>  // b.pmore
  441090:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  441094:	add	x0, x0, #0xf88
  441098:	bl	401d40 <gettext@plt>
  44109c:	mov	x2, x0
  4410a0:	ldr	x0, [sp, #16]
  4410a4:	ldr	x0, [x0, #8]
  4410a8:	mov	x1, x0
  4410ac:	mov	x0, x2
  4410b0:	bl	401cf0 <printf@plt>
  4410b4:	b	4416a8 <ferror@plt+0x3f928>
  4410b8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4410bc:	add	x0, x0, #0x580
  4410c0:	ldr	x2, [x0]
  4410c4:	mov	w1, #0x4                   	// #4
  4410c8:	ldr	x0, [sp, #72]
  4410cc:	blr	x2
  4410d0:	str	w0, [sp, #48]
  4410d4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4410d8:	add	x0, x0, #0x580
  4410dc:	ldr	x2, [x0]
  4410e0:	ldr	x0, [sp, #72]
  4410e4:	add	x0, x0, #0x4
  4410e8:	mov	w1, #0x4                   	// #4
  4410ec:	blr	x2
  4410f0:	str	w0, [sp, #44]
  4410f4:	ldr	x0, [sp, #72]
  4410f8:	add	x0, x0, #0x8
  4410fc:	str	x0, [sp, #72]
  441100:	ldr	w0, [sp, #44]
  441104:	ldr	x2, [sp, #56]
  441108:	ldr	x1, [sp, #72]
  44110c:	sub	x1, x2, x1
  441110:	cmp	x0, x1
  441114:	b.ls	441134 <ferror@plt+0x3f3b4>  // b.plast
  441118:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  44111c:	add	x0, x0, #0xfa0
  441120:	bl	401d40 <gettext@plt>
  441124:	ldr	w2, [sp, #44]
  441128:	ldr	w1, [sp, #48]
  44112c:	bl	401cf0 <printf@plt>
  441130:	b	4416a8 <ferror@plt+0x3f928>
  441134:	ldr	w1, [sp, #48]
  441138:	mov	w0, #0xbfffffff            	// #-1073741825
  44113c:	cmp	w1, w0
  441140:	b.ls	4414b4 <ferror@plt+0x3f734>  // b.plast
  441144:	ldr	w1, [sp, #48]
  441148:	mov	w0, #0xdfffffff            	// #-536870913
  44114c:	cmp	w1, w0
  441150:	b.hi	4414b4 <ferror@plt+0x3f734>  // b.pmore
  441154:	ldr	x0, [sp, #24]
  441158:	ldrh	w0, [x0, #82]
  44115c:	cmp	w0, #0x3e
  441160:	b.eq	441184 <ferror@plt+0x3f404>  // b.none
  441164:	ldr	x0, [sp, #24]
  441168:	ldrh	w0, [x0, #82]
  44116c:	cmp	w0, #0x6
  441170:	b.eq	441184 <ferror@plt+0x3f404>  // b.none
  441174:	ldr	x0, [sp, #24]
  441178:	ldrh	w0, [x0, #82]
  44117c:	cmp	w0, #0x3
  441180:	b.ne	441444 <ferror@plt+0x3f6c4>  // b.any
  441184:	ldr	w0, [sp, #44]
  441188:	cmp	w0, #0x4
  44118c:	b.ne	4411b0 <ferror@plt+0x3f430>  // b.any
  441190:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  441194:	add	x0, x0, #0x580
  441198:	ldr	x2, [x0]
  44119c:	mov	w1, #0x4                   	// #4
  4411a0:	ldr	x0, [sp, #72]
  4411a4:	blr	x2
  4411a8:	str	w0, [sp, #64]
  4411ac:	b	4411b4 <ferror@plt+0x3f434>
  4411b0:	str	wzr, [sp, #64]
  4411b4:	ldr	w1, [sp, #48]
  4411b8:	mov	w0, #0x1                   	// #1
  4411bc:	movk	w0, #0xc001, lsl #16
  4411c0:	cmp	w1, w0
  4411c4:	b.eq	441348 <ferror@plt+0x3f5c8>  // b.none
  4411c8:	ldr	w1, [sp, #48]
  4411cc:	mov	w0, #0x1                   	// #1
  4411d0:	movk	w0, #0xc001, lsl #16
  4411d4:	cmp	w1, w0
  4411d8:	b.hi	441438 <ferror@plt+0x3f6b8>  // b.pmore
  4411dc:	ldr	w1, [sp, #48]
  4411e0:	mov	w0, #0xc0010000            	// #-1073676288
  4411e4:	cmp	w1, w0
  4411e8:	b.eq	441294 <ferror@plt+0x3f514>  // b.none
  4411ec:	ldr	w1, [sp, #48]
  4411f0:	mov	w0, #0xc0010000            	// #-1073676288
  4411f4:	cmp	w1, w0
  4411f8:	b.hi	441438 <ferror@plt+0x3f6b8>  // b.pmore
  4411fc:	ldr	w1, [sp, #48]
  441200:	mov	w0, #0x8001                	// #32769
  441204:	movk	w0, #0xc000, lsl #16
  441208:	cmp	w1, w0
  44120c:	b.eq	441384 <ferror@plt+0x3f604>  // b.none
  441210:	ldr	w1, [sp, #48]
  441214:	mov	w0, #0x8001                	// #32769
  441218:	movk	w0, #0xc000, lsl #16
  44121c:	cmp	w1, w0
  441220:	b.hi	441438 <ferror@plt+0x3f6b8>  // b.pmore
  441224:	ldr	w1, [sp, #48]
  441228:	mov	w0, #0x8000                	// #32768
  44122c:	movk	w0, #0xc000, lsl #16
  441230:	cmp	w1, w0
  441234:	b.eq	4412d0 <ferror@plt+0x3f550>  // b.none
  441238:	ldr	w1, [sp, #48]
  44123c:	mov	w0, #0x8000                	// #32768
  441240:	movk	w0, #0xc000, lsl #16
  441244:	cmp	w1, w0
  441248:	b.hi	441438 <ferror@plt+0x3f6b8>  // b.pmore
  44124c:	ldr	w1, [sp, #48]
  441250:	mov	w0, #0x2                   	// #2
  441254:	movk	w0, #0xc000, lsl #16
  441258:	cmp	w1, w0
  44125c:	b.eq	44130c <ferror@plt+0x3f58c>  // b.none
  441260:	ldr	w1, [sp, #48]
  441264:	mov	w0, #0xc0000003            	// #-1073741821
  441268:	cmp	w1, w0
  44126c:	b.cs	441438 <ferror@plt+0x3f6b8>  // b.hs, b.nlast
  441270:	ldr	w1, [sp, #48]
  441274:	mov	w0, #0xc0000000            	// #-1073741824
  441278:	cmp	w1, w0
  44127c:	b.eq	4413c0 <ferror@plt+0x3f640>  // b.none
  441280:	ldr	w1, [sp, #48]
  441284:	mov	w0, #0xc0000001            	// #-1073741823
  441288:	cmp	w1, w0
  44128c:	b.eq	4413fc <ferror@plt+0x3f67c>  // b.none
  441290:	b	441438 <ferror@plt+0x3f6b8>
  441294:	ldr	w0, [sp, #44]
  441298:	cmp	w0, #0x4
  44129c:	b.eq	4412b8 <ferror@plt+0x3f538>  // b.none
  4412a0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4412a4:	add	x0, x0, #0xfc8
  4412a8:	bl	401d40 <gettext@plt>
  4412ac:	ldr	w1, [sp, #44]
  4412b0:	bl	401cf0 <printf@plt>
  4412b4:	b	441624 <ferror@plt+0x3f8a4>
  4412b8:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4412bc:	add	x0, x0, #0xff0
  4412c0:	bl	401cf0 <printf@plt>
  4412c4:	ldr	w0, [sp, #64]
  4412c8:	bl	4407a4 <ferror@plt+0x3ea24>
  4412cc:	b	441624 <ferror@plt+0x3f8a4>
  4412d0:	ldr	w0, [sp, #44]
  4412d4:	cmp	w0, #0x4
  4412d8:	b.eq	4412f4 <ferror@plt+0x3f574>  // b.none
  4412dc:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4412e0:	add	x0, x0, #0x0
  4412e4:	bl	401d40 <gettext@plt>
  4412e8:	ldr	w1, [sp, #44]
  4412ec:	bl	401cf0 <printf@plt>
  4412f0:	b	441624 <ferror@plt+0x3f8a4>
  4412f4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4412f8:	add	x0, x0, #0x28
  4412fc:	bl	401cf0 <printf@plt>
  441300:	ldr	w0, [sp, #64]
  441304:	bl	4407a4 <ferror@plt+0x3ea24>
  441308:	b	441624 <ferror@plt+0x3f8a4>
  44130c:	ldr	w0, [sp, #44]
  441310:	cmp	w0, #0x4
  441314:	b.eq	441330 <ferror@plt+0x3f5b0>  // b.none
  441318:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44131c:	add	x0, x0, #0x40
  441320:	bl	401d40 <gettext@plt>
  441324:	ldr	w1, [sp, #44]
  441328:	bl	401cf0 <printf@plt>
  44132c:	b	441624 <ferror@plt+0x3f8a4>
  441330:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441334:	add	x0, x0, #0x68
  441338:	bl	401cf0 <printf@plt>
  44133c:	ldr	w0, [sp, #64]
  441340:	bl	440c18 <ferror@plt+0x3ee98>
  441344:	b	441624 <ferror@plt+0x3f8a4>
  441348:	ldr	w0, [sp, #44]
  44134c:	cmp	w0, #0x4
  441350:	b.eq	44136c <ferror@plt+0x3f5ec>  // b.none
  441354:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441358:	add	x0, x0, #0x78
  44135c:	bl	401d40 <gettext@plt>
  441360:	ldr	w1, [sp, #44]
  441364:	bl	401cf0 <printf@plt>
  441368:	b	441624 <ferror@plt+0x3f8a4>
  44136c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441370:	add	x0, x0, #0xa8
  441374:	bl	401cf0 <printf@plt>
  441378:	ldr	w0, [sp, #64]
  44137c:	bl	440cec <ferror@plt+0x3ef6c>
  441380:	b	441624 <ferror@plt+0x3f8a4>
  441384:	ldr	w0, [sp, #44]
  441388:	cmp	w0, #0x4
  44138c:	b.eq	4413a8 <ferror@plt+0x3f628>  // b.none
  441390:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441394:	add	x0, x0, #0xc0
  441398:	bl	401d40 <gettext@plt>
  44139c:	ldr	w1, [sp, #44]
  4413a0:	bl	401cf0 <printf@plt>
  4413a4:	b	441624 <ferror@plt+0x3f8a4>
  4413a8:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4413ac:	add	x0, x0, #0xf0
  4413b0:	bl	401cf0 <printf@plt>
  4413b4:	ldr	w0, [sp, #64]
  4413b8:	bl	440cec <ferror@plt+0x3ef6c>
  4413bc:	b	441624 <ferror@plt+0x3f8a4>
  4413c0:	ldr	w0, [sp, #44]
  4413c4:	cmp	w0, #0x4
  4413c8:	b.eq	4413e4 <ferror@plt+0x3f664>  // b.none
  4413cc:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4413d0:	add	x0, x0, #0xfc8
  4413d4:	bl	401d40 <gettext@plt>
  4413d8:	ldr	w1, [sp, #44]
  4413dc:	bl	401cf0 <printf@plt>
  4413e0:	b	441624 <ferror@plt+0x3f8a4>
  4413e4:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4413e8:	add	x0, x0, #0xff0
  4413ec:	bl	401cf0 <printf@plt>
  4413f0:	ldr	w0, [sp, #64]
  4413f4:	bl	440464 <ferror@plt+0x3e6e4>
  4413f8:	b	441624 <ferror@plt+0x3f8a4>
  4413fc:	ldr	w0, [sp, #44]
  441400:	cmp	w0, #0x4
  441404:	b.eq	441420 <ferror@plt+0x3f6a0>  // b.none
  441408:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44140c:	add	x0, x0, #0x0
  441410:	bl	401d40 <gettext@plt>
  441414:	ldr	w1, [sp, #44]
  441418:	bl	401cf0 <printf@plt>
  44141c:	b	441624 <ferror@plt+0x3f8a4>
  441420:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441424:	add	x0, x0, #0x28
  441428:	bl	401cf0 <printf@plt>
  44142c:	ldr	w0, [sp, #64]
  441430:	bl	440464 <ferror@plt+0x3e6e4>
  441434:	b	441624 <ferror@plt+0x3f8a4>
  441438:	nop
  44143c:	nop
  441440:	b	441568 <ferror@plt+0x3f7e8>
  441444:	ldr	x0, [sp, #24]
  441448:	ldrh	w0, [x0, #82]
  44144c:	cmp	w0, #0xb7
  441450:	b.ne	441568 <ferror@plt+0x3f7e8>  // b.any
  441454:	ldr	w1, [sp, #48]
  441458:	mov	w0, #0xc0000000            	// #-1073741824
  44145c:	cmp	w1, w0
  441460:	b.ne	441568 <ferror@plt+0x3f7e8>  // b.any
  441464:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441468:	add	x0, x0, #0x108
  44146c:	bl	401cf0 <printf@plt>
  441470:	ldr	w0, [sp, #44]
  441474:	cmp	w0, #0x4
  441478:	b.eq	441494 <ferror@plt+0x3f714>  // b.none
  44147c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441480:	add	x0, x0, #0x120
  441484:	bl	401d40 <gettext@plt>
  441488:	ldr	w1, [sp, #44]
  44148c:	bl	401cf0 <printf@plt>
  441490:	b	441624 <ferror@plt+0x3f8a4>
  441494:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  441498:	add	x0, x0, #0x580
  44149c:	ldr	x2, [x0]
  4414a0:	mov	w1, #0x4                   	// #4
  4414a4:	ldr	x0, [sp, #72]
  4414a8:	blr	x2
  4414ac:	bl	440f00 <ferror@plt+0x3f180>
  4414b0:	b	441624 <ferror@plt+0x3f8a4>
  4414b4:	ldr	w0, [sp, #48]
  4414b8:	cmp	w0, #0x1
  4414bc:	b.eq	4414d0 <ferror@plt+0x3f750>  // b.none
  4414c0:	ldr	w0, [sp, #48]
  4414c4:	cmp	w0, #0x2
  4414c8:	b.eq	441538 <ferror@plt+0x3f7b8>  // b.none
  4414cc:	b	44156c <ferror@plt+0x3f7ec>
  4414d0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4414d4:	add	x0, x0, #0x138
  4414d8:	bl	401d40 <gettext@plt>
  4414dc:	bl	401cf0 <printf@plt>
  4414e0:	ldr	w1, [sp, #44]
  4414e4:	ldr	w0, [sp, #52]
  4414e8:	cmp	w1, w0
  4414ec:	b.eq	441508 <ferror@plt+0x3f788>  // b.none
  4414f0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4414f4:	add	x0, x0, #0x120
  4414f8:	bl	401d40 <gettext@plt>
  4414fc:	ldr	w1, [sp, #44]
  441500:	bl	401cf0 <printf@plt>
  441504:	b	441624 <ferror@plt+0x3f8a4>
  441508:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44150c:	add	x0, x0, #0x580
  441510:	ldr	x2, [x0]
  441514:	ldr	w0, [sp, #52]
  441518:	mov	w1, w0
  44151c:	ldr	x0, [sp, #72]
  441520:	blr	x2
  441524:	mov	x1, x0
  441528:	adrp	x0, 494000 <warn@@Base+0x2502c>
  44152c:	add	x0, x0, #0x660
  441530:	bl	401cf0 <printf@plt>
  441534:	b	441624 <ferror@plt+0x3f8a4>
  441538:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44153c:	add	x0, x0, #0x148
  441540:	bl	401cf0 <printf@plt>
  441544:	ldr	w0, [sp, #44]
  441548:	cmp	w0, #0x0
  44154c:	b.eq	441620 <ferror@plt+0x3f8a0>  // b.none
  441550:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441554:	add	x0, x0, #0x120
  441558:	bl	401d40 <gettext@plt>
  44155c:	ldr	w1, [sp, #44]
  441560:	bl	401cf0 <printf@plt>
  441564:	b	441620 <ferror@plt+0x3f8a0>
  441568:	nop
  44156c:	ldr	w1, [sp, #48]
  441570:	mov	w0, #0xbfffffff            	// #-1073741825
  441574:	cmp	w1, w0
  441578:	b.hi	441594 <ferror@plt+0x3f814>  // b.pmore
  44157c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441580:	add	x0, x0, #0x160
  441584:	bl	401d40 <gettext@plt>
  441588:	ldr	w1, [sp, #48]
  44158c:	bl	401cf0 <printf@plt>
  441590:	b	4415d0 <ferror@plt+0x3f850>
  441594:	ldr	w1, [sp, #48]
  441598:	mov	w0, #0xdfffffff            	// #-536870913
  44159c:	cmp	w1, w0
  4415a0:	b.hi	4415bc <ferror@plt+0x3f83c>  // b.pmore
  4415a4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4415a8:	add	x0, x0, #0x180
  4415ac:	bl	401d40 <gettext@plt>
  4415b0:	ldr	w1, [sp, #48]
  4415b4:	bl	401cf0 <printf@plt>
  4415b8:	b	4415d0 <ferror@plt+0x3f850>
  4415bc:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4415c0:	add	x0, x0, #0x1a8
  4415c4:	bl	401d40 <gettext@plt>
  4415c8:	ldr	w1, [sp, #48]
  4415cc:	bl	401cf0 <printf@plt>
  4415d0:	str	wzr, [sp, #68]
  4415d4:	b	441604 <ferror@plt+0x3f884>
  4415d8:	ldr	w0, [sp, #68]
  4415dc:	ldr	x1, [sp, #72]
  4415e0:	add	x0, x1, x0
  4415e4:	ldrb	w0, [x0]
  4415e8:	mov	w1, w0
  4415ec:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4415f0:	add	x0, x0, #0x1d0
  4415f4:	bl	401cf0 <printf@plt>
  4415f8:	ldr	w0, [sp, #68]
  4415fc:	add	w0, w0, #0x1
  441600:	str	w0, [sp, #68]
  441604:	ldr	w1, [sp, #68]
  441608:	ldr	w0, [sp, #44]
  44160c:	cmp	w1, w0
  441610:	b.cc	4415d8 <ferror@plt+0x3f858>  // b.lo, b.ul, b.last
  441614:	mov	w0, #0x3e                  	// #62
  441618:	bl	401d20 <putchar@plt>
  44161c:	b	441624 <ferror@plt+0x3f8a4>
  441620:	nop
  441624:	ldr	w1, [sp, #52]
  441628:	ldr	w0, [sp, #44]
  44162c:	add	w0, w1, w0
  441630:	sub	w1, w0, #0x1
  441634:	ldr	w0, [sp, #52]
  441638:	neg	w0, w0
  44163c:	and	w0, w1, w0
  441640:	mov	w0, w0
  441644:	ldr	x1, [sp, #72]
  441648:	add	x0, x1, x0
  44164c:	str	x0, [sp, #72]
  441650:	ldr	x1, [sp, #72]
  441654:	ldr	x0, [sp, #56]
  441658:	cmp	x1, x0
  44165c:	b.eq	4416a4 <ferror@plt+0x3f924>  // b.none
  441660:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  441664:	add	x0, x0, #0x548
  441668:	ldr	w0, [x0]
  44166c:	cmp	w0, #0x0
  441670:	b.eq	441684 <ferror@plt+0x3f904>  // b.none
  441674:	adrp	x0, 491000 <warn@@Base+0x2202c>
  441678:	add	x0, x0, #0x230
  44167c:	bl	401cf0 <printf@plt>
  441680:	b	441690 <ferror@plt+0x3f910>
  441684:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441688:	add	x0, x0, #0x1d8
  44168c:	bl	401cf0 <printf@plt>
  441690:	ldr	x1, [sp, #72]
  441694:	ldr	x0, [sp, #56]
  441698:	cmp	x1, x0
  44169c:	b.cc	44107c <ferror@plt+0x3f2fc>  // b.lo, b.ul, b.last
  4416a0:	b	4416a8 <ferror@plt+0x3f928>
  4416a4:	nop
  4416a8:	mov	w0, #0xa                   	// #10
  4416ac:	bl	401d20 <putchar@plt>
  4416b0:	ldp	x29, x30, [sp], #80
  4416b4:	ret
  4416b8:	stp	x29, x30, [sp, #-112]!
  4416bc:	mov	x29, sp
  4416c0:	str	x0, [sp, #24]
  4416c4:	str	x1, [sp, #16]
  4416c8:	ldr	x0, [sp, #16]
  4416cc:	ldr	x0, [x0, #16]
  4416d0:	cmp	x0, #0x5
  4416d4:	b.eq	441a74 <ferror@plt+0x3fcf4>  // b.none
  4416d8:	cmp	x0, #0x5
  4416dc:	b.hi	441a84 <ferror@plt+0x3fd04>  // b.pmore
  4416e0:	cmp	x0, #0x4
  4416e4:	b.eq	441964 <ferror@plt+0x3fbe4>  // b.none
  4416e8:	cmp	x0, #0x4
  4416ec:	b.hi	441a84 <ferror@plt+0x3fd04>  // b.pmore
  4416f0:	cmp	x0, #0x3
  4416f4:	b.eq	441714 <ferror@plt+0x3f994>  // b.none
  4416f8:	cmp	x0, #0x3
  4416fc:	b.hi	441a84 <ferror@plt+0x3fd04>  // b.pmore
  441700:	cmp	x0, #0x1
  441704:	b.eq	44177c <ferror@plt+0x3f9fc>  // b.none
  441708:	cmp	x0, #0x2
  44170c:	b.eq	4419dc <ferror@plt+0x3fc5c>  // b.none
  441710:	b	441a84 <ferror@plt+0x3fd04>
  441714:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441718:	add	x0, x0, #0x1e0
  44171c:	bl	401d40 <gettext@plt>
  441720:	bl	401cf0 <printf@plt>
  441724:	str	xzr, [sp, #104]
  441728:	b	44175c <ferror@plt+0x3f9dc>
  44172c:	ldr	x0, [sp, #16]
  441730:	ldr	x1, [x0, #32]
  441734:	ldr	x0, [sp, #104]
  441738:	add	x0, x1, x0
  44173c:	ldrb	w0, [x0]
  441740:	mov	w1, w0
  441744:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441748:	add	x0, x0, #0x1f0
  44174c:	bl	401cf0 <printf@plt>
  441750:	ldr	x0, [sp, #104]
  441754:	add	x0, x0, #0x1
  441758:	str	x0, [sp, #104]
  44175c:	ldr	x0, [sp, #16]
  441760:	ldr	x0, [x0, #8]
  441764:	ldr	x1, [sp, #104]
  441768:	cmp	x1, x0
  44176c:	b.cc	44172c <ferror@plt+0x3f9ac>  // b.lo, b.ul, b.last
  441770:	mov	w0, #0xa                   	// #10
  441774:	bl	401d20 <putchar@plt>
  441778:	b	441aec <ferror@plt+0x3fd6c>
  44177c:	ldr	x0, [sp, #16]
  441780:	ldr	x0, [x0, #8]
  441784:	cmp	x0, #0xf
  441788:	b.hi	4417a0 <ferror@plt+0x3fa20>  // b.pmore
  44178c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441790:	add	x0, x0, #0x1f8
  441794:	bl	401d40 <gettext@plt>
  441798:	bl	401cf0 <printf@plt>
  44179c:	b	441aec <ferror@plt+0x3fd6c>
  4417a0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4417a4:	add	x0, x0, #0x580
  4417a8:	ldr	x2, [x0]
  4417ac:	ldr	x0, [sp, #16]
  4417b0:	ldr	x0, [x0, #32]
  4417b4:	mov	w1, #0x4                   	// #4
  4417b8:	blr	x2
  4417bc:	str	x0, [sp, #56]
  4417c0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4417c4:	add	x0, x0, #0x580
  4417c8:	ldr	x2, [x0]
  4417cc:	ldr	x0, [sp, #16]
  4417d0:	ldr	x0, [x0, #32]
  4417d4:	add	x0, x0, #0x4
  4417d8:	mov	w1, #0x4                   	// #4
  4417dc:	blr	x2
  4417e0:	str	x0, [sp, #48]
  4417e4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4417e8:	add	x0, x0, #0x580
  4417ec:	ldr	x2, [x0]
  4417f0:	ldr	x0, [sp, #16]
  4417f4:	ldr	x0, [x0, #32]
  4417f8:	add	x0, x0, #0x8
  4417fc:	mov	w1, #0x4                   	// #4
  441800:	blr	x2
  441804:	str	x0, [sp, #40]
  441808:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44180c:	add	x0, x0, #0x580
  441810:	ldr	x2, [x0]
  441814:	ldr	x0, [sp, #16]
  441818:	ldr	x0, [x0, #32]
  44181c:	add	x0, x0, #0xc
  441820:	mov	w1, #0x4                   	// #4
  441824:	blr	x2
  441828:	str	x0, [sp, #32]
  44182c:	ldr	x0, [sp, #56]
  441830:	cmp	x0, #0x6
  441834:	b.eq	441920 <ferror@plt+0x3fba0>  // b.none
  441838:	ldr	x0, [sp, #56]
  44183c:	cmp	x0, #0x6
  441840:	b.hi	441930 <ferror@plt+0x3fbb0>  // b.pmore
  441844:	ldr	x0, [sp, #56]
  441848:	cmp	x0, #0x5
  44184c:	b.eq	441910 <ferror@plt+0x3fb90>  // b.none
  441850:	ldr	x0, [sp, #56]
  441854:	cmp	x0, #0x5
  441858:	b.hi	441930 <ferror@plt+0x3fbb0>  // b.pmore
  44185c:	ldr	x0, [sp, #56]
  441860:	cmp	x0, #0x4
  441864:	b.eq	441900 <ferror@plt+0x3fb80>  // b.none
  441868:	ldr	x0, [sp, #56]
  44186c:	cmp	x0, #0x4
  441870:	b.hi	441930 <ferror@plt+0x3fbb0>  // b.pmore
  441874:	ldr	x0, [sp, #56]
  441878:	cmp	x0, #0x3
  44187c:	b.eq	4418f0 <ferror@plt+0x3fb70>  // b.none
  441880:	ldr	x0, [sp, #56]
  441884:	cmp	x0, #0x3
  441888:	b.hi	441930 <ferror@plt+0x3fbb0>  // b.pmore
  44188c:	ldr	x0, [sp, #56]
  441890:	cmp	x0, #0x2
  441894:	b.eq	4418e0 <ferror@plt+0x3fb60>  // b.none
  441898:	ldr	x0, [sp, #56]
  44189c:	cmp	x0, #0x2
  4418a0:	b.hi	441930 <ferror@plt+0x3fbb0>  // b.pmore
  4418a4:	ldr	x0, [sp, #56]
  4418a8:	cmp	x0, #0x0
  4418ac:	b.eq	4418c0 <ferror@plt+0x3fb40>  // b.none
  4418b0:	ldr	x0, [sp, #56]
  4418b4:	cmp	x0, #0x1
  4418b8:	b.eq	4418d0 <ferror@plt+0x3fb50>  // b.none
  4418bc:	b	441930 <ferror@plt+0x3fbb0>
  4418c0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4418c4:	add	x0, x0, #0x218
  4418c8:	str	x0, [sp, #96]
  4418cc:	b	441940 <ferror@plt+0x3fbc0>
  4418d0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4418d4:	add	x0, x0, #0x220
  4418d8:	str	x0, [sp, #96]
  4418dc:	b	441940 <ferror@plt+0x3fbc0>
  4418e0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4418e4:	add	x0, x0, #0x228
  4418e8:	str	x0, [sp, #96]
  4418ec:	b	441940 <ferror@plt+0x3fbc0>
  4418f0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4418f4:	add	x0, x0, #0x230
  4418f8:	str	x0, [sp, #96]
  4418fc:	b	441940 <ferror@plt+0x3fbc0>
  441900:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441904:	add	x0, x0, #0x238
  441908:	str	x0, [sp, #96]
  44190c:	b	441940 <ferror@plt+0x3fbc0>
  441910:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441914:	add	x0, x0, #0x240
  441918:	str	x0, [sp, #96]
  44191c:	b	441940 <ferror@plt+0x3fbc0>
  441920:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441924:	add	x0, x0, #0x250
  441928:	str	x0, [sp, #96]
  44192c:	b	441940 <ferror@plt+0x3fbc0>
  441930:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  441934:	add	x0, x0, #0xca0
  441938:	str	x0, [sp, #96]
  44193c:	nop
  441940:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441944:	add	x0, x0, #0x258
  441948:	bl	401d40 <gettext@plt>
  44194c:	ldr	x4, [sp, #32]
  441950:	ldr	x3, [sp, #40]
  441954:	ldr	x2, [sp, #48]
  441958:	ldr	x1, [sp, #96]
  44195c:	bl	401cf0 <printf@plt>
  441960:	b	441aec <ferror@plt+0x3fd6c>
  441964:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441968:	add	x0, x0, #0x278
  44196c:	bl	401d40 <gettext@plt>
  441970:	bl	401cf0 <printf@plt>
  441974:	str	xzr, [sp, #88]
  441978:	b	4419a0 <ferror@plt+0x3fc20>
  44197c:	ldr	x0, [sp, #16]
  441980:	ldr	x1, [x0, #32]
  441984:	ldr	x0, [sp, #88]
  441988:	add	x0, x1, x0
  44198c:	ldrb	w0, [x0]
  441990:	bl	401d20 <putchar@plt>
  441994:	ldr	x0, [sp, #88]
  441998:	add	x0, x0, #0x1
  44199c:	str	x0, [sp, #88]
  4419a0:	ldr	x0, [sp, #16]
  4419a4:	ldr	x0, [x0, #8]
  4419a8:	ldr	x1, [sp, #88]
  4419ac:	cmp	x1, x0
  4419b0:	b.cs	4419d0 <ferror@plt+0x3fc50>  // b.hs, b.nlast
  4419b4:	ldr	x0, [sp, #16]
  4419b8:	ldr	x1, [x0, #32]
  4419bc:	ldr	x0, [sp, #88]
  4419c0:	add	x0, x1, x0
  4419c4:	ldrb	w0, [x0]
  4419c8:	cmp	w0, #0x0
  4419cc:	b.ne	44197c <ferror@plt+0x3fbfc>  // b.any
  4419d0:	mov	w0, #0xa                   	// #10
  4419d4:	bl	401d20 <putchar@plt>
  4419d8:	b	441aec <ferror@plt+0x3fd6c>
  4419dc:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4419e0:	add	x0, x0, #0x288
  4419e4:	bl	401d40 <gettext@plt>
  4419e8:	bl	401cf0 <printf@plt>
  4419ec:	ldr	x0, [sp, #16]
  4419f0:	ldr	x0, [x0, #8]
  4419f4:	cmp	x0, #0x7
  4419f8:	b.hi	441a14 <ferror@plt+0x3fc94>  // b.pmore
  4419fc:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441a00:	add	x0, x0, #0x2a8
  441a04:	bl	401d40 <gettext@plt>
  441a08:	bl	46eed4 <error@@Base>
  441a0c:	mov	w0, #0x0                   	// #0
  441a10:	b	441af0 <ferror@plt+0x3fd70>
  441a14:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  441a18:	add	x0, x0, #0x580
  441a1c:	ldr	x2, [x0]
  441a20:	ldr	x0, [sp, #16]
  441a24:	ldr	x0, [x0, #32]
  441a28:	mov	w1, #0x4                   	// #4
  441a2c:	blr	x2
  441a30:	str	x0, [sp, #72]
  441a34:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  441a38:	add	x0, x0, #0x580
  441a3c:	ldr	x2, [x0]
  441a40:	ldr	x0, [sp, #16]
  441a44:	ldr	x0, [x0, #32]
  441a48:	add	x0, x0, #0x4
  441a4c:	mov	w1, #0x4                   	// #4
  441a50:	blr	x2
  441a54:	str	x0, [sp, #64]
  441a58:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441a5c:	add	x0, x0, #0x2c0
  441a60:	bl	401d40 <gettext@plt>
  441a64:	ldr	x2, [sp, #64]
  441a68:	ldr	x1, [sp, #72]
  441a6c:	bl	401cf0 <printf@plt>
  441a70:	b	441aec <ferror@plt+0x3fd6c>
  441a74:	ldr	x1, [sp, #16]
  441a78:	ldr	x0, [sp, #24]
  441a7c:	bl	440fc0 <ferror@plt+0x3f240>
  441a80:	b	441aec <ferror@plt+0x3fd6c>
  441a84:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441a88:	add	x0, x0, #0x2e8
  441a8c:	bl	401d40 <gettext@plt>
  441a90:	bl	401cf0 <printf@plt>
  441a94:	str	xzr, [sp, #80]
  441a98:	b	441acc <ferror@plt+0x3fd4c>
  441a9c:	ldr	x0, [sp, #16]
  441aa0:	ldr	x1, [x0, #32]
  441aa4:	ldr	x0, [sp, #80]
  441aa8:	add	x0, x1, x0
  441aac:	ldrb	w0, [x0]
  441ab0:	mov	w1, w0
  441ab4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441ab8:	add	x0, x0, #0x1d0
  441abc:	bl	401cf0 <printf@plt>
  441ac0:	ldr	x0, [sp, #80]
  441ac4:	add	x0, x0, #0x1
  441ac8:	str	x0, [sp, #80]
  441acc:	ldr	x0, [sp, #16]
  441ad0:	ldr	x0, [x0, #8]
  441ad4:	ldr	x1, [sp, #80]
  441ad8:	cmp	x1, x0
  441adc:	b.cc	441a9c <ferror@plt+0x3fd1c>  // b.lo, b.ul, b.last
  441ae0:	mov	w0, #0xa                   	// #10
  441ae4:	bl	401d20 <putchar@plt>
  441ae8:	nop
  441aec:	mov	w0, #0x1                   	// #1
  441af0:	ldp	x29, x30, [sp], #112
  441af4:	ret
  441af8:	stp	x29, x30, [sp, #-32]!
  441afc:	mov	x29, sp
  441b00:	str	w0, [sp, #28]
  441b04:	ldr	w0, [sp, #28]
  441b08:	cmp	w0, #0x6
  441b0c:	b.eq	441bd0 <ferror@plt+0x3fe50>  // b.none
  441b10:	ldr	w0, [sp, #28]
  441b14:	cmp	w0, #0x6
  441b18:	b.hi	441be0 <ferror@plt+0x3fe60>  // b.pmore
  441b1c:	ldr	w0, [sp, #28]
  441b20:	cmp	w0, #0x5
  441b24:	b.eq	441bc0 <ferror@plt+0x3fe40>  // b.none
  441b28:	ldr	w0, [sp, #28]
  441b2c:	cmp	w0, #0x5
  441b30:	b.hi	441be0 <ferror@plt+0x3fe60>  // b.pmore
  441b34:	ldr	w0, [sp, #28]
  441b38:	cmp	w0, #0x4
  441b3c:	b.eq	441bb0 <ferror@plt+0x3fe30>  // b.none
  441b40:	ldr	w0, [sp, #28]
  441b44:	cmp	w0, #0x4
  441b48:	b.hi	441be0 <ferror@plt+0x3fe60>  // b.pmore
  441b4c:	ldr	w0, [sp, #28]
  441b50:	cmp	w0, #0x3
  441b54:	b.eq	441ba0 <ferror@plt+0x3fe20>  // b.none
  441b58:	ldr	w0, [sp, #28]
  441b5c:	cmp	w0, #0x3
  441b60:	b.hi	441be0 <ferror@plt+0x3fe60>  // b.pmore
  441b64:	ldr	w0, [sp, #28]
  441b68:	cmp	w0, #0x1
  441b6c:	b.eq	441b80 <ferror@plt+0x3fe00>  // b.none
  441b70:	ldr	w0, [sp, #28]
  441b74:	cmp	w0, #0x2
  441b78:	b.eq	441b90 <ferror@plt+0x3fe10>  // b.none
  441b7c:	b	441be0 <ferror@plt+0x3fe60>
  441b80:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441b84:	add	x0, x0, #0x300
  441b88:	bl	401d40 <gettext@plt>
  441b8c:	b	441c0c <ferror@plt+0x3fe8c>
  441b90:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441b94:	add	x0, x0, #0x320
  441b98:	bl	401d40 <gettext@plt>
  441b9c:	b	441c0c <ferror@plt+0x3fe8c>
  441ba0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441ba4:	add	x0, x0, #0x340
  441ba8:	bl	401d40 <gettext@plt>
  441bac:	b	441c0c <ferror@plt+0x3fe8c>
  441bb0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441bb4:	add	x0, x0, #0x360
  441bb8:	bl	401d40 <gettext@plt>
  441bbc:	b	441c0c <ferror@plt+0x3fe8c>
  441bc0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441bc4:	add	x0, x0, #0x380
  441bc8:	bl	401d40 <gettext@plt>
  441bcc:	b	441c0c <ferror@plt+0x3fe8c>
  441bd0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441bd4:	add	x0, x0, #0x390
  441bd8:	bl	401d40 <gettext@plt>
  441bdc:	b	441c0c <ferror@plt+0x3fe8c>
  441be0:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  441be4:	add	x0, x0, #0xb30
  441be8:	bl	401d40 <gettext@plt>
  441bec:	ldr	w3, [sp, #28]
  441bf0:	mov	x2, x0
  441bf4:	mov	x1, #0x40                  	// #64
  441bf8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  441bfc:	add	x0, x0, #0x7c8
  441c00:	bl	401a20 <snprintf@plt>
  441c04:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  441c08:	add	x0, x0, #0x7c8
  441c0c:	ldp	x29, x30, [sp], #32
  441c10:	ret
  441c14:	stp	x29, x30, [sp, #-48]!
  441c18:	mov	x29, sp
  441c1c:	str	x0, [sp, #24]
  441c20:	ldr	x0, [sp, #24]
  441c24:	ldr	x0, [x0, #8]
  441c28:	cmp	x0, #0x4
  441c2c:	b.eq	441c38 <ferror@plt+0x3feb8>  // b.none
  441c30:	mov	w0, #0x0                   	// #0
  441c34:	b	441df0 <ferror@plt+0x40070>
  441c38:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  441c3c:	add	x0, x0, #0x580
  441c40:	ldr	x2, [x0]
  441c44:	ldr	x0, [sp, #24]
  441c48:	ldr	x3, [x0, #32]
  441c4c:	ldr	x0, [sp, #24]
  441c50:	ldr	x0, [x0, #8]
  441c54:	mov	w1, w0
  441c58:	mov	x0, x3
  441c5c:	blr	x2
  441c60:	str	w0, [sp, #44]
  441c64:	ldr	w0, [sp, #44]
  441c68:	cmp	w0, #0x0
  441c6c:	b.ne	441c88 <ferror@plt+0x3ff08>  // b.any
  441c70:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441c74:	add	x0, x0, #0x3a0
  441c78:	bl	401d40 <gettext@plt>
  441c7c:	bl	401cf0 <printf@plt>
  441c80:	mov	w0, #0x1                   	// #1
  441c84:	b	441df0 <ferror@plt+0x40070>
  441c88:	ldr	x0, [sp, #24]
  441c8c:	ldr	x0, [x0, #16]
  441c90:	cmp	x0, #0x6
  441c94:	b.hi	441dcc <ferror@plt+0x4004c>  // b.pmore
  441c98:	cmp	x0, #0x4
  441c9c:	b.cs	441da8 <ferror@plt+0x40028>  // b.hs, b.nlast
  441ca0:	cmp	x0, #0x3
  441ca4:	b.eq	441d5c <ferror@plt+0x3ffdc>  // b.none
  441ca8:	cmp	x0, #0x3
  441cac:	b.hi	441dcc <ferror@plt+0x4004c>  // b.pmore
  441cb0:	cmp	x0, #0x1
  441cb4:	b.eq	441cc4 <ferror@plt+0x3ff44>  // b.none
  441cb8:	cmp	x0, #0x2
  441cbc:	b.eq	441d10 <ferror@plt+0x3ff90>  // b.none
  441cc0:	b	441dcc <ferror@plt+0x4004c>
  441cc4:	ldr	w0, [sp, #44]
  441cc8:	cmp	w0, #0x1
  441ccc:	b.eq	441ce0 <ferror@plt+0x3ff60>  // b.none
  441cd0:	ldr	w0, [sp, #44]
  441cd4:	cmp	w0, #0x2
  441cd8:	b.eq	441cf8 <ferror@plt+0x3ff78>  // b.none
  441cdc:	b	441dd8 <ferror@plt+0x40058>
  441ce0:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  441ce4:	add	x0, x0, #0x728
  441ce8:	bl	401d40 <gettext@plt>
  441cec:	bl	401cf0 <printf@plt>
  441cf0:	mov	w0, #0x1                   	// #1
  441cf4:	b	441df0 <ferror@plt+0x40070>
  441cf8:	adrp	x0, 49a000 <warn@@Base+0x2b02c>
  441cfc:	add	x0, x0, #0x720
  441d00:	bl	401d40 <gettext@plt>
  441d04:	bl	401cf0 <printf@plt>
  441d08:	mov	w0, #0x1                   	// #1
  441d0c:	b	441df0 <ferror@plt+0x40070>
  441d10:	ldr	w0, [sp, #44]
  441d14:	cmp	w0, #0x1
  441d18:	b.eq	441d2c <ferror@plt+0x3ffac>  // b.none
  441d1c:	ldr	w0, [sp, #44]
  441d20:	cmp	w0, #0x2
  441d24:	b.eq	441d44 <ferror@plt+0x3ffc4>  // b.none
  441d28:	b	441dd8 <ferror@plt+0x40058>
  441d2c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441d30:	add	x0, x0, #0x3b0
  441d34:	bl	401d40 <gettext@plt>
  441d38:	bl	401cf0 <printf@plt>
  441d3c:	mov	w0, #0x1                   	// #1
  441d40:	b	441df0 <ferror@plt+0x40070>
  441d44:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441d48:	add	x0, x0, #0x3c0
  441d4c:	bl	401d40 <gettext@plt>
  441d50:	bl	401cf0 <printf@plt>
  441d54:	mov	w0, #0x1                   	// #1
  441d58:	b	441df0 <ferror@plt+0x40070>
  441d5c:	ldr	w0, [sp, #44]
  441d60:	cmp	w0, #0x1
  441d64:	b.eq	441d78 <ferror@plt+0x3fff8>  // b.none
  441d68:	ldr	w0, [sp, #44]
  441d6c:	cmp	w0, #0x2
  441d70:	b.eq	441d90 <ferror@plt+0x40010>  // b.none
  441d74:	b	441dd8 <ferror@plt+0x40058>
  441d78:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441d7c:	add	x0, x0, #0x3d0
  441d80:	bl	401d40 <gettext@plt>
  441d84:	bl	401cf0 <printf@plt>
  441d88:	mov	w0, #0x1                   	// #1
  441d8c:	b	441df0 <ferror@plt+0x40070>
  441d90:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441d94:	add	x0, x0, #0x3e0
  441d98:	bl	401d40 <gettext@plt>
  441d9c:	bl	401cf0 <printf@plt>
  441da0:	mov	w0, #0x1                   	// #1
  441da4:	b	441df0 <ferror@plt+0x40070>
  441da8:	ldr	w0, [sp, #44]
  441dac:	cmp	w0, #0x1
  441db0:	b.ne	441dd4 <ferror@plt+0x40054>  // b.any
  441db4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441db8:	add	x0, x0, #0x3f0
  441dbc:	bl	401d40 <gettext@plt>
  441dc0:	bl	401cf0 <printf@plt>
  441dc4:	mov	w0, #0x1                   	// #1
  441dc8:	b	441df0 <ferror@plt+0x40070>
  441dcc:	nop
  441dd0:	b	441dd8 <ferror@plt+0x40058>
  441dd4:	nop
  441dd8:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441ddc:	add	x0, x0, #0x3f8
  441de0:	bl	401d40 <gettext@plt>
  441de4:	ldr	w1, [sp, #44]
  441de8:	bl	401cf0 <printf@plt>
  441dec:	mov	w0, #0x0                   	// #0
  441df0:	ldp	x29, x30, [sp], #48
  441df4:	ret
  441df8:	stp	x29, x30, [sp, #-48]!
  441dfc:	mov	x29, sp
  441e00:	str	x0, [sp, #24]
  441e04:	ldr	x0, [sp, #24]
  441e08:	ldr	x0, [x0, #16]
  441e0c:	cmp	x0, #0x1
  441e10:	b.eq	441e20 <ferror@plt+0x400a0>  // b.none
  441e14:	cmp	x0, #0x5
  441e18:	b.eq	442048 <ferror@plt+0x402c8>  // b.none
  441e1c:	b	442070 <ferror@plt+0x402f0>
  441e20:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  441e24:	add	x0, x0, #0x580
  441e28:	ldr	x2, [x0]
  441e2c:	ldr	x0, [sp, #24]
  441e30:	ldr	x0, [x0, #32]
  441e34:	mov	w1, #0x4                   	// #4
  441e38:	blr	x2
  441e3c:	str	w0, [sp, #44]
  441e40:	ldr	w1, [sp, #44]
  441e44:	mov	w0, #0x1759                	// #5977
  441e48:	movk	w0, #0xd1b7, lsl #16
  441e4c:	umull	x0, w1, w0
  441e50:	lsr	x0, x0, #32
  441e54:	lsr	w1, w0, #13
  441e58:	mov	w0, #0x851f                	// #34079
  441e5c:	movk	w0, #0x51eb, lsl #16
  441e60:	umull	x0, w1, w0
  441e64:	lsr	x0, x0, #32
  441e68:	lsr	w0, w0, #5
  441e6c:	mov	w2, #0x64                  	// #100
  441e70:	mul	w0, w0, w2
  441e74:	sub	w0, w1, w0
  441e78:	cmp	w0, #0x0
  441e7c:	b.eq	441f90 <ferror@plt+0x40210>  // b.none
  441e80:	ldr	x0, [sp, #24]
  441e84:	ldr	x7, [x0, #8]
  441e88:	ldr	w1, [sp, #44]
  441e8c:	mov	w0, #0x3b89                	// #15241
  441e90:	movk	w0, #0x55e6, lsl #16
  441e94:	umull	x0, w1, w0
  441e98:	lsr	x0, x0, #32
  441e9c:	lsr	w8, w0, #25
  441ea0:	ldr	w1, [sp, #44]
  441ea4:	mov	w0, #0xde83                	// #56963
  441ea8:	movk	w0, #0x431b, lsl #16
  441eac:	umull	x0, w1, w0
  441eb0:	lsr	x0, x0, #32
  441eb4:	lsr	w0, w0, #18
  441eb8:	mov	w1, #0x851f                	// #34079
  441ebc:	movk	w1, #0x51eb, lsl #16
  441ec0:	umull	x1, w0, w1
  441ec4:	lsr	x1, x1, #32
  441ec8:	lsr	w1, w1, #5
  441ecc:	mov	w2, #0x64                  	// #100
  441ed0:	mul	w1, w1, w2
  441ed4:	sub	w1, w0, w1
  441ed8:	ldr	w2, [sp, #44]
  441edc:	mov	w0, #0x1759                	// #5977
  441ee0:	movk	w0, #0xd1b7, lsl #16
  441ee4:	umull	x0, w2, w0
  441ee8:	lsr	x0, x0, #32
  441eec:	lsr	w2, w0, #13
  441ef0:	mov	w0, #0x851f                	// #34079
  441ef4:	movk	w0, #0x51eb, lsl #16
  441ef8:	umull	x0, w2, w0
  441efc:	lsr	x0, x0, #32
  441f00:	lsr	w0, w0, #5
  441f04:	mov	w3, #0x64                  	// #100
  441f08:	mul	w0, w0, w3
  441f0c:	sub	w0, w2, w0
  441f10:	cmp	w0, #0x1a
  441f14:	b.ls	441f24 <ferror@plt+0x401a4>  // b.plast
  441f18:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441f1c:	add	x3, x0, #0x410
  441f20:	b	441f2c <ferror@plt+0x401ac>
  441f24:	adrp	x0, 474000 <warn@@Base+0x502c>
  441f28:	add	x3, x0, #0x9a0
  441f2c:	ldr	w2, [sp, #44]
  441f30:	mov	w0, #0x1759                	// #5977
  441f34:	movk	w0, #0xd1b7, lsl #16
  441f38:	umull	x0, w2, w0
  441f3c:	lsr	x0, x0, #32
  441f40:	lsr	w2, w0, #13
  441f44:	mov	w0, #0xec4f                	// #60495
  441f48:	movk	w0, #0x4ec4, lsl #16
  441f4c:	umull	x0, w2, w0
  441f50:	lsr	x0, x0, #32
  441f54:	lsr	w0, w0, #3
  441f58:	mov	w4, #0x1a                  	// #26
  441f5c:	mul	w0, w0, w4
  441f60:	sub	w0, w2, w0
  441f64:	add	w0, w0, #0x41
  441f68:	mov	w6, w0
  441f6c:	mov	x5, x3
  441f70:	mov	w4, w1
  441f74:	mov	w3, w8
  441f78:	ldr	w2, [sp, #44]
  441f7c:	mov	x1, x7
  441f80:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  441f84:	add	x0, x0, #0x418
  441f88:	bl	401cf0 <printf@plt>
  441f8c:	b	442040 <ferror@plt+0x402c0>
  441f90:	ldr	x0, [sp, #24]
  441f94:	ldr	x6, [x0, #8]
  441f98:	ldr	w1, [sp, #44]
  441f9c:	mov	w0, #0x3b89                	// #15241
  441fa0:	movk	w0, #0x55e6, lsl #16
  441fa4:	umull	x0, w1, w0
  441fa8:	lsr	x0, x0, #32
  441fac:	lsr	w7, w0, #25
  441fb0:	ldr	w1, [sp, #44]
  441fb4:	mov	w0, #0xde83                	// #56963
  441fb8:	movk	w0, #0x431b, lsl #16
  441fbc:	umull	x0, w1, w0
  441fc0:	lsr	x0, x0, #32
  441fc4:	lsr	w1, w0, #18
  441fc8:	mov	w0, #0x851f                	// #34079
  441fcc:	movk	w0, #0x51eb, lsl #16
  441fd0:	umull	x0, w1, w0
  441fd4:	lsr	x0, x0, #32
  441fd8:	lsr	w0, w0, #5
  441fdc:	mov	w2, #0x64                  	// #100
  441fe0:	mul	w0, w0, w2
  441fe4:	sub	w0, w1, w0
  441fe8:	ldr	w2, [sp, #44]
  441fec:	mov	w1, #0x851f                	// #34079
  441ff0:	movk	w1, #0x51eb, lsl #16
  441ff4:	umull	x1, w2, w1
  441ff8:	lsr	x1, x1, #32
  441ffc:	lsr	w2, w1, #5
  442000:	mov	w1, #0x851f                	// #34079
  442004:	movk	w1, #0x51eb, lsl #16
  442008:	umull	x1, w2, w1
  44200c:	lsr	x1, x1, #32
  442010:	lsr	w1, w1, #5
  442014:	mov	w3, #0x64                  	// #100
  442018:	mul	w1, w1, w3
  44201c:	sub	w1, w2, w1
  442020:	mov	w5, w1
  442024:	mov	w4, w0
  442028:	mov	w3, w7
  44202c:	ldr	w2, [sp, #44]
  442030:	mov	x1, x6
  442034:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442038:	add	x0, x0, #0x440
  44203c:	bl	401cf0 <printf@plt>
  442040:	mov	w0, #0x1                   	// #1
  442044:	b	442094 <ferror@plt+0x40314>
  442048:	ldr	x0, [sp, #24]
  44204c:	ldr	x1, [x0, #8]
  442050:	ldr	x0, [sp, #24]
  442054:	ldr	x0, [x0, #32]
  442058:	mov	x2, x0
  44205c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442060:	add	x0, x0, #0x468
  442064:	bl	401cf0 <printf@plt>
  442068:	mov	w0, #0x1                   	// #1
  44206c:	b	442094 <ferror@plt+0x40314>
  442070:	ldr	x0, [sp, #24]
  442074:	ldr	x1, [x0, #8]
  442078:	ldr	x0, [sp, #24]
  44207c:	ldr	x0, [x0, #16]
  442080:	mov	x2, x0
  442084:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442088:	add	x0, x0, #0x488
  44208c:	bl	401cf0 <printf@plt>
  442090:	mov	w0, #0x0                   	// #0
  442094:	ldp	x29, x30, [sp], #48
  442098:	ret
  44209c:	stp	x29, x30, [sp, #-32]!
  4420a0:	mov	x29, sp
  4420a4:	str	x0, [sp, #24]
  4420a8:	str	w1, [sp, #20]
  4420ac:	ldr	w0, [sp, #20]
  4420b0:	cmp	w0, #0x11
  4420b4:	b.eq	442240 <ferror@plt+0x404c0>  // b.none
  4420b8:	ldr	w0, [sp, #20]
  4420bc:	cmp	w0, #0x11
  4420c0:	b.hi	442250 <ferror@plt+0x404d0>  // b.pmore
  4420c4:	ldr	w0, [sp, #20]
  4420c8:	cmp	w0, #0x10
  4420cc:	b.eq	442230 <ferror@plt+0x404b0>  // b.none
  4420d0:	ldr	w0, [sp, #20]
  4420d4:	cmp	w0, #0x10
  4420d8:	b.hi	442250 <ferror@plt+0x404d0>  // b.pmore
  4420dc:	ldr	w0, [sp, #20]
  4420e0:	cmp	w0, #0xf
  4420e4:	b.eq	442220 <ferror@plt+0x404a0>  // b.none
  4420e8:	ldr	w0, [sp, #20]
  4420ec:	cmp	w0, #0xf
  4420f0:	b.hi	442250 <ferror@plt+0x404d0>  // b.pmore
  4420f4:	ldr	w0, [sp, #20]
  4420f8:	cmp	w0, #0xe
  4420fc:	b.eq	442210 <ferror@plt+0x40490>  // b.none
  442100:	ldr	w0, [sp, #20]
  442104:	cmp	w0, #0xe
  442108:	b.hi	442250 <ferror@plt+0x404d0>  // b.pmore
  44210c:	ldr	w0, [sp, #20]
  442110:	cmp	w0, #0xd
  442114:	b.eq	442200 <ferror@plt+0x40480>  // b.none
  442118:	ldr	w0, [sp, #20]
  44211c:	cmp	w0, #0xd
  442120:	b.hi	442250 <ferror@plt+0x404d0>  // b.pmore
  442124:	ldr	w0, [sp, #20]
  442128:	cmp	w0, #0xc
  44212c:	b.eq	4421f0 <ferror@plt+0x40470>  // b.none
  442130:	ldr	w0, [sp, #20]
  442134:	cmp	w0, #0xc
  442138:	b.hi	442250 <ferror@plt+0x404d0>  // b.pmore
  44213c:	ldr	w0, [sp, #20]
  442140:	cmp	w0, #0xb
  442144:	b.eq	4421e0 <ferror@plt+0x40460>  // b.none
  442148:	ldr	w0, [sp, #20]
  44214c:	cmp	w0, #0xb
  442150:	b.hi	442250 <ferror@plt+0x404d0>  // b.pmore
  442154:	ldr	w0, [sp, #20]
  442158:	cmp	w0, #0xa
  44215c:	b.eq	4421d0 <ferror@plt+0x40450>  // b.none
  442160:	ldr	w0, [sp, #20]
  442164:	cmp	w0, #0xa
  442168:	b.hi	442250 <ferror@plt+0x404d0>  // b.pmore
  44216c:	ldr	w0, [sp, #20]
  442170:	cmp	w0, #0x9
  442174:	b.eq	4421c0 <ferror@plt+0x40440>  // b.none
  442178:	ldr	w0, [sp, #20]
  44217c:	cmp	w0, #0x9
  442180:	b.hi	442250 <ferror@plt+0x404d0>  // b.pmore
  442184:	ldr	w0, [sp, #20]
  442188:	cmp	w0, #0x7
  44218c:	b.eq	4421a0 <ferror@plt+0x40420>  // b.none
  442190:	ldr	w0, [sp, #20]
  442194:	cmp	w0, #0x8
  442198:	b.eq	4421b0 <ferror@plt+0x40430>  // b.none
  44219c:	b	442250 <ferror@plt+0x404d0>
  4421a0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4421a4:	add	x0, x0, #0x4b8
  4421a8:	bl	401d40 <gettext@plt>
  4421ac:	b	44225c <ferror@plt+0x404dc>
  4421b0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4421b4:	add	x0, x0, #0x4d8
  4421b8:	bl	401d40 <gettext@plt>
  4421bc:	b	44225c <ferror@plt+0x404dc>
  4421c0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4421c4:	add	x0, x0, #0x4f8
  4421c8:	bl	401d40 <gettext@plt>
  4421cc:	b	44225c <ferror@plt+0x404dc>
  4421d0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4421d4:	add	x0, x0, #0x518
  4421d8:	bl	401d40 <gettext@plt>
  4421dc:	b	44225c <ferror@plt+0x404dc>
  4421e0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4421e4:	add	x0, x0, #0x538
  4421e8:	bl	401d40 <gettext@plt>
  4421ec:	b	44225c <ferror@plt+0x404dc>
  4421f0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4421f4:	add	x0, x0, #0x560
  4421f8:	bl	401d40 <gettext@plt>
  4421fc:	b	44225c <ferror@plt+0x404dc>
  442200:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442204:	add	x0, x0, #0x580
  442208:	bl	401d40 <gettext@plt>
  44220c:	b	44225c <ferror@plt+0x404dc>
  442210:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442214:	add	x0, x0, #0x5a8
  442218:	bl	401d40 <gettext@plt>
  44221c:	b	44225c <ferror@plt+0x404dc>
  442220:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442224:	add	x0, x0, #0x5d0
  442228:	bl	401d40 <gettext@plt>
  44222c:	b	44225c <ferror@plt+0x404dc>
  442230:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442234:	add	x0, x0, #0x5f8
  442238:	bl	401d40 <gettext@plt>
  44223c:	b	44225c <ferror@plt+0x404dc>
  442240:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442244:	add	x0, x0, #0x618
  442248:	bl	401d40 <gettext@plt>
  44224c:	b	44225c <ferror@plt+0x404dc>
  442250:	ldr	w1, [sp, #20]
  442254:	ldr	x0, [sp, #24]
  442258:	bl	43f65c <ferror@plt+0x3d8dc>
  44225c:	ldp	x29, x30, [sp], #32
  442260:	ret
  442264:	stp	x29, x30, [sp, #-32]!
  442268:	mov	x29, sp
  44226c:	str	x0, [sp, #24]
  442270:	str	w1, [sp, #20]
  442274:	ldr	w0, [sp, #20]
  442278:	cmp	w0, #0x1
  44227c:	b.ne	442290 <ferror@plt+0x40510>  // b.any
  442280:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442284:	add	x0, x0, #0x640
  442288:	bl	401d40 <gettext@plt>
  44228c:	b	442450 <ferror@plt+0x406d0>
  442290:	ldr	w0, [sp, #20]
  442294:	cmp	w0, #0x1f
  442298:	b.hi	4422cc <ferror@plt+0x4054c>  // b.pmore
  44229c:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4422a0:	add	x0, x0, #0xb30
  4422a4:	bl	401d40 <gettext@plt>
  4422a8:	ldr	w3, [sp, #20]
  4422ac:	mov	x2, x0
  4422b0:	mov	x1, #0x40                  	// #64
  4422b4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4422b8:	add	x0, x0, #0x808
  4422bc:	bl	401a20 <snprintf@plt>
  4422c0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4422c4:	add	x0, x0, #0x808
  4422c8:	b	442450 <ferror@plt+0x406d0>
  4422cc:	nop
  4422d0:	ldr	x0, [sp, #24]
  4422d4:	ldrh	w0, [x0, #82]
  4422d8:	cmp	w0, #0x2b
  4422dc:	b.gt	442330 <ferror@plt+0x405b0>
  4422e0:	cmp	w0, #0x2
  4422e4:	b.lt	4423e8 <ferror@plt+0x40668>  // b.tstop
  4422e8:	mov	w1, w0
  4422ec:	mov	x0, #0x1                   	// #1
  4422f0:	lsl	x0, x0, x1
  4422f4:	mov	w1, #0x40004               	// #262148
  4422f8:	movk	x1, #0xa00, lsl #32
  4422fc:	and	x1, x0, x1
  442300:	cmp	x1, #0x0
  442304:	cset	w1, ne  // ne = any
  442308:	and	w1, w1, #0xff
  44230c:	cmp	w1, #0x0
  442310:	b.ne	44233c <ferror@plt+0x405bc>  // b.any
  442314:	and	x0, x0, #0x40000000000
  442318:	cmp	x0, #0x0
  44231c:	cset	w0, ne  // ne = any
  442320:	and	w0, w0, #0xff
  442324:	cmp	w0, #0x0
  442328:	b.ne	44237c <ferror@plt+0x405fc>  // b.any
  44232c:	b	4423e8 <ferror@plt+0x40668>
  442330:	mov	w1, #0x9026                	// #36902
  442334:	cmp	w0, w1
  442338:	b.ne	4423e8 <ferror@plt+0x40668>  // b.any
  44233c:	ldr	w0, [sp, #20]
  442340:	cmp	w0, #0x20
  442344:	b.eq	442358 <ferror@plt+0x405d8>  // b.none
  442348:	ldr	w0, [sp, #20]
  44234c:	cmp	w0, #0x22
  442350:	b.eq	442368 <ferror@plt+0x405e8>  // b.none
  442354:	b	442378 <ferror@plt+0x405f8>
  442358:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44235c:	add	x0, x0, #0x660
  442360:	bl	401d40 <gettext@plt>
  442364:	b	442450 <ferror@plt+0x406d0>
  442368:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44236c:	add	x0, x0, #0x680
  442370:	bl	401d40 <gettext@plt>
  442374:	b	442450 <ferror@plt+0x406d0>
  442378:	b	442424 <ferror@plt+0x406a4>
  44237c:	ldr	w0, [sp, #20]
  442380:	cmp	w0, #0x25
  442384:	b.eq	4423d0 <ferror@plt+0x40650>  // b.none
  442388:	ldr	w0, [sp, #20]
  44238c:	cmp	w0, #0x25
  442390:	b.hi	4423e0 <ferror@plt+0x40660>  // b.pmore
  442394:	ldr	w0, [sp, #20]
  442398:	cmp	w0, #0x21
  44239c:	b.eq	4423b0 <ferror@plt+0x40630>  // b.none
  4423a0:	ldr	w0, [sp, #20]
  4423a4:	cmp	w0, #0x23
  4423a8:	b.eq	4423c0 <ferror@plt+0x40640>  // b.none
  4423ac:	b	4423e0 <ferror@plt+0x40660>
  4423b0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4423b4:	add	x0, x0, #0x6a0
  4423b8:	bl	401d40 <gettext@plt>
  4423bc:	b	442450 <ferror@plt+0x406d0>
  4423c0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4423c4:	add	x0, x0, #0x660
  4423c8:	bl	401d40 <gettext@plt>
  4423cc:	b	442450 <ferror@plt+0x406d0>
  4423d0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4423d4:	add	x0, x0, #0x680
  4423d8:	bl	401d40 <gettext@plt>
  4423dc:	b	442450 <ferror@plt+0x406d0>
  4423e0:	nop
  4423e4:	b	442424 <ferror@plt+0x406a4>
  4423e8:	ldr	w0, [sp, #20]
  4423ec:	cmp	w0, #0x21
  4423f0:	b.eq	442404 <ferror@plt+0x40684>  // b.none
  4423f4:	ldr	w0, [sp, #20]
  4423f8:	cmp	w0, #0x23
  4423fc:	b.eq	442414 <ferror@plt+0x40694>  // b.none
  442400:	b	442424 <ferror@plt+0x406a4>
  442404:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442408:	add	x0, x0, #0x660
  44240c:	bl	401d40 <gettext@plt>
  442410:	b	442450 <ferror@plt+0x406d0>
  442414:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442418:	add	x0, x0, #0x680
  44241c:	bl	401d40 <gettext@plt>
  442420:	b	442450 <ferror@plt+0x406d0>
  442424:	ldr	w0, [sp, #20]
  442428:	sub	w0, w0, #0x20
  44242c:	mov	w3, w0
  442430:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442434:	add	x2, x0, #0x6c8
  442438:	mov	x1, #0x40                  	// #64
  44243c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  442440:	add	x0, x0, #0x808
  442444:	bl	401a20 <snprintf@plt>
  442448:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44244c:	add	x0, x0, #0x808
  442450:	ldp	x29, x30, [sp], #32
  442454:	ret
  442458:	stp	x29, x30, [sp, #-32]!
  44245c:	mov	x29, sp
  442460:	str	w0, [sp, #28]
  442464:	ldr	w0, [sp, #28]
  442468:	cmp	w0, #0x3
  44246c:	b.ne	442480 <ferror@plt+0x40700>  // b.any
  442470:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442474:	add	x0, x0, #0x6d8
  442478:	bl	401d40 <gettext@plt>
  44247c:	b	4424b0 <ferror@plt+0x40730>
  442480:	nop
  442484:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  442488:	add	x0, x0, #0xb30
  44248c:	bl	401d40 <gettext@plt>
  442490:	ldr	w3, [sp, #28]
  442494:	mov	x2, x0
  442498:	mov	x1, #0x40                  	// #64
  44249c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4424a0:	add	x0, x0, #0x848
  4424a4:	bl	401a20 <snprintf@plt>
  4424a8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4424ac:	add	x0, x0, #0x848
  4424b0:	ldp	x29, x30, [sp], #32
  4424b4:	ret
  4424b8:	stp	x29, x30, [sp, #-128]!
  4424bc:	mov	x29, sp
  4424c0:	str	x0, [sp, #24]
  4424c4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4424c8:	add	x0, x0, #0x968
  4424cc:	ldr	w0, [x0]
  4424d0:	cmp	w0, #0x0
  4424d4:	b.eq	4424e0 <ferror@plt+0x40760>  // b.none
  4424d8:	mov	x0, #0x4                   	// #4
  4424dc:	b	4424e4 <ferror@plt+0x40764>
  4424e0:	mov	x0, #0x8                   	// #8
  4424e4:	str	x0, [sp, #120]
  4424e8:	ldr	x0, [sp, #24]
  4424ec:	ldr	x0, [x0, #32]
  4424f0:	str	x0, [sp, #112]
  4424f4:	ldr	x0, [sp, #24]
  4424f8:	ldr	x1, [x0, #32]
  4424fc:	ldr	x0, [sp, #24]
  442500:	ldr	x0, [x0, #8]
  442504:	add	x0, x1, x0
  442508:	str	x0, [sp, #104]
  44250c:	ldr	x0, [sp, #24]
  442510:	ldr	x2, [x0, #8]
  442514:	ldr	x1, [sp, #120]
  442518:	mov	x0, x1
  44251c:	lsl	x0, x0, #1
  442520:	add	x0, x0, x1
  442524:	cmp	x2, x0
  442528:	b.cc	442780 <ferror@plt+0x40a00>  // b.lo, b.ul, b.last
  44252c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  442530:	add	x0, x0, #0x580
  442534:	ldr	x2, [x0]
  442538:	ldr	x0, [sp, #120]
  44253c:	mov	w1, w0
  442540:	ldr	x0, [sp, #112]
  442544:	blr	x2
  442548:	str	x0, [sp, #96]
  44254c:	ldr	x1, [sp, #112]
  442550:	ldr	x0, [sp, #120]
  442554:	add	x0, x1, x0
  442558:	str	x0, [sp, #112]
  44255c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  442560:	add	x0, x0, #0x580
  442564:	ldr	x2, [x0]
  442568:	ldr	x0, [sp, #120]
  44256c:	mov	w1, w0
  442570:	ldr	x0, [sp, #112]
  442574:	blr	x2
  442578:	str	x0, [sp, #88]
  44257c:	ldr	x1, [sp, #112]
  442580:	ldr	x0, [sp, #120]
  442584:	add	x0, x1, x0
  442588:	str	x0, [sp, #112]
  44258c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  442590:	add	x0, x0, #0x580
  442594:	ldr	x2, [x0]
  442598:	ldr	x0, [sp, #120]
  44259c:	mov	w1, w0
  4425a0:	ldr	x0, [sp, #112]
  4425a4:	blr	x2
  4425a8:	str	x0, [sp, #80]
  4425ac:	ldr	x1, [sp, #112]
  4425b0:	ldr	x0, [sp, #120]
  4425b4:	add	x0, x1, x0
  4425b8:	str	x0, [sp, #112]
  4425bc:	ldr	x1, [sp, #112]
  4425c0:	ldr	x0, [sp, #104]
  4425c4:	cmp	x1, x0
  4425c8:	b.cs	442788 <ferror@plt+0x40a08>  // b.hs, b.nlast
  4425cc:	ldr	x1, [sp, #104]
  4425d0:	ldr	x0, [sp, #112]
  4425d4:	sub	x0, x1, x0
  4425d8:	str	x0, [sp, #72]
  4425dc:	ldr	x1, [sp, #72]
  4425e0:	ldr	x0, [sp, #112]
  4425e4:	bl	401980 <strnlen@plt>
  4425e8:	str	x0, [sp, #64]
  4425ec:	ldr	x1, [sp, #64]
  4425f0:	ldr	x0, [sp, #72]
  4425f4:	cmp	x1, x0
  4425f8:	b.cs	442790 <ferror@plt+0x40a10>  // b.hs, b.nlast
  4425fc:	ldr	x0, [sp, #112]
  442600:	str	x0, [sp, #56]
  442604:	ldr	x0, [sp, #64]
  442608:	add	x0, x0, #0x1
  44260c:	ldr	x1, [sp, #112]
  442610:	add	x0, x1, x0
  442614:	str	x0, [sp, #112]
  442618:	ldr	x1, [sp, #112]
  44261c:	ldr	x0, [sp, #104]
  442620:	cmp	x1, x0
  442624:	b.cs	442798 <ferror@plt+0x40a18>  // b.hs, b.nlast
  442628:	ldr	x1, [sp, #104]
  44262c:	ldr	x0, [sp, #112]
  442630:	sub	x0, x1, x0
  442634:	str	x0, [sp, #72]
  442638:	ldr	x1, [sp, #72]
  44263c:	ldr	x0, [sp, #112]
  442640:	bl	401980 <strnlen@plt>
  442644:	str	x0, [sp, #64]
  442648:	ldr	x1, [sp, #64]
  44264c:	ldr	x0, [sp, #72]
  442650:	cmp	x1, x0
  442654:	b.cs	4427a0 <ferror@plt+0x40a20>  // b.hs, b.nlast
  442658:	ldr	x0, [sp, #112]
  44265c:	str	x0, [sp, #48]
  442660:	ldr	x0, [sp, #64]
  442664:	add	x0, x0, #0x1
  442668:	ldr	x1, [sp, #112]
  44266c:	add	x0, x1, x0
  442670:	str	x0, [sp, #112]
  442674:	ldr	x1, [sp, #112]
  442678:	ldr	x0, [sp, #104]
  44267c:	cmp	x1, x0
  442680:	b.cs	4427a8 <ferror@plt+0x40a28>  // b.hs, b.nlast
  442684:	ldr	x1, [sp, #104]
  442688:	ldr	x0, [sp, #112]
  44268c:	sub	x0, x1, x0
  442690:	str	x0, [sp, #72]
  442694:	ldr	x1, [sp, #72]
  442698:	ldr	x0, [sp, #112]
  44269c:	bl	401980 <strnlen@plt>
  4426a0:	str	x0, [sp, #64]
  4426a4:	ldr	x1, [sp, #64]
  4426a8:	ldr	x0, [sp, #72]
  4426ac:	cmp	x1, x0
  4426b0:	b.cs	4427b0 <ferror@plt+0x40a30>  // b.hs, b.nlast
  4426b4:	ldr	x0, [sp, #112]
  4426b8:	str	x0, [sp, #40]
  4426bc:	ldr	x0, [sp, #64]
  4426c0:	add	x0, x0, #0x1
  4426c4:	ldr	x1, [sp, #112]
  4426c8:	add	x0, x1, x0
  4426cc:	str	x0, [sp, #112]
  4426d0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4426d4:	add	x0, x0, #0x708
  4426d8:	bl	401d40 <gettext@plt>
  4426dc:	ldr	x1, [sp, #56]
  4426e0:	bl	401cf0 <printf@plt>
  4426e4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4426e8:	add	x0, x0, #0x720
  4426ec:	bl	401d40 <gettext@plt>
  4426f0:	ldr	x1, [sp, #48]
  4426f4:	bl	401cf0 <printf@plt>
  4426f8:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4426fc:	add	x0, x0, #0x730
  442700:	bl	401d40 <gettext@plt>
  442704:	bl	401cf0 <printf@plt>
  442708:	mov	w1, #0x5                   	// #5
  44270c:	ldr	x0, [sp, #96]
  442710:	bl	40ea20 <ferror@plt+0xcca0>
  442714:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442718:	add	x0, x0, #0x740
  44271c:	bl	401d40 <gettext@plt>
  442720:	bl	401cf0 <printf@plt>
  442724:	mov	w1, #0x5                   	// #5
  442728:	ldr	x0, [sp, #88]
  44272c:	bl	40ea20 <ferror@plt+0xcca0>
  442730:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442734:	add	x0, x0, #0x750
  442738:	bl	401d40 <gettext@plt>
  44273c:	bl	401cf0 <printf@plt>
  442740:	mov	w1, #0x5                   	// #5
  442744:	ldr	x0, [sp, #80]
  442748:	bl	40ea20 <ferror@plt+0xcca0>
  44274c:	mov	w0, #0xa                   	// #10
  442750:	bl	401d20 <putchar@plt>
  442754:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442758:	add	x0, x0, #0x760
  44275c:	bl	401d40 <gettext@plt>
  442760:	ldr	x1, [sp, #40]
  442764:	bl	401cf0 <printf@plt>
  442768:	ldr	x1, [sp, #112]
  44276c:	ldr	x0, [sp, #104]
  442770:	cmp	x1, x0
  442774:	cset	w0, eq  // eq = none
  442778:	and	w0, w0, #0xff
  44277c:	b	4427d8 <ferror@plt+0x40a58>
  442780:	nop
  442784:	b	4427b4 <ferror@plt+0x40a34>
  442788:	nop
  44278c:	b	4427b4 <ferror@plt+0x40a34>
  442790:	nop
  442794:	b	4427b4 <ferror@plt+0x40a34>
  442798:	nop
  44279c:	b	4427b4 <ferror@plt+0x40a34>
  4427a0:	nop
  4427a4:	b	4427b4 <ferror@plt+0x40a34>
  4427a8:	nop
  4427ac:	b	4427b4 <ferror@plt+0x40a34>
  4427b0:	nop
  4427b4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4427b8:	add	x0, x0, #0x778
  4427bc:	bl	401d40 <gettext@plt>
  4427c0:	bl	401cf0 <printf@plt>
  4427c4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4427c8:	add	x0, x0, #0x7a0
  4427cc:	bl	401d40 <gettext@plt>
  4427d0:	bl	46eed4 <error@@Base>
  4427d4:	mov	w0, #0x0                   	// #0
  4427d8:	ldp	x29, x30, [sp], #128
  4427dc:	ret
  4427e0:	stp	x29, x30, [sp, #-32]!
  4427e4:	mov	x29, sp
  4427e8:	str	w0, [sp, #28]
  4427ec:	ldr	w0, [sp, #28]
  4427f0:	cmp	w0, #0x6c
  4427f4:	b.eq	4429ec <ferror@plt+0x40c6c>  // b.none
  4427f8:	ldr	w0, [sp, #28]
  4427fc:	cmp	w0, #0x6c
  442800:	b.hi	4429f8 <ferror@plt+0x40c78>  // b.pmore
  442804:	ldr	w0, [sp, #28]
  442808:	cmp	w0, #0x6b
  44280c:	b.eq	4429e0 <ferror@plt+0x40c60>  // b.none
  442810:	ldr	w0, [sp, #28]
  442814:	cmp	w0, #0x6b
  442818:	b.hi	4429f8 <ferror@plt+0x40c78>  // b.pmore
  44281c:	ldr	w0, [sp, #28]
  442820:	cmp	w0, #0x6a
  442824:	b.eq	4429d0 <ferror@plt+0x40c50>  // b.none
  442828:	ldr	w0, [sp, #28]
  44282c:	cmp	w0, #0x6a
  442830:	b.hi	4429f8 <ferror@plt+0x40c78>  // b.pmore
  442834:	ldr	w0, [sp, #28]
  442838:	cmp	w0, #0x69
  44283c:	b.eq	4429c0 <ferror@plt+0x40c40>  // b.none
  442840:	ldr	w0, [sp, #28]
  442844:	cmp	w0, #0x69
  442848:	b.hi	4429f8 <ferror@plt+0x40c78>  // b.pmore
  44284c:	ldr	w0, [sp, #28]
  442850:	cmp	w0, #0x68
  442854:	b.eq	4429b0 <ferror@plt+0x40c30>  // b.none
  442858:	ldr	w0, [sp, #28]
  44285c:	cmp	w0, #0x68
  442860:	b.hi	4429f8 <ferror@plt+0x40c78>  // b.pmore
  442864:	ldr	w0, [sp, #28]
  442868:	cmp	w0, #0x67
  44286c:	b.eq	4429a0 <ferror@plt+0x40c20>  // b.none
  442870:	ldr	w0, [sp, #28]
  442874:	cmp	w0, #0x67
  442878:	b.hi	4429f8 <ferror@plt+0x40c78>  // b.pmore
  44287c:	ldr	w0, [sp, #28]
  442880:	cmp	w0, #0x66
  442884:	b.eq	442990 <ferror@plt+0x40c10>  // b.none
  442888:	ldr	w0, [sp, #28]
  44288c:	cmp	w0, #0x66
  442890:	b.hi	4429f8 <ferror@plt+0x40c78>  // b.pmore
  442894:	ldr	w0, [sp, #28]
  442898:	cmp	w0, #0x65
  44289c:	b.eq	442984 <ferror@plt+0x40c04>  // b.none
  4428a0:	ldr	w0, [sp, #28]
  4428a4:	cmp	w0, #0x65
  4428a8:	b.hi	4429f8 <ferror@plt+0x40c78>  // b.pmore
  4428ac:	ldr	w0, [sp, #28]
  4428b0:	cmp	w0, #0x6
  4428b4:	b.eq	442974 <ferror@plt+0x40bf4>  // b.none
  4428b8:	ldr	w0, [sp, #28]
  4428bc:	cmp	w0, #0x6
  4428c0:	b.hi	4429f8 <ferror@plt+0x40c78>  // b.pmore
  4428c4:	ldr	w0, [sp, #28]
  4428c8:	cmp	w0, #0x5
  4428cc:	b.eq	442964 <ferror@plt+0x40be4>  // b.none
  4428d0:	ldr	w0, [sp, #28]
  4428d4:	cmp	w0, #0x5
  4428d8:	b.hi	4429f8 <ferror@plt+0x40c78>  // b.pmore
  4428dc:	ldr	w0, [sp, #28]
  4428e0:	cmp	w0, #0x4
  4428e4:	b.eq	442958 <ferror@plt+0x40bd8>  // b.none
  4428e8:	ldr	w0, [sp, #28]
  4428ec:	cmp	w0, #0x4
  4428f0:	b.hi	4429f8 <ferror@plt+0x40c78>  // b.pmore
  4428f4:	ldr	w0, [sp, #28]
  4428f8:	cmp	w0, #0x3
  4428fc:	b.eq	442948 <ferror@plt+0x40bc8>  // b.none
  442900:	ldr	w0, [sp, #28]
  442904:	cmp	w0, #0x3
  442908:	b.hi	4429f8 <ferror@plt+0x40c78>  // b.pmore
  44290c:	ldr	w0, [sp, #28]
  442910:	cmp	w0, #0x1
  442914:	b.eq	442928 <ferror@plt+0x40ba8>  // b.none
  442918:	ldr	w0, [sp, #28]
  44291c:	cmp	w0, #0x2
  442920:	b.eq	442938 <ferror@plt+0x40bb8>  // b.none
  442924:	b	4429f8 <ferror@plt+0x40c78>
  442928:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44292c:	add	x0, x0, #0x7d8
  442930:	bl	401d40 <gettext@plt>
  442934:	b	442a24 <ferror@plt+0x40ca4>
  442938:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44293c:	add	x0, x0, #0x7f8
  442940:	bl	401d40 <gettext@plt>
  442944:	b	442a24 <ferror@plt+0x40ca4>
  442948:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44294c:	add	x0, x0, #0x818
  442950:	bl	401d40 <gettext@plt>
  442954:	b	442a24 <ferror@plt+0x40ca4>
  442958:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44295c:	add	x0, x0, #0x838
  442960:	b	442a24 <ferror@plt+0x40ca4>
  442964:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442968:	add	x0, x0, #0x848
  44296c:	bl	401d40 <gettext@plt>
  442970:	b	442a24 <ferror@plt+0x40ca4>
  442974:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442978:	add	x0, x0, #0x868
  44297c:	bl	401d40 <gettext@plt>
  442980:	b	442a24 <ferror@plt+0x40ca4>
  442984:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442988:	add	x0, x0, #0x880
  44298c:	b	442a24 <ferror@plt+0x40ca4>
  442990:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442994:	add	x0, x0, #0x890
  442998:	bl	401d40 <gettext@plt>
  44299c:	b	442a24 <ferror@plt+0x40ca4>
  4429a0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4429a4:	add	x0, x0, #0x8b0
  4429a8:	bl	401d40 <gettext@plt>
  4429ac:	b	442a24 <ferror@plt+0x40ca4>
  4429b0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4429b4:	add	x0, x0, #0x8c8
  4429b8:	bl	401d40 <gettext@plt>
  4429bc:	b	442a24 <ferror@plt+0x40ca4>
  4429c0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4429c4:	add	x0, x0, #0x8e0
  4429c8:	bl	401d40 <gettext@plt>
  4429cc:	b	442a24 <ferror@plt+0x40ca4>
  4429d0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4429d4:	add	x0, x0, #0x900
  4429d8:	bl	401d40 <gettext@plt>
  4429dc:	b	442a24 <ferror@plt+0x40ca4>
  4429e0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4429e4:	add	x0, x0, #0x920
  4429e8:	b	442a24 <ferror@plt+0x40ca4>
  4429ec:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4429f0:	add	x0, x0, #0x930
  4429f4:	b	442a24 <ferror@plt+0x40ca4>
  4429f8:	adrp	x0, 49c000 <warn@@Base+0x2d02c>
  4429fc:	add	x0, x0, #0xb30
  442a00:	bl	401d40 <gettext@plt>
  442a04:	ldr	w3, [sp, #28]
  442a08:	mov	x2, x0
  442a0c:	mov	x1, #0x40                  	// #64
  442a10:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  442a14:	add	x0, x0, #0x888
  442a18:	bl	401a20 <snprintf@plt>
  442a1c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  442a20:	add	x0, x0, #0x888
  442a24:	ldp	x29, x30, [sp], #32
  442a28:	ret
  442a2c:	stp	x29, x30, [sp, #-64]!
  442a30:	mov	x29, sp
  442a34:	stp	x19, x20, [sp, #16]
  442a38:	str	x0, [sp, #40]
  442a3c:	ldr	x0, [sp, #40]
  442a40:	ldr	x0, [x0, #8]
  442a44:	str	w0, [sp, #60]
  442a48:	ldr	w0, [sp, #60]
  442a4c:	cmp	w0, #0x1
  442a50:	b.le	442f58 <ferror@plt+0x411d8>
  442a54:	ldrsw	x1, [sp, #60]
  442a58:	ldr	x0, [sp, #40]
  442a5c:	ldr	x0, [x0, #8]
  442a60:	cmp	x1, x0
  442a64:	b.ne	442f58 <ferror@plt+0x411d8>  // b.any
  442a68:	ldr	x0, [sp, #40]
  442a6c:	ldr	x0, [x0, #16]
  442a70:	cmp	x0, #0x6c
  442a74:	b.eq	442d00 <ferror@plt+0x40f80>  // b.none
  442a78:	cmp	x0, #0x6c
  442a7c:	b.hi	442f48 <ferror@plt+0x411c8>  // b.pmore
  442a80:	cmp	x0, #0x6b
  442a84:	b.eq	442d48 <ferror@plt+0x40fc8>  // b.none
  442a88:	cmp	x0, #0x6b
  442a8c:	b.hi	442f48 <ferror@plt+0x411c8>  // b.pmore
  442a90:	cmp	x0, #0x6a
  442a94:	b.eq	442ec4 <ferror@plt+0x41144>  // b.none
  442a98:	cmp	x0, #0x6a
  442a9c:	b.hi	442f48 <ferror@plt+0x411c8>  // b.pmore
  442aa0:	cmp	x0, #0x68
  442aa4:	b.eq	442f1c <ferror@plt+0x4119c>  // b.none
  442aa8:	cmp	x0, #0x68
  442aac:	b.hi	442f48 <ferror@plt+0x411c8>  // b.pmore
  442ab0:	cmp	x0, #0x67
  442ab4:	b.eq	442ef0 <ferror@plt+0x41170>  // b.none
  442ab8:	cmp	x0, #0x67
  442abc:	b.hi	442f48 <ferror@plt+0x411c8>  // b.pmore
  442ac0:	cmp	x0, #0x66
  442ac4:	b.eq	442e98 <ferror@plt+0x41118>  // b.none
  442ac8:	cmp	x0, #0x66
  442acc:	b.hi	442f48 <ferror@plt+0x411c8>  // b.pmore
  442ad0:	cmp	x0, #0x65
  442ad4:	b.eq	442cb8 <ferror@plt+0x40f38>  // b.none
  442ad8:	cmp	x0, #0x65
  442adc:	b.hi	442f48 <ferror@plt+0x411c8>  // b.pmore
  442ae0:	cmp	x0, #0x6
  442ae4:	b.eq	442c6c <ferror@plt+0x40eec>  // b.none
  442ae8:	cmp	x0, #0x6
  442aec:	b.hi	442f48 <ferror@plt+0x411c8>  // b.pmore
  442af0:	cmp	x0, #0x1
  442af4:	b.eq	442b04 <ferror@plt+0x40d84>  // b.none
  442af8:	cmp	x0, #0x2
  442afc:	b.eq	442c40 <ferror@plt+0x40ec0>  // b.none
  442b00:	b	442f48 <ferror@plt+0x411c8>
  442b04:	ldr	w0, [sp, #60]
  442b08:	cmp	w0, #0x24
  442b0c:	b.le	442f60 <ferror@plt+0x411e0>
  442b10:	ldr	x0, [sp, #40]
  442b14:	ldr	x0, [x0, #32]
  442b18:	add	x2, x0, #0x22
  442b1c:	ldr	w0, [sp, #60]
  442b20:	sub	w0, w0, #0x22
  442b24:	sxtw	x0, w0
  442b28:	mov	x1, x0
  442b2c:	mov	x0, x2
  442b30:	bl	401980 <strnlen@plt>
  442b34:	str	w0, [sp, #56]
  442b38:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442b3c:	add	x0, x0, #0x948
  442b40:	bl	401d40 <gettext@plt>
  442b44:	mov	x2, x0
  442b48:	ldr	x0, [sp, #40]
  442b4c:	ldr	x0, [x0, #32]
  442b50:	mov	x1, x0
  442b54:	mov	x0, x2
  442b58:	bl	401cf0 <printf@plt>
  442b5c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442b60:	add	x0, x0, #0x968
  442b64:	bl	401d40 <gettext@plt>
  442b68:	mov	x2, x0
  442b6c:	ldr	x0, [sp, #40]
  442b70:	ldr	x0, [x0, #32]
  442b74:	add	x0, x0, #0x11
  442b78:	mov	x1, x0
  442b7c:	mov	x0, x2
  442b80:	bl	401cf0 <printf@plt>
  442b84:	ldr	w0, [sp, #56]
  442b88:	add	w0, w0, #0x22
  442b8c:	ldr	w1, [sp, #60]
  442b90:	cmp	w1, w0
  442b94:	b.le	442c1c <ferror@plt+0x40e9c>
  442b98:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442b9c:	add	x0, x0, #0x988
  442ba0:	bl	401d40 <gettext@plt>
  442ba4:	mov	x2, x0
  442ba8:	ldr	x0, [sp, #40]
  442bac:	ldr	x0, [x0, #32]
  442bb0:	add	x0, x0, #0x22
  442bb4:	mov	x1, x0
  442bb8:	mov	x0, x2
  442bbc:	bl	401cf0 <printf@plt>
  442bc0:	ldr	w0, [sp, #56]
  442bc4:	add	w0, w0, #0x23
  442bc8:	ldr	w1, [sp, #60]
  442bcc:	cmp	w1, w0
  442bd0:	b.le	442c08 <ferror@plt+0x40e88>
  442bd4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442bd8:	add	x0, x0, #0x9a8
  442bdc:	bl	401d40 <gettext@plt>
  442be0:	mov	x2, x0
  442be4:	ldr	x0, [sp, #40]
  442be8:	ldr	x1, [x0, #32]
  442bec:	ldrsw	x0, [sp, #56]
  442bf0:	add	x0, x0, #0x23
  442bf4:	add	x0, x1, x0
  442bf8:	mov	x1, x0
  442bfc:	mov	x0, x2
  442c00:	bl	401cf0 <printf@plt>
  442c04:	b	442f50 <ferror@plt+0x411d0>
  442c08:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442c0c:	add	x0, x0, #0x9c8
  442c10:	bl	401d40 <gettext@plt>
  442c14:	bl	401cf0 <printf@plt>
  442c18:	b	442f50 <ferror@plt+0x411d0>
  442c1c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442c20:	add	x0, x0, #0x9e8
  442c24:	bl	401d40 <gettext@plt>
  442c28:	bl	401cf0 <printf@plt>
  442c2c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442c30:	add	x0, x0, #0x9c8
  442c34:	bl	401d40 <gettext@plt>
  442c38:	bl	401cf0 <printf@plt>
  442c3c:	b	442f50 <ferror@plt+0x411d0>
  442c40:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442c44:	add	x0, x0, #0xa08
  442c48:	bl	401d40 <gettext@plt>
  442c4c:	mov	x3, x0
  442c50:	ldr	x0, [sp, #40]
  442c54:	ldr	x0, [x0, #32]
  442c58:	mov	x2, x0
  442c5c:	ldr	w1, [sp, #60]
  442c60:	mov	x0, x3
  442c64:	bl	401cf0 <printf@plt>
  442c68:	b	442f50 <ferror@plt+0x411d0>
  442c6c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442c70:	add	x0, x0, #0xa20
  442c74:	bl	401d40 <gettext@plt>
  442c78:	bl	401cf0 <printf@plt>
  442c7c:	ldr	w0, [sp, #60]
  442c80:	cmp	w0, #0x7
  442c84:	b.le	442f68 <ferror@plt+0x411e8>
  442c88:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  442c8c:	add	x0, x0, #0x580
  442c90:	ldr	x2, [x0]
  442c94:	ldr	x0, [sp, #40]
  442c98:	ldr	x0, [x0, #32]
  442c9c:	mov	w1, #0x8                   	// #8
  442ca0:	blr	x2
  442ca4:	mov	x1, x0
  442ca8:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442cac:	add	x0, x0, #0xa40
  442cb0:	bl	401cf0 <printf@plt>
  442cb4:	b	442f50 <ferror@plt+0x411d0>
  442cb8:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442cbc:	add	x0, x0, #0xa50
  442cc0:	bl	401d40 <gettext@plt>
  442cc4:	bl	401cf0 <printf@plt>
  442cc8:	ldr	w0, [sp, #60]
  442ccc:	cmp	w0, #0x7
  442cd0:	b.le	442f70 <ferror@plt+0x411f0>
  442cd4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  442cd8:	add	x0, x0, #0x580
  442cdc:	ldr	x2, [x0]
  442ce0:	ldr	x0, [sp, #40]
  442ce4:	ldr	x0, [x0, #32]
  442ce8:	mov	w1, #0x8                   	// #8
  442cec:	blr	x2
  442cf0:	bl	42ac54 <ferror@plt+0x28ed4>
  442cf4:	mov	w0, #0xa                   	// #10
  442cf8:	bl	401d20 <putchar@plt>
  442cfc:	b	442f50 <ferror@plt+0x411d0>
  442d00:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442d04:	add	x0, x0, #0xa60
  442d08:	bl	401d40 <gettext@plt>
  442d0c:	bl	401cf0 <printf@plt>
  442d10:	ldr	w0, [sp, #60]
  442d14:	cmp	w0, #0x7
  442d18:	b.le	442f78 <ferror@plt+0x411f8>
  442d1c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  442d20:	add	x0, x0, #0x580
  442d24:	ldr	x2, [x0]
  442d28:	ldr	x0, [sp, #40]
  442d2c:	ldr	x0, [x0, #32]
  442d30:	mov	w1, #0x8                   	// #8
  442d34:	blr	x2
  442d38:	bl	42ac54 <ferror@plt+0x28ed4>
  442d3c:	mov	w0, #0xa                   	// #10
  442d40:	bl	401d20 <putchar@plt>
  442d44:	b	442f50 <ferror@plt+0x411d0>
  442d48:	ldr	w0, [sp, #60]
  442d4c:	cmp	w0, #0x21
  442d50:	b.le	442f80 <ferror@plt+0x41200>
  442d54:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442d58:	add	x0, x0, #0xa70
  442d5c:	bl	401d40 <gettext@plt>
  442d60:	mov	x19, x0
  442d64:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  442d68:	add	x0, x0, #0x580
  442d6c:	ldr	x2, [x0]
  442d70:	ldr	x0, [sp, #40]
  442d74:	ldr	x0, [x0, #32]
  442d78:	mov	w1, #0x4                   	// #4
  442d7c:	blr	x2
  442d80:	mov	w20, w0
  442d84:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  442d88:	add	x0, x0, #0x580
  442d8c:	ldr	x2, [x0]
  442d90:	ldr	x0, [sp, #40]
  442d94:	ldr	x0, [x0, #32]
  442d98:	add	x0, x0, #0x4
  442d9c:	mov	w1, #0x4                   	// #4
  442da0:	blr	x2
  442da4:	mov	w2, w0
  442da8:	mov	w1, w20
  442dac:	mov	x0, x19
  442db0:	bl	401cf0 <printf@plt>
  442db4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442db8:	add	x0, x0, #0xa90
  442dbc:	bl	401d40 <gettext@plt>
  442dc0:	bl	401cf0 <printf@plt>
  442dc4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  442dc8:	add	x0, x0, #0x580
  442dcc:	ldr	x2, [x0]
  442dd0:	ldr	x0, [sp, #40]
  442dd4:	ldr	x0, [x0, #32]
  442dd8:	add	x0, x0, #0x8
  442ddc:	mov	w1, #0x8                   	// #8
  442de0:	blr	x2
  442de4:	bl	42ac54 <ferror@plt+0x28ed4>
  442de8:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442dec:	add	x0, x0, #0xaa8
  442df0:	bl	401d40 <gettext@plt>
  442df4:	bl	401cf0 <printf@plt>
  442df8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  442dfc:	add	x0, x0, #0x580
  442e00:	ldr	x2, [x0]
  442e04:	ldr	x0, [sp, #40]
  442e08:	ldr	x0, [x0, #32]
  442e0c:	add	x0, x0, #0x10
  442e10:	mov	w1, #0x8                   	// #8
  442e14:	blr	x2
  442e18:	mov	x1, x0
  442e1c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442e20:	add	x0, x0, #0xa40
  442e24:	bl	401cf0 <printf@plt>
  442e28:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442e2c:	add	x0, x0, #0xac0
  442e30:	bl	401d40 <gettext@plt>
  442e34:	mov	x19, x0
  442e38:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  442e3c:	add	x0, x0, #0x580
  442e40:	ldr	x2, [x0]
  442e44:	ldr	x0, [sp, #40]
  442e48:	ldr	x0, [x0, #32]
  442e4c:	add	x0, x0, #0x18
  442e50:	mov	w1, #0x4                   	// #4
  442e54:	blr	x2
  442e58:	mov	w1, w0
  442e5c:	mov	x0, x19
  442e60:	bl	401cf0 <printf@plt>
  442e64:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442e68:	add	x0, x0, #0xae0
  442e6c:	bl	401d40 <gettext@plt>
  442e70:	mov	x3, x0
  442e74:	ldr	w0, [sp, #60]
  442e78:	sub	w1, w0, #0x20
  442e7c:	ldr	x0, [sp, #40]
  442e80:	ldr	x0, [x0, #32]
  442e84:	add	x0, x0, #0x20
  442e88:	mov	x2, x0
  442e8c:	mov	x0, x3
  442e90:	bl	401cf0 <printf@plt>
  442e94:	b	442f50 <ferror@plt+0x411d0>
  442e98:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442e9c:	add	x0, x0, #0xaf8
  442ea0:	bl	401d40 <gettext@plt>
  442ea4:	mov	x3, x0
  442ea8:	ldr	x0, [sp, #40]
  442eac:	ldr	x0, [x0, #32]
  442eb0:	mov	x2, x0
  442eb4:	ldr	w1, [sp, #60]
  442eb8:	mov	x0, x3
  442ebc:	bl	401cf0 <printf@plt>
  442ec0:	b	442f50 <ferror@plt+0x411d0>
  442ec4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442ec8:	add	x0, x0, #0xb10
  442ecc:	bl	401d40 <gettext@plt>
  442ed0:	mov	x3, x0
  442ed4:	ldr	x0, [sp, #40]
  442ed8:	ldr	x0, [x0, #32]
  442edc:	mov	x2, x0
  442ee0:	ldr	w1, [sp, #60]
  442ee4:	mov	x0, x3
  442ee8:	bl	401cf0 <printf@plt>
  442eec:	b	442f50 <ferror@plt+0x411d0>
  442ef0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442ef4:	add	x0, x0, #0xb38
  442ef8:	bl	401d40 <gettext@plt>
  442efc:	mov	x3, x0
  442f00:	ldr	x0, [sp, #40]
  442f04:	ldr	x0, [x0, #32]
  442f08:	mov	x2, x0
  442f0c:	ldr	w1, [sp, #60]
  442f10:	mov	x0, x3
  442f14:	bl	401cf0 <printf@plt>
  442f18:	b	442f50 <ferror@plt+0x411d0>
  442f1c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442f20:	add	x0, x0, #0xb50
  442f24:	bl	401d40 <gettext@plt>
  442f28:	mov	x3, x0
  442f2c:	ldr	x0, [sp, #40]
  442f30:	ldr	x0, [x0, #32]
  442f34:	mov	x2, x0
  442f38:	ldr	w1, [sp, #60]
  442f3c:	mov	x0, x3
  442f40:	bl	401cf0 <printf@plt>
  442f44:	b	442f50 <ferror@plt+0x411d0>
  442f48:	mov	w0, #0x0                   	// #0
  442f4c:	b	442fa8 <ferror@plt+0x41228>
  442f50:	mov	w0, #0x1                   	// #1
  442f54:	b	442fa8 <ferror@plt+0x41228>
  442f58:	nop
  442f5c:	b	442f84 <ferror@plt+0x41204>
  442f60:	nop
  442f64:	b	442f84 <ferror@plt+0x41204>
  442f68:	nop
  442f6c:	b	442f84 <ferror@plt+0x41204>
  442f70:	nop
  442f74:	b	442f84 <ferror@plt+0x41204>
  442f78:	nop
  442f7c:	b	442f84 <ferror@plt+0x41204>
  442f80:	nop
  442f84:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442f88:	add	x0, x0, #0xb68
  442f8c:	bl	401d40 <gettext@plt>
  442f90:	bl	401cf0 <printf@plt>
  442f94:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  442f98:	add	x0, x0, #0xb90
  442f9c:	bl	401d40 <gettext@plt>
  442fa0:	bl	46eed4 <error@@Base>
  442fa4:	mov	w0, #0x0                   	// #0
  442fa8:	ldp	x19, x20, [sp, #16]
  442fac:	ldp	x29, x30, [sp], #64
  442fb0:	ret
  442fb4:	stp	x29, x30, [sp, #-96]!
  442fb8:	mov	x29, sp
  442fbc:	stp	x19, x20, [sp, #16]
  442fc0:	str	x0, [sp, #56]
  442fc4:	str	x1, [sp, #48]
  442fc8:	str	w2, [sp, #44]
  442fcc:	str	x3, [sp, #32]
  442fd0:	str	xzr, [sp, #88]
  442fd4:	ldr	x0, [sp, #56]
  442fd8:	ldr	x0, [x0, #112]
  442fdc:	cmp	x0, #0x0
  442fe0:	b.eq	44318c <ferror@plt+0x4140c>  // b.none
  442fe4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  442fe8:	add	x0, x0, #0x8c8
  442fec:	ldr	x0, [x0]
  442ff0:	cmp	x0, #0x0
  442ff4:	b.eq	443010 <ferror@plt+0x41290>  // b.none
  442ff8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  442ffc:	add	x0, x0, #0x8c8
  443000:	ldr	x0, [x0]
  443004:	ldr	x1, [sp, #56]
  443008:	cmp	x1, x0
  44300c:	b.eq	44318c <ferror@plt+0x4140c>  // b.none
  443010:	ldr	x0, [sp, #56]
  443014:	ldr	x0, [x0, #112]
  443018:	str	x0, [sp, #72]
  44301c:	b	443148 <ferror@plt+0x413c8>
  443020:	ldr	x0, [sp, #72]
  443024:	ldr	w0, [x0, #4]
  443028:	cmp	w0, #0x2
  44302c:	b.ne	44313c <ferror@plt+0x413bc>  // b.any
  443030:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  443034:	add	x0, x0, #0x968
  443038:	ldr	w0, [x0]
  44303c:	cmp	w0, #0x0
  443040:	b.eq	44305c <ferror@plt+0x412dc>  // b.none
  443044:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443048:	add	x2, x0, #0x8d0
  44304c:	ldr	x1, [sp, #72]
  443050:	ldr	x0, [sp, #56]
  443054:	bl	41f104 <ferror@plt+0x1d384>
  443058:	b	443070 <ferror@plt+0x412f0>
  44305c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443060:	add	x2, x0, #0x8d0
  443064:	ldr	x1, [sp, #72]
  443068:	ldr	x0, [sp, #56]
  44306c:	bl	41f69c <ferror@plt+0x1d91c>
  443070:	adrp	x1, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  443074:	add	x1, x1, #0xe50
  443078:	str	x0, [x1]
  44307c:	ldr	x0, [sp, #72]
  443080:	ldr	w1, [x0, #40]
  443084:	ldr	x0, [sp, #56]
  443088:	ldr	w0, [x0, #100]
  44308c:	cmp	w1, w0
  443090:	b.cs	44313c <ferror@plt+0x413bc>  // b.hs, b.nlast
  443094:	ldr	x0, [sp, #56]
  443098:	ldr	x2, [x0, #112]
  44309c:	ldr	x0, [sp, #72]
  4430a0:	ldr	w0, [x0, #40]
  4430a4:	mov	w1, w0
  4430a8:	mov	x0, x1
  4430ac:	lsl	x0, x0, #2
  4430b0:	add	x0, x0, x1
  4430b4:	lsl	x0, x0, #4
  4430b8:	add	x0, x2, x0
  4430bc:	str	x0, [sp, #64]
  4430c0:	ldr	x0, [sp, #64]
  4430c4:	ldr	x0, [x0, #24]
  4430c8:	mov	x20, x0
  4430cc:	ldr	x0, [sp, #64]
  4430d0:	ldr	x19, [x0, #32]
  4430d4:	adrp	x0, 494000 <warn@@Base+0x2502c>
  4430d8:	add	x0, x0, #0xf08
  4430dc:	bl	401d40 <gettext@plt>
  4430e0:	mov	x5, x0
  4430e4:	mov	x4, x19
  4430e8:	mov	x3, #0x1                   	// #1
  4430ec:	mov	x2, x20
  4430f0:	ldr	x1, [sp, #56]
  4430f4:	mov	x0, #0x0                   	// #0
  4430f8:	bl	40e704 <ferror@plt+0xc984>
  4430fc:	mov	x1, x0
  443100:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443104:	add	x0, x0, #0x8d8
  443108:	str	x1, [x0]
  44310c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443110:	add	x0, x0, #0x8d8
  443114:	ldr	x0, [x0]
  443118:	cmp	x0, #0x0
  44311c:	b.eq	44312c <ferror@plt+0x413ac>  // b.none
  443120:	ldr	x0, [sp, #64]
  443124:	ldr	x0, [x0, #32]
  443128:	b	443130 <ferror@plt+0x413b0>
  44312c:	mov	x0, #0x0                   	// #0
  443130:	adrp	x1, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443134:	add	x1, x1, #0x8e0
  443138:	str	x0, [x1]
  44313c:	ldr	x0, [sp, #72]
  443140:	add	x0, x0, #0x50
  443144:	str	x0, [sp, #72]
  443148:	ldr	x0, [sp, #56]
  44314c:	ldr	x2, [x0, #112]
  443150:	ldr	x0, [sp, #56]
  443154:	ldr	w0, [x0, #100]
  443158:	mov	w1, w0
  44315c:	mov	x0, x1
  443160:	lsl	x0, x0, #2
  443164:	add	x0, x0, x1
  443168:	lsl	x0, x0, #4
  44316c:	add	x0, x2, x0
  443170:	ldr	x1, [sp, #72]
  443174:	cmp	x1, x0
  443178:	b.cc	443020 <ferror@plt+0x412a0>  // b.lo, b.ul, b.last
  44317c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443180:	add	x0, x0, #0x8c8
  443184:	ldr	x1, [sp, #56]
  443188:	str	x1, [x0]
  44318c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  443190:	add	x0, x0, #0xe50
  443194:	ldr	x0, [x0]
  443198:	cmp	x0, #0x0
  44319c:	b.eq	4431b4 <ferror@plt+0x41434>  // b.none
  4431a0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4431a4:	add	x0, x0, #0x8d8
  4431a8:	ldr	x0, [x0]
  4431ac:	cmp	x0, #0x0
  4431b0:	b.ne	4431bc <ferror@plt+0x4143c>  // b.any
  4431b4:	mov	x0, #0x0                   	// #0
  4431b8:	b	443454 <ferror@plt+0x416d4>
  4431bc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4431c0:	add	x0, x0, #0xe50
  4431c4:	ldr	x0, [x0]
  4431c8:	str	x0, [sp, #80]
  4431cc:	b	4433ec <ferror@plt+0x4166c>
  4431d0:	ldr	x0, [sp, #80]
  4431d4:	ldr	x0, [x0]
  4431d8:	ldr	x1, [sp, #48]
  4431dc:	cmp	x1, x0
  4431e0:	b.ne	4433e0 <ferror@plt+0x41660>  // b.any
  4431e4:	ldr	x0, [sp, #80]
  4431e8:	ldr	x1, [x0, #16]
  4431ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4431f0:	add	x0, x0, #0x8e0
  4431f4:	ldr	x0, [x0]
  4431f8:	cmp	x1, x0
  4431fc:	b.cs	44339c <ferror@plt+0x4161c>  // b.hs, b.nlast
  443200:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443204:	add	x0, x0, #0x8d8
  443208:	ldr	x1, [x0]
  44320c:	ldr	x0, [sp, #80]
  443210:	ldr	x0, [x0, #16]
  443214:	add	x0, x1, x0
  443218:	ldrb	w0, [x0]
  44321c:	cmp	w0, #0x0
  443220:	b.eq	4433a4 <ferror@plt+0x41624>  // b.none
  443224:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443228:	add	x0, x0, #0x8d8
  44322c:	ldr	x1, [x0]
  443230:	ldr	x0, [sp, #80]
  443234:	ldr	x0, [x0, #16]
  443238:	add	x0, x1, x0
  44323c:	ldrb	w0, [x0]
  443240:	cmp	w0, #0x24
  443244:	b.ne	443298 <ferror@plt+0x41518>  // b.any
  443248:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44324c:	add	x0, x0, #0x8d8
  443250:	ldr	x1, [x0]
  443254:	ldr	x0, [sp, #80]
  443258:	ldr	x0, [x0, #16]
  44325c:	add	x0, x0, #0x1
  443260:	add	x0, x1, x0
  443264:	ldrb	w0, [x0]
  443268:	cmp	w0, #0x0
  44326c:	b.eq	443298 <ferror@plt+0x41518>  // b.none
  443270:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443274:	add	x0, x0, #0x8d8
  443278:	ldr	x1, [x0]
  44327c:	ldr	x0, [sp, #80]
  443280:	ldr	x0, [x0, #16]
  443284:	add	x0, x0, #0x2
  443288:	add	x0, x1, x0
  44328c:	ldrb	w0, [x0]
  443290:	cmp	w0, #0x0
  443294:	b.eq	4433ac <ferror@plt+0x4162c>  // b.none
  443298:	ldr	w0, [sp, #44]
  44329c:	cmp	w0, #0x0
  4432a0:	b.eq	44337c <ferror@plt+0x415fc>  // b.none
  4432a4:	ldr	x0, [sp, #80]
  4432a8:	ldrb	w0, [x0, #24]
  4432ac:	and	w0, w0, #0xf
  4432b0:	cmp	w0, #0x4
  4432b4:	b.eq	4432d4 <ferror@plt+0x41554>  // b.none
  4432b8:	cmp	w0, #0x4
  4432bc:	b.gt	443314 <ferror@plt+0x41594>
  4432c0:	cmp	w0, #0x1
  4432c4:	b.eq	4432d4 <ferror@plt+0x41554>  // b.none
  4432c8:	cmp	w0, #0x2
  4432cc:	b.eq	4433b4 <ferror@plt+0x41634>  // b.none
  4432d0:	b	443314 <ferror@plt+0x41594>
  4432d4:	ldr	x0, [sp, #80]
  4432d8:	str	x0, [sp, #88]
  4432dc:	ldr	x0, [sp, #80]
  4432e0:	ldr	x0, [x0, #8]
  4432e4:	cmp	x0, #0x0
  4432e8:	b.eq	4433bc <ferror@plt+0x4163c>  // b.none
  4432ec:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4432f0:	add	x0, x0, #0xe50
  4432f4:	ldr	x1, [x0]
  4432f8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4432fc:	add	x0, x0, #0x8d0
  443300:	ldr	x0, [x0]
  443304:	lsl	x0, x0, #5
  443308:	add	x0, x1, x0
  44330c:	str	x0, [sp, #80]
  443310:	b	4433bc <ferror@plt+0x4163c>
  443314:	nop
  443318:	ldr	x0, [sp, #80]
  44331c:	ldrb	w0, [x0, #24]
  443320:	lsr	w0, w0, #4
  443324:	and	w0, w0, #0xff
  443328:	cmp	w0, #0x0
  44332c:	b.eq	443364 <ferror@plt+0x415e4>  // b.none
  443330:	cmp	w0, #0x1
  443334:	b.ne	4433c4 <ferror@plt+0x41644>  // b.any
  443338:	ldr	x0, [sp, #88]
  44333c:	cmp	x0, #0x0
  443340:	b.eq	443358 <ferror@plt+0x415d8>  // b.none
  443344:	ldr	x0, [sp, #88]
  443348:	ldrb	w0, [x0, #24]
  44334c:	and	w0, w0, #0xf
  443350:	cmp	w0, #0x1
  443354:	b.eq	4433cc <ferror@plt+0x4164c>  // b.none
  443358:	ldr	x0, [sp, #80]
  44335c:	str	x0, [sp, #88]
  443360:	b	4433cc <ferror@plt+0x4164c>
  443364:	ldr	x0, [sp, #88]
  443368:	cmp	x0, #0x0
  44336c:	b.ne	4433d4 <ferror@plt+0x41654>  // b.any
  443370:	ldr	x0, [sp, #80]
  443374:	str	x0, [sp, #88]
  443378:	b	4433d4 <ferror@plt+0x41654>
  44337c:	ldr	x0, [sp, #80]
  443380:	ldrb	w0, [x0, #24]
  443384:	and	w0, w0, #0xf
  443388:	cmp	w0, #0x2
  44338c:	b.ne	4433dc <ferror@plt+0x4165c>  // b.any
  443390:	ldr	x0, [sp, #80]
  443394:	str	x0, [sp, #88]
  443398:	b	443418 <ferror@plt+0x41698>
  44339c:	nop
  4433a0:	b	4433e0 <ferror@plt+0x41660>
  4433a4:	nop
  4433a8:	b	4433e0 <ferror@plt+0x41660>
  4433ac:	nop
  4433b0:	b	4433e0 <ferror@plt+0x41660>
  4433b4:	nop
  4433b8:	b	4433e0 <ferror@plt+0x41660>
  4433bc:	nop
  4433c0:	b	4433e0 <ferror@plt+0x41660>
  4433c4:	nop
  4433c8:	b	4433e0 <ferror@plt+0x41660>
  4433cc:	nop
  4433d0:	b	4433e0 <ferror@plt+0x41660>
  4433d4:	nop
  4433d8:	b	4433e0 <ferror@plt+0x41660>
  4433dc:	nop
  4433e0:	ldr	x0, [sp, #80]
  4433e4:	add	x0, x0, #0x20
  4433e8:	str	x0, [sp, #80]
  4433ec:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4433f0:	add	x0, x0, #0xe50
  4433f4:	ldr	x1, [x0]
  4433f8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4433fc:	add	x0, x0, #0x8d0
  443400:	ldr	x0, [x0]
  443404:	lsl	x0, x0, #5
  443408:	add	x0, x1, x0
  44340c:	ldr	x1, [sp, #80]
  443410:	cmp	x1, x0
  443414:	b.cc	4431d0 <ferror@plt+0x41450>  // b.lo, b.ul, b.last
  443418:	ldr	x0, [sp, #88]
  44341c:	cmp	x0, #0x0
  443420:	b.eq	443450 <ferror@plt+0x416d0>  // b.none
  443424:	ldr	x0, [sp, #32]
  443428:	cmp	x0, #0x0
  44342c:	b.eq	443450 <ferror@plt+0x416d0>  // b.none
  443430:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443434:	add	x0, x0, #0x8d8
  443438:	ldr	x1, [x0]
  44343c:	ldr	x0, [sp, #88]
  443440:	ldr	x0, [x0, #16]
  443444:	add	x1, x1, x0
  443448:	ldr	x0, [sp, #32]
  44344c:	str	x1, [x0]
  443450:	ldr	x0, [sp, #88]
  443454:	ldp	x19, x20, [sp, #16]
  443458:	ldp	x29, x30, [sp], #96
  44345c:	ret
  443460:	stp	x29, x30, [sp, #-64]!
  443464:	mov	x29, sp
  443468:	str	x0, [sp, #40]
  44346c:	str	x1, [sp, #32]
  443470:	str	x2, [sp, #24]
  443474:	ldr	x1, [sp, #32]
  443478:	ldr	x0, [sp, #40]
  44347c:	bl	40f238 <ferror@plt+0xd4b8>
  443480:	str	x0, [sp, #56]
  443484:	ldr	x1, [sp, #24]
  443488:	ldr	x0, [sp, #40]
  44348c:	bl	40f238 <ferror@plt+0xd4b8>
  443490:	str	x0, [sp, #48]
  443494:	ldr	x1, [sp, #56]
  443498:	ldr	x0, [sp, #48]
  44349c:	cmp	x1, x0
  4434a0:	b.ne	4434b8 <ferror@plt+0x41738>  // b.any
  4434a4:	ldr	x0, [sp, #56]
  4434a8:	cmp	x0, #0x0
  4434ac:	b.eq	4434b8 <ferror@plt+0x41738>  // b.none
  4434b0:	mov	w0, #0x1                   	// #1
  4434b4:	b	4434bc <ferror@plt+0x4173c>
  4434b8:	mov	w0, #0x0                   	// #0
  4434bc:	ldp	x29, x30, [sp], #64
  4434c0:	ret
  4434c4:	stp	x29, x30, [sp, #-80]!
  4434c8:	mov	x29, sp
  4434cc:	str	x0, [sp, #24]
  4434d0:	str	x1, [sp, #16]
  4434d4:	ldr	x0, [sp, #24]
  4434d8:	ldr	x0, [x0, #16]
  4434dc:	cmp	x0, #0x100
  4434e0:	cset	w0, eq  // eq = none
  4434e4:	and	w0, w0, #0xff
  4434e8:	str	w0, [sp, #52]
  4434ec:	ldr	x0, [sp, #24]
  4434f0:	ldr	x0, [x0, #8]
  4434f4:	cmp	x0, #0x10
  4434f8:	b.eq	4436ec <ferror@plt+0x4196c>  // b.none
  4434fc:	cmp	x0, #0x10
  443500:	b.hi	443734 <ferror@plt+0x419b4>  // b.pmore
  443504:	cmp	x0, #0x8
  443508:	b.eq	443668 <ferror@plt+0x418e8>  // b.none
  44350c:	cmp	x0, #0x8
  443510:	b.hi	443734 <ferror@plt+0x419b4>  // b.pmore
  443514:	cmp	x0, #0x0
  443518:	b.eq	443528 <ferror@plt+0x417a8>  // b.none
  44351c:	cmp	x0, #0x4
  443520:	b.eq	443640 <ferror@plt+0x418c0>  // b.none
  443524:	b	443734 <ferror@plt+0x419b4>
  443528:	ldr	w0, [sp, #52]
  44352c:	cmp	w0, #0x0
  443530:	b.eq	4435b8 <ferror@plt+0x41838>  // b.none
  443534:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443538:	add	x0, x0, #0x8e8
  44353c:	ldr	x1, [x0]
  443540:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443544:	add	x0, x0, #0x8f0
  443548:	ldr	x0, [x0]
  44354c:	cmp	x1, x0
  443550:	b.ls	44358c <ferror@plt+0x4180c>  // b.plast
  443554:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443558:	add	x0, x0, #0xbc0
  44355c:	bl	401d40 <gettext@plt>
  443560:	mov	x3, x0
  443564:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443568:	add	x0, x0, #0x8f0
  44356c:	ldr	x1, [x0]
  443570:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443574:	add	x0, x0, #0x8e8
  443578:	ldr	x0, [x0]
  44357c:	mov	x2, x0
  443580:	mov	x0, x3
  443584:	bl	401cf0 <printf@plt>
  443588:	b	443638 <ferror@plt+0x418b8>
  44358c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443590:	add	x0, x0, #0xbf0
  443594:	bl	401d40 <gettext@plt>
  443598:	mov	x2, x0
  44359c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4435a0:	add	x0, x0, #0x8f0
  4435a4:	ldr	x0, [x0]
  4435a8:	mov	x1, x0
  4435ac:	mov	x0, x2
  4435b0:	bl	401cf0 <printf@plt>
  4435b4:	b	443638 <ferror@plt+0x418b8>
  4435b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4435bc:	add	x0, x0, #0x8f8
  4435c0:	ldr	x1, [x0]
  4435c4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4435c8:	add	x0, x0, #0x900
  4435cc:	ldr	x0, [x0]
  4435d0:	cmp	x1, x0
  4435d4:	b.ls	443610 <ferror@plt+0x41890>  // b.plast
  4435d8:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4435dc:	add	x0, x0, #0xbc0
  4435e0:	bl	401d40 <gettext@plt>
  4435e4:	mov	x3, x0
  4435e8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4435ec:	add	x0, x0, #0x900
  4435f0:	ldr	x1, [x0]
  4435f4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4435f8:	add	x0, x0, #0x8f8
  4435fc:	ldr	x0, [x0]
  443600:	mov	x2, x0
  443604:	mov	x0, x3
  443608:	bl	401cf0 <printf@plt>
  44360c:	b	443638 <ferror@plt+0x418b8>
  443610:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443614:	add	x0, x0, #0xbf0
  443618:	bl	401d40 <gettext@plt>
  44361c:	mov	x2, x0
  443620:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443624:	add	x0, x0, #0x900
  443628:	ldr	x0, [x0]
  44362c:	mov	x1, x0
  443630:	mov	x0, x2
  443634:	bl	401cf0 <printf@plt>
  443638:	mov	w0, #0x1                   	// #1
  44363c:	b	4439ac <ferror@plt+0x41c2c>
  443640:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  443644:	add	x0, x0, #0x580
  443648:	ldr	x2, [x0]
  44364c:	ldr	x0, [sp, #24]
  443650:	ldr	x0, [x0, #32]
  443654:	mov	w1, #0x4                   	// #4
  443658:	blr	x2
  44365c:	str	x0, [sp, #64]
  443660:	str	xzr, [sp, #56]
  443664:	b	443770 <ferror@plt+0x419f0>
  443668:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  44366c:	add	x0, x0, #0x968
  443670:	ldr	w0, [x0]
  443674:	cmp	w0, #0x0
  443678:	b.eq	4436c4 <ferror@plt+0x41944>  // b.none
  44367c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  443680:	add	x0, x0, #0x580
  443684:	ldr	x2, [x0]
  443688:	ldr	x0, [sp, #24]
  44368c:	ldr	x0, [x0, #32]
  443690:	mov	w1, #0x4                   	// #4
  443694:	blr	x2
  443698:	str	x0, [sp, #64]
  44369c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4436a0:	add	x0, x0, #0x580
  4436a4:	ldr	x2, [x0]
  4436a8:	ldr	x0, [sp, #24]
  4436ac:	ldr	x0, [x0, #32]
  4436b0:	add	x0, x0, #0x4
  4436b4:	mov	w1, #0x4                   	// #4
  4436b8:	blr	x2
  4436bc:	str	x0, [sp, #56]
  4436c0:	b	443770 <ferror@plt+0x419f0>
  4436c4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4436c8:	add	x0, x0, #0x580
  4436cc:	ldr	x2, [x0]
  4436d0:	ldr	x0, [sp, #24]
  4436d4:	ldr	x0, [x0, #32]
  4436d8:	mov	w1, #0x8                   	// #8
  4436dc:	blr	x2
  4436e0:	str	x0, [sp, #64]
  4436e4:	str	xzr, [sp, #56]
  4436e8:	b	443770 <ferror@plt+0x419f0>
  4436ec:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4436f0:	add	x0, x0, #0x580
  4436f4:	ldr	x2, [x0]
  4436f8:	ldr	x0, [sp, #24]
  4436fc:	ldr	x0, [x0, #32]
  443700:	mov	w1, #0x8                   	// #8
  443704:	blr	x2
  443708:	str	x0, [sp, #64]
  44370c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  443710:	add	x0, x0, #0x580
  443714:	ldr	x2, [x0]
  443718:	ldr	x0, [sp, #24]
  44371c:	ldr	x0, [x0, #32]
  443720:	add	x0, x0, #0x8
  443724:	mov	w1, #0x8                   	// #8
  443728:	blr	x2
  44372c:	str	x0, [sp, #56]
  443730:	b	443770 <ferror@plt+0x419f0>
  443734:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443738:	add	x0, x0, #0xc18
  44373c:	bl	401d40 <gettext@plt>
  443740:	mov	x2, x0
  443744:	ldr	x0, [sp, #24]
  443748:	ldr	x0, [x0, #8]
  44374c:	mov	x1, x0
  443750:	mov	x0, x2
  443754:	bl	46eed4 <error@@Base>
  443758:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44375c:	add	x0, x0, #0xc40
  443760:	bl	401d40 <gettext@plt>
  443764:	bl	401cf0 <printf@plt>
  443768:	mov	w0, #0x0                   	// #0
  44376c:	b	4439ac <ferror@plt+0x41c2c>
  443770:	str	xzr, [sp, #40]
  443774:	add	x0, sp, #0x28
  443778:	mov	x3, x0
  44377c:	ldr	w2, [sp, #52]
  443780:	ldr	x1, [sp, #64]
  443784:	ldr	x0, [sp, #16]
  443788:	bl	442fb4 <ferror@plt+0x41234>
  44378c:	str	x0, [sp, #72]
  443790:	ldr	x0, [sp, #72]
  443794:	cmp	x0, #0x0
  443798:	b.ne	4437cc <ferror@plt+0x41a4c>  // b.any
  44379c:	ldr	w0, [sp, #52]
  4437a0:	cmp	w0, #0x0
  4437a4:	b.eq	4437cc <ferror@plt+0x41a4c>  // b.none
  4437a8:	ldr	x0, [sp, #64]
  4437ac:	add	x0, x0, #0x2
  4437b0:	add	x1, sp, #0x28
  4437b4:	mov	x3, x1
  4437b8:	ldr	w2, [sp, #52]
  4437bc:	mov	x1, x0
  4437c0:	ldr	x0, [sp, #16]
  4437c4:	bl	442fb4 <ferror@plt+0x41234>
  4437c8:	str	x0, [sp, #72]
  4437cc:	ldr	x0, [sp, #56]
  4437d0:	cmp	x0, #0x0
  4437d4:	b.ne	443808 <ferror@plt+0x41a88>  // b.any
  4437d8:	ldr	x0, [sp, #72]
  4437dc:	cmp	x0, #0x0
  4437e0:	b.eq	443808 <ferror@plt+0x41a88>  // b.none
  4437e4:	ldr	x0, [sp, #72]
  4437e8:	ldr	x0, [x0, #8]
  4437ec:	cmp	x0, #0x0
  4437f0:	b.eq	443808 <ferror@plt+0x41a88>  // b.none
  4437f4:	ldr	x0, [sp, #72]
  4437f8:	ldr	x0, [x0, #8]
  4437fc:	ldr	x1, [sp, #64]
  443800:	add	x0, x1, x0
  443804:	str	x0, [sp, #56]
  443808:	ldr	w0, [sp, #52]
  44380c:	cmp	w0, #0x0
  443810:	b.eq	443914 <ferror@plt+0x41b94>  // b.none
  443814:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443818:	add	x0, x0, #0x8e8
  44381c:	ldr	x0, [x0]
  443820:	cmp	x0, #0x0
  443824:	b.eq	4438bc <ferror@plt+0x41b3c>  // b.none
  443828:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44382c:	add	x0, x0, #0x8e8
  443830:	ldr	x0, [x0]
  443834:	cmn	x0, #0x10
  443838:	b.hi	443854 <ferror@plt+0x41ad4>  // b.pmore
  44383c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443840:	add	x0, x0, #0x8e8
  443844:	ldr	x0, [x0]
  443848:	add	x0, x0, #0xf
  44384c:	and	x0, x0, #0xfffffffffffffff0
  443850:	b	443858 <ferror@plt+0x41ad8>
  443854:	mov	x0, #0xffffffffffffffff    	// #-1
  443858:	ldr	x1, [sp, #64]
  44385c:	cmp	x0, x1
  443860:	b.cs	4438bc <ferror@plt+0x41b3c>  // b.hs, b.nlast
  443864:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443868:	add	x0, x0, #0x8e8
  44386c:	ldr	x0, [x0]
  443870:	mov	x2, x0
  443874:	ldr	x1, [sp, #64]
  443878:	ldr	x0, [sp, #16]
  44387c:	bl	443460 <ferror@plt+0x416e0>
  443880:	cmp	w0, #0x0
  443884:	b.eq	4438bc <ferror@plt+0x41b3c>  // b.none
  443888:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44388c:	add	x0, x0, #0xc58
  443890:	bl	401d40 <gettext@plt>
  443894:	mov	x3, x0
  443898:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44389c:	add	x0, x0, #0x8e8
  4438a0:	ldr	x0, [x0]
  4438a4:	add	x1, x0, #0x1
  4438a8:	ldr	x0, [sp, #64]
  4438ac:	sub	x0, x0, #0x1
  4438b0:	mov	x2, x0
  4438b4:	mov	x0, x3
  4438b8:	bl	46efd4 <warn@@Base>
  4438bc:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4438c0:	add	x0, x0, #0xc88
  4438c4:	bl	401d40 <gettext@plt>
  4438c8:	ldr	x1, [sp, #64]
  4438cc:	bl	401cf0 <printf@plt>
  4438d0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4438d4:	add	x0, x0, #0x8f0
  4438d8:	ldr	x1, [sp, #64]
  4438dc:	str	x1, [x0]
  4438e0:	ldr	x0, [sp, #56]
  4438e4:	cmp	x0, #0x0
  4438e8:	b.eq	443968 <ferror@plt+0x41be8>  // b.none
  4438ec:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4438f0:	add	x0, x0, #0xca8
  4438f4:	bl	401d40 <gettext@plt>
  4438f8:	ldr	x1, [sp, #56]
  4438fc:	bl	401cf0 <printf@plt>
  443900:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443904:	add	x0, x0, #0x8e8
  443908:	ldr	x1, [sp, #56]
  44390c:	str	x1, [x0]
  443910:	b	443968 <ferror@plt+0x41be8>
  443914:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443918:	add	x0, x0, #0xc88
  44391c:	bl	401d40 <gettext@plt>
  443920:	ldr	x1, [sp, #64]
  443924:	bl	401cf0 <printf@plt>
  443928:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44392c:	add	x0, x0, #0x900
  443930:	ldr	x1, [sp, #64]
  443934:	str	x1, [x0]
  443938:	ldr	x0, [sp, #56]
  44393c:	cmp	x0, #0x0
  443940:	b.eq	443968 <ferror@plt+0x41be8>  // b.none
  443944:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443948:	add	x0, x0, #0xca8
  44394c:	bl	401d40 <gettext@plt>
  443950:	ldr	x1, [sp, #56]
  443954:	bl	401cf0 <printf@plt>
  443958:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44395c:	add	x0, x0, #0x8f8
  443960:	ldr	x1, [sp, #56]
  443964:	str	x1, [x0]
  443968:	ldr	x0, [sp, #72]
  44396c:	cmp	x0, #0x0
  443970:	b.eq	4439a0 <ferror@plt+0x41c20>  // b.none
  443974:	ldr	x0, [sp, #40]
  443978:	cmp	x0, #0x0
  44397c:	b.eq	4439a0 <ferror@plt+0x41c20>  // b.none
  443980:	adrp	x0, 48d000 <warn@@Base+0x1e02c>
  443984:	add	x0, x0, #0x748
  443988:	bl	401d40 <gettext@plt>
  44398c:	mov	x2, x0
  443990:	ldr	x0, [sp, #40]
  443994:	mov	x1, x0
  443998:	mov	x0, x2
  44399c:	bl	401cf0 <printf@plt>
  4439a0:	mov	w0, #0xa                   	// #10
  4439a4:	bl	401d20 <putchar@plt>
  4439a8:	mov	w0, #0x1                   	// #1
  4439ac:	ldp	x29, x30, [sp], #80
  4439b0:	ret
  4439b4:	stp	x29, x30, [sp, #-112]!
  4439b8:	mov	x29, sp
  4439bc:	str	x0, [sp, #24]
  4439c0:	ldr	x0, [sp, #24]
  4439c4:	ldr	x0, [x0, #24]
  4439c8:	str	x0, [sp, #96]
  4439cc:	ldr	x0, [sp, #96]
  4439d0:	cmp	x0, #0x0
  4439d4:	b.eq	4439e8 <ferror@plt+0x41c68>  // b.none
  4439d8:	ldr	x0, [sp, #24]
  4439dc:	ldr	x0, [x0]
  4439e0:	cmp	x0, #0x1
  4439e4:	b.hi	443a2c <ferror@plt+0x41cac>  // b.pmore
  4439e8:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4439ec:	add	x0, x0, #0xcb8
  4439f0:	bl	401d40 <gettext@plt>
  4439f4:	mov	x2, x0
  4439f8:	ldr	x0, [sp, #24]
  4439fc:	ldr	x0, [x0]
  443a00:	mov	x1, x0
  443a04:	mov	x0, x2
  443a08:	bl	46eed4 <error@@Base>
  443a0c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443a10:	add	x0, x0, #0xcf8
  443a14:	bl	401d40 <gettext@plt>
  443a18:	mov	x1, x0
  443a1c:	mov	w0, #0xffffffec            	// #-20
  443a20:	bl	40ebc4 <ferror@plt+0xce44>
  443a24:	mov	w0, #0x0                   	// #0
  443a28:	b	44439c <ferror@plt+0x4261c>
  443a2c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  443a30:	add	x0, x0, #0x548
  443a34:	ldr	w0, [x0]
  443a38:	cmp	w0, #0x0
  443a3c:	b.eq	443a4c <ferror@plt+0x41ccc>  // b.none
  443a40:	mov	w0, #0x1c                  	// #28
  443a44:	str	w0, [sp, #84]
  443a48:	b	443a54 <ferror@plt+0x41cd4>
  443a4c:	mov	w0, #0x14                  	// #20
  443a50:	str	w0, [sp, #84]
  443a54:	ldr	x0, [sp, #96]
  443a58:	ldrb	w0, [x0]
  443a5c:	cmp	w0, #0x47
  443a60:	b.ne	443af0 <ferror@plt+0x41d70>  // b.any
  443a64:	ldr	x0, [sp, #96]
  443a68:	add	x0, x0, #0x1
  443a6c:	ldrb	w0, [x0]
  443a70:	cmp	w0, #0x41
  443a74:	b.ne	443af0 <ferror@plt+0x41d70>  // b.any
  443a78:	ldr	x0, [sp, #24]
  443a7c:	ldr	x0, [x0]
  443a80:	cmp	x0, #0x3
  443a84:	b.hi	443acc <ferror@plt+0x41d4c>  // b.pmore
  443a88:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443a8c:	add	x0, x0, #0xcb8
  443a90:	bl	401d40 <gettext@plt>
  443a94:	mov	x2, x0
  443a98:	ldr	x0, [sp, #24]
  443a9c:	ldr	x0, [x0]
  443aa0:	mov	x1, x0
  443aa4:	mov	x0, x2
  443aa8:	bl	46eed4 <error@@Base>
  443aac:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443ab0:	add	x0, x0, #0xcf8
  443ab4:	bl	401d40 <gettext@plt>
  443ab8:	mov	x1, x0
  443abc:	mov	w0, #0xffffffec            	// #-20
  443ac0:	bl	40ebc4 <ferror@plt+0xce44>
  443ac4:	mov	w0, #0x0                   	// #0
  443ac8:	b	44439c <ferror@plt+0x4261c>
  443acc:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443ad0:	add	x0, x0, #0xd10
  443ad4:	bl	401cf0 <printf@plt>
  443ad8:	ldr	x0, [sp, #96]
  443adc:	add	x0, x0, #0x2
  443ae0:	str	x0, [sp, #96]
  443ae4:	ldr	w0, [sp, #84]
  443ae8:	sub	w0, w0, #0x2
  443aec:	str	w0, [sp, #84]
  443af0:	ldr	x0, [sp, #96]
  443af4:	ldrb	w0, [x0]
  443af8:	strb	w0, [sp, #47]
  443afc:	ldrb	w0, [sp, #47]
  443b00:	cmp	w0, #0x2b
  443b04:	cset	w1, hi  // hi = pmore
  443b08:	and	w1, w1, #0xff
  443b0c:	cmp	w1, #0x0
  443b10:	b.ne	443b80 <ferror@plt+0x41e00>  // b.any
  443b14:	mov	x1, #0x1                   	// #1
  443b18:	lsl	x1, x1, x0
  443b1c:	mov	x0, #0xc1200000000         	// #13271448944640
  443b20:	and	x0, x1, x0
  443b24:	cmp	x0, #0x0
  443b28:	cset	w0, ne  // ne = any
  443b2c:	and	w0, w0, #0xff
  443b30:	cmp	w0, #0x0
  443b34:	b.eq	443b80 <ferror@plt+0x41e00>  // b.none
  443b38:	ldr	x0, [sp, #96]
  443b3c:	ldrb	w0, [x0]
  443b40:	bl	401d20 <putchar@plt>
  443b44:	ldr	w0, [sp, #84]
  443b48:	sub	w0, w0, #0x1
  443b4c:	str	w0, [sp, #84]
  443b50:	nop
  443b54:	ldr	x0, [sp, #96]
  443b58:	add	x0, x0, #0x1
  443b5c:	str	x0, [sp, #96]
  443b60:	str	xzr, [sp, #88]
  443b64:	ldr	x0, [sp, #96]
  443b68:	ldrb	w0, [x0]
  443b6c:	strb	w0, [sp, #46]
  443b70:	ldrb	w0, [sp, #46]
  443b74:	cmp	w0, #0x8
  443b78:	b.eq	443d60 <ferror@plt+0x41fe0>  // b.none
  443b7c:	b	443bc0 <ferror@plt+0x41e40>
  443b80:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443b84:	add	x0, x0, #0xd18
  443b88:	bl	401d40 <gettext@plt>
  443b8c:	mov	x2, x0
  443b90:	ldrb	w0, [sp, #47]
  443b94:	mov	w1, w0
  443b98:	mov	x0, x2
  443b9c:	bl	46eed4 <error@@Base>
  443ba0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443ba4:	add	x0, x0, #0xd48
  443ba8:	bl	401d40 <gettext@plt>
  443bac:	mov	x1, x0
  443bb0:	mov	w0, #0xffffffec            	// #-20
  443bb4:	bl	40ebc4 <ferror@plt+0xce44>
  443bb8:	mov	w0, #0x0                   	// #0
  443bbc:	b	44439c <ferror@plt+0x4261c>
  443bc0:	cmp	w0, #0x8
  443bc4:	b.gt	443d8c <ferror@plt+0x4200c>
  443bc8:	cmp	w0, #0x7
  443bcc:	b.eq	443d34 <ferror@plt+0x41fb4>  // b.none
  443bd0:	cmp	w0, #0x7
  443bd4:	b.gt	443d8c <ferror@plt+0x4200c>
  443bd8:	cmp	w0, #0x6
  443bdc:	b.eq	443d08 <ferror@plt+0x41f88>  // b.none
  443be0:	cmp	w0, #0x6
  443be4:	b.gt	443d8c <ferror@plt+0x4200c>
  443be8:	cmp	w0, #0x5
  443bec:	b.eq	443cdc <ferror@plt+0x41f5c>  // b.none
  443bf0:	cmp	w0, #0x5
  443bf4:	b.gt	443d8c <ferror@plt+0x4200c>
  443bf8:	cmp	w0, #0x4
  443bfc:	b.eq	443cb0 <ferror@plt+0x41f30>  // b.none
  443c00:	cmp	w0, #0x4
  443c04:	b.gt	443d8c <ferror@plt+0x4200c>
  443c08:	cmp	w0, #0x3
  443c0c:	b.eq	443c84 <ferror@plt+0x41f04>  // b.none
  443c10:	cmp	w0, #0x3
  443c14:	b.gt	443d8c <ferror@plt+0x4200c>
  443c18:	cmp	w0, #0x1
  443c1c:	b.eq	443c2c <ferror@plt+0x41eac>  // b.none
  443c20:	cmp	w0, #0x2
  443c24:	b.eq	443c58 <ferror@plt+0x41ed8>  // b.none
  443c28:	b	443d8c <ferror@plt+0x4200c>
  443c2c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443c30:	add	x0, x0, #0xd60
  443c34:	bl	401d40 <gettext@plt>
  443c38:	str	x0, [sp, #88]
  443c3c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  443c40:	add	x0, x0, #0x10
  443c44:	str	x0, [sp, #104]
  443c48:	ldr	x0, [sp, #96]
  443c4c:	add	x0, x0, #0x1
  443c50:	str	x0, [sp, #96]
  443c54:	b	443ebc <ferror@plt+0x4213c>
  443c58:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443c5c:	add	x0, x0, #0xd70
  443c60:	bl	401d40 <gettext@plt>
  443c64:	str	x0, [sp, #88]
  443c68:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443c6c:	add	x0, x0, #0xd80
  443c70:	str	x0, [sp, #104]
  443c74:	ldr	x0, [sp, #96]
  443c78:	add	x0, x0, #0x1
  443c7c:	str	x0, [sp, #96]
  443c80:	b	443ebc <ferror@plt+0x4213c>
  443c84:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443c88:	add	x0, x0, #0xd88
  443c8c:	bl	401d40 <gettext@plt>
  443c90:	str	x0, [sp, #88]
  443c94:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  443c98:	add	x0, x0, #0x18
  443c9c:	str	x0, [sp, #104]
  443ca0:	ldr	x0, [sp, #96]
  443ca4:	add	x0, x0, #0x1
  443ca8:	str	x0, [sp, #96]
  443cac:	b	443ebc <ferror@plt+0x4213c>
  443cb0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443cb4:	add	x0, x0, #0xd90
  443cb8:	bl	401d40 <gettext@plt>
  443cbc:	str	x0, [sp, #88]
  443cc0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  443cc4:	add	x0, x0, #0x20
  443cc8:	str	x0, [sp, #104]
  443ccc:	ldr	x0, [sp, #96]
  443cd0:	add	x0, x0, #0x1
  443cd4:	str	x0, [sp, #96]
  443cd8:	b	443ebc <ferror@plt+0x4213c>
  443cdc:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443ce0:	add	x0, x0, #0xda0
  443ce4:	bl	401d40 <gettext@plt>
  443ce8:	str	x0, [sp, #88]
  443cec:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  443cf0:	add	x0, x0, #0x10
  443cf4:	str	x0, [sp, #104]
  443cf8:	ldr	x0, [sp, #96]
  443cfc:	add	x0, x0, #0x1
  443d00:	str	x0, [sp, #96]
  443d04:	b	443ebc <ferror@plt+0x4213c>
  443d08:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443d0c:	add	x0, x0, #0xda8
  443d10:	bl	401d40 <gettext@plt>
  443d14:	str	x0, [sp, #88]
  443d18:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443d1c:	add	x0, x0, #0xdb0
  443d20:	str	x0, [sp, #104]
  443d24:	ldr	x0, [sp, #96]
  443d28:	add	x0, x0, #0x1
  443d2c:	str	x0, [sp, #96]
  443d30:	b	443ebc <ferror@plt+0x4213c>
  443d34:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443d38:	add	x0, x0, #0xdb8
  443d3c:	bl	401d40 <gettext@plt>
  443d40:	str	x0, [sp, #88]
  443d44:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  443d48:	add	x0, x0, #0x20
  443d4c:	str	x0, [sp, #104]
  443d50:	ldr	x0, [sp, #96]
  443d54:	add	x0, x0, #0x1
  443d58:	str	x0, [sp, #96]
  443d5c:	b	443ebc <ferror@plt+0x4213c>
  443d60:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443d64:	add	x0, x0, #0xdc0
  443d68:	bl	401d40 <gettext@plt>
  443d6c:	str	x0, [sp, #88]
  443d70:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  443d74:	add	x0, x0, #0x18
  443d78:	str	x0, [sp, #104]
  443d7c:	ldr	x0, [sp, #96]
  443d80:	add	x0, x0, #0x1
  443d84:	str	x0, [sp, #96]
  443d88:	b	443ebc <ferror@plt+0x4213c>
  443d8c:	ldr	x0, [sp, #96]
  443d90:	ldrb	w0, [x0]
  443d94:	mov	w1, w0
  443d98:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  443d9c:	add	x0, x0, #0x758
  443da0:	sxtw	x1, w1
  443da4:	ldrh	w0, [x0, x1, lsl #1]
  443da8:	and	w0, w0, #0x10
  443dac:	cmp	w0, #0x0
  443db0:	b.eq	443e48 <ferror@plt+0x420c8>  // b.none
  443db4:	ldr	x0, [sp, #24]
  443db8:	ldr	x0, [x0]
  443dbc:	ldr	x1, [sp, #24]
  443dc0:	ldr	x1, [x1, #24]
  443dc4:	ldr	x2, [sp, #96]
  443dc8:	sub	x1, x2, x1
  443dcc:	sub	x0, x0, x1
  443dd0:	mov	x1, x0
  443dd4:	ldr	x0, [sp, #96]
  443dd8:	bl	401980 <strnlen@plt>
  443ddc:	add	w0, w0, #0x1
  443de0:	str	w0, [sp, #80]
  443de4:	ldr	w1, [sp, #80]
  443de8:	ldr	w0, [sp, #84]
  443dec:	cmp	w1, w0
  443df0:	b.le	443e10 <ferror@plt+0x42090>
  443df4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  443df8:	add	x0, x0, #0x548
  443dfc:	ldr	w0, [x0]
  443e00:	cmp	w0, #0x0
  443e04:	b.ne	443e10 <ferror@plt+0x42090>  // b.any
  443e08:	ldr	w0, [sp, #84]
  443e0c:	str	w0, [sp, #80]
  443e10:	ldr	x2, [sp, #96]
  443e14:	ldr	w1, [sp, #80]
  443e18:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443e1c:	add	x0, x0, #0xdd0
  443e20:	bl	401cf0 <printf@plt>
  443e24:	ldr	w1, [sp, #84]
  443e28:	ldr	w0, [sp, #80]
  443e2c:	sub	w0, w1, w0
  443e30:	str	w0, [sp, #84]
  443e34:	ldrsw	x0, [sp, #80]
  443e38:	ldr	x1, [sp, #96]
  443e3c:	add	x0, x1, x0
  443e40:	str	x0, [sp, #96]
  443e44:	b	443eac <ferror@plt+0x4212c>
  443e48:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443e4c:	add	x0, x0, #0xdd8
  443e50:	bl	401d40 <gettext@plt>
  443e54:	mov	x2, x0
  443e58:	ldr	x0, [sp, #96]
  443e5c:	ldrb	w0, [x0]
  443e60:	mov	w1, w0
  443e64:	mov	x0, x2
  443e68:	bl	46eed4 <error@@Base>
  443e6c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443e70:	add	x0, x0, #0xe00
  443e74:	bl	401d40 <gettext@plt>
  443e78:	mov	x1, x0
  443e7c:	ldr	x0, [sp, #96]
  443e80:	ldrb	w0, [x0]
  443e84:	mov	w2, w0
  443e88:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443e8c:	add	x0, x0, #0x908
  443e90:	bl	4019c0 <sprintf@plt>
  443e94:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  443e98:	add	x0, x0, #0x908
  443e9c:	str	x0, [sp, #88]
  443ea0:	ldr	x0, [sp, #96]
  443ea4:	add	x0, x0, #0x1
  443ea8:	str	x0, [sp, #96]
  443eac:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443eb0:	add	x0, x0, #0xe10
  443eb4:	str	x0, [sp, #104]
  443eb8:	nop
  443ebc:	ldr	x0, [sp, #88]
  443ec0:	cmp	x0, #0x0
  443ec4:	b.eq	443ee8 <ferror@plt+0x42168>  // b.none
  443ec8:	ldr	x1, [sp, #88]
  443ecc:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443ed0:	add	x0, x0, #0xe18
  443ed4:	bl	401cf0 <printf@plt>
  443ed8:	mov	w1, w0
  443edc:	ldr	w0, [sp, #84]
  443ee0:	sub	w0, w0, w1
  443ee4:	str	w0, [sp, #84]
  443ee8:	ldrb	w0, [sp, #47]
  443eec:	mov	w1, w0
  443ef0:	ldr	x0, [sp, #104]
  443ef4:	bl	401c40 <strchr@plt>
  443ef8:	cmp	x0, #0x0
  443efc:	b.ne	443f20 <ferror@plt+0x421a0>  // b.any
  443f00:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443f04:	add	x0, x0, #0xe20
  443f08:	bl	401d40 <gettext@plt>
  443f0c:	mov	x2, x0
  443f10:	ldrb	w0, [sp, #47]
  443f14:	mov	w1, w0
  443f18:	mov	x0, x2
  443f1c:	bl	46efd4 <warn@@Base>
  443f20:	ldr	x0, [sp, #24]
  443f24:	ldr	x0, [x0, #24]
  443f28:	ldr	x1, [sp, #96]
  443f2c:	sub	x0, x1, x0
  443f30:	mov	x1, x0
  443f34:	ldr	x0, [sp, #24]
  443f38:	ldr	x0, [x0]
  443f3c:	cmp	x1, x0
  443f40:	b.ls	443f84 <ferror@plt+0x42204>  // b.plast
  443f44:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  443f48:	add	x0, x0, #0xe50
  443f4c:	bl	401d40 <gettext@plt>
  443f50:	mov	x4, x0
  443f54:	ldr	x0, [sp, #24]
  443f58:	ldr	x3, [x0]
  443f5c:	ldr	x0, [sp, #24]
  443f60:	ldr	x0, [x0, #24]
  443f64:	ldr	x1, [sp, #96]
  443f68:	sub	x0, x1, x0
  443f6c:	mov	x2, x0
  443f70:	mov	x1, x3
  443f74:	mov	x0, x4
  443f78:	bl	46eed4 <error@@Base>
  443f7c:	mov	w0, #0x0                   	// #0
  443f80:	b	44439c <ferror@plt+0x4261c>
  443f84:	ldr	w0, [sp, #84]
  443f88:	cmp	w0, #0x0
  443f8c:	b.gt	443fac <ferror@plt+0x4222c>
  443f90:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  443f94:	add	x0, x0, #0x548
  443f98:	ldr	w0, [x0]
  443f9c:	cmp	w0, #0x0
  443fa0:	b.ne	443fac <ferror@plt+0x4222c>  // b.any
  443fa4:	mov	w0, #0x1                   	// #1
  443fa8:	b	44439c <ferror@plt+0x4261c>
  443fac:	ldrb	w0, [sp, #47]
  443fb0:	cmp	w0, #0x2b
  443fb4:	b.eq	444308 <ferror@plt+0x42588>  // b.none
  443fb8:	cmp	w0, #0x2b
  443fbc:	b.gt	444360 <ferror@plt+0x425e0>
  443fc0:	cmp	w0, #0x2a
  443fc4:	b.eq	443fe4 <ferror@plt+0x42264>  // b.none
  443fc8:	cmp	w0, #0x2a
  443fcc:	b.gt	444360 <ferror@plt+0x425e0>
  443fd0:	cmp	w0, #0x21
  443fd4:	b.eq	444334 <ferror@plt+0x425b4>  // b.none
  443fd8:	cmp	w0, #0x24
  443fdc:	b.eq	4442e4 <ferror@plt+0x42564>  // b.none
  443fe0:	b	444360 <ferror@plt+0x425e0>
  443fe4:	str	xzr, [sp, #64]
  443fe8:	str	wzr, [sp, #60]
  443fec:	str	xzr, [sp, #48]
  443ff0:	ldr	x0, [sp, #24]
  443ff4:	ldr	x0, [x0]
  443ff8:	mov	w2, w0
  443ffc:	ldr	x0, [sp, #24]
  444000:	ldr	x0, [x0, #24]
  444004:	ldr	x1, [sp, #96]
  444008:	sub	x0, x1, x0
  44400c:	sub	w0, w2, w0
  444010:	str	w0, [sp, #76]
  444014:	ldr	w0, [sp, #76]
  444018:	cmp	w0, #0x0
  44401c:	b.eq	44402c <ferror@plt+0x422ac>  // b.none
  444020:	ldr	w0, [sp, #76]
  444024:	sub	w0, w0, #0x1
  444028:	str	w0, [sp, #76]
  44402c:	ldr	w0, [sp, #76]
  444030:	cmp	w0, #0x8
  444034:	b.ls	444094 <ferror@plt+0x42314>  // b.plast
  444038:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44403c:	add	x0, x0, #0xe90
  444040:	bl	401d40 <gettext@plt>
  444044:	ldr	w1, [sp, #76]
  444048:	bl	46eed4 <error@@Base>
  44404c:	mov	w0, #0x8                   	// #8
  444050:	str	w0, [sp, #76]
  444054:	b	444094 <ferror@plt+0x42314>
  444058:	ldr	x0, [sp, #96]
  44405c:	add	x1, x0, #0x1
  444060:	str	x1, [sp, #96]
  444064:	ldrb	w0, [x0]
  444068:	and	x0, x0, #0xff
  44406c:	str	x0, [sp, #32]
  444070:	ldr	w0, [sp, #60]
  444074:	ldr	x1, [sp, #32]
  444078:	lsl	x0, x1, x0
  44407c:	ldr	x1, [sp, #64]
  444080:	orr	x0, x1, x0
  444084:	str	x0, [sp, #64]
  444088:	ldr	w0, [sp, #60]
  44408c:	add	w0, w0, #0x8
  444090:	str	w0, [sp, #60]
  444094:	ldr	w0, [sp, #76]
  444098:	sub	w1, w0, #0x1
  44409c:	str	w1, [sp, #76]
  4440a0:	cmp	w0, #0x0
  4440a4:	b.ne	444058 <ferror@plt+0x422d8>  // b.any
  4440a8:	ldrb	w0, [sp, #46]
  4440ac:	cmp	w0, #0x2
  4440b0:	b.eq	444178 <ferror@plt+0x423f8>  // b.none
  4440b4:	cmp	w0, #0x7
  4440b8:	b.ne	444234 <ferror@plt+0x424b4>  // b.any
  4440bc:	ldr	x0, [sp, #64]
  4440c0:	cmp	x0, #0x4
  4440c4:	b.eq	444160 <ferror@plt+0x423e0>  // b.none
  4440c8:	ldr	x0, [sp, #64]
  4440cc:	cmp	x0, #0x4
  4440d0:	b.hi	444170 <ferror@plt+0x423f0>  // b.pmore
  4440d4:	ldr	x0, [sp, #64]
  4440d8:	cmp	x0, #0x3
  4440dc:	b.eq	444150 <ferror@plt+0x423d0>  // b.none
  4440e0:	ldr	x0, [sp, #64]
  4440e4:	cmp	x0, #0x3
  4440e8:	b.hi	444170 <ferror@plt+0x423f0>  // b.pmore
  4440ec:	ldr	x0, [sp, #64]
  4440f0:	cmp	x0, #0x2
  4440f4:	b.eq	444140 <ferror@plt+0x423c0>  // b.none
  4440f8:	ldr	x0, [sp, #64]
  4440fc:	cmp	x0, #0x2
  444100:	b.hi	444170 <ferror@plt+0x423f0>  // b.pmore
  444104:	ldr	x0, [sp, #64]
  444108:	cmp	x0, #0x0
  44410c:	b.eq	444120 <ferror@plt+0x423a0>  // b.none
  444110:	ldr	x0, [sp, #64]
  444114:	cmp	x0, #0x1
  444118:	b.eq	444130 <ferror@plt+0x423b0>  // b.none
  44411c:	b	444170 <ferror@plt+0x423f0>
  444120:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444124:	add	x0, x0, #0xed0
  444128:	str	x0, [sp, #48]
  44412c:	b	444174 <ferror@plt+0x423f4>
  444130:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444134:	add	x0, x0, #0xed8
  444138:	str	x0, [sp, #48]
  44413c:	b	444174 <ferror@plt+0x423f4>
  444140:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444144:	add	x0, x0, #0xee0
  444148:	str	x0, [sp, #48]
  44414c:	b	444174 <ferror@plt+0x423f4>
  444150:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444154:	add	x0, x0, #0xee8
  444158:	str	x0, [sp, #48]
  44415c:	b	444174 <ferror@plt+0x423f4>
  444160:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444164:	add	x0, x0, #0xef0
  444168:	str	x0, [sp, #48]
  44416c:	b	444174 <ferror@plt+0x423f4>
  444170:	nop
  444174:	b	444238 <ferror@plt+0x424b8>
  444178:	ldr	x0, [sp, #64]
  44417c:	cmp	x0, #0x4
  444180:	b.eq	44421c <ferror@plt+0x4249c>  // b.none
  444184:	ldr	x0, [sp, #64]
  444188:	cmp	x0, #0x4
  44418c:	b.hi	44422c <ferror@plt+0x424ac>  // b.pmore
  444190:	ldr	x0, [sp, #64]
  444194:	cmp	x0, #0x3
  444198:	b.eq	44420c <ferror@plt+0x4248c>  // b.none
  44419c:	ldr	x0, [sp, #64]
  4441a0:	cmp	x0, #0x3
  4441a4:	b.hi	44422c <ferror@plt+0x424ac>  // b.pmore
  4441a8:	ldr	x0, [sp, #64]
  4441ac:	cmp	x0, #0x2
  4441b0:	b.eq	4441fc <ferror@plt+0x4247c>  // b.none
  4441b4:	ldr	x0, [sp, #64]
  4441b8:	cmp	x0, #0x2
  4441bc:	b.hi	44422c <ferror@plt+0x424ac>  // b.pmore
  4441c0:	ldr	x0, [sp, #64]
  4441c4:	cmp	x0, #0x0
  4441c8:	b.eq	4441dc <ferror@plt+0x4245c>  // b.none
  4441cc:	ldr	x0, [sp, #64]
  4441d0:	cmp	x0, #0x1
  4441d4:	b.eq	4441ec <ferror@plt+0x4246c>  // b.none
  4441d8:	b	44422c <ferror@plt+0x424ac>
  4441dc:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4441e0:	add	x0, x0, #0xef8
  4441e4:	str	x0, [sp, #48]
  4441e8:	b	444230 <ferror@plt+0x424b0>
  4441ec:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4441f0:	add	x0, x0, #0xf00
  4441f4:	str	x0, [sp, #48]
  4441f8:	b	444230 <ferror@plt+0x424b0>
  4441fc:	adrp	x0, 492000 <warn@@Base+0x2302c>
  444200:	add	x0, x0, #0xdb8
  444204:	str	x0, [sp, #48]
  444208:	b	444230 <ferror@plt+0x424b0>
  44420c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444210:	add	x0, x0, #0xf08
  444214:	str	x0, [sp, #48]
  444218:	b	444230 <ferror@plt+0x424b0>
  44421c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444220:	add	x0, x0, #0xf10
  444224:	str	x0, [sp, #48]
  444228:	b	444230 <ferror@plt+0x424b0>
  44422c:	nop
  444230:	b	444238 <ferror@plt+0x424b8>
  444234:	nop
  444238:	ldr	x0, [sp, #48]
  44423c:	cmp	x0, #0x0
  444240:	b.eq	44425c <ferror@plt+0x424dc>  // b.none
  444244:	ldr	w0, [sp, #84]
  444248:	neg	w0, w0
  44424c:	ldr	x1, [sp, #48]
  444250:	bl	40ebc4 <ferror@plt+0xce44>
  444254:	str	wzr, [sp, #84]
  444258:	b	444360 <ferror@plt+0x425e0>
  44425c:	ldr	x0, [sp, #64]
  444260:	cmp	x0, #0x0
  444264:	b.ne	444284 <ferror@plt+0x42504>  // b.any
  444268:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  44426c:	add	x0, x0, #0xf20
  444270:	bl	401cf0 <printf@plt>
  444274:	ldr	w0, [sp, #84]
  444278:	sub	w0, w0, #0x3
  44427c:	str	w0, [sp, #84]
  444280:	b	444360 <ferror@plt+0x425e0>
  444284:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  444288:	add	x0, x0, #0x548
  44428c:	ldr	w0, [x0]
  444290:	cmp	w0, #0x0
  444294:	b.eq	4442bc <ferror@plt+0x4253c>  // b.none
  444298:	ldr	x1, [sp, #64]
  44429c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4442a0:	add	x0, x0, #0xf28
  4442a4:	bl	401cf0 <printf@plt>
  4442a8:	mov	w1, w0
  4442ac:	ldr	w0, [sp, #84]
  4442b0:	sub	w0, w0, w1
  4442b4:	str	w0, [sp, #84]
  4442b8:	b	444360 <ferror@plt+0x425e0>
  4442bc:	ldr	x2, [sp, #64]
  4442c0:	ldr	w1, [sp, #84]
  4442c4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4442c8:	add	x0, x0, #0xf30
  4442cc:	bl	401cf0 <printf@plt>
  4442d0:	mov	w1, w0
  4442d4:	ldr	w0, [sp, #84]
  4442d8:	sub	w0, w0, w1
  4442dc:	str	w0, [sp, #84]
  4442e0:	b	444360 <ferror@plt+0x425e0>
  4442e4:	ldr	w0, [sp, #84]
  4442e8:	neg	w0, w0
  4442ec:	ldr	x1, [sp, #96]
  4442f0:	bl	40ebc4 <ferror@plt+0xce44>
  4442f4:	mov	w1, w0
  4442f8:	ldr	w0, [sp, #84]
  4442fc:	sub	w0, w0, w1
  444300:	str	w0, [sp, #84]
  444304:	b	444360 <ferror@plt+0x425e0>
  444308:	ldr	w0, [sp, #84]
  44430c:	neg	w2, w0
  444310:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444314:	add	x1, x0, #0xf40
  444318:	mov	w0, w2
  44431c:	bl	40ebc4 <ferror@plt+0xce44>
  444320:	mov	w1, w0
  444324:	ldr	w0, [sp, #84]
  444328:	sub	w0, w0, w1
  44432c:	str	w0, [sp, #84]
  444330:	b	444360 <ferror@plt+0x425e0>
  444334:	ldr	w0, [sp, #84]
  444338:	neg	w2, w0
  44433c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444340:	add	x1, x0, #0xf48
  444344:	mov	w0, w2
  444348:	bl	40ebc4 <ferror@plt+0xce44>
  44434c:	mov	w1, w0
  444350:	ldr	w0, [sp, #84]
  444354:	sub	w0, w0, w1
  444358:	str	w0, [sp, #84]
  44435c:	nop
  444360:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  444364:	add	x0, x0, #0x548
  444368:	ldr	w0, [x0]
  44436c:	cmp	w0, #0x0
  444370:	b.eq	444398 <ferror@plt+0x42618>  // b.none
  444374:	ldr	w0, [sp, #84]
  444378:	cmp	w0, #0x0
  44437c:	b.le	444398 <ferror@plt+0x42618>
  444380:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  444384:	add	x2, x0, #0xf58
  444388:	ldr	w1, [sp, #84]
  44438c:	adrp	x0, 48c000 <warn@@Base+0x1d02c>
  444390:	add	x0, x0, #0xf60
  444394:	bl	401cf0 <printf@plt>
  444398:	mov	w0, #0x1                   	// #1
  44439c:	ldp	x29, x30, [sp], #112
  4443a0:	ret
  4443a4:	stp	x29, x30, [sp, #-64]!
  4443a8:	mov	x29, sp
  4443ac:	str	x0, [sp, #24]
  4443b0:	str	x1, [sp, #16]
  4443b4:	ldr	x0, [sp, #24]
  4443b8:	ldr	x0, [x0]
  4443bc:	cmp	x0, #0x0
  4443c0:	b.eq	4443d0 <ferror@plt+0x42650>  // b.none
  4443c4:	ldr	x0, [sp, #24]
  4443c8:	ldr	x0, [x0, #24]
  4443cc:	b	4443d8 <ferror@plt+0x42658>
  4443d0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4443d4:	add	x0, x0, #0xf50
  4443d8:	str	x0, [sp, #56]
  4443dc:	ldr	x0, [sp, #24]
  4443e0:	ldr	x0, [x0]
  4443e4:	cmp	x0, #0x0
  4443e8:	b.ne	444408 <ferror@plt+0x42688>  // b.any
  4443ec:	ldr	x0, [sp, #24]
  4443f0:	ldr	x0, [x0, #16]
  4443f4:	mov	w1, w0
  4443f8:	ldr	x0, [sp, #16]
  4443fc:	bl	43f65c <ferror@plt+0x3d8dc>
  444400:	str	x0, [sp, #48]
  444404:	b	4445ec <ferror@plt+0x4286c>
  444408:	ldr	x0, [sp, #24]
  44440c:	ldr	x3, [x0, #24]
  444410:	mov	x2, #0x3                   	// #3
  444414:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  444418:	add	x1, x0, #0xd40
  44441c:	mov	x0, x3
  444420:	bl	401a90 <strncmp@plt>
  444424:	cmp	w0, #0x0
  444428:	b.ne	444440 <ferror@plt+0x426c0>  // b.any
  44442c:	ldr	x0, [sp, #24]
  444430:	ldr	x0, [x0, #16]
  444434:	bl	440320 <ferror@plt+0x3e5a0>
  444438:	str	x0, [sp, #48]
  44443c:	b	4445ec <ferror@plt+0x4286c>
  444440:	ldr	x0, [sp, #24]
  444444:	ldr	x3, [x0, #24]
  444448:	mov	x2, #0x7                   	// #7
  44444c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444450:	add	x1, x0, #0x230
  444454:	mov	x0, x3
  444458:	bl	401a90 <strncmp@plt>
  44445c:	cmp	w0, #0x0
  444460:	b.ne	444480 <ferror@plt+0x42700>  // b.any
  444464:	ldr	x0, [sp, #24]
  444468:	ldr	x0, [x0, #16]
  44446c:	mov	w1, w0
  444470:	ldr	x0, [sp, #16]
  444474:	bl	44209c <ferror@plt+0x4031c>
  444478:	str	x0, [sp, #48]
  44447c:	b	4445ec <ferror@plt+0x4286c>
  444480:	ldr	x0, [sp, #24]
  444484:	ldr	x3, [x0, #24]
  444488:	mov	x2, #0xb                   	// #11
  44448c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444490:	add	x1, x0, #0xf58
  444494:	mov	x0, x3
  444498:	bl	401a90 <strncmp@plt>
  44449c:	cmp	w0, #0x0
  4444a0:	b.ne	4444c0 <ferror@plt+0x42740>  // b.any
  4444a4:	ldr	x0, [sp, #24]
  4444a8:	ldr	x0, [x0, #16]
  4444ac:	mov	w1, w0
  4444b0:	ldr	x0, [sp, #16]
  4444b4:	bl	442264 <ferror@plt+0x404e4>
  4444b8:	str	x0, [sp, #48]
  4444bc:	b	4445ec <ferror@plt+0x4286c>
  4444c0:	ldr	x0, [sp, #24]
  4444c4:	ldr	x3, [x0, #24]
  4444c8:	mov	x2, #0x6                   	// #6
  4444cc:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4444d0:	add	x1, x0, #0x238
  4444d4:	mov	x0, x3
  4444d8:	bl	401a90 <strncmp@plt>
  4444dc:	cmp	w0, #0x0
  4444e0:	b.ne	4444f0 <ferror@plt+0x42770>  // b.any
  4444e4:	ldr	x0, [sp, #24]
  4444e8:	bl	441df8 <ferror@plt+0x40078>
  4444ec:	b	4448fc <ferror@plt+0x42b7c>
  4444f0:	ldr	x0, [sp, #24]
  4444f4:	ldr	x3, [x0, #24]
  4444f8:	mov	x2, #0x3                   	// #3
  4444fc:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444500:	add	x1, x0, #0xf68
  444504:	mov	x0, x3
  444508:	bl	401a90 <strncmp@plt>
  44450c:	cmp	w0, #0x0
  444510:	b.ne	444520 <ferror@plt+0x427a0>  // b.any
  444514:	ldr	x0, [sp, #24]
  444518:	bl	441df8 <ferror@plt+0x40078>
  44451c:	b	4448fc <ferror@plt+0x42b7c>
  444520:	ldr	x0, [sp, #24]
  444524:	ldr	x3, [x0, #24]
  444528:	mov	x2, #0x4                   	// #4
  44452c:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444530:	add	x1, x0, #0xf70
  444534:	mov	x0, x3
  444538:	bl	401a90 <strncmp@plt>
  44453c:	cmp	w0, #0x0
  444540:	b.ne	444564 <ferror@plt+0x427e4>  // b.any
  444544:	ldr	x0, [sp, #24]
  444548:	ldr	x0, [x0, #24]
  44454c:	add	x0, x0, #0x4
  444550:	str	x0, [sp, #48]
  444554:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  444558:	add	x0, x0, #0x160
  44455c:	str	x0, [sp, #56]
  444560:	b	4445ec <ferror@plt+0x4286c>
  444564:	ldr	x0, [sp, #24]
  444568:	ldr	x3, [x0, #24]
  44456c:	mov	x2, #0x7                   	// #7
  444570:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444574:	add	x1, x0, #0xf78
  444578:	mov	x0, x3
  44457c:	bl	401a90 <strncmp@plt>
  444580:	cmp	w0, #0x0
  444584:	b.ne	44459c <ferror@plt+0x4281c>  // b.any
  444588:	ldr	x0, [sp, #24]
  44458c:	ldr	x0, [x0, #16]
  444590:	bl	4427e0 <ferror@plt+0x40a60>
  444594:	str	x0, [sp, #48]
  444598:	b	4445ec <ferror@plt+0x4286c>
  44459c:	ldr	x0, [sp, #24]
  4445a0:	ldr	x3, [x0, #24]
  4445a4:	mov	x2, #0x7                   	// #7
  4445a8:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4445ac:	add	x1, x0, #0xf80
  4445b0:	mov	x0, x3
  4445b4:	bl	401a90 <strncmp@plt>
  4445b8:	cmp	w0, #0x0
  4445bc:	b.ne	4445d4 <ferror@plt+0x42854>  // b.any
  4445c0:	ldr	x0, [sp, #24]
  4445c4:	ldr	x0, [x0, #16]
  4445c8:	bl	442458 <ferror@plt+0x406d8>
  4445cc:	str	x0, [sp, #48]
  4445d0:	b	4445ec <ferror@plt+0x4286c>
  4445d4:	ldr	x0, [sp, #24]
  4445d8:	ldr	x0, [x0, #16]
  4445dc:	mov	w1, w0
  4445e0:	ldr	x0, [sp, #16]
  4445e4:	bl	43f65c <ferror@plt+0x3d8dc>
  4445e8:	str	x0, [sp, #48]
  4445ec:	adrp	x0, 495000 <warn@@Base+0x2602c>
  4445f0:	add	x0, x0, #0x610
  4445f4:	bl	401cf0 <printf@plt>
  4445f8:	ldr	x0, [sp, #24]
  4445fc:	ldr	x3, [x0, #24]
  444600:	mov	x2, #0x2                   	// #2
  444604:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444608:	add	x1, x0, #0xd10
  44460c:	mov	x0, x3
  444610:	bl	401a90 <strncmp@plt>
  444614:	cmp	w0, #0x0
  444618:	b.ne	444644 <ferror@plt+0x428c4>  // b.any
  44461c:	ldr	x0, [sp, #24]
  444620:	ldr	x0, [x0, #24]
  444624:	add	x0, x0, #0x2
  444628:	ldrb	w0, [x0]
  44462c:	mov	w1, w0
  444630:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444634:	add	x0, x0, #0xe10
  444638:	bl	401c40 <strchr@plt>
  44463c:	cmp	x0, #0x0
  444640:	b.ne	444668 <ferror@plt+0x428e8>  // b.any
  444644:	ldr	x0, [sp, #24]
  444648:	ldr	x0, [x0, #24]
  44464c:	ldrb	w0, [x0]
  444650:	mov	w1, w0
  444654:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444658:	add	x0, x0, #0xe10
  44465c:	bl	401c40 <strchr@plt>
  444660:	cmp	x0, #0x0
  444664:	b.eq	444694 <ferror@plt+0x42914>  // b.none
  444668:	ldr	x0, [sp, #24]
  44466c:	ldr	x0, [x0, #16]
  444670:	cmp	x0, #0x100
  444674:	b.eq	444688 <ferror@plt+0x42908>  // b.none
  444678:	ldr	x0, [sp, #24]
  44467c:	ldr	x0, [x0, #16]
  444680:	cmp	x0, #0x101
  444684:	b.ne	444694 <ferror@plt+0x42914>  // b.any
  444688:	ldr	x0, [sp, #24]
  44468c:	bl	4439b4 <ferror@plt+0x41c34>
  444690:	b	4446a0 <ferror@plt+0x42920>
  444694:	ldr	x1, [sp, #56]
  444698:	mov	w0, #0xffffffec            	// #-20
  44469c:	bl	40ebc4 <ferror@plt+0xce44>
  4446a0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4446a4:	add	x0, x0, #0x548
  4446a8:	ldr	w0, [x0]
  4446ac:	cmp	w0, #0x0
  4446b0:	b.eq	4446d4 <ferror@plt+0x42954>  // b.none
  4446b4:	ldr	x0, [sp, #24]
  4446b8:	ldr	x0, [x0, #8]
  4446bc:	ldr	x2, [sp, #48]
  4446c0:	mov	x1, x0
  4446c4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4446c8:	add	x0, x0, #0xf88
  4446cc:	bl	401cf0 <printf@plt>
  4446d0:	b	4446f0 <ferror@plt+0x42970>
  4446d4:	ldr	x0, [sp, #24]
  4446d8:	ldr	x0, [x0, #8]
  4446dc:	ldr	x2, [sp, #48]
  4446e0:	mov	x1, x0
  4446e4:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4446e8:	add	x0, x0, #0xf98
  4446ec:	bl	401cf0 <printf@plt>
  4446f0:	ldr	x0, [sp, #24]
  4446f4:	ldr	x3, [x0, #24]
  4446f8:	mov	x2, #0x7                   	// #7
  4446fc:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444700:	add	x1, x0, #0xf78
  444704:	mov	x0, x3
  444708:	bl	401a90 <strncmp@plt>
  44470c:	cmp	w0, #0x0
  444710:	b.ne	444720 <ferror@plt+0x429a0>  // b.any
  444714:	ldr	x0, [sp, #24]
  444718:	bl	442a2c <ferror@plt+0x40cac>
  44471c:	b	4448fc <ferror@plt+0x42b7c>
  444720:	ldr	x0, [sp, #24]
  444724:	ldr	x3, [x0, #24]
  444728:	mov	x2, #0x3                   	// #3
  44472c:	adrp	x0, 499000 <warn@@Base+0x2a02c>
  444730:	add	x1, x0, #0xd40
  444734:	mov	x0, x3
  444738:	bl	401a90 <strncmp@plt>
  44473c:	cmp	w0, #0x0
  444740:	b.ne	444754 <ferror@plt+0x429d4>  // b.any
  444744:	ldr	x1, [sp, #24]
  444748:	ldr	x0, [sp, #16]
  44474c:	bl	4416b8 <ferror@plt+0x3f938>
  444750:	b	4448fc <ferror@plt+0x42b7c>
  444754:	ldr	x0, [sp, #24]
  444758:	ldr	x3, [x0, #24]
  44475c:	mov	x2, #0x7                   	// #7
  444760:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444764:	add	x1, x0, #0xf80
  444768:	mov	x0, x3
  44476c:	bl	401a90 <strncmp@plt>
  444770:	cmp	w0, #0x0
  444774:	b.ne	444784 <ferror@plt+0x42a04>  // b.any
  444778:	ldr	x0, [sp, #24]
  44477c:	bl	4424b8 <ferror@plt+0x40738>
  444780:	b	4448fc <ferror@plt+0x42b7c>
  444784:	ldr	x0, [sp, #24]
  444788:	ldr	x3, [x0, #24]
  44478c:	mov	x2, #0x4                   	// #4
  444790:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444794:	add	x1, x0, #0xfa8
  444798:	mov	x0, x3
  44479c:	bl	401a90 <strncmp@plt>
  4447a0:	cmp	w0, #0x0
  4447a4:	b.ne	4447b4 <ferror@plt+0x42a34>  // b.any
  4447a8:	ldr	x0, [sp, #24]
  4447ac:	bl	43ff0c <ferror@plt+0x3e18c>
  4447b0:	b	4448fc <ferror@plt+0x42b7c>
  4447b4:	ldr	x0, [sp, #24]
  4447b8:	ldr	x3, [x0, #24]
  4447bc:	mov	x2, #0x2                   	// #2
  4447c0:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4447c4:	add	x1, x0, #0xd10
  4447c8:	mov	x0, x3
  4447cc:	bl	401a90 <strncmp@plt>
  4447d0:	cmp	w0, #0x0
  4447d4:	b.ne	444800 <ferror@plt+0x42a80>  // b.any
  4447d8:	ldr	x0, [sp, #24]
  4447dc:	ldr	x0, [x0, #24]
  4447e0:	add	x0, x0, #0x2
  4447e4:	ldrb	w0, [x0]
  4447e8:	mov	w1, w0
  4447ec:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4447f0:	add	x0, x0, #0xe10
  4447f4:	bl	401c40 <strchr@plt>
  4447f8:	cmp	x0, #0x0
  4447fc:	b.ne	444824 <ferror@plt+0x42aa4>  // b.any
  444800:	ldr	x0, [sp, #24]
  444804:	ldr	x0, [x0, #24]
  444808:	ldrb	w0, [x0]
  44480c:	mov	w1, w0
  444810:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444814:	add	x0, x0, #0xe10
  444818:	bl	401c40 <strchr@plt>
  44481c:	cmp	x0, #0x0
  444820:	b.eq	444854 <ferror@plt+0x42ad4>  // b.none
  444824:	ldr	x0, [sp, #24]
  444828:	ldr	x0, [x0, #16]
  44482c:	cmp	x0, #0x100
  444830:	b.eq	444844 <ferror@plt+0x42ac4>  // b.none
  444834:	ldr	x0, [sp, #24]
  444838:	ldr	x0, [x0, #16]
  44483c:	cmp	x0, #0x101
  444840:	b.ne	444854 <ferror@plt+0x42ad4>  // b.any
  444844:	ldr	x1, [sp, #16]
  444848:	ldr	x0, [sp, #24]
  44484c:	bl	4434c4 <ferror@plt+0x41744>
  444850:	b	4448fc <ferror@plt+0x42b7c>
  444854:	ldr	x0, [sp, #24]
  444858:	ldr	x0, [x0, #8]
  44485c:	cmp	x0, #0x0
  444860:	b.eq	4448dc <ferror@plt+0x42b5c>  // b.none
  444864:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444868:	add	x0, x0, #0xfb0
  44486c:	bl	401d40 <gettext@plt>
  444870:	bl	401cf0 <printf@plt>
  444874:	str	xzr, [sp, #40]
  444878:	b	4448ac <ferror@plt+0x42b2c>
  44487c:	ldr	x0, [sp, #24]
  444880:	ldr	x1, [x0, #32]
  444884:	ldr	x0, [sp, #40]
  444888:	add	x0, x1, x0
  44488c:	ldrb	w0, [x0]
  444890:	mov	w1, w0
  444894:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444898:	add	x0, x0, #0x1d0
  44489c:	bl	401cf0 <printf@plt>
  4448a0:	ldr	x0, [sp, #40]
  4448a4:	add	x0, x0, #0x1
  4448a8:	str	x0, [sp, #40]
  4448ac:	ldr	x0, [sp, #24]
  4448b0:	ldr	x0, [x0, #8]
  4448b4:	ldr	x1, [sp, #40]
  4448b8:	cmp	x1, x0
  4448bc:	b.cc	44487c <ferror@plt+0x42afc>  // b.lo, b.ul, b.last
  4448c0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4448c4:	add	x0, x0, #0x548
  4448c8:	ldr	w0, [x0]
  4448cc:	cmp	w0, #0x0
  4448d0:	b.ne	4448dc <ferror@plt+0x42b5c>  // b.any
  4448d4:	mov	w0, #0xa                   	// #10
  4448d8:	bl	401d20 <putchar@plt>
  4448dc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4448e0:	add	x0, x0, #0x548
  4448e4:	ldr	w0, [x0]
  4448e8:	cmp	w0, #0x0
  4448ec:	b.eq	4448f8 <ferror@plt+0x42b78>  // b.none
  4448f0:	mov	w0, #0xa                   	// #10
  4448f4:	bl	401d20 <putchar@plt>
  4448f8:	mov	w0, #0x1                   	// #1
  4448fc:	ldp	x29, x30, [sp], #64
  444900:	ret
  444904:	stp	x29, x30, [sp, #-208]!
  444908:	mov	x29, sp
  44490c:	stp	x19, x20, [sp, #16]
  444910:	str	x0, [sp, #72]
  444914:	str	x1, [sp, #64]
  444918:	str	x2, [sp, #56]
  44491c:	str	x3, [sp, #48]
  444920:	str	x4, [sp, #40]
  444924:	mov	w0, #0x1                   	// #1
  444928:	str	w0, [sp, #188]
  44492c:	ldr	x0, [sp, #48]
  444930:	cmp	x0, #0x0
  444934:	b.ne	444940 <ferror@plt+0x42bc0>  // b.any
  444938:	mov	w0, #0x0                   	// #0
  44493c:	b	444f48 <ferror@plt+0x431c8>
  444940:	ldr	x0, [sp, #64]
  444944:	cmp	x0, #0x0
  444948:	b.eq	444994 <ferror@plt+0x42c14>  // b.none
  44494c:	ldr	x1, [sp, #72]
  444950:	ldr	x0, [sp, #64]
  444954:	bl	434d38 <ferror@plt+0x32fb8>
  444958:	str	x0, [sp, #200]
  44495c:	ldr	x0, [sp, #200]
  444960:	cmp	x0, #0x0
  444964:	b.eq	4449c0 <ferror@plt+0x42c40>  // b.none
  444968:	mov	x5, #0x0                   	// #0
  44496c:	mov	x4, #0x0                   	// #0
  444970:	ldr	x3, [sp, #48]
  444974:	ldr	x2, [sp, #200]
  444978:	ldr	x1, [sp, #64]
  44497c:	ldr	x0, [sp, #72]
  444980:	bl	4342b0 <ferror@plt+0x32530>
  444984:	cmp	w0, #0x0
  444988:	b.ne	4449c0 <ferror@plt+0x42c40>  // b.any
  44498c:	mov	w0, #0x0                   	// #0
  444990:	b	444f48 <ferror@plt+0x431c8>
  444994:	adrp	x0, 492000 <warn@@Base+0x2302c>
  444998:	add	x0, x0, #0xe88
  44499c:	bl	401d40 <gettext@plt>
  4449a0:	mov	x5, x0
  4449a4:	ldr	x4, [sp, #48]
  4449a8:	mov	x3, #0x1                   	// #1
  4449ac:	ldr	x2, [sp, #56]
  4449b0:	ldr	x1, [sp, #72]
  4449b4:	mov	x0, #0x0                   	// #0
  4449b8:	bl	40e704 <ferror@plt+0xc984>
  4449bc:	str	x0, [sp, #200]
  4449c0:	ldr	x0, [sp, #200]
  4449c4:	cmp	x0, #0x0
  4449c8:	b.ne	4449d4 <ferror@plt+0x42c54>  // b.any
  4449cc:	mov	w0, #0x0                   	// #0
  4449d0:	b	444f48 <ferror@plt+0x431c8>
  4449d4:	ldr	x0, [sp, #200]
  4449d8:	str	x0, [sp, #192]
  4449dc:	ldr	x0, [sp, #64]
  4449e0:	cmp	x0, #0x0
  4449e4:	b.eq	444a14 <ferror@plt+0x42c94>  // b.none
  4449e8:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  4449ec:	add	x0, x0, #0xfc8
  4449f0:	bl	401d40 <gettext@plt>
  4449f4:	mov	x19, x0
  4449f8:	ldr	x1, [sp, #64]
  4449fc:	ldr	x0, [sp, #72]
  444a00:	bl	40ee18 <ferror@plt+0xd098>
  444a04:	mov	x1, x0
  444a08:	mov	x0, x19
  444a0c:	bl	401cf0 <printf@plt>
  444a10:	b	444a2c <ferror@plt+0x42cac>
  444a14:	adrp	x0, 49d000 <warn@@Base+0x2e02c>
  444a18:	add	x0, x0, #0xfe8
  444a1c:	bl	401d40 <gettext@plt>
  444a20:	ldr	x2, [sp, #48]
  444a24:	ldr	x1, [sp, #56]
  444a28:	bl	401cf0 <printf@plt>
  444a2c:	ldr	x0, [sp, #40]
  444a30:	cmp	x0, #0x3
  444a34:	b.hi	444a44 <ferror@plt+0x42cc4>  // b.pmore
  444a38:	mov	x0, #0x4                   	// #4
  444a3c:	str	x0, [sp, #40]
  444a40:	b	444a8c <ferror@plt+0x42d0c>
  444a44:	ldr	x0, [sp, #40]
  444a48:	cmp	x0, #0x4
  444a4c:	b.eq	444a8c <ferror@plt+0x42d0c>  // b.none
  444a50:	ldr	x0, [sp, #40]
  444a54:	cmp	x0, #0x8
  444a58:	b.eq	444a8c <ferror@plt+0x42d0c>  // b.none
  444a5c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  444a60:	add	x0, x0, #0x30
  444a64:	bl	401d40 <gettext@plt>
  444a68:	mov	x2, x0
  444a6c:	ldr	x0, [sp, #40]
  444a70:	mov	x1, x0
  444a74:	mov	x0, x2
  444a78:	bl	46efd4 <warn@@Base>
  444a7c:	ldr	x0, [sp, #200]
  444a80:	bl	401c10 <free@plt>
  444a84:	mov	w0, #0x0                   	// #0
  444a88:	b	444f48 <ferror@plt+0x431c8>
  444a8c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  444a90:	add	x0, x0, #0x60
  444a94:	bl	401d40 <gettext@plt>
  444a98:	mov	x19, x0
  444a9c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  444aa0:	add	x0, x0, #0x80
  444aa4:	bl	401d40 <gettext@plt>
  444aa8:	mov	x20, x0
  444aac:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  444ab0:	add	x0, x0, #0x88
  444ab4:	bl	401d40 <gettext@plt>
  444ab8:	mov	x2, x0
  444abc:	mov	x1, x20
  444ac0:	mov	x0, x19
  444ac4:	bl	401cf0 <printf@plt>
  444ac8:	ldr	x1, [sp, #200]
  444acc:	ldr	x0, [sp, #48]
  444ad0:	add	x0, x1, x0
  444ad4:	str	x0, [sp, #152]
  444ad8:	b	444f2c <ferror@plt+0x431ac>
  444adc:	str	xzr, [sp, #168]
  444ae0:	ldr	x1, [sp, #152]
  444ae4:	ldr	x0, [sp, #192]
  444ae8:	sub	x0, x1, x0
  444aec:	str	x0, [sp, #160]
  444af0:	ldr	x0, [sp, #72]
  444af4:	bl	40f518 <ferror@plt+0xd798>
  444af8:	cmp	w0, #0x0
  444afc:	b.ne	444c50 <ferror@plt+0x42ed0>  // b.any
  444b00:	mov	x0, #0xc                   	// #12
  444b04:	str	x0, [sp, #144]
  444b08:	ldr	x1, [sp, #160]
  444b0c:	ldr	x0, [sp, #144]
  444b10:	cmp	x1, x0
  444b14:	b.cs	444b48 <ferror@plt+0x42dc8>  // b.hs, b.nlast
  444b18:	ldr	x2, [sp, #160]
  444b1c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  444b20:	add	x1, x0, #0x98
  444b24:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  444b28:	add	x0, x0, #0xe0
  444b2c:	bl	401920 <ngettext@plt>
  444b30:	mov	x2, x0
  444b34:	ldr	x0, [sp, #160]
  444b38:	mov	x1, x0
  444b3c:	mov	x0, x2
  444b40:	bl	46efd4 <warn@@Base>
  444b44:	b	444f3c <ferror@plt+0x431bc>
  444b48:	ldr	x1, [sp, #160]
  444b4c:	ldr	x0, [sp, #144]
  444b50:	sub	x0, x1, x0
  444b54:	str	x0, [sp, #160]
  444b58:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  444b5c:	add	x0, x0, #0x580
  444b60:	ldr	x2, [x0]
  444b64:	ldr	x0, [sp, #192]
  444b68:	add	x0, x0, #0x8
  444b6c:	mov	w1, #0x4                   	// #4
  444b70:	blr	x2
  444b74:	str	x0, [sp, #104]
  444b78:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  444b7c:	add	x0, x0, #0x580
  444b80:	ldr	x2, [x0]
  444b84:	ldr	x0, [sp, #192]
  444b88:	mov	w1, #0x4                   	// #4
  444b8c:	blr	x2
  444b90:	str	x0, [sp, #88]
  444b94:	ldr	x0, [sp, #192]
  444b98:	add	x0, x0, #0xc
  444b9c:	str	x0, [sp, #112]
  444ba0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  444ba4:	add	x0, x0, #0x580
  444ba8:	ldr	x2, [x0]
  444bac:	ldr	x0, [sp, #192]
  444bb0:	add	x0, x0, #0x4
  444bb4:	mov	w1, #0x4                   	// #4
  444bb8:	blr	x2
  444bbc:	str	x0, [sp, #96]
  444bc0:	ldr	x1, [sp, #88]
  444bc4:	ldr	x0, [sp, #40]
  444bc8:	add	x0, x1, x0
  444bcc:	add	x1, x0, #0xb
  444bd0:	ldr	x0, [sp, #40]
  444bd4:	neg	x0, x0
  444bd8:	and	x0, x1, x0
  444bdc:	ldr	x1, [sp, #192]
  444be0:	add	x0, x1, x0
  444be4:	str	x0, [sp, #120]
  444be8:	ldr	x1, [sp, #120]
  444bec:	ldr	x0, [sp, #200]
  444bf0:	sub	x0, x1, x0
  444bf4:	mov	x1, x0
  444bf8:	ldr	x0, [sp, #56]
  444bfc:	add	x0, x1, x0
  444c00:	str	x0, [sp, #128]
  444c04:	ldr	x1, [sp, #88]
  444c08:	ldr	x0, [sp, #40]
  444c0c:	add	x0, x1, x0
  444c10:	add	x1, x0, #0xb
  444c14:	ldr	x0, [sp, #40]
  444c18:	neg	x0, x0
  444c1c:	and	x1, x1, x0
  444c20:	ldr	x0, [sp, #96]
  444c24:	add	x1, x1, x0
  444c28:	ldr	x0, [sp, #40]
  444c2c:	add	x0, x1, x0
  444c30:	sub	x1, x0, #0x1
  444c34:	ldr	x0, [sp, #40]
  444c38:	neg	x0, x0
  444c3c:	and	x0, x1, x0
  444c40:	ldr	x1, [sp, #192]
  444c44:	add	x0, x1, x0
  444c48:	str	x0, [sp, #176]
  444c4c:	b	444d64 <ferror@plt+0x42fe4>
  444c50:	mov	x0, #0x18                  	// #24
  444c54:	str	x0, [sp, #144]
  444c58:	ldr	x1, [sp, #160]
  444c5c:	ldr	x0, [sp, #144]
  444c60:	cmp	x1, x0
  444c64:	b.cs	444c98 <ferror@plt+0x42f18>  // b.hs, b.nlast
  444c68:	ldr	x2, [sp, #160]
  444c6c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  444c70:	add	x1, x0, #0x98
  444c74:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  444c78:	add	x0, x0, #0xe0
  444c7c:	bl	401920 <ngettext@plt>
  444c80:	mov	x2, x0
  444c84:	ldr	x0, [sp, #160]
  444c88:	mov	x1, x0
  444c8c:	mov	x0, x2
  444c90:	bl	46efd4 <warn@@Base>
  444c94:	b	444f3c <ferror@plt+0x431bc>
  444c98:	ldr	x1, [sp, #160]
  444c9c:	ldr	x0, [sp, #144]
  444ca0:	sub	x0, x1, x0
  444ca4:	str	x0, [sp, #160]
  444ca8:	ldr	x0, [sp, #192]
  444cac:	str	x0, [sp, #136]
  444cb0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  444cb4:	add	x0, x0, #0x580
  444cb8:	ldr	x2, [x0]
  444cbc:	ldr	x0, [sp, #136]
  444cc0:	add	x0, x0, #0x10
  444cc4:	mov	w1, #0x8                   	// #8
  444cc8:	blr	x2
  444ccc:	str	x0, [sp, #104]
  444cd0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  444cd4:	add	x0, x0, #0x580
  444cd8:	ldr	x2, [x0]
  444cdc:	ldr	x0, [sp, #136]
  444ce0:	mov	w1, #0x8                   	// #8
  444ce4:	blr	x2
  444ce8:	str	x0, [sp, #88]
  444cec:	ldr	x0, [sp, #136]
  444cf0:	add	x0, x0, #0x18
  444cf4:	str	x0, [sp, #112]
  444cf8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  444cfc:	add	x0, x0, #0x580
  444d00:	ldr	x2, [x0]
  444d04:	ldr	x0, [sp, #136]
  444d08:	add	x0, x0, #0x8
  444d0c:	mov	w1, #0x8                   	// #8
  444d10:	blr	x2
  444d14:	str	x0, [sp, #96]
  444d18:	ldr	x1, [sp, #112]
  444d1c:	ldr	x0, [sp, #88]
  444d20:	add	x0, x0, #0x7
  444d24:	and	x0, x0, #0xfffffffffffffff8
  444d28:	add	x0, x1, x0
  444d2c:	str	x0, [sp, #120]
  444d30:	ldr	x1, [sp, #120]
  444d34:	ldr	x0, [sp, #200]
  444d38:	sub	x0, x1, x0
  444d3c:	mov	x1, x0
  444d40:	ldr	x0, [sp, #56]
  444d44:	add	x0, x1, x0
  444d48:	str	x0, [sp, #128]
  444d4c:	ldr	x1, [sp, #120]
  444d50:	ldr	x0, [sp, #96]
  444d54:	add	x0, x0, #0x7
  444d58:	and	x0, x0, #0xfffffffffffffff8
  444d5c:	add	x0, x1, x0
  444d60:	str	x0, [sp, #176]
  444d64:	ldr	x1, [sp, #120]
  444d68:	ldr	x0, [sp, #112]
  444d6c:	sub	x0, x1, x0
  444d70:	mov	x1, x0
  444d74:	ldr	x0, [sp, #88]
  444d78:	cmp	x1, x0
  444d7c:	b.cc	444de8 <ferror@plt+0x43068>  // b.lo, b.ul, b.last
  444d80:	ldr	x1, [sp, #120]
  444d84:	ldr	x0, [sp, #112]
  444d88:	sub	x0, x1, x0
  444d8c:	mov	x1, x0
  444d90:	ldr	x0, [sp, #160]
  444d94:	cmp	x0, x1
  444d98:	b.cc	444de8 <ferror@plt+0x43068>  // b.lo, b.ul, b.last
  444d9c:	ldr	x0, [sp, #120]
  444da0:	ldr	x1, [sp, #176]
  444da4:	sub	x0, x1, x0
  444da8:	mov	x1, x0
  444dac:	ldr	x0, [sp, #96]
  444db0:	cmp	x1, x0
  444db4:	b.cc	444de8 <ferror@plt+0x43068>  // b.lo, b.ul, b.last
  444db8:	ldr	x0, [sp, #120]
  444dbc:	ldr	x1, [sp, #176]
  444dc0:	sub	x0, x1, x0
  444dc4:	mov	x2, x0
  444dc8:	ldr	x1, [sp, #120]
  444dcc:	ldr	x0, [sp, #112]
  444dd0:	sub	x0, x1, x0
  444dd4:	mov	x1, x0
  444dd8:	ldr	x0, [sp, #160]
  444ddc:	sub	x0, x0, x1
  444de0:	cmp	x2, x0
  444de4:	b.ls	444e4c <ferror@plt+0x430cc>  // b.plast
  444de8:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  444dec:	add	x0, x0, #0x128
  444df0:	bl	401d40 <gettext@plt>
  444df4:	mov	x2, x0
  444df8:	ldr	x1, [sp, #192]
  444dfc:	ldr	x0, [sp, #200]
  444e00:	sub	x0, x1, x0
  444e04:	mov	x1, x0
  444e08:	mov	x0, x2
  444e0c:	bl	46efd4 <warn@@Base>
  444e10:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  444e14:	add	x0, x0, #0x168
  444e18:	bl	401d40 <gettext@plt>
  444e1c:	mov	x5, x0
  444e20:	ldr	x0, [sp, #104]
  444e24:	ldr	x1, [sp, #88]
  444e28:	ldr	x2, [sp, #96]
  444e2c:	ldr	x3, [sp, #40]
  444e30:	mov	w4, w3
  444e34:	mov	x3, x2
  444e38:	mov	x2, x1
  444e3c:	mov	x1, x0
  444e40:	mov	x0, x5
  444e44:	bl	46efd4 <warn@@Base>
  444e48:	b	444f3c <ferror@plt+0x431bc>
  444e4c:	ldr	x0, [sp, #176]
  444e50:	str	x0, [sp, #192]
  444e54:	ldr	x0, [sp, #88]
  444e58:	cmp	x0, #0x0
  444e5c:	b.eq	444efc <ferror@plt+0x4317c>  // b.none
  444e60:	ldr	x1, [sp, #112]
  444e64:	ldr	x0, [sp, #88]
  444e68:	sub	x0, x0, #0x1
  444e6c:	add	x0, x1, x0
  444e70:	ldrb	w0, [x0]
  444e74:	cmp	w0, #0x0
  444e78:	b.eq	444efc <ferror@plt+0x4317c>  // b.none
  444e7c:	ldr	x1, [sp, #120]
  444e80:	ldr	x0, [sp, #112]
  444e84:	sub	x0, x1, x0
  444e88:	mov	x1, x0
  444e8c:	ldr	x0, [sp, #88]
  444e90:	cmp	x1, x0
  444e94:	b.ne	444eec <ferror@plt+0x4316c>  // b.any
  444e98:	ldr	x0, [sp, #88]
  444e9c:	add	x0, x0, #0x1
  444ea0:	bl	401a70 <malloc@plt>
  444ea4:	str	x0, [sp, #168]
  444ea8:	ldr	x0, [sp, #168]
  444eac:	cmp	x0, #0x0
  444eb0:	b.ne	444ecc <ferror@plt+0x4314c>  // b.any
  444eb4:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  444eb8:	add	x0, x0, #0x1b0
  444ebc:	bl	401d40 <gettext@plt>
  444ec0:	bl	46eed4 <error@@Base>
  444ec4:	str	wzr, [sp, #188]
  444ec8:	b	444f3c <ferror@plt+0x431bc>
  444ecc:	ldr	x0, [sp, #112]
  444ed0:	ldr	x1, [sp, #88]
  444ed4:	mov	x2, x1
  444ed8:	mov	x1, x0
  444edc:	ldr	x0, [sp, #168]
  444ee0:	bl	401900 <memcpy@plt>
  444ee4:	ldr	x0, [sp, #168]
  444ee8:	str	x0, [sp, #112]
  444eec:	ldr	x1, [sp, #112]
  444ef0:	ldr	x0, [sp, #88]
  444ef4:	add	x0, x1, x0
  444ef8:	strb	wzr, [x0]
  444efc:	add	x0, sp, #0x58
  444f00:	ldr	x1, [sp, #72]
  444f04:	bl	4443a4 <ferror@plt+0x42624>
  444f08:	cmp	w0, #0x0
  444f0c:	b.ne	444f14 <ferror@plt+0x43194>  // b.any
  444f10:	str	wzr, [sp, #188]
  444f14:	ldr	x0, [sp, #168]
  444f18:	cmp	x0, #0x0
  444f1c:	b.eq	444f2c <ferror@plt+0x431ac>  // b.none
  444f20:	ldr	x0, [sp, #168]
  444f24:	bl	401c10 <free@plt>
  444f28:	str	xzr, [sp, #168]
  444f2c:	ldr	x1, [sp, #192]
  444f30:	ldr	x0, [sp, #152]
  444f34:	cmp	x1, x0
  444f38:	b.cc	444adc <ferror@plt+0x42d5c>  // b.lo, b.ul, b.last
  444f3c:	ldr	x0, [sp, #200]
  444f40:	bl	401c10 <free@plt>
  444f44:	ldr	w0, [sp, #188]
  444f48:	ldp	x19, x20, [sp, #16]
  444f4c:	ldp	x29, x30, [sp], #208
  444f50:	ret
  444f54:	stp	x29, x30, [sp, #-48]!
  444f58:	mov	x29, sp
  444f5c:	str	x0, [sp, #24]
  444f60:	mov	w0, #0x1                   	// #1
  444f64:	str	w0, [sp, #32]
  444f68:	ldr	x0, [sp, #24]
  444f6c:	bl	41d4fc <ferror@plt+0x1b77c>
  444f70:	cmp	w0, #0x0
  444f74:	b.ne	444f80 <ferror@plt+0x43200>  // b.any
  444f78:	mov	w0, #0x1                   	// #1
  444f7c:	b	445010 <ferror@plt+0x43290>
  444f80:	str	wzr, [sp, #36]
  444f84:	ldr	x0, [sp, #24]
  444f88:	ldr	x0, [x0, #120]
  444f8c:	str	x0, [sp, #40]
  444f90:	b	444ff8 <ferror@plt+0x43278>
  444f94:	ldr	x0, [sp, #40]
  444f98:	ldr	x0, [x0]
  444f9c:	cmp	x0, #0x4
  444fa0:	b.ne	444fe0 <ferror@plt+0x43260>  // b.any
  444fa4:	ldr	x0, [sp, #40]
  444fa8:	ldr	x1, [x0, #16]
  444fac:	ldr	x0, [sp, #40]
  444fb0:	ldr	x2, [x0, #40]
  444fb4:	ldr	x0, [sp, #40]
  444fb8:	ldr	x0, [x0, #56]
  444fbc:	mov	x4, x0
  444fc0:	mov	x3, x2
  444fc4:	mov	x2, x1
  444fc8:	mov	x1, #0x0                   	// #0
  444fcc:	ldr	x0, [sp, #24]
  444fd0:	bl	444904 <ferror@plt+0x42b84>
  444fd4:	cmp	w0, #0x0
  444fd8:	b.ne	444fe0 <ferror@plt+0x43260>  // b.any
  444fdc:	str	wzr, [sp, #32]
  444fe0:	ldr	w0, [sp, #36]
  444fe4:	add	w0, w0, #0x1
  444fe8:	str	w0, [sp, #36]
  444fec:	ldr	x0, [sp, #40]
  444ff0:	add	x0, x0, #0x40
  444ff4:	str	x0, [sp, #40]
  444ff8:	ldr	x0, [sp, #24]
  444ffc:	ldr	w0, [x0, #92]
  445000:	ldr	w1, [sp, #36]
  445004:	cmp	w1, w0
  445008:	b.cc	444f94 <ferror@plt+0x43214>  // b.lo, b.ul, b.last
  44500c:	ldr	w0, [sp, #32]
  445010:	ldp	x29, x30, [sp], #48
  445014:	ret
  445018:	stp	x29, x30, [sp, #-144]!
  44501c:	mov	x29, sp
  445020:	str	x0, [sp, #40]
  445024:	str	x1, [sp, #32]
  445028:	str	x2, [sp, #24]
  44502c:	mov	w0, #0x1                   	// #1
  445030:	str	w0, [sp, #132]
  445034:	ldr	x0, [sp, #24]
  445038:	cmp	x0, #0x0
  44503c:	b.ne	445048 <ferror@plt+0x432c8>  // b.any
  445040:	mov	w0, #0x0                   	// #0
  445044:	b	445328 <ferror@plt+0x435a8>
  445048:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  44504c:	add	x0, x0, #0x1e0
  445050:	bl	401d40 <gettext@plt>
  445054:	mov	x5, x0
  445058:	ldr	x4, [sp, #24]
  44505c:	mov	x3, #0x1                   	// #1
  445060:	ldr	x2, [sp, #32]
  445064:	ldr	x1, [sp, #40]
  445068:	mov	x0, #0x0                   	// #0
  44506c:	bl	40e704 <ferror@plt+0xc984>
  445070:	str	x0, [sp, #120]
  445074:	ldr	x0, [sp, #120]
  445078:	cmp	x0, #0x0
  44507c:	b.ne	445088 <ferror@plt+0x43308>  // b.any
  445080:	mov	w0, #0x0                   	// #0
  445084:	b	445328 <ferror@plt+0x435a8>
  445088:	ldr	x0, [sp, #120]
  44508c:	str	x0, [sp, #136]
  445090:	ldr	x1, [sp, #120]
  445094:	ldr	x0, [sp, #24]
  445098:	add	x0, x1, x0
  44509c:	str	x0, [sp, #112]
  4450a0:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  4450a4:	add	x0, x0, #0x1f0
  4450a8:	bl	401d40 <gettext@plt>
  4450ac:	ldr	x2, [sp, #24]
  4450b0:	ldr	x1, [sp, #32]
  4450b4:	bl	401cf0 <printf@plt>
  4450b8:	b	445308 <ferror@plt+0x43588>
  4450bc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4450c0:	add	x0, x0, #0x580
  4450c4:	ldr	x2, [x0]
  4450c8:	ldr	x0, [sp, #136]
  4450cc:	add	x0, x0, #0x8
  4450d0:	mov	w1, #0x4                   	// #4
  4450d4:	blr	x2
  4450d8:	str	x0, [sp, #72]
  4450dc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4450e0:	add	x0, x0, #0x580
  4450e4:	ldr	x2, [x0]
  4450e8:	ldr	x0, [sp, #136]
  4450ec:	mov	w1, #0x4                   	// #4
  4450f0:	blr	x2
  4450f4:	str	x0, [sp, #56]
  4450f8:	ldr	x0, [sp, #136]
  4450fc:	add	x0, x0, #0xc
  445100:	str	x0, [sp, #80]
  445104:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445108:	add	x0, x0, #0x580
  44510c:	ldr	x2, [x0]
  445110:	ldr	x0, [sp, #136]
  445114:	add	x0, x0, #0x4
  445118:	mov	w1, #0x4                   	// #4
  44511c:	blr	x2
  445120:	str	x0, [sp, #64]
  445124:	ldr	x1, [sp, #80]
  445128:	ldr	x0, [sp, #56]
  44512c:	add	x0, x0, #0x3
  445130:	and	x0, x0, #0xfffffffffffffffc
  445134:	add	x0, x1, x0
  445138:	str	x0, [sp, #88]
  44513c:	ldr	x1, [sp, #88]
  445140:	ldr	x0, [sp, #120]
  445144:	sub	x0, x1, x0
  445148:	mov	x1, x0
  44514c:	ldr	x0, [sp, #32]
  445150:	add	x0, x1, x0
  445154:	str	x0, [sp, #96]
  445158:	ldr	x0, [sp, #88]
  44515c:	ldr	x1, [sp, #120]
  445160:	cmp	x1, x0
  445164:	b.hi	445178 <ferror@plt+0x433f8>  // b.pmore
  445168:	ldr	x0, [sp, #88]
  44516c:	ldr	x1, [sp, #112]
  445170:	cmp	x1, x0
  445174:	b.hi	4451a4 <ferror@plt+0x43424>  // b.pmore
  445178:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  44517c:	add	x0, x0, #0x248
  445180:	bl	401d40 <gettext@plt>
  445184:	mov	x2, x0
  445188:	ldr	x0, [sp, #56]
  44518c:	mov	x1, x0
  445190:	mov	x0, x2
  445194:	bl	46efd4 <warn@@Base>
  445198:	ldr	x0, [sp, #80]
  44519c:	str	x0, [sp, #88]
  4451a0:	str	xzr, [sp, #56]
  4451a4:	ldr	x1, [sp, #88]
  4451a8:	ldr	x0, [sp, #64]
  4451ac:	add	x0, x0, #0x3
  4451b0:	and	x0, x0, #0xfffffffffffffffc
  4451b4:	add	x0, x1, x0
  4451b8:	str	x0, [sp, #104]
  4451bc:	ldr	x1, [sp, #104]
  4451c0:	ldr	x0, [sp, #112]
  4451c4:	cmp	x1, x0
  4451c8:	b.hi	4451dc <ferror@plt+0x4345c>  // b.pmore
  4451cc:	ldr	x1, [sp, #104]
  4451d0:	ldr	x0, [sp, #120]
  4451d4:	cmp	x1, x0
  4451d8:	b.cs	445238 <ferror@plt+0x434b8>  // b.hs, b.nlast
  4451dc:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  4451e0:	add	x0, x0, #0x278
  4451e4:	bl	401d40 <gettext@plt>
  4451e8:	mov	x2, x0
  4451ec:	ldr	x1, [sp, #136]
  4451f0:	ldr	x0, [sp, #120]
  4451f4:	sub	x0, x1, x0
  4451f8:	mov	x1, x0
  4451fc:	mov	x0, x2
  445200:	bl	46efd4 <warn@@Base>
  445204:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  445208:	add	x0, x0, #0x2a8
  44520c:	bl	401d40 <gettext@plt>
  445210:	mov	x4, x0
  445214:	ldr	x0, [sp, #72]
  445218:	ldr	x1, [sp, #56]
  44521c:	ldr	x2, [sp, #64]
  445220:	mov	x3, x2
  445224:	mov	x2, x1
  445228:	mov	x1, x0
  44522c:	mov	x0, x4
  445230:	bl	46efd4 <warn@@Base>
  445234:	b	44531c <ferror@plt+0x4359c>
  445238:	ldr	x0, [sp, #104]
  44523c:	str	x0, [sp, #136]
  445240:	ldr	x1, [sp, #80]
  445244:	ldr	x0, [sp, #56]
  445248:	add	x0, x1, x0
  44524c:	ldr	x1, [sp, #112]
  445250:	cmp	x1, x0
  445254:	b.cc	445264 <ferror@plt+0x434e4>  // b.lo, b.ul, b.last
  445258:	ldr	x0, [sp, #56]
  44525c:	cmp	x0, #0x0
  445260:	b.ge	4452c0 <ferror@plt+0x43540>  // b.tcont
  445264:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  445268:	add	x0, x0, #0x2d8
  44526c:	bl	401d40 <gettext@plt>
  445270:	mov	x2, x0
  445274:	ldr	x1, [sp, #136]
  445278:	ldr	x0, [sp, #120]
  44527c:	sub	x0, x1, x0
  445280:	mov	x1, x0
  445284:	mov	x0, x2
  445288:	bl	46efd4 <warn@@Base>
  44528c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  445290:	add	x0, x0, #0x2a8
  445294:	bl	401d40 <gettext@plt>
  445298:	mov	x4, x0
  44529c:	ldr	x0, [sp, #72]
  4452a0:	ldr	x1, [sp, #56]
  4452a4:	ldr	x2, [sp, #64]
  4452a8:	mov	x3, x2
  4452ac:	mov	x2, x1
  4452b0:	mov	x1, x0
  4452b4:	mov	x0, x4
  4452b8:	bl	46efd4 <warn@@Base>
  4452bc:	b	44531c <ferror@plt+0x4359c>
  4452c0:	ldr	x0, [sp, #72]
  4452c4:	bl	441af8 <ferror@plt+0x3fd78>
  4452c8:	mov	x1, x0
  4452cc:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  4452d0:	add	x0, x0, #0x110
  4452d4:	bl	401cf0 <printf@plt>
  4452d8:	add	x0, sp, #0x38
  4452dc:	bl	441c14 <ferror@plt+0x3fe94>
  4452e0:	cmp	w0, #0x0
  4452e4:	b.ne	445308 <ferror@plt+0x43588>  // b.any
  4452e8:	str	wzr, [sp, #132]
  4452ec:	ldr	x0, [sp, #56]
  4452f0:	ldr	x1, [sp, #64]
  4452f4:	mov	x2, x1
  4452f8:	mov	x1, x0
  4452fc:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  445300:	add	x0, x0, #0x308
  445304:	bl	401cf0 <printf@plt>
  445308:	ldr	x0, [sp, #136]
  44530c:	add	x0, x0, #0xd
  445310:	ldr	x1, [sp, #112]
  445314:	cmp	x1, x0
  445318:	b.hi	4450bc <ferror@plt+0x4333c>  // b.pmore
  44531c:	ldr	x0, [sp, #120]
  445320:	bl	401c10 <free@plt>
  445324:	ldr	w0, [sp, #132]
  445328:	ldp	x29, x30, [sp], #144
  44532c:	ret
  445330:	stp	x29, x30, [sp, #-64]!
  445334:	mov	x29, sp
  445338:	str	x0, [sp, #24]
  44533c:	str	wzr, [sp, #44]
  445340:	mov	w0, #0x1                   	// #1
  445344:	str	w0, [sp, #40]
  445348:	str	xzr, [sp, #48]
  44534c:	ldr	x0, [sp, #24]
  445350:	ldr	x0, [x0, #112]
  445354:	str	x0, [sp, #56]
  445358:	b	44544c <ferror@plt+0x436cc>
  44535c:	ldr	x0, [sp, #56]
  445360:	ldr	w0, [x0, #4]
  445364:	cmp	w0, #0x7
  445368:	b.ne	4453b4 <ferror@plt+0x43634>  // b.any
  44536c:	ldr	x0, [sp, #56]
  445370:	ldr	x0, [x0, #24]
  445374:	mov	x2, x0
  445378:	ldr	x0, [sp, #56]
  44537c:	ldr	x1, [x0, #32]
  445380:	ldr	x0, [sp, #56]
  445384:	ldr	x0, [x0, #48]
  445388:	mov	x4, x0
  44538c:	mov	x3, x1
  445390:	ldr	x1, [sp, #56]
  445394:	ldr	x0, [sp, #24]
  445398:	bl	444904 <ferror@plt+0x42b84>
  44539c:	cmp	w0, #0x0
  4453a0:	b.ne	4453a8 <ferror@plt+0x43628>  // b.any
  4453a4:	str	wzr, [sp, #40]
  4453a8:	ldr	w0, [sp, #44]
  4453ac:	add	w0, w0, #0x1
  4453b0:	str	w0, [sp, #44]
  4453b4:	ldr	x0, [sp, #24]
  4453b8:	ldrh	w0, [x0, #82]
  4453bc:	cmp	w0, #0x24
  4453c0:	b.eq	4453e8 <ferror@plt+0x43668>  // b.none
  4453c4:	ldr	x0, [sp, #24]
  4453c8:	ldrh	w0, [x0, #82]
  4453cc:	cmp	w0, #0x57
  4453d0:	b.eq	4453e8 <ferror@plt+0x43668>  // b.none
  4453d4:	ldr	x0, [sp, #24]
  4453d8:	ldrh	w1, [x0, #82]
  4453dc:	mov	w0, #0x9080                	// #36992
  4453e0:	cmp	w1, w0
  4453e4:	b.ne	445434 <ferror@plt+0x436b4>  // b.any
  4453e8:	ldr	x0, [sp, #56]
  4453ec:	ldr	w1, [x0, #4]
  4453f0:	mov	w0, #0xa0000000            	// #-1610612736
  4453f4:	cmp	w1, w0
  4453f8:	b.ne	445434 <ferror@plt+0x436b4>  // b.any
  4453fc:	ldr	x0, [sp, #56]
  445400:	ldr	x0, [x0, #24]
  445404:	mov	x1, x0
  445408:	ldr	x0, [sp, #56]
  44540c:	ldr	x0, [x0, #32]
  445410:	mov	x2, x0
  445414:	ldr	x0, [sp, #24]
  445418:	bl	445018 <ferror@plt+0x43298>
  44541c:	cmp	w0, #0x0
  445420:	b.ne	445428 <ferror@plt+0x436a8>  // b.any
  445424:	str	wzr, [sp, #40]
  445428:	ldr	w0, [sp, #44]
  44542c:	add	w0, w0, #0x1
  445430:	str	w0, [sp, #44]
  445434:	ldr	x0, [sp, #48]
  445438:	add	x0, x0, #0x1
  44543c:	str	x0, [sp, #48]
  445440:	ldr	x0, [sp, #56]
  445444:	add	x0, x0, #0x50
  445448:	str	x0, [sp, #56]
  44544c:	ldr	x0, [sp, #24]
  445450:	ldr	w0, [x0, #100]
  445454:	mov	w0, w0
  445458:	ldr	x1, [sp, #48]
  44545c:	cmp	x1, x0
  445460:	b.cs	445470 <ferror@plt+0x436f0>  // b.hs, b.nlast
  445464:	ldr	x0, [sp, #56]
  445468:	cmp	x0, #0x0
  44546c:	b.ne	44535c <ferror@plt+0x435dc>  // b.any
  445470:	ldr	w0, [sp, #44]
  445474:	cmp	w0, #0x0
  445478:	b.ne	445488 <ferror@plt+0x43708>  // b.any
  44547c:	ldr	x0, [sp, #24]
  445480:	bl	444f54 <ferror@plt+0x431d4>
  445484:	b	44548c <ferror@plt+0x4370c>
  445488:	ldr	w0, [sp, #40]
  44548c:	ldp	x29, x30, [sp], #64
  445490:	ret
  445494:	stp	x29, x30, [sp, #-32]!
  445498:	mov	x29, sp
  44549c:	str	x0, [sp, #24]
  4454a0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4454a4:	add	x0, x0, #0x960
  4454a8:	ldr	w0, [x0]
  4454ac:	cmp	w0, #0x0
  4454b0:	b.ne	4454bc <ferror@plt+0x4373c>  // b.any
  4454b4:	mov	w0, #0x1                   	// #1
  4454b8:	b	445508 <ferror@plt+0x43788>
  4454bc:	ldr	x0, [sp, #24]
  4454c0:	ldrh	w0, [x0, #80]
  4454c4:	cmp	w0, #0x4
  4454c8:	b.eq	4454d8 <ferror@plt+0x43758>  // b.none
  4454cc:	ldr	x0, [sp, #24]
  4454d0:	bl	445330 <ferror@plt+0x435b0>
  4454d4:	b	445508 <ferror@plt+0x43788>
  4454d8:	ldr	x0, [sp, #24]
  4454dc:	ldr	w0, [x0, #92]
  4454e0:	cmp	w0, #0x0
  4454e4:	b.eq	4454f4 <ferror@plt+0x43774>  // b.none
  4454e8:	ldr	x0, [sp, #24]
  4454ec:	bl	444f54 <ferror@plt+0x431d4>
  4454f0:	b	445508 <ferror@plt+0x43788>
  4454f4:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  4454f8:	add	x0, x0, #0x338
  4454fc:	bl	401d40 <gettext@plt>
  445500:	bl	401cf0 <printf@plt>
  445504:	mov	w0, #0x1                   	// #1
  445508:	ldp	x29, x30, [sp], #32
  44550c:	ret
  445510:	stp	x29, x30, [sp, #-32]!
  445514:	mov	x29, sp
  445518:	str	x0, [sp, #24]
  44551c:	str	x1, [sp, #16]
  445520:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  445524:	add	x0, x0, #0x368
  445528:	bl	401d40 <gettext@plt>
  44552c:	ldr	x1, [sp, #24]
  445530:	bl	401cf0 <printf@plt>
  445534:	ldr	x1, [sp, #16]
  445538:	ldr	x0, [sp, #24]
  44553c:	sub	x0, x1, x0
  445540:	mov	x1, x0
  445544:	ldr	x0, [sp, #24]
  445548:	bl	401980 <strnlen@plt>
  44554c:	mov	x1, x0
  445550:	ldr	x0, [sp, #24]
  445554:	add	x0, x0, x1
  445558:	str	x0, [sp, #24]
  44555c:	ldr	x1, [sp, #16]
  445560:	ldr	x0, [sp, #24]
  445564:	bl	43a734 <ferror@plt+0x389b4>
  445568:	ldr	x0, [sp, #16]
  44556c:	ldp	x29, x30, [sp], #32
  445570:	ret
  445574:	stp	x29, x30, [sp, #-48]!
  445578:	mov	x29, sp
  44557c:	str	x0, [sp, #40]
  445580:	str	w1, [sp, #36]
  445584:	str	x2, [sp, #24]
  445588:	ldr	w0, [sp, #36]
  44558c:	cmp	w0, #0x0
  445590:	b.ne	44559c <ferror@plt+0x4381c>  // b.any
  445594:	ldr	x0, [sp, #24]
  445598:	b	4455ac <ferror@plt+0x4382c>
  44559c:	ldr	w0, [sp, #36]
  4455a0:	ldr	x2, [sp, #24]
  4455a4:	ldr	x1, [sp, #40]
  4455a8:	bl	437184 <ferror@plt+0x35404>
  4455ac:	ldp	x29, x30, [sp], #48
  4455b0:	ret
  4455b4:	stp	x29, x30, [sp, #-32]!
  4455b8:	mov	x29, sp
  4455bc:	str	x0, [sp, #24]
  4455c0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4455c4:	add	x0, x0, #0x95c
  4455c8:	ldr	w0, [x0]
  4455cc:	cmp	w0, #0x0
  4455d0:	b.ne	4455dc <ferror@plt+0x4385c>  // b.any
  4455d4:	mov	w0, #0x1                   	// #1
  4455d8:	b	445868 <ferror@plt+0x43ae8>
  4455dc:	ldr	x0, [sp, #24]
  4455e0:	ldrh	w0, [x0, #82]
  4455e4:	mov	w1, #0xa390                	// #41872
  4455e8:	cmp	w0, w1
  4455ec:	b.eq	4457cc <ferror@plt+0x43a4c>  // b.none
  4455f0:	mov	w1, #0xa390                	// #41872
  4455f4:	cmp	w0, w1
  4455f8:	b.gt	445840 <ferror@plt+0x43ac0>
  4455fc:	cmp	w0, #0xf3
  445600:	b.eq	445770 <ferror@plt+0x439f0>  // b.none
  445604:	cmp	w0, #0xf3
  445608:	b.gt	445840 <ferror@plt+0x43ac0>
  44560c:	cmp	w0, #0xc3
  445610:	b.eq	4456e0 <ferror@plt+0x43960>  // b.none
  445614:	cmp	w0, #0xc3
  445618:	b.gt	445840 <ferror@plt+0x43ac0>
  44561c:	cmp	w0, #0xa7
  445620:	b.eq	44579c <ferror@plt+0x43a1c>  // b.none
  445624:	cmp	w0, #0xa7
  445628:	b.gt	445840 <ferror@plt+0x43ac0>
  44562c:	cmp	w0, #0x8c
  445630:	b.eq	445814 <ferror@plt+0x43a94>  // b.none
  445634:	cmp	w0, #0x8c
  445638:	b.gt	445840 <ferror@plt+0x43ac0>
  44563c:	cmp	w0, #0x69
  445640:	b.eq	445744 <ferror@plt+0x439c4>  // b.none
  445644:	cmp	w0, #0x69
  445648:	b.gt	445840 <ferror@plt+0x43ac0>
  44564c:	cmp	w0, #0x5d
  445650:	b.eq	4456e0 <ferror@plt+0x43960>  // b.none
  445654:	cmp	w0, #0x5d
  445658:	b.gt	445840 <ferror@plt+0x43ac0>
  44565c:	cmp	w0, #0x2d
  445660:	b.eq	4456e0 <ferror@plt+0x43960>  // b.none
  445664:	cmp	w0, #0x2d
  445668:	b.gt	445840 <ferror@plt+0x43ac0>
  44566c:	cmp	w0, #0x2b
  445670:	b.eq	4457f0 <ferror@plt+0x43a70>  // b.none
  445674:	cmp	w0, #0x2b
  445678:	b.gt	445840 <ferror@plt+0x43ac0>
  44567c:	cmp	w0, #0x28
  445680:	b.eq	44570c <ferror@plt+0x4398c>  // b.none
  445684:	cmp	w0, #0x28
  445688:	b.gt	445840 <ferror@plt+0x43ac0>
  44568c:	cmp	w0, #0x16
  445690:	b.eq	4457cc <ferror@plt+0x43a4c>  // b.none
  445694:	cmp	w0, #0x16
  445698:	b.gt	445840 <ferror@plt+0x43ac0>
  44569c:	cmp	w0, #0x15
  4456a0:	b.gt	445840 <ferror@plt+0x43ac0>
  4456a4:	cmp	w0, #0x14
  4456a8:	b.ge	4457a8 <ferror@plt+0x43a28>  // b.tcont
  4456ac:	cmp	w0, #0x12
  4456b0:	b.eq	4457f0 <ferror@plt+0x43a70>  // b.none
  4456b4:	cmp	w0, #0x12
  4456b8:	b.gt	445840 <ferror@plt+0x43ac0>
  4456bc:	cmp	w0, #0xa
  4456c0:	b.eq	445738 <ferror@plt+0x439b8>  // b.none
  4456c4:	cmp	w0, #0xa
  4456c8:	b.gt	445840 <ferror@plt+0x43ac0>
  4456cc:	cmp	w0, #0x2
  4456d0:	b.eq	4457f0 <ferror@plt+0x43a70>  // b.none
  4456d4:	cmp	w0, #0x8
  4456d8:	b.eq	445738 <ferror@plt+0x439b8>  // b.none
  4456dc:	b	445840 <ferror@plt+0x43ac0>
  4456e0:	adrp	x0, 445000 <ferror@plt+0x43280>
  4456e4:	add	x4, x0, #0x574
  4456e8:	adrp	x0, 437000 <ferror@plt+0x35280>
  4456ec:	add	x3, x0, #0x318
  4456f0:	mov	w2, #0x1                   	// #1
  4456f4:	movk	w2, #0x7000, lsl #16
  4456f8:	adrp	x0, 48f000 <warn@@Base+0x2002c>
  4456fc:	add	x1, x0, #0x208
  445700:	ldr	x0, [sp, #24]
  445704:	bl	43b270 <ferror@plt+0x394f0>
  445708:	b	445868 <ferror@plt+0x43ae8>
  44570c:	adrp	x0, 445000 <ferror@plt+0x43280>
  445710:	add	x4, x0, #0x574
  445714:	adrp	x0, 437000 <ferror@plt+0x35280>
  445718:	add	x3, x0, #0xe00
  44571c:	mov	w2, #0x3                   	// #3
  445720:	movk	w2, #0x7000, lsl #16
  445724:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  445728:	add	x1, x0, #0x388
  44572c:	ldr	x0, [sp, #24]
  445730:	bl	43b270 <ferror@plt+0x394f0>
  445734:	b	445868 <ferror@plt+0x43ae8>
  445738:	ldr	x0, [sp, #24]
  44573c:	bl	43c568 <ferror@plt+0x3a7e8>
  445740:	b	445868 <ferror@plt+0x43ae8>
  445744:	adrp	x0, 43a000 <ferror@plt+0x38280>
  445748:	add	x4, x0, #0xe00
  44574c:	adrp	x0, 43a000 <ferror@plt+0x38280>
  445750:	add	x3, x0, #0x8e4
  445754:	mov	w2, #0x3                   	// #3
  445758:	movk	w2, #0x7000, lsl #16
  44575c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  445760:	add	x1, x0, #0x390
  445764:	ldr	x0, [sp, #24]
  445768:	bl	43b270 <ferror@plt+0x394f0>
  44576c:	b	445868 <ferror@plt+0x43ae8>
  445770:	adrp	x0, 445000 <ferror@plt+0x43280>
  445774:	add	x4, x0, #0x574
  445778:	adrp	x0, 43a000 <ferror@plt+0x38280>
  44577c:	add	x3, x0, #0xf04
  445780:	mov	w2, #0x3                   	// #3
  445784:	movk	w2, #0x7000, lsl #16
  445788:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  44578c:	add	x1, x0, #0x398
  445790:	ldr	x0, [sp, #24]
  445794:	bl	43b270 <ferror@plt+0x394f0>
  445798:	b	445868 <ferror@plt+0x43ae8>
  44579c:	ldr	x0, [sp, #24]
  4457a0:	bl	43f05c <ferror@plt+0x3d2dc>
  4457a4:	b	445868 <ferror@plt+0x43ae8>
  4457a8:	adrp	x0, 438000 <ferror@plt+0x36280>
  4457ac:	add	x4, x0, #0x930
  4457b0:	mov	x3, #0x0                   	// #0
  4457b4:	mov	w2, #0xfff5                	// #65525
  4457b8:	movk	w2, #0x6fff, lsl #16
  4457bc:	mov	x1, #0x0                   	// #0
  4457c0:	ldr	x0, [sp, #24]
  4457c4:	bl	43b270 <ferror@plt+0x394f0>
  4457c8:	b	445868 <ferror@plt+0x43ae8>
  4457cc:	adrp	x0, 438000 <ferror@plt+0x36280>
  4457d0:	add	x4, x0, #0xdd8
  4457d4:	mov	x3, #0x0                   	// #0
  4457d8:	mov	w2, #0xfff5                	// #65525
  4457dc:	movk	w2, #0x6fff, lsl #16
  4457e0:	mov	x1, #0x0                   	// #0
  4457e4:	ldr	x0, [sp, #24]
  4457e8:	bl	43b270 <ferror@plt+0x394f0>
  4457ec:	b	445868 <ferror@plt+0x43ae8>
  4457f0:	adrp	x0, 439000 <ferror@plt+0x37280>
  4457f4:	add	x4, x0, #0x6e4
  4457f8:	mov	x3, #0x0                   	// #0
  4457fc:	mov	w2, #0xfff5                	// #65525
  445800:	movk	w2, #0x6fff, lsl #16
  445804:	mov	x1, #0x0                   	// #0
  445808:	ldr	x0, [sp, #24]
  44580c:	bl	43b270 <ferror@plt+0x394f0>
  445810:	b	445868 <ferror@plt+0x43ae8>
  445814:	adrp	x0, 445000 <ferror@plt+0x43280>
  445818:	add	x4, x0, #0x574
  44581c:	adrp	x0, 439000 <ferror@plt+0x37280>
  445820:	add	x3, x0, #0xb64
  445824:	mov	w2, #0x3                   	// #3
  445828:	movk	w2, #0x7000, lsl #16
  44582c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  445830:	add	x1, x0, #0x3a0
  445834:	ldr	x0, [sp, #24]
  445838:	bl	43b270 <ferror@plt+0x394f0>
  44583c:	b	445868 <ferror@plt+0x43ae8>
  445840:	adrp	x0, 445000 <ferror@plt+0x43280>
  445844:	add	x4, x0, #0x574
  445848:	adrp	x0, 445000 <ferror@plt+0x43280>
  44584c:	add	x3, x0, #0x510
  445850:	mov	w2, #0xfff5                	// #65525
  445854:	movk	w2, #0x6fff, lsl #16
  445858:	adrp	x0, 49b000 <warn@@Base+0x2c02c>
  44585c:	add	x1, x0, #0x248
  445860:	ldr	x0, [sp, #24]
  445864:	bl	43b270 <ferror@plt+0x394f0>
  445868:	ldp	x29, x30, [sp], #32
  44586c:	ret
  445870:	stp	x29, x30, [sp, #-96]!
  445874:	mov	x29, sp
  445878:	str	x0, [sp, #24]
  44587c:	ldr	x0, [sp, #24]
  445880:	add	x4, x0, #0x18
  445884:	ldr	x0, [sp, #24]
  445888:	ldr	x0, [x0, #8]
  44588c:	mov	x3, x0
  445890:	mov	x2, #0x1                   	// #1
  445894:	mov	x1, #0x10                  	// #16
  445898:	mov	x0, x4
  44589c:	bl	401c00 <fread@plt>
  4458a0:	cmp	x0, #0x1
  4458a4:	b.eq	4458b0 <ferror@plt+0x43b30>  // b.none
  4458a8:	mov	w0, #0x0                   	// #0
  4458ac:	b	445e08 <ferror@plt+0x44088>
  4458b0:	ldr	x0, [sp, #24]
  4458b4:	ldrb	w0, [x0, #29]
  4458b8:	cmp	w0, #0x2
  4458bc:	b.eq	4458ec <ferror@plt+0x43b6c>  // b.none
  4458c0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4458c4:	add	x0, x0, #0x580
  4458c8:	adrp	x1, 46f000 <warn@@Base+0x2c>
  4458cc:	add	x1, x1, #0x3b0
  4458d0:	str	x1, [x0]
  4458d4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4458d8:	add	x0, x0, #0x588
  4458dc:	adrp	x1, 46f000 <warn@@Base+0x2c>
  4458e0:	add	x1, x1, #0xd4
  4458e4:	str	x1, [x0]
  4458e8:	b	445918 <ferror@plt+0x43b98>
  4458ec:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4458f0:	add	x0, x0, #0x580
  4458f4:	adrp	x1, 46f000 <warn@@Base+0x2c>
  4458f8:	add	x1, x1, #0x7ac
  4458fc:	str	x1, [x0]
  445900:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445904:	add	x0, x0, #0x588
  445908:	adrp	x1, 46f000 <warn@@Base+0x2c>
  44590c:	add	x1, x1, #0x22c
  445910:	str	x1, [x0]
  445914:	nop
  445918:	ldr	x0, [sp, #24]
  44591c:	ldrb	w0, [x0, #28]
  445920:	cmp	w0, #0x2
  445924:	cset	w0, ne  // ne = any
  445928:	and	w0, w0, #0xff
  44592c:	mov	w1, w0
  445930:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  445934:	add	x0, x0, #0x968
  445938:	str	w1, [x0]
  44593c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  445940:	add	x0, x0, #0x968
  445944:	ldr	w0, [x0]
  445948:	cmp	w0, #0x0
  44594c:	b.eq	445b8c <ferror@plt+0x43e0c>  // b.none
  445950:	ldr	x0, [sp, #24]
  445954:	ldr	x1, [x0, #8]
  445958:	add	x0, sp, #0x20
  44595c:	add	x0, x0, #0x10
  445960:	mov	x3, x1
  445964:	mov	x2, #0x1                   	// #1
  445968:	mov	x1, #0x24                  	// #36
  44596c:	bl	401c00 <fread@plt>
  445970:	cmp	x0, #0x1
  445974:	b.eq	445980 <ferror@plt+0x43c00>  // b.none
  445978:	mov	w0, #0x0                   	// #0
  44597c:	b	445e08 <ferror@plt+0x44088>
  445980:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445984:	add	x0, x0, #0x580
  445988:	ldr	x2, [x0]
  44598c:	add	x0, sp, #0x20
  445990:	add	x0, x0, #0x10
  445994:	mov	w1, #0x2                   	// #2
  445998:	blr	x2
  44599c:	and	w1, w0, #0xffff
  4459a0:	ldr	x0, [sp, #24]
  4459a4:	strh	w1, [x0, #80]
  4459a8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4459ac:	add	x0, x0, #0x580
  4459b0:	ldr	x2, [x0]
  4459b4:	add	x0, sp, #0x20
  4459b8:	add	x0, x0, #0x12
  4459bc:	mov	w1, #0x2                   	// #2
  4459c0:	blr	x2
  4459c4:	and	w1, w0, #0xffff
  4459c8:	ldr	x0, [sp, #24]
  4459cc:	strh	w1, [x0, #82]
  4459d0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4459d4:	add	x0, x0, #0x580
  4459d8:	ldr	x2, [x0]
  4459dc:	add	x0, sp, #0x20
  4459e0:	add	x0, x0, #0x14
  4459e4:	mov	w1, #0x4                   	// #4
  4459e8:	blr	x2
  4459ec:	mov	x1, x0
  4459f0:	ldr	x0, [sp, #24]
  4459f4:	str	x1, [x0, #64]
  4459f8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4459fc:	add	x0, x0, #0x580
  445a00:	ldr	x2, [x0]
  445a04:	add	x0, sp, #0x20
  445a08:	add	x0, x0, #0x18
  445a0c:	mov	w1, #0x4                   	// #4
  445a10:	blr	x2
  445a14:	mov	x1, x0
  445a18:	ldr	x0, [sp, #24]
  445a1c:	str	x1, [x0, #40]
  445a20:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445a24:	add	x0, x0, #0x580
  445a28:	ldr	x2, [x0]
  445a2c:	add	x0, sp, #0x20
  445a30:	add	x0, x0, #0x1c
  445a34:	mov	w1, #0x4                   	// #4
  445a38:	blr	x2
  445a3c:	mov	x1, x0
  445a40:	ldr	x0, [sp, #24]
  445a44:	str	x1, [x0, #48]
  445a48:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445a4c:	add	x0, x0, #0x580
  445a50:	ldr	x2, [x0]
  445a54:	add	x0, sp, #0x20
  445a58:	add	x0, x0, #0x20
  445a5c:	mov	w1, #0x4                   	// #4
  445a60:	blr	x2
  445a64:	mov	x1, x0
  445a68:	ldr	x0, [sp, #24]
  445a6c:	str	x1, [x0, #56]
  445a70:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445a74:	add	x0, x0, #0x580
  445a78:	ldr	x2, [x0]
  445a7c:	add	x0, sp, #0x20
  445a80:	add	x0, x0, #0x24
  445a84:	mov	w1, #0x4                   	// #4
  445a88:	blr	x2
  445a8c:	mov	x1, x0
  445a90:	ldr	x0, [sp, #24]
  445a94:	str	x1, [x0, #72]
  445a98:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445a9c:	add	x0, x0, #0x580
  445aa0:	ldr	x2, [x0]
  445aa4:	add	x0, sp, #0x20
  445aa8:	add	x0, x0, #0x28
  445aac:	mov	w1, #0x2                   	// #2
  445ab0:	blr	x2
  445ab4:	mov	w1, w0
  445ab8:	ldr	x0, [sp, #24]
  445abc:	str	w1, [x0, #84]
  445ac0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445ac4:	add	x0, x0, #0x580
  445ac8:	ldr	x2, [x0]
  445acc:	add	x0, sp, #0x20
  445ad0:	add	x0, x0, #0x2a
  445ad4:	mov	w1, #0x2                   	// #2
  445ad8:	blr	x2
  445adc:	mov	w1, w0
  445ae0:	ldr	x0, [sp, #24]
  445ae4:	str	w1, [x0, #88]
  445ae8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445aec:	add	x0, x0, #0x580
  445af0:	ldr	x2, [x0]
  445af4:	add	x0, sp, #0x20
  445af8:	add	x0, x0, #0x2c
  445afc:	mov	w1, #0x2                   	// #2
  445b00:	blr	x2
  445b04:	mov	w1, w0
  445b08:	ldr	x0, [sp, #24]
  445b0c:	str	w1, [x0, #92]
  445b10:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445b14:	add	x0, x0, #0x580
  445b18:	ldr	x2, [x0]
  445b1c:	add	x0, sp, #0x20
  445b20:	add	x0, x0, #0x2e
  445b24:	mov	w1, #0x2                   	// #2
  445b28:	blr	x2
  445b2c:	mov	w1, w0
  445b30:	ldr	x0, [sp, #24]
  445b34:	str	w1, [x0, #96]
  445b38:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445b3c:	add	x0, x0, #0x580
  445b40:	ldr	x2, [x0]
  445b44:	add	x0, sp, #0x20
  445b48:	add	x0, x0, #0x30
  445b4c:	mov	w1, #0x2                   	// #2
  445b50:	blr	x2
  445b54:	mov	w1, w0
  445b58:	ldr	x0, [sp, #24]
  445b5c:	str	w1, [x0, #100]
  445b60:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445b64:	add	x0, x0, #0x580
  445b68:	ldr	x2, [x0]
  445b6c:	add	x0, sp, #0x20
  445b70:	add	x0, x0, #0x32
  445b74:	mov	w1, #0x2                   	// #2
  445b78:	blr	x2
  445b7c:	mov	w1, w0
  445b80:	ldr	x0, [sp, #24]
  445b84:	str	w1, [x0, #104]
  445b88:	b	445dc4 <ferror@plt+0x44044>
  445b8c:	ldr	x0, [sp, #24]
  445b90:	ldr	x1, [x0, #8]
  445b94:	add	x0, sp, #0x20
  445b98:	add	x0, x0, #0x10
  445b9c:	mov	x3, x1
  445ba0:	mov	x2, #0x1                   	// #1
  445ba4:	mov	x1, #0x30                  	// #48
  445ba8:	bl	401c00 <fread@plt>
  445bac:	cmp	x0, #0x1
  445bb0:	b.eq	445bbc <ferror@plt+0x43e3c>  // b.none
  445bb4:	mov	w0, #0x0                   	// #0
  445bb8:	b	445e08 <ferror@plt+0x44088>
  445bbc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445bc0:	add	x0, x0, #0x580
  445bc4:	ldr	x2, [x0]
  445bc8:	add	x0, sp, #0x20
  445bcc:	add	x0, x0, #0x10
  445bd0:	mov	w1, #0x2                   	// #2
  445bd4:	blr	x2
  445bd8:	and	w1, w0, #0xffff
  445bdc:	ldr	x0, [sp, #24]
  445be0:	strh	w1, [x0, #80]
  445be4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445be8:	add	x0, x0, #0x580
  445bec:	ldr	x2, [x0]
  445bf0:	add	x0, sp, #0x20
  445bf4:	add	x0, x0, #0x12
  445bf8:	mov	w1, #0x2                   	// #2
  445bfc:	blr	x2
  445c00:	and	w1, w0, #0xffff
  445c04:	ldr	x0, [sp, #24]
  445c08:	strh	w1, [x0, #82]
  445c0c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445c10:	add	x0, x0, #0x580
  445c14:	ldr	x2, [x0]
  445c18:	add	x0, sp, #0x20
  445c1c:	add	x0, x0, #0x14
  445c20:	mov	w1, #0x4                   	// #4
  445c24:	blr	x2
  445c28:	mov	x1, x0
  445c2c:	ldr	x0, [sp, #24]
  445c30:	str	x1, [x0, #64]
  445c34:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445c38:	add	x0, x0, #0x580
  445c3c:	ldr	x2, [x0]
  445c40:	add	x0, sp, #0x20
  445c44:	add	x0, x0, #0x18
  445c48:	mov	w1, #0x8                   	// #8
  445c4c:	blr	x2
  445c50:	mov	x1, x0
  445c54:	ldr	x0, [sp, #24]
  445c58:	str	x1, [x0, #40]
  445c5c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445c60:	add	x0, x0, #0x580
  445c64:	ldr	x2, [x0]
  445c68:	add	x0, sp, #0x20
  445c6c:	add	x0, x0, #0x20
  445c70:	mov	w1, #0x8                   	// #8
  445c74:	blr	x2
  445c78:	mov	x1, x0
  445c7c:	ldr	x0, [sp, #24]
  445c80:	str	x1, [x0, #48]
  445c84:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445c88:	add	x0, x0, #0x580
  445c8c:	ldr	x2, [x0]
  445c90:	add	x0, sp, #0x20
  445c94:	add	x0, x0, #0x28
  445c98:	mov	w1, #0x8                   	// #8
  445c9c:	blr	x2
  445ca0:	mov	x1, x0
  445ca4:	ldr	x0, [sp, #24]
  445ca8:	str	x1, [x0, #56]
  445cac:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445cb0:	add	x0, x0, #0x580
  445cb4:	ldr	x2, [x0]
  445cb8:	add	x0, sp, #0x20
  445cbc:	add	x0, x0, #0x30
  445cc0:	mov	w1, #0x4                   	// #4
  445cc4:	blr	x2
  445cc8:	mov	x1, x0
  445ccc:	ldr	x0, [sp, #24]
  445cd0:	str	x1, [x0, #72]
  445cd4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445cd8:	add	x0, x0, #0x580
  445cdc:	ldr	x2, [x0]
  445ce0:	add	x0, sp, #0x20
  445ce4:	add	x0, x0, #0x34
  445ce8:	mov	w1, #0x2                   	// #2
  445cec:	blr	x2
  445cf0:	mov	w1, w0
  445cf4:	ldr	x0, [sp, #24]
  445cf8:	str	w1, [x0, #84]
  445cfc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445d00:	add	x0, x0, #0x580
  445d04:	ldr	x2, [x0]
  445d08:	add	x0, sp, #0x20
  445d0c:	add	x0, x0, #0x36
  445d10:	mov	w1, #0x2                   	// #2
  445d14:	blr	x2
  445d18:	mov	w1, w0
  445d1c:	ldr	x0, [sp, #24]
  445d20:	str	w1, [x0, #88]
  445d24:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445d28:	add	x0, x0, #0x580
  445d2c:	ldr	x2, [x0]
  445d30:	add	x0, sp, #0x20
  445d34:	add	x0, x0, #0x38
  445d38:	mov	w1, #0x2                   	// #2
  445d3c:	blr	x2
  445d40:	mov	w1, w0
  445d44:	ldr	x0, [sp, #24]
  445d48:	str	w1, [x0, #92]
  445d4c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445d50:	add	x0, x0, #0x580
  445d54:	ldr	x2, [x0]
  445d58:	add	x0, sp, #0x20
  445d5c:	add	x0, x0, #0x3a
  445d60:	mov	w1, #0x2                   	// #2
  445d64:	blr	x2
  445d68:	mov	w1, w0
  445d6c:	ldr	x0, [sp, #24]
  445d70:	str	w1, [x0, #96]
  445d74:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445d78:	add	x0, x0, #0x580
  445d7c:	ldr	x2, [x0]
  445d80:	add	x0, sp, #0x20
  445d84:	add	x0, x0, #0x3c
  445d88:	mov	w1, #0x2                   	// #2
  445d8c:	blr	x2
  445d90:	mov	w1, w0
  445d94:	ldr	x0, [sp, #24]
  445d98:	str	w1, [x0, #100]
  445d9c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  445da0:	add	x0, x0, #0x580
  445da4:	ldr	x2, [x0]
  445da8:	add	x0, sp, #0x20
  445dac:	add	x0, x0, #0x3e
  445db0:	mov	w1, #0x2                   	// #2
  445db4:	blr	x2
  445db8:	mov	w1, w0
  445dbc:	ldr	x0, [sp, #24]
  445dc0:	str	w1, [x0, #104]
  445dc4:	ldr	x0, [sp, #24]
  445dc8:	ldr	x0, [x0, #56]
  445dcc:	cmp	x0, #0x0
  445dd0:	b.eq	445e04 <ferror@plt+0x44084>  // b.none
  445dd4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  445dd8:	add	x0, x0, #0x968
  445ddc:	ldr	w0, [x0]
  445de0:	cmp	w0, #0x0
  445de4:	b.eq	445df8 <ferror@plt+0x44078>  // b.none
  445de8:	mov	w1, #0x1                   	// #1
  445dec:	ldr	x0, [sp, #24]
  445df0:	bl	41e75c <ferror@plt+0x1c9dc>
  445df4:	b	445e04 <ferror@plt+0x44084>
  445df8:	mov	w1, #0x1                   	// #1
  445dfc:	ldr	x0, [sp, #24]
  445e00:	bl	41ec80 <ferror@plt+0x1cf00>
  445e04:	mov	w0, #0x1                   	// #1
  445e08:	ldp	x29, x30, [sp], #96
  445e0c:	ret
  445e10:	stp	x29, x30, [sp, #-32]!
  445e14:	mov	x29, sp
  445e18:	str	x0, [sp, #24]
  445e1c:	ldr	x0, [sp, #24]
  445e20:	cmp	x0, #0x0
  445e24:	b.eq	445e4c <ferror@plt+0x440cc>  // b.none
  445e28:	ldr	x0, [sp, #24]
  445e2c:	ldr	x0, [x0, #8]
  445e30:	cmp	x0, #0x0
  445e34:	b.eq	445e44 <ferror@plt+0x440c4>  // b.none
  445e38:	ldr	x0, [sp, #24]
  445e3c:	ldr	x0, [x0, #8]
  445e40:	bl	401a50 <fclose@plt>
  445e44:	ldr	x0, [sp, #24]
  445e48:	bl	401c10 <free@plt>
  445e4c:	nop
  445e50:	ldp	x29, x30, [sp], #32
  445e54:	ret
  445e58:	stp	x29, x30, [sp, #-32]!
  445e5c:	mov	x29, sp
  445e60:	str	x0, [sp, #24]
  445e64:	ldr	x0, [sp, #24]
  445e68:	bl	445e10 <ferror@plt+0x44090>
  445e6c:	nop
  445e70:	ldp	x29, x30, [sp], #32
  445e74:	ret
  445e78:	stp	x29, x30, [sp, #-176]!
  445e7c:	mov	x29, sp
  445e80:	str	x0, [sp, #24]
  445e84:	str	xzr, [sp, #168]
  445e88:	add	x0, sp, #0x20
  445e8c:	mov	x1, x0
  445e90:	ldr	x0, [sp, #24]
  445e94:	bl	474910 <warn@@Base+0x593c>
  445e98:	cmp	w0, #0x0
  445e9c:	b.lt	445f80 <ferror@plt+0x44200>  // b.tstop
  445ea0:	ldr	w0, [sp, #48]
  445ea4:	and	w0, w0, #0xf000
  445ea8:	cmp	w0, #0x8, lsl #12
  445eac:	b.ne	445f80 <ferror@plt+0x44200>  // b.any
  445eb0:	mov	x1, #0xa0                  	// #160
  445eb4:	mov	x0, #0x1                   	// #1
  445eb8:	bl	401ae0 <calloc@plt>
  445ebc:	str	x0, [sp, #168]
  445ec0:	ldr	x0, [sp, #168]
  445ec4:	cmp	x0, #0x0
  445ec8:	b.eq	445f88 <ferror@plt+0x44208>  // b.none
  445ecc:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  445ed0:	add	x1, x0, #0x3a8
  445ed4:	ldr	x0, [sp, #24]
  445ed8:	bl	401a60 <fopen@plt>
  445edc:	mov	x1, x0
  445ee0:	ldr	x0, [sp, #168]
  445ee4:	str	x1, [x0, #8]
  445ee8:	ldr	x0, [sp, #168]
  445eec:	ldr	x0, [x0, #8]
  445ef0:	cmp	x0, #0x0
  445ef4:	b.eq	445f90 <ferror@plt+0x44210>  // b.none
  445ef8:	ldr	x0, [sp, #80]
  445efc:	mov	x1, x0
  445f00:	ldr	x0, [sp, #168]
  445f04:	str	x1, [x0, #16]
  445f08:	ldr	x0, [sp, #168]
  445f0c:	ldr	x1, [sp, #24]
  445f10:	str	x1, [x0]
  445f14:	ldr	x0, [sp, #168]
  445f18:	bl	445870 <ferror@plt+0x43af0>
  445f1c:	cmp	w0, #0x0
  445f20:	b.eq	445f98 <ferror@plt+0x44218>  // b.none
  445f24:	ldr	x0, [sp, #168]
  445f28:	ldr	x0, [x0, #56]
  445f2c:	cmp	x0, #0x0
  445f30:	b.eq	445f78 <ferror@plt+0x441f8>  // b.none
  445f34:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  445f38:	add	x0, x0, #0x968
  445f3c:	ldr	w0, [x0]
  445f40:	cmp	w0, #0x0
  445f44:	b.eq	445f5c <ferror@plt+0x441dc>  // b.none
  445f48:	mov	w1, #0x0                   	// #0
  445f4c:	ldr	x0, [sp, #168]
  445f50:	bl	41e75c <ferror@plt+0x1c9dc>
  445f54:	str	w0, [sp, #164]
  445f58:	b	445f6c <ferror@plt+0x441ec>
  445f5c:	mov	w1, #0x0                   	// #0
  445f60:	ldr	x0, [sp, #168]
  445f64:	bl	41ec80 <ferror@plt+0x1cf00>
  445f68:	str	w0, [sp, #164]
  445f6c:	ldr	w0, [sp, #164]
  445f70:	cmp	w0, #0x0
  445f74:	b.eq	445fa0 <ferror@plt+0x44220>  // b.none
  445f78:	ldr	x0, [sp, #168]
  445f7c:	b	445fd8 <ferror@plt+0x44258>
  445f80:	nop
  445f84:	b	445fa4 <ferror@plt+0x44224>
  445f88:	nop
  445f8c:	b	445fa4 <ferror@plt+0x44224>
  445f90:	nop
  445f94:	b	445fa4 <ferror@plt+0x44224>
  445f98:	nop
  445f9c:	b	445fa4 <ferror@plt+0x44224>
  445fa0:	nop
  445fa4:	ldr	x0, [sp, #168]
  445fa8:	cmp	x0, #0x0
  445fac:	b.eq	445fd4 <ferror@plt+0x44254>  // b.none
  445fb0:	ldr	x0, [sp, #168]
  445fb4:	ldr	x0, [x0, #8]
  445fb8:	cmp	x0, #0x0
  445fbc:	b.eq	445fcc <ferror@plt+0x4424c>  // b.none
  445fc0:	ldr	x0, [sp, #168]
  445fc4:	ldr	x0, [x0, #8]
  445fc8:	bl	401a50 <fclose@plt>
  445fcc:	ldr	x0, [sp, #168]
  445fd0:	bl	401c10 <free@plt>
  445fd4:	mov	x0, #0x0                   	// #0
  445fd8:	ldp	x29, x30, [sp], #176
  445fdc:	ret
  445fe0:	stp	x29, x30, [sp, #-32]!
  445fe4:	mov	x29, sp
  445fe8:	str	x0, [sp, #24]
  445fec:	ldr	x0, [sp, #24]
  445ff0:	bl	445e78 <ferror@plt+0x440f8>
  445ff4:	ldp	x29, x30, [sp], #32
  445ff8:	ret
  445ffc:	stp	x29, x30, [sp, #-80]!
  446000:	mov	x29, sp
  446004:	str	x0, [sp, #24]
  446008:	mov	w0, #0x1                   	// #1
  44600c:	str	w0, [sp, #68]
  446010:	ldr	x0, [sp, #24]
  446014:	bl	445870 <ferror@plt+0x43af0>
  446018:	cmp	w0, #0x0
  44601c:	b.ne	44604c <ferror@plt+0x442cc>  // b.any
  446020:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446024:	add	x0, x0, #0x3b0
  446028:	bl	401d40 <gettext@plt>
  44602c:	mov	x2, x0
  446030:	ldr	x0, [sp, #24]
  446034:	ldr	x0, [x0]
  446038:	mov	x1, x0
  44603c:	mov	x0, x2
  446040:	bl	46eed4 <error@@Base>
  446044:	mov	w0, #0x0                   	// #0
  446048:	b	446668 <ferror@plt+0x448e8>
  44604c:	mov	w0, #0x10                  	// #16
  446050:	str	w0, [sp, #72]
  446054:	b	446068 <ferror@plt+0x442e8>
  446058:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  44605c:	add	x0, x0, #0x888
  446060:	ldr	w1, [sp, #72]
  446064:	str	xzr, [x0, x1, lsl #3]
  446068:	ldr	w0, [sp, #72]
  44606c:	sub	w1, w0, #0x1
  446070:	str	w1, [sp, #72]
  446074:	cmp	w0, #0x0
  446078:	b.ne	446058 <ferror@plt+0x442d8>  // b.any
  44607c:	mov	w0, #0x20                  	// #32
  446080:	str	w0, [sp, #72]
  446084:	b	446098 <ferror@plt+0x44318>
  446088:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  44608c:	add	x0, x0, #0x778
  446090:	ldr	w1, [sp, #72]
  446094:	str	xzr, [x0, x1, lsl #3]
  446098:	ldr	w0, [sp, #72]
  44609c:	sub	w1, w0, #0x1
  4460a0:	str	w1, [sp, #72]
  4460a4:	cmp	w0, #0x0
  4460a8:	b.ne	446088 <ferror@plt+0x44308>  // b.any
  4460ac:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4460b0:	add	x0, x0, #0x878
  4460b4:	str	xzr, [x0]
  4460b8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4460bc:	add	x0, x0, #0x880
  4460c0:	str	xzr, [x0]
  4460c4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4460c8:	add	x0, x0, #0x918
  4460cc:	ldr	w0, [x0]
  4460d0:	cmp	w0, #0x0
  4460d4:	b.eq	4460fc <ferror@plt+0x4437c>  // b.none
  4460d8:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  4460dc:	add	x0, x0, #0x3d0
  4460e0:	bl	401d40 <gettext@plt>
  4460e4:	mov	x2, x0
  4460e8:	ldr	x0, [sp, #24]
  4460ec:	ldr	x0, [x0]
  4460f0:	mov	x1, x0
  4460f4:	mov	x0, x2
  4460f8:	bl	401cf0 <printf@plt>
  4460fc:	ldr	x0, [sp, #24]
  446100:	ldr	w1, [x0, #152]
  446104:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446108:	add	x0, x0, #0x9a0
  44610c:	ldr	w0, [x0, #152]
  446110:	cmp	w1, w0
  446114:	b.ls	44613c <ferror@plt+0x443bc>  // b.plast
  446118:	ldr	x0, [sp, #24]
  44611c:	ldr	x3, [x0, #144]
  446120:	ldr	x0, [sp, #24]
  446124:	ldr	w0, [x0, #152]
  446128:	mov	w0, w0
  44612c:	mov	x2, x0
  446130:	mov	w1, #0x0                   	// #0
  446134:	mov	x0, x3
  446138:	bl	401ad0 <memset@plt>
  44613c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446140:	add	x0, x0, #0x9a0
  446144:	ldr	w0, [x0, #152]
  446148:	cmp	w0, #0x0
  44614c:	b.eq	4461e8 <ferror@plt+0x44468>  // b.none
  446150:	ldr	x0, [sp, #24]
  446154:	ldr	w0, [x0, #152]
  446158:	cmp	w0, #0x0
  44615c:	b.ne	44617c <ferror@plt+0x443fc>  // b.any
  446160:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446164:	add	x0, x0, #0x9a0
  446168:	ldr	w0, [x0, #152]
  44616c:	mov	w2, #0x0                   	// #0
  446170:	mov	w1, w0
  446174:	ldr	x0, [sp, #24]
  446178:	bl	41be78 <ferror@plt+0x1a0f8>
  44617c:	ldr	x0, [sp, #24]
  446180:	ldr	w1, [x0, #152]
  446184:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446188:	add	x0, x0, #0x9a0
  44618c:	ldr	w0, [x0, #152]
  446190:	cmp	w1, w0
  446194:	b.cs	4461b8 <ferror@plt+0x44438>  // b.hs, b.nlast
  446198:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44619c:	add	x3, x0, #0x28
  4461a0:	mov	w2, #0x4de4                	// #19940
  4461a4:	adrp	x0, 496000 <warn@@Base+0x2702c>
  4461a8:	add	x1, x0, #0x210
  4461ac:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  4461b0:	add	x0, x0, #0x3e0
  4461b4:	bl	401d00 <__assert_fail@plt>
  4461b8:	ldr	x0, [sp, #24]
  4461bc:	ldr	x3, [x0, #144]
  4461c0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4461c4:	add	x0, x0, #0x9a0
  4461c8:	ldr	x1, [x0, #144]
  4461cc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4461d0:	add	x0, x0, #0x9a0
  4461d4:	ldr	w0, [x0, #152]
  4461d8:	mov	w0, w0
  4461dc:	mov	x2, x0
  4461e0:	mov	x0, x3
  4461e4:	bl	401900 <memcpy@plt>
  4461e8:	ldr	x0, [sp, #24]
  4461ec:	bl	41c96c <ferror@plt+0x1abec>
  4461f0:	cmp	w0, #0x0
  4461f4:	b.ne	446200 <ferror@plt+0x44480>  // b.any
  4461f8:	mov	w0, #0x0                   	// #0
  4461fc:	b	446668 <ferror@plt+0x448e8>
  446200:	ldr	x0, [sp, #24]
  446204:	bl	420aa8 <ferror@plt+0x1ed28>
  446208:	cmp	w0, #0x0
  44620c:	b.ne	4462b4 <ferror@plt+0x44534>  // b.any
  446210:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446214:	add	x0, x0, #0x95c
  446218:	str	wzr, [x0]
  44621c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446220:	add	x0, x0, #0x95c
  446224:	ldr	w1, [x0]
  446228:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  44622c:	add	x0, x0, #0x948
  446230:	str	w1, [x0]
  446234:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446238:	add	x0, x0, #0x948
  44623c:	ldr	w1, [x0]
  446240:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446244:	add	x0, x0, #0x94c
  446248:	str	w1, [x0]
  44624c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446250:	add	x0, x0, #0x94c
  446254:	ldr	w1, [x0]
  446258:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  44625c:	add	x0, x0, #0x93c
  446260:	str	w1, [x0]
  446264:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446268:	add	x0, x0, #0x940
  44626c:	ldr	w0, [x0]
  446270:	cmp	w0, #0x0
  446274:	b.ne	4462b4 <ferror@plt+0x44534>  // b.any
  446278:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  44627c:	add	x0, x0, #0x928
  446280:	str	wzr, [x0]
  446284:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446288:	add	x0, x0, #0x928
  44628c:	ldr	w1, [x0]
  446290:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446294:	add	x0, x0, #0x924
  446298:	str	w1, [x0]
  44629c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4462a0:	add	x0, x0, #0x924
  4462a4:	ldr	w1, [x0]
  4462a8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4462ac:	add	x0, x0, #0x920
  4462b0:	str	w1, [x0]
  4462b4:	ldr	x0, [sp, #24]
  4462b8:	bl	422e50 <ferror@plt+0x210d0>
  4462bc:	cmp	w0, #0x0
  4462c0:	b.ne	4462d0 <ferror@plt+0x44550>  // b.any
  4462c4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4462c8:	add	x0, x0, #0x93c
  4462cc:	str	wzr, [x0]
  4462d0:	ldr	x0, [sp, #24]
  4462d4:	bl	41d654 <ferror@plt+0x1b8d4>
  4462d8:	cmp	w0, #0x0
  4462dc:	b.eq	4462ec <ferror@plt+0x4456c>  // b.none
  4462e0:	ldr	x0, [sp, #24]
  4462e4:	bl	42b5ec <ferror@plt+0x2986c>
  4462e8:	b	4462f0 <ferror@plt+0x44570>
  4462ec:	str	wzr, [sp, #68]
  4462f0:	ldr	x0, [sp, #24]
  4462f4:	bl	4241bc <ferror@plt+0x2243c>
  4462f8:	cmp	w0, #0x0
  4462fc:	b.ne	446304 <ferror@plt+0x44584>  // b.any
  446300:	str	wzr, [sp, #68]
  446304:	ldr	x0, [sp, #24]
  446308:	bl	42a60c <ferror@plt+0x2888c>
  44630c:	cmp	w0, #0x0
  446310:	b.ne	446318 <ferror@plt+0x44598>  // b.any
  446314:	str	wzr, [sp, #68]
  446318:	ldr	x0, [sp, #24]
  44631c:	bl	430284 <ferror@plt+0x2e504>
  446320:	cmp	w0, #0x0
  446324:	b.ne	44632c <ferror@plt+0x445ac>  // b.any
  446328:	str	wzr, [sp, #68]
  44632c:	ldr	x0, [sp, #24]
  446330:	bl	431b60 <ferror@plt+0x2fde0>
  446334:	cmp	w0, #0x0
  446338:	b.ne	446340 <ferror@plt+0x445c0>  // b.any
  44633c:	str	wzr, [sp, #68]
  446340:	ldr	x0, [sp, #24]
  446344:	bl	42d140 <ferror@plt+0x2b3c0>
  446348:	cmp	w0, #0x0
  44634c:	b.ne	446354 <ferror@plt+0x445d4>  // b.any
  446350:	str	wzr, [sp, #68]
  446354:	ldr	x0, [sp, #24]
  446358:	ldr	w0, [x0, #104]
  44635c:	cmp	w0, #0x0
  446360:	b.eq	446380 <ferror@plt+0x44600>  // b.none
  446364:	ldr	x0, [sp, #24]
  446368:	ldr	x0, [x0]
  44636c:	mov	x1, x0
  446370:	ldr	x0, [sp, #24]
  446374:	bl	46e444 <ferror@plt+0x6c6c4>
  446378:	str	w0, [sp, #76]
  44637c:	b	446384 <ferror@plt+0x44604>
  446380:	str	wzr, [sp, #76]
  446384:	ldr	x0, [sp, #24]
  446388:	bl	436e1c <ferror@plt+0x3509c>
  44638c:	cmp	w0, #0x0
  446390:	b.ne	446398 <ferror@plt+0x44618>  // b.any
  446394:	str	wzr, [sp, #68]
  446398:	ldr	w0, [sp, #76]
  44639c:	cmp	w0, #0x0
  4463a0:	b.eq	446404 <ferror@plt+0x44684>  // b.none
  4463a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4463a8:	add	x0, x0, #0x990
  4463ac:	ldr	x0, [x0]
  4463b0:	str	x0, [sp, #56]
  4463b4:	b	4463f8 <ferror@plt+0x44678>
  4463b8:	ldr	x0, [sp, #56]
  4463bc:	ldr	x0, [x0]
  4463c0:	bl	420aa8 <ferror@plt+0x1ed28>
  4463c4:	cmp	w0, #0x0
  4463c8:	b.ne	4463d4 <ferror@plt+0x44654>  // b.any
  4463cc:	str	wzr, [sp, #68]
  4463d0:	b	4463ec <ferror@plt+0x4466c>
  4463d4:	ldr	x0, [sp, #56]
  4463d8:	ldr	x0, [x0]
  4463dc:	bl	436e1c <ferror@plt+0x3509c>
  4463e0:	cmp	w0, #0x0
  4463e4:	b.ne	4463ec <ferror@plt+0x4466c>  // b.any
  4463e8:	str	wzr, [sp, #68]
  4463ec:	ldr	x0, [sp, #56]
  4463f0:	ldr	x0, [x0, #16]
  4463f4:	str	x0, [sp, #56]
  4463f8:	ldr	x0, [sp, #56]
  4463fc:	cmp	x0, #0x0
  446400:	b.ne	4463b8 <ferror@plt+0x44638>  // b.any
  446404:	ldr	x0, [sp, #24]
  446408:	bl	445494 <ferror@plt+0x43714>
  44640c:	cmp	w0, #0x0
  446410:	b.ne	446418 <ferror@plt+0x44698>  // b.any
  446414:	str	wzr, [sp, #68]
  446418:	ldr	x0, [sp, #24]
  44641c:	bl	43f184 <ferror@plt+0x3d404>
  446420:	cmp	w0, #0x0
  446424:	b.ne	44642c <ferror@plt+0x446ac>  // b.any
  446428:	str	wzr, [sp, #68]
  44642c:	ldr	x0, [sp, #24]
  446430:	bl	4455b4 <ferror@plt+0x43834>
  446434:	cmp	w0, #0x0
  446438:	b.ne	446440 <ferror@plt+0x446c0>  // b.any
  44643c:	str	wzr, [sp, #68]
  446440:	ldr	x0, [sp, #24]
  446444:	ldr	x0, [x0, #120]
  446448:	bl	401c10 <free@plt>
  44644c:	ldr	x0, [sp, #24]
  446450:	str	xzr, [x0, #120]
  446454:	ldr	x0, [sp, #24]
  446458:	ldr	x0, [x0, #112]
  44645c:	bl	401c10 <free@plt>
  446460:	ldr	x0, [sp, #24]
  446464:	str	xzr, [x0, #112]
  446468:	ldr	x0, [sp, #24]
  44646c:	ldr	x0, [x0, #128]
  446470:	bl	401c10 <free@plt>
  446474:	ldr	x0, [sp, #24]
  446478:	str	xzr, [x0, #128]
  44647c:	ldr	x0, [sp, #24]
  446480:	str	xzr, [x0, #136]
  446484:	ldr	x0, [sp, #24]
  446488:	ldr	x0, [x0, #144]
  44648c:	cmp	x0, #0x0
  446490:	b.eq	4464b0 <ferror@plt+0x44730>  // b.none
  446494:	ldr	x0, [sp, #24]
  446498:	ldr	x0, [x0, #144]
  44649c:	bl	401c10 <free@plt>
  4464a0:	ldr	x0, [sp, #24]
  4464a4:	str	xzr, [x0, #144]
  4464a8:	ldr	x0, [sp, #24]
  4464ac:	str	wzr, [x0, #152]
  4464b0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4464b4:	add	x0, x0, #0x740
  4464b8:	ldr	x0, [x0]
  4464bc:	cmp	x0, #0x0
  4464c0:	b.eq	4464ec <ferror@plt+0x4476c>  // b.none
  4464c4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4464c8:	add	x0, x0, #0x740
  4464cc:	ldr	x0, [x0]
  4464d0:	bl	401c10 <free@plt>
  4464d4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4464d8:	add	x0, x0, #0x740
  4464dc:	str	xzr, [x0]
  4464e0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4464e4:	add	x0, x0, #0x748
  4464e8:	str	xzr, [x0]
  4464ec:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4464f0:	add	x0, x0, #0x758
  4464f4:	ldr	x0, [x0]
  4464f8:	cmp	x0, #0x0
  4464fc:	b.eq	446528 <ferror@plt+0x447a8>  // b.none
  446500:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446504:	add	x0, x0, #0x758
  446508:	ldr	x0, [x0]
  44650c:	bl	401c10 <free@plt>
  446510:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446514:	add	x0, x0, #0x758
  446518:	str	xzr, [x0]
  44651c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446520:	add	x0, x0, #0x750
  446524:	str	xzr, [x0]
  446528:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  44652c:	add	x0, x0, #0x760
  446530:	ldr	x0, [x0]
  446534:	cmp	x0, #0x0
  446538:	b.eq	446558 <ferror@plt+0x447d8>  // b.none
  44653c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446540:	add	x0, x0, #0x760
  446544:	ldr	x0, [x0]
  446548:	bl	401c10 <free@plt>
  44654c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446550:	add	x0, x0, #0x760
  446554:	str	xzr, [x0]
  446558:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  44655c:	add	x0, x0, #0x908
  446560:	ldr	x0, [x0]
  446564:	cmp	x0, #0x0
  446568:	b.eq	446588 <ferror@plt+0x44808>  // b.none
  44656c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446570:	add	x0, x0, #0x908
  446574:	ldr	x0, [x0]
  446578:	bl	401c10 <free@plt>
  44657c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446580:	add	x0, x0, #0x908
  446584:	str	xzr, [x0]
  446588:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  44658c:	add	x0, x0, #0x998
  446590:	ldr	x0, [x0]
  446594:	cmp	x0, #0x0
  446598:	b.eq	4465b8 <ferror@plt+0x44838>  // b.none
  44659c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4465a0:	add	x0, x0, #0x998
  4465a4:	ldr	x0, [x0]
  4465a8:	bl	401c10 <free@plt>
  4465ac:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4465b0:	add	x0, x0, #0x998
  4465b4:	str	xzr, [x0]
  4465b8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4465bc:	add	x0, x0, #0x990
  4465c0:	ldr	x0, [x0]
  4465c4:	cmp	x0, #0x0
  4465c8:	b.eq	446660 <ferror@plt+0x448e0>  // b.none
  4465cc:	str	wzr, [sp, #72]
  4465d0:	b	44662c <ferror@plt+0x448ac>
  4465d4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4465d8:	add	x0, x0, #0x990
  4465dc:	ldr	x1, [x0]
  4465e0:	ldr	w0, [sp, #72]
  4465e4:	lsl	x0, x0, #4
  4465e8:	add	x0, x1, x0
  4465ec:	ldr	x0, [x0]
  4465f0:	str	x0, [sp, #48]
  4465f4:	b	446614 <ferror@plt+0x44894>
  4465f8:	ldr	x0, [sp, #48]
  4465fc:	ldr	x0, [x0]
  446600:	str	x0, [sp, #40]
  446604:	ldr	x0, [sp, #48]
  446608:	bl	401c10 <free@plt>
  44660c:	ldr	x0, [sp, #40]
  446610:	str	x0, [sp, #48]
  446614:	ldr	x0, [sp, #48]
  446618:	cmp	x0, #0x0
  44661c:	b.ne	4465f8 <ferror@plt+0x44878>  // b.any
  446620:	ldr	w0, [sp, #72]
  446624:	add	w0, w0, #0x1
  446628:	str	w0, [sp, #72]
  44662c:	ldr	w1, [sp, #72]
  446630:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446634:	add	x0, x0, #0x988
  446638:	ldr	x0, [x0]
  44663c:	cmp	x1, x0
  446640:	b.cc	4465d4 <ferror@plt+0x44854>  // b.lo, b.ul, b.last
  446644:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446648:	add	x0, x0, #0x990
  44664c:	ldr	x0, [x0]
  446650:	bl	401c10 <free@plt>
  446654:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446658:	add	x0, x0, #0x990
  44665c:	str	xzr, [x0]
  446660:	bl	46e78c <ferror@plt+0x6ca0c>
  446664:	ldr	w0, [sp, #68]
  446668:	ldp	x29, x30, [sp], #80
  44666c:	ret
  446670:	sub	sp, sp, #0x250
  446674:	stp	x29, x30, [sp]
  446678:	mov	x29, sp
  44667c:	str	x0, [sp, #24]
  446680:	str	w1, [sp, #20]
  446684:	mov	w0, #0x1                   	// #1
  446688:	str	w0, [sp, #588]
  44668c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446690:	add	x0, x0, #0x918
  446694:	mov	w1, #0x1                   	// #1
  446698:	str	w1, [x0]
  44669c:	str	xzr, [sp, #344]
  4466a0:	str	xzr, [sp, #352]
  4466a4:	str	xzr, [sp, #368]
  4466a8:	str	xzr, [sp, #376]
  4466ac:	str	xzr, [sp, #392]
  4466b0:	str	xzr, [sp, #192]
  4466b4:	str	xzr, [sp, #200]
  4466b8:	str	xzr, [sp, #216]
  4466bc:	str	xzr, [sp, #224]
  4466c0:	str	xzr, [sp, #240]
  4466c4:	ldr	x0, [sp, #24]
  4466c8:	ldr	x1, [x0]
  4466cc:	ldr	x0, [sp, #24]
  4466d0:	ldr	x2, [x0, #8]
  4466d4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4466d8:	add	x0, x0, #0x964
  4466dc:	ldr	w3, [x0]
  4466e0:	add	x0, sp, #0x158
  4466e4:	mov	w4, w3
  4466e8:	ldr	w3, [sp, #20]
  4466ec:	bl	47040c <warn@@Base+0x1438>
  4466f0:	cmp	w0, #0x0
  4466f4:	b.eq	446700 <ferror@plt+0x44980>  // b.none
  4466f8:	str	wzr, [sp, #588]
  4466fc:	b	446f2c <ferror@plt+0x451ac>
  446700:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446704:	add	x0, x0, #0x964
  446708:	ldr	w0, [x0]
  44670c:	cmp	w0, #0x0
  446710:	b.eq	446b4c <ferror@plt+0x44dcc>  // b.none
  446714:	ldr	x0, [sp, #376]
  446718:	cmp	x0, #0x0
  44671c:	b.ne	446748 <ferror@plt+0x449c8>  // b.any
  446720:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446724:	add	x0, x0, #0x418
  446728:	bl	401d40 <gettext@plt>
  44672c:	mov	x2, x0
  446730:	ldr	x0, [sp, #24]
  446734:	ldr	x0, [x0]
  446738:	mov	x1, x0
  44673c:	mov	x0, x2
  446740:	bl	46eed4 <error@@Base>
  446744:	b	446a14 <ferror@plt+0x44c94>
  446748:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  44674c:	add	x0, x0, #0x448
  446750:	bl	401d40 <gettext@plt>
  446754:	mov	x4, x0
  446758:	ldr	x0, [sp, #24]
  44675c:	ldr	x0, [x0]
  446760:	ldr	x1, [sp, #360]
  446764:	ldr	x2, [sp, #384]
  446768:	mov	x3, x2
  44676c:	mov	x2, x1
  446770:	mov	x1, x0
  446774:	mov	x0, x4
  446778:	bl	401cf0 <printf@plt>
  44677c:	ldr	x0, [sp, #24]
  446780:	ldr	x0, [x0, #8]
  446784:	bl	4019b0 <ftell@plt>
  446788:	str	x0, [sp, #560]
  44678c:	str	xzr, [sp, #568]
  446790:	ldr	x0, [sp, #568]
  446794:	str	x0, [sp, #576]
  446798:	b	44692c <ferror@plt+0x44bac>
  44679c:	ldr	x0, [sp, #576]
  4467a0:	cmp	x0, #0x0
  4467a4:	b.eq	4467e8 <ferror@plt+0x44a68>  // b.none
  4467a8:	ldr	x0, [sp, #576]
  4467ac:	cmp	x0, #0x0
  4467b0:	b.eq	446878 <ferror@plt+0x44af8>  // b.none
  4467b4:	ldr	x1, [sp, #368]
  4467b8:	ldr	x0, [sp, #576]
  4467bc:	lsl	x0, x0, #3
  4467c0:	add	x0, x1, x0
  4467c4:	ldr	x1, [x0]
  4467c8:	ldr	x2, [sp, #368]
  4467cc:	ldr	x0, [sp, #576]
  4467d0:	lsl	x0, x0, #3
  4467d4:	sub	x0, x0, #0x8
  4467d8:	add	x0, x2, x0
  4467dc:	ldr	x0, [x0]
  4467e0:	cmp	x1, x0
  4467e4:	b.eq	446878 <ferror@plt+0x44af8>  // b.none
  4467e8:	ldr	x1, [sp, #368]
  4467ec:	ldr	x0, [sp, #576]
  4467f0:	lsl	x0, x0, #3
  4467f4:	add	x0, x1, x0
  4467f8:	ldr	x1, [x0]
  4467fc:	add	x2, sp, #0xc0
  446800:	add	x0, sp, #0x158
  446804:	bl	470c70 <warn@@Base+0x1c9c>
  446808:	str	x0, [sp, #552]
  44680c:	ldr	x0, [sp, #552]
  446810:	cmp	x0, #0x0
  446814:	b.eq	446878 <ferror@plt+0x44af8>  // b.none
  446818:	add	x1, sp, #0xc0
  44681c:	add	x0, sp, #0x158
  446820:	ldr	x2, [sp, #552]
  446824:	bl	470d90 <warn@@Base+0x1dbc>
  446828:	str	x0, [sp, #544]
  44682c:	ldr	x0, [sp, #544]
  446830:	cmp	x0, #0x0
  446834:	b.eq	446878 <ferror@plt+0x44af8>  // b.none
  446838:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  44683c:	add	x0, x0, #0x490
  446840:	bl	401d40 <gettext@plt>
  446844:	ldr	x1, [sp, #544]
  446848:	bl	401cf0 <printf@plt>
  44684c:	ldr	x1, [sp, #368]
  446850:	ldr	x0, [sp, #576]
  446854:	lsl	x0, x0, #3
  446858:	add	x0, x1, x0
  44685c:	ldr	x0, [x0]
  446860:	mov	w1, #0x4                   	// #4
  446864:	bl	40ea20 <ferror@plt+0xcca0>
  446868:	mov	w0, #0xa                   	// #10
  44686c:	bl	401d20 <putchar@plt>
  446870:	ldr	x0, [sp, #544]
  446874:	bl	401c10 <free@plt>
  446878:	ldr	x0, [sp, #384]
  44687c:	ldr	x1, [sp, #568]
  446880:	cmp	x1, x0
  446884:	b.cc	4468b4 <ferror@plt+0x44b34>  // b.lo, b.ul, b.last
  446888:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  44688c:	add	x0, x0, #0x4b8
  446890:	bl	401d40 <gettext@plt>
  446894:	mov	x2, x0
  446898:	ldr	x0, [sp, #24]
  44689c:	ldr	x0, [x0]
  4468a0:	mov	x1, x0
  4468a4:	mov	x0, x2
  4468a8:	bl	46eed4 <error@@Base>
  4468ac:	str	wzr, [sp, #588]
  4468b0:	b	44693c <ferror@plt+0x44bbc>
  4468b4:	ldr	x0, [sp, #384]
  4468b8:	mov	w1, w0
  4468bc:	ldr	x0, [sp, #568]
  4468c0:	sub	w0, w1, w0
  4468c4:	mov	w3, w0
  4468c8:	ldr	x1, [sp, #376]
  4468cc:	ldr	x0, [sp, #568]
  4468d0:	add	x0, x1, x0
  4468d4:	mov	x2, x0
  4468d8:	mov	w1, w3
  4468dc:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  4468e0:	add	x0, x0, #0x500
  4468e4:	bl	401cf0 <printf@plt>
  4468e8:	ldr	x1, [sp, #376]
  4468ec:	ldr	x0, [sp, #568]
  4468f0:	add	x2, x1, x0
  4468f4:	ldr	x1, [sp, #384]
  4468f8:	ldr	x0, [sp, #568]
  4468fc:	sub	x0, x1, x0
  446900:	mov	x1, x0
  446904:	mov	x0, x2
  446908:	bl	401980 <strnlen@plt>
  44690c:	mov	x1, x0
  446910:	ldr	x0, [sp, #568]
  446914:	add	x0, x1, x0
  446918:	add	x0, x0, #0x1
  44691c:	str	x0, [sp, #568]
  446920:	ldr	x0, [sp, #576]
  446924:	add	x0, x0, #0x1
  446928:	str	x0, [sp, #576]
  44692c:	ldr	x0, [sp, #360]
  446930:	ldr	x1, [sp, #576]
  446934:	cmp	x1, x0
  446938:	b.cc	44679c <ferror@plt+0x44a1c>  // b.lo, b.ul, b.last
  44693c:	ldr	w0, [sp, #428]
  446940:	cmp	w0, #0x0
  446944:	b.eq	44695c <ferror@plt+0x44bdc>  // b.none
  446948:	ldr	x0, [sp, #568]
  44694c:	add	x0, x0, #0x7
  446950:	and	x0, x0, #0xfffffffffffffff8
  446954:	str	x0, [sp, #568]
  446958:	b	44696c <ferror@plt+0x44bec>
  44695c:	ldr	x0, [sp, #568]
  446960:	add	x0, x0, #0x1
  446964:	and	x0, x0, #0xfffffffffffffffe
  446968:	str	x0, [sp, #568]
  44696c:	ldr	x0, [sp, #384]
  446970:	ldr	x1, [sp, #568]
  446974:	cmp	x1, x0
  446978:	b.cs	4469cc <ferror@plt+0x44c4c>  // b.hs, b.nlast
  44697c:	ldr	x1, [sp, #384]
  446980:	ldr	x0, [sp, #568]
  446984:	sub	x0, x1, x0
  446988:	mov	x2, x0
  44698c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446990:	add	x1, x0, #0x508
  446994:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446998:	add	x0, x0, #0x568
  44699c:	bl	401920 <ngettext@plt>
  4469a0:	mov	x4, x0
  4469a4:	ldr	x0, [sp, #24]
  4469a8:	ldr	x3, [x0]
  4469ac:	ldr	x1, [sp, #384]
  4469b0:	ldr	x0, [sp, #568]
  4469b4:	sub	x0, x1, x0
  4469b8:	mov	x2, x0
  4469bc:	mov	x1, x3
  4469c0:	mov	x0, x4
  4469c4:	bl	46eed4 <error@@Base>
  4469c8:	str	wzr, [sp, #588]
  4469cc:	ldr	x0, [sp, #24]
  4469d0:	ldr	x0, [x0, #8]
  4469d4:	ldr	x1, [sp, #560]
  4469d8:	mov	w2, #0x0                   	// #0
  4469dc:	bl	401b70 <fseek@plt>
  4469e0:	cmp	w0, #0x0
  4469e4:	b.eq	446a14 <ferror@plt+0x44c94>  // b.none
  4469e8:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  4469ec:	add	x0, x0, #0x5c8
  4469f0:	bl	401d40 <gettext@plt>
  4469f4:	mov	x2, x0
  4469f8:	ldr	x0, [sp, #24]
  4469fc:	ldr	x0, [x0]
  446a00:	mov	x1, x0
  446a04:	mov	x0, x2
  446a08:	bl	46eed4 <error@@Base>
  446a0c:	str	wzr, [sp, #588]
  446a10:	b	446f2c <ferror@plt+0x451ac>
  446a14:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446a18:	add	x0, x0, #0x91c
  446a1c:	ldr	w0, [x0]
  446a20:	cmp	w0, #0x0
  446a24:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446a28:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446a2c:	add	x0, x0, #0x920
  446a30:	ldr	w0, [x0]
  446a34:	cmp	w0, #0x0
  446a38:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446a3c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446a40:	add	x0, x0, #0x928
  446a44:	ldr	w0, [x0]
  446a48:	cmp	w0, #0x0
  446a4c:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446a50:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446a54:	add	x0, x0, #0x93c
  446a58:	ldr	w0, [x0]
  446a5c:	cmp	w0, #0x0
  446a60:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446a64:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446a68:	add	x0, x0, #0x92c
  446a6c:	ldr	w0, [x0]
  446a70:	cmp	w0, #0x0
  446a74:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446a78:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446a7c:	add	x0, x0, #0x938
  446a80:	ldr	w0, [x0]
  446a84:	cmp	w0, #0x0
  446a88:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446a8c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446a90:	add	x0, x0, #0x944
  446a94:	ldr	w0, [x0]
  446a98:	cmp	w0, #0x0
  446a9c:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446aa0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446aa4:	add	x0, x0, #0x948
  446aa8:	ldr	w0, [x0]
  446aac:	cmp	w0, #0x0
  446ab0:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446ab4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446ab8:	add	x0, x0, #0x94c
  446abc:	ldr	w0, [x0]
  446ac0:	cmp	w0, #0x0
  446ac4:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446ac8:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446acc:	add	x0, x0, #0x950
  446ad0:	ldr	w0, [x0]
  446ad4:	cmp	w0, #0x0
  446ad8:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446adc:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446ae0:	add	x0, x0, #0x954
  446ae4:	ldr	w0, [x0]
  446ae8:	cmp	w0, #0x0
  446aec:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446af0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446af4:	add	x0, x0, #0x95c
  446af8:	ldr	w0, [x0]
  446afc:	cmp	w0, #0x0
  446b00:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446b04:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446b08:	add	x0, x0, #0x960
  446b0c:	ldr	w0, [x0]
  446b10:	cmp	w0, #0x0
  446b14:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446b18:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446b1c:	add	x0, x0, #0x930
  446b20:	ldr	w0, [x0]
  446b24:	cmp	w0, #0x0
  446b28:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446b2c:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  446b30:	add	x0, x0, #0x924
  446b34:	ldr	w0, [x0]
  446b38:	cmp	w0, #0x0
  446b3c:	b.ne	446b4c <ferror@plt+0x44dcc>  // b.any
  446b40:	mov	w0, #0x1                   	// #1
  446b44:	str	w0, [sp, #588]
  446b48:	b	446f2c <ferror@plt+0x451ac>
  446b4c:	ldr	x0, [sp, #24]
  446b50:	ldr	x0, [x0, #8]
  446b54:	ldr	x1, [sp, #416]
  446b58:	mov	w2, #0x0                   	// #0
  446b5c:	bl	401b70 <fseek@plt>
  446b60:	cmp	w0, #0x0
  446b64:	b.eq	446b90 <ferror@plt+0x44e10>  // b.none
  446b68:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446b6c:	add	x0, x0, #0x610
  446b70:	bl	401d40 <gettext@plt>
  446b74:	mov	x2, x0
  446b78:	ldr	x0, [sp, #344]
  446b7c:	mov	x1, x0
  446b80:	mov	x0, x2
  446b84:	bl	46eed4 <error@@Base>
  446b88:	mov	w0, #0x0                   	// #0
  446b8c:	b	446f54 <ferror@plt+0x451d4>
  446b90:	ldr	x0, [sp, #24]
  446b94:	ldr	x1, [x0, #8]
  446b98:	add	x0, sp, #0x158
  446b9c:	add	x0, x0, #0x58
  446ba0:	mov	x3, x1
  446ba4:	mov	x2, #0x3c                  	// #60
  446ba8:	mov	x1, #0x1                   	// #1
  446bac:	bl	401c00 <fread@plt>
  446bb0:	str	x0, [sp, #536]
  446bb4:	ldr	x0, [sp, #536]
  446bb8:	cmp	x0, #0x3c
  446bbc:	b.eq	446bf4 <ferror@plt+0x44e74>  // b.none
  446bc0:	ldr	x0, [sp, #536]
  446bc4:	cmp	x0, #0x0
  446bc8:	b.eq	446f28 <ferror@plt+0x451a8>  // b.none
  446bcc:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446bd0:	add	x0, x0, #0x640
  446bd4:	bl	401d40 <gettext@plt>
  446bd8:	mov	x2, x0
  446bdc:	ldr	x0, [sp, #344]
  446be0:	mov	x1, x0
  446be4:	mov	x0, x2
  446be8:	bl	46eed4 <error@@Base>
  446bec:	str	wzr, [sp, #588]
  446bf0:	b	446f2c <ferror@plt+0x451ac>
  446bf4:	add	x0, sp, #0x158
  446bf8:	add	x3, x0, #0x92
  446bfc:	mov	x2, #0x2                   	// #2
  446c00:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446c04:	add	x1, x0, #0x668
  446c08:	mov	x0, x3
  446c0c:	bl	401bc0 <memcmp@plt>
  446c10:	cmp	w0, #0x0
  446c14:	b.eq	446c40 <ferror@plt+0x44ec0>  // b.none
  446c18:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446c1c:	add	x0, x0, #0x670
  446c20:	bl	401d40 <gettext@plt>
  446c24:	mov	x2, x0
  446c28:	ldr	x0, [sp, #344]
  446c2c:	mov	x1, x0
  446c30:	mov	x0, x2
  446c34:	bl	46eed4 <error@@Base>
  446c38:	str	wzr, [sp, #588]
  446c3c:	b	446f2c <ferror@plt+0x451ac>
  446c40:	ldr	x0, [sp, #416]
  446c44:	add	x0, x0, #0x3c
  446c48:	str	x0, [sp, #416]
  446c4c:	add	x0, sp, #0x158
  446c50:	add	x0, x0, #0x88
  446c54:	mov	w2, #0xa                   	// #10
  446c58:	mov	x1, #0x0                   	// #0
  446c5c:	bl	401930 <strtoul@plt>
  446c60:	mov	x1, x0
  446c64:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446c68:	add	x0, x0, #0x720
  446c6c:	str	x1, [x0]
  446c70:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446c74:	add	x0, x0, #0x720
  446c78:	ldr	x0, [x0]
  446c7c:	and	x0, x0, #0x1
  446c80:	cmp	x0, #0x0
  446c84:	b.eq	446ca4 <ferror@plt+0x44f24>  // b.none
  446c88:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446c8c:	add	x0, x0, #0x720
  446c90:	ldr	x0, [x0]
  446c94:	add	x1, x0, #0x1
  446c98:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446c9c:	add	x0, x0, #0x720
  446ca0:	str	x1, [x0]
  446ca4:	add	x1, sp, #0xc0
  446ca8:	add	x0, sp, #0x158
  446cac:	bl	4708f8 <warn@@Base+0x1924>
  446cb0:	str	x0, [sp, #528]
  446cb4:	ldr	x0, [sp, #528]
  446cb8:	cmp	x0, #0x0
  446cbc:	b.ne	446ce8 <ferror@plt+0x44f68>  // b.any
  446cc0:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446cc4:	add	x0, x0, #0x6a0
  446cc8:	bl	401d40 <gettext@plt>
  446ccc:	mov	x2, x0
  446cd0:	ldr	x0, [sp, #344]
  446cd4:	mov	x1, x0
  446cd8:	mov	x0, x2
  446cdc:	bl	46eed4 <error@@Base>
  446ce0:	str	wzr, [sp, #588]
  446ce4:	b	446f2c <ferror@plt+0x451ac>
  446ce8:	ldr	x0, [sp, #528]
  446cec:	bl	401940 <strlen@plt>
  446cf0:	str	x0, [sp, #520]
  446cf4:	add	x1, sp, #0xc0
  446cf8:	add	x0, sp, #0x158
  446cfc:	ldr	x2, [sp, #528]
  446d00:	bl	470d90 <warn@@Base+0x1dbc>
  446d04:	str	x0, [sp, #512]
  446d08:	ldr	x0, [sp, #512]
  446d0c:	cmp	x0, #0x0
  446d10:	b.ne	446d3c <ferror@plt+0x44fbc>  // b.any
  446d14:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446d18:	add	x0, x0, #0x6a0
  446d1c:	bl	401d40 <gettext@plt>
  446d20:	mov	x2, x0
  446d24:	ldr	x0, [sp, #344]
  446d28:	mov	x1, x0
  446d2c:	mov	x0, x2
  446d30:	bl	46eed4 <error@@Base>
  446d34:	str	wzr, [sp, #588]
  446d38:	b	446f2c <ferror@plt+0x451ac>
  446d3c:	ldr	w0, [sp, #20]
  446d40:	cmp	w0, #0x0
  446d44:	b.eq	446e00 <ferror@plt+0x45080>  // b.none
  446d48:	ldr	x0, [sp, #408]
  446d4c:	cmp	x0, #0x0
  446d50:	b.ne	446e00 <ferror@plt+0x45080>  // b.any
  446d54:	ldr	x0, [sp, #24]
  446d58:	ldr	x0, [x0]
  446d5c:	ldr	x2, [sp, #520]
  446d60:	ldr	x1, [sp, #528]
  446d64:	bl	46fd38 <warn@@Base+0xd64>
  446d68:	str	x0, [sp, #504]
  446d6c:	ldr	x0, [sp, #504]
  446d70:	cmp	x0, #0x0
  446d74:	b.ne	446d80 <ferror@plt+0x45000>  // b.any
  446d78:	str	wzr, [sp, #588]
  446d7c:	b	446f2c <ferror@plt+0x451ac>
  446d80:	ldr	x0, [sp, #504]
  446d84:	bl	445e78 <ferror@plt+0x440f8>
  446d88:	str	x0, [sp, #496]
  446d8c:	ldr	x0, [sp, #496]
  446d90:	cmp	x0, #0x0
  446d94:	b.ne	446dbc <ferror@plt+0x4503c>  // b.any
  446d98:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446d9c:	add	x0, x0, #0x6c0
  446da0:	bl	401d40 <gettext@plt>
  446da4:	ldr	x1, [sp, #504]
  446da8:	bl	46eed4 <error@@Base>
  446dac:	ldr	x0, [sp, #504]
  446db0:	bl	401c10 <free@plt>
  446db4:	str	wzr, [sp, #588]
  446db8:	b	446f2c <ferror@plt+0x451ac>
  446dbc:	ldr	x1, [sp, #408]
  446dc0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446dc4:	add	x0, x0, #0x718
  446dc8:	str	x1, [x0]
  446dcc:	ldr	x0, [sp, #496]
  446dd0:	ldr	x1, [sp, #512]
  446dd4:	str	x1, [x0]
  446dd8:	ldr	x0, [sp, #496]
  446ddc:	bl	445ffc <ferror@plt+0x4427c>
  446de0:	cmp	w0, #0x0
  446de4:	b.ne	446dec <ferror@plt+0x4506c>  // b.any
  446de8:	str	wzr, [sp, #588]
  446dec:	ldr	x0, [sp, #496]
  446df0:	bl	445e10 <ferror@plt+0x44090>
  446df4:	ldr	x0, [sp, #504]
  446df8:	bl	401c10 <free@plt>
  446dfc:	b	446f1c <ferror@plt+0x4519c>
  446e00:	ldr	w0, [sp, #20]
  446e04:	cmp	w0, #0x0
  446e08:	b.eq	446ed4 <ferror@plt+0x45154>  // b.none
  446e0c:	add	x0, sp, #0x20
  446e10:	mov	x2, #0xa0                  	// #160
  446e14:	mov	w1, #0x0                   	// #0
  446e18:	bl	401ad0 <memset@plt>
  446e1c:	ldr	x0, [sp, #200]
  446e20:	cmp	x0, #0x0
  446e24:	b.ne	446e48 <ferror@plt+0x450c8>  // b.any
  446e28:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446e2c:	add	x0, x0, #0x6e8
  446e30:	bl	401d40 <gettext@plt>
  446e34:	ldr	x2, [sp, #528]
  446e38:	ldr	x1, [sp, #512]
  446e3c:	bl	46eed4 <error@@Base>
  446e40:	str	wzr, [sp, #588]
  446e44:	b	446f2c <ferror@plt+0x451ac>
  446e48:	ldr	x0, [sp, #408]
  446e4c:	add	x1, x0, #0x3c
  446e50:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446e54:	add	x0, x0, #0x718
  446e58:	str	x1, [x0]
  446e5c:	ldr	x3, [sp, #200]
  446e60:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446e64:	add	x0, x0, #0x718
  446e68:	ldr	x0, [x0]
  446e6c:	mov	w2, #0x0                   	// #0
  446e70:	mov	x1, x0
  446e74:	mov	x0, x3
  446e78:	bl	401b70 <fseek@plt>
  446e7c:	cmp	w0, #0x0
  446e80:	b.eq	446eac <ferror@plt+0x4512c>  // b.none
  446e84:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446e88:	add	x0, x0, #0x710
  446e8c:	bl	401d40 <gettext@plt>
  446e90:	mov	x2, x0
  446e94:	ldr	x0, [sp, #192]
  446e98:	mov	x1, x0
  446e9c:	mov	x0, x2
  446ea0:	bl	46eed4 <error@@Base>
  446ea4:	str	wzr, [sp, #588]
  446ea8:	b	446f2c <ferror@plt+0x451ac>
  446eac:	ldr	x0, [sp, #200]
  446eb0:	str	x0, [sp, #40]
  446eb4:	ldr	x0, [sp, #512]
  446eb8:	str	x0, [sp, #32]
  446ebc:	add	x0, sp, #0x20
  446ec0:	bl	445ffc <ferror@plt+0x4427c>
  446ec4:	cmp	w0, #0x0
  446ec8:	b.ne	446f1c <ferror@plt+0x4519c>  // b.any
  446ecc:	str	wzr, [sp, #588]
  446ed0:	b	446f1c <ferror@plt+0x4519c>
  446ed4:	ldr	x1, [sp, #416]
  446ed8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446edc:	add	x0, x0, #0x718
  446ee0:	str	x1, [x0]
  446ee4:	ldr	x1, [sp, #416]
  446ee8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  446eec:	add	x0, x0, #0x720
  446ef0:	ldr	x0, [x0]
  446ef4:	add	x0, x1, x0
  446ef8:	str	x0, [sp, #416]
  446efc:	ldr	x0, [sp, #24]
  446f00:	ldr	x1, [sp, #512]
  446f04:	str	x1, [x0]
  446f08:	ldr	x0, [sp, #24]
  446f0c:	bl	445ffc <ferror@plt+0x4427c>
  446f10:	cmp	w0, #0x0
  446f14:	b.ne	446f1c <ferror@plt+0x4519c>  // b.any
  446f18:	str	wzr, [sp, #588]
  446f1c:	ldr	x0, [sp, #512]
  446f20:	bl	401c10 <free@plt>
  446f24:	b	446b4c <ferror@plt+0x44dcc>
  446f28:	nop
  446f2c:	ldr	x0, [sp, #200]
  446f30:	cmp	x0, #0x0
  446f34:	b.eq	446f40 <ferror@plt+0x451c0>  // b.none
  446f38:	ldr	x0, [sp, #200]
  446f3c:	bl	401a50 <fclose@plt>
  446f40:	add	x0, sp, #0xc0
  446f44:	bl	470870 <warn@@Base+0x189c>
  446f48:	add	x0, sp, #0x158
  446f4c:	bl	470870 <warn@@Base+0x189c>
  446f50:	ldr	w0, [sp, #588]
  446f54:	ldp	x29, x30, [sp]
  446f58:	add	sp, sp, #0x250
  446f5c:	ret
  446f60:	stp	x29, x30, [sp, #-208]!
  446f64:	mov	x29, sp
  446f68:	str	x19, [sp, #16]
  446f6c:	str	x0, [sp, #40]
  446f70:	str	xzr, [sp, #192]
  446f74:	mov	w0, #0x1                   	// #1
  446f78:	str	w0, [sp, #204]
  446f7c:	add	x0, sp, #0x40
  446f80:	mov	x1, x0
  446f84:	ldr	x0, [sp, #40]
  446f88:	bl	474910 <warn@@Base+0x593c>
  446f8c:	cmp	w0, #0x0
  446f90:	b.ge	446ff0 <ferror@plt+0x45270>  // b.tcont
  446f94:	bl	401d10 <__errno_location@plt>
  446f98:	ldr	w0, [x0]
  446f9c:	cmp	w0, #0x2
  446fa0:	b.ne	446fbc <ferror@plt+0x4523c>  // b.any
  446fa4:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446fa8:	add	x0, x0, #0x738
  446fac:	bl	401d40 <gettext@plt>
  446fb0:	ldr	x1, [sp, #40]
  446fb4:	bl	46eed4 <error@@Base>
  446fb8:	b	446fe8 <ferror@plt+0x45268>
  446fbc:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  446fc0:	add	x0, x0, #0x750
  446fc4:	bl	401d40 <gettext@plt>
  446fc8:	mov	x19, x0
  446fcc:	bl	401d10 <__errno_location@plt>
  446fd0:	ldr	w0, [x0]
  446fd4:	bl	401b40 <strerror@plt>
  446fd8:	mov	x2, x0
  446fdc:	ldr	x1, [sp, #40]
  446fe0:	mov	x0, x19
  446fe4:	bl	46eed4 <error@@Base>
  446fe8:	mov	w0, #0x0                   	// #0
  446fec:	b	44720c <ferror@plt+0x4548c>
  446ff0:	ldr	w0, [sp, #80]
  446ff4:	and	w0, w0, #0xf000
  446ff8:	cmp	w0, #0x8, lsl #12
  446ffc:	b.eq	44701c <ferror@plt+0x4529c>  // b.none
  447000:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  447004:	add	x0, x0, #0x788
  447008:	bl	401d40 <gettext@plt>
  44700c:	ldr	x1, [sp, #40]
  447010:	bl	46eed4 <error@@Base>
  447014:	mov	w0, #0x0                   	// #0
  447018:	b	44720c <ferror@plt+0x4548c>
  44701c:	mov	x1, #0xa0                  	// #160
  447020:	mov	x0, #0x1                   	// #1
  447024:	bl	401ae0 <calloc@plt>
  447028:	str	x0, [sp, #192]
  44702c:	ldr	x0, [sp, #192]
  447030:	cmp	x0, #0x0
  447034:	b.ne	447050 <ferror@plt+0x452d0>  // b.any
  447038:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  44703c:	add	x0, x0, #0x7a8
  447040:	bl	401d40 <gettext@plt>
  447044:	bl	46eed4 <error@@Base>
  447048:	mov	w0, #0x0                   	// #0
  44704c:	b	44720c <ferror@plt+0x4548c>
  447050:	ldr	x0, [sp, #192]
  447054:	ldr	x1, [sp, #40]
  447058:	str	x1, [x0]
  44705c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  447060:	add	x1, x0, #0x3a8
  447064:	ldr	x0, [sp, #40]
  447068:	bl	401a60 <fopen@plt>
  44706c:	mov	x1, x0
  447070:	ldr	x0, [sp, #192]
  447074:	str	x1, [x0, #8]
  447078:	ldr	x0, [sp, #192]
  44707c:	ldr	x0, [x0, #8]
  447080:	cmp	x0, #0x0
  447084:	b.ne	4470ac <ferror@plt+0x4532c>  // b.any
  447088:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  44708c:	add	x0, x0, #0x6c0
  447090:	bl	401d40 <gettext@plt>
  447094:	ldr	x1, [sp, #40]
  447098:	bl	46eed4 <error@@Base>
  44709c:	ldr	x0, [sp, #192]
  4470a0:	bl	401c10 <free@plt>
  4470a4:	mov	w0, #0x0                   	// #0
  4470a8:	b	44720c <ferror@plt+0x4548c>
  4470ac:	ldr	x0, [sp, #192]
  4470b0:	ldr	x1, [x0, #8]
  4470b4:	add	x0, sp, #0x38
  4470b8:	mov	x3, x1
  4470bc:	mov	x2, #0x1                   	// #1
  4470c0:	mov	x1, #0x8                   	// #8
  4470c4:	bl	401c00 <fread@plt>
  4470c8:	cmp	x0, #0x1
  4470cc:	b.eq	447100 <ferror@plt+0x45380>  // b.none
  4470d0:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  4470d4:	add	x0, x0, #0x7d8
  4470d8:	bl	401d40 <gettext@plt>
  4470dc:	ldr	x1, [sp, #40]
  4470e0:	bl	46eed4 <error@@Base>
  4470e4:	ldr	x0, [sp, #192]
  4470e8:	ldr	x0, [x0, #8]
  4470ec:	bl	401a50 <fclose@plt>
  4470f0:	ldr	x0, [sp, #192]
  4470f4:	bl	401c10 <free@plt>
  4470f8:	mov	w0, #0x0                   	// #0
  4470fc:	b	44720c <ferror@plt+0x4548c>
  447100:	ldr	x0, [sp, #112]
  447104:	mov	x1, x0
  447108:	ldr	x0, [sp, #192]
  44710c:	str	x1, [x0, #16]
  447110:	add	x3, sp, #0x38
  447114:	mov	x2, #0x8                   	// #8
  447118:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  44711c:	add	x1, x0, #0x800
  447120:	mov	x0, x3
  447124:	bl	401bc0 <memcmp@plt>
  447128:	cmp	w0, #0x0
  44712c:	b.ne	44714c <ferror@plt+0x453cc>  // b.any
  447130:	mov	w1, #0x0                   	// #0
  447134:	ldr	x0, [sp, #192]
  447138:	bl	446670 <ferror@plt+0x448f0>
  44713c:	cmp	w0, #0x0
  447140:	b.ne	4471f4 <ferror@plt+0x45474>  // b.any
  447144:	str	wzr, [sp, #204]
  447148:	b	4471f4 <ferror@plt+0x45474>
  44714c:	add	x3, sp, #0x38
  447150:	mov	x2, #0x8                   	// #8
  447154:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  447158:	add	x1, x0, #0x810
  44715c:	mov	x0, x3
  447160:	bl	401bc0 <memcmp@plt>
  447164:	cmp	w0, #0x0
  447168:	b.ne	447188 <ferror@plt+0x45408>  // b.any
  44716c:	mov	w1, #0x1                   	// #1
  447170:	ldr	x0, [sp, #192]
  447174:	bl	446670 <ferror@plt+0x448f0>
  447178:	cmp	w0, #0x0
  44717c:	b.ne	4471f4 <ferror@plt+0x45474>  // b.any
  447180:	str	wzr, [sp, #204]
  447184:	b	4471f4 <ferror@plt+0x45474>
  447188:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  44718c:	add	x0, x0, #0x964
  447190:	ldr	w0, [x0]
  447194:	cmp	w0, #0x0
  447198:	b.eq	4471b0 <ferror@plt+0x45430>  // b.none
  44719c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  4471a0:	add	x0, x0, #0x820
  4471a4:	bl	401d40 <gettext@plt>
  4471a8:	ldr	x1, [sp, #40]
  4471ac:	bl	46eed4 <error@@Base>
  4471b0:	ldr	x0, [sp, #192]
  4471b4:	ldr	x0, [x0, #8]
  4471b8:	bl	401b10 <rewind@plt>
  4471bc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4471c0:	add	x0, x0, #0x718
  4471c4:	str	xzr, [x0]
  4471c8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4471cc:	add	x0, x0, #0x718
  4471d0:	ldr	x1, [x0]
  4471d4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4471d8:	add	x0, x0, #0x720
  4471dc:	str	x1, [x0]
  4471e0:	ldr	x0, [sp, #192]
  4471e4:	bl	445ffc <ferror@plt+0x4427c>
  4471e8:	cmp	w0, #0x0
  4471ec:	b.ne	4471f4 <ferror@plt+0x45474>  // b.any
  4471f0:	str	wzr, [sp, #204]
  4471f4:	ldr	x0, [sp, #192]
  4471f8:	ldr	x0, [x0, #8]
  4471fc:	bl	401a50 <fclose@plt>
  447200:	ldr	x0, [sp, #192]
  447204:	bl	401c10 <free@plt>
  447208:	ldr	w0, [sp, #204]
  44720c:	ldr	x19, [sp, #16]
  447210:	ldp	x29, x30, [sp], #208
  447214:	ret
  447218:	stp	x29, x30, [sp, #-48]!
  44721c:	mov	x29, sp
  447220:	str	w0, [sp, #28]
  447224:	str	x1, [sp, #16]
  447228:	adrp	x0, 474000 <warn@@Base+0x502c>
  44722c:	add	x1, x0, #0x9a0
  447230:	mov	w0, #0x5                   	// #5
  447234:	bl	401d70 <setlocale@plt>
  447238:	adrp	x0, 474000 <warn@@Base+0x502c>
  44723c:	add	x1, x0, #0x9a0
  447240:	mov	w0, #0x0                   	// #0
  447244:	bl	401d70 <setlocale@plt>
  447248:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  44724c:	add	x1, x0, #0x860
  447250:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  447254:	add	x0, x0, #0x878
  447258:	bl	401aa0 <bindtextdomain@plt>
  44725c:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  447260:	add	x0, x0, #0x878
  447264:	bl	401bd0 <textdomain@plt>
  447268:	add	x1, sp, #0x10
  44726c:	add	x0, sp, #0x1c
  447270:	bl	47158c <warn@@Base+0x25b8>
  447274:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  447278:	add	x0, x0, #0x9a0
  44727c:	adrp	x1, 49e000 <warn@@Base+0x2f02c>
  447280:	add	x1, x1, #0x888
  447284:	str	x1, [x0]
  447288:	ldr	w0, [sp, #28]
  44728c:	ldr	x1, [sp, #16]
  447290:	mov	x2, x1
  447294:	mov	w1, w0
  447298:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  44729c:	add	x0, x0, #0x9a0
  4472a0:	bl	41c0c8 <ferror@plt+0x1a348>
  4472a4:	ldr	w0, [sp, #28]
  4472a8:	sub	w1, w0, #0x1
  4472ac:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4472b0:	add	x0, x0, #0x700
  4472b4:	ldr	w0, [x0]
  4472b8:	cmp	w1, w0
  4472bc:	b.le	4472d4 <ferror@plt+0x45554>
  4472c0:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4472c4:	add	x0, x0, #0x918
  4472c8:	mov	w1, #0x1                   	// #1
  4472cc:	str	w1, [x0]
  4472d0:	b	44730c <ferror@plt+0x4558c>
  4472d4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4472d8:	add	x0, x0, #0x700
  4472dc:	ldr	w1, [x0]
  4472e0:	ldr	w0, [sp, #28]
  4472e4:	cmp	w1, w0
  4472e8:	b.lt	44730c <ferror@plt+0x4558c>  // b.tstop
  4472ec:	adrp	x0, 49e000 <warn@@Base+0x2f02c>
  4472f0:	add	x0, x0, #0x898
  4472f4:	bl	401d40 <gettext@plt>
  4472f8:	bl	46efd4 <warn@@Base>
  4472fc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  447300:	add	x0, x0, #0x6f0
  447304:	ldr	x0, [x0]
  447308:	bl	41bd68 <ferror@plt+0x19fe8>
  44730c:	str	wzr, [sp, #44]
  447310:	b	447358 <ferror@plt+0x455d8>
  447314:	ldr	x1, [sp, #16]
  447318:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  44731c:	add	x0, x0, #0x700
  447320:	ldr	w0, [x0]
  447324:	add	w3, w0, #0x1
  447328:	adrp	x2, 4c8000 <warn@@Base+0x5902c>
  44732c:	add	x2, x2, #0x700
  447330:	str	w3, [x2]
  447334:	sxtw	x0, w0
  447338:	lsl	x0, x0, #3
  44733c:	add	x0, x1, x0
  447340:	ldr	x0, [x0]
  447344:	bl	446f60 <ferror@plt+0x451e0>
  447348:	cmp	w0, #0x0
  44734c:	b.ne	447358 <ferror@plt+0x455d8>  // b.any
  447350:	mov	w0, #0x1                   	// #1
  447354:	str	w0, [sp, #44]
  447358:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  44735c:	add	x0, x0, #0x700
  447360:	ldr	w1, [x0]
  447364:	ldr	w0, [sp, #28]
  447368:	cmp	w1, w0
  44736c:	b.lt	447314 <ferror@plt+0x45594>  // b.tstop
  447370:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  447374:	add	x0, x0, #0x9a0
  447378:	ldr	x0, [x0, #144]
  44737c:	cmp	x0, #0x0
  447380:	b.eq	447394 <ferror@plt+0x45614>  // b.none
  447384:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  447388:	add	x0, x0, #0x9a0
  44738c:	ldr	x0, [x0, #144]
  447390:	bl	401c10 <free@plt>
  447394:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  447398:	add	x0, x0, #0x978
  44739c:	ldr	x0, [x0]
  4473a0:	bl	401c10 <free@plt>
  4473a4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4473a8:	add	x0, x0, #0x980
  4473ac:	ldr	x0, [x0]
  4473b0:	bl	401c10 <free@plt>
  4473b4:	adrp	x0, 4c9000 <stdout@@GLIBC_2.17+0x8f8>
  4473b8:	add	x0, x0, #0x970
  4473bc:	ldr	x0, [x0]
  4473c0:	bl	401c10 <free@plt>
  4473c4:	ldr	w0, [sp, #44]
  4473c8:	cmp	w0, #0x0
  4473cc:	cset	w0, ne  // ne = any
  4473d0:	and	w0, w0, #0xff
  4473d4:	ldp	x29, x30, [sp], #48
  4473d8:	ret
  4473dc:	stp	x29, x30, [sp, #-32]!
  4473e0:	mov	x29, sp
  4473e4:	str	x0, [sp, #24]
  4473e8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4473ec:	add	x2, x0, #0x38
  4473f0:	ldr	x1, [sp, #24]
  4473f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4473f8:	add	x0, x0, #0x50
  4473fc:	bl	401cf0 <printf@plt>
  447400:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447404:	add	x0, x0, #0x60
  447408:	bl	401d40 <gettext@plt>
  44740c:	bl	401cf0 <printf@plt>
  447410:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447414:	add	x0, x0, #0x98
  447418:	bl	401d40 <gettext@plt>
  44741c:	bl	401cf0 <printf@plt>
  447420:	mov	w0, #0x0                   	// #0
  447424:	bl	401960 <exit@plt>
  447428:	sub	sp, sp, #0x20
  44742c:	str	x0, [sp, #8]
  447430:	str	w1, [sp, #4]
  447434:	str	wzr, [sp, #28]
  447438:	str	wzr, [sp, #24]
  44743c:	b	4474c4 <ferror@plt+0x45744>
  447440:	ldr	w0, [sp, #4]
  447444:	and	w0, w0, #0x1
  447448:	cmp	w0, #0x0
  44744c:	b.eq	4474ac <ferror@plt+0x4572c>  // b.none
  447450:	ldr	w0, [sp, #28]
  447454:	cmp	w0, #0x0
  447458:	b.eq	447470 <ferror@plt+0x456f0>  // b.none
  44745c:	ldr	x0, [sp, #8]
  447460:	add	x1, x0, #0x1
  447464:	str	x1, [sp, #8]
  447468:	mov	w1, #0x2c                  	// #44
  44746c:	strb	w1, [x0]
  447470:	ldr	x0, [sp, #8]
  447474:	add	x1, x0, #0x1
  447478:	str	x1, [sp, #8]
  44747c:	mov	w1, #0x62                  	// #98
  447480:	strb	w1, [x0]
  447484:	ldr	w0, [sp, #24]
  447488:	and	w1, w0, #0xff
  44748c:	ldr	x0, [sp, #8]
  447490:	add	x2, x0, #0x1
  447494:	str	x2, [sp, #8]
  447498:	add	w1, w1, #0x31
  44749c:	and	w1, w1, #0xff
  4474a0:	strb	w1, [x0]
  4474a4:	mov	w0, #0x1                   	// #1
  4474a8:	str	w0, [sp, #28]
  4474ac:	ldr	w0, [sp, #4]
  4474b0:	lsr	w0, w0, #1
  4474b4:	str	w0, [sp, #4]
  4474b8:	ldr	w0, [sp, #24]
  4474bc:	add	w0, w0, #0x1
  4474c0:	str	w0, [sp, #24]
  4474c4:	ldr	w0, [sp, #4]
  4474c8:	cmp	w0, #0x0
  4474cc:	b.eq	4474dc <ferror@plt+0x4575c>  // b.none
  4474d0:	ldr	w0, [sp, #24]
  4474d4:	cmp	w0, #0x4
  4474d8:	b.le	447440 <ferror@plt+0x456c0>
  4474dc:	ldr	x0, [sp, #8]
  4474e0:	strb	wzr, [x0]
  4474e4:	nop
  4474e8:	add	sp, sp, #0x20
  4474ec:	ret
  4474f0:	sub	sp, sp, #0x20
  4474f4:	str	x0, [sp, #8]
  4474f8:	str	w1, [sp, #4]
  4474fc:	str	wzr, [sp, #28]
  447500:	str	wzr, [sp, #24]
  447504:	b	44758c <ferror@plt+0x4580c>
  447508:	ldr	w0, [sp, #4]
  44750c:	and	w0, w0, #0x1
  447510:	cmp	w0, #0x0
  447514:	b.eq	447574 <ferror@plt+0x457f4>  // b.none
  447518:	ldr	w0, [sp, #28]
  44751c:	cmp	w0, #0x0
  447520:	b.eq	447538 <ferror@plt+0x457b8>  // b.none
  447524:	ldr	x0, [sp, #8]
  447528:	add	x1, x0, #0x1
  44752c:	str	x1, [sp, #8]
  447530:	mov	w1, #0x2c                  	// #44
  447534:	strb	w1, [x0]
  447538:	ldr	x0, [sp, #8]
  44753c:	add	x1, x0, #0x1
  447540:	str	x1, [sp, #8]
  447544:	mov	w1, #0x72                  	// #114
  447548:	strb	w1, [x0]
  44754c:	ldr	w0, [sp, #24]
  447550:	and	w1, w0, #0xff
  447554:	ldr	x0, [sp, #8]
  447558:	add	x2, x0, #0x1
  44755c:	str	x2, [sp, #8]
  447560:	add	w1, w1, #0x34
  447564:	and	w1, w1, #0xff
  447568:	strb	w1, [x0]
  44756c:	mov	w0, #0x1                   	// #1
  447570:	str	w0, [sp, #28]
  447574:	ldr	w0, [sp, #4]
  447578:	lsr	w0, w0, #1
  44757c:	str	w0, [sp, #4]
  447580:	ldr	w0, [sp, #24]
  447584:	add	w0, w0, #0x1
  447588:	str	w0, [sp, #24]
  44758c:	ldr	w0, [sp, #24]
  447590:	cmp	w0, #0x3
  447594:	b.le	447508 <ferror@plt+0x45788>
  447598:	ldr	x0, [sp, #8]
  44759c:	strb	wzr, [x0]
  4475a0:	nop
  4475a4:	add	sp, sp, #0x20
  4475a8:	ret
  4475ac:	sub	sp, sp, #0x20
  4475b0:	str	x0, [sp, #8]
  4475b4:	str	w1, [sp, #4]
  4475b8:	str	wzr, [sp, #28]
  4475bc:	str	wzr, [sp, #24]
  4475c0:	b	4476ec <ferror@plt+0x4596c>
  4475c4:	ldr	w0, [sp, #4]
  4475c8:	and	w0, w0, #0x1
  4475cc:	cmp	w0, #0x0
  4475d0:	b.eq	4476d4 <ferror@plt+0x45954>  // b.none
  4475d4:	ldr	w0, [sp, #28]
  4475d8:	cmp	w0, #0x0
  4475dc:	b.eq	4475f4 <ferror@plt+0x45874>  // b.none
  4475e0:	ldr	x0, [sp, #8]
  4475e4:	add	x1, x0, #0x1
  4475e8:	str	x1, [sp, #8]
  4475ec:	mov	w1, #0x2c                  	// #44
  4475f0:	strb	w1, [x0]
  4475f4:	ldr	x0, [sp, #8]
  4475f8:	add	x1, x0, #0x1
  4475fc:	str	x1, [sp, #8]
  447600:	mov	w1, #0x66                  	// #102
  447604:	strb	w1, [x0]
  447608:	ldr	w0, [sp, #24]
  44760c:	cmp	w0, #0x3
  447610:	b.gt	447638 <ferror@plt+0x458b8>
  447614:	ldr	w0, [sp, #24]
  447618:	and	w1, w0, #0xff
  44761c:	ldr	x0, [sp, #8]
  447620:	add	x2, x0, #0x1
  447624:	str	x2, [sp, #8]
  447628:	add	w1, w1, #0x32
  44762c:	and	w1, w1, #0xff
  447630:	strb	w1, [x0]
  447634:	b	4476cc <ferror@plt+0x4594c>
  447638:	ldr	w0, [sp, #24]
  44763c:	add	w0, w0, #0x2
  447640:	mov	w1, #0x6667                	// #26215
  447644:	movk	w1, #0x6666, lsl #16
  447648:	smull	x1, w0, w1
  44764c:	lsr	x1, x1, #32
  447650:	asr	w1, w1, #2
  447654:	asr	w0, w0, #31
  447658:	sub	w0, w1, w0
  44765c:	and	w1, w0, #0xff
  447660:	ldr	x0, [sp, #8]
  447664:	add	x2, x0, #0x1
  447668:	str	x2, [sp, #8]
  44766c:	add	w1, w1, #0x31
  447670:	and	w1, w1, #0xff
  447674:	strb	w1, [x0]
  447678:	ldr	w0, [sp, #24]
  44767c:	add	w1, w0, #0x2
  447680:	mov	w0, #0x6667                	// #26215
  447684:	movk	w0, #0x6666, lsl #16
  447688:	smull	x0, w1, w0
  44768c:	lsr	x0, x0, #32
  447690:	asr	w2, w0, #2
  447694:	asr	w0, w1, #31
  447698:	sub	w2, w2, w0
  44769c:	mov	w0, w2
  4476a0:	lsl	w0, w0, #2
  4476a4:	add	w0, w0, w2
  4476a8:	lsl	w0, w0, #1
  4476ac:	sub	w2, w1, w0
  4476b0:	and	w1, w2, #0xff
  4476b4:	ldr	x0, [sp, #8]
  4476b8:	add	x2, x0, #0x1
  4476bc:	str	x2, [sp, #8]
  4476c0:	add	w1, w1, #0x30
  4476c4:	and	w1, w1, #0xff
  4476c8:	strb	w1, [x0]
  4476cc:	mov	w0, #0x1                   	// #1
  4476d0:	str	w0, [sp, #28]
  4476d4:	ldr	w0, [sp, #4]
  4476d8:	lsr	w0, w0, #1
  4476dc:	str	w0, [sp, #4]
  4476e0:	ldr	w0, [sp, #24]
  4476e4:	add	w0, w0, #0x1
  4476e8:	str	w0, [sp, #24]
  4476ec:	ldr	w0, [sp, #24]
  4476f0:	cmp	w0, #0x13
  4476f4:	b.le	4475c4 <ferror@plt+0x45844>
  4476f8:	ldr	x0, [sp, #8]
  4476fc:	strb	wzr, [x0]
  447700:	nop
  447704:	add	sp, sp, #0x20
  447708:	ret
  44770c:	stp	x29, x30, [sp, #-32]!
  447710:	mov	x29, sp
  447714:	str	x0, [sp, #24]
  447718:	str	w1, [sp, #20]
  44771c:	ldr	w0, [sp, #20]
  447720:	lsr	w0, w0, #5
  447724:	and	w0, w0, #0x3
  447728:	cmp	w0, #0x3
  44772c:	b.eq	4477bc <ferror@plt+0x45a3c>  // b.none
  447730:	cmp	w0, #0x3
  447734:	b.hi	4477e4 <ferror@plt+0x45a64>  // b.pmore
  447738:	cmp	w0, #0x2
  44773c:	b.eq	44779c <ferror@plt+0x45a1c>  // b.none
  447740:	cmp	w0, #0x2
  447744:	b.hi	4477e4 <ferror@plt+0x45a64>  // b.pmore
  447748:	cmp	w0, #0x0
  44774c:	b.eq	44775c <ferror@plt+0x459dc>  // b.none
  447750:	cmp	w0, #0x1
  447754:	b.eq	44777c <ferror@plt+0x459fc>  // b.none
  447758:	b	4477e4 <ferror@plt+0x45a64>
  44775c:	ldr	w0, [sp, #20]
  447760:	and	w0, w0, #0x1f
  447764:	mov	w2, w0
  447768:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44776c:	add	x1, x0, #0x160
  447770:	ldr	x0, [sp, #24]
  447774:	bl	4019c0 <sprintf@plt>
  447778:	b	4477e4 <ferror@plt+0x45a64>
  44777c:	ldr	w0, [sp, #20]
  447780:	and	w0, w0, #0x1f
  447784:	mov	w2, w0
  447788:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44778c:	add	x1, x0, #0x168
  447790:	ldr	x0, [sp, #24]
  447794:	bl	4019c0 <sprintf@plt>
  447798:	b	4477e4 <ferror@plt+0x45a64>
  44779c:	ldr	w0, [sp, #20]
  4477a0:	and	w0, w0, #0x1f
  4477a4:	mov	w2, w0
  4477a8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4477ac:	add	x1, x0, #0x170
  4477b0:	ldr	x0, [sp, #24]
  4477b4:	bl	4019c0 <sprintf@plt>
  4477b8:	b	4477e4 <ferror@plt+0x45a64>
  4477bc:	ldr	w0, [sp, #20]
  4477c0:	and	w1, w0, #0xf
  4477c4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4477c8:	add	x0, x0, #0xa10
  4477cc:	mov	w1, w1
  4477d0:	ldr	x0, [x0, x1, lsl #3]
  4477d4:	mov	x1, x0
  4477d8:	ldr	x0, [sp, #24]
  4477dc:	bl	401c80 <strcpy@plt>
  4477e0:	nop
  4477e4:	nop
  4477e8:	ldp	x29, x30, [sp], #32
  4477ec:	ret
  4477f0:	stp	x29, x30, [sp, #-32]!
  4477f4:	mov	x29, sp
  4477f8:	str	x0, [sp, #24]
  4477fc:	str	w1, [sp, #20]
  447800:	str	w2, [sp, #16]
  447804:	ldr	w0, [sp, #20]
  447808:	lsl	w1, w0, #1
  44780c:	ldr	w0, [sp, #16]
  447810:	lsr	w0, w0, #7
  447814:	and	w0, w0, #0x1
  447818:	orr	w0, w1, w0
  44781c:	cmp	w0, #0x2
  447820:	b.eq	447880 <ferror@plt+0x45b00>  // b.none
  447824:	cmp	w0, #0x2
  447828:	b.hi	4478a0 <ferror@plt+0x45b20>  // b.pmore
  44782c:	cmp	w0, #0x0
  447830:	b.eq	447840 <ferror@plt+0x45ac0>  // b.none
  447834:	cmp	w0, #0x1
  447838:	b.eq	447860 <ferror@plt+0x45ae0>  // b.none
  44783c:	b	4478a0 <ferror@plt+0x45b20>
  447840:	ldr	w0, [sp, #16]
  447844:	and	w0, w0, #0x1f
  447848:	mov	w2, w0
  44784c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447850:	add	x1, x0, #0x160
  447854:	ldr	x0, [sp, #24]
  447858:	bl	4019c0 <sprintf@plt>
  44785c:	b	4478a0 <ferror@plt+0x45b20>
  447860:	ldr	w0, [sp, #16]
  447864:	and	w0, w0, #0x1f
  447868:	mov	w2, w0
  44786c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447870:	add	x1, x0, #0x168
  447874:	ldr	x0, [sp, #24]
  447878:	bl	4019c0 <sprintf@plt>
  44787c:	b	4478a0 <ferror@plt+0x45b20>
  447880:	ldr	w0, [sp, #16]
  447884:	and	w0, w0, #0x1f
  447888:	mov	w2, w0
  44788c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447890:	add	x1, x0, #0x170
  447894:	ldr	x0, [sp, #24]
  447898:	bl	4019c0 <sprintf@plt>
  44789c:	nop
  4478a0:	nop
  4478a4:	ldp	x29, x30, [sp], #32
  4478a8:	ret
  4478ac:	sub	sp, sp, #0x30
  4478b0:	str	x0, [sp, #8]
  4478b4:	str	x1, [sp]
  4478b8:	str	wzr, [sp, #44]
  4478bc:	str	xzr, [sp, #32]
  4478c0:	ldr	x0, [sp, #8]
  4478c4:	ldr	x0, [x0]
  4478c8:	str	x0, [sp, #24]
  4478cc:	b	447920 <ferror@plt+0x45ba0>
  4478d0:	ldr	x0, [sp, #24]
  4478d4:	add	x1, x0, #0x1
  4478d8:	str	x1, [sp, #24]
  4478dc:	ldrb	w0, [x0]
  4478e0:	and	x0, x0, #0xff
  4478e4:	str	x0, [sp, #16]
  4478e8:	ldr	x0, [sp, #16]
  4478ec:	and	x1, x0, #0x7f
  4478f0:	ldr	w0, [sp, #44]
  4478f4:	lsl	x0, x1, x0
  4478f8:	ldr	x1, [sp, #32]
  4478fc:	orr	x0, x1, x0
  447900:	str	x0, [sp, #32]
  447904:	ldr	x0, [sp, #16]
  447908:	and	x0, x0, #0x80
  44790c:	cmp	x0, #0x0
  447910:	b.eq	447934 <ferror@plt+0x45bb4>  // b.none
  447914:	ldr	w0, [sp, #44]
  447918:	add	w0, w0, #0x7
  44791c:	str	w0, [sp, #44]
  447920:	ldr	x1, [sp, #24]
  447924:	ldr	x0, [sp]
  447928:	cmp	x1, x0
  44792c:	b.cc	4478d0 <ferror@plt+0x45b50>  // b.lo, b.ul, b.last
  447930:	b	447938 <ferror@plt+0x45bb8>
  447934:	nop
  447938:	ldr	x0, [sp, #8]
  44793c:	ldr	x1, [sp, #24]
  447940:	str	x1, [x0]
  447944:	ldr	x0, [sp, #32]
  447948:	add	sp, sp, #0x30
  44794c:	ret
  447950:	stp	x29, x30, [sp, #-128]!
  447954:	mov	x29, sp
  447958:	str	x0, [sp, #40]
  44795c:	str	w1, [sp, #36]
  447960:	str	x2, [sp, #24]
  447964:	str	x3, [sp, #16]
  447968:	ldr	x0, [sp, #40]
  44796c:	ldr	x1, [sp, #16]
  447970:	sub	x0, x1, x0
  447974:	cmp	x0, #0x2
  447978:	b.gt	447994 <ferror@plt+0x45c14>
  44797c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447980:	add	x0, x0, #0x178
  447984:	bl	401d40 <gettext@plt>
  447988:	bl	401cf0 <printf@plt>
  44798c:	ldr	x0, [sp, #16]
  447990:	b	447a58 <ferror@plt+0x45cd8>
  447994:	ldr	x0, [sp, #40]
  447998:	add	x1, x0, #0x1
  44799c:	str	x1, [sp, #40]
  4479a0:	ldrb	w0, [x0]
  4479a4:	strb	w0, [sp, #127]
  4479a8:	add	x0, sp, #0x28
  4479ac:	ldr	x1, [sp, #16]
  4479b0:	bl	4478ac <ferror@plt+0x45b2c>
  4479b4:	str	x0, [sp, #112]
  4479b8:	add	x0, sp, #0x28
  4479bc:	ldr	x1, [sp, #16]
  4479c0:	bl	4478ac <ferror@plt+0x45b2c>
  4479c4:	str	x0, [sp, #104]
  4479c8:	ldrb	w0, [sp, #127]
  4479cc:	and	w0, w0, #0x7f
  4479d0:	strb	w0, [sp, #103]
  4479d4:	ldrsb	w0, [sp, #127]
  4479d8:	cmp	w0, #0x0
  4479dc:	b.ge	447a1c <ferror@plt+0x45c9c>  // b.tcont
  4479e0:	ldrb	w1, [sp, #103]
  4479e4:	add	x0, sp, #0x50
  4479e8:	bl	44770c <ferror@plt+0x4598c>
  4479ec:	ldr	x0, [sp, #104]
  4479f0:	lsl	x1, x0, #2
  4479f4:	add	x0, sp, #0x50
  4479f8:	mov	x4, x1
  4479fc:	ldr	x3, [sp, #112]
  447a00:	mov	x2, x0
  447a04:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447a08:	add	x1, x0, #0x188
  447a0c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447a10:	add	x0, x0, #0x190
  447a14:	bl	401cf0 <printf@plt>
  447a18:	b	447a54 <ferror@plt+0x45cd4>
  447a1c:	ldrb	w1, [sp, #103]
  447a20:	add	x0, sp, #0x38
  447a24:	bl	44770c <ferror@plt+0x4598c>
  447a28:	ldr	x0, [sp, #104]
  447a2c:	lsl	x1, x0, #2
  447a30:	add	x0, sp, #0x38
  447a34:	mov	x4, x1
  447a38:	ldr	x3, [sp, #112]
  447a3c:	mov	x2, x0
  447a40:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447a44:	add	x1, x0, #0x188
  447a48:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447a4c:	add	x0, x0, #0x1c0
  447a50:	bl	401cf0 <printf@plt>
  447a54:	ldr	x0, [sp, #40]
  447a58:	ldp	x29, x30, [sp], #128
  447a5c:	ret
  447a60:	stp	x29, x30, [sp, #-144]!
  447a64:	mov	x29, sp
  447a68:	str	x0, [sp, #40]
  447a6c:	str	w1, [sp, #36]
  447a70:	str	x2, [sp, #24]
  447a74:	str	x3, [sp, #16]
  447a78:	ldr	x0, [sp, #40]
  447a7c:	ldr	x1, [sp, #16]
  447a80:	sub	x0, x1, x0
  447a84:	cmp	x0, #0x2
  447a88:	b.gt	447aa4 <ferror@plt+0x45d24>
  447a8c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447a90:	add	x0, x0, #0x1f8
  447a94:	bl	401d40 <gettext@plt>
  447a98:	bl	401cf0 <printf@plt>
  447a9c:	ldr	x0, [sp, #16]
  447aa0:	b	447b8c <ferror@plt+0x45e0c>
  447aa4:	ldr	x0, [sp, #40]
  447aa8:	add	x1, x0, #0x1
  447aac:	str	x1, [sp, #40]
  447ab0:	ldrb	w0, [x0]
  447ab4:	strb	w0, [sp, #143]
  447ab8:	ldr	x0, [sp, #40]
  447abc:	add	x1, x0, #0x1
  447ac0:	str	x1, [sp, #40]
  447ac4:	ldrb	w0, [x0]
  447ac8:	strb	w0, [sp, #142]
  447acc:	add	x0, sp, #0x28
  447ad0:	ldr	x1, [sp, #16]
  447ad4:	bl	4478ac <ferror@plt+0x45b2c>
  447ad8:	str	x0, [sp, #128]
  447adc:	ldrb	w0, [sp, #143]
  447ae0:	and	w0, w0, #0x7f
  447ae4:	strb	w0, [sp, #127]
  447ae8:	ldrb	w0, [sp, #142]
  447aec:	strb	w0, [sp, #126]
  447af0:	ldrb	w0, [sp, #143]
  447af4:	lsr	w0, w0, #7
  447af8:	strb	w0, [sp, #125]
  447afc:	ldrsb	w0, [sp, #143]
  447b00:	cmp	w0, #0x0
  447b04:	b.lt	447b44 <ferror@plt+0x45dc4>  // b.tstop
  447b08:	ldrb	w0, [sp, #126]
  447b0c:	cmp	w0, #0x0
  447b10:	b.ne	447b44 <ferror@plt+0x45dc4>  // b.any
  447b14:	ldrb	w1, [sp, #127]
  447b18:	add	x0, sp, #0x68
  447b1c:	bl	44770c <ferror@plt+0x4598c>
  447b20:	add	x0, sp, #0x68
  447b24:	mov	x3, x0
  447b28:	ldr	x2, [sp, #128]
  447b2c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447b30:	add	x1, x0, #0x208
  447b34:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447b38:	add	x0, x0, #0x210
  447b3c:	bl	401cf0 <printf@plt>
  447b40:	b	447b88 <ferror@plt+0x45e08>
  447b44:	ldrb	w1, [sp, #127]
  447b48:	add	x0, sp, #0x50
  447b4c:	bl	44770c <ferror@plt+0x4598c>
  447b50:	ldrb	w1, [sp, #125]
  447b54:	ldrb	w2, [sp, #126]
  447b58:	add	x0, sp, #0x38
  447b5c:	bl	4477f0 <ferror@plt+0x45a70>
  447b60:	add	x1, sp, #0x38
  447b64:	add	x0, sp, #0x50
  447b68:	mov	x4, x1
  447b6c:	mov	x3, x0
  447b70:	ldr	x2, [sp, #128]
  447b74:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447b78:	add	x1, x0, #0x208
  447b7c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447b80:	add	x0, x0, #0x230
  447b84:	bl	401cf0 <printf@plt>
  447b88:	ldr	x0, [sp, #40]
  447b8c:	ldp	x29, x30, [sp], #144
  447b90:	ret
  447b94:	stp	x29, x30, [sp, #-128]!
  447b98:	mov	x29, sp
  447b9c:	str	x0, [sp, #40]
  447ba0:	str	w1, [sp, #36]
  447ba4:	str	x2, [sp, #24]
  447ba8:	str	x3, [sp, #16]
  447bac:	ldr	x0, [sp, #40]
  447bb0:	ldr	x1, [sp, #16]
  447bb4:	sub	x0, x1, x0
  447bb8:	cmp	x0, #0x3
  447bbc:	b.gt	447bd8 <ferror@plt+0x45e58>
  447bc0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447bc4:	add	x0, x0, #0x258
  447bc8:	bl	401d40 <gettext@plt>
  447bcc:	bl	401cf0 <printf@plt>
  447bd0:	ldr	x0, [sp, #16]
  447bd4:	b	447ccc <ferror@plt+0x45f4c>
  447bd8:	ldr	x0, [sp, #40]
  447bdc:	add	x1, x0, #0x1
  447be0:	str	x1, [sp, #40]
  447be4:	ldrb	w0, [x0]
  447be8:	strb	w0, [sp, #127]
  447bec:	ldr	x0, [sp, #40]
  447bf0:	add	x1, x0, #0x1
  447bf4:	str	x1, [sp, #40]
  447bf8:	ldrb	w0, [x0]
  447bfc:	strb	w0, [sp, #126]
  447c00:	add	x0, sp, #0x28
  447c04:	ldr	x1, [sp, #16]
  447c08:	bl	4478ac <ferror@plt+0x45b2c>
  447c0c:	str	x0, [sp, #112]
  447c10:	add	x0, sp, #0x28
  447c14:	ldr	x1, [sp, #16]
  447c18:	bl	4478ac <ferror@plt+0x45b2c>
  447c1c:	str	x0, [sp, #104]
  447c20:	ldrb	w0, [sp, #127]
  447c24:	and	w0, w0, #0x3f
  447c28:	strb	w0, [sp, #103]
  447c2c:	ldrb	w0, [sp, #126]
  447c30:	and	w0, w0, #0x7f
  447c34:	strb	w0, [sp, #102]
  447c38:	ldrsb	w0, [sp, #127]
  447c3c:	cmp	w0, #0x0
  447c40:	b.ge	447c88 <ferror@plt+0x45f08>  // b.tcont
  447c44:	ldrb	w1, [sp, #102]
  447c48:	add	x0, sp, #0x50
  447c4c:	bl	44770c <ferror@plt+0x4598c>
  447c50:	ldrb	w1, [sp, #103]
  447c54:	ldr	x0, [sp, #104]
  447c58:	lsl	x2, x0, #2
  447c5c:	add	x0, sp, #0x50
  447c60:	mov	x5, x2
  447c64:	mov	x4, x0
  447c68:	ldr	x3, [sp, #112]
  447c6c:	mov	w2, w1
  447c70:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447c74:	add	x1, x0, #0x268
  447c78:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447c7c:	add	x0, x0, #0x270
  447c80:	bl	401cf0 <printf@plt>
  447c84:	b	447cc8 <ferror@plt+0x45f48>
  447c88:	ldrb	w1, [sp, #102]
  447c8c:	add	x0, sp, #0x38
  447c90:	bl	44770c <ferror@plt+0x4598c>
  447c94:	ldrb	w1, [sp, #103]
  447c98:	ldr	x0, [sp, #104]
  447c9c:	lsl	x2, x0, #2
  447ca0:	add	x0, sp, #0x38
  447ca4:	mov	x5, x2
  447ca8:	mov	x4, x0
  447cac:	ldr	x3, [sp, #112]
  447cb0:	mov	w2, w1
  447cb4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447cb8:	add	x1, x0, #0x268
  447cbc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447cc0:	add	x0, x0, #0x2a8
  447cc4:	bl	401cf0 <printf@plt>
  447cc8:	ldr	x0, [sp, #40]
  447ccc:	ldp	x29, x30, [sp], #128
  447cd0:	ret
  447cd4:	stp	x29, x30, [sp, #-144]!
  447cd8:	mov	x29, sp
  447cdc:	str	x0, [sp, #40]
  447ce0:	str	w1, [sp, #36]
  447ce4:	str	x2, [sp, #24]
  447ce8:	str	x3, [sp, #16]
  447cec:	ldr	x0, [sp, #40]
  447cf0:	ldr	x1, [sp, #16]
  447cf4:	sub	x0, x1, x0
  447cf8:	cmp	x0, #0x3
  447cfc:	b.gt	447d18 <ferror@plt+0x45f98>
  447d00:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447d04:	add	x0, x0, #0x2e8
  447d08:	bl	401d40 <gettext@plt>
  447d0c:	bl	401cf0 <printf@plt>
  447d10:	ldr	x0, [sp, #16]
  447d14:	b	447e30 <ferror@plt+0x460b0>
  447d18:	ldr	x0, [sp, #40]
  447d1c:	add	x1, x0, #0x1
  447d20:	str	x1, [sp, #40]
  447d24:	ldrb	w0, [x0]
  447d28:	strb	w0, [sp, #143]
  447d2c:	ldr	x0, [sp, #40]
  447d30:	add	x1, x0, #0x1
  447d34:	str	x1, [sp, #40]
  447d38:	ldrb	w0, [x0]
  447d3c:	strb	w0, [sp, #142]
  447d40:	ldr	x0, [sp, #40]
  447d44:	add	x1, x0, #0x1
  447d48:	str	x1, [sp, #40]
  447d4c:	ldrb	w0, [x0]
  447d50:	strb	w0, [sp, #141]
  447d54:	add	x0, sp, #0x28
  447d58:	ldr	x1, [sp, #16]
  447d5c:	bl	4478ac <ferror@plt+0x45b2c>
  447d60:	str	x0, [sp, #128]
  447d64:	ldrb	w0, [sp, #143]
  447d68:	and	w0, w0, #0x3f
  447d6c:	strb	w0, [sp, #127]
  447d70:	ldrb	w0, [sp, #142]
  447d74:	and	w0, w0, #0x7f
  447d78:	strb	w0, [sp, #126]
  447d7c:	ldrb	w0, [sp, #142]
  447d80:	lsr	w0, w0, #7
  447d84:	strb	w0, [sp, #125]
  447d88:	ldrb	w0, [sp, #141]
  447d8c:	strb	w0, [sp, #124]
  447d90:	ldrsb	w0, [sp, #142]
  447d94:	cmp	w0, #0x0
  447d98:	b.lt	447de0 <ferror@plt+0x46060>  // b.tstop
  447d9c:	ldrb	w0, [sp, #141]
  447da0:	cmp	w0, #0x0
  447da4:	b.ne	447de0 <ferror@plt+0x46060>  // b.any
  447da8:	ldrb	w1, [sp, #126]
  447dac:	add	x0, sp, #0x68
  447db0:	bl	44770c <ferror@plt+0x4598c>
  447db4:	ldrb	w0, [sp, #127]
  447db8:	add	x1, sp, #0x68
  447dbc:	mov	x4, x1
  447dc0:	ldr	x3, [sp, #128]
  447dc4:	mov	w2, w0
  447dc8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447dcc:	add	x1, x0, #0x2f8
  447dd0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447dd4:	add	x0, x0, #0x300
  447dd8:	bl	401cf0 <printf@plt>
  447ddc:	b	447e2c <ferror@plt+0x460ac>
  447de0:	ldrb	w1, [sp, #126]
  447de4:	add	x0, sp, #0x50
  447de8:	bl	44770c <ferror@plt+0x4598c>
  447dec:	ldrb	w1, [sp, #125]
  447df0:	ldrb	w2, [sp, #124]
  447df4:	add	x0, sp, #0x38
  447df8:	bl	4477f0 <ferror@plt+0x45a70>
  447dfc:	ldrb	w0, [sp, #127]
  447e00:	add	x2, sp, #0x38
  447e04:	add	x1, sp, #0x50
  447e08:	mov	x5, x2
  447e0c:	mov	x4, x1
  447e10:	ldr	x3, [sp, #128]
  447e14:	mov	w2, w0
  447e18:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447e1c:	add	x1, x0, #0x2f8
  447e20:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447e24:	add	x0, x0, #0x328
  447e28:	bl	401cf0 <printf@plt>
  447e2c:	ldr	x0, [sp, #40]
  447e30:	ldp	x29, x30, [sp], #144
  447e34:	ret
  447e38:	stp	x29, x30, [sp, #-64]!
  447e3c:	mov	x29, sp
  447e40:	str	x0, [sp, #40]
  447e44:	str	w1, [sp, #36]
  447e48:	str	x2, [sp, #24]
  447e4c:	str	x3, [sp, #16]
  447e50:	ldr	w0, [sp, #36]
  447e54:	and	w0, w0, #0x20
  447e58:	cmp	w0, #0x0
  447e5c:	cset	w0, ne  // ne = any
  447e60:	and	w0, w0, #0xff
  447e64:	str	w0, [sp, #60]
  447e68:	ldr	w0, [sp, #36]
  447e6c:	and	x0, x0, #0x1f
  447e70:	str	x0, [sp, #48]
  447e74:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  447e78:	add	x0, x0, #0x988
  447e7c:	ldr	x1, [sp, #48]
  447e80:	str	x1, [x0]
  447e84:	ldr	x0, [sp, #24]
  447e88:	ldr	w1, [sp, #60]
  447e8c:	str	w1, [x0]
  447e90:	ldr	w0, [sp, #60]
  447e94:	cmp	w0, #0x0
  447e98:	b.eq	447ea8 <ferror@plt+0x46128>  // b.none
  447e9c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447ea0:	add	x0, x0, #0x358
  447ea4:	b	447eb0 <ferror@plt+0x46130>
  447ea8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447eac:	add	x0, x0, #0x360
  447eb0:	ldr	x3, [sp, #48]
  447eb4:	mov	x2, x0
  447eb8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447ebc:	add	x1, x0, #0x370
  447ec0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447ec4:	add	x0, x0, #0x378
  447ec8:	bl	401cf0 <printf@plt>
  447ecc:	ldr	x0, [sp, #40]
  447ed0:	ldp	x29, x30, [sp], #64
  447ed4:	ret
  447ed8:	stp	x29, x30, [sp, #-160]!
  447edc:	mov	x29, sp
  447ee0:	str	x0, [sp, #40]
  447ee4:	str	w1, [sp, #36]
  447ee8:	str	x2, [sp, #24]
  447eec:	str	x3, [sp, #16]
  447ef0:	ldr	x0, [sp, #40]
  447ef4:	ldr	x1, [sp, #16]
  447ef8:	sub	x0, x1, x0
  447efc:	cmp	x0, #0x1
  447f00:	b.gt	447f1c <ferror@plt+0x4619c>
  447f04:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447f08:	add	x0, x0, #0x390
  447f0c:	bl	401d40 <gettext@plt>
  447f10:	bl	401cf0 <printf@plt>
  447f14:	ldr	x0, [sp, #16]
  447f18:	b	448120 <ferror@plt+0x463a0>
  447f1c:	ldr	x0, [sp, #40]
  447f20:	add	x1, x0, #0x1
  447f24:	str	x1, [sp, #40]
  447f28:	ldrb	w0, [x0]
  447f2c:	strb	w0, [sp, #151]
  447f30:	ldr	w0, [sp, #36]
  447f34:	and	w0, w0, #0xff
  447f38:	ubfiz	w0, w0, #1, #7
  447f3c:	and	w0, w0, #0xff
  447f40:	and	w0, w0, #0xe
  447f44:	and	w1, w0, #0xff
  447f48:	ldrb	w0, [sp, #151]
  447f4c:	lsr	w0, w0, #7
  447f50:	and	w0, w0, #0xff
  447f54:	orr	w0, w1, w0
  447f58:	strb	w0, [sp, #150]
  447f5c:	ldrb	w0, [sp, #151]
  447f60:	and	w0, w0, #0x7f
  447f64:	strb	w0, [sp, #149]
  447f68:	add	x0, sp, #0x28
  447f6c:	ldr	x1, [sp, #16]
  447f70:	bl	4478ac <ferror@plt+0x45b2c>
  447f74:	str	x0, [sp, #136]
  447f78:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  447f7c:	add	x0, x0, #0x988
  447f80:	ldr	x1, [sp, #136]
  447f84:	str	x1, [x0]
  447f88:	ldr	x0, [sp, #24]
  447f8c:	str	wzr, [x0]
  447f90:	strb	wzr, [sp, #56]
  447f94:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447f98:	add	x0, x0, #0x3a0
  447f9c:	str	x0, [sp, #152]
  447fa0:	ldrb	w0, [sp, #150]
  447fa4:	and	w0, w0, #0x8
  447fa8:	cmp	w0, #0x0
  447fac:	b.eq	447fec <ferror@plt+0x4626c>  // b.none
  447fb0:	add	x0, sp, #0x38
  447fb4:	bl	401940 <strlen@plt>
  447fb8:	mov	x1, x0
  447fbc:	add	x0, sp, #0x38
  447fc0:	add	x2, x0, x1
  447fc4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447fc8:	add	x1, x0, #0x3a8
  447fcc:	mov	x0, x2
  447fd0:	ldrh	w2, [x1]
  447fd4:	strh	w2, [x0]
  447fd8:	ldrb	w1, [x1, #2]
  447fdc:	strb	w1, [x0, #2]
  447fe0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  447fe4:	add	x0, x0, #0x3b0
  447fe8:	str	x0, [sp, #152]
  447fec:	ldrb	w0, [sp, #150]
  447ff0:	and	w0, w0, #0x4
  447ff4:	cmp	w0, #0x0
  447ff8:	b.eq	448044 <ferror@plt+0x462c4>  // b.none
  447ffc:	add	x0, sp, #0x38
  448000:	ldr	x1, [sp, #152]
  448004:	bl	401ac0 <strcat@plt>
  448008:	add	x0, sp, #0x38
  44800c:	bl	401940 <strlen@plt>
  448010:	mov	x1, x0
  448014:	add	x0, sp, #0x38
  448018:	add	x2, x0, x1
  44801c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448020:	add	x1, x0, #0x3b8
  448024:	mov	x0, x2
  448028:	ldr	w2, [x1]
  44802c:	str	w2, [x0]
  448030:	ldur	w1, [x1, #3]
  448034:	stur	w1, [x0, #3]
  448038:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44803c:	add	x0, x0, #0x3b0
  448040:	str	x0, [sp, #152]
  448044:	ldrb	w0, [sp, #150]
  448048:	and	w0, w0, #0x2
  44804c:	cmp	w0, #0x0
  448050:	b.eq	44808c <ferror@plt+0x4630c>  // b.none
  448054:	add	x0, sp, #0x38
  448058:	ldr	x1, [sp, #152]
  44805c:	bl	401ac0 <strcat@plt>
  448060:	add	x0, sp, #0x38
  448064:	bl	401940 <strlen@plt>
  448068:	mov	x1, x0
  44806c:	add	x0, sp, #0x38
  448070:	add	x0, x0, x1
  448074:	mov	w1, #0x7370                	// #29552
  448078:	movk	w1, #0x70, lsl #16
  44807c:	str	w1, [x0]
  448080:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448084:	add	x0, x0, #0x3b0
  448088:	str	x0, [sp, #152]
  44808c:	ldrb	w0, [sp, #150]
  448090:	and	w0, w0, #0x1
  448094:	cmp	w0, #0x0
  448098:	b.eq	4480d8 <ferror@plt+0x46358>  // b.none
  44809c:	add	x0, sp, #0x38
  4480a0:	ldr	x1, [sp, #152]
  4480a4:	bl	401ac0 <strcat@plt>
  4480a8:	add	x0, sp, #0x38
  4480ac:	bl	401940 <strlen@plt>
  4480b0:	mov	x1, x0
  4480b4:	add	x0, sp, #0x38
  4480b8:	add	x2, x0, x1
  4480bc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4480c0:	add	x1, x0, #0x3c0
  4480c4:	mov	x0, x2
  4480c8:	ldrh	w2, [x1]
  4480cc:	strh	w2, [x0]
  4480d0:	ldrb	w1, [x1, #2]
  4480d4:	strb	w1, [x0, #2]
  4480d8:	ldrb	w0, [sp, #149]
  4480dc:	add	x3, sp, #0x78
  4480e0:	mov	w2, w0
  4480e4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4480e8:	add	x1, x0, #0x160
  4480ec:	mov	x0, x3
  4480f0:	bl	4019c0 <sprintf@plt>
  4480f4:	add	x1, sp, #0x78
  4480f8:	add	x0, sp, #0x38
  4480fc:	ldr	x4, [sp, #136]
  448100:	mov	x3, x1
  448104:	mov	x2, x0
  448108:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44810c:	add	x1, x0, #0x3c8
  448110:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448114:	add	x0, x0, #0x3d0
  448118:	bl	401cf0 <printf@plt>
  44811c:	ldr	x0, [sp, #40]
  448120:	ldp	x29, x30, [sp], #160
  448124:	ret
  448128:	stp	x29, x30, [sp, #-64]!
  44812c:	mov	x29, sp
  448130:	str	x0, [sp, #40]
  448134:	str	w1, [sp, #36]
  448138:	str	x2, [sp, #24]
  44813c:	str	x3, [sp, #16]
  448140:	add	x0, sp, #0x28
  448144:	ldr	x1, [sp, #16]
  448148:	bl	4478ac <ferror@plt+0x45b2c>
  44814c:	str	x0, [sp, #56]
  448150:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  448154:	add	x0, x0, #0x988
  448158:	ldr	x1, [sp, #56]
  44815c:	str	x1, [x0]
  448160:	ldr	w0, [sp, #36]
  448164:	and	w0, w0, #0x3
  448168:	cmp	w0, #0x1
  44816c:	cset	w0, eq  // eq = none
  448170:	and	w0, w0, #0xff
  448174:	mov	w1, w0
  448178:	ldr	x0, [sp, #24]
  44817c:	str	w1, [x0]
  448180:	ldr	w0, [sp, #36]
  448184:	and	w0, w0, #0x3
  448188:	cmp	w0, #0x1
  44818c:	b.ne	44819c <ferror@plt+0x4641c>  // b.any
  448190:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448194:	add	x0, x0, #0x358
  448198:	b	4481a4 <ferror@plt+0x46424>
  44819c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4481a0:	add	x0, x0, #0x360
  4481a4:	ldr	x3, [sp, #56]
  4481a8:	mov	x2, x0
  4481ac:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4481b0:	add	x1, x0, #0x408
  4481b4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4481b8:	add	x0, x0, #0x378
  4481bc:	bl	401cf0 <printf@plt>
  4481c0:	ldr	x0, [sp, #40]
  4481c4:	ldp	x29, x30, [sp], #64
  4481c8:	ret
  4481cc:	stp	x29, x30, [sp, #-80]!
  4481d0:	mov	x29, sp
  4481d4:	str	x0, [sp, #40]
  4481d8:	str	w1, [sp, #36]
  4481dc:	str	x2, [sp, #24]
  4481e0:	str	x3, [sp, #16]
  4481e4:	ldr	w0, [sp, #36]
  4481e8:	and	w0, w0, #0xff
  4481ec:	and	w0, w0, #0x1f
  4481f0:	strb	w0, [sp, #79]
  4481f4:	ldrb	w1, [sp, #79]
  4481f8:	add	x0, sp, #0x38
  4481fc:	bl	447428 <ferror@plt+0x456a8>
  448200:	add	x0, sp, #0x38
  448204:	mov	x2, x0
  448208:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44820c:	add	x1, x0, #0x410
  448210:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448214:	add	x0, x0, #0x418
  448218:	bl	401cf0 <printf@plt>
  44821c:	ldr	x0, [sp, #40]
  448220:	ldp	x29, x30, [sp], #80
  448224:	ret
  448228:	stp	x29, x30, [sp, #-368]!
  44822c:	mov	x29, sp
  448230:	str	x0, [sp, #40]
  448234:	str	w1, [sp, #36]
  448238:	str	x2, [sp, #24]
  44823c:	str	x3, [sp, #16]
  448240:	ldr	w0, [sp, #36]
  448244:	and	w0, w0, #0x10
  448248:	cmp	w0, #0x0
  44824c:	b.ne	4482e4 <ferror@plt+0x46564>  // b.any
  448250:	ldr	x1, [sp, #16]
  448254:	ldr	x0, [sp, #40]
  448258:	sub	x0, x1, x0
  44825c:	cmp	x0, #0x0
  448260:	b.gt	44827c <ferror@plt+0x464fc>
  448264:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448268:	add	x0, x0, #0x438
  44826c:	bl	401d40 <gettext@plt>
  448270:	bl	401cf0 <printf@plt>
  448274:	ldr	x0, [sp, #16]
  448278:	b	4488ac <ferror@plt+0x46b2c>
  44827c:	ldr	x0, [sp, #40]
  448280:	add	x1, x0, #0x1
  448284:	str	x1, [sp, #40]
  448288:	ldrb	w0, [x0]
  44828c:	strb	w0, [sp, #300]
  448290:	ldr	w0, [sp, #36]
  448294:	lsl	w0, w0, #1
  448298:	and	w1, w0, #0x1e
  44829c:	ldrb	w0, [sp, #300]
  4482a0:	lsr	w0, w0, #7
  4482a4:	and	w0, w0, #0xff
  4482a8:	and	w0, w0, #0x1
  4482ac:	orr	w1, w1, w0
  4482b0:	add	x0, sp, #0x118
  4482b4:	bl	447428 <ferror@plt+0x456a8>
  4482b8:	ldrb	w0, [sp, #300]
  4482bc:	and	w1, w0, #0x7f
  4482c0:	add	x0, sp, #0x118
  4482c4:	mov	w3, w1
  4482c8:	mov	x2, x0
  4482cc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4482d0:	add	x1, x0, #0x448
  4482d4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4482d8:	add	x0, x0, #0x450
  4482dc:	bl	401cf0 <printf@plt>
  4482e0:	b	4488a8 <ferror@plt+0x46b28>
  4482e4:	ldr	w0, [sp, #36]
  4482e8:	and	w0, w0, #0x8
  4482ec:	cmp	w0, #0x0
  4482f0:	b.ne	448618 <ferror@plt+0x46898>  // b.any
  4482f4:	ldr	x1, [sp, #16]
  4482f8:	ldr	x0, [sp, #40]
  4482fc:	sub	x0, x1, x0
  448300:	cmp	x0, #0x0
  448304:	b.gt	448320 <ferror@plt+0x465a0>
  448308:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44830c:	add	x0, x0, #0x470
  448310:	bl	401d40 <gettext@plt>
  448314:	bl	401cf0 <printf@plt>
  448318:	ldr	x0, [sp, #16]
  44831c:	b	4488ac <ferror@plt+0x46b2c>
  448320:	ldr	x0, [sp, #40]
  448324:	add	x1, x0, #0x1
  448328:	str	x1, [sp, #40]
  44832c:	ldrb	w0, [x0]
  448330:	strb	w0, [sp, #303]
  448334:	ldr	w0, [sp, #36]
  448338:	and	w0, w0, #0xff
  44833c:	ubfiz	w0, w0, #1, #7
  448340:	and	w0, w0, #0xff
  448344:	and	w0, w0, #0xe
  448348:	and	w1, w0, #0xff
  44834c:	ldrb	w0, [sp, #303]
  448350:	lsr	w0, w0, #7
  448354:	and	w0, w0, #0xff
  448358:	orr	w0, w1, w0
  44835c:	strb	w0, [sp, #302]
  448360:	ldrb	w0, [sp, #303]
  448364:	and	w0, w0, #0x7f
  448368:	strb	w0, [sp, #301]
  44836c:	ldrb	w0, [sp, #302]
  448370:	cmp	w0, #0xb
  448374:	b.eq	4485d4 <ferror@plt+0x46854>  // b.none
  448378:	cmp	w0, #0xb
  44837c:	b.gt	4485f4 <ferror@plt+0x46874>
  448380:	cmp	w0, #0xa
  448384:	b.eq	4485ac <ferror@plt+0x4682c>  // b.none
  448388:	cmp	w0, #0xa
  44838c:	b.gt	4485f4 <ferror@plt+0x46874>
  448390:	cmp	w0, #0x9
  448394:	b.eq	448584 <ferror@plt+0x46804>  // b.none
  448398:	cmp	w0, #0x9
  44839c:	b.gt	4485f4 <ferror@plt+0x46874>
  4483a0:	cmp	w0, #0x8
  4483a4:	b.eq	44855c <ferror@plt+0x467dc>  // b.none
  4483a8:	cmp	w0, #0x8
  4483ac:	b.gt	4485f4 <ferror@plt+0x46874>
  4483b0:	cmp	w0, #0x7
  4483b4:	b.eq	448534 <ferror@plt+0x467b4>  // b.none
  4483b8:	cmp	w0, #0x7
  4483bc:	b.gt	4485f4 <ferror@plt+0x46874>
  4483c0:	cmp	w0, #0x6
  4483c4:	b.eq	448514 <ferror@plt+0x46794>  // b.none
  4483c8:	cmp	w0, #0x6
  4483cc:	b.gt	4485f4 <ferror@plt+0x46874>
  4483d0:	cmp	w0, #0x5
  4483d4:	b.eq	4484ec <ferror@plt+0x4676c>  // b.none
  4483d8:	cmp	w0, #0x5
  4483dc:	b.gt	4485f4 <ferror@plt+0x46874>
  4483e0:	cmp	w0, #0x4
  4483e4:	b.eq	4484c4 <ferror@plt+0x46744>  // b.none
  4483e8:	cmp	w0, #0x4
  4483ec:	b.gt	4485f4 <ferror@plt+0x46874>
  4483f0:	cmp	w0, #0x3
  4483f4:	b.eq	44849c <ferror@plt+0x4671c>  // b.none
  4483f8:	cmp	w0, #0x3
  4483fc:	b.gt	4485f4 <ferror@plt+0x46874>
  448400:	cmp	w0, #0x2
  448404:	b.eq	448474 <ferror@plt+0x466f4>  // b.none
  448408:	cmp	w0, #0x2
  44840c:	b.gt	4485f4 <ferror@plt+0x46874>
  448410:	cmp	w0, #0x0
  448414:	b.eq	448424 <ferror@plt+0x466a4>  // b.none
  448418:	cmp	w0, #0x1
  44841c:	b.eq	44844c <ferror@plt+0x466cc>  // b.none
  448420:	b	4485f4 <ferror@plt+0x46874>
  448424:	ldrb	w0, [sp, #301]
  448428:	mov	w3, w0
  44842c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448430:	add	x2, x0, #0x480
  448434:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448438:	add	x1, x0, #0x488
  44843c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448440:	add	x0, x0, #0x490
  448444:	bl	401cf0 <printf@plt>
  448448:	b	4488a8 <ferror@plt+0x46b28>
  44844c:	ldrb	w0, [sp, #301]
  448450:	mov	w3, w0
  448454:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448458:	add	x2, x0, #0x3a8
  44845c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448460:	add	x1, x0, #0x488
  448464:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448468:	add	x0, x0, #0x490
  44846c:	bl	401cf0 <printf@plt>
  448470:	b	4488a8 <ferror@plt+0x46b28>
  448474:	ldrb	w0, [sp, #301]
  448478:	mov	w3, w0
  44847c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448480:	add	x2, x0, #0x4a8
  448484:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448488:	add	x1, x0, #0x488
  44848c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448490:	add	x0, x0, #0x490
  448494:	bl	401cf0 <printf@plt>
  448498:	b	4488a8 <ferror@plt+0x46b28>
  44849c:	ldrb	w0, [sp, #301]
  4484a0:	mov	w3, w0
  4484a4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4484a8:	add	x2, x0, #0x3c0
  4484ac:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4484b0:	add	x1, x0, #0x488
  4484b4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4484b8:	add	x0, x0, #0x490
  4484bc:	bl	401cf0 <printf@plt>
  4484c0:	b	4488a8 <ferror@plt+0x46b28>
  4484c4:	ldrb	w0, [sp, #301]
  4484c8:	mov	w3, w0
  4484cc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4484d0:	add	x2, x0, #0x4b0
  4484d4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4484d8:	add	x1, x0, #0x488
  4484dc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4484e0:	add	x0, x0, #0x490
  4484e4:	bl	401cf0 <printf@plt>
  4484e8:	b	4488a8 <ferror@plt+0x46b28>
  4484ec:	ldrb	w0, [sp, #301]
  4484f0:	mov	w3, w0
  4484f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4484f8:	add	x2, x0, #0x4b8
  4484fc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448500:	add	x1, x0, #0x488
  448504:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448508:	add	x0, x0, #0x490
  44850c:	bl	401cf0 <printf@plt>
  448510:	b	4488a8 <ferror@plt+0x46b28>
  448514:	ldrb	w0, [sp, #301]
  448518:	mov	w2, w0
  44851c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448520:	add	x1, x0, #0x488
  448524:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448528:	add	x0, x0, #0x4c0
  44852c:	bl	401cf0 <printf@plt>
  448530:	b	4488a8 <ferror@plt+0x46b28>
  448534:	ldrb	w0, [sp, #301]
  448538:	mov	w3, w0
  44853c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448540:	add	x2, x0, #0x4d8
  448544:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448548:	add	x1, x0, #0x488
  44854c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448550:	add	x0, x0, #0x490
  448554:	bl	401cf0 <printf@plt>
  448558:	b	4488a8 <ferror@plt+0x46b28>
  44855c:	ldrb	w0, [sp, #301]
  448560:	mov	w3, w0
  448564:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448568:	add	x2, x0, #0x4e0
  44856c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448570:	add	x1, x0, #0x488
  448574:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448578:	add	x0, x0, #0x490
  44857c:	bl	401cf0 <printf@plt>
  448580:	b	4488a8 <ferror@plt+0x46b28>
  448584:	ldrb	w0, [sp, #301]
  448588:	mov	w3, w0
  44858c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448590:	add	x2, x0, #0x4e8
  448594:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448598:	add	x1, x0, #0x488
  44859c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4485a0:	add	x0, x0, #0x490
  4485a4:	bl	401cf0 <printf@plt>
  4485a8:	b	4488a8 <ferror@plt+0x46b28>
  4485ac:	ldrb	w0, [sp, #301]
  4485b0:	mov	w3, w0
  4485b4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4485b8:	add	x2, x0, #0x4f8
  4485bc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4485c0:	add	x1, x0, #0x488
  4485c4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4485c8:	add	x0, x0, #0x490
  4485cc:	bl	401cf0 <printf@plt>
  4485d0:	b	4488a8 <ferror@plt+0x46b28>
  4485d4:	ldrb	w0, [sp, #301]
  4485d8:	mov	w2, w0
  4485dc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4485e0:	add	x1, x0, #0x488
  4485e4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4485e8:	add	x0, x0, #0x500
  4485ec:	bl	401cf0 <printf@plt>
  4485f0:	b	4488a8 <ferror@plt+0x46b28>
  4485f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4485f8:	add	x0, x0, #0x520
  4485fc:	bl	401d40 <gettext@plt>
  448600:	mov	x2, x0
  448604:	ldrb	w0, [sp, #302]
  448608:	mov	w1, w0
  44860c:	mov	x0, x2
  448610:	bl	401cf0 <printf@plt>
  448614:	b	4488a8 <ferror@plt+0x46b28>
  448618:	ldr	w0, [sp, #36]
  44861c:	and	w0, w0, #0x7
  448620:	cmp	w0, #0x0
  448624:	b.ne	448794 <ferror@plt+0x46a14>  // b.any
  448628:	ldr	x0, [sp, #40]
  44862c:	str	x0, [sp, #360]
  448630:	strb	wzr, [sp, #359]
  448634:	str	xzr, [sp, #344]
  448638:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44863c:	add	x0, x0, #0x988
  448640:	ldr	x0, [x0]
  448644:	lsr	x0, x0, #2
  448648:	ldr	x1, [sp, #40]
  44864c:	add	x0, x1, x0
  448650:	ldr	x1, [sp, #16]
  448654:	cmp	x1, x0
  448658:	b.cs	4486a0 <ferror@plt+0x46920>  // b.hs, b.nlast
  44865c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448660:	add	x0, x0, #0x538
  448664:	bl	401d40 <gettext@plt>
  448668:	mov	x3, x0
  44866c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  448670:	add	x0, x0, #0x988
  448674:	ldr	x0, [x0]
  448678:	lsr	x0, x0, #2
  44867c:	mov	x4, x0
  448680:	ldr	x1, [sp, #16]
  448684:	ldr	x0, [sp, #40]
  448688:	sub	x0, x1, x0
  44868c:	mov	x2, x0
  448690:	mov	x1, x4
  448694:	mov	x0, x3
  448698:	bl	401cf0 <printf@plt>
  44869c:	b	4488a8 <ferror@plt+0x46b28>
  4486a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4486a4:	add	x1, x0, #0x570
  4486a8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4486ac:	add	x0, x0, #0x578
  4486b0:	bl	401cf0 <printf@plt>
  4486b4:	str	xzr, [sp, #344]
  4486b8:	b	448764 <ferror@plt+0x469e4>
  4486bc:	ldr	x0, [sp, #344]
  4486c0:	and	x0, x0, #0x3
  4486c4:	cmp	x0, #0x0
  4486c8:	b.ne	4486e0 <ferror@plt+0x46960>  // b.any
  4486cc:	ldr	x0, [sp, #360]
  4486d0:	add	x1, x0, #0x1
  4486d4:	str	x1, [sp, #360]
  4486d8:	ldrb	w0, [x0]
  4486dc:	strb	w0, [sp, #359]
  4486e0:	ldr	x0, [sp, #344]
  4486e4:	cmp	x0, #0x0
  4486e8:	b.eq	448720 <ferror@plt+0x469a0>  // b.none
  4486ec:	ldr	x2, [sp, #344]
  4486f0:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4486f4:	movk	x0, #0xaaab
  4486f8:	umulh	x0, x2, x0
  4486fc:	lsr	x1, x0, #1
  448700:	mov	x0, x1
  448704:	lsl	x0, x0, #1
  448708:	add	x0, x0, x1
  44870c:	sub	x1, x2, x0
  448710:	cmp	x1, #0x0
  448714:	b.ne	448720 <ferror@plt+0x469a0>  // b.any
  448718:	mov	w0, #0x2c                  	// #44
  44871c:	bl	401d20 <putchar@plt>
  448720:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  448724:	add	x0, x0, #0x3f8
  448728:	ldr	x1, [x0]
  44872c:	ldrb	w2, [sp, #359]
  448730:	ldr	x0, [sp, #344]
  448734:	mvn	x0, x0
  448738:	and	w0, w0, #0x3
  44873c:	lsl	w0, w0, #1
  448740:	asr	w0, w2, w0
  448744:	mov	w0, w0
  448748:	and	x0, x0, #0x3
  44874c:	add	x0, x1, x0
  448750:	ldrb	w0, [x0]
  448754:	bl	401d20 <putchar@plt>
  448758:	ldr	x0, [sp, #344]
  44875c:	add	x0, x0, #0x1
  448760:	str	x0, [sp, #344]
  448764:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  448768:	add	x0, x0, #0x988
  44876c:	ldr	x0, [x0]
  448770:	ldr	x1, [sp, #344]
  448774:	cmp	x1, x0
  448778:	b.cc	4486bc <ferror@plt+0x4693c>  // b.lo, b.ul, b.last
  44877c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448780:	add	x0, x0, #0x590
  448784:	bl	401bb0 <puts@plt>
  448788:	ldr	x0, [sp, #360]
  44878c:	str	x0, [sp, #40]
  448790:	b	4488a8 <ferror@plt+0x46b28>
  448794:	ldr	w0, [sp, #36]
  448798:	and	w0, w0, #0x7
  44879c:	cmp	w0, #0x1
  4487a0:	b.ne	448894 <ferror@plt+0x46b14>  // b.any
  4487a4:	ldr	x1, [sp, #16]
  4487a8:	ldr	x0, [sp, #40]
  4487ac:	sub	x0, x1, x0
  4487b0:	cmp	x0, #0x2
  4487b4:	b.gt	4487d0 <ferror@plt+0x46a50>
  4487b8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4487bc:	add	x0, x0, #0x598
  4487c0:	bl	401d40 <gettext@plt>
  4487c4:	bl	401cf0 <printf@plt>
  4487c8:	ldr	x0, [sp, #16]
  4487cc:	b	4488ac <ferror@plt+0x46b2c>
  4487d0:	ldr	x0, [sp, #40]
  4487d4:	add	x1, x0, #0x1
  4487d8:	str	x1, [sp, #40]
  4487dc:	ldrb	w0, [x0]
  4487e0:	and	x0, x0, #0xff
  4487e4:	str	x0, [sp, #336]
  4487e8:	ldr	x0, [sp, #40]
  4487ec:	add	x1, x0, #0x1
  4487f0:	str	x1, [sp, #40]
  4487f4:	ldrb	w0, [x0]
  4487f8:	and	x0, x0, #0xff
  4487fc:	str	x0, [sp, #328]
  448800:	ldr	x0, [sp, #40]
  448804:	add	x1, x0, #0x1
  448808:	str	x1, [sp, #40]
  44880c:	ldrb	w0, [x0]
  448810:	and	x0, x0, #0xff
  448814:	str	x0, [sp, #320]
  448818:	ldr	x0, [sp, #336]
  44881c:	lsr	x0, x0, #4
  448820:	and	x0, x0, #0xf
  448824:	str	x0, [sp, #312]
  448828:	ldr	x0, [sp, #336]
  44882c:	lsl	x0, x0, #16
  448830:	and	x1, x0, #0xf0000
  448834:	ldr	x0, [sp, #328]
  448838:	lsl	x0, x0, #8
  44883c:	orr	x0, x1, x0
  448840:	ldr	x1, [sp, #320]
  448844:	orr	x0, x1, x0
  448848:	str	x0, [sp, #304]
  44884c:	ldr	x0, [sp, #312]
  448850:	mov	w1, w0
  448854:	add	x0, sp, #0x100
  448858:	bl	4474f0 <ferror@plt+0x45770>
  44885c:	ldr	x0, [sp, #304]
  448860:	mov	w1, w0
  448864:	add	x0, sp, #0x38
  448868:	bl	4475ac <ferror@plt+0x4582c>
  44886c:	add	x1, sp, #0x38
  448870:	add	x0, sp, #0x100
  448874:	mov	x3, x1
  448878:	mov	x2, x0
  44887c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448880:	add	x1, x0, #0x5a8
  448884:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448888:	add	x0, x0, #0x5b0
  44888c:	bl	401cf0 <printf@plt>
  448890:	b	4488a8 <ferror@plt+0x46b28>
  448894:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448898:	add	x0, x0, #0x520
  44889c:	bl	401d40 <gettext@plt>
  4488a0:	ldr	w1, [sp, #36]
  4488a4:	bl	401cf0 <printf@plt>
  4488a8:	ldr	x0, [sp, #40]
  4488ac:	ldp	x29, x30, [sp], #368
  4488b0:	ret
  4488b4:	stp	x29, x30, [sp, #-256]!
  4488b8:	mov	x29, sp
  4488bc:	str	x0, [sp, #40]
  4488c0:	str	w1, [sp, #36]
  4488c4:	str	x2, [sp, #24]
  4488c8:	str	x3, [sp, #16]
  4488cc:	ldr	w0, [sp, #36]
  4488d0:	and	w0, w0, #0x10
  4488d4:	cmp	w0, #0x0
  4488d8:	cset	w0, ne  // ne = any
  4488dc:	and	w0, w0, #0xff
  4488e0:	str	w0, [sp, #252]
  4488e4:	ldr	w0, [sp, #36]
  4488e8:	and	w0, w0, #0xff
  4488ec:	and	w0, w0, #0xf
  4488f0:	strb	w0, [sp, #251]
  4488f4:	ldr	w0, [sp, #252]
  4488f8:	cmp	w0, #0x0
  4488fc:	b.eq	44892c <ferror@plt+0x46bac>  // b.none
  448900:	ldrb	w1, [sp, #251]
  448904:	add	x0, sp, #0x30
  448908:	bl	4474f0 <ferror@plt+0x45770>
  44890c:	add	x0, sp, #0x30
  448910:	mov	x2, x0
  448914:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448918:	add	x1, x0, #0x5d8
  44891c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448920:	add	x0, x0, #0x5e0
  448924:	bl	401cf0 <printf@plt>
  448928:	b	448954 <ferror@plt+0x46bd4>
  44892c:	ldrb	w1, [sp, #251]
  448930:	add	x0, sp, #0x30
  448934:	bl	4475ac <ferror@plt+0x4582c>
  448938:	add	x0, sp, #0x30
  44893c:	mov	x2, x0
  448940:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448944:	add	x1, x0, #0x5d8
  448948:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44894c:	add	x0, x0, #0x600
  448950:	bl	401cf0 <printf@plt>
  448954:	ldr	x0, [sp, #40]
  448958:	ldp	x29, x30, [sp], #256
  44895c:	ret
  448960:	stp	x29, x30, [sp, #-128]!
  448964:	mov	x29, sp
  448968:	str	x0, [sp, #40]
  44896c:	str	w1, [sp, #36]
  448970:	str	x2, [sp, #24]
  448974:	str	x3, [sp, #16]
  448978:	ldr	w0, [sp, #36]
  44897c:	and	w0, w0, #0x10
  448980:	cmp	w0, #0x0
  448984:	b.ne	448d48 <ferror@plt+0x46fc8>  // b.any
  448988:	ldr	w0, [sp, #36]
  44898c:	and	w0, w0, #0xff
  448990:	and	w0, w0, #0xf
  448994:	strb	w0, [sp, #117]
  448998:	add	x0, sp, #0x28
  44899c:	ldr	x1, [sp, #16]
  4489a0:	bl	4478ac <ferror@plt+0x45b2c>
  4489a4:	str	x0, [sp, #104]
  4489a8:	ldrb	w0, [sp, #117]
  4489ac:	cmp	w0, #0xf
  4489b0:	b.eq	448cf8 <ferror@plt+0x46f78>  // b.none
  4489b4:	cmp	w0, #0xf
  4489b8:	b.gt	448d24 <ferror@plt+0x46fa4>
  4489bc:	cmp	w0, #0xe
  4489c0:	b.eq	448cd4 <ferror@plt+0x46f54>  // b.none
  4489c4:	cmp	w0, #0xe
  4489c8:	b.gt	448d24 <ferror@plt+0x46fa4>
  4489cc:	cmp	w0, #0xd
  4489d0:	b.eq	448ca8 <ferror@plt+0x46f28>  // b.none
  4489d4:	cmp	w0, #0xd
  4489d8:	b.gt	448d24 <ferror@plt+0x46fa4>
  4489dc:	cmp	w0, #0xc
  4489e0:	b.eq	448c84 <ferror@plt+0x46f04>  // b.none
  4489e4:	cmp	w0, #0xc
  4489e8:	b.gt	448d24 <ferror@plt+0x46fa4>
  4489ec:	cmp	w0, #0xb
  4489f0:	b.eq	448c58 <ferror@plt+0x46ed8>  // b.none
  4489f4:	cmp	w0, #0xb
  4489f8:	b.gt	448d24 <ferror@plt+0x46fa4>
  4489fc:	cmp	w0, #0xa
  448a00:	b.eq	448c34 <ferror@plt+0x46eb4>  // b.none
  448a04:	cmp	w0, #0xa
  448a08:	b.gt	448d24 <ferror@plt+0x46fa4>
  448a0c:	cmp	w0, #0x9
  448a10:	b.eq	448c08 <ferror@plt+0x46e88>  // b.none
  448a14:	cmp	w0, #0x9
  448a18:	b.gt	448d24 <ferror@plt+0x46fa4>
  448a1c:	cmp	w0, #0x8
  448a20:	b.eq	448be4 <ferror@plt+0x46e64>  // b.none
  448a24:	cmp	w0, #0x8
  448a28:	b.gt	448d24 <ferror@plt+0x46fa4>
  448a2c:	cmp	w0, #0x7
  448a30:	b.eq	448bb8 <ferror@plt+0x46e38>  // b.none
  448a34:	cmp	w0, #0x7
  448a38:	b.gt	448d24 <ferror@plt+0x46fa4>
  448a3c:	cmp	w0, #0x6
  448a40:	b.eq	448b94 <ferror@plt+0x46e14>  // b.none
  448a44:	cmp	w0, #0x6
  448a48:	b.gt	448d24 <ferror@plt+0x46fa4>
  448a4c:	cmp	w0, #0x5
  448a50:	b.eq	448b68 <ferror@plt+0x46de8>  // b.none
  448a54:	cmp	w0, #0x5
  448a58:	b.gt	448d24 <ferror@plt+0x46fa4>
  448a5c:	cmp	w0, #0x4
  448a60:	b.eq	448b44 <ferror@plt+0x46dc4>  // b.none
  448a64:	cmp	w0, #0x4
  448a68:	b.gt	448d24 <ferror@plt+0x46fa4>
  448a6c:	cmp	w0, #0x3
  448a70:	b.eq	448b18 <ferror@plt+0x46d98>  // b.none
  448a74:	cmp	w0, #0x3
  448a78:	b.gt	448d24 <ferror@plt+0x46fa4>
  448a7c:	cmp	w0, #0x2
  448a80:	b.eq	448af4 <ferror@plt+0x46d74>  // b.none
  448a84:	cmp	w0, #0x2
  448a88:	b.gt	448d24 <ferror@plt+0x46fa4>
  448a8c:	cmp	w0, #0x0
  448a90:	b.eq	448aa0 <ferror@plt+0x46d20>  // b.none
  448a94:	cmp	w0, #0x1
  448a98:	b.eq	448ad8 <ferror@plt+0x46d58>  // b.none
  448a9c:	b	448d24 <ferror@plt+0x46fa4>
  448aa0:	add	x0, sp, #0x28
  448aa4:	ldr	x1, [sp, #16]
  448aa8:	bl	4478ac <ferror@plt+0x45b2c>
  448aac:	str	x0, [sp, #96]
  448ab0:	ldr	x0, [sp, #96]
  448ab4:	lsl	x0, x0, #4
  448ab8:	mov	x3, x0
  448abc:	ldr	x2, [sp, #104]
  448ac0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448ac4:	add	x1, x0, #0x620
  448ac8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448acc:	add	x0, x0, #0x628
  448ad0:	bl	401cf0 <printf@plt>
  448ad4:	b	44931c <ferror@plt+0x4759c>
  448ad8:	ldr	x2, [sp, #104]
  448adc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448ae0:	add	x1, x0, #0x620
  448ae4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448ae8:	add	x0, x0, #0x650
  448aec:	bl	401cf0 <printf@plt>
  448af0:	b	44931c <ferror@plt+0x4759c>
  448af4:	ldr	x0, [sp, #104]
  448af8:	lsl	x0, x0, #2
  448afc:	mov	x2, x0
  448b00:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448b04:	add	x1, x0, #0x620
  448b08:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448b0c:	add	x0, x0, #0x668
  448b10:	bl	401cf0 <printf@plt>
  448b14:	b	44931c <ferror@plt+0x4759c>
  448b18:	ldr	x0, [sp, #104]
  448b1c:	lsl	x0, x0, #2
  448b20:	mov	x3, x0
  448b24:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448b28:	add	x2, x0, #0x480
  448b2c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448b30:	add	x1, x0, #0x620
  448b34:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448b38:	add	x0, x0, #0x690
  448b3c:	bl	401cf0 <printf@plt>
  448b40:	b	44931c <ferror@plt+0x4759c>
  448b44:	ldr	x3, [sp, #104]
  448b48:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448b4c:	add	x2, x0, #0x3a8
  448b50:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448b54:	add	x1, x0, #0x620
  448b58:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448b5c:	add	x0, x0, #0x6b0
  448b60:	bl	401cf0 <printf@plt>
  448b64:	b	44931c <ferror@plt+0x4759c>
  448b68:	ldr	x0, [sp, #104]
  448b6c:	lsl	x0, x0, #2
  448b70:	mov	x3, x0
  448b74:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448b78:	add	x2, x0, #0x3a8
  448b7c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448b80:	add	x1, x0, #0x620
  448b84:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448b88:	add	x0, x0, #0x6c8
  448b8c:	bl	401cf0 <printf@plt>
  448b90:	b	44931c <ferror@plt+0x4759c>
  448b94:	ldr	x3, [sp, #104]
  448b98:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448b9c:	add	x2, x0, #0x4a8
  448ba0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448ba4:	add	x1, x0, #0x620
  448ba8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448bac:	add	x0, x0, #0x6b0
  448bb0:	bl	401cf0 <printf@plt>
  448bb4:	b	44931c <ferror@plt+0x4759c>
  448bb8:	ldr	x0, [sp, #104]
  448bbc:	lsl	x0, x0, #2
  448bc0:	mov	x3, x0
  448bc4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448bc8:	add	x2, x0, #0x4a8
  448bcc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448bd0:	add	x1, x0, #0x620
  448bd4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448bd8:	add	x0, x0, #0x6c8
  448bdc:	bl	401cf0 <printf@plt>
  448be0:	b	44931c <ferror@plt+0x4759c>
  448be4:	ldr	x3, [sp, #104]
  448be8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448bec:	add	x2, x0, #0x3c0
  448bf0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448bf4:	add	x1, x0, #0x620
  448bf8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448bfc:	add	x0, x0, #0x6b0
  448c00:	bl	401cf0 <printf@plt>
  448c04:	b	44931c <ferror@plt+0x4759c>
  448c08:	ldr	x0, [sp, #104]
  448c0c:	lsl	x0, x0, #2
  448c10:	mov	x3, x0
  448c14:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448c18:	add	x2, x0, #0x3c0
  448c1c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448c20:	add	x1, x0, #0x620
  448c24:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448c28:	add	x0, x0, #0x6c8
  448c2c:	bl	401cf0 <printf@plt>
  448c30:	b	44931c <ferror@plt+0x4759c>
  448c34:	ldr	x3, [sp, #104]
  448c38:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448c3c:	add	x2, x0, #0x4b8
  448c40:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448c44:	add	x1, x0, #0x620
  448c48:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448c4c:	add	x0, x0, #0x6b0
  448c50:	bl	401cf0 <printf@plt>
  448c54:	b	44931c <ferror@plt+0x4759c>
  448c58:	ldr	x0, [sp, #104]
  448c5c:	lsl	x0, x0, #2
  448c60:	mov	x3, x0
  448c64:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448c68:	add	x2, x0, #0x4b8
  448c6c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448c70:	add	x1, x0, #0x620
  448c74:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448c78:	add	x0, x0, #0x6c8
  448c7c:	bl	401cf0 <printf@plt>
  448c80:	b	44931c <ferror@plt+0x4759c>
  448c84:	ldr	x3, [sp, #104]
  448c88:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448c8c:	add	x2, x0, #0x4b0
  448c90:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448c94:	add	x1, x0, #0x620
  448c98:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448c9c:	add	x0, x0, #0x6b0
  448ca0:	bl	401cf0 <printf@plt>
  448ca4:	b	44931c <ferror@plt+0x4759c>
  448ca8:	ldr	x0, [sp, #104]
  448cac:	lsl	x0, x0, #2
  448cb0:	mov	x3, x0
  448cb4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448cb8:	add	x2, x0, #0x4b0
  448cbc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448cc0:	add	x1, x0, #0x620
  448cc4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448cc8:	add	x0, x0, #0x6c8
  448ccc:	bl	401cf0 <printf@plt>
  448cd0:	b	44931c <ferror@plt+0x4759c>
  448cd4:	ldr	x3, [sp, #104]
  448cd8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448cdc:	add	x2, x0, #0x4f8
  448ce0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448ce4:	add	x1, x0, #0x620
  448ce8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448cec:	add	x0, x0, #0x6b0
  448cf0:	bl	401cf0 <printf@plt>
  448cf4:	b	44931c <ferror@plt+0x4759c>
  448cf8:	ldr	x0, [sp, #104]
  448cfc:	lsl	x0, x0, #2
  448d00:	mov	x3, x0
  448d04:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448d08:	add	x2, x0, #0x4f8
  448d0c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448d10:	add	x1, x0, #0x620
  448d14:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448d18:	add	x0, x0, #0x6c8
  448d1c:	bl	401cf0 <printf@plt>
  448d20:	b	44931c <ferror@plt+0x4759c>
  448d24:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448d28:	add	x0, x0, #0x520
  448d2c:	bl	401d40 <gettext@plt>
  448d30:	mov	x2, x0
  448d34:	ldrb	w0, [sp, #117]
  448d38:	mov	w1, w0
  448d3c:	mov	x0, x2
  448d40:	bl	401cf0 <printf@plt>
  448d44:	b	44931c <ferror@plt+0x4759c>
  448d48:	ldr	w0, [sp, #36]
  448d4c:	and	w0, w0, #0xf
  448d50:	cmp	w0, #0xf
  448d54:	b.eq	4491e0 <ferror@plt+0x47460>  // b.none
  448d58:	cmp	w0, #0xf
  448d5c:	b.hi	449304 <ferror@plt+0x47584>  // b.pmore
  448d60:	cmp	w0, #0xc
  448d64:	b.eq	4492ec <ferror@plt+0x4756c>  // b.none
  448d68:	cmp	w0, #0xc
  448d6c:	b.hi	449304 <ferror@plt+0x47584>  // b.pmore
  448d70:	cmp	w0, #0xb
  448d74:	b.eq	4492d4 <ferror@plt+0x47554>  // b.none
  448d78:	cmp	w0, #0xb
  448d7c:	b.hi	449304 <ferror@plt+0x47584>  // b.pmore
  448d80:	cmp	w0, #0xa
  448d84:	b.eq	4492bc <ferror@plt+0x4753c>  // b.none
  448d88:	cmp	w0, #0xa
  448d8c:	b.hi	449304 <ferror@plt+0x47584>  // b.pmore
  448d90:	cmp	w0, #0x9
  448d94:	b.eq	4492a4 <ferror@plt+0x47524>  // b.none
  448d98:	cmp	w0, #0x9
  448d9c:	b.hi	449304 <ferror@plt+0x47584>  // b.pmore
  448da0:	cmp	w0, #0x0
  448da4:	b.eq	448db4 <ferror@plt+0x47034>  // b.none
  448da8:	cmp	w0, #0x1
  448dac:	b.eq	449150 <ferror@plt+0x473d0>  // b.none
  448db0:	b	449304 <ferror@plt+0x47584>
  448db4:	ldr	x0, [sp, #40]
  448db8:	ldr	x1, [sp, #16]
  448dbc:	sub	x0, x1, x0
  448dc0:	cmp	x0, #0x1
  448dc4:	b.gt	448de0 <ferror@plt+0x47060>
  448dc8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448dcc:	add	x0, x0, #0x6f0
  448dd0:	bl	401d40 <gettext@plt>
  448dd4:	bl	401cf0 <printf@plt>
  448dd8:	ldr	x0, [sp, #16]
  448ddc:	b	449320 <ferror@plt+0x475a0>
  448de0:	ldr	x0, [sp, #40]
  448de4:	add	x1, x0, #0x1
  448de8:	str	x1, [sp, #40]
  448dec:	ldrb	w0, [x0]
  448df0:	strb	w0, [sp, #117]
  448df4:	add	x0, sp, #0x28
  448df8:	ldr	x1, [sp, #16]
  448dfc:	bl	4478ac <ferror@plt+0x45b2c>
  448e00:	str	x0, [sp, #104]
  448e04:	ldrb	w0, [sp, #117]
  448e08:	sub	w0, w0, #0x1
  448e0c:	cmp	w0, #0x12
  448e10:	b.hi	449128 <ferror@plt+0x473a8>  // b.pmore
  448e14:	adrp	x1, 49f000 <warn@@Base+0x3002c>
  448e18:	add	x1, x1, #0x80c
  448e1c:	ldr	w0, [x1, w0, uxtw #2]
  448e20:	adr	x1, 448e2c <ferror@plt+0x470ac>
  448e24:	add	x0, x1, w0, sxtw #2
  448e28:	br	x0
  448e2c:	ldr	x0, [sp, #104]
  448e30:	lsl	x0, x0, #2
  448e34:	mov	x3, x0
  448e38:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448e3c:	add	x2, x0, #0x3a8
  448e40:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448e44:	add	x1, x0, #0x700
  448e48:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448e4c:	add	x0, x0, #0x690
  448e50:	bl	401cf0 <printf@plt>
  448e54:	b	44914c <ferror@plt+0x473cc>
  448e58:	ldr	x0, [sp, #104]
  448e5c:	lsl	x0, x0, #2
  448e60:	mov	x3, x0
  448e64:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448e68:	add	x2, x0, #0x4a8
  448e6c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448e70:	add	x1, x0, #0x700
  448e74:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448e78:	add	x0, x0, #0x690
  448e7c:	bl	401cf0 <printf@plt>
  448e80:	b	44914c <ferror@plt+0x473cc>
  448e84:	ldr	x0, [sp, #104]
  448e88:	lsl	x0, x0, #2
  448e8c:	mov	x3, x0
  448e90:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448e94:	add	x2, x0, #0x3c0
  448e98:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448e9c:	add	x1, x0, #0x700
  448ea0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448ea4:	add	x0, x0, #0x690
  448ea8:	bl	401cf0 <printf@plt>
  448eac:	b	44914c <ferror@plt+0x473cc>
  448eb0:	ldr	x0, [sp, #104]
  448eb4:	lsl	x0, x0, #2
  448eb8:	mov	x3, x0
  448ebc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448ec0:	add	x2, x0, #0x4b8
  448ec4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448ec8:	add	x1, x0, #0x700
  448ecc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448ed0:	add	x0, x0, #0x690
  448ed4:	bl	401cf0 <printf@plt>
  448ed8:	b	44914c <ferror@plt+0x473cc>
  448edc:	ldr	x0, [sp, #104]
  448ee0:	lsl	x0, x0, #2
  448ee4:	mov	x3, x0
  448ee8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448eec:	add	x2, x0, #0x4b0
  448ef0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448ef4:	add	x1, x0, #0x700
  448ef8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448efc:	add	x0, x0, #0x690
  448f00:	bl	401cf0 <printf@plt>
  448f04:	b	44914c <ferror@plt+0x473cc>
  448f08:	ldr	x0, [sp, #104]
  448f0c:	lsl	x0, x0, #2
  448f10:	mov	x3, x0
  448f14:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448f18:	add	x2, x0, #0x4f8
  448f1c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448f20:	add	x1, x0, #0x700
  448f24:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448f28:	add	x0, x0, #0x690
  448f2c:	bl	401cf0 <printf@plt>
  448f30:	b	44914c <ferror@plt+0x473cc>
  448f34:	ldr	x3, [sp, #104]
  448f38:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448f3c:	add	x2, x0, #0x4e0
  448f40:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448f44:	add	x1, x0, #0x700
  448f48:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448f4c:	add	x0, x0, #0x6b0
  448f50:	bl	401cf0 <printf@plt>
  448f54:	b	44914c <ferror@plt+0x473cc>
  448f58:	ldr	x0, [sp, #104]
  448f5c:	lsl	x0, x0, #2
  448f60:	mov	x3, x0
  448f64:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448f68:	add	x2, x0, #0x4e0
  448f6c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448f70:	add	x1, x0, #0x700
  448f74:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448f78:	add	x0, x0, #0x6c8
  448f7c:	bl	401cf0 <printf@plt>
  448f80:	b	44914c <ferror@plt+0x473cc>
  448f84:	ldr	x0, [sp, #104]
  448f88:	lsl	x0, x0, #2
  448f8c:	mov	x3, x0
  448f90:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448f94:	add	x2, x0, #0x4e0
  448f98:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448f9c:	add	x1, x0, #0x700
  448fa0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448fa4:	add	x0, x0, #0x690
  448fa8:	bl	401cf0 <printf@plt>
  448fac:	b	44914c <ferror@plt+0x473cc>
  448fb0:	ldr	x3, [sp, #104]
  448fb4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448fb8:	add	x2, x0, #0x4e8
  448fbc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448fc0:	add	x1, x0, #0x700
  448fc4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448fc8:	add	x0, x0, #0x6b0
  448fcc:	bl	401cf0 <printf@plt>
  448fd0:	b	44914c <ferror@plt+0x473cc>
  448fd4:	ldr	x0, [sp, #104]
  448fd8:	lsl	x0, x0, #2
  448fdc:	mov	x3, x0
  448fe0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448fe4:	add	x2, x0, #0x4e8
  448fe8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448fec:	add	x1, x0, #0x700
  448ff0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  448ff4:	add	x0, x0, #0x6c8
  448ff8:	bl	401cf0 <printf@plt>
  448ffc:	b	44914c <ferror@plt+0x473cc>
  449000:	ldr	x0, [sp, #104]
  449004:	lsl	x0, x0, #2
  449008:	mov	x3, x0
  44900c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449010:	add	x2, x0, #0x4e8
  449014:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449018:	add	x1, x0, #0x700
  44901c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449020:	add	x0, x0, #0x690
  449024:	bl	401cf0 <printf@plt>
  449028:	b	44914c <ferror@plt+0x473cc>
  44902c:	ldr	x3, [sp, #104]
  449030:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449034:	add	x2, x0, #0x4d8
  449038:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44903c:	add	x1, x0, #0x700
  449040:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449044:	add	x0, x0, #0x6b0
  449048:	bl	401cf0 <printf@plt>
  44904c:	b	44914c <ferror@plt+0x473cc>
  449050:	ldr	x0, [sp, #104]
  449054:	lsl	x0, x0, #2
  449058:	mov	x3, x0
  44905c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449060:	add	x2, x0, #0x4d8
  449064:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449068:	add	x1, x0, #0x700
  44906c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449070:	add	x0, x0, #0x6c8
  449074:	bl	401cf0 <printf@plt>
  449078:	b	44914c <ferror@plt+0x473cc>
  44907c:	ldr	x0, [sp, #104]
  449080:	lsl	x0, x0, #2
  449084:	mov	x3, x0
  449088:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44908c:	add	x2, x0, #0x4d8
  449090:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449094:	add	x1, x0, #0x700
  449098:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44909c:	add	x0, x0, #0x690
  4490a0:	bl	401cf0 <printf@plt>
  4490a4:	b	44914c <ferror@plt+0x473cc>
  4490a8:	ldr	x2, [sp, #104]
  4490ac:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4490b0:	add	x1, x0, #0x700
  4490b4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4490b8:	add	x0, x0, #0x708
  4490bc:	bl	401cf0 <printf@plt>
  4490c0:	b	44914c <ferror@plt+0x473cc>
  4490c4:	ldr	x0, [sp, #104]
  4490c8:	lsl	x0, x0, #2
  4490cc:	mov	x2, x0
  4490d0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4490d4:	add	x1, x0, #0x700
  4490d8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4490dc:	add	x0, x0, #0x728
  4490e0:	bl	401cf0 <printf@plt>
  4490e4:	b	44914c <ferror@plt+0x473cc>
  4490e8:	ldr	x0, [sp, #104]
  4490ec:	lsl	x0, x0, #2
  4490f0:	mov	x2, x0
  4490f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4490f8:	add	x1, x0, #0x700
  4490fc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449100:	add	x0, x0, #0x750
  449104:	bl	401cf0 <printf@plt>
  449108:	b	44914c <ferror@plt+0x473cc>
  44910c:	ldr	x2, [sp, #104]
  449110:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449114:	add	x1, x0, #0x700
  449118:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44911c:	add	x0, x0, #0x770
  449120:	bl	401cf0 <printf@plt>
  449124:	b	44914c <ferror@plt+0x473cc>
  449128:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44912c:	add	x0, x0, #0x520
  449130:	bl	401d40 <gettext@plt>
  449134:	mov	x2, x0
  449138:	ldrb	w0, [sp, #117]
  44913c:	mov	w1, w0
  449140:	mov	x0, x2
  449144:	bl	401cf0 <printf@plt>
  449148:	nop
  44914c:	b	44931c <ferror@plt+0x4759c>
  449150:	ldr	x0, [sp, #40]
  449154:	ldr	x1, [sp, #16]
  449158:	sub	x0, x1, x0
  44915c:	cmp	x0, #0x1
  449160:	b.gt	44917c <ferror@plt+0x473fc>
  449164:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449168:	add	x0, x0, #0x790
  44916c:	bl	401d40 <gettext@plt>
  449170:	bl	401cf0 <printf@plt>
  449174:	ldr	x0, [sp, #16]
  449178:	b	449320 <ferror@plt+0x475a0>
  44917c:	ldr	x0, [sp, #40]
  449180:	add	x1, x0, #0x1
  449184:	str	x1, [sp, #40]
  449188:	ldrb	w0, [x0]
  44918c:	strb	w0, [sp, #119]
  449190:	ldr	x0, [sp, #40]
  449194:	add	x1, x0, #0x1
  449198:	str	x1, [sp, #40]
  44919c:	ldrb	w0, [x0]
  4491a0:	strb	w0, [sp, #118]
  4491a4:	ldrb	w0, [sp, #119]
  4491a8:	and	w1, w0, #0xf
  4491ac:	add	x0, sp, #0x48
  4491b0:	bl	4474f0 <ferror@plt+0x45770>
  4491b4:	ldrb	w0, [sp, #118]
  4491b8:	and	w1, w0, #0x7f
  4491bc:	add	x0, sp, #0x48
  4491c0:	mov	w3, w1
  4491c4:	mov	x2, x0
  4491c8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4491cc:	add	x1, x0, #0x7a0
  4491d0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4491d4:	add	x0, x0, #0x7a8
  4491d8:	bl	401cf0 <printf@plt>
  4491dc:	b	44931c <ferror@plt+0x4759c>
  4491e0:	ldr	x0, [sp, #40]
  4491e4:	ldr	x1, [sp, #16]
  4491e8:	sub	x0, x1, x0
  4491ec:	cmp	x0, #0x1
  4491f0:	b.gt	44920c <ferror@plt+0x4748c>
  4491f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4491f8:	add	x0, x0, #0x7c8
  4491fc:	bl	401d40 <gettext@plt>
  449200:	bl	401cf0 <printf@plt>
  449204:	ldr	x0, [sp, #16]
  449208:	b	449320 <ferror@plt+0x475a0>
  44920c:	ldr	x0, [sp, #40]
  449210:	add	x1, x0, #0x1
  449214:	str	x1, [sp, #40]
  449218:	ldrb	w0, [x0]
  44921c:	strb	w0, [sp, #119]
  449220:	ldr	x0, [sp, #40]
  449224:	add	x1, x0, #0x1
  449228:	str	x1, [sp, #40]
  44922c:	ldrb	w0, [x0]
  449230:	strb	w0, [sp, #118]
  449234:	add	x0, sp, #0x30
  449238:	str	x0, [sp, #120]
  44923c:	ldrb	w0, [sp, #119]
  449240:	cmp	w0, #0x2
  449244:	b.hi	449264 <ferror@plt+0x474e4>  // b.pmore
  449248:	ldrb	w1, [sp, #119]
  44924c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449250:	add	x0, x0, #0xab0
  449254:	sxtw	x1, w1
  449258:	ldr	x0, [x0, x1, lsl #3]
  44925c:	str	x0, [sp, #120]
  449260:	b	449280 <ferror@plt+0x47500>
  449264:	ldrb	w0, [sp, #119]
  449268:	add	x3, sp, #0x30
  44926c:	mov	w2, w0
  449270:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449274:	add	x1, x0, #0x7d8
  449278:	mov	x0, x3
  44927c:	bl	4019c0 <sprintf@plt>
  449280:	ldrb	w0, [sp, #118]
  449284:	mov	w3, w0
  449288:	ldr	x2, [sp, #120]
  44928c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449290:	add	x1, x0, #0x7e0
  449294:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449298:	add	x0, x0, #0x7e8
  44929c:	bl	401cf0 <printf@plt>
  4492a0:	b	44931c <ferror@plt+0x4759c>
  4492a4:	ldr	x0, [sp, #40]
  4492a8:	ldr	x3, [sp, #16]
  4492ac:	ldr	x2, [sp, #24]
  4492b0:	ldr	w1, [sp, #36]
  4492b4:	bl	447950 <ferror@plt+0x45bd0>
  4492b8:	b	449320 <ferror@plt+0x475a0>
  4492bc:	ldr	x0, [sp, #40]
  4492c0:	ldr	x3, [sp, #16]
  4492c4:	ldr	x2, [sp, #24]
  4492c8:	ldr	w1, [sp, #36]
  4492cc:	bl	447a60 <ferror@plt+0x45ce0>
  4492d0:	b	449320 <ferror@plt+0x475a0>
  4492d4:	ldr	x0, [sp, #40]
  4492d8:	ldr	x3, [sp, #16]
  4492dc:	ldr	x2, [sp, #24]
  4492e0:	ldr	w1, [sp, #36]
  4492e4:	bl	447b94 <ferror@plt+0x45e14>
  4492e8:	b	449320 <ferror@plt+0x475a0>
  4492ec:	ldr	x0, [sp, #40]
  4492f0:	ldr	x3, [sp, #16]
  4492f4:	ldr	x2, [sp, #24]
  4492f8:	ldr	w1, [sp, #36]
  4492fc:	bl	447cd4 <ferror@plt+0x45f54>
  449300:	b	449320 <ferror@plt+0x475a0>
  449304:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449308:	add	x0, x0, #0x520
  44930c:	bl	401d40 <gettext@plt>
  449310:	ldr	w1, [sp, #36]
  449314:	bl	401cf0 <printf@plt>
  449318:	nop
  44931c:	ldr	x0, [sp, #40]
  449320:	ldp	x29, x30, [sp], #128
  449324:	ret
  449328:	stp	x29, x30, [sp, #-64]!
  44932c:	mov	x29, sp
  449330:	str	x0, [sp, #40]
  449334:	str	w1, [sp, #36]
  449338:	str	x2, [sp, #24]
  44933c:	str	x3, [sp, #16]
  449340:	ldr	w0, [sp, #36]
  449344:	and	x0, x0, #0x1f
  449348:	str	x0, [sp, #56]
  44934c:	ldr	w0, [sp, #36]
  449350:	and	w0, w0, #0x20
  449354:	cmp	w0, #0x0
  449358:	b.eq	449378 <ferror@plt+0x475f8>  // b.none
  44935c:	ldr	x2, [sp, #56]
  449360:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449364:	add	x1, x0, #0x858
  449368:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44936c:	add	x0, x0, #0x860
  449370:	bl	401cf0 <printf@plt>
  449374:	b	449390 <ferror@plt+0x47610>
  449378:	ldr	x2, [sp, #56]
  44937c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449380:	add	x1, x0, #0x858
  449384:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449388:	add	x0, x0, #0x880
  44938c:	bl	401cf0 <printf@plt>
  449390:	ldr	x0, [sp, #40]
  449394:	ldp	x29, x30, [sp], #64
  449398:	ret
  44939c:	stp	x29, x30, [sp, #-64]!
  4493a0:	mov	x29, sp
  4493a4:	str	x0, [sp, #40]
  4493a8:	str	w1, [sp, #36]
  4493ac:	str	x2, [sp, #24]
  4493b0:	str	x3, [sp, #16]
  4493b4:	add	x0, sp, #0x28
  4493b8:	ldr	x1, [sp, #16]
  4493bc:	bl	4478ac <ferror@plt+0x45b2c>
  4493c0:	str	x0, [sp, #56]
  4493c4:	ldr	w0, [sp, #36]
  4493c8:	and	x0, x0, #0x1f
  4493cc:	mov	x3, x0
  4493d0:	ldr	x2, [sp, #56]
  4493d4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4493d8:	add	x1, x0, #0x8a0
  4493dc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4493e0:	add	x0, x0, #0x8a8
  4493e4:	bl	401cf0 <printf@plt>
  4493e8:	ldr	x0, [sp, #40]
  4493ec:	ldp	x29, x30, [sp], #64
  4493f0:	ret
  4493f4:	stp	x29, x30, [sp, #-80]!
  4493f8:	mov	x29, sp
  4493fc:	str	x0, [sp, #40]
  449400:	str	w1, [sp, #36]
  449404:	str	x2, [sp, #24]
  449408:	str	x3, [sp, #16]
  44940c:	ldr	w0, [sp, #36]
  449410:	and	w0, w0, #0x10
  449414:	cmp	w0, #0x0
  449418:	b.ne	44945c <ferror@plt+0x476dc>  // b.any
  44941c:	add	x0, sp, #0x28
  449420:	ldr	x1, [sp, #16]
  449424:	bl	4478ac <ferror@plt+0x45b2c>
  449428:	str	x0, [sp, #64]
  44942c:	add	x0, sp, #0x28
  449430:	ldr	x1, [sp, #16]
  449434:	bl	4478ac <ferror@plt+0x45b2c>
  449438:	str	x0, [sp, #56]
  44943c:	ldr	x3, [sp, #56]
  449440:	ldr	x2, [sp, #64]
  449444:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449448:	add	x1, x0, #0x8c8
  44944c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449450:	add	x0, x0, #0x8a8
  449454:	bl	401cf0 <printf@plt>
  449458:	b	449578 <ferror@plt+0x477f8>
  44945c:	ldr	w0, [sp, #36]
  449460:	and	w0, w0, #0x7
  449464:	cmp	w0, #0x0
  449468:	b.ne	4494c4 <ferror@plt+0x47744>  // b.any
  44946c:	add	x0, sp, #0x28
  449470:	ldr	x1, [sp, #16]
  449474:	bl	4478ac <ferror@plt+0x45b2c>
  449478:	str	x0, [sp, #72]
  44947c:	ldr	w0, [sp, #36]
  449480:	and	w0, w0, #0x8
  449484:	cmp	w0, #0x0
  449488:	b.eq	4494a8 <ferror@plt+0x47728>  // b.none
  44948c:	ldr	x2, [sp, #72]
  449490:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449494:	add	x1, x0, #0x8d0
  449498:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44949c:	add	x0, x0, #0x860
  4494a0:	bl	401cf0 <printf@plt>
  4494a4:	b	449578 <ferror@plt+0x477f8>
  4494a8:	ldr	x2, [sp, #72]
  4494ac:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4494b0:	add	x1, x0, #0x8d0
  4494b4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4494b8:	add	x0, x0, #0x880
  4494bc:	bl	401cf0 <printf@plt>
  4494c0:	b	449578 <ferror@plt+0x477f8>
  4494c4:	ldr	w0, [sp, #36]
  4494c8:	and	w0, w0, #0x7
  4494cc:	cmp	w0, #0x4
  4494d0:	b.eq	449548 <ferror@plt+0x477c8>  // b.none
  4494d4:	cmp	w0, #0x4
  4494d8:	b.hi	449560 <ferror@plt+0x477e0>  // b.pmore
  4494dc:	cmp	w0, #0x3
  4494e0:	b.eq	449530 <ferror@plt+0x477b0>  // b.none
  4494e4:	cmp	w0, #0x3
  4494e8:	b.hi	449560 <ferror@plt+0x477e0>  // b.pmore
  4494ec:	cmp	w0, #0x1
  4494f0:	b.eq	449500 <ferror@plt+0x47780>  // b.none
  4494f4:	cmp	w0, #0x2
  4494f8:	b.eq	449518 <ferror@plt+0x47798>  // b.none
  4494fc:	b	449560 <ferror@plt+0x477e0>
  449500:	ldr	x0, [sp, #40]
  449504:	ldr	x3, [sp, #16]
  449508:	ldr	x2, [sp, #24]
  44950c:	ldr	w1, [sp, #36]
  449510:	bl	447950 <ferror@plt+0x45bd0>
  449514:	b	44957c <ferror@plt+0x477fc>
  449518:	ldr	x0, [sp, #40]
  44951c:	ldr	x3, [sp, #16]
  449520:	ldr	x2, [sp, #24]
  449524:	ldr	w1, [sp, #36]
  449528:	bl	447a60 <ferror@plt+0x45ce0>
  44952c:	b	44957c <ferror@plt+0x477fc>
  449530:	ldr	x0, [sp, #40]
  449534:	ldr	x3, [sp, #16]
  449538:	ldr	x2, [sp, #24]
  44953c:	ldr	w1, [sp, #36]
  449540:	bl	447b94 <ferror@plt+0x45e14>
  449544:	b	44957c <ferror@plt+0x477fc>
  449548:	ldr	x0, [sp, #40]
  44954c:	ldr	x3, [sp, #16]
  449550:	ldr	x2, [sp, #24]
  449554:	ldr	w1, [sp, #36]
  449558:	bl	447cd4 <ferror@plt+0x45f54>
  44955c:	b	44957c <ferror@plt+0x477fc>
  449560:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449564:	add	x0, x0, #0x520
  449568:	bl	401d40 <gettext@plt>
  44956c:	ldr	w1, [sp, #36]
  449570:	bl	401cf0 <printf@plt>
  449574:	nop
  449578:	ldr	x0, [sp, #40]
  44957c:	ldp	x29, x30, [sp], #80
  449580:	ret
  449584:	stp	x29, x30, [sp, #-64]!
  449588:	mov	x29, sp
  44958c:	str	x0, [sp, #40]
  449590:	str	w1, [sp, #36]
  449594:	str	x2, [sp, #24]
  449598:	str	x3, [sp, #16]
  44959c:	ldr	x1, [sp, #16]
  4495a0:	ldr	x0, [sp, #40]
  4495a4:	sub	x0, x1, x0
  4495a8:	cmp	x0, #0x0
  4495ac:	b.gt	4495c8 <ferror@plt+0x47848>
  4495b0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4495b4:	add	x0, x0, #0x958
  4495b8:	bl	401d40 <gettext@plt>
  4495bc:	bl	401cf0 <printf@plt>
  4495c0:	ldr	x0, [sp, #16]
  4495c4:	b	449628 <ferror@plt+0x478a8>
  4495c8:	ldr	x0, [sp, #40]
  4495cc:	add	x1, x0, #0x1
  4495d0:	str	x1, [sp, #40]
  4495d4:	ldrb	w0, [x0]
  4495d8:	strb	w0, [sp, #63]
  4495dc:	ldrb	w0, [sp, #63]
  4495e0:	lsr	w0, w0, #5
  4495e4:	and	w0, w0, #0xff
  4495e8:	mov	w1, w0
  4495ec:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4495f0:	add	x0, x0, #0x8d8
  4495f4:	sxtw	x1, w1
  4495f8:	ldrsw	x2, [sp, #36]
  4495fc:	lsl	x2, x2, #3
  449600:	add	x1, x2, x1
  449604:	ldr	x0, [x0, x1, lsl #3]
  449608:	str	x0, [sp, #48]
  44960c:	ldrb	w0, [sp, #63]
  449610:	ldr	x4, [sp, #48]
  449614:	ldr	x3, [sp, #16]
  449618:	ldr	x2, [sp, #24]
  44961c:	mov	w1, w0
  449620:	ldr	x0, [sp, #40]
  449624:	blr	x4
  449628:	ldp	x29, x30, [sp], #64
  44962c:	ret
  449630:	stp	x29, x30, [sp, #-32]!
  449634:	mov	x29, sp
  449638:	str	w0, [sp, #28]
  44963c:	ldr	w0, [sp, #28]
  449640:	and	w0, w0, #0x1
  449644:	cmp	w0, #0x0
  449648:	b.eq	449660 <ferror@plt+0x478e0>  // b.none
  44964c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449650:	add	x0, x0, #0xac8
  449654:	bl	401d40 <gettext@plt>
  449658:	bl	46eed4 <error@@Base>
  44965c:	b	449680 <ferror@plt+0x47900>
  449660:	ldr	w0, [sp, #28]
  449664:	and	w0, w0, #0x2
  449668:	cmp	w0, #0x0
  44966c:	b.eq	449680 <ferror@plt+0x47900>  // b.none
  449670:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449674:	add	x0, x0, #0xae0
  449678:	bl	401d40 <gettext@plt>
  44967c:	bl	46eed4 <error@@Base>
  449680:	nop
  449684:	ldp	x29, x30, [sp], #32
  449688:	ret
  44968c:	sub	sp, sp, #0x10
  449690:	str	w0, [sp, #12]
  449694:	ldr	w0, [sp, #12]
  449698:	and	w0, w0, #0x7
  44969c:	cmp	w0, #0x4
  4496a0:	b.eq	4496dc <ferror@plt+0x4795c>  // b.none
  4496a4:	cmp	w0, #0x4
  4496a8:	b.gt	4496bc <ferror@plt+0x4793c>
  4496ac:	cmp	w0, #0x2
  4496b0:	b.eq	4496cc <ferror@plt+0x4794c>  // b.none
  4496b4:	cmp	w0, #0x3
  4496b8:	b.eq	4496d4 <ferror@plt+0x47954>  // b.none
  4496bc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4496c0:	add	x0, x0, #0x54c
  4496c4:	ldr	w0, [x0]
  4496c8:	b	4496e0 <ferror@plt+0x47960>
  4496cc:	mov	w0, #0x2                   	// #2
  4496d0:	b	4496e0 <ferror@plt+0x47960>
  4496d4:	mov	w0, #0x4                   	// #4
  4496d8:	b	4496e0 <ferror@plt+0x47960>
  4496dc:	mov	w0, #0x8                   	// #8
  4496e0:	add	sp, sp, #0x10
  4496e4:	ret
  4496e8:	stp	x29, x30, [sp, #-80]!
  4496ec:	mov	x29, sp
  4496f0:	str	x0, [sp, #40]
  4496f4:	str	w1, [sp, #36]
  4496f8:	str	x2, [sp, #24]
  4496fc:	str	x3, [sp, #16]
  449700:	ldr	x0, [sp, #40]
  449704:	ldr	x0, [x0]
  449708:	str	x0, [sp, #64]
  44970c:	ldr	w0, [sp, #36]
  449710:	bl	44968c <ferror@plt+0x4790c>
  449714:	str	w0, [sp, #60]
  449718:	ldr	w0, [sp, #60]
  44971c:	ldr	x1, [sp, #64]
  449720:	add	x0, x1, x0
  449724:	ldr	x1, [sp, #16]
  449728:	cmp	x1, x0
  44972c:	b.hi	449754 <ferror@plt+0x479d4>  // b.pmore
  449730:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449734:	add	x0, x0, #0xb00
  449738:	bl	401d40 <gettext@plt>
  44973c:	bl	46efd4 <warn@@Base>
  449740:	ldr	x0, [sp, #40]
  449744:	ldr	x1, [sp, #16]
  449748:	str	x1, [x0]
  44974c:	mov	x0, #0x0                   	// #0
  449750:	b	449850 <ferror@plt+0x47ad0>
  449754:	ldr	w0, [sp, #60]
  449758:	cmp	w0, #0x8
  44975c:	b.ls	449788 <ferror@plt+0x47a08>  // b.plast
  449760:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449764:	add	x0, x0, #0xb30
  449768:	bl	401d40 <gettext@plt>
  44976c:	ldr	w1, [sp, #60]
  449770:	bl	46efd4 <warn@@Base>
  449774:	ldr	x0, [sp, #40]
  449778:	ldr	x1, [sp, #16]
  44977c:	str	x1, [x0]
  449780:	mov	x0, #0x0                   	// #0
  449784:	b	449850 <ferror@plt+0x47ad0>
  449788:	ldr	w0, [sp, #60]
  44978c:	cmp	w0, #0x0
  449790:	b.ne	4497b8 <ferror@plt+0x47a38>  // b.any
  449794:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449798:	add	x0, x0, #0xb60
  44979c:	bl	401d40 <gettext@plt>
  4497a0:	bl	46efd4 <warn@@Base>
  4497a4:	ldr	x0, [sp, #40]
  4497a8:	ldr	x1, [sp, #16]
  4497ac:	str	x1, [x0]
  4497b0:	mov	x0, #0x0                   	// #0
  4497b4:	b	449850 <ferror@plt+0x47ad0>
  4497b8:	ldr	w0, [sp, #36]
  4497bc:	and	w0, w0, #0x8
  4497c0:	cmp	w0, #0x0
  4497c4:	b.eq	4497e0 <ferror@plt+0x47a60>  // b.none
  4497c8:	ldr	w0, [sp, #60]
  4497cc:	mov	w1, w0
  4497d0:	ldr	x0, [sp, #64]
  4497d4:	bl	46fba8 <warn@@Base+0xbd4>
  4497d8:	str	x0, [sp, #72]
  4497dc:	b	449800 <ferror@plt+0x47a80>
  4497e0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4497e4:	add	x0, x0, #0x580
  4497e8:	ldr	x2, [x0]
  4497ec:	ldr	w0, [sp, #60]
  4497f0:	mov	w1, w0
  4497f4:	ldr	x0, [sp, #64]
  4497f8:	blr	x2
  4497fc:	str	x0, [sp, #72]
  449800:	ldr	w0, [sp, #36]
  449804:	and	w0, w0, #0x70
  449808:	cmp	w0, #0x10
  44980c:	b.ne	449838 <ferror@plt+0x47ab8>  // b.any
  449810:	ldr	x0, [sp, #24]
  449814:	ldr	x0, [x0, #40]
  449818:	ldr	x1, [sp, #24]
  44981c:	ldr	x1, [x1, #32]
  449820:	ldr	x2, [sp, #64]
  449824:	sub	x1, x2, x1
  449828:	add	x0, x0, x1
  44982c:	ldr	x1, [sp, #72]
  449830:	add	x0, x1, x0
  449834:	str	x0, [sp, #72]
  449838:	ldr	w0, [sp, #60]
  44983c:	ldr	x1, [sp, #64]
  449840:	add	x1, x1, x0
  449844:	ldr	x0, [sp, #40]
  449848:	str	x1, [x0]
  44984c:	ldr	x0, [sp, #72]
  449850:	ldp	x29, x30, [sp], #80
  449854:	ret
  449858:	stp	x29, x30, [sp, #-96]!
  44985c:	mov	x29, sp
  449860:	str	x0, [sp, #40]
  449864:	str	x1, [sp, #32]
  449868:	str	w2, [sp, #28]
  44986c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449870:	add	x0, x0, #0xe4c
  449874:	ldr	w0, [x0]
  449878:	add	w2, w0, #0x1
  44987c:	adrp	x1, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449880:	add	x1, x1, #0xe4c
  449884:	str	w2, [x1]
  449888:	sxtw	x0, w0
  44988c:	lsl	x1, x0, #6
  449890:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449894:	add	x0, x0, #0xe50
  449898:	add	x0, x1, x0
  44989c:	str	x0, [sp, #88]
  4498a0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4498a4:	add	x0, x0, #0xe4c
  4498a8:	ldr	w0, [x0]
  4498ac:	and	w1, w0, #0xf
  4498b0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4498b4:	add	x0, x0, #0xe4c
  4498b8:	str	w1, [x0]
  4498bc:	ldr	w0, [sp, #28]
  4498c0:	cmp	w0, #0x0
  4498c4:	b.eq	449914 <ferror@plt+0x47b94>  // b.none
  4498c8:	ldr	x3, [sp, #32]
  4498cc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4498d0:	add	x2, x0, #0xb88
  4498d4:	mov	x1, #0x40                  	// #64
  4498d8:	ldr	x0, [sp, #88]
  4498dc:	bl	401a20 <snprintf@plt>
  4498e0:	ldr	w0, [sp, #28]
  4498e4:	cmp	w0, #0x8
  4498e8:	b.ls	4498f4 <ferror@plt+0x47b74>  // b.plast
  4498ec:	mov	w0, #0x8                   	// #8
  4498f0:	str	w0, [sp, #28]
  4498f4:	mov	w1, #0x8                   	// #8
  4498f8:	ldr	w0, [sp, #28]
  4498fc:	sub	w0, w1, w0
  449900:	lsl	w0, w0, #1
  449904:	mov	w0, w0
  449908:	ldr	x1, [sp, #88]
  44990c:	add	x0, x1, x0
  449910:	b	44997c <ferror@plt+0x47bfc>
  449914:	ldr	x0, [sp, #40]
  449918:	cmp	x0, #0x0
  44991c:	b.eq	449944 <ferror@plt+0x47bc4>  // b.none
  449920:	add	x4, sp, #0x38
  449924:	ldr	x3, [sp, #40]
  449928:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44992c:	add	x2, x0, #0xb98
  449930:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449934:	add	x1, x0, #0xba0
  449938:	mov	x0, x4
  44993c:	bl	4019c0 <sprintf@plt>
  449940:	b	449960 <ferror@plt+0x47be0>
  449944:	add	x3, sp, #0x38
  449948:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44994c:	add	x2, x0, #0xb98
  449950:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449954:	add	x1, x0, #0xba8
  449958:	mov	x0, x3
  44995c:	bl	4019c0 <sprintf@plt>
  449960:	add	x0, sp, #0x38
  449964:	ldr	x3, [sp, #32]
  449968:	mov	x2, x0
  44996c:	mov	x1, #0x40                  	// #64
  449970:	ldr	x0, [sp, #88]
  449974:	bl	401a20 <snprintf@plt>
  449978:	ldr	x0, [sp, #88]
  44997c:	ldp	x29, x30, [sp], #96
  449980:	ret
  449984:	stp	x29, x30, [sp, #-32]!
  449988:	mov	x29, sp
  44998c:	str	x0, [sp, #24]
  449990:	str	x1, [sp, #16]
  449994:	mov	w2, #0x0                   	// #0
  449998:	ldr	x1, [sp, #16]
  44999c:	ldr	x0, [sp, #24]
  4499a0:	bl	449858 <ferror@plt+0x47ad8>
  4499a4:	ldp	x29, x30, [sp], #32
  4499a8:	ret
  4499ac:	stp	x29, x30, [sp, #-32]!
  4499b0:	mov	x29, sp
  4499b4:	str	x0, [sp, #24]
  4499b8:	str	w1, [sp, #20]
  4499bc:	ldr	w2, [sp, #20]
  4499c0:	ldr	x1, [sp, #24]
  4499c4:	mov	x0, #0x0                   	// #0
  4499c8:	bl	449858 <ferror@plt+0x47ad8>
  4499cc:	mov	x1, x0
  4499d0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4499d4:	add	x0, x0, #0xbb0
  4499d8:	bl	401cf0 <printf@plt>
  4499dc:	nop
  4499e0:	ldp	x29, x30, [sp], #32
  4499e4:	ret
  4499e8:	stp	x29, x30, [sp, #-48]!
  4499ec:	mov	x29, sp
  4499f0:	str	x0, [sp, #24]
  4499f4:	str	w1, [sp, #20]
  4499f8:	str	w2, [sp, #16]
  4499fc:	ldr	w0, [sp, #20]
  449a00:	cmp	w0, #0x0
  449a04:	b.ne	449a14 <ferror@plt+0x47c94>  // b.any
  449a08:	mov	w0, #0x4                   	// #4
  449a0c:	str	w0, [sp, #44]
  449a10:	b	449a20 <ferror@plt+0x47ca0>
  449a14:	ldr	w0, [sp, #20]
  449a18:	lsl	w0, w0, #1
  449a1c:	str	w0, [sp, #44]
  449a20:	ldr	x0, [sp, #24]
  449a24:	cmp	x0, #0x0
  449a28:	b.ne	449a38 <ferror@plt+0x47cb8>  // b.any
  449a2c:	ldr	w0, [sp, #16]
  449a30:	cmp	w0, #0x0
  449a34:	b.eq	449a58 <ferror@plt+0x47cd8>  // b.none
  449a38:	ldr	w0, [sp, #44]
  449a3c:	sub	w0, w0, #0x1
  449a40:	ldr	x2, [sp, #24]
  449a44:	mov	w1, w0
  449a48:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449a4c:	add	x0, x0, #0xbb8
  449a50:	bl	401cf0 <printf@plt>
  449a54:	b	449a78 <ferror@plt+0x47cf8>
  449a58:	ldr	w0, [sp, #44]
  449a5c:	add	w1, w0, #0x1
  449a60:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449a64:	add	x2, x0, #0xbc0
  449a68:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449a6c:	add	x0, x0, #0xbc8
  449a70:	bl	401cf0 <printf@plt>
  449a74:	nop
  449a78:	nop
  449a7c:	ldp	x29, x30, [sp], #48
  449a80:	ret
  449a84:	stp	x29, x30, [sp, #-64]!
  449a88:	mov	x29, sp
  449a8c:	str	x0, [sp, #40]
  449a90:	str	x1, [sp, #32]
  449a94:	str	x2, [sp, #24]
  449a98:	str	w3, [sp, #20]
  449a9c:	str	wzr, [sp, #60]
  449aa0:	ldr	x0, [sp, #40]
  449aa4:	cmp	x0, #0x0
  449aa8:	b.ne	449ac8 <ferror@plt+0x47d48>  // b.any
  449aac:	ldr	w1, [sp, #20]
  449ab0:	ldr	x3, [sp, #32]
  449ab4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449ab8:	add	x2, x0, #0xbd0
  449abc:	ldr	x0, [sp, #24]
  449ac0:	bl	401a20 <snprintf@plt>
  449ac4:	b	449b14 <ferror@plt+0x47d94>
  449ac8:	ldr	w1, [sp, #20]
  449acc:	ldr	x3, [sp, #40]
  449ad0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449ad4:	add	x2, x0, #0xbd0
  449ad8:	ldr	x0, [sp, #24]
  449adc:	bl	401a20 <snprintf@plt>
  449ae0:	str	w0, [sp, #60]
  449ae4:	ldrsw	x0, [sp, #60]
  449ae8:	ldr	x1, [sp, #24]
  449aec:	add	x4, x1, x0
  449af0:	ldr	w0, [sp, #60]
  449af4:	ldr	w1, [sp, #20]
  449af8:	sub	w0, w1, w0
  449afc:	mov	w1, w0
  449b00:	ldr	x3, [sp, #32]
  449b04:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449b08:	add	x2, x0, #0xbd8
  449b0c:	mov	x0, x4
  449b10:	bl	401a20 <snprintf@plt>
  449b14:	ldr	x0, [sp, #24]
  449b18:	ldp	x29, x30, [sp], #64
  449b1c:	ret
  449b20:	sub	sp, sp, #0x50
  449b24:	str	x0, [sp, #40]
  449b28:	str	x1, [sp, #32]
  449b2c:	str	w2, [sp, #28]
  449b30:	str	x3, [sp, #16]
  449b34:	str	x4, [sp, #8]
  449b38:	str	xzr, [sp, #72]
  449b3c:	str	wzr, [sp, #68]
  449b40:	str	wzr, [sp, #64]
  449b44:	mov	w0, #0x1                   	// #1
  449b48:	str	w0, [sp, #60]
  449b4c:	b	449c4c <ferror@plt+0x47ecc>
  449b50:	ldr	x0, [sp, #40]
  449b54:	add	x1, x0, #0x1
  449b58:	str	x1, [sp, #40]
  449b5c:	ldrb	w0, [x0]
  449b60:	strb	w0, [sp, #59]
  449b64:	ldr	w0, [sp, #68]
  449b68:	add	w0, w0, #0x1
  449b6c:	str	w0, [sp, #68]
  449b70:	ldr	w0, [sp, #64]
  449b74:	cmp	w0, #0x3f
  449b78:	b.hi	449bd0 <ferror@plt+0x47e50>  // b.pmore
  449b7c:	ldrb	w0, [sp, #59]
  449b80:	and	x1, x0, #0x7f
  449b84:	ldr	w0, [sp, #64]
  449b88:	lsl	x0, x1, x0
  449b8c:	ldr	x1, [sp, #72]
  449b90:	orr	x0, x1, x0
  449b94:	str	x0, [sp, #72]
  449b98:	ldr	w0, [sp, #64]
  449b9c:	ldr	x1, [sp, #72]
  449ba0:	lsr	x1, x1, x0
  449ba4:	ldrb	w0, [sp, #59]
  449ba8:	and	x0, x0, #0x7f
  449bac:	cmp	x1, x0
  449bb0:	b.eq	449bc0 <ferror@plt+0x47e40>  // b.none
  449bb4:	ldr	w0, [sp, #60]
  449bb8:	orr	w0, w0, #0x2
  449bbc:	str	w0, [sp, #60]
  449bc0:	ldr	w0, [sp, #64]
  449bc4:	add	w0, w0, #0x7
  449bc8:	str	w0, [sp, #64]
  449bcc:	b	449bec <ferror@plt+0x47e6c>
  449bd0:	ldrb	w0, [sp, #59]
  449bd4:	and	w0, w0, #0x7f
  449bd8:	cmp	w0, #0x0
  449bdc:	b.eq	449bec <ferror@plt+0x47e6c>  // b.none
  449be0:	ldr	w0, [sp, #60]
  449be4:	orr	w0, w0, #0x2
  449be8:	str	w0, [sp, #60]
  449bec:	ldrsb	w0, [sp, #59]
  449bf0:	cmp	w0, #0x0
  449bf4:	b.lt	449c4c <ferror@plt+0x47ecc>  // b.tstop
  449bf8:	ldr	w0, [sp, #60]
  449bfc:	and	w0, w0, #0xfffffffe
  449c00:	str	w0, [sp, #60]
  449c04:	ldr	w0, [sp, #28]
  449c08:	cmp	w0, #0x0
  449c0c:	b.eq	449c60 <ferror@plt+0x47ee0>  // b.none
  449c10:	ldr	w0, [sp, #64]
  449c14:	cmp	w0, #0x3f
  449c18:	b.hi	449c60 <ferror@plt+0x47ee0>  // b.pmore
  449c1c:	ldrb	w0, [sp, #59]
  449c20:	and	w0, w0, #0x40
  449c24:	cmp	w0, #0x0
  449c28:	b.eq	449c60 <ferror@plt+0x47ee0>  // b.none
  449c2c:	ldr	w0, [sp, #64]
  449c30:	mov	x1, #0x1                   	// #1
  449c34:	lsl	x0, x1, x0
  449c38:	neg	x0, x0
  449c3c:	ldr	x1, [sp, #72]
  449c40:	orr	x0, x1, x0
  449c44:	str	x0, [sp, #72]
  449c48:	b	449c60 <ferror@plt+0x47ee0>
  449c4c:	ldr	x1, [sp, #40]
  449c50:	ldr	x0, [sp, #32]
  449c54:	cmp	x1, x0
  449c58:	b.cc	449b50 <ferror@plt+0x47dd0>  // b.lo, b.ul, b.last
  449c5c:	b	449c64 <ferror@plt+0x47ee4>
  449c60:	nop
  449c64:	ldr	x0, [sp, #16]
  449c68:	cmp	x0, #0x0
  449c6c:	b.eq	449c7c <ferror@plt+0x47efc>  // b.none
  449c70:	ldr	x0, [sp, #16]
  449c74:	ldr	w1, [sp, #68]
  449c78:	str	w1, [x0]
  449c7c:	ldr	x0, [sp, #8]
  449c80:	cmp	x0, #0x0
  449c84:	b.eq	449c94 <ferror@plt+0x47f14>  // b.none
  449c88:	ldr	x0, [sp, #8]
  449c8c:	ldr	w1, [sp, #60]
  449c90:	str	w1, [x0]
  449c94:	ldr	x0, [sp, #72]
  449c98:	add	sp, sp, #0x50
  449c9c:	ret
  449ca0:	sub	sp, sp, #0x10
  449ca4:	str	w0, [sp, #12]
  449ca8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449cac:	add	x0, x0, #0xdf0
  449cb0:	str	xzr, [x0]
  449cb4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449cb8:	add	x0, x0, #0xdf0
  449cbc:	str	wzr, [x0, #8]
  449cc0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449cc4:	add	x0, x0, #0xdf0
  449cc8:	strb	wzr, [x0, #32]
  449ccc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449cd0:	add	x0, x0, #0xdf0
  449cd4:	mov	w1, #0x1                   	// #1
  449cd8:	str	w1, [x0, #12]
  449cdc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449ce0:	add	x0, x0, #0xdf0
  449ce4:	mov	w1, #0x1                   	// #1
  449ce8:	str	w1, [x0, #16]
  449cec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449cf0:	add	x0, x0, #0xdf0
  449cf4:	str	wzr, [x0, #20]
  449cf8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449cfc:	add	x0, x0, #0xdf0
  449d00:	ldr	w1, [sp, #12]
  449d04:	str	w1, [x0, #24]
  449d08:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449d0c:	add	x0, x0, #0xdf0
  449d10:	str	wzr, [x0, #28]
  449d14:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449d18:	add	x0, x0, #0xdf0
  449d1c:	strb	wzr, [x0, #33]
  449d20:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  449d24:	add	x0, x0, #0xdf0
  449d28:	str	wzr, [x0, #36]
  449d2c:	nop
  449d30:	add	sp, sp, #0x10
  449d34:	ret
  449d38:	stp	x29, x30, [sp, #-320]!
  449d3c:	mov	x29, sp
  449d40:	str	x19, [sp, #16]
  449d44:	str	x0, [sp, #56]
  449d48:	str	w1, [sp, #52]
  449d4c:	str	x2, [sp, #40]
  449d50:	ldr	x0, [sp, #56]
  449d54:	str	x0, [sp, #296]
  449d58:	add	x1, sp, #0x90
  449d5c:	add	x0, sp, #0x94
  449d60:	mov	x4, x1
  449d64:	mov	x3, x0
  449d68:	mov	w2, #0x0                   	// #0
  449d6c:	ldr	x1, [sp, #40]
  449d70:	ldr	x0, [sp, #56]
  449d74:	bl	449b20 <ferror@plt+0x47da0>
  449d78:	str	x0, [sp, #288]
  449d7c:	ldr	w0, [sp, #148]
  449d80:	mov	w0, w0
  449d84:	ldr	x1, [sp, #56]
  449d88:	add	x0, x1, x0
  449d8c:	str	x0, [sp, #56]
  449d90:	ldr	x0, [sp, #288]
  449d94:	str	x0, [sp, #280]
  449d98:	ldr	x1, [sp, #280]
  449d9c:	ldr	x0, [sp, #288]
  449da0:	cmp	x1, x0
  449da4:	b.eq	449db4 <ferror@plt+0x48034>  // b.none
  449da8:	ldr	w0, [sp, #144]
  449dac:	orr	w0, w0, #0x2
  449db0:	str	w0, [sp, #144]
  449db4:	ldr	w0, [sp, #144]
  449db8:	bl	449630 <ferror@plt+0x478b0>
  449dbc:	ldr	x1, [sp, #56]
  449dc0:	ldr	x0, [sp, #296]
  449dc4:	sub	x0, x1, x0
  449dc8:	str	x0, [sp, #272]
  449dcc:	ldr	x0, [sp, #280]
  449dd0:	cmp	x0, #0x0
  449dd4:	b.eq	449e04 <ferror@plt+0x48084>  // b.none
  449dd8:	ldr	x1, [sp, #56]
  449ddc:	ldr	x0, [sp, #40]
  449de0:	cmp	x1, x0
  449de4:	b.eq	449e04 <ferror@plt+0x48084>  // b.none
  449de8:	ldr	x1, [sp, #40]
  449dec:	ldr	x0, [sp, #56]
  449df0:	sub	x0, x1, x0
  449df4:	mov	x1, x0
  449df8:	ldr	x0, [sp, #280]
  449dfc:	cmp	x0, x1
  449e00:	b.ls	449e1c <ferror@plt+0x4809c>  // b.plast
  449e04:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449e08:	add	x0, x0, #0xbe0
  449e0c:	bl	401d40 <gettext@plt>
  449e10:	bl	46efd4 <warn@@Base>
  449e14:	ldr	x0, [sp, #272]
  449e18:	b	44a82c <ferror@plt+0x48aac>
  449e1c:	ldr	x0, [sp, #56]
  449e20:	add	x1, x0, #0x1
  449e24:	str	x1, [sp, #56]
  449e28:	ldrb	w0, [x0]
  449e2c:	strb	w0, [sp, #271]
  449e30:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449e34:	add	x0, x0, #0xc10
  449e38:	bl	401d40 <gettext@plt>
  449e3c:	mov	x2, x0
  449e40:	ldrb	w0, [sp, #271]
  449e44:	mov	w1, w0
  449e48:	mov	x0, x2
  449e4c:	bl	401cf0 <printf@plt>
  449e50:	ldrb	w0, [sp, #271]
  449e54:	cmp	w0, #0x80
  449e58:	b.eq	44a45c <ferror@plt+0x486dc>  // b.none
  449e5c:	cmp	w0, #0x80
  449e60:	b.gt	44a780 <ferror@plt+0x48a00>
  449e64:	cmp	w0, #0x20
  449e68:	b.eq	44a44c <ferror@plt+0x486cc>  // b.none
  449e6c:	cmp	w0, #0x20
  449e70:	b.gt	44a780 <ferror@plt+0x48a00>
  449e74:	cmp	w0, #0x19
  449e78:	b.eq	44a43c <ferror@plt+0x486bc>  // b.none
  449e7c:	cmp	w0, #0x19
  449e80:	b.gt	44a780 <ferror@plt+0x48a00>
  449e84:	cmp	w0, #0x18
  449e88:	b.eq	44a42c <ferror@plt+0x486ac>  // b.none
  449e8c:	cmp	w0, #0x18
  449e90:	b.gt	44a780 <ferror@plt+0x48a00>
  449e94:	cmp	w0, #0x17
  449e98:	b.eq	44a41c <ferror@plt+0x4869c>  // b.none
  449e9c:	cmp	w0, #0x17
  449ea0:	b.gt	44a780 <ferror@plt+0x48a00>
  449ea4:	cmp	w0, #0x16
  449ea8:	b.eq	44a40c <ferror@plt+0x4868c>  // b.none
  449eac:	cmp	w0, #0x16
  449eb0:	b.gt	44a780 <ferror@plt+0x48a00>
  449eb4:	cmp	w0, #0x15
  449eb8:	b.eq	44a3fc <ferror@plt+0x4867c>  // b.none
  449ebc:	cmp	w0, #0x15
  449ec0:	b.gt	44a780 <ferror@plt+0x48a00>
  449ec4:	cmp	w0, #0x14
  449ec8:	b.eq	44a3ec <ferror@plt+0x4866c>  // b.none
  449ecc:	cmp	w0, #0x14
  449ed0:	b.gt	44a780 <ferror@plt+0x48a00>
  449ed4:	cmp	w0, #0x13
  449ed8:	b.eq	44a3dc <ferror@plt+0x4865c>  // b.none
  449edc:	cmp	w0, #0x13
  449ee0:	b.gt	44a780 <ferror@plt+0x48a00>
  449ee4:	cmp	w0, #0x12
  449ee8:	b.eq	44a3cc <ferror@plt+0x4864c>  // b.none
  449eec:	cmp	w0, #0x12
  449ef0:	b.gt	44a780 <ferror@plt+0x48a00>
  449ef4:	cmp	w0, #0x11
  449ef8:	b.eq	44a3bc <ferror@plt+0x4863c>  // b.none
  449efc:	cmp	w0, #0x11
  449f00:	b.gt	44a780 <ferror@plt+0x48a00>
  449f04:	cmp	w0, #0x4
  449f08:	b.eq	44a328 <ferror@plt+0x485a8>  // b.none
  449f0c:	cmp	w0, #0x4
  449f10:	b.gt	44a780 <ferror@plt+0x48a00>
  449f14:	cmp	w0, #0x3
  449f18:	b.eq	44a0b0 <ferror@plt+0x48330>  // b.none
  449f1c:	cmp	w0, #0x3
  449f20:	b.gt	44a780 <ferror@plt+0x48a00>
  449f24:	cmp	w0, #0x1
  449f28:	b.eq	449f38 <ferror@plt+0x481b8>  // b.none
  449f2c:	cmp	w0, #0x2
  449f30:	b.eq	449f54 <ferror@plt+0x481d4>  // b.none
  449f34:	b	44a780 <ferror@plt+0x48a00>
  449f38:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449f3c:	add	x0, x0, #0xc28
  449f40:	bl	401d40 <gettext@plt>
  449f44:	bl	401cf0 <printf@plt>
  449f48:	ldr	w0, [sp, #52]
  449f4c:	bl	449ca0 <ferror@plt+0x47f20>
  449f50:	b	44a820 <ferror@plt+0x48aa0>
  449f54:	ldr	x0, [sp, #280]
  449f58:	sub	x0, x0, #0x1
  449f5c:	cmp	x0, #0x8
  449f60:	b.ls	449f90 <ferror@plt+0x48210>  // b.plast
  449f64:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449f68:	add	x0, x0, #0xc40
  449f6c:	bl	401d40 <gettext@plt>
  449f70:	mov	x2, x0
  449f74:	ldr	x0, [sp, #280]
  449f78:	sub	x0, x0, #0x1
  449f7c:	mov	x1, x0
  449f80:	mov	x0, x2
  449f84:	bl	46efd4 <warn@@Base>
  449f88:	str	xzr, [sp, #312]
  449f8c:	b	44a058 <ferror@plt+0x482d8>
  449f90:	ldr	x0, [sp, #280]
  449f94:	sub	w0, w0, #0x1
  449f98:	str	w0, [sp, #308]
  449f9c:	ldr	w0, [sp, #308]
  449fa0:	cmp	w0, #0x8
  449fa4:	b.ls	449fd8 <ferror@plt+0x48258>  // b.plast
  449fa8:	ldr	w0, [sp, #308]
  449fac:	mov	x2, x0
  449fb0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449fb4:	add	x1, x0, #0xc78
  449fb8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  449fbc:	add	x0, x0, #0xcc8
  449fc0:	bl	401920 <ngettext@plt>
  449fc4:	mov	w2, #0x8                   	// #8
  449fc8:	ldr	w1, [sp, #308]
  449fcc:	bl	46eed4 <error@@Base>
  449fd0:	mov	w0, #0x8                   	// #8
  449fd4:	str	w0, [sp, #308]
  449fd8:	ldr	w0, [sp, #308]
  449fdc:	ldr	x1, [sp, #56]
  449fe0:	add	x0, x1, x0
  449fe4:	ldr	x1, [sp, #40]
  449fe8:	cmp	x1, x0
  449fec:	b.hi	44a018 <ferror@plt+0x48298>  // b.pmore
  449ff0:	ldr	x1, [sp, #56]
  449ff4:	ldr	x0, [sp, #40]
  449ff8:	cmp	x1, x0
  449ffc:	b.cs	44a014 <ferror@plt+0x48294>  // b.hs, b.nlast
  44a000:	ldr	x1, [sp, #40]
  44a004:	ldr	x0, [sp, #56]
  44a008:	sub	x0, x1, x0
  44a00c:	str	w0, [sp, #308]
  44a010:	b	44a018 <ferror@plt+0x48298>
  44a014:	str	wzr, [sp, #308]
  44a018:	ldr	w0, [sp, #308]
  44a01c:	cmp	w0, #0x0
  44a020:	b.eq	44a030 <ferror@plt+0x482b0>  // b.none
  44a024:	ldr	w0, [sp, #308]
  44a028:	cmp	w0, #0x8
  44a02c:	b.ls	44a038 <ferror@plt+0x482b8>  // b.plast
  44a030:	str	xzr, [sp, #312]
  44a034:	b	44a058 <ferror@plt+0x482d8>
  44a038:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44a03c:	add	x0, x0, #0x580
  44a040:	ldr	x2, [x0]
  44a044:	ldr	w0, [sp, #308]
  44a048:	mov	w1, w0
  44a04c:	ldr	x0, [sp, #56]
  44a050:	blr	x2
  44a054:	str	x0, [sp, #312]
  44a058:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a05c:	add	x0, x0, #0xd10
  44a060:	bl	401d40 <gettext@plt>
  44a064:	mov	x19, x0
  44a068:	ldr	x1, [sp, #312]
  44a06c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a070:	add	x0, x0, #0xd28
  44a074:	bl	449984 <ferror@plt+0x47c04>
  44a078:	mov	x1, x0
  44a07c:	mov	x0, x19
  44a080:	bl	401cf0 <printf@plt>
  44a084:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44a088:	add	x0, x0, #0xdf0
  44a08c:	ldr	x1, [sp, #312]
  44a090:	str	x1, [x0]
  44a094:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44a098:	add	x0, x0, #0xdf0
  44a09c:	str	wzr, [x0, #8]
  44a0a0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44a0a4:	add	x0, x0, #0xdf0
  44a0a8:	strb	wzr, [x0, #32]
  44a0ac:	b	44a820 <ferror@plt+0x48aa0>
  44a0b0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a0b4:	add	x0, x0, #0xd30
  44a0b8:	bl	401d40 <gettext@plt>
  44a0bc:	bl	401cf0 <printf@plt>
  44a0c0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a0c4:	add	x0, x0, #0xd50
  44a0c8:	bl	401d40 <gettext@plt>
  44a0cc:	bl	401cf0 <printf@plt>
  44a0d0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44a0d4:	add	x0, x0, #0xdf0
  44a0d8:	ldr	w0, [x0, #36]
  44a0dc:	add	w1, w0, #0x1
  44a0e0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44a0e4:	add	x0, x0, #0xdf0
  44a0e8:	str	w1, [x0, #36]
  44a0ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44a0f0:	add	x0, x0, #0xdf0
  44a0f4:	ldr	w0, [x0, #36]
  44a0f8:	mov	w1, w0
  44a0fc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a100:	add	x0, x0, #0xd70
  44a104:	bl	401cf0 <printf@plt>
  44a108:	ldr	x0, [sp, #56]
  44a10c:	str	x0, [sp, #184]
  44a110:	ldr	x1, [sp, #40]
  44a114:	ldr	x0, [sp, #56]
  44a118:	sub	x0, x1, x0
  44a11c:	mov	x1, x0
  44a120:	ldr	x0, [sp, #56]
  44a124:	bl	401980 <strnlen@plt>
  44a128:	str	x0, [sp, #176]
  44a12c:	ldr	x0, [sp, #176]
  44a130:	add	x0, x0, #0x1
  44a134:	ldr	x1, [sp, #56]
  44a138:	add	x0, x1, x0
  44a13c:	str	x0, [sp, #56]
  44a140:	add	x1, sp, #0x88
  44a144:	add	x0, sp, #0x8c
  44a148:	mov	x4, x1
  44a14c:	mov	x3, x0
  44a150:	mov	w2, #0x0                   	// #0
  44a154:	ldr	x1, [sp, #40]
  44a158:	ldr	x0, [sp, #56]
  44a15c:	bl	449b20 <ferror@plt+0x47da0>
  44a160:	str	x0, [sp, #168]
  44a164:	ldr	w0, [sp, #140]
  44a168:	mov	w0, w0
  44a16c:	ldr	x1, [sp, #56]
  44a170:	add	x0, x1, x0
  44a174:	str	x0, [sp, #56]
  44a178:	ldr	x0, [sp, #168]
  44a17c:	str	x0, [sp, #224]
  44a180:	ldr	x1, [sp, #224]
  44a184:	ldr	x0, [sp, #168]
  44a188:	cmp	x1, x0
  44a18c:	b.eq	44a19c <ferror@plt+0x4841c>  // b.none
  44a190:	ldr	w0, [sp, #136]
  44a194:	orr	w0, w0, #0x2
  44a198:	str	w0, [sp, #136]
  44a19c:	ldr	w0, [sp, #136]
  44a1a0:	bl	449630 <ferror@plt+0x478b0>
  44a1a4:	ldr	x1, [sp, #224]
  44a1a8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a1ac:	add	x0, x0, #0xd78
  44a1b0:	bl	449984 <ferror@plt+0x47c04>
  44a1b4:	mov	x1, x0
  44a1b8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a1bc:	add	x0, x0, #0xd80
  44a1c0:	bl	401cf0 <printf@plt>
  44a1c4:	add	x1, sp, #0x80
  44a1c8:	add	x0, sp, #0x84
  44a1cc:	mov	x4, x1
  44a1d0:	mov	x3, x0
  44a1d4:	mov	w2, #0x0                   	// #0
  44a1d8:	ldr	x1, [sp, #40]
  44a1dc:	ldr	x0, [sp, #56]
  44a1e0:	bl	449b20 <ferror@plt+0x47da0>
  44a1e4:	str	x0, [sp, #160]
  44a1e8:	ldr	w0, [sp, #132]
  44a1ec:	mov	w0, w0
  44a1f0:	ldr	x1, [sp, #56]
  44a1f4:	add	x0, x1, x0
  44a1f8:	str	x0, [sp, #56]
  44a1fc:	ldr	x0, [sp, #160]
  44a200:	str	x0, [sp, #224]
  44a204:	ldr	x1, [sp, #224]
  44a208:	ldr	x0, [sp, #160]
  44a20c:	cmp	x1, x0
  44a210:	b.eq	44a220 <ferror@plt+0x484a0>  // b.none
  44a214:	ldr	w0, [sp, #128]
  44a218:	orr	w0, w0, #0x2
  44a21c:	str	w0, [sp, #128]
  44a220:	ldr	w0, [sp, #128]
  44a224:	bl	449630 <ferror@plt+0x478b0>
  44a228:	ldr	x1, [sp, #224]
  44a22c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a230:	add	x0, x0, #0xd78
  44a234:	bl	449984 <ferror@plt+0x47c04>
  44a238:	mov	x1, x0
  44a23c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a240:	add	x0, x0, #0xd80
  44a244:	bl	401cf0 <printf@plt>
  44a248:	add	x1, sp, #0x78
  44a24c:	add	x0, sp, #0x7c
  44a250:	mov	x4, x1
  44a254:	mov	x3, x0
  44a258:	mov	w2, #0x0                   	// #0
  44a25c:	ldr	x1, [sp, #40]
  44a260:	ldr	x0, [sp, #56]
  44a264:	bl	449b20 <ferror@plt+0x47da0>
  44a268:	str	x0, [sp, #152]
  44a26c:	ldr	w0, [sp, #124]
  44a270:	mov	w0, w0
  44a274:	ldr	x1, [sp, #56]
  44a278:	add	x0, x1, x0
  44a27c:	str	x0, [sp, #56]
  44a280:	ldr	x0, [sp, #152]
  44a284:	str	x0, [sp, #224]
  44a288:	ldr	x1, [sp, #224]
  44a28c:	ldr	x0, [sp, #152]
  44a290:	cmp	x1, x0
  44a294:	b.eq	44a2a4 <ferror@plt+0x48524>  // b.none
  44a298:	ldr	w0, [sp, #120]
  44a29c:	orr	w0, w0, #0x2
  44a2a0:	str	w0, [sp, #120]
  44a2a4:	ldr	w0, [sp, #120]
  44a2a8:	bl	449630 <ferror@plt+0x478b0>
  44a2ac:	ldr	x1, [sp, #224]
  44a2b0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a2b4:	add	x0, x0, #0xd78
  44a2b8:	bl	449984 <ferror@plt+0x47c04>
  44a2bc:	mov	x1, x0
  44a2c0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a2c4:	add	x0, x0, #0xd80
  44a2c8:	bl	401cf0 <printf@plt>
  44a2cc:	ldr	x0, [sp, #176]
  44a2d0:	ldr	x2, [sp, #184]
  44a2d4:	mov	w1, w0
  44a2d8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a2dc:	add	x0, x0, #0xd88
  44a2e0:	bl	401cf0 <printf@plt>
  44a2e4:	ldr	x1, [sp, #56]
  44a2e8:	ldr	x0, [sp, #296]
  44a2ec:	sub	x0, x1, x0
  44a2f0:	ldr	x2, [sp, #280]
  44a2f4:	ldr	x1, [sp, #272]
  44a2f8:	add	x1, x2, x1
  44a2fc:	cmp	x0, x1
  44a300:	b.ne	44a314 <ferror@plt+0x48594>  // b.any
  44a304:	ldr	x1, [sp, #56]
  44a308:	ldr	x0, [sp, #40]
  44a30c:	cmp	x1, x0
  44a310:	b.ne	44a81c <ferror@plt+0x48a9c>  // b.any
  44a314:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a318:	add	x0, x0, #0xd90
  44a31c:	bl	401d40 <gettext@plt>
  44a320:	bl	46efd4 <warn@@Base>
  44a324:	b	44a81c <ferror@plt+0x48a9c>
  44a328:	add	x1, sp, #0x70
  44a32c:	add	x0, sp, #0x74
  44a330:	mov	x4, x1
  44a334:	mov	x3, x0
  44a338:	mov	w2, #0x0                   	// #0
  44a33c:	ldr	x1, [sp, #40]
  44a340:	ldr	x0, [sp, #56]
  44a344:	bl	449b20 <ferror@plt+0x47da0>
  44a348:	str	x0, [sp, #192]
  44a34c:	ldr	w0, [sp, #116]
  44a350:	mov	w0, w0
  44a354:	ldr	x1, [sp, #56]
  44a358:	add	x0, x1, x0
  44a35c:	str	x0, [sp, #56]
  44a360:	ldr	x0, [sp, #192]
  44a364:	str	x0, [sp, #224]
  44a368:	ldr	x1, [sp, #224]
  44a36c:	ldr	x0, [sp, #192]
  44a370:	cmp	x1, x0
  44a374:	b.eq	44a384 <ferror@plt+0x48604>  // b.none
  44a378:	ldr	w0, [sp, #112]
  44a37c:	orr	w0, w0, #0x2
  44a380:	str	w0, [sp, #112]
  44a384:	ldr	w0, [sp, #112]
  44a388:	bl	449630 <ferror@plt+0x478b0>
  44a38c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a390:	add	x0, x0, #0xdb8
  44a394:	bl	401d40 <gettext@plt>
  44a398:	mov	x19, x0
  44a39c:	ldr	x1, [sp, #224]
  44a3a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a3a4:	add	x0, x0, #0xd78
  44a3a8:	bl	449984 <ferror@plt+0x47c04>
  44a3ac:	mov	x1, x0
  44a3b0:	mov	x0, x19
  44a3b4:	bl	401cf0 <printf@plt>
  44a3b8:	b	44a820 <ferror@plt+0x48aa0>
  44a3bc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a3c0:	add	x0, x0, #0xdd8
  44a3c4:	bl	401bb0 <puts@plt>
  44a3c8:	b	44a820 <ferror@plt+0x48aa0>
  44a3cc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a3d0:	add	x0, x0, #0xdf8
  44a3d4:	bl	401bb0 <puts@plt>
  44a3d8:	b	44a820 <ferror@plt+0x48aa0>
  44a3dc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a3e0:	add	x0, x0, #0xe10
  44a3e4:	bl	401bb0 <puts@plt>
  44a3e8:	b	44a820 <ferror@plt+0x48aa0>
  44a3ec:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a3f0:	add	x0, x0, #0xe28
  44a3f4:	bl	401bb0 <puts@plt>
  44a3f8:	b	44a820 <ferror@plt+0x48aa0>
  44a3fc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a400:	add	x0, x0, #0xe48
  44a404:	bl	401bb0 <puts@plt>
  44a408:	b	44a820 <ferror@plt+0x48aa0>
  44a40c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a410:	add	x0, x0, #0xe68
  44a414:	bl	401bb0 <puts@plt>
  44a418:	b	44a820 <ferror@plt+0x48aa0>
  44a41c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a420:	add	x0, x0, #0xe80
  44a424:	bl	401bb0 <puts@plt>
  44a428:	b	44a820 <ferror@plt+0x48aa0>
  44a42c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a430:	add	x0, x0, #0xea0
  44a434:	bl	401bb0 <puts@plt>
  44a438:	b	44a820 <ferror@plt+0x48aa0>
  44a43c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a440:	add	x0, x0, #0xec0
  44a444:	bl	401bb0 <puts@plt>
  44a448:	b	44a820 <ferror@plt+0x48aa0>
  44a44c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a450:	add	x0, x0, #0xee8
  44a454:	bl	401bb0 <puts@plt>
  44a458:	b	44a820 <ferror@plt+0x48aa0>
  44a45c:	ldr	x0, [sp, #280]
  44a460:	sub	x0, x0, #0x1
  44a464:	ldr	x1, [sp, #56]
  44a468:	add	x0, x1, x0
  44a46c:	str	x0, [sp, #256]
  44a470:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a474:	add	x0, x0, #0xf00
  44a478:	bl	401bb0 <puts@plt>
  44a47c:	b	44a76c <ferror@plt+0x489ec>
  44a480:	add	x1, sp, #0x68
  44a484:	add	x0, sp, #0x6c
  44a488:	mov	x4, x1
  44a48c:	mov	x3, x0
  44a490:	mov	w2, #0x0                   	// #0
  44a494:	ldr	x1, [sp, #256]
  44a498:	ldr	x0, [sp, #56]
  44a49c:	bl	449b20 <ferror@plt+0x47da0>
  44a4a0:	str	x0, [sp, #248]
  44a4a4:	ldr	w0, [sp, #108]
  44a4a8:	mov	w0, w0
  44a4ac:	ldr	x1, [sp, #56]
  44a4b0:	add	x0, x1, x0
  44a4b4:	str	x0, [sp, #56]
  44a4b8:	ldr	x0, [sp, #248]
  44a4bc:	str	w0, [sp, #244]
  44a4c0:	ldr	w0, [sp, #244]
  44a4c4:	ldr	x1, [sp, #248]
  44a4c8:	cmp	x1, x0
  44a4cc:	b.eq	44a4dc <ferror@plt+0x4875c>  // b.none
  44a4d0:	ldr	w0, [sp, #104]
  44a4d4:	orr	w0, w0, #0x2
  44a4d8:	str	w0, [sp, #104]
  44a4dc:	ldr	w0, [sp, #104]
  44a4e0:	bl	449630 <ferror@plt+0x478b0>
  44a4e4:	ldr	w0, [sp, #244]
  44a4e8:	cmp	w0, #0x3
  44a4ec:	b.eq	44a5b0 <ferror@plt+0x48830>  // b.none
  44a4f0:	ldr	w0, [sp, #244]
  44a4f4:	cmp	w0, #0x3
  44a4f8:	b.hi	44a74c <ferror@plt+0x489cc>  // b.pmore
  44a4fc:	ldr	w0, [sp, #244]
  44a500:	cmp	w0, #0x1
  44a504:	b.eq	44a518 <ferror@plt+0x48798>  // b.none
  44a508:	ldr	w0, [sp, #244]
  44a50c:	cmp	w0, #0x2
  44a510:	b.eq	44a528 <ferror@plt+0x487a8>  // b.none
  44a514:	b	44a74c <ferror@plt+0x489cc>
  44a518:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a51c:	add	x0, x0, #0xf28
  44a520:	bl	401bb0 <puts@plt>
  44a524:	b	44a76c <ferror@plt+0x489ec>
  44a528:	add	x1, sp, #0x60
  44a52c:	add	x0, sp, #0x64
  44a530:	mov	x4, x1
  44a534:	mov	x3, x0
  44a538:	mov	w2, #0x0                   	// #0
  44a53c:	ldr	x1, [sp, #256]
  44a540:	ldr	x0, [sp, #56]
  44a544:	bl	449b20 <ferror@plt+0x47da0>
  44a548:	str	x0, [sp, #200]
  44a54c:	ldr	w0, [sp, #100]
  44a550:	mov	w0, w0
  44a554:	ldr	x1, [sp, #56]
  44a558:	add	x0, x1, x0
  44a55c:	str	x0, [sp, #56]
  44a560:	ldr	x0, [sp, #200]
  44a564:	str	x0, [sp, #224]
  44a568:	ldr	x1, [sp, #224]
  44a56c:	ldr	x0, [sp, #200]
  44a570:	cmp	x1, x0
  44a574:	b.eq	44a584 <ferror@plt+0x48804>  // b.none
  44a578:	ldr	w0, [sp, #96]
  44a57c:	orr	w0, w0, #0x2
  44a580:	str	w0, [sp, #96]
  44a584:	ldr	w0, [sp, #96]
  44a588:	bl	449630 <ferror@plt+0x478b0>
  44a58c:	ldr	x1, [sp, #224]
  44a590:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a594:	add	x0, x0, #0xd78
  44a598:	bl	449984 <ferror@plt+0x47c04>
  44a59c:	mov	x1, x0
  44a5a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a5a4:	add	x0, x0, #0xf48
  44a5a8:	bl	401cf0 <printf@plt>
  44a5ac:	b	44a76c <ferror@plt+0x489ec>
  44a5b0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a5b4:	add	x0, x0, #0xf78
  44a5b8:	bl	401cf0 <printf@plt>
  44a5bc:	add	x1, sp, #0x58
  44a5c0:	add	x0, sp, #0x5c
  44a5c4:	mov	x4, x1
  44a5c8:	mov	x3, x0
  44a5cc:	mov	w2, #0x0                   	// #0
  44a5d0:	ldr	x1, [sp, #256]
  44a5d4:	ldr	x0, [sp, #56]
  44a5d8:	bl	449b20 <ferror@plt+0x47da0>
  44a5dc:	str	x0, [sp, #232]
  44a5e0:	ldr	w0, [sp, #92]
  44a5e4:	mov	w0, w0
  44a5e8:	ldr	x1, [sp, #56]
  44a5ec:	add	x0, x1, x0
  44a5f0:	str	x0, [sp, #56]
  44a5f4:	ldr	x0, [sp, #232]
  44a5f8:	str	x0, [sp, #224]
  44a5fc:	ldr	x1, [sp, #224]
  44a600:	ldr	x0, [sp, #232]
  44a604:	cmp	x1, x0
  44a608:	b.eq	44a618 <ferror@plt+0x48898>  // b.none
  44a60c:	ldr	w0, [sp, #88]
  44a610:	orr	w0, w0, #0x2
  44a614:	str	w0, [sp, #88]
  44a618:	ldr	w0, [sp, #88]
  44a61c:	bl	449630 <ferror@plt+0x478b0>
  44a620:	ldr	x1, [sp, #224]
  44a624:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a628:	add	x0, x0, #0xd78
  44a62c:	bl	449984 <ferror@plt+0x47c04>
  44a630:	mov	x1, x0
  44a634:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a638:	add	x0, x0, #0xf98
  44a63c:	bl	401cf0 <printf@plt>
  44a640:	add	x1, sp, #0x50
  44a644:	add	x0, sp, #0x54
  44a648:	mov	x4, x1
  44a64c:	mov	x3, x0
  44a650:	mov	w2, #0x0                   	// #0
  44a654:	ldr	x1, [sp, #256]
  44a658:	ldr	x0, [sp, #56]
  44a65c:	bl	449b20 <ferror@plt+0x47da0>
  44a660:	str	x0, [sp, #216]
  44a664:	ldr	w0, [sp, #84]
  44a668:	mov	w0, w0
  44a66c:	ldr	x1, [sp, #56]
  44a670:	add	x0, x1, x0
  44a674:	str	x0, [sp, #56]
  44a678:	ldr	x0, [sp, #216]
  44a67c:	str	x0, [sp, #224]
  44a680:	ldr	x1, [sp, #224]
  44a684:	ldr	x0, [sp, #216]
  44a688:	cmp	x1, x0
  44a68c:	b.eq	44a69c <ferror@plt+0x4891c>  // b.none
  44a690:	ldr	w0, [sp, #80]
  44a694:	orr	w0, w0, #0x2
  44a698:	str	w0, [sp, #80]
  44a69c:	ldr	w0, [sp, #80]
  44a6a0:	bl	449630 <ferror@plt+0x478b0>
  44a6a4:	ldr	x1, [sp, #224]
  44a6a8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a6ac:	add	x0, x0, #0xd78
  44a6b0:	bl	449984 <ferror@plt+0x47c04>
  44a6b4:	mov	x1, x0
  44a6b8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a6bc:	add	x0, x0, #0xfa0
  44a6c0:	bl	401cf0 <printf@plt>
  44a6c4:	add	x1, sp, #0x48
  44a6c8:	add	x0, sp, #0x4c
  44a6cc:	mov	x4, x1
  44a6d0:	mov	x3, x0
  44a6d4:	mov	w2, #0x0                   	// #0
  44a6d8:	ldr	x1, [sp, #256]
  44a6dc:	ldr	x0, [sp, #56]
  44a6e0:	bl	449b20 <ferror@plt+0x47da0>
  44a6e4:	str	x0, [sp, #208]
  44a6e8:	ldr	w0, [sp, #76]
  44a6ec:	mov	w0, w0
  44a6f0:	ldr	x1, [sp, #56]
  44a6f4:	add	x0, x1, x0
  44a6f8:	str	x0, [sp, #56]
  44a6fc:	ldr	x0, [sp, #208]
  44a700:	str	x0, [sp, #224]
  44a704:	ldr	x1, [sp, #224]
  44a708:	ldr	x0, [sp, #208]
  44a70c:	cmp	x1, x0
  44a710:	b.eq	44a720 <ferror@plt+0x489a0>  // b.none
  44a714:	ldr	w0, [sp, #72]
  44a718:	orr	w0, w0, #0x2
  44a71c:	str	w0, [sp, #72]
  44a720:	ldr	w0, [sp, #72]
  44a724:	bl	449630 <ferror@plt+0x478b0>
  44a728:	ldr	x1, [sp, #224]
  44a72c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a730:	add	x0, x0, #0xd78
  44a734:	bl	449984 <ferror@plt+0x47c04>
  44a738:	mov	x1, x0
  44a73c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a740:	add	x0, x0, #0xfa8
  44a744:	bl	401cf0 <printf@plt>
  44a748:	b	44a76c <ferror@plt+0x489ec>
  44a74c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a750:	add	x0, x0, #0xfb0
  44a754:	bl	401d40 <gettext@plt>
  44a758:	ldr	w1, [sp, #244]
  44a75c:	bl	401cf0 <printf@plt>
  44a760:	ldr	x0, [sp, #256]
  44a764:	str	x0, [sp, #56]
  44a768:	nop
  44a76c:	ldr	x1, [sp, #56]
  44a770:	ldr	x0, [sp, #256]
  44a774:	cmp	x1, x0
  44a778:	b.cc	44a480 <ferror@plt+0x48700>  // b.lo, b.ul, b.last
  44a77c:	b	44a820 <ferror@plt+0x48aa0>
  44a780:	ldr	x0, [sp, #280]
  44a784:	sub	w0, w0, #0x1
  44a788:	str	w0, [sp, #304]
  44a78c:	ldrsb	w0, [sp, #271]
  44a790:	cmp	w0, #0x0
  44a794:	b.ge	44a7ac <ferror@plt+0x48a2c>  // b.tcont
  44a798:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a79c:	add	x0, x0, #0xfd8
  44a7a0:	bl	401d40 <gettext@plt>
  44a7a4:	bl	401cf0 <printf@plt>
  44a7a8:	b	44a7bc <ferror@plt+0x48a3c>
  44a7ac:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a7b0:	add	x0, x0, #0xfe8
  44a7b4:	bl	401d40 <gettext@plt>
  44a7b8:	bl	401cf0 <printf@plt>
  44a7bc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a7c0:	add	x0, x0, #0xff8
  44a7c4:	bl	401d40 <gettext@plt>
  44a7c8:	ldr	w1, [sp, #304]
  44a7cc:	bl	401cf0 <printf@plt>
  44a7d0:	b	44a800 <ferror@plt+0x48a80>
  44a7d4:	ldr	x0, [sp, #56]
  44a7d8:	add	x1, x0, #0x1
  44a7dc:	str	x1, [sp, #56]
  44a7e0:	ldrb	w0, [x0]
  44a7e4:	mov	w1, w0
  44a7e8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44a7ec:	add	x0, x0, #0x8
  44a7f0:	bl	401cf0 <printf@plt>
  44a7f4:	ldr	w0, [sp, #304]
  44a7f8:	sub	w0, w0, #0x1
  44a7fc:	str	w0, [sp, #304]
  44a800:	ldr	w0, [sp, #304]
  44a804:	cmp	w0, #0x0
  44a808:	b.ne	44a7d4 <ferror@plt+0x48a54>  // b.any
  44a80c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44a810:	add	x0, x0, #0x10
  44a814:	bl	401bb0 <puts@plt>
  44a818:	b	44a820 <ferror@plt+0x48aa0>
  44a81c:	nop
  44a820:	ldr	x1, [sp, #280]
  44a824:	ldr	x0, [sp, #272]
  44a828:	add	x0, x1, x0
  44a82c:	ldr	x19, [sp, #16]
  44a830:	ldp	x29, x30, [sp], #320
  44a834:	ret
  44a838:	stp	x29, x30, [sp, #-64]!
  44a83c:	mov	x29, sp
  44a840:	str	x19, [sp, #16]
  44a844:	str	x0, [sp, #40]
  44a848:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  44a84c:	add	x0, x0, #0x868
  44a850:	str	x0, [sp, #48]
  44a854:	ldr	x0, [sp, #48]
  44a858:	ldr	x0, [x0, #32]
  44a85c:	cmp	x0, #0x0
  44a860:	b.ne	44a874 <ferror@plt+0x48af4>  // b.any
  44a864:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44a868:	add	x0, x0, #0x18
  44a86c:	bl	401d40 <gettext@plt>
  44a870:	b	44a924 <ferror@plt+0x48ba4>
  44a874:	ldr	x0, [sp, #48]
  44a878:	ldr	x0, [x0, #48]
  44a87c:	ldr	x1, [sp, #40]
  44a880:	cmp	x1, x0
  44a884:	b.cc	44a8c4 <ferror@plt+0x48b44>  // b.lo, b.ul, b.last
  44a888:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44a88c:	add	x0, x0, #0x30
  44a890:	bl	401d40 <gettext@plt>
  44a894:	mov	x19, x0
  44a898:	ldr	x1, [sp, #40]
  44a89c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a8a0:	add	x0, x0, #0xd28
  44a8a4:	bl	449984 <ferror@plt+0x47c04>
  44a8a8:	mov	x1, x0
  44a8ac:	mov	x0, x19
  44a8b0:	bl	46efd4 <warn@@Base>
  44a8b4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44a8b8:	add	x0, x0, #0x58
  44a8bc:	bl	401d40 <gettext@plt>
  44a8c0:	b	44a924 <ferror@plt+0x48ba4>
  44a8c4:	ldr	x0, [sp, #48]
  44a8c8:	ldr	x1, [x0, #32]
  44a8cc:	ldr	x0, [sp, #40]
  44a8d0:	add	x0, x1, x0
  44a8d4:	str	x0, [sp, #56]
  44a8d8:	ldr	x0, [sp, #48]
  44a8dc:	ldr	x1, [x0, #48]
  44a8e0:	ldr	x0, [sp, #40]
  44a8e4:	sub	x0, x1, x0
  44a8e8:	mov	x1, x0
  44a8ec:	ldr	x0, [sp, #56]
  44a8f0:	bl	401980 <strnlen@plt>
  44a8f4:	mov	x2, x0
  44a8f8:	ldr	x0, [sp, #48]
  44a8fc:	ldr	x1, [x0, #48]
  44a900:	ldr	x0, [sp, #40]
  44a904:	sub	x0, x1, x0
  44a908:	cmp	x2, x0
  44a90c:	b.ne	44a920 <ferror@plt+0x48ba0>  // b.any
  44a910:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44a914:	add	x0, x0, #0x70
  44a918:	bl	401d40 <gettext@plt>
  44a91c:	str	x0, [sp, #56]
  44a920:	ldr	x0, [sp, #56]
  44a924:	ldr	x19, [sp, #16]
  44a928:	ldp	x29, x30, [sp], #64
  44a92c:	ret
  44a930:	stp	x29, x30, [sp, #-64]!
  44a934:	mov	x29, sp
  44a938:	str	x19, [sp, #16]
  44a93c:	str	x0, [sp, #40]
  44a940:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  44a944:	add	x0, x0, #0x8d8
  44a948:	str	x0, [sp, #48]
  44a94c:	ldr	x0, [sp, #48]
  44a950:	ldr	x0, [x0, #32]
  44a954:	cmp	x0, #0x0
  44a958:	b.ne	44a96c <ferror@plt+0x48bec>  // b.any
  44a95c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44a960:	add	x0, x0, #0xa0
  44a964:	bl	401d40 <gettext@plt>
  44a968:	b	44aa1c <ferror@plt+0x48c9c>
  44a96c:	ldr	x0, [sp, #48]
  44a970:	ldr	x0, [x0, #48]
  44a974:	ldr	x1, [sp, #40]
  44a978:	cmp	x1, x0
  44a97c:	b.cc	44a9bc <ferror@plt+0x48c3c>  // b.lo, b.ul, b.last
  44a980:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44a984:	add	x0, x0, #0xc0
  44a988:	bl	401d40 <gettext@plt>
  44a98c:	mov	x19, x0
  44a990:	ldr	x1, [sp, #40]
  44a994:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44a998:	add	x0, x0, #0xd28
  44a99c:	bl	449984 <ferror@plt+0x47c04>
  44a9a0:	mov	x1, x0
  44a9a4:	mov	x0, x19
  44a9a8:	bl	46efd4 <warn@@Base>
  44a9ac:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44a9b0:	add	x0, x0, #0x58
  44a9b4:	bl	401d40 <gettext@plt>
  44a9b8:	b	44aa1c <ferror@plt+0x48c9c>
  44a9bc:	ldr	x0, [sp, #48]
  44a9c0:	ldr	x1, [x0, #32]
  44a9c4:	ldr	x0, [sp, #40]
  44a9c8:	add	x0, x1, x0
  44a9cc:	str	x0, [sp, #56]
  44a9d0:	ldr	x0, [sp, #48]
  44a9d4:	ldr	x1, [x0, #48]
  44a9d8:	ldr	x0, [sp, #40]
  44a9dc:	sub	x0, x1, x0
  44a9e0:	mov	x1, x0
  44a9e4:	ldr	x0, [sp, #56]
  44a9e8:	bl	401980 <strnlen@plt>
  44a9ec:	mov	x2, x0
  44a9f0:	ldr	x0, [sp, #48]
  44a9f4:	ldr	x1, [x0, #48]
  44a9f8:	ldr	x0, [sp, #40]
  44a9fc:	sub	x0, x1, x0
  44aa00:	cmp	x2, x0
  44aa04:	b.ne	44aa18 <ferror@plt+0x48c98>  // b.any
  44aa08:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44aa0c:	add	x0, x0, #0xe8
  44aa10:	bl	401d40 <gettext@plt>
  44aa14:	str	x0, [sp, #56]
  44aa18:	ldr	x0, [sp, #56]
  44aa1c:	ldr	x19, [sp, #16]
  44aa20:	ldp	x29, x30, [sp], #64
  44aa24:	ret
  44aa28:	stp	x29, x30, [sp, #-112]!
  44aa2c:	mov	x29, sp
  44aa30:	str	x19, [sp, #16]
  44aa34:	str	x0, [sp, #56]
  44aa38:	str	x1, [sp, #48]
  44aa3c:	str	x2, [sp, #40]
  44aa40:	str	w3, [sp, #36]
  44aa44:	ldr	w0, [sp, #36]
  44aa48:	cmp	w0, #0x0
  44aa4c:	b.eq	44aa58 <ferror@plt+0x48cd8>  // b.none
  44aa50:	mov	w0, #0x22                  	// #34
  44aa54:	b	44aa5c <ferror@plt+0x48cdc>
  44aa58:	mov	w0, #0xa                   	// #10
  44aa5c:	str	w0, [sp, #92]
  44aa60:	ldr	w0, [sp, #36]
  44aa64:	cmp	w0, #0x0
  44aa68:	b.eq	44aa74 <ferror@plt+0x48cf4>  // b.none
  44aa6c:	mov	w0, #0x24                  	// #36
  44aa70:	b	44aa78 <ferror@plt+0x48cf8>
  44aa74:	mov	w0, #0x23                  	// #35
  44aa78:	str	w0, [sp, #88]
  44aa7c:	ldr	w1, [sp, #88]
  44aa80:	mov	x0, x1
  44aa84:	lsl	x0, x0, #3
  44aa88:	sub	x0, x0, x1
  44aa8c:	lsl	x0, x0, #4
  44aa90:	adrp	x1, 4c7000 <warn@@Base+0x5802c>
  44aa94:	add	x1, x1, #0x408
  44aa98:	add	x0, x0, x1
  44aa9c:	str	x0, [sp, #80]
  44aaa0:	ldr	w1, [sp, #92]
  44aaa4:	mov	x0, x1
  44aaa8:	lsl	x0, x0, #3
  44aaac:	sub	x0, x0, x1
  44aab0:	lsl	x0, x0, #4
  44aab4:	adrp	x1, 4c7000 <warn@@Base+0x5802c>
  44aab8:	add	x1, x1, #0x408
  44aabc:	add	x0, x0, x1
  44aac0:	str	x0, [sp, #72]
  44aac4:	ldr	x1, [sp, #56]
  44aac8:	ldr	x0, [sp, #40]
  44aacc:	mul	x0, x1, x0
  44aad0:	str	x0, [sp, #104]
  44aad4:	ldr	x0, [sp, #80]
  44aad8:	ldr	x0, [x0, #32]
  44aadc:	cmp	x0, #0x0
  44aae0:	b.ne	44ab10 <ferror@plt+0x48d90>  // b.any
  44aae4:	ldr	w0, [sp, #36]
  44aae8:	cmp	w0, #0x0
  44aaec:	b.eq	44ab00 <ferror@plt+0x48d80>  // b.none
  44aaf0:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44aaf4:	add	x0, x0, #0x118
  44aaf8:	bl	401d40 <gettext@plt>
  44aafc:	b	44aca8 <ferror@plt+0x48f28>
  44ab00:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ab04:	add	x0, x0, #0x140
  44ab08:	bl	401d40 <gettext@plt>
  44ab0c:	b	44aca8 <ferror@plt+0x48f28>
  44ab10:	ldr	x0, [sp, #48]
  44ab14:	cmp	x0, #0x0
  44ab18:	b.eq	44ab30 <ferror@plt+0x48db0>  // b.none
  44ab1c:	ldr	x0, [sp, #48]
  44ab20:	ldr	x0, [x0, #56]
  44ab24:	ldr	x1, [sp, #104]
  44ab28:	add	x0, x1, x0
  44ab2c:	str	x0, [sp, #104]
  44ab30:	ldr	x0, [sp, #80]
  44ab34:	ldr	x0, [x0, #48]
  44ab38:	ldr	x1, [sp, #104]
  44ab3c:	cmp	x1, x0
  44ab40:	b.cc	44ab80 <ferror@plt+0x48e00>  // b.lo, b.ul, b.last
  44ab44:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ab48:	add	x0, x0, #0x160
  44ab4c:	bl	401d40 <gettext@plt>
  44ab50:	mov	x19, x0
  44ab54:	ldr	x1, [sp, #104]
  44ab58:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44ab5c:	add	x0, x0, #0xd28
  44ab60:	bl	449984 <ferror@plt+0x47c04>
  44ab64:	mov	x1, x0
  44ab68:	mov	x0, x19
  44ab6c:	bl	46efd4 <warn@@Base>
  44ab70:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ab74:	add	x0, x0, #0x190
  44ab78:	bl	401d40 <gettext@plt>
  44ab7c:	b	44aca8 <ferror@plt+0x48f28>
  44ab80:	ldr	x0, [sp, #72]
  44ab84:	ldr	x0, [x0, #32]
  44ab88:	cmp	x0, #0x0
  44ab8c:	b.ne	44abbc <ferror@plt+0x48e3c>  // b.any
  44ab90:	ldr	w0, [sp, #36]
  44ab94:	cmp	w0, #0x0
  44ab98:	b.eq	44abac <ferror@plt+0x48e2c>  // b.none
  44ab9c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44aba0:	add	x0, x0, #0x1b0
  44aba4:	bl	401d40 <gettext@plt>
  44aba8:	b	44aca8 <ferror@plt+0x48f28>
  44abac:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44abb0:	add	x0, x0, #0x18
  44abb4:	bl	401d40 <gettext@plt>
  44abb8:	b	44aca8 <ferror@plt+0x48f28>
  44abbc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44abc0:	add	x0, x0, #0x580
  44abc4:	ldr	x2, [x0]
  44abc8:	ldr	x0, [sp, #80]
  44abcc:	ldr	x1, [x0, #32]
  44abd0:	ldr	x0, [sp, #104]
  44abd4:	add	x0, x1, x0
  44abd8:	ldr	x1, [sp, #40]
  44abdc:	blr	x2
  44abe0:	str	x0, [sp, #64]
  44abe4:	ldr	x0, [sp, #72]
  44abe8:	ldr	x0, [x0, #40]
  44abec:	ldr	x1, [sp, #64]
  44abf0:	sub	x0, x1, x0
  44abf4:	str	x0, [sp, #64]
  44abf8:	ldr	x0, [sp, #72]
  44abfc:	ldr	x0, [x0, #48]
  44ac00:	ldr	x1, [sp, #64]
  44ac04:	cmp	x1, x0
  44ac08:	b.cc	44ac48 <ferror@plt+0x48ec8>  // b.lo, b.ul, b.last
  44ac0c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ac10:	add	x0, x0, #0x1d0
  44ac14:	bl	401d40 <gettext@plt>
  44ac18:	mov	x19, x0
  44ac1c:	ldr	x1, [sp, #64]
  44ac20:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44ac24:	add	x0, x0, #0xd28
  44ac28:	bl	449984 <ferror@plt+0x47c04>
  44ac2c:	mov	x1, x0
  44ac30:	mov	x0, x19
  44ac34:	bl	46efd4 <warn@@Base>
  44ac38:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ac3c:	add	x0, x0, #0x208
  44ac40:	bl	401d40 <gettext@plt>
  44ac44:	b	44aca8 <ferror@plt+0x48f28>
  44ac48:	ldr	x0, [sp, #72]
  44ac4c:	ldr	x1, [x0, #32]
  44ac50:	ldr	x0, [sp, #64]
  44ac54:	add	x0, x1, x0
  44ac58:	str	x0, [sp, #96]
  44ac5c:	ldr	x0, [sp, #72]
  44ac60:	ldr	x1, [x0, #48]
  44ac64:	ldr	x0, [sp, #64]
  44ac68:	sub	x0, x1, x0
  44ac6c:	mov	x1, x0
  44ac70:	ldr	x0, [sp, #96]
  44ac74:	bl	401980 <strnlen@plt>
  44ac78:	mov	x2, x0
  44ac7c:	ldr	x0, [sp, #72]
  44ac80:	ldr	x1, [x0, #48]
  44ac84:	ldr	x0, [sp, #64]
  44ac88:	sub	x0, x1, x0
  44ac8c:	cmp	x2, x0
  44ac90:	b.ne	44aca4 <ferror@plt+0x48f24>  // b.any
  44ac94:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ac98:	add	x0, x0, #0x230
  44ac9c:	bl	401d40 <gettext@plt>
  44aca0:	str	x0, [sp, #96]
  44aca4:	ldr	x0, [sp, #96]
  44aca8:	ldr	x19, [sp, #16]
  44acac:	ldp	x29, x30, [sp], #112
  44acb0:	ret
  44acb4:	stp	x29, x30, [sp, #-64]!
  44acb8:	mov	x29, sp
  44acbc:	stp	x19, x20, [sp, #16]
  44acc0:	str	x0, [sp, #40]
  44acc4:	str	x1, [sp, #32]
  44acc8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  44accc:	add	x0, x0, #0x438
  44acd0:	str	x0, [sp, #56]
  44acd4:	ldr	x0, [sp, #56]
  44acd8:	ldr	x0, [x0, #32]
  44acdc:	cmp	x0, #0x0
  44ace0:	b.ne	44acf4 <ferror@plt+0x48f74>  // b.any
  44ace4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ace8:	add	x0, x0, #0x250
  44acec:	bl	401d40 <gettext@plt>
  44acf0:	b	44ad88 <ferror@plt+0x49008>
  44acf4:	ldr	x1, [sp, #40]
  44acf8:	ldr	x0, [sp, #32]
  44acfc:	add	x1, x1, x0
  44ad00:	ldr	x0, [sp, #56]
  44ad04:	ldr	x0, [x0, #48]
  44ad08:	cmp	x1, x0
  44ad0c:	b.ls	44ad54 <ferror@plt+0x48fd4>  // b.plast
  44ad10:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ad14:	add	x0, x0, #0x270
  44ad18:	bl	401d40 <gettext@plt>
  44ad1c:	mov	x20, x0
  44ad20:	ldr	x0, [sp, #56]
  44ad24:	ldr	x19, [x0, #16]
  44ad28:	ldr	x1, [sp, #40]
  44ad2c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44ad30:	add	x0, x0, #0xd28
  44ad34:	bl	449984 <ferror@plt+0x47c04>
  44ad38:	mov	x2, x0
  44ad3c:	mov	x1, x19
  44ad40:	mov	x0, x20
  44ad44:	bl	46efd4 <warn@@Base>
  44ad48:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ad4c:	add	x0, x0, #0x298
  44ad50:	b	44ad88 <ferror@plt+0x49008>
  44ad54:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44ad58:	add	x0, x0, #0x580
  44ad5c:	ldr	x2, [x0]
  44ad60:	ldr	x0, [sp, #56]
  44ad64:	ldr	x1, [x0, #32]
  44ad68:	ldr	x0, [sp, #40]
  44ad6c:	add	x0, x1, x0
  44ad70:	ldr	x1, [sp, #32]
  44ad74:	blr	x2
  44ad78:	mov	x1, x0
  44ad7c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44ad80:	add	x0, x0, #0xd28
  44ad84:	bl	449984 <ferror@plt+0x47c04>
  44ad88:	ldp	x19, x20, [sp, #16]
  44ad8c:	ldp	x29, x30, [sp], #64
  44ad90:	ret
  44ad94:	stp	x29, x30, [sp, #-48]!
  44ad98:	mov	x29, sp
  44ad9c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44ada0:	add	x0, x0, #0xe18
  44ada4:	ldr	x0, [x0]
  44ada8:	str	x0, [sp, #40]
  44adac:	b	44ae04 <ferror@plt+0x49084>
  44adb0:	ldr	x0, [sp, #40]
  44adb4:	ldr	x0, [x0, #40]
  44adb8:	str	x0, [sp, #24]
  44adbc:	ldr	x0, [sp, #40]
  44adc0:	ldr	x0, [x0, #24]
  44adc4:	str	x0, [sp, #32]
  44adc8:	b	44ade8 <ferror@plt+0x49068>
  44adcc:	ldr	x0, [sp, #32]
  44add0:	ldr	x0, [x0, #24]
  44add4:	str	x0, [sp, #16]
  44add8:	ldr	x0, [sp, #32]
  44addc:	bl	401c10 <free@plt>
  44ade0:	ldr	x0, [sp, #16]
  44ade4:	str	x0, [sp, #32]
  44ade8:	ldr	x0, [sp, #32]
  44adec:	cmp	x0, #0x0
  44adf0:	b.ne	44adcc <ferror@plt+0x4904c>  // b.any
  44adf4:	ldr	x0, [sp, #40]
  44adf8:	bl	401c10 <free@plt>
  44adfc:	ldr	x0, [sp, #24]
  44ae00:	str	x0, [sp, #40]
  44ae04:	ldr	x0, [sp, #40]
  44ae08:	cmp	x0, #0x0
  44ae0c:	b.ne	44adb0 <ferror@plt+0x49030>  // b.any
  44ae10:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44ae14:	add	x0, x0, #0xe18
  44ae18:	str	xzr, [x0]
  44ae1c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44ae20:	add	x0, x0, #0xe18
  44ae24:	ldr	x1, [x0]
  44ae28:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44ae2c:	add	x0, x0, #0xe20
  44ae30:	str	x1, [x0]
  44ae34:	nop
  44ae38:	ldp	x29, x30, [sp], #48
  44ae3c:	ret
  44ae40:	stp	x29, x30, [sp, #-64]!
  44ae44:	mov	x29, sp
  44ae48:	str	x0, [sp, #40]
  44ae4c:	str	x1, [sp, #32]
  44ae50:	str	w2, [sp, #28]
  44ae54:	mov	x0, #0x30                  	// #48
  44ae58:	bl	401a70 <malloc@plt>
  44ae5c:	str	x0, [sp, #56]
  44ae60:	ldr	x0, [sp, #56]
  44ae64:	cmp	x0, #0x0
  44ae68:	b.eq	44aef8 <ferror@plt+0x49178>  // b.none
  44ae6c:	ldr	x0, [sp, #56]
  44ae70:	ldr	x1, [sp, #40]
  44ae74:	str	x1, [x0]
  44ae78:	ldr	x0, [sp, #56]
  44ae7c:	ldr	x1, [sp, #32]
  44ae80:	str	x1, [x0, #8]
  44ae84:	ldr	x0, [sp, #56]
  44ae88:	ldr	w1, [sp, #28]
  44ae8c:	str	w1, [x0, #16]
  44ae90:	ldr	x0, [sp, #56]
  44ae94:	str	xzr, [x0, #24]
  44ae98:	ldr	x0, [sp, #56]
  44ae9c:	str	xzr, [x0, #32]
  44aea0:	ldr	x0, [sp, #56]
  44aea4:	str	xzr, [x0, #40]
  44aea8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44aeac:	add	x0, x0, #0xe18
  44aeb0:	ldr	x0, [x0]
  44aeb4:	cmp	x0, #0x0
  44aeb8:	b.ne	44aed0 <ferror@plt+0x49150>  // b.any
  44aebc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44aec0:	add	x0, x0, #0xe18
  44aec4:	ldr	x1, [sp, #56]
  44aec8:	str	x1, [x0]
  44aecc:	b	44aee4 <ferror@plt+0x49164>
  44aed0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44aed4:	add	x0, x0, #0xe20
  44aed8:	ldr	x0, [x0]
  44aedc:	ldr	x1, [sp, #56]
  44aee0:	str	x1, [x0, #40]
  44aee4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44aee8:	add	x0, x0, #0xe20
  44aeec:	ldr	x1, [sp, #56]
  44aef0:	str	x1, [x0]
  44aef4:	b	44aefc <ferror@plt+0x4917c>
  44aef8:	nop
  44aefc:	ldp	x29, x30, [sp], #64
  44af00:	ret
  44af04:	stp	x29, x30, [sp, #-64]!
  44af08:	mov	x29, sp
  44af0c:	str	x0, [sp, #40]
  44af10:	str	x1, [sp, #32]
  44af14:	str	x2, [sp, #24]
  44af18:	mov	x0, #0x20                  	// #32
  44af1c:	bl	401a70 <malloc@plt>
  44af20:	str	x0, [sp, #56]
  44af24:	ldr	x0, [sp, #56]
  44af28:	cmp	x0, #0x0
  44af2c:	b.eq	44afbc <ferror@plt+0x4923c>  // b.none
  44af30:	ldr	x0, [sp, #56]
  44af34:	ldr	x1, [sp, #40]
  44af38:	str	x1, [x0]
  44af3c:	ldr	x0, [sp, #56]
  44af40:	ldr	x1, [sp, #32]
  44af44:	str	x1, [x0, #8]
  44af48:	ldr	x0, [sp, #56]
  44af4c:	ldr	x1, [sp, #24]
  44af50:	str	x1, [x0, #16]
  44af54:	ldr	x0, [sp, #56]
  44af58:	str	xzr, [x0, #24]
  44af5c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44af60:	add	x0, x0, #0xe20
  44af64:	ldr	x0, [x0]
  44af68:	ldr	x0, [x0, #24]
  44af6c:	cmp	x0, #0x0
  44af70:	b.ne	44af8c <ferror@plt+0x4920c>  // b.any
  44af74:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44af78:	add	x0, x0, #0xe20
  44af7c:	ldr	x0, [x0]
  44af80:	ldr	x1, [sp, #56]
  44af84:	str	x1, [x0, #24]
  44af88:	b	44afa4 <ferror@plt+0x49224>
  44af8c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44af90:	add	x0, x0, #0xe20
  44af94:	ldr	x0, [x0]
  44af98:	ldr	x0, [x0, #32]
  44af9c:	ldr	x1, [sp, #56]
  44afa0:	str	x1, [x0, #24]
  44afa4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44afa8:	add	x0, x0, #0xe20
  44afac:	ldr	x0, [x0]
  44afb0:	ldr	x1, [sp, #56]
  44afb4:	str	x1, [x0, #32]
  44afb8:	b	44afc0 <ferror@plt+0x49240>
  44afbc:	nop
  44afc0:	ldp	x29, x30, [sp], #64
  44afc4:	ret
  44afc8:	stp	x29, x30, [sp, #-160]!
  44afcc:	mov	x29, sp
  44afd0:	str	x0, [sp, #24]
  44afd4:	str	x1, [sp, #16]
  44afd8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44afdc:	add	x0, x0, #0xe18
  44afe0:	ldr	x0, [x0]
  44afe4:	cmp	x0, #0x0
  44afe8:	b.eq	44b2bc <ferror@plt+0x4953c>  // b.none
  44afec:	mov	x0, #0x0                   	// #0
  44aff0:	b	44b2e0 <ferror@plt+0x49560>
  44aff4:	add	x1, sp, #0x40
  44aff8:	add	x0, sp, #0x44
  44affc:	mov	x4, x1
  44b000:	mov	x3, x0
  44b004:	mov	w2, #0x0                   	// #0
  44b008:	ldr	x1, [sp, #16]
  44b00c:	ldr	x0, [sp, #24]
  44b010:	bl	449b20 <ferror@plt+0x47da0>
  44b014:	str	x0, [sp, #144]
  44b018:	ldr	w0, [sp, #68]
  44b01c:	mov	w0, w0
  44b020:	ldr	x1, [sp, #24]
  44b024:	add	x0, x1, x0
  44b028:	str	x0, [sp, #24]
  44b02c:	ldr	x0, [sp, #144]
  44b030:	str	x0, [sp, #136]
  44b034:	ldr	x1, [sp, #136]
  44b038:	ldr	x0, [sp, #144]
  44b03c:	cmp	x1, x0
  44b040:	b.eq	44b050 <ferror@plt+0x492d0>  // b.none
  44b044:	ldr	w0, [sp, #64]
  44b048:	orr	w0, w0, #0x2
  44b04c:	str	w0, [sp, #64]
  44b050:	ldr	w0, [sp, #64]
  44b054:	bl	449630 <ferror@plt+0x478b0>
  44b058:	ldr	x1, [sp, #24]
  44b05c:	ldr	x0, [sp, #16]
  44b060:	cmp	x1, x0
  44b064:	b.ne	44b070 <ferror@plt+0x492f0>  // b.any
  44b068:	mov	x0, #0x0                   	// #0
  44b06c:	b	44b2e0 <ferror@plt+0x49560>
  44b070:	ldr	x0, [sp, #136]
  44b074:	cmp	x0, #0x0
  44b078:	b.ne	44b084 <ferror@plt+0x49304>  // b.any
  44b07c:	ldr	x0, [sp, #24]
  44b080:	b	44b2e0 <ferror@plt+0x49560>
  44b084:	add	x1, sp, #0x38
  44b088:	add	x0, sp, #0x3c
  44b08c:	mov	x4, x1
  44b090:	mov	x3, x0
  44b094:	mov	w2, #0x0                   	// #0
  44b098:	ldr	x1, [sp, #16]
  44b09c:	ldr	x0, [sp, #24]
  44b0a0:	bl	449b20 <ferror@plt+0x47da0>
  44b0a4:	str	x0, [sp, #128]
  44b0a8:	ldr	w0, [sp, #60]
  44b0ac:	mov	w0, w0
  44b0b0:	ldr	x1, [sp, #24]
  44b0b4:	add	x0, x1, x0
  44b0b8:	str	x0, [sp, #24]
  44b0bc:	ldr	x0, [sp, #128]
  44b0c0:	str	x0, [sp, #120]
  44b0c4:	ldr	x1, [sp, #120]
  44b0c8:	ldr	x0, [sp, #128]
  44b0cc:	cmp	x1, x0
  44b0d0:	b.eq	44b0e0 <ferror@plt+0x49360>  // b.none
  44b0d4:	ldr	w0, [sp, #56]
  44b0d8:	orr	w0, w0, #0x2
  44b0dc:	str	w0, [sp, #56]
  44b0e0:	ldr	w0, [sp, #56]
  44b0e4:	bl	449630 <ferror@plt+0x478b0>
  44b0e8:	ldr	x1, [sp, #24]
  44b0ec:	ldr	x0, [sp, #16]
  44b0f0:	cmp	x1, x0
  44b0f4:	b.ne	44b100 <ferror@plt+0x49380>  // b.any
  44b0f8:	mov	x0, #0x0                   	// #0
  44b0fc:	b	44b2e0 <ferror@plt+0x49560>
  44b100:	ldr	x0, [sp, #24]
  44b104:	add	x1, x0, #0x1
  44b108:	str	x1, [sp, #24]
  44b10c:	ldrb	w0, [x0]
  44b110:	str	w0, [sp, #116]
  44b114:	ldr	w2, [sp, #116]
  44b118:	ldr	x1, [sp, #120]
  44b11c:	ldr	x0, [sp, #136]
  44b120:	bl	44ae40 <ferror@plt+0x490c0>
  44b124:	mov	x0, #0xffffffffffffffff    	// #-1
  44b128:	str	x0, [sp, #152]
  44b12c:	add	x1, sp, #0x30
  44b130:	add	x0, sp, #0x34
  44b134:	mov	x4, x1
  44b138:	mov	x3, x0
  44b13c:	mov	w2, #0x0                   	// #0
  44b140:	ldr	x1, [sp, #16]
  44b144:	ldr	x0, [sp, #24]
  44b148:	bl	449b20 <ferror@plt+0x47da0>
  44b14c:	str	x0, [sp, #104]
  44b150:	ldr	w0, [sp, #52]
  44b154:	mov	w0, w0
  44b158:	ldr	x1, [sp, #24]
  44b15c:	add	x0, x1, x0
  44b160:	str	x0, [sp, #24]
  44b164:	ldr	x0, [sp, #104]
  44b168:	str	x0, [sp, #96]
  44b16c:	ldr	x1, [sp, #96]
  44b170:	ldr	x0, [sp, #104]
  44b174:	cmp	x1, x0
  44b178:	b.eq	44b188 <ferror@plt+0x49408>  // b.none
  44b17c:	ldr	w0, [sp, #48]
  44b180:	orr	w0, w0, #0x2
  44b184:	str	w0, [sp, #48]
  44b188:	ldr	w0, [sp, #48]
  44b18c:	bl	449630 <ferror@plt+0x478b0>
  44b190:	ldr	x1, [sp, #24]
  44b194:	ldr	x0, [sp, #16]
  44b198:	cmp	x1, x0
  44b19c:	b.ne	44b1a4 <ferror@plt+0x49424>  // b.any
  44b1a0:	b	44b2bc <ferror@plt+0x4953c>
  44b1a4:	add	x1, sp, #0x28
  44b1a8:	add	x0, sp, #0x2c
  44b1ac:	mov	x4, x1
  44b1b0:	mov	x3, x0
  44b1b4:	mov	w2, #0x0                   	// #0
  44b1b8:	ldr	x1, [sp, #16]
  44b1bc:	ldr	x0, [sp, #24]
  44b1c0:	bl	449b20 <ferror@plt+0x47da0>
  44b1c4:	str	x0, [sp, #88]
  44b1c8:	ldr	w0, [sp, #44]
  44b1cc:	mov	w0, w0
  44b1d0:	ldr	x1, [sp, #24]
  44b1d4:	add	x0, x1, x0
  44b1d8:	str	x0, [sp, #24]
  44b1dc:	ldr	x0, [sp, #88]
  44b1e0:	str	x0, [sp, #80]
  44b1e4:	ldr	x1, [sp, #80]
  44b1e8:	ldr	x0, [sp, #88]
  44b1ec:	cmp	x1, x0
  44b1f0:	b.eq	44b200 <ferror@plt+0x49480>  // b.none
  44b1f4:	ldr	w0, [sp, #40]
  44b1f8:	orr	w0, w0, #0x2
  44b1fc:	str	w0, [sp, #40]
  44b200:	ldr	w0, [sp, #40]
  44b204:	bl	449630 <ferror@plt+0x478b0>
  44b208:	ldr	x1, [sp, #24]
  44b20c:	ldr	x0, [sp, #16]
  44b210:	cmp	x1, x0
  44b214:	b.ne	44b21c <ferror@plt+0x4949c>  // b.any
  44b218:	b	44b2bc <ferror@plt+0x4953c>
  44b21c:	ldr	x0, [sp, #80]
  44b220:	cmp	x0, #0x21
  44b224:	b.ne	44b2a0 <ferror@plt+0x49520>  // b.any
  44b228:	add	x1, sp, #0x20
  44b22c:	add	x0, sp, #0x24
  44b230:	mov	x4, x1
  44b234:	mov	x3, x0
  44b238:	mov	w2, #0x1                   	// #1
  44b23c:	ldr	x1, [sp, #16]
  44b240:	ldr	x0, [sp, #24]
  44b244:	bl	449b20 <ferror@plt+0x47da0>
  44b248:	str	x0, [sp, #72]
  44b24c:	ldr	w0, [sp, #36]
  44b250:	mov	w0, w0
  44b254:	ldr	x1, [sp, #24]
  44b258:	add	x0, x1, x0
  44b25c:	str	x0, [sp, #24]
  44b260:	ldr	x0, [sp, #72]
  44b264:	str	x0, [sp, #152]
  44b268:	ldr	x1, [sp, #152]
  44b26c:	ldr	x0, [sp, #72]
  44b270:	cmp	x1, x0
  44b274:	b.eq	44b284 <ferror@plt+0x49504>  // b.none
  44b278:	ldr	w0, [sp, #32]
  44b27c:	orr	w0, w0, #0x2
  44b280:	str	w0, [sp, #32]
  44b284:	ldr	w0, [sp, #32]
  44b288:	bl	449630 <ferror@plt+0x478b0>
  44b28c:	ldr	x1, [sp, #24]
  44b290:	ldr	x0, [sp, #16]
  44b294:	cmp	x1, x0
  44b298:	b.ne	44b2a0 <ferror@plt+0x49520>  // b.any
  44b29c:	b	44b2bc <ferror@plt+0x4953c>
  44b2a0:	ldr	x2, [sp, #152]
  44b2a4:	ldr	x1, [sp, #80]
  44b2a8:	ldr	x0, [sp, #96]
  44b2ac:	bl	44af04 <ferror@plt+0x49184>
  44b2b0:	ldr	x0, [sp, #96]
  44b2b4:	cmp	x0, #0x0
  44b2b8:	b.ne	44b124 <ferror@plt+0x493a4>  // b.any
  44b2bc:	ldr	x1, [sp, #24]
  44b2c0:	ldr	x0, [sp, #16]
  44b2c4:	cmp	x1, x0
  44b2c8:	b.cc	44aff4 <ferror@plt+0x49274>  // b.lo, b.ul, b.last
  44b2cc:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b2d0:	add	x0, x0, #0x2b0
  44b2d4:	bl	401d40 <gettext@plt>
  44b2d8:	bl	46eed4 <error@@Base>
  44b2dc:	mov	x0, #0x0                   	// #0
  44b2e0:	ldp	x29, x30, [sp], #160
  44b2e4:	ret
  44b2e8:	stp	x29, x30, [sp, #-48]!
  44b2ec:	mov	x29, sp
  44b2f0:	str	x0, [sp, #24]
  44b2f4:	ldr	x0, [sp, #24]
  44b2f8:	bl	471f88 <warn@@Base+0x2fb4>
  44b2fc:	str	x0, [sp, #40]
  44b300:	ldr	x0, [sp, #40]
  44b304:	cmp	x0, #0x0
  44b308:	b.ne	44b384 <ferror@plt+0x49604>  // b.any
  44b30c:	ldr	x1, [sp, #24]
  44b310:	mov	x0, #0x407f                	// #16511
  44b314:	cmp	x1, x0
  44b318:	b.ls	44b354 <ferror@plt+0x495d4>  // b.plast
  44b31c:	ldr	x1, [sp, #24]
  44b320:	mov	x0, #0xffff                	// #65535
  44b324:	cmp	x1, x0
  44b328:	b.hi	44b354 <ferror@plt+0x495d4>  // b.pmore
  44b32c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b330:	add	x0, x0, #0x2e0
  44b334:	bl	401d40 <gettext@plt>
  44b338:	ldr	x3, [sp, #24]
  44b33c:	mov	x2, x0
  44b340:	mov	x1, #0x64                  	// #100
  44b344:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  44b348:	add	x0, x0, #0x250
  44b34c:	bl	401a20 <snprintf@plt>
  44b350:	b	44b378 <ferror@plt+0x495f8>
  44b354:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b358:	add	x0, x0, #0x2f8
  44b35c:	bl	401d40 <gettext@plt>
  44b360:	ldr	x3, [sp, #24]
  44b364:	mov	x2, x0
  44b368:	mov	x1, #0x64                  	// #100
  44b36c:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  44b370:	add	x0, x0, #0x250
  44b374:	bl	401a20 <snprintf@plt>
  44b378:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  44b37c:	add	x0, x0, #0x250
  44b380:	b	44b388 <ferror@plt+0x49608>
  44b384:	ldr	x0, [sp, #40]
  44b388:	ldp	x29, x30, [sp], #48
  44b38c:	ret
  44b390:	stp	x29, x30, [sp, #-48]!
  44b394:	mov	x29, sp
  44b398:	str	x0, [sp, #24]
  44b39c:	ldr	x0, [sp, #24]
  44b3a0:	cmp	x0, #0x0
  44b3a4:	b.ne	44b3b4 <ferror@plt+0x49634>  // b.any
  44b3a8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b3ac:	add	x0, x0, #0x310
  44b3b0:	b	44b400 <ferror@plt+0x49680>
  44b3b4:	ldr	x0, [sp, #24]
  44b3b8:	bl	472638 <warn@@Base+0x3664>
  44b3bc:	str	x0, [sp, #40]
  44b3c0:	ldr	x0, [sp, #40]
  44b3c4:	cmp	x0, #0x0
  44b3c8:	b.ne	44b3fc <ferror@plt+0x4967c>  // b.any
  44b3cc:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b3d0:	add	x0, x0, #0x328
  44b3d4:	bl	401d40 <gettext@plt>
  44b3d8:	ldr	x3, [sp, #24]
  44b3dc:	mov	x2, x0
  44b3e0:	mov	x1, #0x64                  	// #100
  44b3e4:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  44b3e8:	add	x0, x0, #0x2b8
  44b3ec:	bl	401a20 <snprintf@plt>
  44b3f0:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  44b3f4:	add	x0, x0, #0x2b8
  44b3f8:	b	44b400 <ferror@plt+0x49680>
  44b3fc:	ldr	x0, [sp, #40]
  44b400:	ldp	x29, x30, [sp], #48
  44b404:	ret
  44b408:	stp	x29, x30, [sp, #-48]!
  44b40c:	mov	x29, sp
  44b410:	str	x0, [sp, #24]
  44b414:	ldr	x0, [sp, #24]
  44b418:	bl	47430c <warn@@Base+0x5338>
  44b41c:	str	x0, [sp, #40]
  44b420:	ldr	x0, [sp, #40]
  44b424:	cmp	x0, #0x0
  44b428:	b.ne	44b45c <ferror@plt+0x496dc>  // b.any
  44b42c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b430:	add	x0, x0, #0x340
  44b434:	bl	401d40 <gettext@plt>
  44b438:	ldr	x3, [sp, #24]
  44b43c:	mov	x2, x0
  44b440:	mov	x1, #0x64                  	// #100
  44b444:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  44b448:	add	x0, x0, #0x320
  44b44c:	bl	401a20 <snprintf@plt>
  44b450:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  44b454:	add	x0, x0, #0x320
  44b458:	b	44b460 <ferror@plt+0x496e0>
  44b45c:	ldr	x0, [sp, #40]
  44b460:	ldp	x29, x30, [sp], #48
  44b464:	ret
  44b468:	stp	x29, x30, [sp, #-80]!
  44b46c:	mov	x29, sp
  44b470:	stp	x19, x20, [sp, #16]
  44b474:	str	x0, [sp, #56]
  44b478:	str	x1, [sp, #48]
  44b47c:	str	x2, [sp, #40]
  44b480:	strb	w3, [sp, #39]
  44b484:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b488:	add	x0, x0, #0x358
  44b48c:	bl	401d40 <gettext@plt>
  44b490:	mov	x20, x0
  44b494:	ldrb	w19, [sp, #39]
  44b498:	ldr	x1, [sp, #48]
  44b49c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44b4a0:	add	x0, x0, #0xd78
  44b4a4:	bl	449984 <ferror@plt+0x47c04>
  44b4a8:	mov	x2, x0
  44b4ac:	mov	w1, w19
  44b4b0:	mov	x0, x20
  44b4b4:	bl	401cf0 <printf@plt>
  44b4b8:	ldr	x1, [sp, #56]
  44b4bc:	ldr	x0, [sp, #40]
  44b4c0:	cmp	x1, x0
  44b4c4:	b.ls	44b4d0 <ferror@plt+0x49750>  // b.plast
  44b4c8:	ldr	x0, [sp, #40]
  44b4cc:	b	44b544 <ferror@plt+0x497c4>
  44b4d0:	ldr	x1, [sp, #40]
  44b4d4:	ldr	x0, [sp, #56]
  44b4d8:	sub	x0, x1, x0
  44b4dc:	str	x0, [sp, #72]
  44b4e0:	ldr	x0, [sp, #72]
  44b4e4:	ldr	x2, [sp, #48]
  44b4e8:	ldr	x1, [sp, #48]
  44b4ec:	cmp	x2, x0
  44b4f0:	csel	x0, x1, x0, ls  // ls = plast
  44b4f4:	str	x0, [sp, #48]
  44b4f8:	b	44b52c <ferror@plt+0x497ac>
  44b4fc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44b500:	add	x0, x0, #0x580
  44b504:	ldr	x2, [x0]
  44b508:	ldr	x0, [sp, #56]
  44b50c:	add	x1, x0, #0x1
  44b510:	str	x1, [sp, #56]
  44b514:	mov	w1, #0x1                   	// #1
  44b518:	blr	x2
  44b51c:	mov	x1, x0
  44b520:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b524:	add	x0, x0, #0x370
  44b528:	bl	401cf0 <printf@plt>
  44b52c:	ldr	x0, [sp, #48]
  44b530:	sub	x1, x0, #0x1
  44b534:	str	x1, [sp, #48]
  44b538:	cmp	x0, #0x0
  44b53c:	b.ne	44b4fc <ferror@plt+0x4977c>  // b.any
  44b540:	ldr	x0, [sp, #56]
  44b544:	ldp	x19, x20, [sp, #16]
  44b548:	ldp	x29, x30, [sp], #80
  44b54c:	ret
  44b550:	sub	sp, sp, #0x250
  44b554:	stp	x29, x30, [sp]
  44b558:	mov	x29, sp
  44b55c:	stp	x19, x20, [sp, #16]
  44b560:	str	x0, [sp, #72]
  44b564:	str	w1, [sp, #68]
  44b568:	str	w2, [sp, #64]
  44b56c:	str	w3, [sp, #60]
  44b570:	str	x4, [sp, #48]
  44b574:	str	x5, [sp, #40]
  44b578:	str	x6, [sp, #32]
  44b57c:	ldr	x1, [sp, #72]
  44b580:	ldr	x0, [sp, #48]
  44b584:	add	x0, x1, x0
  44b588:	str	x0, [sp, #448]
  44b58c:	str	wzr, [sp, #572]
  44b590:	b	44dd74 <ferror@plt+0x4bff4>
  44b594:	ldr	x0, [sp, #72]
  44b598:	add	x1, x0, #0x1
  44b59c:	str	x1, [sp, #72]
  44b5a0:	ldrb	w0, [x0]
  44b5a4:	str	w0, [sp, #444]
  44b5a8:	ldr	w0, [sp, #444]
  44b5ac:	sub	w0, w0, #0x3
  44b5b0:	cmp	w0, #0xfa
  44b5b4:	b.hi	44dd08 <ferror@plt+0x4bf88>  // b.pmore
  44b5b8:	adrp	x1, 4a0000 <warn@@Base+0x3102c>
  44b5bc:	add	x1, x1, #0xc4c
  44b5c0:	ldr	w0, [x1, w0, uxtw #2]
  44b5c4:	adr	x1, 44b5d0 <ferror@plt+0x49850>
  44b5c8:	add	x0, x1, w0, sxtw #2
  44b5cc:	br	x0
  44b5d0:	ldr	w0, [sp, #68]
  44b5d4:	str	w0, [sp, #568]
  44b5d8:	ldr	w0, [sp, #568]
  44b5dc:	cmp	w0, #0x8
  44b5e0:	b.ls	44b614 <ferror@plt+0x49894>  // b.plast
  44b5e4:	ldr	w0, [sp, #568]
  44b5e8:	mov	x2, x0
  44b5ec:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44b5f0:	add	x1, x0, #0xc78
  44b5f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44b5f8:	add	x0, x0, #0xcc8
  44b5fc:	bl	401920 <ngettext@plt>
  44b600:	mov	w2, #0x8                   	// #8
  44b604:	ldr	w1, [sp, #568]
  44b608:	bl	46eed4 <error@@Base>
  44b60c:	mov	w0, #0x8                   	// #8
  44b610:	str	w0, [sp, #568]
  44b614:	ldr	x1, [sp, #72]
  44b618:	ldr	w0, [sp, #568]
  44b61c:	add	x0, x1, x0
  44b620:	ldr	x1, [sp, #448]
  44b624:	cmp	x1, x0
  44b628:	b.hi	44b654 <ferror@plt+0x498d4>  // b.pmore
  44b62c:	ldr	x0, [sp, #72]
  44b630:	ldr	x1, [sp, #448]
  44b634:	cmp	x1, x0
  44b638:	b.ls	44b650 <ferror@plt+0x498d0>  // b.plast
  44b63c:	ldr	x0, [sp, #72]
  44b640:	ldr	x1, [sp, #448]
  44b644:	sub	x0, x1, x0
  44b648:	str	w0, [sp, #568]
  44b64c:	b	44b654 <ferror@plt+0x498d4>
  44b650:	str	wzr, [sp, #568]
  44b654:	ldr	w0, [sp, #568]
  44b658:	cmp	w0, #0x0
  44b65c:	b.eq	44b66c <ferror@plt+0x498ec>  // b.none
  44b660:	ldr	w0, [sp, #568]
  44b664:	cmp	w0, #0x8
  44b668:	b.ls	44b674 <ferror@plt+0x498f4>  // b.plast
  44b66c:	str	xzr, [sp, #584]
  44b670:	b	44b690 <ferror@plt+0x49910>
  44b674:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44b678:	add	x0, x0, #0x580
  44b67c:	ldr	x2, [x0]
  44b680:	ldr	x0, [sp, #72]
  44b684:	ldr	w1, [sp, #568]
  44b688:	blr	x2
  44b68c:	str	x0, [sp, #584]
  44b690:	ldr	x1, [sp, #72]
  44b694:	ldr	w0, [sp, #68]
  44b698:	add	x0, x1, x0
  44b69c:	str	x0, [sp, #72]
  44b6a0:	ldr	x1, [sp, #584]
  44b6a4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44b6a8:	add	x0, x0, #0xd28
  44b6ac:	bl	449984 <ferror@plt+0x47c04>
  44b6b0:	mov	x1, x0
  44b6b4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b6b8:	add	x0, x0, #0x378
  44b6bc:	bl	401cf0 <printf@plt>
  44b6c0:	b	44dd58 <ferror@plt+0x4bfd8>
  44b6c4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b6c8:	add	x0, x0, #0x388
  44b6cc:	bl	401cf0 <printf@plt>
  44b6d0:	b	44dd58 <ferror@plt+0x4bfd8>
  44b6d4:	mov	w0, #0x1                   	// #1
  44b6d8:	str	w0, [sp, #564]
  44b6dc:	ldr	w0, [sp, #564]
  44b6e0:	cmp	w0, #0x8
  44b6e4:	b.ls	44b718 <ferror@plt+0x49998>  // b.plast
  44b6e8:	ldr	w0, [sp, #564]
  44b6ec:	mov	x2, x0
  44b6f0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44b6f4:	add	x1, x0, #0xc78
  44b6f8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44b6fc:	add	x0, x0, #0xcc8
  44b700:	bl	401920 <ngettext@plt>
  44b704:	mov	w2, #0x8                   	// #8
  44b708:	ldr	w1, [sp, #564]
  44b70c:	bl	46eed4 <error@@Base>
  44b710:	mov	w0, #0x8                   	// #8
  44b714:	str	w0, [sp, #564]
  44b718:	ldr	x1, [sp, #72]
  44b71c:	ldr	w0, [sp, #564]
  44b720:	add	x0, x1, x0
  44b724:	ldr	x1, [sp, #448]
  44b728:	cmp	x1, x0
  44b72c:	b.hi	44b758 <ferror@plt+0x499d8>  // b.pmore
  44b730:	ldr	x0, [sp, #72]
  44b734:	ldr	x1, [sp, #448]
  44b738:	cmp	x1, x0
  44b73c:	b.ls	44b754 <ferror@plt+0x499d4>  // b.plast
  44b740:	ldr	x0, [sp, #72]
  44b744:	ldr	x1, [sp, #448]
  44b748:	sub	x0, x1, x0
  44b74c:	str	w0, [sp, #564]
  44b750:	b	44b758 <ferror@plt+0x499d8>
  44b754:	str	wzr, [sp, #564]
  44b758:	ldr	w0, [sp, #564]
  44b75c:	cmp	w0, #0x0
  44b760:	b.eq	44b770 <ferror@plt+0x499f0>  // b.none
  44b764:	ldr	w0, [sp, #564]
  44b768:	cmp	w0, #0x8
  44b76c:	b.ls	44b778 <ferror@plt+0x499f8>  // b.plast
  44b770:	str	xzr, [sp, #584]
  44b774:	b	44b794 <ferror@plt+0x49a14>
  44b778:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44b77c:	add	x0, x0, #0x580
  44b780:	ldr	x2, [x0]
  44b784:	ldr	x0, [sp, #72]
  44b788:	ldr	w1, [sp, #564]
  44b78c:	blr	x2
  44b790:	str	x0, [sp, #584]
  44b794:	ldr	x0, [sp, #72]
  44b798:	add	x0, x0, #0x1
  44b79c:	str	x0, [sp, #72]
  44b7a0:	ldr	x1, [sp, #584]
  44b7a4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b7a8:	add	x0, x0, #0x398
  44b7ac:	bl	401cf0 <printf@plt>
  44b7b0:	b	44dd58 <ferror@plt+0x4bfd8>
  44b7b4:	mov	w0, #0x1                   	// #1
  44b7b8:	str	w0, [sp, #560]
  44b7bc:	ldr	x1, [sp, #72]
  44b7c0:	ldr	w0, [sp, #560]
  44b7c4:	add	x0, x1, x0
  44b7c8:	ldr	x1, [sp, #448]
  44b7cc:	cmp	x1, x0
  44b7d0:	b.hi	44b7fc <ferror@plt+0x49a7c>  // b.pmore
  44b7d4:	ldr	x0, [sp, #72]
  44b7d8:	ldr	x1, [sp, #448]
  44b7dc:	cmp	x1, x0
  44b7e0:	b.ls	44b7f8 <ferror@plt+0x49a78>  // b.plast
  44b7e4:	ldr	x0, [sp, #72]
  44b7e8:	ldr	x1, [sp, #448]
  44b7ec:	sub	x0, x1, x0
  44b7f0:	str	w0, [sp, #560]
  44b7f4:	b	44b7fc <ferror@plt+0x49a7c>
  44b7f8:	str	wzr, [sp, #560]
  44b7fc:	ldr	w0, [sp, #560]
  44b800:	cmp	w0, #0x0
  44b804:	b.eq	44b81c <ferror@plt+0x49a9c>  // b.none
  44b808:	ldr	x0, [sp, #72]
  44b80c:	ldr	w1, [sp, #560]
  44b810:	bl	46fba8 <warn@@Base+0xbd4>
  44b814:	str	x0, [sp, #576]
  44b818:	b	44b820 <ferror@plt+0x49aa0>
  44b81c:	str	xzr, [sp, #576]
  44b820:	ldr	x0, [sp, #72]
  44b824:	add	x0, x0, #0x1
  44b828:	str	x0, [sp, #72]
  44b82c:	ldr	x1, [sp, #576]
  44b830:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b834:	add	x0, x0, #0x3b0
  44b838:	bl	401cf0 <printf@plt>
  44b83c:	b	44dd58 <ferror@plt+0x4bfd8>
  44b840:	mov	w0, #0x2                   	// #2
  44b844:	str	w0, [sp, #556]
  44b848:	ldr	w0, [sp, #556]
  44b84c:	cmp	w0, #0x8
  44b850:	b.ls	44b884 <ferror@plt+0x49b04>  // b.plast
  44b854:	ldr	w0, [sp, #556]
  44b858:	mov	x2, x0
  44b85c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44b860:	add	x1, x0, #0xc78
  44b864:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44b868:	add	x0, x0, #0xcc8
  44b86c:	bl	401920 <ngettext@plt>
  44b870:	mov	w2, #0x8                   	// #8
  44b874:	ldr	w1, [sp, #556]
  44b878:	bl	46eed4 <error@@Base>
  44b87c:	mov	w0, #0x8                   	// #8
  44b880:	str	w0, [sp, #556]
  44b884:	ldr	x1, [sp, #72]
  44b888:	ldr	w0, [sp, #556]
  44b88c:	add	x0, x1, x0
  44b890:	ldr	x1, [sp, #448]
  44b894:	cmp	x1, x0
  44b898:	b.hi	44b8c4 <ferror@plt+0x49b44>  // b.pmore
  44b89c:	ldr	x0, [sp, #72]
  44b8a0:	ldr	x1, [sp, #448]
  44b8a4:	cmp	x1, x0
  44b8a8:	b.ls	44b8c0 <ferror@plt+0x49b40>  // b.plast
  44b8ac:	ldr	x0, [sp, #72]
  44b8b0:	ldr	x1, [sp, #448]
  44b8b4:	sub	x0, x1, x0
  44b8b8:	str	w0, [sp, #556]
  44b8bc:	b	44b8c4 <ferror@plt+0x49b44>
  44b8c0:	str	wzr, [sp, #556]
  44b8c4:	ldr	w0, [sp, #556]
  44b8c8:	cmp	w0, #0x0
  44b8cc:	b.eq	44b8dc <ferror@plt+0x49b5c>  // b.none
  44b8d0:	ldr	w0, [sp, #556]
  44b8d4:	cmp	w0, #0x8
  44b8d8:	b.ls	44b8e4 <ferror@plt+0x49b64>  // b.plast
  44b8dc:	str	xzr, [sp, #584]
  44b8e0:	b	44b900 <ferror@plt+0x49b80>
  44b8e4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44b8e8:	add	x0, x0, #0x580
  44b8ec:	ldr	x2, [x0]
  44b8f0:	ldr	x0, [sp, #72]
  44b8f4:	ldr	w1, [sp, #556]
  44b8f8:	blr	x2
  44b8fc:	str	x0, [sp, #584]
  44b900:	ldr	x0, [sp, #72]
  44b904:	add	x0, x0, #0x2
  44b908:	str	x0, [sp, #72]
  44b90c:	ldr	x1, [sp, #584]
  44b910:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b914:	add	x0, x0, #0x3c8
  44b918:	bl	401cf0 <printf@plt>
  44b91c:	b	44dd58 <ferror@plt+0x4bfd8>
  44b920:	mov	w0, #0x2                   	// #2
  44b924:	str	w0, [sp, #552]
  44b928:	ldr	x1, [sp, #72]
  44b92c:	ldr	w0, [sp, #552]
  44b930:	add	x0, x1, x0
  44b934:	ldr	x1, [sp, #448]
  44b938:	cmp	x1, x0
  44b93c:	b.hi	44b968 <ferror@plt+0x49be8>  // b.pmore
  44b940:	ldr	x0, [sp, #72]
  44b944:	ldr	x1, [sp, #448]
  44b948:	cmp	x1, x0
  44b94c:	b.ls	44b964 <ferror@plt+0x49be4>  // b.plast
  44b950:	ldr	x0, [sp, #72]
  44b954:	ldr	x1, [sp, #448]
  44b958:	sub	x0, x1, x0
  44b95c:	str	w0, [sp, #552]
  44b960:	b	44b968 <ferror@plt+0x49be8>
  44b964:	str	wzr, [sp, #552]
  44b968:	ldr	w0, [sp, #552]
  44b96c:	cmp	w0, #0x0
  44b970:	b.eq	44b988 <ferror@plt+0x49c08>  // b.none
  44b974:	ldr	x0, [sp, #72]
  44b978:	ldr	w1, [sp, #552]
  44b97c:	bl	46fba8 <warn@@Base+0xbd4>
  44b980:	str	x0, [sp, #576]
  44b984:	b	44b98c <ferror@plt+0x49c0c>
  44b988:	str	xzr, [sp, #576]
  44b98c:	ldr	x0, [sp, #72]
  44b990:	add	x0, x0, #0x2
  44b994:	str	x0, [sp, #72]
  44b998:	ldr	x1, [sp, #576]
  44b99c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44b9a0:	add	x0, x0, #0x3e0
  44b9a4:	bl	401cf0 <printf@plt>
  44b9a8:	b	44dd58 <ferror@plt+0x4bfd8>
  44b9ac:	mov	w0, #0x4                   	// #4
  44b9b0:	str	w0, [sp, #548]
  44b9b4:	ldr	w0, [sp, #548]
  44b9b8:	cmp	w0, #0x8
  44b9bc:	b.ls	44b9f0 <ferror@plt+0x49c70>  // b.plast
  44b9c0:	ldr	w0, [sp, #548]
  44b9c4:	mov	x2, x0
  44b9c8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44b9cc:	add	x1, x0, #0xc78
  44b9d0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44b9d4:	add	x0, x0, #0xcc8
  44b9d8:	bl	401920 <ngettext@plt>
  44b9dc:	mov	w2, #0x8                   	// #8
  44b9e0:	ldr	w1, [sp, #548]
  44b9e4:	bl	46eed4 <error@@Base>
  44b9e8:	mov	w0, #0x8                   	// #8
  44b9ec:	str	w0, [sp, #548]
  44b9f0:	ldr	x1, [sp, #72]
  44b9f4:	ldr	w0, [sp, #548]
  44b9f8:	add	x0, x1, x0
  44b9fc:	ldr	x1, [sp, #448]
  44ba00:	cmp	x1, x0
  44ba04:	b.hi	44ba30 <ferror@plt+0x49cb0>  // b.pmore
  44ba08:	ldr	x0, [sp, #72]
  44ba0c:	ldr	x1, [sp, #448]
  44ba10:	cmp	x1, x0
  44ba14:	b.ls	44ba2c <ferror@plt+0x49cac>  // b.plast
  44ba18:	ldr	x0, [sp, #72]
  44ba1c:	ldr	x1, [sp, #448]
  44ba20:	sub	x0, x1, x0
  44ba24:	str	w0, [sp, #548]
  44ba28:	b	44ba30 <ferror@plt+0x49cb0>
  44ba2c:	str	wzr, [sp, #548]
  44ba30:	ldr	w0, [sp, #548]
  44ba34:	cmp	w0, #0x0
  44ba38:	b.eq	44ba48 <ferror@plt+0x49cc8>  // b.none
  44ba3c:	ldr	w0, [sp, #548]
  44ba40:	cmp	w0, #0x8
  44ba44:	b.ls	44ba50 <ferror@plt+0x49cd0>  // b.plast
  44ba48:	str	xzr, [sp, #584]
  44ba4c:	b	44ba6c <ferror@plt+0x49cec>
  44ba50:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44ba54:	add	x0, x0, #0x580
  44ba58:	ldr	x2, [x0]
  44ba5c:	ldr	x0, [sp, #72]
  44ba60:	ldr	w1, [sp, #548]
  44ba64:	blr	x2
  44ba68:	str	x0, [sp, #584]
  44ba6c:	ldr	x0, [sp, #72]
  44ba70:	add	x0, x0, #0x4
  44ba74:	str	x0, [sp, #72]
  44ba78:	ldr	x1, [sp, #584]
  44ba7c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ba80:	add	x0, x0, #0x3f8
  44ba84:	bl	401cf0 <printf@plt>
  44ba88:	b	44dd58 <ferror@plt+0x4bfd8>
  44ba8c:	mov	w0, #0x4                   	// #4
  44ba90:	str	w0, [sp, #544]
  44ba94:	ldr	x1, [sp, #72]
  44ba98:	ldr	w0, [sp, #544]
  44ba9c:	add	x0, x1, x0
  44baa0:	ldr	x1, [sp, #448]
  44baa4:	cmp	x1, x0
  44baa8:	b.hi	44bad4 <ferror@plt+0x49d54>  // b.pmore
  44baac:	ldr	x0, [sp, #72]
  44bab0:	ldr	x1, [sp, #448]
  44bab4:	cmp	x1, x0
  44bab8:	b.ls	44bad0 <ferror@plt+0x49d50>  // b.plast
  44babc:	ldr	x0, [sp, #72]
  44bac0:	ldr	x1, [sp, #448]
  44bac4:	sub	x0, x1, x0
  44bac8:	str	w0, [sp, #544]
  44bacc:	b	44bad4 <ferror@plt+0x49d54>
  44bad0:	str	wzr, [sp, #544]
  44bad4:	ldr	w0, [sp, #544]
  44bad8:	cmp	w0, #0x0
  44badc:	b.eq	44baf4 <ferror@plt+0x49d74>  // b.none
  44bae0:	ldr	x0, [sp, #72]
  44bae4:	ldr	w1, [sp, #544]
  44bae8:	bl	46fba8 <warn@@Base+0xbd4>
  44baec:	str	x0, [sp, #576]
  44baf0:	b	44baf8 <ferror@plt+0x49d78>
  44baf4:	str	xzr, [sp, #576]
  44baf8:	ldr	x0, [sp, #72]
  44bafc:	add	x0, x0, #0x4
  44bb00:	str	x0, [sp, #72]
  44bb04:	ldr	x1, [sp, #576]
  44bb08:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44bb0c:	add	x0, x0, #0x410
  44bb10:	bl	401cf0 <printf@plt>
  44bb14:	b	44dd58 <ferror@plt+0x4bfd8>
  44bb18:	mov	w0, #0x4                   	// #4
  44bb1c:	str	w0, [sp, #540]
  44bb20:	ldr	w0, [sp, #540]
  44bb24:	cmp	w0, #0x8
  44bb28:	b.ls	44bb5c <ferror@plt+0x49ddc>  // b.plast
  44bb2c:	ldr	w0, [sp, #540]
  44bb30:	mov	x2, x0
  44bb34:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44bb38:	add	x1, x0, #0xc78
  44bb3c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44bb40:	add	x0, x0, #0xcc8
  44bb44:	bl	401920 <ngettext@plt>
  44bb48:	mov	w2, #0x8                   	// #8
  44bb4c:	ldr	w1, [sp, #540]
  44bb50:	bl	46eed4 <error@@Base>
  44bb54:	mov	w0, #0x8                   	// #8
  44bb58:	str	w0, [sp, #540]
  44bb5c:	ldr	x1, [sp, #72]
  44bb60:	ldr	w0, [sp, #540]
  44bb64:	add	x0, x1, x0
  44bb68:	ldr	x1, [sp, #448]
  44bb6c:	cmp	x1, x0
  44bb70:	b.hi	44bb9c <ferror@plt+0x49e1c>  // b.pmore
  44bb74:	ldr	x0, [sp, #72]
  44bb78:	ldr	x1, [sp, #448]
  44bb7c:	cmp	x1, x0
  44bb80:	b.ls	44bb98 <ferror@plt+0x49e18>  // b.plast
  44bb84:	ldr	x0, [sp, #72]
  44bb88:	ldr	x1, [sp, #448]
  44bb8c:	sub	x0, x1, x0
  44bb90:	str	w0, [sp, #540]
  44bb94:	b	44bb9c <ferror@plt+0x49e1c>
  44bb98:	str	wzr, [sp, #540]
  44bb9c:	ldr	w0, [sp, #540]
  44bba0:	cmp	w0, #0x0
  44bba4:	b.eq	44bbb4 <ferror@plt+0x49e34>  // b.none
  44bba8:	ldr	w0, [sp, #540]
  44bbac:	cmp	w0, #0x8
  44bbb0:	b.ls	44bbbc <ferror@plt+0x49e3c>  // b.plast
  44bbb4:	str	xzr, [sp, #584]
  44bbb8:	b	44bbd8 <ferror@plt+0x49e58>
  44bbbc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44bbc0:	add	x0, x0, #0x580
  44bbc4:	ldr	x2, [x0]
  44bbc8:	ldr	x0, [sp, #72]
  44bbcc:	ldr	w1, [sp, #540]
  44bbd0:	blr	x2
  44bbd4:	str	x0, [sp, #584]
  44bbd8:	ldr	x0, [sp, #72]
  44bbdc:	add	x0, x0, #0x4
  44bbe0:	str	x0, [sp, #72]
  44bbe4:	ldr	x1, [sp, #584]
  44bbe8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44bbec:	add	x0, x0, #0x428
  44bbf0:	bl	401cf0 <printf@plt>
  44bbf4:	mov	w0, #0x4                   	// #4
  44bbf8:	str	w0, [sp, #536]
  44bbfc:	ldr	w0, [sp, #536]
  44bc00:	cmp	w0, #0x8
  44bc04:	b.ls	44bc38 <ferror@plt+0x49eb8>  // b.plast
  44bc08:	ldr	w0, [sp, #536]
  44bc0c:	mov	x2, x0
  44bc10:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44bc14:	add	x1, x0, #0xc78
  44bc18:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44bc1c:	add	x0, x0, #0xcc8
  44bc20:	bl	401920 <ngettext@plt>
  44bc24:	mov	w2, #0x8                   	// #8
  44bc28:	ldr	w1, [sp, #536]
  44bc2c:	bl	46eed4 <error@@Base>
  44bc30:	mov	w0, #0x8                   	// #8
  44bc34:	str	w0, [sp, #536]
  44bc38:	ldr	x1, [sp, #72]
  44bc3c:	ldr	w0, [sp, #536]
  44bc40:	add	x0, x1, x0
  44bc44:	ldr	x1, [sp, #448]
  44bc48:	cmp	x1, x0
  44bc4c:	b.hi	44bc78 <ferror@plt+0x49ef8>  // b.pmore
  44bc50:	ldr	x0, [sp, #72]
  44bc54:	ldr	x1, [sp, #448]
  44bc58:	cmp	x1, x0
  44bc5c:	b.ls	44bc74 <ferror@plt+0x49ef4>  // b.plast
  44bc60:	ldr	x0, [sp, #72]
  44bc64:	ldr	x1, [sp, #448]
  44bc68:	sub	x0, x1, x0
  44bc6c:	str	w0, [sp, #536]
  44bc70:	b	44bc78 <ferror@plt+0x49ef8>
  44bc74:	str	wzr, [sp, #536]
  44bc78:	ldr	w0, [sp, #536]
  44bc7c:	cmp	w0, #0x0
  44bc80:	b.eq	44bc90 <ferror@plt+0x49f10>  // b.none
  44bc84:	ldr	w0, [sp, #536]
  44bc88:	cmp	w0, #0x8
  44bc8c:	b.ls	44bc98 <ferror@plt+0x49f18>  // b.plast
  44bc90:	str	xzr, [sp, #584]
  44bc94:	b	44bcb4 <ferror@plt+0x49f34>
  44bc98:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44bc9c:	add	x0, x0, #0x580
  44bca0:	ldr	x2, [x0]
  44bca4:	ldr	x0, [sp, #72]
  44bca8:	ldr	w1, [sp, #536]
  44bcac:	blr	x2
  44bcb0:	str	x0, [sp, #584]
  44bcb4:	ldr	x0, [sp, #72]
  44bcb8:	add	x0, x0, #0x4
  44bcbc:	str	x0, [sp, #72]
  44bcc0:	ldr	x1, [sp, #584]
  44bcc4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44bcc8:	add	x0, x0, #0x440
  44bccc:	bl	401cf0 <printf@plt>
  44bcd0:	b	44dd58 <ferror@plt+0x4bfd8>
  44bcd4:	mov	w0, #0x4                   	// #4
  44bcd8:	str	w0, [sp, #532]
  44bcdc:	ldr	x1, [sp, #72]
  44bce0:	ldr	w0, [sp, #532]
  44bce4:	add	x0, x1, x0
  44bce8:	ldr	x1, [sp, #448]
  44bcec:	cmp	x1, x0
  44bcf0:	b.hi	44bd1c <ferror@plt+0x49f9c>  // b.pmore
  44bcf4:	ldr	x0, [sp, #72]
  44bcf8:	ldr	x1, [sp, #448]
  44bcfc:	cmp	x1, x0
  44bd00:	b.ls	44bd18 <ferror@plt+0x49f98>  // b.plast
  44bd04:	ldr	x0, [sp, #72]
  44bd08:	ldr	x1, [sp, #448]
  44bd0c:	sub	x0, x1, x0
  44bd10:	str	w0, [sp, #532]
  44bd14:	b	44bd1c <ferror@plt+0x49f9c>
  44bd18:	str	wzr, [sp, #532]
  44bd1c:	ldr	w0, [sp, #532]
  44bd20:	cmp	w0, #0x0
  44bd24:	b.eq	44bd3c <ferror@plt+0x49fbc>  // b.none
  44bd28:	ldr	x0, [sp, #72]
  44bd2c:	ldr	w1, [sp, #532]
  44bd30:	bl	46fba8 <warn@@Base+0xbd4>
  44bd34:	str	x0, [sp, #576]
  44bd38:	b	44bd40 <ferror@plt+0x49fc0>
  44bd3c:	str	xzr, [sp, #576]
  44bd40:	ldr	x0, [sp, #72]
  44bd44:	add	x0, x0, #0x4
  44bd48:	str	x0, [sp, #72]
  44bd4c:	ldr	x1, [sp, #576]
  44bd50:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44bd54:	add	x0, x0, #0x448
  44bd58:	bl	401cf0 <printf@plt>
  44bd5c:	mov	w0, #0x4                   	// #4
  44bd60:	str	w0, [sp, #528]
  44bd64:	ldr	x1, [sp, #72]
  44bd68:	ldr	w0, [sp, #528]
  44bd6c:	add	x0, x1, x0
  44bd70:	ldr	x1, [sp, #448]
  44bd74:	cmp	x1, x0
  44bd78:	b.hi	44bda4 <ferror@plt+0x4a024>  // b.pmore
  44bd7c:	ldr	x0, [sp, #72]
  44bd80:	ldr	x1, [sp, #448]
  44bd84:	cmp	x1, x0
  44bd88:	b.ls	44bda0 <ferror@plt+0x4a020>  // b.plast
  44bd8c:	ldr	x0, [sp, #72]
  44bd90:	ldr	x1, [sp, #448]
  44bd94:	sub	x0, x1, x0
  44bd98:	str	w0, [sp, #528]
  44bd9c:	b	44bda4 <ferror@plt+0x4a024>
  44bda0:	str	wzr, [sp, #528]
  44bda4:	ldr	w0, [sp, #528]
  44bda8:	cmp	w0, #0x0
  44bdac:	b.eq	44bdc4 <ferror@plt+0x4a044>  // b.none
  44bdb0:	ldr	x0, [sp, #72]
  44bdb4:	ldr	w1, [sp, #528]
  44bdb8:	bl	46fba8 <warn@@Base+0xbd4>
  44bdbc:	str	x0, [sp, #576]
  44bdc0:	b	44bdc8 <ferror@plt+0x4a048>
  44bdc4:	str	xzr, [sp, #576]
  44bdc8:	ldr	x0, [sp, #72]
  44bdcc:	add	x0, x0, #0x4
  44bdd0:	str	x0, [sp, #72]
  44bdd4:	ldr	x1, [sp, #576]
  44bdd8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44bddc:	add	x0, x0, #0x460
  44bde0:	bl	401cf0 <printf@plt>
  44bde4:	b	44dd58 <ferror@plt+0x4bfd8>
  44bde8:	ldr	x0, [sp, #72]
  44bdec:	add	x2, sp, #0xf8
  44bdf0:	add	x1, sp, #0xfc
  44bdf4:	mov	x4, x2
  44bdf8:	mov	x3, x1
  44bdfc:	mov	w2, #0x0                   	// #0
  44be00:	ldr	x1, [sp, #448]
  44be04:	bl	449b20 <ferror@plt+0x47da0>
  44be08:	str	x0, [sp, #256]
  44be0c:	ldr	x1, [sp, #72]
  44be10:	ldr	w0, [sp, #252]
  44be14:	mov	w0, w0
  44be18:	add	x0, x1, x0
  44be1c:	str	x0, [sp, #72]
  44be20:	ldr	x0, [sp, #256]
  44be24:	str	x0, [sp, #584]
  44be28:	ldr	x1, [sp, #584]
  44be2c:	ldr	x0, [sp, #256]
  44be30:	cmp	x1, x0
  44be34:	b.eq	44be44 <ferror@plt+0x4a0c4>  // b.none
  44be38:	ldr	w0, [sp, #248]
  44be3c:	orr	w0, w0, #0x2
  44be40:	str	w0, [sp, #248]
  44be44:	ldr	w0, [sp, #248]
  44be48:	bl	449630 <ferror@plt+0x478b0>
  44be4c:	ldr	x1, [sp, #584]
  44be50:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44be54:	add	x0, x0, #0xd78
  44be58:	bl	449984 <ferror@plt+0x47c04>
  44be5c:	mov	x1, x0
  44be60:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44be64:	add	x0, x0, #0x468
  44be68:	bl	401cf0 <printf@plt>
  44be6c:	b	44dd58 <ferror@plt+0x4bfd8>
  44be70:	ldr	x0, [sp, #72]
  44be74:	add	x2, sp, #0xf0
  44be78:	add	x1, sp, #0xf4
  44be7c:	mov	x4, x2
  44be80:	mov	x3, x1
  44be84:	mov	w2, #0x1                   	// #1
  44be88:	ldr	x1, [sp, #448]
  44be8c:	bl	449b20 <ferror@plt+0x47da0>
  44be90:	str	x0, [sp, #264]
  44be94:	ldr	x1, [sp, #72]
  44be98:	ldr	w0, [sp, #244]
  44be9c:	mov	w0, w0
  44bea0:	add	x0, x1, x0
  44bea4:	str	x0, [sp, #72]
  44bea8:	ldr	x0, [sp, #264]
  44beac:	str	x0, [sp, #576]
  44beb0:	ldr	x1, [sp, #576]
  44beb4:	ldr	x0, [sp, #264]
  44beb8:	cmp	x1, x0
  44bebc:	b.eq	44becc <ferror@plt+0x4a14c>  // b.none
  44bec0:	ldr	w0, [sp, #240]
  44bec4:	orr	w0, w0, #0x2
  44bec8:	str	w0, [sp, #240]
  44becc:	ldr	w0, [sp, #240]
  44bed0:	bl	449630 <ferror@plt+0x478b0>
  44bed4:	ldr	x0, [sp, #576]
  44bed8:	mov	x1, x0
  44bedc:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44bee0:	add	x0, x0, #0x480
  44bee4:	bl	449984 <ferror@plt+0x47c04>
  44bee8:	mov	x1, x0
  44beec:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44bef0:	add	x0, x0, #0x488
  44bef4:	bl	401cf0 <printf@plt>
  44bef8:	b	44dd58 <ferror@plt+0x4bfd8>
  44befc:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44bf00:	add	x0, x0, #0x4a0
  44bf04:	bl	401cf0 <printf@plt>
  44bf08:	b	44dd58 <ferror@plt+0x4bfd8>
  44bf0c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44bf10:	add	x0, x0, #0x4b0
  44bf14:	bl	401cf0 <printf@plt>
  44bf18:	b	44dd58 <ferror@plt+0x4bfd8>
  44bf1c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44bf20:	add	x0, x0, #0x4c0
  44bf24:	bl	401cf0 <printf@plt>
  44bf28:	b	44dd58 <ferror@plt+0x4bfd8>
  44bf2c:	mov	w0, #0x1                   	// #1
  44bf30:	str	w0, [sp, #524]
  44bf34:	ldr	w0, [sp, #524]
  44bf38:	cmp	w0, #0x8
  44bf3c:	b.ls	44bf70 <ferror@plt+0x4a1f0>  // b.plast
  44bf40:	ldr	w0, [sp, #524]
  44bf44:	mov	x2, x0
  44bf48:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44bf4c:	add	x1, x0, #0xc78
  44bf50:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44bf54:	add	x0, x0, #0xcc8
  44bf58:	bl	401920 <ngettext@plt>
  44bf5c:	mov	w2, #0x8                   	// #8
  44bf60:	ldr	w1, [sp, #524]
  44bf64:	bl	46eed4 <error@@Base>
  44bf68:	mov	w0, #0x8                   	// #8
  44bf6c:	str	w0, [sp, #524]
  44bf70:	ldr	x1, [sp, #72]
  44bf74:	ldr	w0, [sp, #524]
  44bf78:	add	x0, x1, x0
  44bf7c:	ldr	x1, [sp, #448]
  44bf80:	cmp	x1, x0
  44bf84:	b.hi	44bfb0 <ferror@plt+0x4a230>  // b.pmore
  44bf88:	ldr	x0, [sp, #72]
  44bf8c:	ldr	x1, [sp, #448]
  44bf90:	cmp	x1, x0
  44bf94:	b.ls	44bfac <ferror@plt+0x4a22c>  // b.plast
  44bf98:	ldr	x0, [sp, #72]
  44bf9c:	ldr	x1, [sp, #448]
  44bfa0:	sub	x0, x1, x0
  44bfa4:	str	w0, [sp, #524]
  44bfa8:	b	44bfb0 <ferror@plt+0x4a230>
  44bfac:	str	wzr, [sp, #524]
  44bfb0:	ldr	w0, [sp, #524]
  44bfb4:	cmp	w0, #0x0
  44bfb8:	b.eq	44bfc8 <ferror@plt+0x4a248>  // b.none
  44bfbc:	ldr	w0, [sp, #524]
  44bfc0:	cmp	w0, #0x8
  44bfc4:	b.ls	44bfd0 <ferror@plt+0x4a250>  // b.plast
  44bfc8:	str	xzr, [sp, #584]
  44bfcc:	b	44bfec <ferror@plt+0x4a26c>
  44bfd0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44bfd4:	add	x0, x0, #0x580
  44bfd8:	ldr	x2, [x0]
  44bfdc:	ldr	x0, [sp, #72]
  44bfe0:	ldr	w1, [sp, #524]
  44bfe4:	blr	x2
  44bfe8:	str	x0, [sp, #584]
  44bfec:	ldr	x0, [sp, #72]
  44bff0:	add	x0, x0, #0x1
  44bff4:	str	x0, [sp, #72]
  44bff8:	ldr	x1, [sp, #584]
  44bffc:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c000:	add	x0, x0, #0x4d0
  44c004:	bl	401cf0 <printf@plt>
  44c008:	b	44dd58 <ferror@plt+0x4bfd8>
  44c00c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c010:	add	x0, x0, #0x4e0
  44c014:	bl	401cf0 <printf@plt>
  44c018:	b	44dd58 <ferror@plt+0x4bfd8>
  44c01c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c020:	add	x0, x0, #0x4f0
  44c024:	bl	401cf0 <printf@plt>
  44c028:	b	44dd58 <ferror@plt+0x4bfd8>
  44c02c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c030:	add	x0, x0, #0x500
  44c034:	bl	401cf0 <printf@plt>
  44c038:	b	44dd58 <ferror@plt+0x4bfd8>
  44c03c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c040:	add	x0, x0, #0x510
  44c044:	bl	401cf0 <printf@plt>
  44c048:	b	44dd58 <ferror@plt+0x4bfd8>
  44c04c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c050:	add	x0, x0, #0x520
  44c054:	bl	401cf0 <printf@plt>
  44c058:	b	44dd58 <ferror@plt+0x4bfd8>
  44c05c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c060:	add	x0, x0, #0x530
  44c064:	bl	401cf0 <printf@plt>
  44c068:	b	44dd58 <ferror@plt+0x4bfd8>
  44c06c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c070:	add	x0, x0, #0x540
  44c074:	bl	401cf0 <printf@plt>
  44c078:	b	44dd58 <ferror@plt+0x4bfd8>
  44c07c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c080:	add	x0, x0, #0x550
  44c084:	bl	401cf0 <printf@plt>
  44c088:	b	44dd58 <ferror@plt+0x4bfd8>
  44c08c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c090:	add	x0, x0, #0x560
  44c094:	bl	401cf0 <printf@plt>
  44c098:	b	44dd58 <ferror@plt+0x4bfd8>
  44c09c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c0a0:	add	x0, x0, #0x570
  44c0a4:	bl	401cf0 <printf@plt>
  44c0a8:	b	44dd58 <ferror@plt+0x4bfd8>
  44c0ac:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c0b0:	add	x0, x0, #0x580
  44c0b4:	bl	401cf0 <printf@plt>
  44c0b8:	b	44dd58 <ferror@plt+0x4bfd8>
  44c0bc:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c0c0:	add	x0, x0, #0x590
  44c0c4:	bl	401cf0 <printf@plt>
  44c0c8:	b	44dd58 <ferror@plt+0x4bfd8>
  44c0cc:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c0d0:	add	x0, x0, #0x5a0
  44c0d4:	bl	401cf0 <printf@plt>
  44c0d8:	b	44dd58 <ferror@plt+0x4bfd8>
  44c0dc:	ldr	x0, [sp, #72]
  44c0e0:	add	x2, sp, #0xe8
  44c0e4:	add	x1, sp, #0xec
  44c0e8:	mov	x4, x2
  44c0ec:	mov	x3, x1
  44c0f0:	mov	w2, #0x0                   	// #0
  44c0f4:	ldr	x1, [sp, #448]
  44c0f8:	bl	449b20 <ferror@plt+0x47da0>
  44c0fc:	str	x0, [sp, #272]
  44c100:	ldr	x1, [sp, #72]
  44c104:	ldr	w0, [sp, #236]
  44c108:	mov	w0, w0
  44c10c:	add	x0, x1, x0
  44c110:	str	x0, [sp, #72]
  44c114:	ldr	x0, [sp, #272]
  44c118:	str	x0, [sp, #584]
  44c11c:	ldr	x1, [sp, #584]
  44c120:	ldr	x0, [sp, #272]
  44c124:	cmp	x1, x0
  44c128:	b.eq	44c138 <ferror@plt+0x4a3b8>  // b.none
  44c12c:	ldr	w0, [sp, #232]
  44c130:	orr	w0, w0, #0x2
  44c134:	str	w0, [sp, #232]
  44c138:	ldr	w0, [sp, #232]
  44c13c:	bl	449630 <ferror@plt+0x478b0>
  44c140:	ldr	x1, [sp, #584]
  44c144:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44c148:	add	x0, x0, #0xd78
  44c14c:	bl	449984 <ferror@plt+0x47c04>
  44c150:	mov	x1, x0
  44c154:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c158:	add	x0, x0, #0x5b0
  44c15c:	bl	401cf0 <printf@plt>
  44c160:	b	44dd58 <ferror@plt+0x4bfd8>
  44c164:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c168:	add	x0, x0, #0x5c8
  44c16c:	bl	401cf0 <printf@plt>
  44c170:	b	44dd58 <ferror@plt+0x4bfd8>
  44c174:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c178:	add	x0, x0, #0x5d8
  44c17c:	bl	401cf0 <printf@plt>
  44c180:	b	44dd58 <ferror@plt+0x4bfd8>
  44c184:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c188:	add	x0, x0, #0x5e8
  44c18c:	bl	401cf0 <printf@plt>
  44c190:	b	44dd58 <ferror@plt+0x4bfd8>
  44c194:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c198:	add	x0, x0, #0x5f8
  44c19c:	bl	401cf0 <printf@plt>
  44c1a0:	b	44dd58 <ferror@plt+0x4bfd8>
  44c1a4:	mov	w0, #0x2                   	// #2
  44c1a8:	str	w0, [sp, #520]
  44c1ac:	ldr	x1, [sp, #72]
  44c1b0:	ldr	w0, [sp, #520]
  44c1b4:	add	x0, x1, x0
  44c1b8:	ldr	x1, [sp, #448]
  44c1bc:	cmp	x1, x0
  44c1c0:	b.hi	44c1ec <ferror@plt+0x4a46c>  // b.pmore
  44c1c4:	ldr	x0, [sp, #72]
  44c1c8:	ldr	x1, [sp, #448]
  44c1cc:	cmp	x1, x0
  44c1d0:	b.ls	44c1e8 <ferror@plt+0x4a468>  // b.plast
  44c1d4:	ldr	x0, [sp, #72]
  44c1d8:	ldr	x1, [sp, #448]
  44c1dc:	sub	x0, x1, x0
  44c1e0:	str	w0, [sp, #520]
  44c1e4:	b	44c1ec <ferror@plt+0x4a46c>
  44c1e8:	str	wzr, [sp, #520]
  44c1ec:	ldr	w0, [sp, #520]
  44c1f0:	cmp	w0, #0x0
  44c1f4:	b.eq	44c20c <ferror@plt+0x4a48c>  // b.none
  44c1f8:	ldr	x0, [sp, #72]
  44c1fc:	ldr	w1, [sp, #520]
  44c200:	bl	46fba8 <warn@@Base+0xbd4>
  44c204:	str	x0, [sp, #576]
  44c208:	b	44c210 <ferror@plt+0x4a490>
  44c20c:	str	xzr, [sp, #576]
  44c210:	ldr	x0, [sp, #72]
  44c214:	add	x0, x0, #0x2
  44c218:	str	x0, [sp, #72]
  44c21c:	ldr	x1, [sp, #576]
  44c220:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c224:	add	x0, x0, #0x608
  44c228:	bl	401cf0 <printf@plt>
  44c22c:	b	44dd58 <ferror@plt+0x4bfd8>
  44c230:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c234:	add	x0, x0, #0x618
  44c238:	bl	401cf0 <printf@plt>
  44c23c:	b	44dd58 <ferror@plt+0x4bfd8>
  44c240:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c244:	add	x0, x0, #0x628
  44c248:	bl	401cf0 <printf@plt>
  44c24c:	b	44dd58 <ferror@plt+0x4bfd8>
  44c250:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c254:	add	x0, x0, #0x638
  44c258:	bl	401cf0 <printf@plt>
  44c25c:	b	44dd58 <ferror@plt+0x4bfd8>
  44c260:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c264:	add	x0, x0, #0x648
  44c268:	bl	401cf0 <printf@plt>
  44c26c:	b	44dd58 <ferror@plt+0x4bfd8>
  44c270:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c274:	add	x0, x0, #0x658
  44c278:	bl	401cf0 <printf@plt>
  44c27c:	b	44dd58 <ferror@plt+0x4bfd8>
  44c280:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c284:	add	x0, x0, #0x668
  44c288:	bl	401cf0 <printf@plt>
  44c28c:	b	44dd58 <ferror@plt+0x4bfd8>
  44c290:	mov	w0, #0x2                   	// #2
  44c294:	str	w0, [sp, #516]
  44c298:	ldr	x1, [sp, #72]
  44c29c:	ldr	w0, [sp, #516]
  44c2a0:	add	x0, x1, x0
  44c2a4:	ldr	x1, [sp, #448]
  44c2a8:	cmp	x1, x0
  44c2ac:	b.hi	44c2d8 <ferror@plt+0x4a558>  // b.pmore
  44c2b0:	ldr	x0, [sp, #72]
  44c2b4:	ldr	x1, [sp, #448]
  44c2b8:	cmp	x1, x0
  44c2bc:	b.ls	44c2d4 <ferror@plt+0x4a554>  // b.plast
  44c2c0:	ldr	x0, [sp, #72]
  44c2c4:	ldr	x1, [sp, #448]
  44c2c8:	sub	x0, x1, x0
  44c2cc:	str	w0, [sp, #516]
  44c2d0:	b	44c2d8 <ferror@plt+0x4a558>
  44c2d4:	str	wzr, [sp, #516]
  44c2d8:	ldr	w0, [sp, #516]
  44c2dc:	cmp	w0, #0x0
  44c2e0:	b.eq	44c2f8 <ferror@plt+0x4a578>  // b.none
  44c2e4:	ldr	x0, [sp, #72]
  44c2e8:	ldr	w1, [sp, #516]
  44c2ec:	bl	46fba8 <warn@@Base+0xbd4>
  44c2f0:	str	x0, [sp, #576]
  44c2f4:	b	44c2fc <ferror@plt+0x4a57c>
  44c2f8:	str	xzr, [sp, #576]
  44c2fc:	ldr	x0, [sp, #72]
  44c300:	add	x0, x0, #0x2
  44c304:	str	x0, [sp, #72]
  44c308:	ldr	x1, [sp, #576]
  44c30c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c310:	add	x0, x0, #0x678
  44c314:	bl	401cf0 <printf@plt>
  44c318:	b	44dd58 <ferror@plt+0x4bfd8>
  44c31c:	ldr	w0, [sp, #444]
  44c320:	sub	w0, w0, #0x30
  44c324:	mov	w1, w0
  44c328:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c32c:	add	x0, x0, #0x688
  44c330:	bl	401cf0 <printf@plt>
  44c334:	b	44dd58 <ferror@plt+0x4bfd8>
  44c338:	ldr	w0, [sp, #444]
  44c33c:	sub	w19, w0, #0x50
  44c340:	ldr	w0, [sp, #444]
  44c344:	sub	w0, w0, #0x50
  44c348:	mov	w1, #0x1                   	// #1
  44c34c:	bl	464068 <ferror@plt+0x622e8>
  44c350:	mov	x2, x0
  44c354:	mov	w1, w19
  44c358:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c35c:	add	x0, x0, #0x698
  44c360:	bl	401cf0 <printf@plt>
  44c364:	b	44dd58 <ferror@plt+0x4bfd8>
  44c368:	ldr	x0, [sp, #72]
  44c36c:	add	x2, sp, #0xe0
  44c370:	add	x1, sp, #0xe4
  44c374:	mov	x4, x2
  44c378:	mov	x3, x1
  44c37c:	mov	w2, #0x1                   	// #1
  44c380:	ldr	x1, [sp, #448]
  44c384:	bl	449b20 <ferror@plt+0x47da0>
  44c388:	str	x0, [sp, #280]
  44c38c:	ldr	x1, [sp, #72]
  44c390:	ldr	w0, [sp, #228]
  44c394:	mov	w0, w0
  44c398:	add	x0, x1, x0
  44c39c:	str	x0, [sp, #72]
  44c3a0:	ldr	x0, [sp, #280]
  44c3a4:	str	x0, [sp, #576]
  44c3a8:	ldr	x1, [sp, #576]
  44c3ac:	ldr	x0, [sp, #280]
  44c3b0:	cmp	x1, x0
  44c3b4:	b.eq	44c3c4 <ferror@plt+0x4a644>  // b.none
  44c3b8:	ldr	w0, [sp, #224]
  44c3bc:	orr	w0, w0, #0x2
  44c3c0:	str	w0, [sp, #224]
  44c3c4:	ldr	w0, [sp, #224]
  44c3c8:	bl	449630 <ferror@plt+0x478b0>
  44c3cc:	ldr	w0, [sp, #444]
  44c3d0:	sub	w19, w0, #0x70
  44c3d4:	ldr	w0, [sp, #444]
  44c3d8:	sub	w0, w0, #0x70
  44c3dc:	mov	w1, #0x1                   	// #1
  44c3e0:	bl	464068 <ferror@plt+0x622e8>
  44c3e4:	mov	x20, x0
  44c3e8:	ldr	x0, [sp, #576]
  44c3ec:	mov	x1, x0
  44c3f0:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c3f4:	add	x0, x0, #0x480
  44c3f8:	bl	449984 <ferror@plt+0x47c04>
  44c3fc:	mov	x3, x0
  44c400:	mov	x2, x20
  44c404:	mov	w1, w19
  44c408:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c40c:	add	x0, x0, #0x6b0
  44c410:	bl	401cf0 <printf@plt>
  44c414:	b	44dd58 <ferror@plt+0x4bfd8>
  44c418:	ldr	x0, [sp, #72]
  44c41c:	add	x2, sp, #0xd8
  44c420:	add	x1, sp, #0xdc
  44c424:	mov	x4, x2
  44c428:	mov	x3, x1
  44c42c:	mov	w2, #0x0                   	// #0
  44c430:	ldr	x1, [sp, #448]
  44c434:	bl	449b20 <ferror@plt+0x47da0>
  44c438:	str	x0, [sp, #288]
  44c43c:	ldr	x1, [sp, #72]
  44c440:	ldr	w0, [sp, #220]
  44c444:	mov	w0, w0
  44c448:	add	x0, x1, x0
  44c44c:	str	x0, [sp, #72]
  44c450:	ldr	x0, [sp, #288]
  44c454:	str	x0, [sp, #584]
  44c458:	ldr	x1, [sp, #584]
  44c45c:	ldr	x0, [sp, #288]
  44c460:	cmp	x1, x0
  44c464:	b.eq	44c474 <ferror@plt+0x4a6f4>  // b.none
  44c468:	ldr	w0, [sp, #216]
  44c46c:	orr	w0, w0, #0x2
  44c470:	str	w0, [sp, #216]
  44c474:	ldr	w0, [sp, #216]
  44c478:	bl	449630 <ferror@plt+0x478b0>
  44c47c:	ldr	x1, [sp, #584]
  44c480:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44c484:	add	x0, x0, #0xd78
  44c488:	bl	449984 <ferror@plt+0x47c04>
  44c48c:	mov	x19, x0
  44c490:	ldr	x0, [sp, #584]
  44c494:	mov	w1, #0x1                   	// #1
  44c498:	bl	464068 <ferror@plt+0x622e8>
  44c49c:	mov	x2, x0
  44c4a0:	mov	x1, x19
  44c4a4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c4a8:	add	x0, x0, #0x6c8
  44c4ac:	bl	401cf0 <printf@plt>
  44c4b0:	b	44dd58 <ferror@plt+0x4bfd8>
  44c4b4:	mov	w0, #0x1                   	// #1
  44c4b8:	str	w0, [sp, #572]
  44c4bc:	ldr	x0, [sp, #72]
  44c4c0:	add	x2, sp, #0xd0
  44c4c4:	add	x1, sp, #0xd4
  44c4c8:	mov	x4, x2
  44c4cc:	mov	x3, x1
  44c4d0:	mov	w2, #0x1                   	// #1
  44c4d4:	ldr	x1, [sp, #448]
  44c4d8:	bl	449b20 <ferror@plt+0x47da0>
  44c4dc:	str	x0, [sp, #296]
  44c4e0:	ldr	x1, [sp, #72]
  44c4e4:	ldr	w0, [sp, #212]
  44c4e8:	mov	w0, w0
  44c4ec:	add	x0, x1, x0
  44c4f0:	str	x0, [sp, #72]
  44c4f4:	ldr	x0, [sp, #296]
  44c4f8:	str	x0, [sp, #576]
  44c4fc:	ldr	x1, [sp, #576]
  44c500:	ldr	x0, [sp, #296]
  44c504:	cmp	x1, x0
  44c508:	b.eq	44c518 <ferror@plt+0x4a798>  // b.none
  44c50c:	ldr	w0, [sp, #208]
  44c510:	orr	w0, w0, #0x2
  44c514:	str	w0, [sp, #208]
  44c518:	ldr	w0, [sp, #208]
  44c51c:	bl	449630 <ferror@plt+0x478b0>
  44c520:	ldr	x0, [sp, #576]
  44c524:	mov	x1, x0
  44c528:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c52c:	add	x0, x0, #0x480
  44c530:	bl	449984 <ferror@plt+0x47c04>
  44c534:	mov	x1, x0
  44c538:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c53c:	add	x0, x0, #0x6e0
  44c540:	bl	401cf0 <printf@plt>
  44c544:	b	44dd58 <ferror@plt+0x4bfd8>
  44c548:	ldr	x0, [sp, #72]
  44c54c:	add	x2, sp, #0xc8
  44c550:	add	x1, sp, #0xcc
  44c554:	mov	x4, x2
  44c558:	mov	x3, x1
  44c55c:	mov	w2, #0x0                   	// #0
  44c560:	ldr	x1, [sp, #448]
  44c564:	bl	449b20 <ferror@plt+0x47da0>
  44c568:	str	x0, [sp, #312]
  44c56c:	ldr	x1, [sp, #72]
  44c570:	ldr	w0, [sp, #204]
  44c574:	mov	w0, w0
  44c578:	add	x0, x1, x0
  44c57c:	str	x0, [sp, #72]
  44c580:	ldr	x0, [sp, #312]
  44c584:	str	x0, [sp, #584]
  44c588:	ldr	x1, [sp, #584]
  44c58c:	ldr	x0, [sp, #312]
  44c590:	cmp	x1, x0
  44c594:	b.eq	44c5a4 <ferror@plt+0x4a824>  // b.none
  44c598:	ldr	w0, [sp, #200]
  44c59c:	orr	w0, w0, #0x2
  44c5a0:	str	w0, [sp, #200]
  44c5a4:	ldr	w0, [sp, #200]
  44c5a8:	bl	449630 <ferror@plt+0x478b0>
  44c5ac:	ldr	x0, [sp, #72]
  44c5b0:	add	x2, sp, #0xc0
  44c5b4:	add	x1, sp, #0xc4
  44c5b8:	mov	x4, x2
  44c5bc:	mov	x3, x1
  44c5c0:	mov	w2, #0x1                   	// #1
  44c5c4:	ldr	x1, [sp, #448]
  44c5c8:	bl	449b20 <ferror@plt+0x47da0>
  44c5cc:	str	x0, [sp, #304]
  44c5d0:	ldr	x1, [sp, #72]
  44c5d4:	ldr	w0, [sp, #196]
  44c5d8:	mov	w0, w0
  44c5dc:	add	x0, x1, x0
  44c5e0:	str	x0, [sp, #72]
  44c5e4:	ldr	x0, [sp, #304]
  44c5e8:	str	x0, [sp, #576]
  44c5ec:	ldr	x1, [sp, #576]
  44c5f0:	ldr	x0, [sp, #304]
  44c5f4:	cmp	x1, x0
  44c5f8:	b.eq	44c608 <ferror@plt+0x4a888>  // b.none
  44c5fc:	ldr	w0, [sp, #192]
  44c600:	orr	w0, w0, #0x2
  44c604:	str	w0, [sp, #192]
  44c608:	ldr	w0, [sp, #192]
  44c60c:	bl	449630 <ferror@plt+0x478b0>
  44c610:	ldr	x1, [sp, #584]
  44c614:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44c618:	add	x0, x0, #0xd78
  44c61c:	bl	449984 <ferror@plt+0x47c04>
  44c620:	mov	x19, x0
  44c624:	ldr	x0, [sp, #584]
  44c628:	mov	w1, #0x1                   	// #1
  44c62c:	bl	464068 <ferror@plt+0x622e8>
  44c630:	mov	x20, x0
  44c634:	ldr	x0, [sp, #576]
  44c638:	mov	x1, x0
  44c63c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c640:	add	x0, x0, #0x480
  44c644:	bl	449984 <ferror@plt+0x47c04>
  44c648:	mov	x3, x0
  44c64c:	mov	x2, x20
  44c650:	mov	x1, x19
  44c654:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c658:	add	x0, x0, #0x6f0
  44c65c:	bl	401cf0 <printf@plt>
  44c660:	b	44dd58 <ferror@plt+0x4bfd8>
  44c664:	ldr	x0, [sp, #72]
  44c668:	add	x2, sp, #0xb8
  44c66c:	add	x1, sp, #0xbc
  44c670:	mov	x4, x2
  44c674:	mov	x3, x1
  44c678:	mov	w2, #0x0                   	// #0
  44c67c:	ldr	x1, [sp, #448]
  44c680:	bl	449b20 <ferror@plt+0x47da0>
  44c684:	str	x0, [sp, #320]
  44c688:	ldr	x1, [sp, #72]
  44c68c:	ldr	w0, [sp, #188]
  44c690:	mov	w0, w0
  44c694:	add	x0, x1, x0
  44c698:	str	x0, [sp, #72]
  44c69c:	ldr	x0, [sp, #320]
  44c6a0:	str	x0, [sp, #584]
  44c6a4:	ldr	x1, [sp, #584]
  44c6a8:	ldr	x0, [sp, #320]
  44c6ac:	cmp	x1, x0
  44c6b0:	b.eq	44c6c0 <ferror@plt+0x4a940>  // b.none
  44c6b4:	ldr	w0, [sp, #184]
  44c6b8:	orr	w0, w0, #0x2
  44c6bc:	str	w0, [sp, #184]
  44c6c0:	ldr	w0, [sp, #184]
  44c6c4:	bl	449630 <ferror@plt+0x478b0>
  44c6c8:	ldr	x1, [sp, #584]
  44c6cc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44c6d0:	add	x0, x0, #0xd78
  44c6d4:	bl	449984 <ferror@plt+0x47c04>
  44c6d8:	mov	x1, x0
  44c6dc:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c6e0:	add	x0, x0, #0x708
  44c6e4:	bl	401cf0 <printf@plt>
  44c6e8:	b	44dd58 <ferror@plt+0x4bfd8>
  44c6ec:	mov	w0, #0x1                   	// #1
  44c6f0:	str	w0, [sp, #512]
  44c6f4:	ldr	w0, [sp, #512]
  44c6f8:	cmp	w0, #0x8
  44c6fc:	b.ls	44c730 <ferror@plt+0x4a9b0>  // b.plast
  44c700:	ldr	w0, [sp, #512]
  44c704:	mov	x2, x0
  44c708:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44c70c:	add	x1, x0, #0xc78
  44c710:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44c714:	add	x0, x0, #0xcc8
  44c718:	bl	401920 <ngettext@plt>
  44c71c:	mov	w2, #0x8                   	// #8
  44c720:	ldr	w1, [sp, #512]
  44c724:	bl	46eed4 <error@@Base>
  44c728:	mov	w0, #0x8                   	// #8
  44c72c:	str	w0, [sp, #512]
  44c730:	ldr	x1, [sp, #72]
  44c734:	ldr	w0, [sp, #512]
  44c738:	add	x0, x1, x0
  44c73c:	ldr	x1, [sp, #448]
  44c740:	cmp	x1, x0
  44c744:	b.hi	44c770 <ferror@plt+0x4a9f0>  // b.pmore
  44c748:	ldr	x0, [sp, #72]
  44c74c:	ldr	x1, [sp, #448]
  44c750:	cmp	x1, x0
  44c754:	b.ls	44c76c <ferror@plt+0x4a9ec>  // b.plast
  44c758:	ldr	x0, [sp, #72]
  44c75c:	ldr	x1, [sp, #448]
  44c760:	sub	x0, x1, x0
  44c764:	str	w0, [sp, #512]
  44c768:	b	44c770 <ferror@plt+0x4a9f0>
  44c76c:	str	wzr, [sp, #512]
  44c770:	ldr	w0, [sp, #512]
  44c774:	cmp	w0, #0x0
  44c778:	b.eq	44c788 <ferror@plt+0x4aa08>  // b.none
  44c77c:	ldr	w0, [sp, #512]
  44c780:	cmp	w0, #0x8
  44c784:	b.ls	44c790 <ferror@plt+0x4aa10>  // b.plast
  44c788:	str	xzr, [sp, #584]
  44c78c:	b	44c7ac <ferror@plt+0x4aa2c>
  44c790:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44c794:	add	x0, x0, #0x580
  44c798:	ldr	x2, [x0]
  44c79c:	ldr	x0, [sp, #72]
  44c7a0:	ldr	w1, [sp, #512]
  44c7a4:	blr	x2
  44c7a8:	str	x0, [sp, #584]
  44c7ac:	ldr	x0, [sp, #72]
  44c7b0:	add	x0, x0, #0x1
  44c7b4:	str	x0, [sp, #72]
  44c7b8:	ldr	x0, [sp, #584]
  44c7bc:	mov	x1, x0
  44c7c0:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c7c4:	add	x0, x0, #0x718
  44c7c8:	bl	401cf0 <printf@plt>
  44c7cc:	b	44dd58 <ferror@plt+0x4bfd8>
  44c7d0:	mov	w0, #0x1                   	// #1
  44c7d4:	str	w0, [sp, #508]
  44c7d8:	ldr	w0, [sp, #508]
  44c7dc:	cmp	w0, #0x8
  44c7e0:	b.ls	44c814 <ferror@plt+0x4aa94>  // b.plast
  44c7e4:	ldr	w0, [sp, #508]
  44c7e8:	mov	x2, x0
  44c7ec:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44c7f0:	add	x1, x0, #0xc78
  44c7f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44c7f8:	add	x0, x0, #0xcc8
  44c7fc:	bl	401920 <ngettext@plt>
  44c800:	mov	w2, #0x8                   	// #8
  44c804:	ldr	w1, [sp, #508]
  44c808:	bl	46eed4 <error@@Base>
  44c80c:	mov	w0, #0x8                   	// #8
  44c810:	str	w0, [sp, #508]
  44c814:	ldr	x1, [sp, #72]
  44c818:	ldr	w0, [sp, #508]
  44c81c:	add	x0, x1, x0
  44c820:	ldr	x1, [sp, #448]
  44c824:	cmp	x1, x0
  44c828:	b.hi	44c854 <ferror@plt+0x4aad4>  // b.pmore
  44c82c:	ldr	x0, [sp, #72]
  44c830:	ldr	x1, [sp, #448]
  44c834:	cmp	x1, x0
  44c838:	b.ls	44c850 <ferror@plt+0x4aad0>  // b.plast
  44c83c:	ldr	x0, [sp, #72]
  44c840:	ldr	x1, [sp, #448]
  44c844:	sub	x0, x1, x0
  44c848:	str	w0, [sp, #508]
  44c84c:	b	44c854 <ferror@plt+0x4aad4>
  44c850:	str	wzr, [sp, #508]
  44c854:	ldr	w0, [sp, #508]
  44c858:	cmp	w0, #0x0
  44c85c:	b.eq	44c86c <ferror@plt+0x4aaec>  // b.none
  44c860:	ldr	w0, [sp, #508]
  44c864:	cmp	w0, #0x8
  44c868:	b.ls	44c874 <ferror@plt+0x4aaf4>  // b.plast
  44c86c:	str	xzr, [sp, #584]
  44c870:	b	44c890 <ferror@plt+0x4ab10>
  44c874:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44c878:	add	x0, x0, #0x580
  44c87c:	ldr	x2, [x0]
  44c880:	ldr	x0, [sp, #72]
  44c884:	ldr	w1, [sp, #508]
  44c888:	blr	x2
  44c88c:	str	x0, [sp, #584]
  44c890:	ldr	x0, [sp, #72]
  44c894:	add	x0, x0, #0x1
  44c898:	str	x0, [sp, #72]
  44c89c:	ldr	x0, [sp, #584]
  44c8a0:	mov	x1, x0
  44c8a4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c8a8:	add	x0, x0, #0x730
  44c8ac:	bl	401cf0 <printf@plt>
  44c8b0:	b	44dd58 <ferror@plt+0x4bfd8>
  44c8b4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c8b8:	add	x0, x0, #0x748
  44c8bc:	bl	401cf0 <printf@plt>
  44c8c0:	b	44dd58 <ferror@plt+0x4bfd8>
  44c8c4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c8c8:	add	x0, x0, #0x758
  44c8cc:	bl	401cf0 <printf@plt>
  44c8d0:	b	44dd58 <ferror@plt+0x4bfd8>
  44c8d4:	mov	w0, #0x2                   	// #2
  44c8d8:	str	w0, [sp, #504]
  44c8dc:	ldr	x1, [sp, #72]
  44c8e0:	ldr	w0, [sp, #504]
  44c8e4:	add	x0, x1, x0
  44c8e8:	ldr	x1, [sp, #448]
  44c8ec:	cmp	x1, x0
  44c8f0:	b.hi	44c91c <ferror@plt+0x4ab9c>  // b.pmore
  44c8f4:	ldr	x0, [sp, #72]
  44c8f8:	ldr	x1, [sp, #448]
  44c8fc:	cmp	x1, x0
  44c900:	b.ls	44c918 <ferror@plt+0x4ab98>  // b.plast
  44c904:	ldr	x0, [sp, #72]
  44c908:	ldr	x1, [sp, #448]
  44c90c:	sub	x0, x1, x0
  44c910:	str	w0, [sp, #504]
  44c914:	b	44c91c <ferror@plt+0x4ab9c>
  44c918:	str	wzr, [sp, #504]
  44c91c:	ldr	w0, [sp, #504]
  44c920:	cmp	w0, #0x0
  44c924:	b.eq	44c93c <ferror@plt+0x4abbc>  // b.none
  44c928:	ldr	x0, [sp, #72]
  44c92c:	ldr	w1, [sp, #504]
  44c930:	bl	46fba8 <warn@@Base+0xbd4>
  44c934:	str	x0, [sp, #576]
  44c938:	b	44c940 <ferror@plt+0x4abc0>
  44c93c:	str	xzr, [sp, #576]
  44c940:	ldr	x0, [sp, #72]
  44c944:	add	x0, x0, #0x2
  44c948:	str	x0, [sp, #72]
  44c94c:	ldr	x1, [sp, #576]
  44c950:	ldr	x0, [sp, #40]
  44c954:	add	x0, x1, x0
  44c958:	mov	x1, x0
  44c95c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44c960:	add	x0, x0, #0xd28
  44c964:	bl	449984 <ferror@plt+0x47c04>
  44c968:	mov	x1, x0
  44c96c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44c970:	add	x0, x0, #0x778
  44c974:	bl	401cf0 <printf@plt>
  44c978:	b	44dd58 <ferror@plt+0x4bfd8>
  44c97c:	mov	w0, #0x4                   	// #4
  44c980:	str	w0, [sp, #500]
  44c984:	ldr	x1, [sp, #72]
  44c988:	ldr	w0, [sp, #500]
  44c98c:	add	x0, x1, x0
  44c990:	ldr	x1, [sp, #448]
  44c994:	cmp	x1, x0
  44c998:	b.hi	44c9c4 <ferror@plt+0x4ac44>  // b.pmore
  44c99c:	ldr	x0, [sp, #72]
  44c9a0:	ldr	x1, [sp, #448]
  44c9a4:	cmp	x1, x0
  44c9a8:	b.ls	44c9c0 <ferror@plt+0x4ac40>  // b.plast
  44c9ac:	ldr	x0, [sp, #72]
  44c9b0:	ldr	x1, [sp, #448]
  44c9b4:	sub	x0, x1, x0
  44c9b8:	str	w0, [sp, #500]
  44c9bc:	b	44c9c4 <ferror@plt+0x4ac44>
  44c9c0:	str	wzr, [sp, #500]
  44c9c4:	ldr	w0, [sp, #500]
  44c9c8:	cmp	w0, #0x0
  44c9cc:	b.eq	44c9e4 <ferror@plt+0x4ac64>  // b.none
  44c9d0:	ldr	x0, [sp, #72]
  44c9d4:	ldr	w1, [sp, #500]
  44c9d8:	bl	46fba8 <warn@@Base+0xbd4>
  44c9dc:	str	x0, [sp, #576]
  44c9e0:	b	44c9e8 <ferror@plt+0x4ac68>
  44c9e4:	str	xzr, [sp, #576]
  44c9e8:	ldr	x0, [sp, #72]
  44c9ec:	add	x0, x0, #0x4
  44c9f0:	str	x0, [sp, #72]
  44c9f4:	ldr	x1, [sp, #576]
  44c9f8:	ldr	x0, [sp, #40]
  44c9fc:	add	x0, x1, x0
  44ca00:	mov	x1, x0
  44ca04:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44ca08:	add	x0, x0, #0xd28
  44ca0c:	bl	449984 <ferror@plt+0x47c04>
  44ca10:	mov	x1, x0
  44ca14:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ca18:	add	x0, x0, #0x790
  44ca1c:	bl	401cf0 <printf@plt>
  44ca20:	b	44dd58 <ferror@plt+0x4bfd8>
  44ca24:	ldr	w0, [sp, #60]
  44ca28:	cmn	w0, #0x1
  44ca2c:	b.ne	44ca48 <ferror@plt+0x4acc8>  // b.any
  44ca30:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ca34:	add	x0, x0, #0x7a8
  44ca38:	bl	401d40 <gettext@plt>
  44ca3c:	bl	401cf0 <printf@plt>
  44ca40:	ldr	w0, [sp, #572]
  44ca44:	b	44dd88 <ferror@plt+0x4c008>
  44ca48:	ldr	w0, [sp, #60]
  44ca4c:	cmp	w0, #0x2
  44ca50:	b.ne	44cb28 <ferror@plt+0x4ada8>  // b.any
  44ca54:	ldr	w0, [sp, #68]
  44ca58:	str	w0, [sp, #496]
  44ca5c:	ldr	w0, [sp, #496]
  44ca60:	cmp	w0, #0x8
  44ca64:	b.ls	44ca98 <ferror@plt+0x4ad18>  // b.plast
  44ca68:	ldr	w0, [sp, #496]
  44ca6c:	mov	x2, x0
  44ca70:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44ca74:	add	x1, x0, #0xc78
  44ca78:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44ca7c:	add	x0, x0, #0xcc8
  44ca80:	bl	401920 <ngettext@plt>
  44ca84:	mov	w2, #0x8                   	// #8
  44ca88:	ldr	w1, [sp, #496]
  44ca8c:	bl	46eed4 <error@@Base>
  44ca90:	mov	w0, #0x8                   	// #8
  44ca94:	str	w0, [sp, #496]
  44ca98:	ldr	x1, [sp, #72]
  44ca9c:	ldr	w0, [sp, #496]
  44caa0:	add	x0, x1, x0
  44caa4:	ldr	x1, [sp, #448]
  44caa8:	cmp	x1, x0
  44caac:	b.hi	44cad8 <ferror@plt+0x4ad58>  // b.pmore
  44cab0:	ldr	x0, [sp, #72]
  44cab4:	ldr	x1, [sp, #448]
  44cab8:	cmp	x1, x0
  44cabc:	b.ls	44cad4 <ferror@plt+0x4ad54>  // b.plast
  44cac0:	ldr	x0, [sp, #72]
  44cac4:	ldr	x1, [sp, #448]
  44cac8:	sub	x0, x1, x0
  44cacc:	str	w0, [sp, #496]
  44cad0:	b	44cad8 <ferror@plt+0x4ad58>
  44cad4:	str	wzr, [sp, #496]
  44cad8:	ldr	w0, [sp, #496]
  44cadc:	cmp	w0, #0x0
  44cae0:	b.eq	44caf0 <ferror@plt+0x4ad70>  // b.none
  44cae4:	ldr	w0, [sp, #496]
  44cae8:	cmp	w0, #0x8
  44caec:	b.ls	44caf8 <ferror@plt+0x4ad78>  // b.plast
  44caf0:	str	xzr, [sp, #584]
  44caf4:	b	44cb14 <ferror@plt+0x4ad94>
  44caf8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44cafc:	add	x0, x0, #0x580
  44cb00:	ldr	x2, [x0]
  44cb04:	ldr	x0, [sp, #72]
  44cb08:	ldr	w1, [sp, #496]
  44cb0c:	blr	x2
  44cb10:	str	x0, [sp, #584]
  44cb14:	ldr	x1, [sp, #72]
  44cb18:	ldr	w0, [sp, #68]
  44cb1c:	add	x0, x1, x0
  44cb20:	str	x0, [sp, #72]
  44cb24:	b	44cbf8 <ferror@plt+0x4ae78>
  44cb28:	ldr	w0, [sp, #64]
  44cb2c:	str	w0, [sp, #492]
  44cb30:	ldr	w0, [sp, #492]
  44cb34:	cmp	w0, #0x8
  44cb38:	b.ls	44cb6c <ferror@plt+0x4adec>  // b.plast
  44cb3c:	ldr	w0, [sp, #492]
  44cb40:	mov	x2, x0
  44cb44:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44cb48:	add	x1, x0, #0xc78
  44cb4c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44cb50:	add	x0, x0, #0xcc8
  44cb54:	bl	401920 <ngettext@plt>
  44cb58:	mov	w2, #0x8                   	// #8
  44cb5c:	ldr	w1, [sp, #492]
  44cb60:	bl	46eed4 <error@@Base>
  44cb64:	mov	w0, #0x8                   	// #8
  44cb68:	str	w0, [sp, #492]
  44cb6c:	ldr	x1, [sp, #72]
  44cb70:	ldr	w0, [sp, #492]
  44cb74:	add	x0, x1, x0
  44cb78:	ldr	x1, [sp, #448]
  44cb7c:	cmp	x1, x0
  44cb80:	b.hi	44cbac <ferror@plt+0x4ae2c>  // b.pmore
  44cb84:	ldr	x0, [sp, #72]
  44cb88:	ldr	x1, [sp, #448]
  44cb8c:	cmp	x1, x0
  44cb90:	b.ls	44cba8 <ferror@plt+0x4ae28>  // b.plast
  44cb94:	ldr	x0, [sp, #72]
  44cb98:	ldr	x1, [sp, #448]
  44cb9c:	sub	x0, x1, x0
  44cba0:	str	w0, [sp, #492]
  44cba4:	b	44cbac <ferror@plt+0x4ae2c>
  44cba8:	str	wzr, [sp, #492]
  44cbac:	ldr	w0, [sp, #492]
  44cbb0:	cmp	w0, #0x0
  44cbb4:	b.eq	44cbc4 <ferror@plt+0x4ae44>  // b.none
  44cbb8:	ldr	w0, [sp, #492]
  44cbbc:	cmp	w0, #0x8
  44cbc0:	b.ls	44cbcc <ferror@plt+0x4ae4c>  // b.plast
  44cbc4:	str	xzr, [sp, #584]
  44cbc8:	b	44cbe8 <ferror@plt+0x4ae68>
  44cbcc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44cbd0:	add	x0, x0, #0x580
  44cbd4:	ldr	x2, [x0]
  44cbd8:	ldr	x0, [sp, #72]
  44cbdc:	ldr	w1, [sp, #492]
  44cbe0:	blr	x2
  44cbe4:	str	x0, [sp, #584]
  44cbe8:	ldr	x1, [sp, #72]
  44cbec:	ldr	w0, [sp, #64]
  44cbf0:	add	x0, x1, x0
  44cbf4:	str	x0, [sp, #72]
  44cbf8:	ldr	x1, [sp, #584]
  44cbfc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44cc00:	add	x0, x0, #0xd28
  44cc04:	bl	449984 <ferror@plt+0x47c04>
  44cc08:	mov	x1, x0
  44cc0c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44cc10:	add	x0, x0, #0x7c8
  44cc14:	bl	401cf0 <printf@plt>
  44cc18:	b	44dd58 <ferror@plt+0x4bfd8>
  44cc1c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44cc20:	add	x0, x0, #0x7e0
  44cc24:	bl	401cf0 <printf@plt>
  44cc28:	b	44dd58 <ferror@plt+0x4bfd8>
  44cc2c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44cc30:	add	x0, x0, #0x7f8
  44cc34:	bl	401cf0 <printf@plt>
  44cc38:	b	44dd58 <ferror@plt+0x4bfd8>
  44cc3c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44cc40:	add	x0, x0, #0x810
  44cc44:	bl	401cf0 <printf@plt>
  44cc48:	ldr	x0, [sp, #72]
  44cc4c:	add	x2, sp, #0xb0
  44cc50:	add	x1, sp, #0xb4
  44cc54:	mov	x4, x2
  44cc58:	mov	x3, x1
  44cc5c:	mov	w2, #0x0                   	// #0
  44cc60:	ldr	x1, [sp, #448]
  44cc64:	bl	449b20 <ferror@plt+0x47da0>
  44cc68:	str	x0, [sp, #336]
  44cc6c:	ldr	x1, [sp, #72]
  44cc70:	ldr	w0, [sp, #180]
  44cc74:	mov	w0, w0
  44cc78:	add	x0, x1, x0
  44cc7c:	str	x0, [sp, #72]
  44cc80:	ldr	x0, [sp, #336]
  44cc84:	str	x0, [sp, #584]
  44cc88:	ldr	x1, [sp, #584]
  44cc8c:	ldr	x0, [sp, #336]
  44cc90:	cmp	x1, x0
  44cc94:	b.eq	44cca4 <ferror@plt+0x4af24>  // b.none
  44cc98:	ldr	w0, [sp, #176]
  44cc9c:	orr	w0, w0, #0x2
  44cca0:	str	w0, [sp, #176]
  44cca4:	ldr	w0, [sp, #176]
  44cca8:	bl	449630 <ferror@plt+0x478b0>
  44ccac:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ccb0:	add	x0, x0, #0x828
  44ccb4:	bl	401d40 <gettext@plt>
  44ccb8:	mov	x19, x0
  44ccbc:	ldr	x1, [sp, #584]
  44ccc0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44ccc4:	add	x0, x0, #0xd78
  44ccc8:	bl	449984 <ferror@plt+0x47c04>
  44cccc:	mov	x1, x0
  44ccd0:	mov	x0, x19
  44ccd4:	bl	401cf0 <printf@plt>
  44ccd8:	ldr	x0, [sp, #72]
  44ccdc:	add	x2, sp, #0xa8
  44cce0:	add	x1, sp, #0xac
  44cce4:	mov	x4, x2
  44cce8:	mov	x3, x1
  44ccec:	mov	w2, #0x0                   	// #0
  44ccf0:	ldr	x1, [sp, #448]
  44ccf4:	bl	449b20 <ferror@plt+0x47da0>
  44ccf8:	str	x0, [sp, #328]
  44ccfc:	ldr	x1, [sp, #72]
  44cd00:	ldr	w0, [sp, #172]
  44cd04:	mov	w0, w0
  44cd08:	add	x0, x1, x0
  44cd0c:	str	x0, [sp, #72]
  44cd10:	ldr	x0, [sp, #328]
  44cd14:	str	x0, [sp, #584]
  44cd18:	ldr	x1, [sp, #584]
  44cd1c:	ldr	x0, [sp, #328]
  44cd20:	cmp	x1, x0
  44cd24:	b.eq	44cd34 <ferror@plt+0x4afb4>  // b.none
  44cd28:	ldr	w0, [sp, #168]
  44cd2c:	orr	w0, w0, #0x2
  44cd30:	str	w0, [sp, #168]
  44cd34:	ldr	w0, [sp, #168]
  44cd38:	bl	449630 <ferror@plt+0x478b0>
  44cd3c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44cd40:	add	x0, x0, #0x838
  44cd44:	bl	401d40 <gettext@plt>
  44cd48:	mov	x19, x0
  44cd4c:	ldr	x1, [sp, #584]
  44cd50:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44cd54:	add	x0, x0, #0xd78
  44cd58:	bl	449984 <ferror@plt+0x47c04>
  44cd5c:	mov	x1, x0
  44cd60:	mov	x0, x19
  44cd64:	bl	401cf0 <printf@plt>
  44cd68:	b	44dd58 <ferror@plt+0x4bfd8>
  44cd6c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44cd70:	add	x0, x0, #0x848
  44cd74:	bl	401cf0 <printf@plt>
  44cd78:	b	44dd58 <ferror@plt+0x4bfd8>
  44cd7c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44cd80:	add	x0, x0, #0x860
  44cd84:	bl	401cf0 <printf@plt>
  44cd88:	ldr	x0, [sp, #72]
  44cd8c:	add	x2, sp, #0xa0
  44cd90:	add	x1, sp, #0xa4
  44cd94:	mov	x4, x2
  44cd98:	mov	x3, x1
  44cd9c:	mov	w2, #0x0                   	// #0
  44cda0:	ldr	x1, [sp, #448]
  44cda4:	bl	449b20 <ferror@plt+0x47da0>
  44cda8:	str	x0, [sp, #344]
  44cdac:	ldr	x1, [sp, #72]
  44cdb0:	ldr	w0, [sp, #164]
  44cdb4:	mov	w0, w0
  44cdb8:	add	x0, x1, x0
  44cdbc:	str	x0, [sp, #72]
  44cdc0:	ldr	x0, [sp, #344]
  44cdc4:	str	x0, [sp, #584]
  44cdc8:	ldr	x1, [sp, #584]
  44cdcc:	ldr	x0, [sp, #344]
  44cdd0:	cmp	x1, x0
  44cdd4:	b.eq	44cde4 <ferror@plt+0x4b064>  // b.none
  44cdd8:	ldr	w0, [sp, #160]
  44cddc:	orr	w0, w0, #0x2
  44cde0:	str	w0, [sp, #160]
  44cde4:	ldr	w0, [sp, #160]
  44cde8:	bl	449630 <ferror@plt+0x478b0>
  44cdec:	ldr	x0, [sp, #72]
  44cdf0:	mov	w3, #0x20                  	// #32
  44cdf4:	ldr	x2, [sp, #448]
  44cdf8:	ldr	x1, [sp, #584]
  44cdfc:	bl	44b468 <ferror@plt+0x496e8>
  44ce00:	str	x0, [sp, #72]
  44ce04:	b	44dd58 <ferror@plt+0x4bfd8>
  44ce08:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ce0c:	add	x0, x0, #0x878
  44ce10:	bl	401d40 <gettext@plt>
  44ce14:	bl	401cf0 <printf@plt>
  44ce18:	b	44dd58 <ferror@plt+0x4bfd8>
  44ce1c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ce20:	add	x0, x0, #0x8a8
  44ce24:	bl	401cf0 <printf@plt>
  44ce28:	b	44dd58 <ferror@plt+0x4bfd8>
  44ce2c:	str	wzr, [sp, #488]
  44ce30:	ldr	x0, [sp, #72]
  44ce34:	ldr	x1, [sp, #448]
  44ce38:	cmp	x1, x0
  44ce3c:	b.ls	44ce54 <ferror@plt+0x4b0d4>  // b.plast
  44ce40:	ldr	x0, [sp, #72]
  44ce44:	add	x1, x0, #0x1
  44ce48:	str	x1, [sp, #72]
  44ce4c:	ldrb	w0, [x0]
  44ce50:	str	w0, [sp, #488]
  44ce54:	add	x0, sp, #0x48
  44ce58:	ldr	x3, [sp, #448]
  44ce5c:	ldr	x2, [sp, #32]
  44ce60:	ldr	w1, [sp, #488]
  44ce64:	bl	4496e8 <ferror@plt+0x47968>
  44ce68:	str	x0, [sp, #416]
  44ce6c:	ldr	w1, [sp, #488]
  44ce70:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ce74:	add	x0, x0, #0x8c0
  44ce78:	bl	401cf0 <printf@plt>
  44ce7c:	ldr	w1, [sp, #68]
  44ce80:	ldr	x0, [sp, #416]
  44ce84:	bl	4499ac <ferror@plt+0x47c2c>
  44ce88:	b	44dd58 <ferror@plt+0x4bfd8>
  44ce8c:	ldr	w0, [sp, #60]
  44ce90:	cmn	w0, #0x1
  44ce94:	b.ne	44cedc <ferror@plt+0x4b15c>  // b.any
  44ce98:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ce9c:	add	x0, x0, #0x8e8
  44cea0:	bl	401d40 <gettext@plt>
  44cea4:	mov	x2, x0
  44cea8:	ldr	w0, [sp, #444]
  44ceac:	cmp	w0, #0xa0
  44ceb0:	b.ne	44cec0 <ferror@plt+0x4b140>  // b.any
  44ceb4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44ceb8:	add	x0, x0, #0x900
  44cebc:	b	44cec8 <ferror@plt+0x4b148>
  44cec0:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44cec4:	add	x0, x0, #0x918
  44cec8:	mov	x1, x0
  44cecc:	mov	x0, x2
  44ced0:	bl	401cf0 <printf@plt>
  44ced4:	ldr	w0, [sp, #572]
  44ced8:	b	44dd88 <ferror@plt+0x4c008>
  44cedc:	ldr	w0, [sp, #60]
  44cee0:	cmp	w0, #0x2
  44cee4:	b.ne	44cfbc <ferror@plt+0x4b23c>  // b.any
  44cee8:	ldr	w0, [sp, #68]
  44ceec:	str	w0, [sp, #484]
  44cef0:	ldr	w0, [sp, #484]
  44cef4:	cmp	w0, #0x8
  44cef8:	b.ls	44cf2c <ferror@plt+0x4b1ac>  // b.plast
  44cefc:	ldr	w0, [sp, #484]
  44cf00:	mov	x2, x0
  44cf04:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44cf08:	add	x1, x0, #0xc78
  44cf0c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44cf10:	add	x0, x0, #0xcc8
  44cf14:	bl	401920 <ngettext@plt>
  44cf18:	mov	w2, #0x8                   	// #8
  44cf1c:	ldr	w1, [sp, #484]
  44cf20:	bl	46eed4 <error@@Base>
  44cf24:	mov	w0, #0x8                   	// #8
  44cf28:	str	w0, [sp, #484]
  44cf2c:	ldr	x1, [sp, #72]
  44cf30:	ldr	w0, [sp, #484]
  44cf34:	add	x0, x1, x0
  44cf38:	ldr	x1, [sp, #448]
  44cf3c:	cmp	x1, x0
  44cf40:	b.hi	44cf6c <ferror@plt+0x4b1ec>  // b.pmore
  44cf44:	ldr	x0, [sp, #72]
  44cf48:	ldr	x1, [sp, #448]
  44cf4c:	cmp	x1, x0
  44cf50:	b.ls	44cf68 <ferror@plt+0x4b1e8>  // b.plast
  44cf54:	ldr	x0, [sp, #72]
  44cf58:	ldr	x1, [sp, #448]
  44cf5c:	sub	x0, x1, x0
  44cf60:	str	w0, [sp, #484]
  44cf64:	b	44cf6c <ferror@plt+0x4b1ec>
  44cf68:	str	wzr, [sp, #484]
  44cf6c:	ldr	w0, [sp, #484]
  44cf70:	cmp	w0, #0x0
  44cf74:	b.eq	44cf84 <ferror@plt+0x4b204>  // b.none
  44cf78:	ldr	w0, [sp, #484]
  44cf7c:	cmp	w0, #0x8
  44cf80:	b.ls	44cf8c <ferror@plt+0x4b20c>  // b.plast
  44cf84:	str	xzr, [sp, #584]
  44cf88:	b	44cfa8 <ferror@plt+0x4b228>
  44cf8c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44cf90:	add	x0, x0, #0x580
  44cf94:	ldr	x2, [x0]
  44cf98:	ldr	x0, [sp, #72]
  44cf9c:	ldr	w1, [sp, #484]
  44cfa0:	blr	x2
  44cfa4:	str	x0, [sp, #584]
  44cfa8:	ldr	x1, [sp, #72]
  44cfac:	ldr	w0, [sp, #68]
  44cfb0:	add	x0, x1, x0
  44cfb4:	str	x0, [sp, #72]
  44cfb8:	b	44d08c <ferror@plt+0x4b30c>
  44cfbc:	ldr	w0, [sp, #64]
  44cfc0:	str	w0, [sp, #480]
  44cfc4:	ldr	w0, [sp, #480]
  44cfc8:	cmp	w0, #0x8
  44cfcc:	b.ls	44d000 <ferror@plt+0x4b280>  // b.plast
  44cfd0:	ldr	w0, [sp, #480]
  44cfd4:	mov	x2, x0
  44cfd8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44cfdc:	add	x1, x0, #0xc78
  44cfe0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44cfe4:	add	x0, x0, #0xcc8
  44cfe8:	bl	401920 <ngettext@plt>
  44cfec:	mov	w2, #0x8                   	// #8
  44cff0:	ldr	w1, [sp, #480]
  44cff4:	bl	46eed4 <error@@Base>
  44cff8:	mov	w0, #0x8                   	// #8
  44cffc:	str	w0, [sp, #480]
  44d000:	ldr	x1, [sp, #72]
  44d004:	ldr	w0, [sp, #480]
  44d008:	add	x0, x1, x0
  44d00c:	ldr	x1, [sp, #448]
  44d010:	cmp	x1, x0
  44d014:	b.hi	44d040 <ferror@plt+0x4b2c0>  // b.pmore
  44d018:	ldr	x0, [sp, #72]
  44d01c:	ldr	x1, [sp, #448]
  44d020:	cmp	x1, x0
  44d024:	b.ls	44d03c <ferror@plt+0x4b2bc>  // b.plast
  44d028:	ldr	x0, [sp, #72]
  44d02c:	ldr	x1, [sp, #448]
  44d030:	sub	x0, x1, x0
  44d034:	str	w0, [sp, #480]
  44d038:	b	44d040 <ferror@plt+0x4b2c0>
  44d03c:	str	wzr, [sp, #480]
  44d040:	ldr	w0, [sp, #480]
  44d044:	cmp	w0, #0x0
  44d048:	b.eq	44d058 <ferror@plt+0x4b2d8>  // b.none
  44d04c:	ldr	w0, [sp, #480]
  44d050:	cmp	w0, #0x8
  44d054:	b.ls	44d060 <ferror@plt+0x4b2e0>  // b.plast
  44d058:	str	xzr, [sp, #584]
  44d05c:	b	44d07c <ferror@plt+0x4b2fc>
  44d060:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44d064:	add	x0, x0, #0x580
  44d068:	ldr	x2, [x0]
  44d06c:	ldr	x0, [sp, #72]
  44d070:	ldr	w1, [sp, #480]
  44d074:	blr	x2
  44d078:	str	x0, [sp, #584]
  44d07c:	ldr	x1, [sp, #72]
  44d080:	ldr	w0, [sp, #64]
  44d084:	add	x0, x1, x0
  44d088:	str	x0, [sp, #72]
  44d08c:	ldr	x0, [sp, #72]
  44d090:	add	x2, sp, #0x98
  44d094:	add	x1, sp, #0x9c
  44d098:	mov	x4, x2
  44d09c:	mov	x3, x1
  44d0a0:	mov	w2, #0x1                   	// #1
  44d0a4:	ldr	x1, [sp, #448]
  44d0a8:	bl	449b20 <ferror@plt+0x47da0>
  44d0ac:	str	x0, [sp, #352]
  44d0b0:	ldr	x1, [sp, #72]
  44d0b4:	ldr	w0, [sp, #156]
  44d0b8:	mov	w0, w0
  44d0bc:	add	x0, x1, x0
  44d0c0:	str	x0, [sp, #72]
  44d0c4:	ldr	x0, [sp, #352]
  44d0c8:	str	x0, [sp, #576]
  44d0cc:	ldr	x1, [sp, #576]
  44d0d0:	ldr	x0, [sp, #352]
  44d0d4:	cmp	x1, x0
  44d0d8:	b.eq	44d0e8 <ferror@plt+0x4b368>  // b.none
  44d0dc:	ldr	w0, [sp, #152]
  44d0e0:	orr	w0, w0, #0x2
  44d0e4:	str	w0, [sp, #152]
  44d0e8:	ldr	w0, [sp, #152]
  44d0ec:	bl	449630 <ferror@plt+0x478b0>
  44d0f0:	ldr	w0, [sp, #444]
  44d0f4:	cmp	w0, #0xa0
  44d0f8:	b.ne	44d108 <ferror@plt+0x4b388>  // b.any
  44d0fc:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d100:	add	x19, x0, #0x900
  44d104:	b	44d110 <ferror@plt+0x4b390>
  44d108:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d10c:	add	x19, x0, #0x918
  44d110:	ldr	x1, [sp, #584]
  44d114:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d118:	add	x0, x0, #0xd28
  44d11c:	bl	449984 <ferror@plt+0x47c04>
  44d120:	mov	x20, x0
  44d124:	ldr	x0, [sp, #576]
  44d128:	mov	x1, x0
  44d12c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d130:	add	x0, x0, #0x480
  44d134:	bl	449984 <ferror@plt+0x47c04>
  44d138:	mov	x3, x0
  44d13c:	mov	x2, x20
  44d140:	mov	x1, x19
  44d144:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d148:	add	x0, x0, #0x938
  44d14c:	bl	401cf0 <printf@plt>
  44d150:	b	44dd58 <ferror@plt+0x4bfd8>
  44d154:	ldr	x0, [sp, #72]
  44d158:	add	x2, sp, #0x90
  44d15c:	add	x1, sp, #0x94
  44d160:	mov	x4, x2
  44d164:	mov	x3, x1
  44d168:	mov	w2, #0x0                   	// #0
  44d16c:	ldr	x1, [sp, #448]
  44d170:	bl	449b20 <ferror@plt+0x47da0>
  44d174:	str	x0, [sp, #360]
  44d178:	ldr	x1, [sp, #72]
  44d17c:	ldr	w0, [sp, #148]
  44d180:	mov	w0, w0
  44d184:	add	x0, x1, x0
  44d188:	str	x0, [sp, #72]
  44d18c:	ldr	x0, [sp, #360]
  44d190:	str	x0, [sp, #584]
  44d194:	ldr	x1, [sp, #584]
  44d198:	ldr	x0, [sp, #360]
  44d19c:	cmp	x1, x0
  44d1a0:	b.eq	44d1b0 <ferror@plt+0x4b430>  // b.none
  44d1a4:	ldr	w0, [sp, #144]
  44d1a8:	orr	w0, w0, #0x2
  44d1ac:	str	w0, [sp, #144]
  44d1b0:	ldr	w0, [sp, #144]
  44d1b4:	bl	449630 <ferror@plt+0x478b0>
  44d1b8:	ldr	x0, [sp, #72]
  44d1bc:	ldr	x1, [sp, #448]
  44d1c0:	sub	x0, x1, x0
  44d1c4:	mov	x1, x0
  44d1c8:	ldr	x0, [sp, #584]
  44d1cc:	cmp	x0, x1
  44d1d0:	b.ls	44d1e4 <ferror@plt+0x4b464>  // b.plast
  44d1d4:	ldr	x0, [sp, #72]
  44d1d8:	ldr	x1, [sp, #448]
  44d1dc:	sub	x0, x1, x0
  44d1e0:	str	x0, [sp, #584]
  44d1e4:	ldr	w0, [sp, #444]
  44d1e8:	cmp	w0, #0xa3
  44d1ec:	b.ne	44d1fc <ferror@plt+0x4b47c>  // b.any
  44d1f0:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d1f4:	add	x0, x0, #0x948
  44d1f8:	b	44d204 <ferror@plt+0x4b484>
  44d1fc:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d200:	add	x0, x0, #0x960
  44d204:	mov	x1, x0
  44d208:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d20c:	add	x0, x0, #0x978
  44d210:	bl	401cf0 <printf@plt>
  44d214:	ldr	x0, [sp, #72]
  44d218:	ldr	x6, [sp, #32]
  44d21c:	ldr	x5, [sp, #40]
  44d220:	ldr	x4, [sp, #584]
  44d224:	ldr	w3, [sp, #60]
  44d228:	ldr	w2, [sp, #64]
  44d22c:	ldr	w1, [sp, #68]
  44d230:	bl	44b550 <ferror@plt+0x497d0>
  44d234:	cmp	w0, #0x0
  44d238:	b.eq	44d244 <ferror@plt+0x4b4c4>  // b.none
  44d23c:	mov	w0, #0x1                   	// #1
  44d240:	str	w0, [sp, #572]
  44d244:	mov	w0, #0x29                  	// #41
  44d248:	bl	401d20 <putchar@plt>
  44d24c:	ldr	x1, [sp, #72]
  44d250:	ldr	x0, [sp, #584]
  44d254:	add	x0, x1, x0
  44d258:	str	x0, [sp, #72]
  44d25c:	ldr	x0, [sp, #72]
  44d260:	ldr	x1, [sp, #448]
  44d264:	cmp	x1, x0
  44d268:	b.cs	44dd54 <ferror@plt+0x4bfd4>  // b.hs, b.nlast
  44d26c:	ldr	x0, [sp, #448]
  44d270:	str	x0, [sp, #72]
  44d274:	b	44dd54 <ferror@plt+0x4bfd4>
  44d278:	ldr	x0, [sp, #72]
  44d27c:	add	x2, sp, #0x88
  44d280:	add	x1, sp, #0x8c
  44d284:	mov	x4, x2
  44d288:	mov	x3, x1
  44d28c:	mov	w2, #0x0                   	// #0
  44d290:	ldr	x1, [sp, #448]
  44d294:	bl	449b20 <ferror@plt+0x47da0>
  44d298:	str	x0, [sp, #368]
  44d29c:	ldr	x1, [sp, #72]
  44d2a0:	ldr	w0, [sp, #140]
  44d2a4:	mov	w0, w0
  44d2a8:	add	x0, x1, x0
  44d2ac:	str	x0, [sp, #72]
  44d2b0:	ldr	x0, [sp, #368]
  44d2b4:	str	x0, [sp, #584]
  44d2b8:	ldr	x1, [sp, #584]
  44d2bc:	ldr	x0, [sp, #368]
  44d2c0:	cmp	x1, x0
  44d2c4:	b.eq	44d2d4 <ferror@plt+0x4b554>  // b.none
  44d2c8:	ldr	w0, [sp, #136]
  44d2cc:	orr	w0, w0, #0x2
  44d2d0:	str	w0, [sp, #136]
  44d2d4:	ldr	w0, [sp, #136]
  44d2d8:	bl	449630 <ferror@plt+0x478b0>
  44d2dc:	ldr	w0, [sp, #444]
  44d2e0:	cmp	w0, #0xa4
  44d2e4:	b.ne	44d2f4 <ferror@plt+0x4b574>  // b.any
  44d2e8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d2ec:	add	x19, x0, #0x980
  44d2f0:	b	44d2fc <ferror@plt+0x4b57c>
  44d2f4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d2f8:	add	x19, x0, #0x998
  44d2fc:	ldr	x1, [sp, #40]
  44d300:	ldr	x0, [sp, #584]
  44d304:	add	x0, x1, x0
  44d308:	mov	x1, x0
  44d30c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d310:	add	x0, x0, #0xd28
  44d314:	bl	449984 <ferror@plt+0x47c04>
  44d318:	mov	x2, x0
  44d31c:	mov	x1, x19
  44d320:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d324:	add	x0, x0, #0x9b0
  44d328:	bl	401cf0 <printf@plt>
  44d32c:	mov	w0, #0x1                   	// #1
  44d330:	str	w0, [sp, #476]
  44d334:	ldr	w0, [sp, #476]
  44d338:	cmp	w0, #0x8
  44d33c:	b.ls	44d370 <ferror@plt+0x4b5f0>  // b.plast
  44d340:	ldr	w0, [sp, #476]
  44d344:	mov	x2, x0
  44d348:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d34c:	add	x1, x0, #0xc78
  44d350:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d354:	add	x0, x0, #0xcc8
  44d358:	bl	401920 <ngettext@plt>
  44d35c:	mov	w2, #0x8                   	// #8
  44d360:	ldr	w1, [sp, #476]
  44d364:	bl	46eed4 <error@@Base>
  44d368:	mov	w0, #0x8                   	// #8
  44d36c:	str	w0, [sp, #476]
  44d370:	ldr	x1, [sp, #72]
  44d374:	ldr	w0, [sp, #476]
  44d378:	add	x0, x1, x0
  44d37c:	ldr	x1, [sp, #448]
  44d380:	cmp	x1, x0
  44d384:	b.hi	44d3b0 <ferror@plt+0x4b630>  // b.pmore
  44d388:	ldr	x0, [sp, #72]
  44d38c:	ldr	x1, [sp, #448]
  44d390:	cmp	x1, x0
  44d394:	b.ls	44d3ac <ferror@plt+0x4b62c>  // b.plast
  44d398:	ldr	x0, [sp, #72]
  44d39c:	ldr	x1, [sp, #448]
  44d3a0:	sub	x0, x1, x0
  44d3a4:	str	w0, [sp, #476]
  44d3a8:	b	44d3b0 <ferror@plt+0x4b630>
  44d3ac:	str	wzr, [sp, #476]
  44d3b0:	ldr	w0, [sp, #476]
  44d3b4:	cmp	w0, #0x0
  44d3b8:	b.eq	44d3c8 <ferror@plt+0x4b648>  // b.none
  44d3bc:	ldr	w0, [sp, #476]
  44d3c0:	cmp	w0, #0x8
  44d3c4:	b.ls	44d3d0 <ferror@plt+0x4b650>  // b.plast
  44d3c8:	str	xzr, [sp, #584]
  44d3cc:	b	44d3ec <ferror@plt+0x4b66c>
  44d3d0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44d3d4:	add	x0, x0, #0x580
  44d3d8:	ldr	x2, [x0]
  44d3dc:	ldr	x0, [sp, #72]
  44d3e0:	ldr	w1, [sp, #476]
  44d3e4:	blr	x2
  44d3e8:	str	x0, [sp, #584]
  44d3ec:	ldr	x0, [sp, #72]
  44d3f0:	add	x0, x0, #0x1
  44d3f4:	str	x0, [sp, #72]
  44d3f8:	ldr	x0, [sp, #72]
  44d3fc:	mov	w3, #0x20                  	// #32
  44d400:	ldr	x2, [sp, #448]
  44d404:	ldr	x1, [sp, #584]
  44d408:	bl	44b468 <ferror@plt+0x496e8>
  44d40c:	str	x0, [sp, #72]
  44d410:	b	44dd58 <ferror@plt+0x4bfd8>
  44d414:	ldr	x0, [sp, #72]
  44d418:	add	x2, sp, #0x80
  44d41c:	add	x1, sp, #0x84
  44d420:	mov	x4, x2
  44d424:	mov	x3, x1
  44d428:	mov	w2, #0x0                   	// #0
  44d42c:	ldr	x1, [sp, #448]
  44d430:	bl	449b20 <ferror@plt+0x47da0>
  44d434:	str	x0, [sp, #384]
  44d438:	ldr	x1, [sp, #72]
  44d43c:	ldr	w0, [sp, #132]
  44d440:	mov	w0, w0
  44d444:	add	x0, x1, x0
  44d448:	str	x0, [sp, #72]
  44d44c:	ldr	x0, [sp, #384]
  44d450:	str	x0, [sp, #584]
  44d454:	ldr	x1, [sp, #584]
  44d458:	ldr	x0, [sp, #384]
  44d45c:	cmp	x1, x0
  44d460:	b.eq	44d470 <ferror@plt+0x4b6f0>  // b.none
  44d464:	ldr	w0, [sp, #128]
  44d468:	orr	w0, w0, #0x2
  44d46c:	str	w0, [sp, #128]
  44d470:	ldr	w0, [sp, #128]
  44d474:	bl	449630 <ferror@plt+0x478b0>
  44d478:	ldr	w0, [sp, #444]
  44d47c:	cmp	w0, #0xa5
  44d480:	b.ne	44d490 <ferror@plt+0x4b710>  // b.any
  44d484:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d488:	add	x19, x0, #0x9c0
  44d48c:	b	44d498 <ferror@plt+0x4b718>
  44d490:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d494:	add	x19, x0, #0x9d8
  44d498:	ldr	x1, [sp, #584]
  44d49c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d4a0:	add	x0, x0, #0xd78
  44d4a4:	bl	449984 <ferror@plt+0x47c04>
  44d4a8:	mov	x20, x0
  44d4ac:	ldr	x0, [sp, #584]
  44d4b0:	mov	w1, #0x1                   	// #1
  44d4b4:	bl	464068 <ferror@plt+0x622e8>
  44d4b8:	mov	x3, x0
  44d4bc:	mov	x2, x20
  44d4c0:	mov	x1, x19
  44d4c4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d4c8:	add	x0, x0, #0x9f0
  44d4cc:	bl	401cf0 <printf@plt>
  44d4d0:	ldr	x0, [sp, #72]
  44d4d4:	add	x2, sp, #0x78
  44d4d8:	add	x1, sp, #0x7c
  44d4dc:	mov	x4, x2
  44d4e0:	mov	x3, x1
  44d4e4:	mov	w2, #0x0                   	// #0
  44d4e8:	ldr	x1, [sp, #448]
  44d4ec:	bl	449b20 <ferror@plt+0x47da0>
  44d4f0:	str	x0, [sp, #376]
  44d4f4:	ldr	x1, [sp, #72]
  44d4f8:	ldr	w0, [sp, #124]
  44d4fc:	mov	w0, w0
  44d500:	add	x0, x1, x0
  44d504:	str	x0, [sp, #72]
  44d508:	ldr	x0, [sp, #376]
  44d50c:	str	x0, [sp, #584]
  44d510:	ldr	x1, [sp, #584]
  44d514:	ldr	x0, [sp, #376]
  44d518:	cmp	x1, x0
  44d51c:	b.eq	44d52c <ferror@plt+0x4b7ac>  // b.none
  44d520:	ldr	w0, [sp, #120]
  44d524:	orr	w0, w0, #0x2
  44d528:	str	w0, [sp, #120]
  44d52c:	ldr	w0, [sp, #120]
  44d530:	bl	449630 <ferror@plt+0x478b0>
  44d534:	ldr	x1, [sp, #40]
  44d538:	ldr	x0, [sp, #584]
  44d53c:	add	x0, x1, x0
  44d540:	mov	x1, x0
  44d544:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d548:	add	x0, x0, #0xd28
  44d54c:	bl	449984 <ferror@plt+0x47c04>
  44d550:	mov	x1, x0
  44d554:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d558:	add	x0, x0, #0xa00
  44d55c:	bl	401cf0 <printf@plt>
  44d560:	b	44dd58 <ferror@plt+0x4bfd8>
  44d564:	mov	w0, #0x1                   	// #1
  44d568:	str	w0, [sp, #472]
  44d56c:	ldr	w0, [sp, #472]
  44d570:	cmp	w0, #0x8
  44d574:	b.ls	44d5a8 <ferror@plt+0x4b828>  // b.plast
  44d578:	ldr	w0, [sp, #472]
  44d57c:	mov	x2, x0
  44d580:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d584:	add	x1, x0, #0xc78
  44d588:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d58c:	add	x0, x0, #0xcc8
  44d590:	bl	401920 <ngettext@plt>
  44d594:	mov	w2, #0x8                   	// #8
  44d598:	ldr	w1, [sp, #472]
  44d59c:	bl	46eed4 <error@@Base>
  44d5a0:	mov	w0, #0x8                   	// #8
  44d5a4:	str	w0, [sp, #472]
  44d5a8:	ldr	x1, [sp, #72]
  44d5ac:	ldr	w0, [sp, #472]
  44d5b0:	add	x0, x1, x0
  44d5b4:	ldr	x1, [sp, #448]
  44d5b8:	cmp	x1, x0
  44d5bc:	b.hi	44d5e8 <ferror@plt+0x4b868>  // b.pmore
  44d5c0:	ldr	x0, [sp, #72]
  44d5c4:	ldr	x1, [sp, #448]
  44d5c8:	cmp	x1, x0
  44d5cc:	b.ls	44d5e4 <ferror@plt+0x4b864>  // b.plast
  44d5d0:	ldr	x0, [sp, #72]
  44d5d4:	ldr	x1, [sp, #448]
  44d5d8:	sub	x0, x1, x0
  44d5dc:	str	w0, [sp, #472]
  44d5e0:	b	44d5e8 <ferror@plt+0x4b868>
  44d5e4:	str	wzr, [sp, #472]
  44d5e8:	ldr	w0, [sp, #472]
  44d5ec:	cmp	w0, #0x0
  44d5f0:	b.eq	44d600 <ferror@plt+0x4b880>  // b.none
  44d5f4:	ldr	w0, [sp, #472]
  44d5f8:	cmp	w0, #0x8
  44d5fc:	b.ls	44d608 <ferror@plt+0x4b888>  // b.plast
  44d600:	str	xzr, [sp, #584]
  44d604:	b	44d624 <ferror@plt+0x4b8a4>
  44d608:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44d60c:	add	x0, x0, #0x580
  44d610:	ldr	x2, [x0]
  44d614:	ldr	x0, [sp, #72]
  44d618:	ldr	w1, [sp, #472]
  44d61c:	blr	x2
  44d620:	str	x0, [sp, #584]
  44d624:	ldr	x0, [sp, #72]
  44d628:	add	x0, x0, #0x1
  44d62c:	str	x0, [sp, #72]
  44d630:	ldr	w0, [sp, #444]
  44d634:	cmp	w0, #0xa6
  44d638:	b.ne	44d648 <ferror@plt+0x4b8c8>  // b.any
  44d63c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d640:	add	x0, x0, #0xa08
  44d644:	b	44d650 <ferror@plt+0x4b8d0>
  44d648:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d64c:	add	x0, x0, #0xa20
  44d650:	ldr	x1, [sp, #584]
  44d654:	mov	x2, x1
  44d658:	mov	x1, x0
  44d65c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d660:	add	x0, x0, #0xa38
  44d664:	bl	401cf0 <printf@plt>
  44d668:	ldr	x0, [sp, #72]
  44d66c:	add	x2, sp, #0x70
  44d670:	add	x1, sp, #0x74
  44d674:	mov	x4, x2
  44d678:	mov	x3, x1
  44d67c:	mov	w2, #0x0                   	// #0
  44d680:	ldr	x1, [sp, #448]
  44d684:	bl	449b20 <ferror@plt+0x47da0>
  44d688:	str	x0, [sp, #392]
  44d68c:	ldr	x1, [sp, #72]
  44d690:	ldr	w0, [sp, #116]
  44d694:	mov	w0, w0
  44d698:	add	x0, x1, x0
  44d69c:	str	x0, [sp, #72]
  44d6a0:	ldr	x0, [sp, #392]
  44d6a4:	str	x0, [sp, #584]
  44d6a8:	ldr	x1, [sp, #584]
  44d6ac:	ldr	x0, [sp, #392]
  44d6b0:	cmp	x1, x0
  44d6b4:	b.eq	44d6c4 <ferror@plt+0x4b944>  // b.none
  44d6b8:	ldr	w0, [sp, #112]
  44d6bc:	orr	w0, w0, #0x2
  44d6c0:	str	w0, [sp, #112]
  44d6c4:	ldr	w0, [sp, #112]
  44d6c8:	bl	449630 <ferror@plt+0x478b0>
  44d6cc:	ldr	x1, [sp, #40]
  44d6d0:	ldr	x0, [sp, #584]
  44d6d4:	add	x0, x1, x0
  44d6d8:	mov	x1, x0
  44d6dc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d6e0:	add	x0, x0, #0xd28
  44d6e4:	bl	449984 <ferror@plt+0x47c04>
  44d6e8:	mov	x1, x0
  44d6ec:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d6f0:	add	x0, x0, #0xa00
  44d6f4:	bl	401cf0 <printf@plt>
  44d6f8:	b	44dd58 <ferror@plt+0x4bfd8>
  44d6fc:	ldr	x0, [sp, #72]
  44d700:	add	x2, sp, #0x68
  44d704:	add	x1, sp, #0x6c
  44d708:	mov	x4, x2
  44d70c:	mov	x3, x1
  44d710:	mov	w2, #0x0                   	// #0
  44d714:	ldr	x1, [sp, #448]
  44d718:	bl	449b20 <ferror@plt+0x47da0>
  44d71c:	str	x0, [sp, #400]
  44d720:	ldr	x1, [sp, #72]
  44d724:	ldr	w0, [sp, #108]
  44d728:	mov	w0, w0
  44d72c:	add	x0, x1, x0
  44d730:	str	x0, [sp, #72]
  44d734:	ldr	x0, [sp, #400]
  44d738:	str	x0, [sp, #584]
  44d73c:	ldr	x1, [sp, #584]
  44d740:	ldr	x0, [sp, #400]
  44d744:	cmp	x1, x0
  44d748:	b.eq	44d758 <ferror@plt+0x4b9d8>  // b.none
  44d74c:	ldr	w0, [sp, #104]
  44d750:	orr	w0, w0, #0x2
  44d754:	str	w0, [sp, #104]
  44d758:	ldr	w0, [sp, #104]
  44d75c:	bl	449630 <ferror@plt+0x478b0>
  44d760:	ldr	w0, [sp, #444]
  44d764:	cmp	w0, #0xa8
  44d768:	b.ne	44d778 <ferror@plt+0x4b9f8>  // b.any
  44d76c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d770:	add	x19, x0, #0xa40
  44d774:	b	44d780 <ferror@plt+0x4ba00>
  44d778:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d77c:	add	x19, x0, #0xa50
  44d780:	ldr	x0, [sp, #584]
  44d784:	cmp	x0, #0x0
  44d788:	b.eq	44d79c <ferror@plt+0x4ba1c>  // b.none
  44d78c:	ldr	x1, [sp, #40]
  44d790:	ldr	x0, [sp, #584]
  44d794:	add	x0, x1, x0
  44d798:	b	44d7a0 <ferror@plt+0x4ba20>
  44d79c:	mov	x0, #0x0                   	// #0
  44d7a0:	mov	x1, x0
  44d7a4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d7a8:	add	x0, x0, #0xd28
  44d7ac:	bl	449984 <ferror@plt+0x47c04>
  44d7b0:	mov	x2, x0
  44d7b4:	mov	x1, x19
  44d7b8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d7bc:	add	x0, x0, #0xa68
  44d7c0:	bl	401cf0 <printf@plt>
  44d7c4:	b	44dd58 <ferror@plt+0x4bfd8>
  44d7c8:	ldr	x0, [sp, #72]
  44d7cc:	add	x2, sp, #0x60
  44d7d0:	add	x1, sp, #0x64
  44d7d4:	mov	x4, x2
  44d7d8:	mov	x3, x1
  44d7dc:	mov	w2, #0x0                   	// #0
  44d7e0:	ldr	x1, [sp, #448]
  44d7e4:	bl	449b20 <ferror@plt+0x47da0>
  44d7e8:	str	x0, [sp, #408]
  44d7ec:	ldr	x1, [sp, #72]
  44d7f0:	ldr	w0, [sp, #100]
  44d7f4:	mov	w0, w0
  44d7f8:	add	x0, x1, x0
  44d7fc:	str	x0, [sp, #72]
  44d800:	ldr	x0, [sp, #408]
  44d804:	str	x0, [sp, #584]
  44d808:	ldr	x1, [sp, #584]
  44d80c:	ldr	x0, [sp, #408]
  44d810:	cmp	x1, x0
  44d814:	b.eq	44d824 <ferror@plt+0x4baa4>  // b.none
  44d818:	ldr	w0, [sp, #96]
  44d81c:	orr	w0, w0, #0x2
  44d820:	str	w0, [sp, #96]
  44d824:	ldr	w0, [sp, #96]
  44d828:	bl	449630 <ferror@plt+0x478b0>
  44d82c:	ldr	w0, [sp, #444]
  44d830:	cmp	w0, #0xa9
  44d834:	b.ne	44d844 <ferror@plt+0x4bac4>  // b.any
  44d838:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d83c:	add	x19, x0, #0xa78
  44d840:	b	44d84c <ferror@plt+0x4bacc>
  44d844:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d848:	add	x19, x0, #0xa90
  44d84c:	ldr	x0, [sp, #584]
  44d850:	cmp	x0, #0x0
  44d854:	b.eq	44d868 <ferror@plt+0x4bae8>  // b.none
  44d858:	ldr	x1, [sp, #40]
  44d85c:	ldr	x0, [sp, #584]
  44d860:	add	x0, x1, x0
  44d864:	b	44d86c <ferror@plt+0x4baec>
  44d868:	mov	x0, #0x0                   	// #0
  44d86c:	mov	x1, x0
  44d870:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d874:	add	x0, x0, #0xd28
  44d878:	bl	449984 <ferror@plt+0x47c04>
  44d87c:	mov	x2, x0
  44d880:	mov	x1, x19
  44d884:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d888:	add	x0, x0, #0xa68
  44d88c:	bl	401cf0 <printf@plt>
  44d890:	b	44dd58 <ferror@plt+0x4bfd8>
  44d894:	mov	w0, #0x4                   	// #4
  44d898:	str	w0, [sp, #468]
  44d89c:	ldr	w0, [sp, #468]
  44d8a0:	cmp	w0, #0x8
  44d8a4:	b.ls	44d8d8 <ferror@plt+0x4bb58>  // b.plast
  44d8a8:	ldr	w0, [sp, #468]
  44d8ac:	mov	x2, x0
  44d8b0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d8b4:	add	x1, x0, #0xc78
  44d8b8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d8bc:	add	x0, x0, #0xcc8
  44d8c0:	bl	401920 <ngettext@plt>
  44d8c4:	mov	w2, #0x8                   	// #8
  44d8c8:	ldr	w1, [sp, #468]
  44d8cc:	bl	46eed4 <error@@Base>
  44d8d0:	mov	w0, #0x8                   	// #8
  44d8d4:	str	w0, [sp, #468]
  44d8d8:	ldr	x1, [sp, #72]
  44d8dc:	ldr	w0, [sp, #468]
  44d8e0:	add	x0, x1, x0
  44d8e4:	ldr	x1, [sp, #448]
  44d8e8:	cmp	x1, x0
  44d8ec:	b.hi	44d918 <ferror@plt+0x4bb98>  // b.pmore
  44d8f0:	ldr	x0, [sp, #72]
  44d8f4:	ldr	x1, [sp, #448]
  44d8f8:	cmp	x1, x0
  44d8fc:	b.ls	44d914 <ferror@plt+0x4bb94>  // b.plast
  44d900:	ldr	x0, [sp, #72]
  44d904:	ldr	x1, [sp, #448]
  44d908:	sub	x0, x1, x0
  44d90c:	str	w0, [sp, #468]
  44d910:	b	44d918 <ferror@plt+0x4bb98>
  44d914:	str	wzr, [sp, #468]
  44d918:	ldr	w0, [sp, #468]
  44d91c:	cmp	w0, #0x0
  44d920:	b.eq	44d930 <ferror@plt+0x4bbb0>  // b.none
  44d924:	ldr	w0, [sp, #468]
  44d928:	cmp	w0, #0x8
  44d92c:	b.ls	44d938 <ferror@plt+0x4bbb8>  // b.plast
  44d930:	str	xzr, [sp, #584]
  44d934:	b	44d954 <ferror@plt+0x4bbd4>
  44d938:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44d93c:	add	x0, x0, #0x580
  44d940:	ldr	x2, [x0]
  44d944:	ldr	x0, [sp, #72]
  44d948:	ldr	w1, [sp, #468]
  44d94c:	blr	x2
  44d950:	str	x0, [sp, #584]
  44d954:	ldr	x0, [sp, #72]
  44d958:	add	x0, x0, #0x4
  44d95c:	str	x0, [sp, #72]
  44d960:	ldr	x1, [sp, #40]
  44d964:	ldr	x0, [sp, #584]
  44d968:	add	x0, x1, x0
  44d96c:	mov	x1, x0
  44d970:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d974:	add	x0, x0, #0xd28
  44d978:	bl	449984 <ferror@plt+0x47c04>
  44d97c:	mov	x1, x0
  44d980:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44d984:	add	x0, x0, #0xaa8
  44d988:	bl	401cf0 <printf@plt>
  44d98c:	b	44dd58 <ferror@plt+0x4bfd8>
  44d990:	ldr	x0, [sp, #72]
  44d994:	add	x2, sp, #0x58
  44d998:	add	x1, sp, #0x5c
  44d99c:	mov	x4, x2
  44d9a0:	mov	x3, x1
  44d9a4:	mov	w2, #0x0                   	// #0
  44d9a8:	ldr	x1, [sp, #448]
  44d9ac:	bl	449b20 <ferror@plt+0x47da0>
  44d9b0:	str	x0, [sp, #424]
  44d9b4:	ldr	x1, [sp, #72]
  44d9b8:	ldr	w0, [sp, #92]
  44d9bc:	mov	w0, w0
  44d9c0:	add	x0, x1, x0
  44d9c4:	str	x0, [sp, #72]
  44d9c8:	ldr	x0, [sp, #424]
  44d9cc:	str	x0, [sp, #584]
  44d9d0:	ldr	x1, [sp, #584]
  44d9d4:	ldr	x0, [sp, #424]
  44d9d8:	cmp	x1, x0
  44d9dc:	b.eq	44d9ec <ferror@plt+0x4bc6c>  // b.none
  44d9e0:	ldr	w0, [sp, #88]
  44d9e4:	orr	w0, w0, #0x2
  44d9e8:	str	w0, [sp, #88]
  44d9ec:	ldr	w0, [sp, #88]
  44d9f0:	bl	449630 <ferror@plt+0x478b0>
  44d9f4:	ldr	x1, [sp, #584]
  44d9f8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44d9fc:	add	x0, x0, #0xd28
  44da00:	bl	449984 <ferror@plt+0x47c04>
  44da04:	mov	x1, x0
  44da08:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44da0c:	add	x0, x0, #0xac8
  44da10:	bl	401cf0 <printf@plt>
  44da14:	b	44dd58 <ferror@plt+0x4bfd8>
  44da18:	ldr	x0, [sp, #72]
  44da1c:	add	x2, sp, #0x50
  44da20:	add	x1, sp, #0x54
  44da24:	mov	x4, x2
  44da28:	mov	x3, x1
  44da2c:	mov	w2, #0x0                   	// #0
  44da30:	ldr	x1, [sp, #448]
  44da34:	bl	449b20 <ferror@plt+0x47da0>
  44da38:	str	x0, [sp, #432]
  44da3c:	ldr	x1, [sp, #72]
  44da40:	ldr	w0, [sp, #84]
  44da44:	mov	w0, w0
  44da48:	add	x0, x1, x0
  44da4c:	str	x0, [sp, #72]
  44da50:	ldr	x0, [sp, #432]
  44da54:	str	x0, [sp, #584]
  44da58:	ldr	x1, [sp, #584]
  44da5c:	ldr	x0, [sp, #432]
  44da60:	cmp	x1, x0
  44da64:	b.eq	44da74 <ferror@plt+0x4bcf4>  // b.none
  44da68:	ldr	w0, [sp, #80]
  44da6c:	orr	w0, w0, #0x2
  44da70:	str	w0, [sp, #80]
  44da74:	ldr	w0, [sp, #80]
  44da78:	bl	449630 <ferror@plt+0x478b0>
  44da7c:	ldr	x1, [sp, #584]
  44da80:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44da84:	add	x0, x0, #0xd28
  44da88:	bl	449984 <ferror@plt+0x47c04>
  44da8c:	mov	x1, x0
  44da90:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44da94:	add	x0, x0, #0xae8
  44da98:	bl	401cf0 <printf@plt>
  44da9c:	b	44dd58 <ferror@plt+0x4bfd8>
  44daa0:	ldr	w0, [sp, #60]
  44daa4:	cmn	w0, #0x1
  44daa8:	b.ne	44dac4 <ferror@plt+0x4bd44>  // b.any
  44daac:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44dab0:	add	x0, x0, #0xb08
  44dab4:	bl	401d40 <gettext@plt>
  44dab8:	bl	401cf0 <printf@plt>
  44dabc:	ldr	w0, [sp, #572]
  44dac0:	b	44dd88 <ferror@plt+0x4c008>
  44dac4:	ldr	w0, [sp, #60]
  44dac8:	cmp	w0, #0x2
  44dacc:	b.ne	44dba4 <ferror@plt+0x4be24>  // b.any
  44dad0:	ldr	w0, [sp, #68]
  44dad4:	str	w0, [sp, #464]
  44dad8:	ldr	w0, [sp, #464]
  44dadc:	cmp	w0, #0x8
  44dae0:	b.ls	44db14 <ferror@plt+0x4bd94>  // b.plast
  44dae4:	ldr	w0, [sp, #464]
  44dae8:	mov	x2, x0
  44daec:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44daf0:	add	x1, x0, #0xc78
  44daf4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44daf8:	add	x0, x0, #0xcc8
  44dafc:	bl	401920 <ngettext@plt>
  44db00:	mov	w2, #0x8                   	// #8
  44db04:	ldr	w1, [sp, #464]
  44db08:	bl	46eed4 <error@@Base>
  44db0c:	mov	w0, #0x8                   	// #8
  44db10:	str	w0, [sp, #464]
  44db14:	ldr	x1, [sp, #72]
  44db18:	ldr	w0, [sp, #464]
  44db1c:	add	x0, x1, x0
  44db20:	ldr	x1, [sp, #448]
  44db24:	cmp	x1, x0
  44db28:	b.hi	44db54 <ferror@plt+0x4bdd4>  // b.pmore
  44db2c:	ldr	x0, [sp, #72]
  44db30:	ldr	x1, [sp, #448]
  44db34:	cmp	x1, x0
  44db38:	b.ls	44db50 <ferror@plt+0x4bdd0>  // b.plast
  44db3c:	ldr	x0, [sp, #72]
  44db40:	ldr	x1, [sp, #448]
  44db44:	sub	x0, x1, x0
  44db48:	str	w0, [sp, #464]
  44db4c:	b	44db54 <ferror@plt+0x4bdd4>
  44db50:	str	wzr, [sp, #464]
  44db54:	ldr	w0, [sp, #464]
  44db58:	cmp	w0, #0x0
  44db5c:	b.eq	44db6c <ferror@plt+0x4bdec>  // b.none
  44db60:	ldr	w0, [sp, #464]
  44db64:	cmp	w0, #0x8
  44db68:	b.ls	44db74 <ferror@plt+0x4bdf4>  // b.plast
  44db6c:	str	xzr, [sp, #584]
  44db70:	b	44db90 <ferror@plt+0x4be10>
  44db74:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44db78:	add	x0, x0, #0x580
  44db7c:	ldr	x2, [x0]
  44db80:	ldr	x0, [sp, #72]
  44db84:	ldr	w1, [sp, #464]
  44db88:	blr	x2
  44db8c:	str	x0, [sp, #584]
  44db90:	ldr	x1, [sp, #72]
  44db94:	ldr	w0, [sp, #68]
  44db98:	add	x0, x1, x0
  44db9c:	str	x0, [sp, #72]
  44dba0:	b	44dc74 <ferror@plt+0x4bef4>
  44dba4:	ldr	w0, [sp, #64]
  44dba8:	str	w0, [sp, #460]
  44dbac:	ldr	w0, [sp, #460]
  44dbb0:	cmp	w0, #0x8
  44dbb4:	b.ls	44dbe8 <ferror@plt+0x4be68>  // b.plast
  44dbb8:	ldr	w0, [sp, #460]
  44dbbc:	mov	x2, x0
  44dbc0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44dbc4:	add	x1, x0, #0xc78
  44dbc8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44dbcc:	add	x0, x0, #0xcc8
  44dbd0:	bl	401920 <ngettext@plt>
  44dbd4:	mov	w2, #0x8                   	// #8
  44dbd8:	ldr	w1, [sp, #460]
  44dbdc:	bl	46eed4 <error@@Base>
  44dbe0:	mov	w0, #0x8                   	// #8
  44dbe4:	str	w0, [sp, #460]
  44dbe8:	ldr	x1, [sp, #72]
  44dbec:	ldr	w0, [sp, #460]
  44dbf0:	add	x0, x1, x0
  44dbf4:	ldr	x1, [sp, #448]
  44dbf8:	cmp	x1, x0
  44dbfc:	b.hi	44dc28 <ferror@plt+0x4bea8>  // b.pmore
  44dc00:	ldr	x0, [sp, #72]
  44dc04:	ldr	x1, [sp, #448]
  44dc08:	cmp	x1, x0
  44dc0c:	b.ls	44dc24 <ferror@plt+0x4bea4>  // b.plast
  44dc10:	ldr	x0, [sp, #72]
  44dc14:	ldr	x1, [sp, #448]
  44dc18:	sub	x0, x1, x0
  44dc1c:	str	w0, [sp, #460]
  44dc20:	b	44dc28 <ferror@plt+0x4bea8>
  44dc24:	str	wzr, [sp, #460]
  44dc28:	ldr	w0, [sp, #460]
  44dc2c:	cmp	w0, #0x0
  44dc30:	b.eq	44dc40 <ferror@plt+0x4bec0>  // b.none
  44dc34:	ldr	w0, [sp, #460]
  44dc38:	cmp	w0, #0x8
  44dc3c:	b.ls	44dc48 <ferror@plt+0x4bec8>  // b.plast
  44dc40:	str	xzr, [sp, #584]
  44dc44:	b	44dc64 <ferror@plt+0x4bee4>
  44dc48:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44dc4c:	add	x0, x0, #0x580
  44dc50:	ldr	x2, [x0]
  44dc54:	ldr	x0, [sp, #72]
  44dc58:	ldr	w1, [sp, #460]
  44dc5c:	blr	x2
  44dc60:	str	x0, [sp, #584]
  44dc64:	ldr	x1, [sp, #72]
  44dc68:	ldr	w0, [sp, #64]
  44dc6c:	add	x0, x1, x0
  44dc70:	str	x0, [sp, #72]
  44dc74:	ldr	x1, [sp, #584]
  44dc78:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44dc7c:	add	x0, x0, #0xd28
  44dc80:	bl	449984 <ferror@plt+0x47c04>
  44dc84:	mov	x1, x0
  44dc88:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44dc8c:	add	x0, x0, #0xb38
  44dc90:	bl	401cf0 <printf@plt>
  44dc94:	b	44dd58 <ferror@plt+0x4bfd8>
  44dc98:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44dc9c:	add	x0, x0, #0xb60
  44dca0:	bl	401cf0 <printf@plt>
  44dca4:	b	44dd58 <ferror@plt+0x4bfd8>
  44dca8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44dcac:	add	x0, x0, #0xb78
  44dcb0:	bl	401cf0 <printf@plt>
  44dcb4:	b	44dd58 <ferror@plt+0x4bfd8>
  44dcb8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44dcbc:	add	x0, x0, #0xb90
  44dcc0:	bl	401cf0 <printf@plt>
  44dcc4:	b	44dd58 <ferror@plt+0x4bfd8>
  44dcc8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44dccc:	add	x0, x0, #0xba8
  44dcd0:	bl	401cf0 <printf@plt>
  44dcd4:	b	44dd58 <ferror@plt+0x4bfd8>
  44dcd8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44dcdc:	add	x0, x0, #0xbc0
  44dce0:	bl	401cf0 <printf@plt>
  44dce4:	b	44dd58 <ferror@plt+0x4bfd8>
  44dce8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44dcec:	add	x0, x0, #0xbd8
  44dcf0:	bl	401cf0 <printf@plt>
  44dcf4:	b	44dd58 <ferror@plt+0x4bfd8>
  44dcf8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44dcfc:	add	x0, x0, #0xbe8
  44dd00:	bl	401cf0 <printf@plt>
  44dd04:	b	44dd58 <ferror@plt+0x4bfd8>
  44dd08:	ldr	w0, [sp, #444]
  44dd0c:	cmp	w0, #0xdf
  44dd10:	b.ls	44dd38 <ferror@plt+0x4bfb8>  // b.plast
  44dd14:	ldr	w0, [sp, #444]
  44dd18:	cmp	w0, #0xff
  44dd1c:	b.hi	44dd38 <ferror@plt+0x4bfb8>  // b.pmore
  44dd20:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44dd24:	add	x0, x0, #0xc08
  44dd28:	bl	401d40 <gettext@plt>
  44dd2c:	ldr	w1, [sp, #444]
  44dd30:	bl	401cf0 <printf@plt>
  44dd34:	b	44dd4c <ferror@plt+0x4bfcc>
  44dd38:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44dd3c:	add	x0, x0, #0xc28
  44dd40:	bl	401d40 <gettext@plt>
  44dd44:	ldr	w1, [sp, #444]
  44dd48:	bl	401cf0 <printf@plt>
  44dd4c:	ldr	w0, [sp, #572]
  44dd50:	b	44dd88 <ferror@plt+0x4c008>
  44dd54:	nop
  44dd58:	ldr	x0, [sp, #72]
  44dd5c:	ldr	x1, [sp, #448]
  44dd60:	cmp	x1, x0
  44dd64:	b.ls	44dd74 <ferror@plt+0x4bff4>  // b.plast
  44dd68:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44dd6c:	add	x0, x0, #0xc48
  44dd70:	bl	401cf0 <printf@plt>
  44dd74:	ldr	x0, [sp, #72]
  44dd78:	ldr	x1, [sp, #448]
  44dd7c:	cmp	x1, x0
  44dd80:	b.hi	44b594 <ferror@plt+0x49814>  // b.pmore
  44dd84:	ldr	w0, [sp, #572]
  44dd88:	ldp	x19, x20, [sp, #16]
  44dd8c:	ldp	x29, x30, [sp]
  44dd90:	add	sp, sp, #0x250
  44dd94:	ret
  44dd98:	sub	sp, sp, #0x20
  44dd9c:	str	x0, [sp, #8]
  44dda0:	str	w1, [sp, #4]
  44dda4:	ldr	w0, [sp, #4]
  44dda8:	cmp	w0, #0x0
  44ddac:	b.eq	44dddc <ferror@plt+0x4c05c>  // b.none
  44ddb0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44ddb4:	add	x0, x0, #0x9e8
  44ddb8:	ldr	x0, [x0]
  44ddbc:	str	x0, [sp, #24]
  44ddc0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44ddc4:	add	x0, x0, #0x9dc
  44ddc8:	ldr	w0, [x0]
  44ddcc:	str	w0, [sp, #20]
  44ddd0:	mov	w0, #0x2                   	// #2
  44ddd4:	str	w0, [sp, #16]
  44ddd8:	b	44de48 <ferror@plt+0x4c0c8>
  44dddc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44dde0:	add	x0, x0, #0x9e0
  44dde4:	ldr	x0, [x0]
  44dde8:	str	x0, [sp, #24]
  44ddec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44ddf0:	add	x0, x0, #0x9d8
  44ddf4:	ldr	w0, [x0]
  44ddf8:	str	w0, [sp, #20]
  44ddfc:	mov	w0, #0x1                   	// #1
  44de00:	str	w0, [sp, #16]
  44de04:	b	44de48 <ferror@plt+0x4c0c8>
  44de08:	ldr	x1, [sp, #24]
  44de0c:	ldr	w0, [sp, #16]
  44de10:	lsl	x0, x0, #3
  44de14:	add	x0, x1, x0
  44de18:	ldr	x0, [x0, #8]
  44de1c:	ldr	x1, [sp, #8]
  44de20:	cmp	x1, x0
  44de24:	b.ne	44de30 <ferror@plt+0x4c0b0>  // b.any
  44de28:	ldr	x0, [sp, #24]
  44de2c:	b	44de58 <ferror@plt+0x4c0d8>
  44de30:	ldr	x0, [sp, #24]
  44de34:	add	x0, x0, #0x88
  44de38:	str	x0, [sp, #24]
  44de3c:	ldr	w0, [sp, #20]
  44de40:	sub	w0, w0, #0x1
  44de44:	str	w0, [sp, #20]
  44de48:	ldr	w0, [sp, #20]
  44de4c:	cmp	w0, #0x0
  44de50:	b.ne	44de08 <ferror@plt+0x4c088>  // b.any
  44de54:	mov	x0, #0x0                   	// #0
  44de58:	add	sp, sp, #0x20
  44de5c:	ret
  44de60:	sub	sp, sp, #0x30
  44de64:	str	x0, [sp, #24]
  44de68:	str	x1, [sp, #16]
  44de6c:	str	x2, [sp, #8]
  44de70:	ldr	x0, [sp, #16]
  44de74:	ldr	x0, [x0]
  44de78:	str	x0, [sp, #40]
  44de7c:	ldr	x1, [sp, #40]
  44de80:	ldr	x0, [sp, #8]
  44de84:	add	x0, x1, x0
  44de88:	str	x0, [sp, #40]
  44de8c:	ldr	x0, [sp, #16]
  44de90:	ldr	x0, [x0]
  44de94:	ldr	x1, [sp, #40]
  44de98:	cmp	x1, x0
  44de9c:	b.cs	44deb4 <ferror@plt+0x4c134>  // b.hs, b.nlast
  44dea0:	ldr	x0, [sp, #24]
  44dea4:	ldr	x0, [x0]
  44dea8:	add	x1, x0, #0x1
  44deac:	ldr	x0, [sp, #24]
  44deb0:	str	x1, [x0]
  44deb4:	ldr	x0, [sp, #16]
  44deb8:	ldr	x1, [sp, #40]
  44debc:	str	x1, [x0]
  44dec0:	nop
  44dec4:	add	sp, sp, #0x30
  44dec8:	ret
  44decc:	stp	x29, x30, [sp, #-80]!
  44ded0:	mov	x29, sp
  44ded4:	str	x19, [sp, #16]
  44ded8:	str	x0, [sp, #40]
  44dedc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44dee0:	add	x0, x0, #0x53c
  44dee4:	ldr	w0, [x0]
  44dee8:	cmp	w0, #0x0
  44deec:	b.ne	44defc <ferror@plt+0x4c17c>  // b.any
  44def0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44def4:	add	x0, x0, #0xbc0
  44def8:	b	44e048 <ferror@plt+0x4c2c8>
  44defc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44df00:	add	x0, x0, #0x990
  44df04:	ldr	x0, [x0]
  44df08:	cmp	x0, #0x0
  44df0c:	b.ne	44df20 <ferror@plt+0x4c1a0>  // b.any
  44df10:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44df14:	add	x0, x0, #0x38
  44df18:	bl	401d40 <gettext@plt>
  44df1c:	b	44e048 <ferror@plt+0x4c2c8>
  44df20:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44df24:	add	x0, x0, #0x990
  44df28:	ldr	x0, [x0]
  44df2c:	str	x0, [sp, #72]
  44df30:	b	44e004 <ferror@plt+0x4c284>
  44df34:	ldr	x0, [sp, #72]
  44df38:	ldr	x0, [x0]
  44df3c:	mov	x1, x0
  44df40:	mov	w0, #0x2a                  	// #42
  44df44:	bl	436654 <ferror@plt+0x348d4>
  44df48:	cmp	w0, #0x0
  44df4c:	b.eq	44dfe4 <ferror@plt+0x4c264>  // b.none
  44df50:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  44df54:	add	x0, x0, #0x668
  44df58:	str	x0, [sp, #64]
  44df5c:	ldr	x0, [sp, #64]
  44df60:	ldr	x0, [x0, #32]
  44df64:	cmp	x0, #0x0
  44df68:	b.eq	44dfec <ferror@plt+0x4c26c>  // b.none
  44df6c:	ldr	x0, [sp, #64]
  44df70:	ldr	x0, [x0, #48]
  44df74:	ldr	x1, [sp, #40]
  44df78:	cmp	x1, x0
  44df7c:	b.cs	44dff4 <ferror@plt+0x4c274>  // b.hs, b.nlast
  44df80:	ldr	x0, [sp, #64]
  44df84:	ldr	x1, [x0, #32]
  44df88:	ldr	x0, [sp, #40]
  44df8c:	add	x0, x1, x0
  44df90:	str	x0, [sp, #56]
  44df94:	ldr	x0, [sp, #64]
  44df98:	ldr	x1, [x0, #48]
  44df9c:	ldr	x0, [sp, #40]
  44dfa0:	sub	x0, x1, x0
  44dfa4:	mov	x1, x0
  44dfa8:	ldr	x0, [sp, #56]
  44dfac:	bl	401980 <strnlen@plt>
  44dfb0:	mov	x2, x0
  44dfb4:	ldr	x0, [sp, #64]
  44dfb8:	ldr	x1, [x0, #48]
  44dfbc:	ldr	x0, [sp, #40]
  44dfc0:	sub	x0, x1, x0
  44dfc4:	cmp	x2, x0
  44dfc8:	b.ne	44dfdc <ferror@plt+0x4c25c>  // b.any
  44dfcc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44dfd0:	add	x0, x0, #0x50
  44dfd4:	bl	401d40 <gettext@plt>
  44dfd8:	b	44e048 <ferror@plt+0x4c2c8>
  44dfdc:	ldr	x0, [sp, #56]
  44dfe0:	b	44e048 <ferror@plt+0x4c2c8>
  44dfe4:	nop
  44dfe8:	b	44dff8 <ferror@plt+0x4c278>
  44dfec:	nop
  44dff0:	b	44dff8 <ferror@plt+0x4c278>
  44dff4:	nop
  44dff8:	ldr	x0, [sp, #72]
  44dffc:	ldr	x0, [x0, #16]
  44e000:	str	x0, [sp, #72]
  44e004:	ldr	x0, [sp, #72]
  44e008:	cmp	x0, #0x0
  44e00c:	b.ne	44df34 <ferror@plt+0x4c1b4>  // b.any
  44e010:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44e014:	add	x0, x0, #0x80
  44e018:	bl	401d40 <gettext@plt>
  44e01c:	mov	x19, x0
  44e020:	ldr	x1, [sp, #40]
  44e024:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e028:	add	x0, x0, #0xd28
  44e02c:	bl	449984 <ferror@plt+0x47c04>
  44e030:	mov	x1, x0
  44e034:	mov	x0, x19
  44e038:	bl	46efd4 <warn@@Base>
  44e03c:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44e040:	add	x0, x0, #0x58
  44e044:	bl	401d40 <gettext@plt>
  44e048:	ldr	x19, [sp, #16]
  44e04c:	ldp	x29, x30, [sp], #80
  44e050:	ret
  44e054:	stp	x29, x30, [sp, #-48]!
  44e058:	mov	x29, sp
  44e05c:	str	x0, [sp, #24]
  44e060:	ldr	x0, [sp, #24]
  44e064:	cmp	x0, #0x0
  44e068:	b.ne	44e078 <ferror@plt+0x4c2f8>  // b.any
  44e06c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44e070:	add	x0, x0, #0xd0
  44e074:	b	44e0e0 <ferror@plt+0x4c360>
  44e078:	ldr	x1, [sp, #24]
  44e07c:	mov	x0, #0x2001                	// #8193
  44e080:	cmp	x1, x0
  44e084:	b.ne	44e094 <ferror@plt+0x4c314>  // b.any
  44e088:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44e08c:	add	x0, x0, #0xe0
  44e090:	b	44e0e0 <ferror@plt+0x4c360>
  44e094:	ldr	x0, [sp, #24]
  44e098:	bl	472934 <warn@@Base+0x3960>
  44e09c:	str	x0, [sp, #40]
  44e0a0:	ldr	x0, [sp, #40]
  44e0a4:	cmp	x0, #0x0
  44e0a8:	b.ne	44e0dc <ferror@plt+0x4c35c>  // b.any
  44e0ac:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44e0b0:	add	x0, x0, #0x108
  44e0b4:	bl	401d40 <gettext@plt>
  44e0b8:	ldr	x3, [sp, #24]
  44e0bc:	mov	x2, x0
  44e0c0:	mov	x1, #0x64                  	// #100
  44e0c4:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  44e0c8:	add	x0, x0, #0x388
  44e0cc:	bl	401a20 <snprintf@plt>
  44e0d0:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  44e0d4:	add	x0, x0, #0x388
  44e0d8:	b	44e0e0 <ferror@plt+0x4c360>
  44e0dc:	ldr	x0, [sp, #40]
  44e0e0:	ldp	x29, x30, [sp], #48
  44e0e4:	ret
  44e0e8:	stp	x29, x30, [sp, #-48]!
  44e0ec:	mov	x29, sp
  44e0f0:	str	x0, [sp, #24]
  44e0f4:	str	w1, [sp, #20]
  44e0f8:	mov	x0, #0x18                  	// #24
  44e0fc:	bl	474714 <warn@@Base+0x5740>
  44e100:	str	x0, [sp, #40]
  44e104:	ldr	x0, [sp, #40]
  44e108:	ldr	w1, [sp, #20]
  44e10c:	str	w1, [x0]
  44e110:	ldr	x0, [sp, #40]
  44e114:	ldr	x1, [sp, #24]
  44e118:	str	x1, [x0, #8]
  44e11c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44e120:	add	x0, x0, #0x9b8
  44e124:	ldr	x1, [x0]
  44e128:	ldr	x0, [sp, #40]
  44e12c:	str	x1, [x0, #16]
  44e130:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44e134:	add	x0, x0, #0x9b8
  44e138:	ldr	x1, [sp, #40]
  44e13c:	str	x1, [x0]
  44e140:	nop
  44e144:	ldp	x29, x30, [sp], #48
  44e148:	ret
  44e14c:	stp	x29, x30, [sp, #-32]!
  44e150:	mov	x29, sp
  44e154:	str	x0, [sp, #24]
  44e158:	mov	w1, #0x0                   	// #0
  44e15c:	ldr	x0, [sp, #24]
  44e160:	bl	44e0e8 <ferror@plt+0x4c368>
  44e164:	nop
  44e168:	ldp	x29, x30, [sp], #32
  44e16c:	ret
  44e170:	stp	x29, x30, [sp, #-32]!
  44e174:	mov	x29, sp
  44e178:	str	x0, [sp, #24]
  44e17c:	mov	w1, #0x1                   	// #1
  44e180:	ldr	x0, [sp, #24]
  44e184:	bl	44e0e8 <ferror@plt+0x4c368>
  44e188:	nop
  44e18c:	ldp	x29, x30, [sp], #32
  44e190:	ret
  44e194:	stp	x29, x30, [sp, #-32]!
  44e198:	mov	x29, sp
  44e19c:	str	x0, [sp, #24]
  44e1a0:	mov	w1, #0x2                   	// #2
  44e1a4:	ldr	x0, [sp, #24]
  44e1a8:	bl	44e0e8 <ferror@plt+0x4c368>
  44e1ac:	nop
  44e1b0:	ldp	x29, x30, [sp], #32
  44e1b4:	ret
  44e1b8:	stp	x29, x30, [sp, #-32]!
  44e1bc:	mov	x29, sp
  44e1c0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44e1c4:	add	x0, x0, #0x9b8
  44e1c8:	ldr	x0, [x0]
  44e1cc:	str	x0, [sp, #24]
  44e1d0:	b	44e1f0 <ferror@plt+0x4c470>
  44e1d4:	ldr	x0, [sp, #24]
  44e1d8:	ldr	x0, [x0, #16]
  44e1dc:	str	x0, [sp, #16]
  44e1e0:	ldr	x0, [sp, #24]
  44e1e4:	bl	401c10 <free@plt>
  44e1e8:	ldr	x0, [sp, #16]
  44e1ec:	str	x0, [sp, #24]
  44e1f0:	ldr	x0, [sp, #24]
  44e1f4:	cmp	x0, #0x0
  44e1f8:	b.ne	44e1d4 <ferror@plt+0x4c454>  // b.any
  44e1fc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44e200:	add	x0, x0, #0x9b8
  44e204:	str	xzr, [x0]
  44e208:	nop
  44e20c:	ldp	x29, x30, [sp], #32
  44e210:	ret
  44e214:	stp	x29, x30, [sp, #-64]!
  44e218:	mov	x29, sp
  44e21c:	str	x0, [sp, #40]
  44e220:	str	x1, [sp, #32]
  44e224:	str	x2, [sp, #24]
  44e228:	ldr	x1, [sp, #24]
  44e22c:	ldr	x0, [sp, #40]
  44e230:	sub	x0, x1, x0
  44e234:	str	x0, [sp, #56]
  44e238:	ldr	x1, [sp, #32]
  44e23c:	ldr	x0, [sp, #56]
  44e240:	cmp	x1, x0
  44e244:	b.ls	44e270 <ferror@plt+0x4c4f0>  // b.plast
  44e248:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44e24c:	add	x0, x0, #0x120
  44e250:	bl	401d40 <gettext@plt>
  44e254:	mov	x2, x0
  44e258:	ldr	x0, [sp, #32]
  44e25c:	mov	x1, x0
  44e260:	mov	x0, x2
  44e264:	bl	46efd4 <warn@@Base>
  44e268:	ldr	x0, [sp, #56]
  44e26c:	str	x0, [sp, #32]
  44e270:	ldr	x0, [sp, #32]
  44e274:	ldp	x29, x30, [sp], #64
  44e278:	ret
  44e27c:	stp	x29, x30, [sp, #-192]!
  44e280:	mov	x29, sp
  44e284:	str	x0, [sp, #72]
  44e288:	str	x1, [sp, #64]
  44e28c:	str	x2, [sp, #56]
  44e290:	str	x3, [sp, #48]
  44e294:	str	x4, [sp, #40]
  44e298:	str	w5, [sp, #36]
  44e29c:	str	x6, [sp, #24]
  44e2a0:	str	xzr, [sp, #184]
  44e2a4:	ldr	x0, [sp, #24]
  44e2a8:	str	xzr, [x0]
  44e2ac:	ldr	x1, [sp, #72]
  44e2b0:	mov	x0, #0x1f21                	// #7969
  44e2b4:	cmp	x1, x0
  44e2b8:	b.hi	44ed70 <ferror@plt+0x4cff0>  // b.pmore
  44e2bc:	ldr	x1, [sp, #72]
  44e2c0:	mov	x0, #0x1f20                	// #7968
  44e2c4:	cmp	x1, x0
  44e2c8:	b.cs	44e5e0 <ferror@plt+0x4c860>  // b.hs, b.nlast
  44e2cc:	ldr	x0, [sp, #72]
  44e2d0:	cmp	x0, #0x20
  44e2d4:	b.hi	44e314 <ferror@plt+0x4c594>  // b.pmore
  44e2d8:	ldr	x0, [sp, #72]
  44e2dc:	cmp	x0, #0x0
  44e2e0:	b.eq	44ed70 <ferror@plt+0x4cff0>  // b.none
  44e2e4:	ldr	x0, [sp, #72]
  44e2e8:	sub	x0, x0, #0x1
  44e2ec:	cmp	x0, #0x1f
  44e2f0:	b.hi	44ed70 <ferror@plt+0x4cff0>  // b.pmore
  44e2f4:	cmp	w0, #0x1f
  44e2f8:	b.hi	44ed70 <ferror@plt+0x4cff0>  // b.pmore
  44e2fc:	adrp	x1, 4a1000 <warn@@Base+0x3202c>
  44e300:	add	x1, x1, #0x148
  44e304:	ldr	w0, [x1, w0, uxtw #2]
  44e308:	adr	x1, 44e314 <ferror@plt+0x4c594>
  44e30c:	add	x0, x1, w0, sxtw #2
  44e310:	br	x0
  44e314:	ldr	x1, [sp, #72]
  44e318:	mov	x0, #0xffffffffffffe0ff    	// #-7937
  44e31c:	add	x0, x1, x0
  44e320:	cmp	x0, #0x1
  44e324:	b.hi	44ed70 <ferror@plt+0x4cff0>  // b.pmore
  44e328:	b	44e9b0 <ferror@plt+0x4cc30>
  44e32c:	ldr	w0, [sp, #36]
  44e330:	cmp	w0, #0x2
  44e334:	b.ne	44e410 <ferror@plt+0x4c690>  // b.any
  44e338:	ldr	x0, [sp, #48]
  44e33c:	str	w0, [sp, #180]
  44e340:	ldr	w0, [sp, #180]
  44e344:	cmp	w0, #0x8
  44e348:	b.ls	44e37c <ferror@plt+0x4c5fc>  // b.plast
  44e34c:	ldr	w0, [sp, #180]
  44e350:	mov	x2, x0
  44e354:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e358:	add	x1, x0, #0xc78
  44e35c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e360:	add	x0, x0, #0xcc8
  44e364:	bl	401920 <ngettext@plt>
  44e368:	mov	w2, #0x8                   	// #8
  44e36c:	ldr	w1, [sp, #180]
  44e370:	bl	46eed4 <error@@Base>
  44e374:	mov	w0, #0x8                   	// #8
  44e378:	str	w0, [sp, #180]
  44e37c:	ldr	w0, [sp, #180]
  44e380:	ldr	x1, [sp, #64]
  44e384:	add	x0, x1, x0
  44e388:	ldr	x1, [sp, #56]
  44e38c:	cmp	x1, x0
  44e390:	b.hi	44e3bc <ferror@plt+0x4c63c>  // b.pmore
  44e394:	ldr	x1, [sp, #64]
  44e398:	ldr	x0, [sp, #56]
  44e39c:	cmp	x1, x0
  44e3a0:	b.cs	44e3b8 <ferror@plt+0x4c638>  // b.hs, b.nlast
  44e3a4:	ldr	x1, [sp, #56]
  44e3a8:	ldr	x0, [sp, #64]
  44e3ac:	sub	x0, x1, x0
  44e3b0:	str	w0, [sp, #180]
  44e3b4:	b	44e3bc <ferror@plt+0x4c63c>
  44e3b8:	str	wzr, [sp, #180]
  44e3bc:	ldr	w0, [sp, #180]
  44e3c0:	cmp	w0, #0x0
  44e3c4:	b.eq	44e3d4 <ferror@plt+0x4c654>  // b.none
  44e3c8:	ldr	w0, [sp, #180]
  44e3cc:	cmp	w0, #0x8
  44e3d0:	b.ls	44e3dc <ferror@plt+0x4c65c>  // b.plast
  44e3d4:	str	xzr, [sp, #184]
  44e3d8:	b	44e3fc <ferror@plt+0x4c67c>
  44e3dc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44e3e0:	add	x0, x0, #0x580
  44e3e4:	ldr	x2, [x0]
  44e3e8:	ldr	w0, [sp, #180]
  44e3ec:	mov	w1, w0
  44e3f0:	ldr	x0, [sp, #64]
  44e3f4:	blr	x2
  44e3f8:	str	x0, [sp, #184]
  44e3fc:	ldr	x1, [sp, #64]
  44e400:	ldr	x0, [sp, #48]
  44e404:	add	x0, x1, x0
  44e408:	str	x0, [sp, #64]
  44e40c:	b	44ed78 <ferror@plt+0x4cff8>
  44e410:	ldr	w0, [sp, #36]
  44e414:	cmp	w0, #0x3
  44e418:	b.eq	44e428 <ferror@plt+0x4c6a8>  // b.none
  44e41c:	ldr	w0, [sp, #36]
  44e420:	cmp	w0, #0x4
  44e424:	b.ne	44e500 <ferror@plt+0x4c780>  // b.any
  44e428:	ldr	x0, [sp, #40]
  44e42c:	str	w0, [sp, #176]
  44e430:	ldr	w0, [sp, #176]
  44e434:	cmp	w0, #0x8
  44e438:	b.ls	44e46c <ferror@plt+0x4c6ec>  // b.plast
  44e43c:	ldr	w0, [sp, #176]
  44e440:	mov	x2, x0
  44e444:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e448:	add	x1, x0, #0xc78
  44e44c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e450:	add	x0, x0, #0xcc8
  44e454:	bl	401920 <ngettext@plt>
  44e458:	mov	w2, #0x8                   	// #8
  44e45c:	ldr	w1, [sp, #176]
  44e460:	bl	46eed4 <error@@Base>
  44e464:	mov	w0, #0x8                   	// #8
  44e468:	str	w0, [sp, #176]
  44e46c:	ldr	w0, [sp, #176]
  44e470:	ldr	x1, [sp, #64]
  44e474:	add	x0, x1, x0
  44e478:	ldr	x1, [sp, #56]
  44e47c:	cmp	x1, x0
  44e480:	b.hi	44e4ac <ferror@plt+0x4c72c>  // b.pmore
  44e484:	ldr	x1, [sp, #64]
  44e488:	ldr	x0, [sp, #56]
  44e48c:	cmp	x1, x0
  44e490:	b.cs	44e4a8 <ferror@plt+0x4c728>  // b.hs, b.nlast
  44e494:	ldr	x1, [sp, #56]
  44e498:	ldr	x0, [sp, #64]
  44e49c:	sub	x0, x1, x0
  44e4a0:	str	w0, [sp, #176]
  44e4a4:	b	44e4ac <ferror@plt+0x4c72c>
  44e4a8:	str	wzr, [sp, #176]
  44e4ac:	ldr	w0, [sp, #176]
  44e4b0:	cmp	w0, #0x0
  44e4b4:	b.eq	44e4c4 <ferror@plt+0x4c744>  // b.none
  44e4b8:	ldr	w0, [sp, #176]
  44e4bc:	cmp	w0, #0x8
  44e4c0:	b.ls	44e4cc <ferror@plt+0x4c74c>  // b.plast
  44e4c4:	str	xzr, [sp, #184]
  44e4c8:	b	44e4ec <ferror@plt+0x4c76c>
  44e4cc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44e4d0:	add	x0, x0, #0x580
  44e4d4:	ldr	x2, [x0]
  44e4d8:	ldr	w0, [sp, #176]
  44e4dc:	mov	w1, w0
  44e4e0:	ldr	x0, [sp, #64]
  44e4e4:	blr	x2
  44e4e8:	str	x0, [sp, #184]
  44e4ec:	ldr	x1, [sp, #64]
  44e4f0:	ldr	x0, [sp, #40]
  44e4f4:	add	x0, x1, x0
  44e4f8:	str	x0, [sp, #64]
  44e4fc:	b	44ed78 <ferror@plt+0x4cff8>
  44e500:	mov	x0, #0x0                   	// #0
  44e504:	b	44eda0 <ferror@plt+0x4d020>
  44e508:	ldr	x0, [sp, #48]
  44e50c:	str	w0, [sp, #172]
  44e510:	ldr	w0, [sp, #172]
  44e514:	cmp	w0, #0x8
  44e518:	b.ls	44e54c <ferror@plt+0x4c7cc>  // b.plast
  44e51c:	ldr	w0, [sp, #172]
  44e520:	mov	x2, x0
  44e524:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e528:	add	x1, x0, #0xc78
  44e52c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e530:	add	x0, x0, #0xcc8
  44e534:	bl	401920 <ngettext@plt>
  44e538:	mov	w2, #0x8                   	// #8
  44e53c:	ldr	w1, [sp, #172]
  44e540:	bl	46eed4 <error@@Base>
  44e544:	mov	w0, #0x8                   	// #8
  44e548:	str	w0, [sp, #172]
  44e54c:	ldr	w0, [sp, #172]
  44e550:	ldr	x1, [sp, #64]
  44e554:	add	x0, x1, x0
  44e558:	ldr	x1, [sp, #56]
  44e55c:	cmp	x1, x0
  44e560:	b.hi	44e58c <ferror@plt+0x4c80c>  // b.pmore
  44e564:	ldr	x1, [sp, #64]
  44e568:	ldr	x0, [sp, #56]
  44e56c:	cmp	x1, x0
  44e570:	b.cs	44e588 <ferror@plt+0x4c808>  // b.hs, b.nlast
  44e574:	ldr	x1, [sp, #56]
  44e578:	ldr	x0, [sp, #64]
  44e57c:	sub	x0, x1, x0
  44e580:	str	w0, [sp, #172]
  44e584:	b	44e58c <ferror@plt+0x4c80c>
  44e588:	str	wzr, [sp, #172]
  44e58c:	ldr	w0, [sp, #172]
  44e590:	cmp	w0, #0x0
  44e594:	b.eq	44e5a4 <ferror@plt+0x4c824>  // b.none
  44e598:	ldr	w0, [sp, #172]
  44e59c:	cmp	w0, #0x8
  44e5a0:	b.ls	44e5ac <ferror@plt+0x4c82c>  // b.plast
  44e5a4:	str	xzr, [sp, #184]
  44e5a8:	b	44e5cc <ferror@plt+0x4c84c>
  44e5ac:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44e5b0:	add	x0, x0, #0x580
  44e5b4:	ldr	x2, [x0]
  44e5b8:	ldr	w0, [sp, #172]
  44e5bc:	mov	w1, w0
  44e5c0:	ldr	x0, [sp, #64]
  44e5c4:	blr	x2
  44e5c8:	str	x0, [sp, #184]
  44e5cc:	ldr	x1, [sp, #64]
  44e5d0:	ldr	x0, [sp, #48]
  44e5d4:	add	x0, x1, x0
  44e5d8:	str	x0, [sp, #64]
  44e5dc:	b	44ed78 <ferror@plt+0x4cff8>
  44e5e0:	ldr	x0, [sp, #40]
  44e5e4:	str	w0, [sp, #168]
  44e5e8:	ldr	w0, [sp, #168]
  44e5ec:	cmp	w0, #0x8
  44e5f0:	b.ls	44e624 <ferror@plt+0x4c8a4>  // b.plast
  44e5f4:	ldr	w0, [sp, #168]
  44e5f8:	mov	x2, x0
  44e5fc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e600:	add	x1, x0, #0xc78
  44e604:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e608:	add	x0, x0, #0xcc8
  44e60c:	bl	401920 <ngettext@plt>
  44e610:	mov	w2, #0x8                   	// #8
  44e614:	ldr	w1, [sp, #168]
  44e618:	bl	46eed4 <error@@Base>
  44e61c:	mov	w0, #0x8                   	// #8
  44e620:	str	w0, [sp, #168]
  44e624:	ldr	w0, [sp, #168]
  44e628:	ldr	x1, [sp, #64]
  44e62c:	add	x0, x1, x0
  44e630:	ldr	x1, [sp, #56]
  44e634:	cmp	x1, x0
  44e638:	b.hi	44e664 <ferror@plt+0x4c8e4>  // b.pmore
  44e63c:	ldr	x1, [sp, #64]
  44e640:	ldr	x0, [sp, #56]
  44e644:	cmp	x1, x0
  44e648:	b.cs	44e660 <ferror@plt+0x4c8e0>  // b.hs, b.nlast
  44e64c:	ldr	x1, [sp, #56]
  44e650:	ldr	x0, [sp, #64]
  44e654:	sub	x0, x1, x0
  44e658:	str	w0, [sp, #168]
  44e65c:	b	44e664 <ferror@plt+0x4c8e4>
  44e660:	str	wzr, [sp, #168]
  44e664:	ldr	w0, [sp, #168]
  44e668:	cmp	w0, #0x0
  44e66c:	b.eq	44e67c <ferror@plt+0x4c8fc>  // b.none
  44e670:	ldr	w0, [sp, #168]
  44e674:	cmp	w0, #0x8
  44e678:	b.ls	44e684 <ferror@plt+0x4c904>  // b.plast
  44e67c:	str	xzr, [sp, #184]
  44e680:	b	44e6a4 <ferror@plt+0x4c924>
  44e684:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44e688:	add	x0, x0, #0x580
  44e68c:	ldr	x2, [x0]
  44e690:	ldr	w0, [sp, #168]
  44e694:	mov	w1, w0
  44e698:	ldr	x0, [sp, #64]
  44e69c:	blr	x2
  44e6a0:	str	x0, [sp, #184]
  44e6a4:	ldr	x1, [sp, #64]
  44e6a8:	ldr	x0, [sp, #40]
  44e6ac:	add	x0, x1, x0
  44e6b0:	str	x0, [sp, #64]
  44e6b4:	b	44ed78 <ferror@plt+0x4cff8>
  44e6b8:	mov	x0, #0x1                   	// #1
  44e6bc:	str	x0, [sp, #184]
  44e6c0:	b	44ed78 <ferror@plt+0x4cff8>
  44e6c4:	mov	w0, #0x1                   	// #1
  44e6c8:	str	w0, [sp, #164]
  44e6cc:	ldr	w0, [sp, #164]
  44e6d0:	cmp	w0, #0x8
  44e6d4:	b.ls	44e708 <ferror@plt+0x4c988>  // b.plast
  44e6d8:	ldr	w0, [sp, #164]
  44e6dc:	mov	x2, x0
  44e6e0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e6e4:	add	x1, x0, #0xc78
  44e6e8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e6ec:	add	x0, x0, #0xcc8
  44e6f0:	bl	401920 <ngettext@plt>
  44e6f4:	mov	w2, #0x8                   	// #8
  44e6f8:	ldr	w1, [sp, #164]
  44e6fc:	bl	46eed4 <error@@Base>
  44e700:	mov	w0, #0x8                   	// #8
  44e704:	str	w0, [sp, #164]
  44e708:	ldr	w0, [sp, #164]
  44e70c:	ldr	x1, [sp, #64]
  44e710:	add	x0, x1, x0
  44e714:	ldr	x1, [sp, #56]
  44e718:	cmp	x1, x0
  44e71c:	b.hi	44e748 <ferror@plt+0x4c9c8>  // b.pmore
  44e720:	ldr	x1, [sp, #64]
  44e724:	ldr	x0, [sp, #56]
  44e728:	cmp	x1, x0
  44e72c:	b.cs	44e744 <ferror@plt+0x4c9c4>  // b.hs, b.nlast
  44e730:	ldr	x1, [sp, #56]
  44e734:	ldr	x0, [sp, #64]
  44e738:	sub	x0, x1, x0
  44e73c:	str	w0, [sp, #164]
  44e740:	b	44e748 <ferror@plt+0x4c9c8>
  44e744:	str	wzr, [sp, #164]
  44e748:	ldr	w0, [sp, #164]
  44e74c:	cmp	w0, #0x0
  44e750:	b.eq	44e760 <ferror@plt+0x4c9e0>  // b.none
  44e754:	ldr	w0, [sp, #164]
  44e758:	cmp	w0, #0x8
  44e75c:	b.ls	44e768 <ferror@plt+0x4c9e8>  // b.plast
  44e760:	str	xzr, [sp, #184]
  44e764:	b	44e788 <ferror@plt+0x4ca08>
  44e768:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44e76c:	add	x0, x0, #0x580
  44e770:	ldr	x2, [x0]
  44e774:	ldr	w0, [sp, #164]
  44e778:	mov	w1, w0
  44e77c:	ldr	x0, [sp, #64]
  44e780:	blr	x2
  44e784:	str	x0, [sp, #184]
  44e788:	ldr	x0, [sp, #64]
  44e78c:	add	x0, x0, #0x1
  44e790:	str	x0, [sp, #64]
  44e794:	b	44ed78 <ferror@plt+0x4cff8>
  44e798:	mov	w0, #0x2                   	// #2
  44e79c:	str	w0, [sp, #160]
  44e7a0:	ldr	w0, [sp, #160]
  44e7a4:	cmp	w0, #0x8
  44e7a8:	b.ls	44e7dc <ferror@plt+0x4ca5c>  // b.plast
  44e7ac:	ldr	w0, [sp, #160]
  44e7b0:	mov	x2, x0
  44e7b4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e7b8:	add	x1, x0, #0xc78
  44e7bc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e7c0:	add	x0, x0, #0xcc8
  44e7c4:	bl	401920 <ngettext@plt>
  44e7c8:	mov	w2, #0x8                   	// #8
  44e7cc:	ldr	w1, [sp, #160]
  44e7d0:	bl	46eed4 <error@@Base>
  44e7d4:	mov	w0, #0x8                   	// #8
  44e7d8:	str	w0, [sp, #160]
  44e7dc:	ldr	w0, [sp, #160]
  44e7e0:	ldr	x1, [sp, #64]
  44e7e4:	add	x0, x1, x0
  44e7e8:	ldr	x1, [sp, #56]
  44e7ec:	cmp	x1, x0
  44e7f0:	b.hi	44e81c <ferror@plt+0x4ca9c>  // b.pmore
  44e7f4:	ldr	x1, [sp, #64]
  44e7f8:	ldr	x0, [sp, #56]
  44e7fc:	cmp	x1, x0
  44e800:	b.cs	44e818 <ferror@plt+0x4ca98>  // b.hs, b.nlast
  44e804:	ldr	x1, [sp, #56]
  44e808:	ldr	x0, [sp, #64]
  44e80c:	sub	x0, x1, x0
  44e810:	str	w0, [sp, #160]
  44e814:	b	44e81c <ferror@plt+0x4ca9c>
  44e818:	str	wzr, [sp, #160]
  44e81c:	ldr	w0, [sp, #160]
  44e820:	cmp	w0, #0x0
  44e824:	b.eq	44e834 <ferror@plt+0x4cab4>  // b.none
  44e828:	ldr	w0, [sp, #160]
  44e82c:	cmp	w0, #0x8
  44e830:	b.ls	44e83c <ferror@plt+0x4cabc>  // b.plast
  44e834:	str	xzr, [sp, #184]
  44e838:	b	44e85c <ferror@plt+0x4cadc>
  44e83c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44e840:	add	x0, x0, #0x580
  44e844:	ldr	x2, [x0]
  44e848:	ldr	w0, [sp, #160]
  44e84c:	mov	w1, w0
  44e850:	ldr	x0, [sp, #64]
  44e854:	blr	x2
  44e858:	str	x0, [sp, #184]
  44e85c:	ldr	x0, [sp, #64]
  44e860:	add	x0, x0, #0x2
  44e864:	str	x0, [sp, #64]
  44e868:	b	44ed78 <ferror@plt+0x4cff8>
  44e86c:	mov	w0, #0x4                   	// #4
  44e870:	str	w0, [sp, #156]
  44e874:	ldr	w0, [sp, #156]
  44e878:	cmp	w0, #0x8
  44e87c:	b.ls	44e8b0 <ferror@plt+0x4cb30>  // b.plast
  44e880:	ldr	w0, [sp, #156]
  44e884:	mov	x2, x0
  44e888:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e88c:	add	x1, x0, #0xc78
  44e890:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44e894:	add	x0, x0, #0xcc8
  44e898:	bl	401920 <ngettext@plt>
  44e89c:	mov	w2, #0x8                   	// #8
  44e8a0:	ldr	w1, [sp, #156]
  44e8a4:	bl	46eed4 <error@@Base>
  44e8a8:	mov	w0, #0x8                   	// #8
  44e8ac:	str	w0, [sp, #156]
  44e8b0:	ldr	w0, [sp, #156]
  44e8b4:	ldr	x1, [sp, #64]
  44e8b8:	add	x0, x1, x0
  44e8bc:	ldr	x1, [sp, #56]
  44e8c0:	cmp	x1, x0
  44e8c4:	b.hi	44e8f0 <ferror@plt+0x4cb70>  // b.pmore
  44e8c8:	ldr	x1, [sp, #64]
  44e8cc:	ldr	x0, [sp, #56]
  44e8d0:	cmp	x1, x0
  44e8d4:	b.cs	44e8ec <ferror@plt+0x4cb6c>  // b.hs, b.nlast
  44e8d8:	ldr	x1, [sp, #56]
  44e8dc:	ldr	x0, [sp, #64]
  44e8e0:	sub	x0, x1, x0
  44e8e4:	str	w0, [sp, #156]
  44e8e8:	b	44e8f0 <ferror@plt+0x4cb70>
  44e8ec:	str	wzr, [sp, #156]
  44e8f0:	ldr	w0, [sp, #156]
  44e8f4:	cmp	w0, #0x0
  44e8f8:	b.eq	44e908 <ferror@plt+0x4cb88>  // b.none
  44e8fc:	ldr	w0, [sp, #156]
  44e900:	cmp	w0, #0x8
  44e904:	b.ls	44e910 <ferror@plt+0x4cb90>  // b.plast
  44e908:	str	xzr, [sp, #184]
  44e90c:	b	44e930 <ferror@plt+0x4cbb0>
  44e910:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44e914:	add	x0, x0, #0x580
  44e918:	ldr	x2, [x0]
  44e91c:	ldr	w0, [sp, #156]
  44e920:	mov	w1, w0
  44e924:	ldr	x0, [sp, #64]
  44e928:	blr	x2
  44e92c:	str	x0, [sp, #184]
  44e930:	ldr	x0, [sp, #64]
  44e934:	add	x0, x0, #0x4
  44e938:	str	x0, [sp, #64]
  44e93c:	b	44ed78 <ferror@plt+0x4cff8>
  44e940:	add	x1, sp, #0x68
  44e944:	add	x0, sp, #0x6c
  44e948:	mov	x4, x1
  44e94c:	mov	x3, x0
  44e950:	mov	w2, #0x1                   	// #1
  44e954:	ldr	x1, [sp, #56]
  44e958:	ldr	x0, [sp, #64]
  44e95c:	bl	449b20 <ferror@plt+0x47da0>
  44e960:	str	x0, [sp, #128]
  44e964:	ldr	w0, [sp, #108]
  44e968:	mov	w0, w0
  44e96c:	ldr	x1, [sp, #64]
  44e970:	add	x0, x1, x0
  44e974:	str	x0, [sp, #64]
  44e978:	ldr	x0, [sp, #128]
  44e97c:	str	x0, [sp, #120]
  44e980:	ldr	x1, [sp, #120]
  44e984:	ldr	x0, [sp, #128]
  44e988:	cmp	x1, x0
  44e98c:	b.eq	44e99c <ferror@plt+0x4cc1c>  // b.none
  44e990:	ldr	w0, [sp, #104]
  44e994:	orr	w0, w0, #0x2
  44e998:	str	w0, [sp, #104]
  44e99c:	ldr	w0, [sp, #104]
  44e9a0:	bl	449630 <ferror@plt+0x478b0>
  44e9a4:	ldr	x0, [sp, #120]
  44e9a8:	str	x0, [sp, #184]
  44e9ac:	b	44ed78 <ferror@plt+0x4cff8>
  44e9b0:	add	x1, sp, #0x60
  44e9b4:	add	x0, sp, #0x64
  44e9b8:	mov	x4, x1
  44e9bc:	mov	x3, x0
  44e9c0:	mov	w2, #0x0                   	// #0
  44e9c4:	ldr	x1, [sp, #56]
  44e9c8:	ldr	x0, [sp, #64]
  44e9cc:	bl	449b20 <ferror@plt+0x47da0>
  44e9d0:	str	x0, [sp, #136]
  44e9d4:	ldr	w0, [sp, #100]
  44e9d8:	mov	w0, w0
  44e9dc:	ldr	x1, [sp, #64]
  44e9e0:	add	x0, x1, x0
  44e9e4:	str	x0, [sp, #64]
  44e9e8:	ldr	x0, [sp, #136]
  44e9ec:	str	x0, [sp, #184]
  44e9f0:	ldr	x1, [sp, #184]
  44e9f4:	ldr	x0, [sp, #136]
  44e9f8:	cmp	x1, x0
  44e9fc:	b.eq	44ea0c <ferror@plt+0x4cc8c>  // b.none
  44ea00:	ldr	w0, [sp, #96]
  44ea04:	orr	w0, w0, #0x2
  44ea08:	str	w0, [sp, #96]
  44ea0c:	ldr	w0, [sp, #96]
  44ea10:	bl	449630 <ferror@plt+0x478b0>
  44ea14:	b	44ed78 <ferror@plt+0x4cff8>
  44ea18:	ldr	x0, [sp, #64]
  44ea1c:	add	x0, x0, #0x8
  44ea20:	str	x0, [sp, #64]
  44ea24:	b	44ed78 <ferror@plt+0x4cff8>
  44ea28:	ldr	x0, [sp, #64]
  44ea2c:	add	x0, x0, #0x10
  44ea30:	str	x0, [sp, #64]
  44ea34:	b	44ed78 <ferror@plt+0x4cff8>
  44ea38:	ldr	x1, [sp, #56]
  44ea3c:	ldr	x0, [sp, #64]
  44ea40:	sub	x0, x1, x0
  44ea44:	mov	x1, x0
  44ea48:	ldr	x0, [sp, #64]
  44ea4c:	bl	401980 <strnlen@plt>
  44ea50:	add	x0, x0, #0x1
  44ea54:	ldr	x1, [sp, #64]
  44ea58:	add	x0, x1, x0
  44ea5c:	str	x0, [sp, #64]
  44ea60:	b	44ed78 <ferror@plt+0x4cff8>
  44ea64:	add	x1, sp, #0x58
  44ea68:	add	x0, sp, #0x5c
  44ea6c:	mov	x4, x1
  44ea70:	mov	x3, x0
  44ea74:	mov	w2, #0x0                   	// #0
  44ea78:	ldr	x1, [sp, #56]
  44ea7c:	ldr	x0, [sp, #64]
  44ea80:	bl	449b20 <ferror@plt+0x47da0>
  44ea84:	str	x0, [sp, #112]
  44ea88:	ldr	w0, [sp, #92]
  44ea8c:	mov	w0, w0
  44ea90:	ldr	x1, [sp, #64]
  44ea94:	add	x0, x1, x0
  44ea98:	str	x0, [sp, #64]
  44ea9c:	ldr	x0, [sp, #112]
  44eaa0:	str	x0, [sp, #184]
  44eaa4:	ldr	x1, [sp, #184]
  44eaa8:	ldr	x0, [sp, #112]
  44eaac:	cmp	x1, x0
  44eab0:	b.eq	44eac0 <ferror@plt+0x4cd40>  // b.none
  44eab4:	ldr	w0, [sp, #88]
  44eab8:	orr	w0, w0, #0x2
  44eabc:	str	w0, [sp, #88]
  44eac0:	ldr	w0, [sp, #88]
  44eac4:	bl	449630 <ferror@plt+0x478b0>
  44eac8:	b	44ed78 <ferror@plt+0x4cff8>
  44eacc:	mov	w0, #0x1                   	// #1
  44ead0:	str	w0, [sp, #152]
  44ead4:	ldr	w0, [sp, #152]
  44ead8:	cmp	w0, #0x8
  44eadc:	b.ls	44eb10 <ferror@plt+0x4cd90>  // b.plast
  44eae0:	ldr	w0, [sp, #152]
  44eae4:	mov	x2, x0
  44eae8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44eaec:	add	x1, x0, #0xc78
  44eaf0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44eaf4:	add	x0, x0, #0xcc8
  44eaf8:	bl	401920 <ngettext@plt>
  44eafc:	mov	w2, #0x8                   	// #8
  44eb00:	ldr	w1, [sp, #152]
  44eb04:	bl	46eed4 <error@@Base>
  44eb08:	mov	w0, #0x8                   	// #8
  44eb0c:	str	w0, [sp, #152]
  44eb10:	ldr	w0, [sp, #152]
  44eb14:	ldr	x1, [sp, #64]
  44eb18:	add	x0, x1, x0
  44eb1c:	ldr	x1, [sp, #56]
  44eb20:	cmp	x1, x0
  44eb24:	b.hi	44eb50 <ferror@plt+0x4cdd0>  // b.pmore
  44eb28:	ldr	x1, [sp, #64]
  44eb2c:	ldr	x0, [sp, #56]
  44eb30:	cmp	x1, x0
  44eb34:	b.cs	44eb4c <ferror@plt+0x4cdcc>  // b.hs, b.nlast
  44eb38:	ldr	x1, [sp, #56]
  44eb3c:	ldr	x0, [sp, #64]
  44eb40:	sub	x0, x1, x0
  44eb44:	str	w0, [sp, #152]
  44eb48:	b	44eb50 <ferror@plt+0x4cdd0>
  44eb4c:	str	wzr, [sp, #152]
  44eb50:	ldr	w0, [sp, #152]
  44eb54:	cmp	w0, #0x0
  44eb58:	b.eq	44eb68 <ferror@plt+0x4cde8>  // b.none
  44eb5c:	ldr	w0, [sp, #152]
  44eb60:	cmp	w0, #0x8
  44eb64:	b.ls	44eb70 <ferror@plt+0x4cdf0>  // b.plast
  44eb68:	str	xzr, [sp, #184]
  44eb6c:	b	44eb90 <ferror@plt+0x4ce10>
  44eb70:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44eb74:	add	x0, x0, #0x580
  44eb78:	ldr	x2, [x0]
  44eb7c:	ldr	w0, [sp, #152]
  44eb80:	mov	w1, w0
  44eb84:	ldr	x0, [sp, #64]
  44eb88:	blr	x2
  44eb8c:	str	x0, [sp, #184]
  44eb90:	ldr	x0, [sp, #184]
  44eb94:	add	x0, x0, #0x1
  44eb98:	ldr	x1, [sp, #64]
  44eb9c:	add	x0, x1, x0
  44eba0:	str	x0, [sp, #64]
  44eba4:	b	44ed78 <ferror@plt+0x4cff8>
  44eba8:	mov	w0, #0x2                   	// #2
  44ebac:	str	w0, [sp, #148]
  44ebb0:	ldr	w0, [sp, #148]
  44ebb4:	cmp	w0, #0x8
  44ebb8:	b.ls	44ebec <ferror@plt+0x4ce6c>  // b.plast
  44ebbc:	ldr	w0, [sp, #148]
  44ebc0:	mov	x2, x0
  44ebc4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44ebc8:	add	x1, x0, #0xc78
  44ebcc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44ebd0:	add	x0, x0, #0xcc8
  44ebd4:	bl	401920 <ngettext@plt>
  44ebd8:	mov	w2, #0x8                   	// #8
  44ebdc:	ldr	w1, [sp, #148]
  44ebe0:	bl	46eed4 <error@@Base>
  44ebe4:	mov	w0, #0x8                   	// #8
  44ebe8:	str	w0, [sp, #148]
  44ebec:	ldr	w0, [sp, #148]
  44ebf0:	ldr	x1, [sp, #64]
  44ebf4:	add	x0, x1, x0
  44ebf8:	ldr	x1, [sp, #56]
  44ebfc:	cmp	x1, x0
  44ec00:	b.hi	44ec2c <ferror@plt+0x4ceac>  // b.pmore
  44ec04:	ldr	x1, [sp, #64]
  44ec08:	ldr	x0, [sp, #56]
  44ec0c:	cmp	x1, x0
  44ec10:	b.cs	44ec28 <ferror@plt+0x4cea8>  // b.hs, b.nlast
  44ec14:	ldr	x1, [sp, #56]
  44ec18:	ldr	x0, [sp, #64]
  44ec1c:	sub	x0, x1, x0
  44ec20:	str	w0, [sp, #148]
  44ec24:	b	44ec2c <ferror@plt+0x4ceac>
  44ec28:	str	wzr, [sp, #148]
  44ec2c:	ldr	w0, [sp, #148]
  44ec30:	cmp	w0, #0x0
  44ec34:	b.eq	44ec44 <ferror@plt+0x4cec4>  // b.none
  44ec38:	ldr	w0, [sp, #148]
  44ec3c:	cmp	w0, #0x8
  44ec40:	b.ls	44ec4c <ferror@plt+0x4cecc>  // b.plast
  44ec44:	str	xzr, [sp, #184]
  44ec48:	b	44ec6c <ferror@plt+0x4ceec>
  44ec4c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44ec50:	add	x0, x0, #0x580
  44ec54:	ldr	x2, [x0]
  44ec58:	ldr	w0, [sp, #148]
  44ec5c:	mov	w1, w0
  44ec60:	ldr	x0, [sp, #64]
  44ec64:	blr	x2
  44ec68:	str	x0, [sp, #184]
  44ec6c:	ldr	x0, [sp, #184]
  44ec70:	add	x0, x0, #0x2
  44ec74:	ldr	x1, [sp, #64]
  44ec78:	add	x0, x1, x0
  44ec7c:	str	x0, [sp, #64]
  44ec80:	b	44ed78 <ferror@plt+0x4cff8>
  44ec84:	mov	w0, #0x4                   	// #4
  44ec88:	str	w0, [sp, #144]
  44ec8c:	ldr	w0, [sp, #144]
  44ec90:	cmp	w0, #0x8
  44ec94:	b.ls	44ecc8 <ferror@plt+0x4cf48>  // b.plast
  44ec98:	ldr	w0, [sp, #144]
  44ec9c:	mov	x2, x0
  44eca0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44eca4:	add	x1, x0, #0xc78
  44eca8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44ecac:	add	x0, x0, #0xcc8
  44ecb0:	bl	401920 <ngettext@plt>
  44ecb4:	mov	w2, #0x8                   	// #8
  44ecb8:	ldr	w1, [sp, #144]
  44ecbc:	bl	46eed4 <error@@Base>
  44ecc0:	mov	w0, #0x8                   	// #8
  44ecc4:	str	w0, [sp, #144]
  44ecc8:	ldr	w0, [sp, #144]
  44eccc:	ldr	x1, [sp, #64]
  44ecd0:	add	x0, x1, x0
  44ecd4:	ldr	x1, [sp, #56]
  44ecd8:	cmp	x1, x0
  44ecdc:	b.hi	44ed08 <ferror@plt+0x4cf88>  // b.pmore
  44ece0:	ldr	x1, [sp, #64]
  44ece4:	ldr	x0, [sp, #56]
  44ece8:	cmp	x1, x0
  44ecec:	b.cs	44ed04 <ferror@plt+0x4cf84>  // b.hs, b.nlast
  44ecf0:	ldr	x1, [sp, #56]
  44ecf4:	ldr	x0, [sp, #64]
  44ecf8:	sub	x0, x1, x0
  44ecfc:	str	w0, [sp, #144]
  44ed00:	b	44ed08 <ferror@plt+0x4cf88>
  44ed04:	str	wzr, [sp, #144]
  44ed08:	ldr	w0, [sp, #144]
  44ed0c:	cmp	w0, #0x0
  44ed10:	b.eq	44ed20 <ferror@plt+0x4cfa0>  // b.none
  44ed14:	ldr	w0, [sp, #144]
  44ed18:	cmp	w0, #0x8
  44ed1c:	b.ls	44ed28 <ferror@plt+0x4cfa8>  // b.plast
  44ed20:	str	xzr, [sp, #184]
  44ed24:	b	44ed48 <ferror@plt+0x4cfc8>
  44ed28:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44ed2c:	add	x0, x0, #0x580
  44ed30:	ldr	x2, [x0]
  44ed34:	ldr	w0, [sp, #144]
  44ed38:	mov	w1, w0
  44ed3c:	ldr	x0, [sp, #64]
  44ed40:	blr	x2
  44ed44:	str	x0, [sp, #184]
  44ed48:	ldr	x0, [sp, #184]
  44ed4c:	add	x0, x0, #0x4
  44ed50:	ldr	x1, [sp, #64]
  44ed54:	add	x0, x1, x0
  44ed58:	str	x0, [sp, #64]
  44ed5c:	b	44ed78 <ferror@plt+0x4cff8>
  44ed60:	ldr	x0, [sp, #64]
  44ed64:	add	x0, x0, #0x8
  44ed68:	str	x0, [sp, #64]
  44ed6c:	b	44ed78 <ferror@plt+0x4cff8>
  44ed70:	mov	x0, #0x0                   	// #0
  44ed74:	b	44eda0 <ferror@plt+0x4d020>
  44ed78:	ldr	x0, [sp, #24]
  44ed7c:	ldr	x1, [sp, #184]
  44ed80:	str	x1, [x0]
  44ed84:	ldr	x1, [sp, #64]
  44ed88:	ldr	x0, [sp, #56]
  44ed8c:	cmp	x1, x0
  44ed90:	b.ls	44ed9c <ferror@plt+0x4d01c>  // b.plast
  44ed94:	ldr	x0, [sp, #56]
  44ed98:	str	x0, [sp, #64]
  44ed9c:	ldr	x0, [sp, #64]
  44eda0:	ldp	x29, x30, [sp], #192
  44eda4:	ret
  44eda8:	stp	x29, x30, [sp, #-128]!
  44edac:	mov	x29, sp
  44edb0:	str	x0, [sp, #72]
  44edb4:	str	x1, [sp, #64]
  44edb8:	str	x2, [sp, #56]
  44edbc:	str	x3, [sp, #48]
  44edc0:	str	x4, [sp, #40]
  44edc4:	str	w5, [sp, #36]
  44edc8:	str	x6, [sp, #24]
  44edcc:	str	w7, [sp, #32]
  44edd0:	ldr	x0, [sp, #24]
  44edd4:	str	wzr, [x0]
  44edd8:	add	x1, sp, #0x58
  44eddc:	add	x0, sp, #0x5c
  44ede0:	mov	x4, x1
  44ede4:	mov	x3, x0
  44ede8:	mov	w2, #0x0                   	// #0
  44edec:	ldr	x1, [sp, #56]
  44edf0:	ldr	x0, [sp, #64]
  44edf4:	bl	449b20 <ferror@plt+0x47da0>
  44edf8:	str	x0, [sp, #104]
  44edfc:	ldr	w0, [sp, #92]
  44ee00:	mov	w0, w0
  44ee04:	ldr	x1, [sp, #64]
  44ee08:	add	x0, x1, x0
  44ee0c:	str	x0, [sp, #64]
  44ee10:	ldr	x0, [sp, #104]
  44ee14:	str	x0, [sp, #96]
  44ee18:	ldr	x1, [sp, #96]
  44ee1c:	ldr	x0, [sp, #104]
  44ee20:	cmp	x1, x0
  44ee24:	b.eq	44ee34 <ferror@plt+0x4d0b4>  // b.none
  44ee28:	ldr	w0, [sp, #88]
  44ee2c:	orr	w0, w0, #0x2
  44ee30:	str	w0, [sp, #88]
  44ee34:	ldr	w0, [sp, #88]
  44ee38:	bl	449630 <ferror@plt+0x478b0>
  44ee3c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44ee40:	add	x0, x0, #0xe18
  44ee44:	ldr	x0, [x0]
  44ee48:	str	x0, [sp, #120]
  44ee4c:	b	44ee5c <ferror@plt+0x4d0dc>
  44ee50:	ldr	x0, [sp, #120]
  44ee54:	ldr	x0, [x0, #40]
  44ee58:	str	x0, [sp, #120]
  44ee5c:	ldr	x0, [sp, #120]
  44ee60:	cmp	x0, #0x0
  44ee64:	b.eq	44ee7c <ferror@plt+0x4d0fc>  // b.none
  44ee68:	ldr	x0, [sp, #120]
  44ee6c:	ldr	x0, [x0]
  44ee70:	ldr	x1, [sp, #96]
  44ee74:	cmp	x1, x0
  44ee78:	b.ne	44ee50 <ferror@plt+0x4d0d0>  // b.any
  44ee7c:	ldr	x0, [sp, #120]
  44ee80:	cmp	x0, #0x0
  44ee84:	b.eq	44efd4 <ferror@plt+0x4d254>  // b.none
  44ee88:	ldr	x0, [sp, #120]
  44ee8c:	ldr	x0, [x0, #24]
  44ee90:	str	x0, [sp, #112]
  44ee94:	b	44efb4 <ferror@plt+0x4d234>
  44ee98:	str	xzr, [sp, #80]
  44ee9c:	ldr	x0, [sp, #112]
  44eea0:	ldr	x0, [x0, #8]
  44eea4:	add	x1, sp, #0x50
  44eea8:	mov	x6, x1
  44eeac:	ldr	w5, [sp, #36]
  44eeb0:	ldr	x4, [sp, #40]
  44eeb4:	ldr	x3, [sp, #48]
  44eeb8:	ldr	x2, [sp, #56]
  44eebc:	ldr	x1, [sp, #64]
  44eec0:	bl	44e27c <ferror@plt+0x4c4fc>
  44eec4:	str	x0, [sp, #64]
  44eec8:	ldr	x0, [sp, #64]
  44eecc:	cmp	x0, #0x0
  44eed0:	b.eq	44efdc <ferror@plt+0x4d25c>  // b.none
  44eed4:	ldr	x0, [sp, #112]
  44eed8:	ldr	x0, [x0]
  44eedc:	cmp	x0, #0x3e
  44eee0:	b.eq	44ef48 <ferror@plt+0x4d1c8>  // b.none
  44eee4:	cmp	x0, #0x49
  44eee8:	b.ne	44efa8 <ferror@plt+0x4d228>  // b.any
  44eeec:	ldr	w0, [sp, #32]
  44eef0:	cmp	w0, #0x0
  44eef4:	b.ne	44efe4 <ferror@plt+0x4d264>  // b.any
  44eef8:	ldr	x1, [sp, #56]
  44eefc:	ldr	x0, [sp, #72]
  44ef00:	sub	x0, x1, x0
  44ef04:	mov	x1, x0
  44ef08:	ldr	x0, [sp, #80]
  44ef0c:	cmp	x1, x0
  44ef10:	b.ls	44efec <ferror@plt+0x4d26c>  // b.plast
  44ef14:	ldr	x0, [sp, #80]
  44ef18:	ldr	x1, [sp, #72]
  44ef1c:	add	x0, x1, x0
  44ef20:	mov	w7, #0x1                   	// #1
  44ef24:	ldr	x6, [sp, #24]
  44ef28:	ldr	w5, [sp, #36]
  44ef2c:	ldr	x4, [sp, #40]
  44ef30:	ldr	x3, [sp, #48]
  44ef34:	ldr	x2, [sp, #56]
  44ef38:	mov	x1, x0
  44ef3c:	ldr	x0, [sp, #72]
  44ef40:	bl	44eda8 <ferror@plt+0x4d028>
  44ef44:	b	44efa8 <ferror@plt+0x4d228>
  44ef48:	ldr	x0, [sp, #80]
  44ef4c:	cmp	x0, #0xe
  44ef50:	cset	w1, hi  // hi = pmore
  44ef54:	and	w1, w1, #0xff
  44ef58:	cmp	w1, #0x0
  44ef5c:	b.ne	44ef94 <ferror@plt+0x4d214>  // b.any
  44ef60:	mov	w1, w0
  44ef64:	mov	x0, #0x1                   	// #1
  44ef68:	lsl	x1, x0, x1
  44ef6c:	mov	x0, #0x4186                	// #16774
  44ef70:	and	x0, x1, x0
  44ef74:	cmp	x0, #0x0
  44ef78:	cset	w0, ne  // ne = any
  44ef7c:	and	w0, w0, #0xff
  44ef80:	cmp	w0, #0x0
  44ef84:	b.eq	44ef94 <ferror@plt+0x4d214>  // b.none
  44ef88:	ldr	x0, [sp, #24]
  44ef8c:	str	wzr, [x0]
  44ef90:	b	44efa4 <ferror@plt+0x4d224>
  44ef94:	ldr	x0, [sp, #24]
  44ef98:	mov	w1, #0x1                   	// #1
  44ef9c:	str	w1, [x0]
  44efa0:	nop
  44efa4:	nop
  44efa8:	ldr	x0, [sp, #112]
  44efac:	ldr	x0, [x0, #24]
  44efb0:	str	x0, [sp, #112]
  44efb4:	ldr	x0, [sp, #112]
  44efb8:	cmp	x0, #0x0
  44efbc:	b.eq	44eff0 <ferror@plt+0x4d270>  // b.none
  44efc0:	ldr	x0, [sp, #112]
  44efc4:	ldr	x0, [x0]
  44efc8:	cmp	x0, #0x0
  44efcc:	b.ne	44ee98 <ferror@plt+0x4d118>  // b.any
  44efd0:	b	44eff0 <ferror@plt+0x4d270>
  44efd4:	nop
  44efd8:	b	44eff0 <ferror@plt+0x4d270>
  44efdc:	nop
  44efe0:	b	44eff0 <ferror@plt+0x4d270>
  44efe4:	nop
  44efe8:	b	44eff0 <ferror@plt+0x4d270>
  44efec:	nop
  44eff0:	ldp	x29, x30, [sp], #128
  44eff4:	ret
  44eff8:	stp	x29, x30, [sp, #-64]!
  44effc:	mov	x29, sp
  44f000:	str	x0, [sp, #40]
  44f004:	str	x1, [sp, #32]
  44f008:	str	x2, [sp, #24]
  44f00c:	str	w3, [sp, #20]
  44f010:	add	x0, sp, #0x34
  44f014:	mov	x4, x0
  44f018:	ldr	x3, [sp, #32]
  44f01c:	ldr	w2, [sp, #20]
  44f020:	ldr	x1, [sp, #24]
  44f024:	ldr	x0, [sp, #40]
  44f028:	bl	449b20 <ferror@plt+0x47da0>
  44f02c:	str	x0, [sp, #56]
  44f030:	ldr	w0, [sp, #52]
  44f034:	cmp	w0, #0x0
  44f038:	b.eq	44f048 <ferror@plt+0x4d2c8>  // b.none
  44f03c:	ldr	w0, [sp, #52]
  44f040:	bl	449630 <ferror@plt+0x478b0>
  44f044:	b	44f080 <ferror@plt+0x4d300>
  44f048:	ldr	w0, [sp, #20]
  44f04c:	cmp	w0, #0x0
  44f050:	b.eq	44f060 <ferror@plt+0x4d2e0>  // b.none
  44f054:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  44f058:	add	x0, x0, #0x480
  44f05c:	b	44f068 <ferror@plt+0x4d2e8>
  44f060:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44f064:	add	x0, x0, #0xd78
  44f068:	ldr	x1, [sp, #56]
  44f06c:	bl	449984 <ferror@plt+0x47c04>
  44f070:	mov	x1, x0
  44f074:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f078:	add	x0, x0, #0x1c8
  44f07c:	bl	401cf0 <printf@plt>
  44f080:	nop
  44f084:	ldp	x29, x30, [sp], #64
  44f088:	ret
  44f08c:	stp	x29, x30, [sp, #-80]!
  44f090:	mov	x29, sp
  44f094:	str	x0, [sp, #56]
  44f098:	str	x1, [sp, #48]
  44f09c:	str	x2, [sp, #40]
  44f0a0:	str	x3, [sp, #32]
  44f0a4:	str	w4, [sp, #28]
  44f0a8:	ldr	x0, [sp, #48]
  44f0ac:	cmp	x0, #0x0
  44f0b0:	b.ne	44f0c4 <ferror@plt+0x4d344>  // b.any
  44f0b4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f0b8:	add	x0, x0, #0x1d0
  44f0bc:	bl	401cf0 <printf@plt>
  44f0c0:	b	44f4e8 <ferror@plt+0x4d768>
  44f0c4:	ldr	x0, [sp, #56]
  44f0c8:	cmp	x0, #0x4
  44f0cc:	b.hi	44f0e0 <ferror@plt+0x4d360>  // b.pmore
  44f0d0:	ldr	x0, [sp, #56]
  44f0d4:	cmp	x0, #0x3
  44f0d8:	b.cs	44f0f0 <ferror@plt+0x4d370>  // b.hs, b.nlast
  44f0dc:	b	44f118 <ferror@plt+0x4d398>
  44f0e0:	ldr	x0, [sp, #56]
  44f0e4:	sub	x0, x0, #0x9
  44f0e8:	cmp	x0, #0x1
  44f0ec:	b.hi	44f118 <ferror@plt+0x4d398>  // b.pmore
  44f0f0:	ldr	x0, [sp, #48]
  44f0f4:	neg	x0, x0
  44f0f8:	ldr	x1, [sp, #40]
  44f0fc:	add	x0, x1, x0
  44f100:	str	x0, [sp, #40]
  44f104:	nop
  44f108:	ldr	x0, [sp, #48]
  44f10c:	cmp	x0, #0x1
  44f110:	b.hi	44f158 <ferror@plt+0x4d3d8>  // b.pmore
  44f114:	b	44f138 <ferror@plt+0x4d3b8>
  44f118:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f11c:	add	x0, x0, #0x1e0
  44f120:	bl	401bb0 <puts@plt>
  44f124:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f128:	add	x0, x0, #0x1f0
  44f12c:	bl	401d40 <gettext@plt>
  44f130:	bl	46efd4 <warn@@Base>
  44f134:	b	44f4e8 <ferror@plt+0x4d768>
  44f138:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f13c:	add	x0, x0, #0x1e0
  44f140:	bl	401bb0 <puts@plt>
  44f144:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f148:	add	x0, x0, #0x220
  44f14c:	bl	401d40 <gettext@plt>
  44f150:	bl	46efd4 <warn@@Base>
  44f154:	b	44f4e8 <ferror@plt+0x4d768>
  44f158:	ldr	w0, [sp, #28]
  44f15c:	cmp	w0, #0x0
  44f160:	b.le	44f18c <ferror@plt+0x4d40c>
  44f164:	ldr	w0, [sp, #28]
  44f168:	cmp	w0, #0x100
  44f16c:	b.gt	44f18c <ferror@plt+0x4d40c>
  44f170:	ldr	w0, [sp, #28]
  44f174:	sub	w1, w0, #0x1
  44f178:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  44f17c:	add	x0, x0, #0x9f0
  44f180:	sxtw	x1, w1
  44f184:	ldr	w0, [x0, x1, lsl #2]
  44f188:	b	44f190 <ferror@plt+0x4d410>
  44f18c:	mov	w0, #0x0                   	// #0
  44f190:	str	w0, [sp, #68]
  44f194:	mov	w0, #0x28                  	// #40
  44f198:	bl	401d20 <putchar@plt>
  44f19c:	b	44f4b4 <ferror@plt+0x4d734>
  44f1a0:	mov	w0, #0x1                   	// #1
  44f1a4:	str	w0, [sp, #72]
  44f1a8:	ldr	w0, [sp, #72]
  44f1ac:	cmp	w0, #0x1
  44f1b0:	b.ls	44f1e4 <ferror@plt+0x4d464>  // b.plast
  44f1b4:	ldr	w0, [sp, #72]
  44f1b8:	mov	x2, x0
  44f1bc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44f1c0:	add	x1, x0, #0xc78
  44f1c4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44f1c8:	add	x0, x0, #0xcc8
  44f1cc:	bl	401920 <ngettext@plt>
  44f1d0:	mov	w2, #0x1                   	// #1
  44f1d4:	ldr	w1, [sp, #72]
  44f1d8:	bl	46eed4 <error@@Base>
  44f1dc:	mov	w0, #0x1                   	// #1
  44f1e0:	str	w0, [sp, #72]
  44f1e4:	ldr	w0, [sp, #72]
  44f1e8:	ldr	x1, [sp, #40]
  44f1ec:	add	x0, x1, x0
  44f1f0:	ldr	x1, [sp, #32]
  44f1f4:	cmp	x1, x0
  44f1f8:	b.hi	44f224 <ferror@plt+0x4d4a4>  // b.pmore
  44f1fc:	ldr	x1, [sp, #40]
  44f200:	ldr	x0, [sp, #32]
  44f204:	cmp	x1, x0
  44f208:	b.cs	44f220 <ferror@plt+0x4d4a0>  // b.hs, b.nlast
  44f20c:	ldr	x1, [sp, #32]
  44f210:	ldr	x0, [sp, #40]
  44f214:	sub	x0, x1, x0
  44f218:	str	w0, [sp, #72]
  44f21c:	b	44f224 <ferror@plt+0x4d4a4>
  44f220:	str	wzr, [sp, #72]
  44f224:	ldr	w0, [sp, #72]
  44f228:	cmp	w0, #0x0
  44f22c:	b.eq	44f23c <ferror@plt+0x4d4bc>  // b.none
  44f230:	ldr	w0, [sp, #72]
  44f234:	cmp	w0, #0x8
  44f238:	b.ls	44f244 <ferror@plt+0x4d4c4>  // b.plast
  44f23c:	strb	wzr, [sp, #79]
  44f240:	b	44f264 <ferror@plt+0x4d4e4>
  44f244:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44f248:	add	x0, x0, #0x580
  44f24c:	ldr	x2, [x0]
  44f250:	ldr	w0, [sp, #72]
  44f254:	mov	w1, w0
  44f258:	ldr	x0, [sp, #40]
  44f25c:	blr	x2
  44f260:	strb	w0, [sp, #79]
  44f264:	ldr	x0, [sp, #48]
  44f268:	sub	x0, x0, #0x1
  44f26c:	str	x0, [sp, #48]
  44f270:	ldr	x0, [sp, #40]
  44f274:	add	x0, x0, #0x1
  44f278:	str	x0, [sp, #40]
  44f27c:	ldr	x0, [sp, #48]
  44f280:	cmp	x0, #0x0
  44f284:	b.ne	44f2a8 <ferror@plt+0x4d528>  // b.any
  44f288:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  44f28c:	add	x3, x0, #0xbd8
  44f290:	mov	w2, #0x811                 	// #2065
  44f294:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f298:	add	x1, x0, #0x250
  44f29c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f2a0:	add	x0, x0, #0x268
  44f2a4:	bl	401d00 <__assert_fail@plt>
  44f2a8:	ldrb	w0, [sp, #79]
  44f2ac:	cmp	w0, #0x0
  44f2b0:	b.eq	44f2c0 <ferror@plt+0x4d540>  // b.none
  44f2b4:	cmp	w0, #0x1
  44f2b8:	b.eq	44f350 <ferror@plt+0x4d5d0>  // b.none
  44f2bc:	b	44f46c <ferror@plt+0x4d6ec>
  44f2c0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f2c4:	add	x0, x0, #0x278
  44f2c8:	bl	401cf0 <printf@plt>
  44f2cc:	add	x0, sp, #0x40
  44f2d0:	ldr	w3, [sp, #68]
  44f2d4:	ldr	x2, [sp, #32]
  44f2d8:	mov	x1, x0
  44f2dc:	ldr	x0, [sp, #40]
  44f2e0:	bl	44eff8 <ferror@plt+0x4d278>
  44f2e4:	ldr	w0, [sp, #64]
  44f2e8:	mov	w0, w0
  44f2ec:	ldr	x1, [sp, #48]
  44f2f0:	cmp	x1, x0
  44f2f4:	b.cc	44f304 <ferror@plt+0x4d584>  // b.lo, b.ul, b.last
  44f2f8:	ldr	w0, [sp, #64]
  44f2fc:	cmp	w0, #0x0
  44f300:	b.ne	44f324 <ferror@plt+0x4d5a4>  // b.any
  44f304:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  44f308:	add	x3, x0, #0xbd8
  44f30c:	mov	w2, #0x817                 	// #2071
  44f310:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f314:	add	x1, x0, #0x250
  44f318:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f31c:	add	x0, x0, #0x280
  44f320:	bl	401d00 <__assert_fail@plt>
  44f324:	ldr	w0, [sp, #64]
  44f328:	mov	w0, w0
  44f32c:	ldr	x1, [sp, #48]
  44f330:	sub	x0, x1, x0
  44f334:	str	x0, [sp, #48]
  44f338:	ldr	w0, [sp, #64]
  44f33c:	mov	w0, w0
  44f340:	ldr	x1, [sp, #40]
  44f344:	add	x0, x1, x0
  44f348:	str	x0, [sp, #40]
  44f34c:	b	44f49c <ferror@plt+0x4d71c>
  44f350:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f354:	add	x0, x0, #0x2a8
  44f358:	bl	401cf0 <printf@plt>
  44f35c:	add	x0, sp, #0x40
  44f360:	ldr	w3, [sp, #68]
  44f364:	ldr	x2, [sp, #32]
  44f368:	mov	x1, x0
  44f36c:	ldr	x0, [sp, #40]
  44f370:	bl	44eff8 <ferror@plt+0x4d278>
  44f374:	ldr	w0, [sp, #64]
  44f378:	mov	w0, w0
  44f37c:	ldr	x1, [sp, #48]
  44f380:	cmp	x1, x0
  44f384:	b.cc	44f394 <ferror@plt+0x4d614>  // b.lo, b.ul, b.last
  44f388:	ldr	w0, [sp, #64]
  44f38c:	cmp	w0, #0x0
  44f390:	b.ne	44f3b4 <ferror@plt+0x4d634>  // b.any
  44f394:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  44f398:	add	x3, x0, #0xbd8
  44f39c:	mov	w2, #0x81f                 	// #2079
  44f3a0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f3a4:	add	x1, x0, #0x250
  44f3a8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f3ac:	add	x0, x0, #0x280
  44f3b0:	bl	401d00 <__assert_fail@plt>
  44f3b4:	ldr	w0, [sp, #64]
  44f3b8:	mov	w0, w0
  44f3bc:	ldr	x1, [sp, #48]
  44f3c0:	sub	x0, x1, x0
  44f3c4:	str	x0, [sp, #48]
  44f3c8:	ldr	w0, [sp, #64]
  44f3cc:	mov	w0, w0
  44f3d0:	ldr	x1, [sp, #40]
  44f3d4:	add	x0, x1, x0
  44f3d8:	str	x0, [sp, #40]
  44f3dc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f3e0:	add	x0, x0, #0x2b0
  44f3e4:	bl	401cf0 <printf@plt>
  44f3e8:	add	x0, sp, #0x40
  44f3ec:	ldr	w3, [sp, #68]
  44f3f0:	ldr	x2, [sp, #32]
  44f3f4:	mov	x1, x0
  44f3f8:	ldr	x0, [sp, #40]
  44f3fc:	bl	44eff8 <ferror@plt+0x4d278>
  44f400:	ldr	w0, [sp, #64]
  44f404:	mov	w0, w0
  44f408:	ldr	x1, [sp, #48]
  44f40c:	cmp	x1, x0
  44f410:	b.cc	44f420 <ferror@plt+0x4d6a0>  // b.lo, b.ul, b.last
  44f414:	ldr	w0, [sp, #64]
  44f418:	cmp	w0, #0x0
  44f41c:	b.ne	44f440 <ferror@plt+0x4d6c0>  // b.any
  44f420:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  44f424:	add	x3, x0, #0xbd8
  44f428:	mov	w2, #0x825                 	// #2085
  44f42c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f430:	add	x1, x0, #0x250
  44f434:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f438:	add	x0, x0, #0x280
  44f43c:	bl	401d00 <__assert_fail@plt>
  44f440:	ldr	w0, [sp, #64]
  44f444:	mov	w0, w0
  44f448:	ldr	x1, [sp, #48]
  44f44c:	sub	x0, x1, x0
  44f450:	str	x0, [sp, #48]
  44f454:	ldr	w0, [sp, #64]
  44f458:	mov	w0, w0
  44f45c:	ldr	x1, [sp, #40]
  44f460:	add	x0, x1, x0
  44f464:	str	x0, [sp, #40]
  44f468:	b	44f49c <ferror@plt+0x4d71c>
  44f46c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f470:	add	x0, x0, #0x1e0
  44f474:	bl	401bb0 <puts@plt>
  44f478:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f47c:	add	x0, x0, #0x2b8
  44f480:	bl	401d40 <gettext@plt>
  44f484:	mov	x2, x0
  44f488:	ldrb	w0, [sp, #79]
  44f48c:	mov	w1, w0
  44f490:	mov	x0, x2
  44f494:	bl	46efd4 <warn@@Base>
  44f498:	b	44f4e8 <ferror@plt+0x4d768>
  44f49c:	ldr	x0, [sp, #48]
  44f4a0:	cmp	x0, #0x0
  44f4a4:	b.eq	44f4b4 <ferror@plt+0x4d734>  // b.none
  44f4a8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f4ac:	add	x0, x0, #0x2f8
  44f4b0:	bl	401cf0 <printf@plt>
  44f4b4:	ldr	x0, [sp, #48]
  44f4b8:	cmp	x0, #0x0
  44f4bc:	b.ne	44f1a0 <ferror@plt+0x4d420>  // b.any
  44f4c0:	ldr	w0, [sp, #68]
  44f4c4:	cmp	w0, #0x0
  44f4c8:	b.eq	44f4dc <ferror@plt+0x4d75c>  // b.none
  44f4cc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f4d0:	add	x0, x0, #0x300
  44f4d4:	bl	401cf0 <printf@plt>
  44f4d8:	b	44f4e8 <ferror@plt+0x4d768>
  44f4dc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f4e0:	add	x0, x0, #0x310
  44f4e4:	bl	401cf0 <printf@plt>
  44f4e8:	ldp	x29, x30, [sp], #80
  44f4ec:	ret
  44f4f0:	sub	sp, sp, #0x220
  44f4f4:	stp	x29, x30, [sp, #64]
  44f4f8:	add	x29, sp, #0x40
  44f4fc:	stp	x19, x20, [sp, #80]
  44f500:	str	x21, [sp, #96]
  44f504:	str	x0, [sp, #168]
  44f508:	str	x1, [sp, #160]
  44f50c:	str	x2, [sp, #152]
  44f510:	str	x3, [sp, #144]
  44f514:	str	x4, [sp, #136]
  44f518:	str	x5, [sp, #128]
  44f51c:	str	x6, [sp, #120]
  44f520:	str	x7, [sp, #112]
  44f524:	str	xzr, [sp, #352]
  44f528:	str	xzr, [sp, #536]
  44f52c:	ldr	x0, [sp, #136]
  44f530:	str	x0, [sp, #472]
  44f534:	ldr	x1, [sp, #136]
  44f538:	ldr	x0, [sp, #128]
  44f53c:	cmp	x1, x0
  44f540:	b.hi	44f560 <ferror@plt+0x4d7e0>  // b.pmore
  44f544:	ldr	x1, [sp, #136]
  44f548:	ldr	x0, [sp, #128]
  44f54c:	cmp	x1, x0
  44f550:	b.ne	44f578 <ferror@plt+0x4d7f8>  // b.any
  44f554:	ldr	x0, [sp, #160]
  44f558:	cmp	x0, #0x19
  44f55c:	b.eq	44f578 <ferror@plt+0x4d7f8>  // b.none
  44f560:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f564:	add	x0, x0, #0x320
  44f568:	bl	401d40 <gettext@plt>
  44f56c:	bl	46efd4 <warn@@Base>
  44f570:	ldr	x0, [sp, #136]
  44f574:	b	452364 <ferror@plt+0x505e4>
  44f578:	ldr	x1, [sp, #160]
  44f57c:	mov	x0, #0x1f21                	// #7969
  44f580:	cmp	x1, x0
  44f584:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f588:	ldr	x1, [sp, #160]
  44f58c:	mov	x0, #0x1f20                	// #7968
  44f590:	cmp	x1, x0
  44f594:	b.cs	44f9e4 <ferror@plt+0x4dc64>  // b.hs, b.nlast
  44f598:	ldr	x1, [sp, #160]
  44f59c:	mov	x0, #0x1f02                	// #7938
  44f5a0:	cmp	x1, x0
  44f5a4:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f5a8:	ldr	x1, [sp, #160]
  44f5ac:	mov	x0, #0x1f01                	// #7937
  44f5b0:	cmp	x1, x0
  44f5b4:	b.cs	44fdb4 <ferror@plt+0x4e034>  // b.hs, b.nlast
  44f5b8:	ldr	x0, [sp, #160]
  44f5bc:	cmp	x0, #0x1f
  44f5c0:	b.eq	44f9e4 <ferror@plt+0x4dc64>  // b.none
  44f5c4:	ldr	x0, [sp, #160]
  44f5c8:	cmp	x0, #0x1f
  44f5cc:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f5d0:	ldr	x0, [sp, #160]
  44f5d4:	cmp	x0, #0x19
  44f5d8:	b.eq	44fabc <ferror@plt+0x4dd3c>  // b.none
  44f5dc:	ldr	x0, [sp, #160]
  44f5e0:	cmp	x0, #0x19
  44f5e4:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f5e8:	ldr	x0, [sp, #160]
  44f5ec:	cmp	x0, #0x17
  44f5f0:	b.eq	44f9e4 <ferror@plt+0x4dc64>  // b.none
  44f5f4:	ldr	x0, [sp, #160]
  44f5f8:	cmp	x0, #0x17
  44f5fc:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f600:	ldr	x0, [sp, #160]
  44f604:	cmp	x0, #0x16
  44f608:	b.eq	44fe1c <ferror@plt+0x4e09c>  // b.none
  44f60c:	ldr	x0, [sp, #160]
  44f610:	cmp	x0, #0x16
  44f614:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f618:	ldr	x0, [sp, #160]
  44f61c:	cmp	x0, #0x15
  44f620:	b.eq	44fdb4 <ferror@plt+0x4e034>  // b.none
  44f624:	ldr	x0, [sp, #160]
  44f628:	cmp	x0, #0x15
  44f62c:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f630:	ldr	x0, [sp, #160]
  44f634:	cmp	x0, #0x13
  44f638:	b.eq	44fc70 <ferror@plt+0x4def0>  // b.none
  44f63c:	ldr	x0, [sp, #160]
  44f640:	cmp	x0, #0x13
  44f644:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f648:	ldr	x0, [sp, #160]
  44f64c:	cmp	x0, #0x12
  44f650:	b.eq	44fb9c <ferror@plt+0x4de1c>  // b.none
  44f654:	ldr	x0, [sp, #160]
  44f658:	cmp	x0, #0x12
  44f65c:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f660:	ldr	x0, [sp, #160]
  44f664:	cmp	x0, #0x11
  44f668:	b.eq	44fac8 <ferror@plt+0x4dd48>  // b.none
  44f66c:	ldr	x0, [sp, #160]
  44f670:	cmp	x0, #0x11
  44f674:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f678:	ldr	x0, [sp, #160]
  44f67c:	cmp	x0, #0x10
  44f680:	b.eq	44f724 <ferror@plt+0x4d9a4>  // b.none
  44f684:	ldr	x0, [sp, #160]
  44f688:	cmp	x0, #0x10
  44f68c:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f690:	ldr	x0, [sp, #160]
  44f694:	cmp	x0, #0xf
  44f698:	b.eq	44fdb4 <ferror@plt+0x4e034>  // b.none
  44f69c:	ldr	x0, [sp, #160]
  44f6a0:	cmp	x0, #0xf
  44f6a4:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f6a8:	ldr	x0, [sp, #160]
  44f6ac:	cmp	x0, #0xe
  44f6b0:	b.eq	44f9e4 <ferror@plt+0x4dc64>  // b.none
  44f6b4:	ldr	x0, [sp, #160]
  44f6b8:	cmp	x0, #0xe
  44f6bc:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f6c0:	ldr	x0, [sp, #160]
  44f6c4:	cmp	x0, #0xd
  44f6c8:	b.eq	44fd44 <ferror@plt+0x4dfc4>  // b.none
  44f6cc:	ldr	x0, [sp, #160]
  44f6d0:	cmp	x0, #0xd
  44f6d4:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f6d8:	ldr	x0, [sp, #160]
  44f6dc:	cmp	x0, #0xc
  44f6e0:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f6e4:	ldr	x0, [sp, #160]
  44f6e8:	cmp	x0, #0xb
  44f6ec:	b.cs	44fac8 <ferror@plt+0x4dd48>  // b.hs, b.nlast
  44f6f0:	ldr	x0, [sp, #160]
  44f6f4:	cmp	x0, #0x6
  44f6f8:	b.eq	44fc70 <ferror@plt+0x4def0>  // b.none
  44f6fc:	ldr	x0, [sp, #160]
  44f700:	cmp	x0, #0x6
  44f704:	b.hi	44ff84 <ferror@plt+0x4e204>  // b.pmore
  44f708:	ldr	x0, [sp, #160]
  44f70c:	cmp	x0, #0x1
  44f710:	b.eq	44f90c <ferror@plt+0x4db8c>  // b.none
  44f714:	ldr	x0, [sp, #160]
  44f718:	cmp	x0, #0x5
  44f71c:	b.eq	44fb9c <ferror@plt+0x4de1c>  // b.none
  44f720:	b	44ff84 <ferror@plt+0x4e204>
  44f724:	ldr	w0, [sp, #552]
  44f728:	cmp	w0, #0x2
  44f72c:	b.ne	44f808 <ferror@plt+0x4da88>  // b.any
  44f730:	ldr	x0, [sp, #112]
  44f734:	str	w0, [sp, #532]
  44f738:	ldr	w0, [sp, #532]
  44f73c:	cmp	w0, #0x8
  44f740:	b.ls	44f774 <ferror@plt+0x4d9f4>  // b.plast
  44f744:	ldr	w0, [sp, #532]
  44f748:	mov	x2, x0
  44f74c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44f750:	add	x1, x0, #0xc78
  44f754:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44f758:	add	x0, x0, #0xcc8
  44f75c:	bl	401920 <ngettext@plt>
  44f760:	mov	w2, #0x8                   	// #8
  44f764:	ldr	w1, [sp, #532]
  44f768:	bl	46eed4 <error@@Base>
  44f76c:	mov	w0, #0x8                   	// #8
  44f770:	str	w0, [sp, #532]
  44f774:	ldr	w0, [sp, #532]
  44f778:	ldr	x1, [sp, #136]
  44f77c:	add	x0, x1, x0
  44f780:	ldr	x1, [sp, #128]
  44f784:	cmp	x1, x0
  44f788:	b.hi	44f7b4 <ferror@plt+0x4da34>  // b.pmore
  44f78c:	ldr	x1, [sp, #136]
  44f790:	ldr	x0, [sp, #128]
  44f794:	cmp	x1, x0
  44f798:	b.cs	44f7b0 <ferror@plt+0x4da30>  // b.hs, b.nlast
  44f79c:	ldr	x1, [sp, #128]
  44f7a0:	ldr	x0, [sp, #136]
  44f7a4:	sub	x0, x1, x0
  44f7a8:	str	w0, [sp, #532]
  44f7ac:	b	44f7b4 <ferror@plt+0x4da34>
  44f7b0:	str	wzr, [sp, #532]
  44f7b4:	ldr	w0, [sp, #532]
  44f7b8:	cmp	w0, #0x0
  44f7bc:	b.eq	44f7cc <ferror@plt+0x4da4c>  // b.none
  44f7c0:	ldr	w0, [sp, #532]
  44f7c4:	cmp	w0, #0x8
  44f7c8:	b.ls	44f7d4 <ferror@plt+0x4da54>  // b.plast
  44f7cc:	str	xzr, [sp, #352]
  44f7d0:	b	44f7f4 <ferror@plt+0x4da74>
  44f7d4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44f7d8:	add	x0, x0, #0x580
  44f7dc:	ldr	x2, [x0]
  44f7e0:	ldr	w0, [sp, #532]
  44f7e4:	mov	w1, w0
  44f7e8:	ldr	x0, [sp, #136]
  44f7ec:	blr	x2
  44f7f0:	str	x0, [sp, #352]
  44f7f4:	ldr	x1, [sp, #136]
  44f7f8:	ldr	x0, [sp, #112]
  44f7fc:	add	x0, x1, x0
  44f800:	str	x0, [sp, #136]
  44f804:	b	44ff88 <ferror@plt+0x4e208>
  44f808:	ldr	w0, [sp, #552]
  44f80c:	cmp	w0, #0x3
  44f810:	b.eq	44f820 <ferror@plt+0x4daa0>  // b.none
  44f814:	ldr	w0, [sp, #552]
  44f818:	cmp	w0, #0x4
  44f81c:	b.ne	44f8f8 <ferror@plt+0x4db78>  // b.any
  44f820:	ldr	x0, [sp, #544]
  44f824:	str	w0, [sp, #528]
  44f828:	ldr	w0, [sp, #528]
  44f82c:	cmp	w0, #0x8
  44f830:	b.ls	44f864 <ferror@plt+0x4dae4>  // b.plast
  44f834:	ldr	w0, [sp, #528]
  44f838:	mov	x2, x0
  44f83c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44f840:	add	x1, x0, #0xc78
  44f844:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44f848:	add	x0, x0, #0xcc8
  44f84c:	bl	401920 <ngettext@plt>
  44f850:	mov	w2, #0x8                   	// #8
  44f854:	ldr	w1, [sp, #528]
  44f858:	bl	46eed4 <error@@Base>
  44f85c:	mov	w0, #0x8                   	// #8
  44f860:	str	w0, [sp, #528]
  44f864:	ldr	w0, [sp, #528]
  44f868:	ldr	x1, [sp, #136]
  44f86c:	add	x0, x1, x0
  44f870:	ldr	x1, [sp, #128]
  44f874:	cmp	x1, x0
  44f878:	b.hi	44f8a4 <ferror@plt+0x4db24>  // b.pmore
  44f87c:	ldr	x1, [sp, #136]
  44f880:	ldr	x0, [sp, #128]
  44f884:	cmp	x1, x0
  44f888:	b.cs	44f8a0 <ferror@plt+0x4db20>  // b.hs, b.nlast
  44f88c:	ldr	x1, [sp, #128]
  44f890:	ldr	x0, [sp, #136]
  44f894:	sub	x0, x1, x0
  44f898:	str	w0, [sp, #528]
  44f89c:	b	44f8a4 <ferror@plt+0x4db24>
  44f8a0:	str	wzr, [sp, #528]
  44f8a4:	ldr	w0, [sp, #528]
  44f8a8:	cmp	w0, #0x0
  44f8ac:	b.eq	44f8bc <ferror@plt+0x4db3c>  // b.none
  44f8b0:	ldr	w0, [sp, #528]
  44f8b4:	cmp	w0, #0x8
  44f8b8:	b.ls	44f8c4 <ferror@plt+0x4db44>  // b.plast
  44f8bc:	str	xzr, [sp, #352]
  44f8c0:	b	44f8e4 <ferror@plt+0x4db64>
  44f8c4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44f8c8:	add	x0, x0, #0x580
  44f8cc:	ldr	x2, [x0]
  44f8d0:	ldr	w0, [sp, #528]
  44f8d4:	mov	w1, w0
  44f8d8:	ldr	x0, [sp, #136]
  44f8dc:	blr	x2
  44f8e0:	str	x0, [sp, #352]
  44f8e4:	ldr	x1, [sp, #136]
  44f8e8:	ldr	x0, [sp, #544]
  44f8ec:	add	x0, x1, x0
  44f8f0:	str	x0, [sp, #136]
  44f8f4:	b	44ff88 <ferror@plt+0x4e208>
  44f8f8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44f8fc:	add	x0, x0, #0x338
  44f900:	bl	401d40 <gettext@plt>
  44f904:	bl	46eed4 <error@@Base>
  44f908:	b	44ff88 <ferror@plt+0x4e208>
  44f90c:	ldr	x0, [sp, #112]
  44f910:	str	w0, [sp, #524]
  44f914:	ldr	w0, [sp, #524]
  44f918:	cmp	w0, #0x8
  44f91c:	b.ls	44f950 <ferror@plt+0x4dbd0>  // b.plast
  44f920:	ldr	w0, [sp, #524]
  44f924:	mov	x2, x0
  44f928:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44f92c:	add	x1, x0, #0xc78
  44f930:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44f934:	add	x0, x0, #0xcc8
  44f938:	bl	401920 <ngettext@plt>
  44f93c:	mov	w2, #0x8                   	// #8
  44f940:	ldr	w1, [sp, #524]
  44f944:	bl	46eed4 <error@@Base>
  44f948:	mov	w0, #0x8                   	// #8
  44f94c:	str	w0, [sp, #524]
  44f950:	ldr	w0, [sp, #524]
  44f954:	ldr	x1, [sp, #136]
  44f958:	add	x0, x1, x0
  44f95c:	ldr	x1, [sp, #128]
  44f960:	cmp	x1, x0
  44f964:	b.hi	44f990 <ferror@plt+0x4dc10>  // b.pmore
  44f968:	ldr	x1, [sp, #136]
  44f96c:	ldr	x0, [sp, #128]
  44f970:	cmp	x1, x0
  44f974:	b.cs	44f98c <ferror@plt+0x4dc0c>  // b.hs, b.nlast
  44f978:	ldr	x1, [sp, #128]
  44f97c:	ldr	x0, [sp, #136]
  44f980:	sub	x0, x1, x0
  44f984:	str	w0, [sp, #524]
  44f988:	b	44f990 <ferror@plt+0x4dc10>
  44f98c:	str	wzr, [sp, #524]
  44f990:	ldr	w0, [sp, #524]
  44f994:	cmp	w0, #0x0
  44f998:	b.eq	44f9a8 <ferror@plt+0x4dc28>  // b.none
  44f99c:	ldr	w0, [sp, #524]
  44f9a0:	cmp	w0, #0x8
  44f9a4:	b.ls	44f9b0 <ferror@plt+0x4dc30>  // b.plast
  44f9a8:	str	xzr, [sp, #352]
  44f9ac:	b	44f9d0 <ferror@plt+0x4dc50>
  44f9b0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44f9b4:	add	x0, x0, #0x580
  44f9b8:	ldr	x2, [x0]
  44f9bc:	ldr	w0, [sp, #524]
  44f9c0:	mov	w1, w0
  44f9c4:	ldr	x0, [sp, #136]
  44f9c8:	blr	x2
  44f9cc:	str	x0, [sp, #352]
  44f9d0:	ldr	x1, [sp, #136]
  44f9d4:	ldr	x0, [sp, #112]
  44f9d8:	add	x0, x1, x0
  44f9dc:	str	x0, [sp, #136]
  44f9e0:	b	44ff88 <ferror@plt+0x4e208>
  44f9e4:	ldr	x0, [sp, #544]
  44f9e8:	str	w0, [sp, #520]
  44f9ec:	ldr	w0, [sp, #520]
  44f9f0:	cmp	w0, #0x8
  44f9f4:	b.ls	44fa28 <ferror@plt+0x4dca8>  // b.plast
  44f9f8:	ldr	w0, [sp, #520]
  44f9fc:	mov	x2, x0
  44fa00:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44fa04:	add	x1, x0, #0xc78
  44fa08:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44fa0c:	add	x0, x0, #0xcc8
  44fa10:	bl	401920 <ngettext@plt>
  44fa14:	mov	w2, #0x8                   	// #8
  44fa18:	ldr	w1, [sp, #520]
  44fa1c:	bl	46eed4 <error@@Base>
  44fa20:	mov	w0, #0x8                   	// #8
  44fa24:	str	w0, [sp, #520]
  44fa28:	ldr	w0, [sp, #520]
  44fa2c:	ldr	x1, [sp, #136]
  44fa30:	add	x0, x1, x0
  44fa34:	ldr	x1, [sp, #128]
  44fa38:	cmp	x1, x0
  44fa3c:	b.hi	44fa68 <ferror@plt+0x4dce8>  // b.pmore
  44fa40:	ldr	x1, [sp, #136]
  44fa44:	ldr	x0, [sp, #128]
  44fa48:	cmp	x1, x0
  44fa4c:	b.cs	44fa64 <ferror@plt+0x4dce4>  // b.hs, b.nlast
  44fa50:	ldr	x1, [sp, #128]
  44fa54:	ldr	x0, [sp, #136]
  44fa58:	sub	x0, x1, x0
  44fa5c:	str	w0, [sp, #520]
  44fa60:	b	44fa68 <ferror@plt+0x4dce8>
  44fa64:	str	wzr, [sp, #520]
  44fa68:	ldr	w0, [sp, #520]
  44fa6c:	cmp	w0, #0x0
  44fa70:	b.eq	44fa80 <ferror@plt+0x4dd00>  // b.none
  44fa74:	ldr	w0, [sp, #520]
  44fa78:	cmp	w0, #0x8
  44fa7c:	b.ls	44fa88 <ferror@plt+0x4dd08>  // b.plast
  44fa80:	str	xzr, [sp, #352]
  44fa84:	b	44faa8 <ferror@plt+0x4dd28>
  44fa88:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44fa8c:	add	x0, x0, #0x580
  44fa90:	ldr	x2, [x0]
  44fa94:	ldr	w0, [sp, #520]
  44fa98:	mov	w1, w0
  44fa9c:	ldr	x0, [sp, #136]
  44faa0:	blr	x2
  44faa4:	str	x0, [sp, #352]
  44faa8:	ldr	x1, [sp, #136]
  44faac:	ldr	x0, [sp, #544]
  44fab0:	add	x0, x1, x0
  44fab4:	str	x0, [sp, #136]
  44fab8:	b	44ff88 <ferror@plt+0x4e208>
  44fabc:	mov	x0, #0x1                   	// #1
  44fac0:	str	x0, [sp, #352]
  44fac4:	b	44ff88 <ferror@plt+0x4e208>
  44fac8:	mov	w0, #0x1                   	// #1
  44facc:	str	w0, [sp, #516]
  44fad0:	ldr	w0, [sp, #516]
  44fad4:	cmp	w0, #0x8
  44fad8:	b.ls	44fb0c <ferror@plt+0x4dd8c>  // b.plast
  44fadc:	ldr	w0, [sp, #516]
  44fae0:	mov	x2, x0
  44fae4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44fae8:	add	x1, x0, #0xc78
  44faec:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44faf0:	add	x0, x0, #0xcc8
  44faf4:	bl	401920 <ngettext@plt>
  44faf8:	mov	w2, #0x8                   	// #8
  44fafc:	ldr	w1, [sp, #516]
  44fb00:	bl	46eed4 <error@@Base>
  44fb04:	mov	w0, #0x8                   	// #8
  44fb08:	str	w0, [sp, #516]
  44fb0c:	ldr	w0, [sp, #516]
  44fb10:	ldr	x1, [sp, #136]
  44fb14:	add	x0, x1, x0
  44fb18:	ldr	x1, [sp, #128]
  44fb1c:	cmp	x1, x0
  44fb20:	b.hi	44fb4c <ferror@plt+0x4ddcc>  // b.pmore
  44fb24:	ldr	x1, [sp, #136]
  44fb28:	ldr	x0, [sp, #128]
  44fb2c:	cmp	x1, x0
  44fb30:	b.cs	44fb48 <ferror@plt+0x4ddc8>  // b.hs, b.nlast
  44fb34:	ldr	x1, [sp, #128]
  44fb38:	ldr	x0, [sp, #136]
  44fb3c:	sub	x0, x1, x0
  44fb40:	str	w0, [sp, #516]
  44fb44:	b	44fb4c <ferror@plt+0x4ddcc>
  44fb48:	str	wzr, [sp, #516]
  44fb4c:	ldr	w0, [sp, #516]
  44fb50:	cmp	w0, #0x0
  44fb54:	b.eq	44fb64 <ferror@plt+0x4dde4>  // b.none
  44fb58:	ldr	w0, [sp, #516]
  44fb5c:	cmp	w0, #0x8
  44fb60:	b.ls	44fb6c <ferror@plt+0x4ddec>  // b.plast
  44fb64:	str	xzr, [sp, #352]
  44fb68:	b	44fb8c <ferror@plt+0x4de0c>
  44fb6c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44fb70:	add	x0, x0, #0x580
  44fb74:	ldr	x2, [x0]
  44fb78:	ldr	w0, [sp, #516]
  44fb7c:	mov	w1, w0
  44fb80:	ldr	x0, [sp, #136]
  44fb84:	blr	x2
  44fb88:	str	x0, [sp, #352]
  44fb8c:	ldr	x0, [sp, #136]
  44fb90:	add	x0, x0, #0x1
  44fb94:	str	x0, [sp, #136]
  44fb98:	b	44ff88 <ferror@plt+0x4e208>
  44fb9c:	mov	w0, #0x2                   	// #2
  44fba0:	str	w0, [sp, #512]
  44fba4:	ldr	w0, [sp, #512]
  44fba8:	cmp	w0, #0x8
  44fbac:	b.ls	44fbe0 <ferror@plt+0x4de60>  // b.plast
  44fbb0:	ldr	w0, [sp, #512]
  44fbb4:	mov	x2, x0
  44fbb8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44fbbc:	add	x1, x0, #0xc78
  44fbc0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44fbc4:	add	x0, x0, #0xcc8
  44fbc8:	bl	401920 <ngettext@plt>
  44fbcc:	mov	w2, #0x8                   	// #8
  44fbd0:	ldr	w1, [sp, #512]
  44fbd4:	bl	46eed4 <error@@Base>
  44fbd8:	mov	w0, #0x8                   	// #8
  44fbdc:	str	w0, [sp, #512]
  44fbe0:	ldr	w0, [sp, #512]
  44fbe4:	ldr	x1, [sp, #136]
  44fbe8:	add	x0, x1, x0
  44fbec:	ldr	x1, [sp, #128]
  44fbf0:	cmp	x1, x0
  44fbf4:	b.hi	44fc20 <ferror@plt+0x4dea0>  // b.pmore
  44fbf8:	ldr	x1, [sp, #136]
  44fbfc:	ldr	x0, [sp, #128]
  44fc00:	cmp	x1, x0
  44fc04:	b.cs	44fc1c <ferror@plt+0x4de9c>  // b.hs, b.nlast
  44fc08:	ldr	x1, [sp, #128]
  44fc0c:	ldr	x0, [sp, #136]
  44fc10:	sub	x0, x1, x0
  44fc14:	str	w0, [sp, #512]
  44fc18:	b	44fc20 <ferror@plt+0x4dea0>
  44fc1c:	str	wzr, [sp, #512]
  44fc20:	ldr	w0, [sp, #512]
  44fc24:	cmp	w0, #0x0
  44fc28:	b.eq	44fc38 <ferror@plt+0x4deb8>  // b.none
  44fc2c:	ldr	w0, [sp, #512]
  44fc30:	cmp	w0, #0x8
  44fc34:	b.ls	44fc40 <ferror@plt+0x4dec0>  // b.plast
  44fc38:	str	xzr, [sp, #352]
  44fc3c:	b	44fc60 <ferror@plt+0x4dee0>
  44fc40:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44fc44:	add	x0, x0, #0x580
  44fc48:	ldr	x2, [x0]
  44fc4c:	ldr	w0, [sp, #512]
  44fc50:	mov	w1, w0
  44fc54:	ldr	x0, [sp, #136]
  44fc58:	blr	x2
  44fc5c:	str	x0, [sp, #352]
  44fc60:	ldr	x0, [sp, #136]
  44fc64:	add	x0, x0, #0x2
  44fc68:	str	x0, [sp, #136]
  44fc6c:	b	44ff88 <ferror@plt+0x4e208>
  44fc70:	mov	w0, #0x4                   	// #4
  44fc74:	str	w0, [sp, #508]
  44fc78:	ldr	w0, [sp, #508]
  44fc7c:	cmp	w0, #0x8
  44fc80:	b.ls	44fcb4 <ferror@plt+0x4df34>  // b.plast
  44fc84:	ldr	w0, [sp, #508]
  44fc88:	mov	x2, x0
  44fc8c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44fc90:	add	x1, x0, #0xc78
  44fc94:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  44fc98:	add	x0, x0, #0xcc8
  44fc9c:	bl	401920 <ngettext@plt>
  44fca0:	mov	w2, #0x8                   	// #8
  44fca4:	ldr	w1, [sp, #508]
  44fca8:	bl	46eed4 <error@@Base>
  44fcac:	mov	w0, #0x8                   	// #8
  44fcb0:	str	w0, [sp, #508]
  44fcb4:	ldr	w0, [sp, #508]
  44fcb8:	ldr	x1, [sp, #136]
  44fcbc:	add	x0, x1, x0
  44fcc0:	ldr	x1, [sp, #128]
  44fcc4:	cmp	x1, x0
  44fcc8:	b.hi	44fcf4 <ferror@plt+0x4df74>  // b.pmore
  44fccc:	ldr	x1, [sp, #136]
  44fcd0:	ldr	x0, [sp, #128]
  44fcd4:	cmp	x1, x0
  44fcd8:	b.cs	44fcf0 <ferror@plt+0x4df70>  // b.hs, b.nlast
  44fcdc:	ldr	x1, [sp, #128]
  44fce0:	ldr	x0, [sp, #136]
  44fce4:	sub	x0, x1, x0
  44fce8:	str	w0, [sp, #508]
  44fcec:	b	44fcf4 <ferror@plt+0x4df74>
  44fcf0:	str	wzr, [sp, #508]
  44fcf4:	ldr	w0, [sp, #508]
  44fcf8:	cmp	w0, #0x0
  44fcfc:	b.eq	44fd0c <ferror@plt+0x4df8c>  // b.none
  44fd00:	ldr	w0, [sp, #508]
  44fd04:	cmp	w0, #0x8
  44fd08:	b.ls	44fd14 <ferror@plt+0x4df94>  // b.plast
  44fd0c:	str	xzr, [sp, #352]
  44fd10:	b	44fd34 <ferror@plt+0x4dfb4>
  44fd14:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  44fd18:	add	x0, x0, #0x580
  44fd1c:	ldr	x2, [x0]
  44fd20:	ldr	w0, [sp, #508]
  44fd24:	mov	w1, w0
  44fd28:	ldr	x0, [sp, #136]
  44fd2c:	blr	x2
  44fd30:	str	x0, [sp, #352]
  44fd34:	ldr	x0, [sp, #136]
  44fd38:	add	x0, x0, #0x4
  44fd3c:	str	x0, [sp, #136]
  44fd40:	b	44ff88 <ferror@plt+0x4e208>
  44fd44:	add	x1, sp, #0x158
  44fd48:	add	x0, sp, #0x15c
  44fd4c:	mov	x4, x1
  44fd50:	mov	x3, x0
  44fd54:	mov	w2, #0x1                   	// #1
  44fd58:	ldr	x1, [sp, #128]
  44fd5c:	ldr	x0, [sp, #136]
  44fd60:	bl	449b20 <ferror@plt+0x47da0>
  44fd64:	str	x0, [sp, #440]
  44fd68:	ldr	w0, [sp, #348]
  44fd6c:	mov	w0, w0
  44fd70:	ldr	x1, [sp, #136]
  44fd74:	add	x0, x1, x0
  44fd78:	str	x0, [sp, #136]
  44fd7c:	ldr	x0, [sp, #440]
  44fd80:	str	x0, [sp, #432]
  44fd84:	ldr	x1, [sp, #432]
  44fd88:	ldr	x0, [sp, #440]
  44fd8c:	cmp	x1, x0
  44fd90:	b.eq	44fda0 <ferror@plt+0x4e020>  // b.none
  44fd94:	ldr	w0, [sp, #344]
  44fd98:	orr	w0, w0, #0x2
  44fd9c:	str	w0, [sp, #344]
  44fda0:	ldr	w0, [sp, #344]
  44fda4:	bl	449630 <ferror@plt+0x478b0>
  44fda8:	ldr	x0, [sp, #432]
  44fdac:	str	x0, [sp, #352]
  44fdb0:	b	44ff88 <ferror@plt+0x4e208>
  44fdb4:	add	x1, sp, #0x150
  44fdb8:	add	x0, sp, #0x154
  44fdbc:	mov	x4, x1
  44fdc0:	mov	x3, x0
  44fdc4:	mov	w2, #0x0                   	// #0
  44fdc8:	ldr	x1, [sp, #128]
  44fdcc:	ldr	x0, [sp, #136]
  44fdd0:	bl	449b20 <ferror@plt+0x47da0>
  44fdd4:	str	x0, [sp, #448]
  44fdd8:	ldr	w0, [sp, #340]
  44fddc:	mov	w0, w0
  44fde0:	ldr	x1, [sp, #136]
  44fde4:	add	x0, x1, x0
  44fde8:	str	x0, [sp, #136]
  44fdec:	ldr	x0, [sp, #448]
  44fdf0:	str	x0, [sp, #352]
  44fdf4:	ldr	x0, [sp, #352]
  44fdf8:	ldr	x1, [sp, #448]
  44fdfc:	cmp	x1, x0
  44fe00:	b.eq	44fe10 <ferror@plt+0x4e090>  // b.none
  44fe04:	ldr	w0, [sp, #336]
  44fe08:	orr	w0, w0, #0x2
  44fe0c:	str	w0, [sp, #336]
  44fe10:	ldr	w0, [sp, #336]
  44fe14:	bl	449630 <ferror@plt+0x478b0>
  44fe18:	b	44ff88 <ferror@plt+0x4e208>
  44fe1c:	add	x1, sp, #0x148
  44fe20:	add	x0, sp, #0x14c
  44fe24:	mov	x4, x1
  44fe28:	mov	x3, x0
  44fe2c:	mov	w2, #0x0                   	// #0
  44fe30:	ldr	x1, [sp, #128]
  44fe34:	ldr	x0, [sp, #136]
  44fe38:	bl	449b20 <ferror@plt+0x47da0>
  44fe3c:	str	x0, [sp, #464]
  44fe40:	ldr	w0, [sp, #332]
  44fe44:	mov	w0, w0
  44fe48:	ldr	x1, [sp, #136]
  44fe4c:	add	x0, x1, x0
  44fe50:	str	x0, [sp, #136]
  44fe54:	ldr	x0, [sp, #464]
  44fe58:	str	x0, [sp, #160]
  44fe5c:	ldr	x1, [sp, #160]
  44fe60:	ldr	x0, [sp, #464]
  44fe64:	cmp	x1, x0
  44fe68:	b.eq	44fe78 <ferror@plt+0x4e0f8>  // b.none
  44fe6c:	ldr	w0, [sp, #328]
  44fe70:	orr	w0, w0, #0x2
  44fe74:	str	w0, [sp, #328]
  44fe78:	ldr	w0, [sp, #328]
  44fe7c:	bl	449630 <ferror@plt+0x478b0>
  44fe80:	ldr	w0, [sp, #568]
  44fe84:	cmp	w0, #0x0
  44fe88:	b.ne	44feac <ferror@plt+0x4e12c>  // b.any
  44fe8c:	ldrb	w19, [sp, #592]
  44fe90:	ldr	x0, [sp, #160]
  44fe94:	bl	44b390 <ferror@plt+0x49610>
  44fe98:	mov	x2, x0
  44fe9c:	mov	w1, w19
  44fea0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  44fea4:	add	x0, x0, #0x370
  44fea8:	bl	401cf0 <printf@plt>
  44feac:	ldr	x0, [sp, #160]
  44feb0:	cmp	x0, #0x21
  44feb4:	b.ne	44ff1c <ferror@plt+0x4e19c>  // b.any
  44feb8:	add	x1, sp, #0x140
  44febc:	add	x0, sp, #0x144
  44fec0:	mov	x4, x1
  44fec4:	mov	x3, x0
  44fec8:	mov	w2, #0x1                   	// #1
  44fecc:	ldr	x1, [sp, #128]
  44fed0:	ldr	x0, [sp, #136]
  44fed4:	bl	449b20 <ferror@plt+0x47da0>
  44fed8:	str	x0, [sp, #456]
  44fedc:	ldr	w0, [sp, #324]
  44fee0:	mov	w0, w0
  44fee4:	ldr	x1, [sp, #136]
  44fee8:	add	x0, x1, x0
  44feec:	str	x0, [sp, #136]
  44fef0:	ldr	x0, [sp, #456]
  44fef4:	str	x0, [sp, #152]
  44fef8:	ldr	x1, [sp, #152]
  44fefc:	ldr	x0, [sp, #456]
  44ff00:	cmp	x1, x0
  44ff04:	b.eq	44ff14 <ferror@plt+0x4e194>  // b.none
  44ff08:	ldr	w0, [sp, #320]
  44ff0c:	orr	w0, w0, #0x2
  44ff10:	str	w0, [sp, #320]
  44ff14:	ldr	w0, [sp, #320]
  44ff18:	bl	449630 <ferror@plt+0x478b0>
  44ff1c:	ldr	w0, [sp, #600]
  44ff20:	str	w0, [sp, #56]
  44ff24:	ldrb	w0, [sp, #592]
  44ff28:	strb	w0, [sp, #48]
  44ff2c:	ldr	x0, [sp, #584]
  44ff30:	str	x0, [sp, #40]
  44ff34:	ldr	x0, [sp, #576]
  44ff38:	str	x0, [sp, #32]
  44ff3c:	ldr	w0, [sp, #568]
  44ff40:	str	w0, [sp, #24]
  44ff44:	ldr	x0, [sp, #560]
  44ff48:	str	x0, [sp, #16]
  44ff4c:	ldr	w0, [sp, #552]
  44ff50:	str	w0, [sp, #8]
  44ff54:	ldr	x0, [sp, #544]
  44ff58:	str	x0, [sp]
  44ff5c:	ldr	x7, [sp, #112]
  44ff60:	ldr	x6, [sp, #120]
  44ff64:	ldr	x5, [sp, #128]
  44ff68:	ldr	x4, [sp, #136]
  44ff6c:	ldr	x3, [sp, #144]
  44ff70:	ldr	x2, [sp, #152]
  44ff74:	ldr	x1, [sp, #160]
  44ff78:	ldr	x0, [sp, #168]
  44ff7c:	bl	44f4f0 <ferror@plt+0x4d770>
  44ff80:	b	452364 <ferror@plt+0x505e4>
  44ff84:	nop
  44ff88:	ldr	x1, [sp, #160]
  44ff8c:	mov	x0, #0x1f21                	// #7969
  44ff90:	cmp	x1, x0
  44ff94:	b.eq	4509c8 <ferror@plt+0x4ec48>  // b.none
  44ff98:	ldr	x1, [sp, #160]
  44ff9c:	mov	x0, #0x1f21                	// #7969
  44ffa0:	cmp	x1, x0
  44ffa4:	b.hi	450b08 <ferror@plt+0x4ed88>  // b.pmore
  44ffa8:	ldr	x1, [sp, #160]
  44ffac:	mov	x0, #0x1f20                	// #7968
  44ffb0:	cmp	x1, x0
  44ffb4:	b.eq	450080 <ferror@plt+0x4e300>  // b.none
  44ffb8:	ldr	x1, [sp, #160]
  44ffbc:	mov	x0, #0x1f20                	// #7968
  44ffc0:	cmp	x1, x0
  44ffc4:	b.hi	450b08 <ferror@plt+0x4ed88>  // b.pmore
  44ffc8:	ldr	x1, [sp, #160]
  44ffcc:	mov	x0, #0x1f02                	// #7938
  44ffd0:	cmp	x1, x0
  44ffd4:	b.eq	45091c <ferror@plt+0x4eb9c>  // b.none
  44ffd8:	ldr	x1, [sp, #160]
  44ffdc:	mov	x0, #0x1f02                	// #7938
  44ffe0:	cmp	x1, x0
  44ffe4:	b.hi	450b08 <ferror@plt+0x4ed88>  // b.pmore
  44ffe8:	ldr	x0, [sp, #160]
  44ffec:	cmp	x0, #0x21
  44fff0:	b.hi	450030 <ferror@plt+0x4e2b0>  // b.pmore
  44fff4:	ldr	x0, [sp, #160]
  44fff8:	cmp	x0, #0x0
  44fffc:	b.eq	450b08 <ferror@plt+0x4ed88>  // b.none
  450000:	ldr	x0, [sp, #160]
  450004:	sub	x0, x0, #0x1
  450008:	cmp	x0, #0x20
  45000c:	b.hi	450b08 <ferror@plt+0x4ed88>  // b.pmore
  450010:	cmp	w0, #0x20
  450014:	b.hi	450b08 <ferror@plt+0x4ed88>  // b.pmore
  450018:	adrp	x1, 4a1000 <warn@@Base+0x3202c>
  45001c:	add	x1, x1, #0xe08
  450020:	ldr	w0, [x1, w0, uxtw #2]
  450024:	adr	x1, 450030 <ferror@plt+0x4e2b0>
  450028:	add	x0, x1, w0, sxtw #2
  45002c:	br	x0
  450030:	ldr	x1, [sp, #160]
  450034:	mov	x0, #0x1f01                	// #7937
  450038:	cmp	x1, x0
  45003c:	b.eq	450aa4 <ferror@plt+0x4ed24>  // b.none
  450040:	b	450b08 <ferror@plt+0x4ed88>
  450044:	ldr	w0, [sp, #568]
  450048:	cmp	w0, #0x0
  45004c:	b.ne	450b28 <ferror@plt+0x4eda8>  // b.any
  450050:	ldrb	w19, [sp, #592]
  450054:	ldr	x0, [sp, #352]
  450058:	mov	x1, x0
  45005c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  450060:	add	x0, x0, #0xd28
  450064:	bl	449984 <ferror@plt+0x47c04>
  450068:	mov	x2, x0
  45006c:	mov	w1, w19
  450070:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450074:	add	x0, x0, #0x378
  450078:	bl	401cf0 <printf@plt>
  45007c:	b	450b28 <ferror@plt+0x4eda8>
  450080:	ldr	w0, [sp, #568]
  450084:	cmp	w0, #0x0
  450088:	b.ne	450b30 <ferror@plt+0x4edb0>  // b.any
  45008c:	ldrb	w19, [sp, #592]
  450090:	ldr	x0, [sp, #352]
  450094:	mov	x1, x0
  450098:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45009c:	add	x0, x0, #0xd28
  4500a0:	bl	449984 <ferror@plt+0x47c04>
  4500a4:	mov	x2, x0
  4500a8:	mov	w1, w19
  4500ac:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4500b0:	add	x0, x0, #0x388
  4500b4:	bl	401cf0 <printf@plt>
  4500b8:	b	450b30 <ferror@plt+0x4edb0>
  4500bc:	ldr	w0, [sp, #568]
  4500c0:	cmp	w0, #0x0
  4500c4:	b.ne	450b38 <ferror@plt+0x4edb8>  // b.any
  4500c8:	ldrb	w19, [sp, #592]
  4500cc:	ldr	x1, [sp, #352]
  4500d0:	ldr	x0, [sp, #120]
  4500d4:	add	x0, x1, x0
  4500d8:	mov	x1, x0
  4500dc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4500e0:	add	x0, x0, #0xd28
  4500e4:	bl	449984 <ferror@plt+0x47c04>
  4500e8:	mov	x2, x0
  4500ec:	mov	w1, w19
  4500f0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4500f4:	add	x0, x0, #0x378
  4500f8:	bl	401cf0 <printf@plt>
  4500fc:	b	450b38 <ferror@plt+0x4edb8>
  450100:	ldr	w0, [sp, #568]
  450104:	cmp	w0, #0x0
  450108:	b.ne	450b40 <ferror@plt+0x4edc0>  // b.any
  45010c:	ldrb	w19, [sp, #592]
  450110:	ldr	x0, [sp, #352]
  450114:	mov	x1, x0
  450118:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45011c:	add	x0, x0, #0xd28
  450120:	bl	449984 <ferror@plt+0x47c04>
  450124:	mov	x2, x0
  450128:	mov	w1, w19
  45012c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450130:	add	x0, x0, #0x398
  450134:	bl	401cf0 <printf@plt>
  450138:	b	450b40 <ferror@plt+0x4edc0>
  45013c:	ldr	w0, [sp, #568]
  450140:	cmp	w0, #0x0
  450144:	b.ne	450b48 <ferror@plt+0x4edc8>  // b.any
  450148:	ldrb	w19, [sp, #592]
  45014c:	ldr	x0, [sp, #352]
  450150:	mov	x1, x0
  450154:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  450158:	add	x0, x0, #0x480
  45015c:	bl	449984 <ferror@plt+0x47c04>
  450160:	mov	x2, x0
  450164:	mov	w1, w19
  450168:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45016c:	add	x0, x0, #0x370
  450170:	bl	401cf0 <printf@plt>
  450174:	b	450b48 <ferror@plt+0x4edc8>
  450178:	ldr	w0, [sp, #568]
  45017c:	cmp	w0, #0x0
  450180:	b.ne	450b50 <ferror@plt+0x4edd0>  // b.any
  450184:	ldrb	w19, [sp, #592]
  450188:	ldr	x0, [sp, #152]
  45018c:	mov	x1, x0
  450190:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  450194:	add	x0, x0, #0x480
  450198:	bl	449984 <ferror@plt+0x47c04>
  45019c:	mov	x2, x0
  4501a0:	mov	w1, w19
  4501a4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4501a8:	add	x0, x0, #0x370
  4501ac:	bl	401cf0 <printf@plt>
  4501b0:	b	450b50 <ferror@plt+0x4edd0>
  4501b4:	ldr	w0, [sp, #568]
  4501b8:	cmp	w0, #0x0
  4501bc:	b.ne	45024c <ferror@plt+0x4e4cc>  // b.any
  4501c0:	ldr	x0, [sp, #136]
  4501c4:	add	x0, x0, #0x8
  4501c8:	ldr	x1, [sp, #128]
  4501cc:	cmp	x1, x0
  4501d0:	b.cc	4501f0 <ferror@plt+0x4e470>  // b.lo, b.ul, b.last
  4501d4:	add	x1, sp, #0x160
  4501d8:	add	x0, sp, #0x138
  4501dc:	mov	x2, x1
  4501e0:	mov	x1, x0
  4501e4:	ldr	x0, [sp, #136]
  4501e8:	bl	46fc90 <warn@@Base+0xcbc>
  4501ec:	b	4501fc <ferror@plt+0x4e47c>
  4501f0:	str	xzr, [sp, #312]
  4501f4:	ldr	x0, [sp, #312]
  4501f8:	str	x0, [sp, #352]
  4501fc:	ldr	x0, [sp, #352]
  450200:	str	x0, [sp, #304]
  450204:	ldr	x0, [sp, #160]
  450208:	cmp	x0, #0x14
  45020c:	b.ne	450220 <ferror@plt+0x4e4a0>  // b.any
  450210:	add	x1, sp, #0x130
  450214:	add	x0, sp, #0x138
  450218:	ldr	x2, [sp, #120]
  45021c:	bl	44de60 <ferror@plt+0x4c0e0>
  450220:	ldrb	w19, [sp, #592]
  450224:	ldr	x0, [sp, #312]
  450228:	ldr	x1, [sp, #304]
  45022c:	add	x2, sp, #0xb0
  450230:	mov	w3, #0x40                  	// #64
  450234:	bl	449a84 <ferror@plt+0x47d04>
  450238:	mov	x2, x0
  45023c:	mov	w1, w19
  450240:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450244:	add	x0, x0, #0x398
  450248:	bl	401cf0 <printf@plt>
  45024c:	ldr	w0, [sp, #568]
  450250:	cmp	w0, #0x0
  450254:	b.ne	450280 <ferror@plt+0x4e500>  // b.any
  450258:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45025c:	add	x0, x0, #0x534
  450260:	ldr	w0, [x0]
  450264:	cmp	w0, #0x0
  450268:	b.ne	450280 <ferror@plt+0x4e500>  // b.any
  45026c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  450270:	add	x0, x0, #0x558
  450274:	ldr	w0, [x0]
  450278:	cmp	w0, #0x0
  45027c:	b.eq	450358 <ferror@plt+0x4e5d8>  // b.none
  450280:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  450284:	add	x0, x0, #0x9a4
  450288:	ldr	w0, [x0]
  45028c:	cmp	w0, #0x0
  450290:	b.ne	450358 <ferror@plt+0x4e5d8>  // b.any
  450294:	mov	w0, #0x8                   	// #8
  450298:	str	w0, [sp, #504]
  45029c:	ldr	w0, [sp, #504]
  4502a0:	cmp	w0, #0x8
  4502a4:	b.ls	4502d8 <ferror@plt+0x4e558>  // b.plast
  4502a8:	ldr	w0, [sp, #504]
  4502ac:	mov	x2, x0
  4502b0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4502b4:	add	x1, x0, #0xc78
  4502b8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4502bc:	add	x0, x0, #0xcc8
  4502c0:	bl	401920 <ngettext@plt>
  4502c4:	mov	w2, #0x8                   	// #8
  4502c8:	ldr	w1, [sp, #504]
  4502cc:	bl	46eed4 <error@@Base>
  4502d0:	mov	w0, #0x8                   	// #8
  4502d4:	str	w0, [sp, #504]
  4502d8:	ldr	w0, [sp, #504]
  4502dc:	ldr	x1, [sp, #136]
  4502e0:	add	x0, x1, x0
  4502e4:	ldr	x1, [sp, #128]
  4502e8:	cmp	x1, x0
  4502ec:	b.hi	450318 <ferror@plt+0x4e598>  // b.pmore
  4502f0:	ldr	x1, [sp, #136]
  4502f4:	ldr	x0, [sp, #128]
  4502f8:	cmp	x1, x0
  4502fc:	b.cs	450314 <ferror@plt+0x4e594>  // b.hs, b.nlast
  450300:	ldr	x1, [sp, #128]
  450304:	ldr	x0, [sp, #136]
  450308:	sub	x0, x1, x0
  45030c:	str	w0, [sp, #504]
  450310:	b	450318 <ferror@plt+0x4e598>
  450314:	str	wzr, [sp, #504]
  450318:	ldr	w0, [sp, #504]
  45031c:	cmp	w0, #0x0
  450320:	b.eq	450330 <ferror@plt+0x4e5b0>  // b.none
  450324:	ldr	w0, [sp, #504]
  450328:	cmp	w0, #0x8
  45032c:	b.ls	450338 <ferror@plt+0x4e5b8>  // b.plast
  450330:	str	xzr, [sp, #352]
  450334:	b	450358 <ferror@plt+0x4e5d8>
  450338:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45033c:	add	x0, x0, #0x580
  450340:	ldr	x2, [x0]
  450344:	ldr	w0, [sp, #504]
  450348:	mov	w1, w0
  45034c:	ldr	x0, [sp, #136]
  450350:	blr	x2
  450354:	str	x0, [sp, #352]
  450358:	ldr	x0, [sp, #136]
  45035c:	add	x0, x0, #0x8
  450360:	str	x0, [sp, #136]
  450364:	b	450b7c <ferror@plt+0x4edfc>
  450368:	ldr	w0, [sp, #568]
  45036c:	cmp	w0, #0x0
  450370:	b.ne	450490 <ferror@plt+0x4e710>  // b.any
  450374:	ldr	x0, [sp, #136]
  450378:	add	x0, x0, #0x8
  45037c:	ldr	x1, [sp, #128]
  450380:	cmp	x1, x0
  450384:	b.cc	4503a4 <ferror@plt+0x4e624>  // b.lo, b.ul, b.last
  450388:	add	x1, sp, #0x120
  45038c:	add	x0, sp, #0x128
  450390:	mov	x2, x1
  450394:	mov	x1, x0
  450398:	ldr	x0, [sp, #136]
  45039c:	bl	46fc90 <warn@@Base+0xcbc>
  4503a0:	b	4503b0 <ferror@plt+0x4e630>
  4503a4:	str	xzr, [sp, #296]
  4503a8:	ldr	x0, [sp, #296]
  4503ac:	str	x0, [sp, #288]
  4503b0:	ldr	x0, [sp, #136]
  4503b4:	add	x0, x0, #0x10
  4503b8:	ldr	x1, [sp, #128]
  4503bc:	cmp	x1, x0
  4503c0:	b.cc	4503dc <ferror@plt+0x4e65c>  // b.lo, b.ul, b.last
  4503c4:	ldr	x0, [sp, #136]
  4503c8:	add	x0, x0, #0x8
  4503cc:	add	x2, sp, #0x110
  4503d0:	add	x1, sp, #0x118
  4503d4:	bl	46fc90 <warn@@Base+0xcbc>
  4503d8:	b	4503e8 <ferror@plt+0x4e668>
  4503dc:	str	xzr, [sp, #280]
  4503e0:	ldr	x0, [sp, #280]
  4503e4:	str	x0, [sp, #272]
  4503e8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4503ec:	add	x0, x0, #0x580
  4503f0:	ldr	x1, [x0]
  4503f4:	adrp	x0, 46f000 <warn@@Base+0x2c>
  4503f8:	add	x0, x0, #0x3b0
  4503fc:	cmp	x1, x0
  450400:	b.ne	450464 <ferror@plt+0x4e6e4>  // b.any
  450404:	ldr	x1, [sp, #296]
  450408:	ldr	x0, [sp, #280]
  45040c:	eor	x0, x1, x0
  450410:	str	x0, [sp, #296]
  450414:	ldr	x1, [sp, #280]
  450418:	ldr	x0, [sp, #296]
  45041c:	eor	x0, x1, x0
  450420:	str	x0, [sp, #280]
  450424:	ldr	x1, [sp, #296]
  450428:	ldr	x0, [sp, #280]
  45042c:	eor	x0, x1, x0
  450430:	str	x0, [sp, #296]
  450434:	ldr	x1, [sp, #288]
  450438:	ldr	x0, [sp, #272]
  45043c:	eor	x0, x1, x0
  450440:	str	x0, [sp, #288]
  450444:	ldr	x1, [sp, #272]
  450448:	ldr	x0, [sp, #288]
  45044c:	eor	x0, x1, x0
  450450:	str	x0, [sp, #272]
  450454:	ldr	x1, [sp, #288]
  450458:	ldr	x0, [sp, #272]
  45045c:	eor	x0, x1, x0
  450460:	str	x0, [sp, #288]
  450464:	ldr	x0, [sp, #296]
  450468:	ldr	x1, [sp, #288]
  45046c:	ldr	x2, [sp, #280]
  450470:	ldr	x3, [sp, #272]
  450474:	mov	x4, x3
  450478:	mov	x3, x2
  45047c:	mov	x2, x1
  450480:	mov	x1, x0
  450484:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450488:	add	x0, x0, #0x3a0
  45048c:	bl	401cf0 <printf@plt>
  450490:	ldr	x0, [sp, #136]
  450494:	add	x0, x0, #0x10
  450498:	str	x0, [sp, #136]
  45049c:	b	450b7c <ferror@plt+0x4edfc>
  4504a0:	ldr	w0, [sp, #568]
  4504a4:	cmp	w0, #0x0
  4504a8:	b.ne	4504d4 <ferror@plt+0x4e754>  // b.any
  4504ac:	ldrb	w4, [sp, #592]
  4504b0:	ldr	x1, [sp, #128]
  4504b4:	ldr	x0, [sp, #136]
  4504b8:	sub	x0, x1, x0
  4504bc:	ldr	x3, [sp, #136]
  4504c0:	mov	w2, w0
  4504c4:	mov	w1, w4
  4504c8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4504cc:	add	x0, x0, #0x3b8
  4504d0:	bl	401cf0 <printf@plt>
  4504d4:	ldr	x1, [sp, #128]
  4504d8:	ldr	x0, [sp, #136]
  4504dc:	sub	x0, x1, x0
  4504e0:	mov	x1, x0
  4504e4:	ldr	x0, [sp, #136]
  4504e8:	bl	401980 <strnlen@plt>
  4504ec:	add	x0, x0, #0x1
  4504f0:	ldr	x1, [sp, #136]
  4504f4:	add	x0, x1, x0
  4504f8:	str	x0, [sp, #136]
  4504fc:	b	450b7c <ferror@plt+0x4edfc>
  450500:	add	x1, sp, #0x108
  450504:	add	x0, sp, #0x10c
  450508:	mov	x4, x1
  45050c:	mov	x3, x0
  450510:	mov	w2, #0x0                   	// #0
  450514:	ldr	x1, [sp, #128]
  450518:	ldr	x0, [sp, #136]
  45051c:	bl	449b20 <ferror@plt+0x47da0>
  450520:	str	x0, [sp, #408]
  450524:	ldr	w0, [sp, #268]
  450528:	mov	w0, w0
  45052c:	ldr	x1, [sp, #136]
  450530:	add	x0, x1, x0
  450534:	str	x0, [sp, #136]
  450538:	ldr	x0, [sp, #408]
  45053c:	str	x0, [sp, #352]
  450540:	ldr	x0, [sp, #352]
  450544:	ldr	x1, [sp, #408]
  450548:	cmp	x1, x0
  45054c:	b.eq	45055c <ferror@plt+0x4e7dc>  // b.none
  450550:	ldr	w0, [sp, #264]
  450554:	orr	w0, w0, #0x2
  450558:	str	w0, [sp, #264]
  45055c:	ldr	w0, [sp, #264]
  450560:	bl	449630 <ferror@plt+0x478b0>
  450564:	ldr	x0, [sp, #136]
  450568:	str	x0, [sp, #536]
  45056c:	ldr	x1, [sp, #536]
  450570:	ldr	x0, [sp, #128]
  450574:	cmp	x1, x0
  450578:	b.cc	450598 <ferror@plt+0x4e818>  // b.lo, b.ul, b.last
  45057c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450580:	add	x0, x0, #0x3c0
  450584:	bl	401d40 <gettext@plt>
  450588:	bl	46efd4 <warn@@Base>
  45058c:	str	xzr, [sp, #352]
  450590:	ldr	x0, [sp, #128]
  450594:	str	x0, [sp, #536]
  450598:	ldr	x0, [sp, #352]
  45059c:	ldr	x2, [sp, #128]
  4505a0:	mov	x1, x0
  4505a4:	ldr	x0, [sp, #536]
  4505a8:	bl	44e214 <ferror@plt+0x4c494>
  4505ac:	str	x0, [sp, #352]
  4505b0:	ldr	w0, [sp, #568]
  4505b4:	cmp	w0, #0x0
  4505b8:	b.eq	4505d0 <ferror@plt+0x4e850>  // b.none
  4505bc:	ldr	x0, [sp, #352]
  4505c0:	ldr	x1, [sp, #536]
  4505c4:	add	x0, x1, x0
  4505c8:	str	x0, [sp, #136]
  4505cc:	b	450b7c <ferror@plt+0x4edfc>
  4505d0:	ldr	x0, [sp, #352]
  4505d4:	ldrb	w3, [sp, #592]
  4505d8:	ldr	x2, [sp, #128]
  4505dc:	mov	x1, x0
  4505e0:	ldr	x0, [sp, #536]
  4505e4:	bl	44b468 <ferror@plt+0x496e8>
  4505e8:	str	x0, [sp, #136]
  4505ec:	b	450b7c <ferror@plt+0x4edfc>
  4505f0:	mov	w0, #0x1                   	// #1
  4505f4:	str	w0, [sp, #500]
  4505f8:	ldr	w0, [sp, #500]
  4505fc:	cmp	w0, #0x8
  450600:	b.ls	450634 <ferror@plt+0x4e8b4>  // b.plast
  450604:	ldr	w0, [sp, #500]
  450608:	mov	x2, x0
  45060c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  450610:	add	x1, x0, #0xc78
  450614:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  450618:	add	x0, x0, #0xcc8
  45061c:	bl	401920 <ngettext@plt>
  450620:	mov	w2, #0x8                   	// #8
  450624:	ldr	w1, [sp, #500]
  450628:	bl	46eed4 <error@@Base>
  45062c:	mov	w0, #0x8                   	// #8
  450630:	str	w0, [sp, #500]
  450634:	ldr	w0, [sp, #500]
  450638:	ldr	x1, [sp, #136]
  45063c:	add	x0, x1, x0
  450640:	ldr	x1, [sp, #128]
  450644:	cmp	x1, x0
  450648:	b.hi	450674 <ferror@plt+0x4e8f4>  // b.pmore
  45064c:	ldr	x1, [sp, #136]
  450650:	ldr	x0, [sp, #128]
  450654:	cmp	x1, x0
  450658:	b.cs	450670 <ferror@plt+0x4e8f0>  // b.hs, b.nlast
  45065c:	ldr	x1, [sp, #128]
  450660:	ldr	x0, [sp, #136]
  450664:	sub	x0, x1, x0
  450668:	str	w0, [sp, #500]
  45066c:	b	450674 <ferror@plt+0x4e8f4>
  450670:	str	wzr, [sp, #500]
  450674:	ldr	w0, [sp, #500]
  450678:	cmp	w0, #0x0
  45067c:	b.eq	45068c <ferror@plt+0x4e90c>  // b.none
  450680:	ldr	w0, [sp, #500]
  450684:	cmp	w0, #0x8
  450688:	b.ls	450694 <ferror@plt+0x4e914>  // b.plast
  45068c:	str	xzr, [sp, #352]
  450690:	b	4506b4 <ferror@plt+0x4e934>
  450694:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  450698:	add	x0, x0, #0x580
  45069c:	ldr	x2, [x0]
  4506a0:	ldr	w0, [sp, #500]
  4506a4:	mov	w1, w0
  4506a8:	ldr	x0, [sp, #136]
  4506ac:	blr	x2
  4506b0:	str	x0, [sp, #352]
  4506b4:	ldr	x0, [sp, #136]
  4506b8:	add	x0, x0, #0x1
  4506bc:	str	x0, [sp, #136]
  4506c0:	b	450564 <ferror@plt+0x4e7e4>
  4506c4:	mov	w0, #0x2                   	// #2
  4506c8:	str	w0, [sp, #496]
  4506cc:	ldr	w0, [sp, #496]
  4506d0:	cmp	w0, #0x8
  4506d4:	b.ls	450708 <ferror@plt+0x4e988>  // b.plast
  4506d8:	ldr	w0, [sp, #496]
  4506dc:	mov	x2, x0
  4506e0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4506e4:	add	x1, x0, #0xc78
  4506e8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4506ec:	add	x0, x0, #0xcc8
  4506f0:	bl	401920 <ngettext@plt>
  4506f4:	mov	w2, #0x8                   	// #8
  4506f8:	ldr	w1, [sp, #496]
  4506fc:	bl	46eed4 <error@@Base>
  450700:	mov	w0, #0x8                   	// #8
  450704:	str	w0, [sp, #496]
  450708:	ldr	w0, [sp, #496]
  45070c:	ldr	x1, [sp, #136]
  450710:	add	x0, x1, x0
  450714:	ldr	x1, [sp, #128]
  450718:	cmp	x1, x0
  45071c:	b.hi	450748 <ferror@plt+0x4e9c8>  // b.pmore
  450720:	ldr	x1, [sp, #136]
  450724:	ldr	x0, [sp, #128]
  450728:	cmp	x1, x0
  45072c:	b.cs	450744 <ferror@plt+0x4e9c4>  // b.hs, b.nlast
  450730:	ldr	x1, [sp, #128]
  450734:	ldr	x0, [sp, #136]
  450738:	sub	x0, x1, x0
  45073c:	str	w0, [sp, #496]
  450740:	b	450748 <ferror@plt+0x4e9c8>
  450744:	str	wzr, [sp, #496]
  450748:	ldr	w0, [sp, #496]
  45074c:	cmp	w0, #0x0
  450750:	b.eq	450760 <ferror@plt+0x4e9e0>  // b.none
  450754:	ldr	w0, [sp, #496]
  450758:	cmp	w0, #0x8
  45075c:	b.ls	450768 <ferror@plt+0x4e9e8>  // b.plast
  450760:	str	xzr, [sp, #352]
  450764:	b	450788 <ferror@plt+0x4ea08>
  450768:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45076c:	add	x0, x0, #0x580
  450770:	ldr	x2, [x0]
  450774:	ldr	w0, [sp, #496]
  450778:	mov	w1, w0
  45077c:	ldr	x0, [sp, #136]
  450780:	blr	x2
  450784:	str	x0, [sp, #352]
  450788:	ldr	x0, [sp, #136]
  45078c:	add	x0, x0, #0x2
  450790:	str	x0, [sp, #136]
  450794:	b	450564 <ferror@plt+0x4e7e4>
  450798:	mov	w0, #0x4                   	// #4
  45079c:	str	w0, [sp, #492]
  4507a0:	ldr	w0, [sp, #492]
  4507a4:	cmp	w0, #0x8
  4507a8:	b.ls	4507dc <ferror@plt+0x4ea5c>  // b.plast
  4507ac:	ldr	w0, [sp, #492]
  4507b0:	mov	x2, x0
  4507b4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4507b8:	add	x1, x0, #0xc78
  4507bc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4507c0:	add	x0, x0, #0xcc8
  4507c4:	bl	401920 <ngettext@plt>
  4507c8:	mov	w2, #0x8                   	// #8
  4507cc:	ldr	w1, [sp, #492]
  4507d0:	bl	46eed4 <error@@Base>
  4507d4:	mov	w0, #0x8                   	// #8
  4507d8:	str	w0, [sp, #492]
  4507dc:	ldr	w0, [sp, #492]
  4507e0:	ldr	x1, [sp, #136]
  4507e4:	add	x0, x1, x0
  4507e8:	ldr	x1, [sp, #128]
  4507ec:	cmp	x1, x0
  4507f0:	b.hi	45081c <ferror@plt+0x4ea9c>  // b.pmore
  4507f4:	ldr	x1, [sp, #136]
  4507f8:	ldr	x0, [sp, #128]
  4507fc:	cmp	x1, x0
  450800:	b.cs	450818 <ferror@plt+0x4ea98>  // b.hs, b.nlast
  450804:	ldr	x1, [sp, #128]
  450808:	ldr	x0, [sp, #136]
  45080c:	sub	x0, x1, x0
  450810:	str	w0, [sp, #492]
  450814:	b	45081c <ferror@plt+0x4ea9c>
  450818:	str	wzr, [sp, #492]
  45081c:	ldr	w0, [sp, #492]
  450820:	cmp	w0, #0x0
  450824:	b.eq	450834 <ferror@plt+0x4eab4>  // b.none
  450828:	ldr	w0, [sp, #492]
  45082c:	cmp	w0, #0x8
  450830:	b.ls	45083c <ferror@plt+0x4eabc>  // b.plast
  450834:	str	xzr, [sp, #352]
  450838:	b	45085c <ferror@plt+0x4eadc>
  45083c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  450840:	add	x0, x0, #0x580
  450844:	ldr	x2, [x0]
  450848:	ldr	w0, [sp, #492]
  45084c:	mov	w1, w0
  450850:	ldr	x0, [sp, #136]
  450854:	blr	x2
  450858:	str	x0, [sp, #352]
  45085c:	ldr	x0, [sp, #136]
  450860:	add	x0, x0, #0x4
  450864:	str	x0, [sp, #136]
  450868:	b	450564 <ferror@plt+0x4e7e4>
  45086c:	ldr	w0, [sp, #568]
  450870:	cmp	w0, #0x0
  450874:	b.ne	450b58 <ferror@plt+0x4edd8>  // b.any
  450878:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45087c:	add	x0, x0, #0x3d8
  450880:	bl	401d40 <gettext@plt>
  450884:	mov	x20, x0
  450888:	ldrb	w19, [sp, #592]
  45088c:	ldr	x0, [sp, #352]
  450890:	mov	x1, x0
  450894:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  450898:	add	x0, x0, #0xd28
  45089c:	bl	449984 <ferror@plt+0x47c04>
  4508a0:	mov	x21, x0
  4508a4:	ldr	x0, [sp, #352]
  4508a8:	bl	44a838 <ferror@plt+0x48ab8>
  4508ac:	mov	x3, x0
  4508b0:	mov	x2, x21
  4508b4:	mov	w1, w19
  4508b8:	mov	x0, x20
  4508bc:	bl	401cf0 <printf@plt>
  4508c0:	b	450b58 <ferror@plt+0x4edd8>
  4508c4:	ldr	w0, [sp, #568]
  4508c8:	cmp	w0, #0x0
  4508cc:	b.ne	450b60 <ferror@plt+0x4ede0>  // b.any
  4508d0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4508d4:	add	x0, x0, #0x400
  4508d8:	bl	401d40 <gettext@plt>
  4508dc:	mov	x20, x0
  4508e0:	ldrb	w19, [sp, #592]
  4508e4:	ldr	x0, [sp, #352]
  4508e8:	mov	x1, x0
  4508ec:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4508f0:	add	x0, x0, #0xd28
  4508f4:	bl	449984 <ferror@plt+0x47c04>
  4508f8:	mov	x21, x0
  4508fc:	ldr	x0, [sp, #352]
  450900:	bl	44a930 <ferror@plt+0x48bb0>
  450904:	mov	x3, x0
  450908:	mov	x2, x21
  45090c:	mov	w1, w19
  450910:	mov	x0, x20
  450914:	bl	401cf0 <printf@plt>
  450918:	b	450b60 <ferror@plt+0x4ede0>
  45091c:	ldr	w0, [sp, #568]
  450920:	cmp	w0, #0x0
  450924:	b.ne	450b68 <ferror@plt+0x4ede8>  // b.any
  450928:	ldr	x0, [sp, #576]
  45092c:	ldr	x0, [x0, #16]
  450930:	mov	w1, #0x2e                  	// #46
  450934:	bl	401b50 <strrchr@plt>
  450938:	str	x0, [sp, #424]
  45093c:	ldr	x0, [sp, #424]
  450940:	cmp	x0, #0x0
  450944:	b.eq	450968 <ferror@plt+0x4ebe8>  // b.none
  450948:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45094c:	add	x1, x0, #0x430
  450950:	ldr	x0, [sp, #424]
  450954:	bl	401bf0 <strcmp@plt>
  450958:	cmp	w0, #0x0
  45095c:	b.ne	450968 <ferror@plt+0x4ebe8>  // b.any
  450960:	mov	w0, #0x1                   	// #1
  450964:	b	45096c <ferror@plt+0x4ebec>
  450968:	mov	w0, #0x0                   	// #0
  45096c:	str	w0, [sp, #420]
  450970:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450974:	add	x0, x0, #0x438
  450978:	bl	401d40 <gettext@plt>
  45097c:	mov	x20, x0
  450980:	ldrb	w19, [sp, #592]
  450984:	ldr	x0, [sp, #352]
  450988:	mov	x1, x0
  45098c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  450990:	add	x0, x0, #0xd28
  450994:	bl	449984 <ferror@plt+0x47c04>
  450998:	mov	x21, x0
  45099c:	ldr	x0, [sp, #352]
  4509a0:	ldr	w3, [sp, #420]
  4509a4:	ldr	x2, [sp, #544]
  4509a8:	ldr	x1, [sp, #584]
  4509ac:	bl	44aa28 <ferror@plt+0x48ca8>
  4509b0:	mov	x3, x0
  4509b4:	mov	x2, x21
  4509b8:	mov	w1, w19
  4509bc:	mov	x0, x20
  4509c0:	bl	401cf0 <printf@plt>
  4509c4:	b	450b68 <ferror@plt+0x4ede8>
  4509c8:	ldr	w0, [sp, #568]
  4509cc:	cmp	w0, #0x0
  4509d0:	b.ne	450b70 <ferror@plt+0x4edf0>  // b.any
  4509d4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4509d8:	add	x0, x0, #0x458
  4509dc:	bl	401d40 <gettext@plt>
  4509e0:	mov	x20, x0
  4509e4:	ldrb	w19, [sp, #592]
  4509e8:	ldr	x0, [sp, #352]
  4509ec:	mov	x1, x0
  4509f0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4509f4:	add	x0, x0, #0xd28
  4509f8:	bl	449984 <ferror@plt+0x47c04>
  4509fc:	mov	x21, x0
  450a00:	ldr	x0, [sp, #352]
  450a04:	bl	44decc <ferror@plt+0x4c14c>
  450a08:	mov	x3, x0
  450a0c:	mov	x2, x21
  450a10:	mov	w1, w19
  450a14:	mov	x0, x20
  450a18:	bl	401cf0 <printf@plt>
  450a1c:	b	450b70 <ferror@plt+0x4edf0>
  450a20:	ldr	w0, [sp, #568]
  450a24:	cmp	w0, #0x0
  450a28:	b.ne	450a94 <ferror@plt+0x4ed14>  // b.any
  450a2c:	ldr	x0, [sp, #136]
  450a30:	add	x0, x0, #0x8
  450a34:	ldr	x1, [sp, #128]
  450a38:	cmp	x1, x0
  450a3c:	b.cc	450a5c <ferror@plt+0x4ecdc>  // b.lo, b.ul, b.last
  450a40:	add	x1, sp, #0x160
  450a44:	add	x0, sp, #0x100
  450a48:	mov	x2, x1
  450a4c:	mov	x1, x0
  450a50:	ldr	x0, [sp, #136]
  450a54:	bl	46fc90 <warn@@Base+0xcbc>
  450a58:	b	450a68 <ferror@plt+0x4ece8>
  450a5c:	str	xzr, [sp, #256]
  450a60:	ldr	x0, [sp, #256]
  450a64:	str	x0, [sp, #352]
  450a68:	ldrb	w19, [sp, #592]
  450a6c:	ldr	x0, [sp, #256]
  450a70:	ldr	x1, [sp, #352]
  450a74:	add	x2, sp, #0xb0
  450a78:	mov	w3, #0x40                  	// #64
  450a7c:	bl	449a84 <ferror@plt+0x47d04>
  450a80:	mov	x2, x0
  450a84:	mov	w1, w19
  450a88:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450a8c:	add	x0, x0, #0x488
  450a90:	bl	401cf0 <printf@plt>
  450a94:	ldr	x0, [sp, #136]
  450a98:	add	x0, x0, #0x8
  450a9c:	str	x0, [sp, #136]
  450aa0:	b	450b7c <ferror@plt+0x4edfc>
  450aa4:	ldr	w0, [sp, #568]
  450aa8:	cmp	w0, #0x0
  450aac:	b.ne	450b78 <ferror@plt+0x4edf8>  // b.any
  450ab0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450ab4:	add	x0, x0, #0x4a0
  450ab8:	bl	401d40 <gettext@plt>
  450abc:	mov	x20, x0
  450ac0:	ldrb	w19, [sp, #592]
  450ac4:	ldr	x0, [sp, #352]
  450ac8:	mov	x1, x0
  450acc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  450ad0:	add	x0, x0, #0xd28
  450ad4:	bl	449984 <ferror@plt+0x47c04>
  450ad8:	mov	x21, x0
  450adc:	ldr	x1, [sp, #352]
  450ae0:	ldr	x0, [sp, #112]
  450ae4:	mul	x0, x1, x0
  450ae8:	ldr	x1, [sp, #112]
  450aec:	bl	44acb4 <ferror@plt+0x48f34>
  450af0:	mov	x3, x0
  450af4:	mov	x2, x21
  450af8:	mov	w1, w19
  450afc:	mov	x0, x20
  450b00:	bl	401cf0 <printf@plt>
  450b04:	b	450b78 <ferror@plt+0x4edf8>
  450b08:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450b0c:	add	x0, x0, #0x4c0
  450b10:	bl	401d40 <gettext@plt>
  450b14:	ldr	x1, [sp, #160]
  450b18:	bl	46efd4 <warn@@Base>
  450b1c:	b	450b7c <ferror@plt+0x4edfc>
  450b20:	nop
  450b24:	b	450b7c <ferror@plt+0x4edfc>
  450b28:	nop
  450b2c:	b	450b7c <ferror@plt+0x4edfc>
  450b30:	nop
  450b34:	b	450b7c <ferror@plt+0x4edfc>
  450b38:	nop
  450b3c:	b	450b7c <ferror@plt+0x4edfc>
  450b40:	nop
  450b44:	b	450b7c <ferror@plt+0x4edfc>
  450b48:	nop
  450b4c:	b	450b7c <ferror@plt+0x4edfc>
  450b50:	nop
  450b54:	b	450b7c <ferror@plt+0x4edfc>
  450b58:	nop
  450b5c:	b	450b7c <ferror@plt+0x4edfc>
  450b60:	nop
  450b64:	b	450b7c <ferror@plt+0x4edfc>
  450b68:	nop
  450b6c:	b	450b7c <ferror@plt+0x4edfc>
  450b70:	nop
  450b74:	b	450b7c <ferror@plt+0x4edfc>
  450b78:	nop
  450b7c:	ldr	w0, [sp, #568]
  450b80:	cmp	w0, #0x0
  450b84:	b.ne	450bb0 <ferror@plt+0x4ee30>  // b.any
  450b88:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  450b8c:	add	x0, x0, #0x534
  450b90:	ldr	w0, [x0]
  450b94:	cmp	w0, #0x0
  450b98:	b.ne	450bb0 <ferror@plt+0x4ee30>  // b.any
  450b9c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  450ba0:	add	x0, x0, #0x558
  450ba4:	ldr	w0, [x0]
  450ba8:	cmp	w0, #0x0
  450bac:	b.eq	451310 <ferror@plt+0x4f590>  // b.none
  450bb0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  450bb4:	add	x0, x0, #0x9a4
  450bb8:	ldr	w0, [x0]
  450bbc:	cmp	w0, #0x0
  450bc0:	b.ne	451310 <ferror@plt+0x4f590>  // b.any
  450bc4:	ldr	x0, [sp, #560]
  450bc8:	cmp	x0, #0x0
  450bcc:	b.eq	451310 <ferror@plt+0x4f590>  // b.none
  450bd0:	ldr	x1, [sp, #168]
  450bd4:	mov	x0, #0x2137                	// #8503
  450bd8:	cmp	x1, x0
  450bdc:	b.eq	450dbc <ferror@plt+0x4f03c>  // b.none
  450be0:	ldr	x1, [sp, #168]
  450be4:	mov	x0, #0x2137                	// #8503
  450be8:	cmp	x1, x0
  450bec:	b.hi	451318 <ferror@plt+0x4f598>  // b.pmore
  450bf0:	ldr	x1, [sp, #168]
  450bf4:	mov	x0, #0x2133                	// #8499
  450bf8:	cmp	x1, x0
  450bfc:	b.eq	45100c <ferror@plt+0x4f28c>  // b.none
  450c00:	ldr	x1, [sp, #168]
  450c04:	mov	x0, #0x2133                	// #8499
  450c08:	cmp	x1, x0
  450c0c:	b.hi	451318 <ferror@plt+0x4f598>  // b.pmore
  450c10:	ldr	x1, [sp, #168]
  450c14:	mov	x0, #0x2132                	// #8498
  450c18:	cmp	x1, x0
  450c1c:	b.eq	45101c <ferror@plt+0x4f29c>  // b.none
  450c20:	ldr	x1, [sp, #168]
  450c24:	mov	x0, #0x2132                	// #8498
  450c28:	cmp	x1, x0
  450c2c:	b.hi	451318 <ferror@plt+0x4f598>  // b.pmore
  450c30:	ldr	x1, [sp, #168]
  450c34:	mov	x0, #0x2131                	// #8497
  450c38:	cmp	x1, x0
  450c3c:	b.eq	4512a4 <ferror@plt+0x4f524>  // b.none
  450c40:	ldr	x1, [sp, #168]
  450c44:	mov	x0, #0x2131                	// #8497
  450c48:	cmp	x1, x0
  450c4c:	b.hi	451318 <ferror@plt+0x4f598>  // b.pmore
  450c50:	ldr	x1, [sp, #168]
  450c54:	mov	x0, #0x2130                	// #8496
  450c58:	cmp	x1, x0
  450c5c:	b.eq	4510fc <ferror@plt+0x4f37c>  // b.none
  450c60:	ldr	x1, [sp, #168]
  450c64:	mov	x0, #0x2130                	// #8496
  450c68:	cmp	x1, x0
  450c6c:	b.hi	451318 <ferror@plt+0x4f598>  // b.pmore
  450c70:	ldr	x1, [sp, #168]
  450c74:	mov	x0, #0x2114                	// #8468
  450c78:	cmp	x1, x0
  450c7c:	b.hi	451318 <ferror@plt+0x4f598>  // b.pmore
  450c80:	ldr	x1, [sp, #168]
  450c84:	mov	x0, #0x2111                	// #8465
  450c88:	cmp	x1, x0
  450c8c:	b.cs	450dbc <ferror@plt+0x4f03c>  // b.hs, b.nlast
  450c90:	ldr	x0, [sp, #168]
  450c94:	cmp	x0, #0x86
  450c98:	b.hi	451318 <ferror@plt+0x4f598>  // b.pmore
  450c9c:	ldr	x0, [sp, #168]
  450ca0:	cmp	x0, #0x48
  450ca4:	b.cs	450cdc <ferror@plt+0x4ef5c>  // b.hs, b.nlast
  450ca8:	ldr	x0, [sp, #168]
  450cac:	cmp	x0, #0x46
  450cb0:	b.hi	451318 <ferror@plt+0x4f598>  // b.pmore
  450cb4:	ldr	x0, [sp, #168]
  450cb8:	cmp	x0, #0x19
  450cbc:	b.cs	450d44 <ferror@plt+0x4efc4>  // b.hs, b.nlast
  450cc0:	ldr	x0, [sp, #168]
  450cc4:	cmp	x0, #0x2
  450cc8:	b.eq	450dbc <ferror@plt+0x4f03c>  // b.none
  450ccc:	ldr	x0, [sp, #168]
  450cd0:	cmp	x0, #0x11
  450cd4:	b.eq	450fe8 <ferror@plt+0x4f268>  // b.none
  450cd8:	b	451318 <ferror@plt+0x4f598>
  450cdc:	ldr	x0, [sp, #168]
  450ce0:	sub	x0, x0, #0x48
  450ce4:	mov	w1, w0
  450ce8:	mov	x0, #0x1                   	// #1
  450cec:	lsl	x0, x0, x1
  450cf0:	mov	x1, #0x25                  	// #37
  450cf4:	movk	x1, #0x5840, lsl #48
  450cf8:	and	x1, x0, x1
  450cfc:	cmp	x1, #0x0
  450d00:	cset	w1, ne  // ne = any
  450d04:	and	w1, w1, #0xff
  450d08:	cmp	w1, #0x0
  450d0c:	b.ne	450dbc <ferror@plt+0x4f03c>  // b.any
  450d10:	and	x1, x0, #0x400000000000
  450d14:	cmp	x1, #0x0
  450d18:	cset	w1, ne  // ne = any
  450d1c:	and	w1, w1, #0xff
  450d20:	cmp	w1, #0x0
  450d24:	b.ne	4510fc <ferror@plt+0x4f37c>  // b.any
  450d28:	and	x0, x0, #0x2000
  450d2c:	cmp	x0, #0x0
  450d30:	cset	w0, ne  // ne = any
  450d34:	and	w0, w0, #0xff
  450d38:	cmp	w0, #0x0
  450d3c:	b.ne	45102c <ferror@plt+0x4f2ac>  // b.any
  450d40:	b	451318 <ferror@plt+0x4f598>
  450d44:	ldr	x0, [sp, #168]
  450d48:	sub	x0, x0, #0x19
  450d4c:	mov	w1, w0
  450d50:	mov	x0, #0x1                   	// #1
  450d54:	lsl	x0, x0, x1
  450d58:	mov	x1, #0x1                   	// #1
  450d5c:	movk	x1, #0x8002, lsl #16
  450d60:	movk	x1, #0x2000, lsl #32
  450d64:	and	x1, x0, x1
  450d68:	cmp	x1, #0x0
  450d6c:	cset	w1, ne  // ne = any
  450d70:	and	w1, w1, #0xff
  450d74:	cmp	w1, #0x0
  450d78:	b.ne	450dbc <ferror@plt+0x4f03c>  // b.any
  450d7c:	and	x1, x0, #0x4
  450d80:	cmp	x1, #0x0
  450d84:	cset	w1, ne  // ne = any
  450d88:	and	w1, w1, #0xff
  450d8c:	cmp	w1, #0x0
  450d90:	b.ne	4511bc <ferror@plt+0x4f43c>  // b.any
  450d94:	and	x0, x0, #0x8000000000
  450d98:	cmp	x0, #0x0
  450d9c:	cset	w0, ne  // ne = any
  450da0:	and	w0, w0, #0xff
  450da4:	cmp	w0, #0x0
  450da8:	b.eq	451318 <ferror@plt+0x4f598>  // b.none
  450dac:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  450db0:	add	x0, x0, #0x99c
  450db4:	mov	w1, #0x1                   	// #1
  450db8:	str	w1, [x0]
  450dbc:	ldr	w0, [sp, #552]
  450dc0:	cmp	w0, #0x3
  450dc4:	b.gt	450de0 <ferror@plt+0x4f060>
  450dc8:	ldr	x0, [sp, #160]
  450dcc:	cmp	x0, #0x6
  450dd0:	b.eq	450dec <ferror@plt+0x4f06c>  // b.none
  450dd4:	ldr	x0, [sp, #160]
  450dd8:	cmp	x0, #0x7
  450ddc:	b.eq	450dec <ferror@plt+0x4f06c>  // b.none
  450de0:	ldr	x0, [sp, #160]
  450de4:	cmp	x0, #0x17
  450de8:	b.ne	451320 <ferror@plt+0x4f5a0>  // b.any
  450dec:	ldr	x0, [sp, #560]
  450df0:	ldr	w0, [x0, #76]
  450df4:	str	w0, [sp, #396]
  450df8:	ldr	x0, [sp, #560]
  450dfc:	ldr	w0, [x0, #72]
  450e00:	str	w0, [sp, #392]
  450e04:	ldr	w0, [sp, #396]
  450e08:	cmp	w0, #0x0
  450e0c:	b.eq	450e20 <ferror@plt+0x4f0a0>  // b.none
  450e10:	ldr	w1, [sp, #392]
  450e14:	ldr	w0, [sp, #396]
  450e18:	cmp	w1, w0
  450e1c:	b.cc	450e98 <ferror@plt+0x4f118>  // b.lo, b.ul, b.last
  450e20:	ldr	w0, [sp, #396]
  450e24:	add	w0, w0, #0x400
  450e28:	str	w0, [sp, #396]
  450e2c:	ldr	x0, [sp, #560]
  450e30:	ldr	x0, [x0, #48]
  450e34:	ldr	w1, [sp, #396]
  450e38:	mov	x2, #0x8                   	// #8
  450e3c:	bl	46d990 <ferror@plt+0x6bc10>
  450e40:	mov	x1, x0
  450e44:	ldr	x0, [sp, #560]
  450e48:	str	x1, [x0, #48]
  450e4c:	ldr	x0, [sp, #560]
  450e50:	ldr	x0, [x0, #56]
  450e54:	ldr	w1, [sp, #396]
  450e58:	mov	x2, #0x8                   	// #8
  450e5c:	bl	46d990 <ferror@plt+0x6bc10>
  450e60:	mov	x1, x0
  450e64:	ldr	x0, [sp, #560]
  450e68:	str	x1, [x0, #56]
  450e6c:	ldr	x0, [sp, #560]
  450e70:	ldr	x0, [x0, #64]
  450e74:	ldr	w1, [sp, #396]
  450e78:	mov	x2, #0x4                   	// #4
  450e7c:	bl	46d990 <ferror@plt+0x6bc10>
  450e80:	mov	x1, x0
  450e84:	ldr	x0, [sp, #560]
  450e88:	str	x1, [x0, #64]
  450e8c:	ldr	x0, [sp, #560]
  450e90:	ldr	w1, [sp, #396]
  450e94:	str	w1, [x0, #76]
  450e98:	ldr	x0, [sp, #584]
  450e9c:	cmp	x0, #0x0
  450ea0:	b.eq	450eb8 <ferror@plt+0x4f138>  // b.none
  450ea4:	ldr	x0, [sp, #584]
  450ea8:	ldr	x1, [x0, #48]
  450eac:	ldr	x0, [sp, #352]
  450eb0:	add	x0, x1, x0
  450eb4:	str	x0, [sp, #352]
  450eb8:	ldr	x0, [sp, #560]
  450ebc:	ldr	x1, [x0, #64]
  450ec0:	ldr	w0, [sp, #392]
  450ec4:	lsl	x0, x0, #2
  450ec8:	add	x0, x1, x0
  450ecc:	adrp	x1, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  450ed0:	add	x1, x1, #0x99c
  450ed4:	ldr	w1, [x1]
  450ed8:	str	w1, [x0]
  450edc:	ldr	x1, [sp, #168]
  450ee0:	mov	x0, #0x2137                	// #8503
  450ee4:	cmp	x1, x0
  450ee8:	b.eq	450f4c <ferror@plt+0x4f1cc>  // b.none
  450eec:	ldr	x0, [sp, #560]
  450ef0:	ldr	w1, [x0, #72]
  450ef4:	ldr	x0, [sp, #560]
  450ef8:	ldr	w0, [x0, #80]
  450efc:	cmp	w1, w0
  450f00:	b.ls	450f18 <ferror@plt+0x4f198>  // b.plast
  450f04:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450f08:	add	x0, x0, #0x4d8
  450f0c:	bl	401d40 <gettext@plt>
  450f10:	bl	46efd4 <warn@@Base>
  450f14:	b	451320 <ferror@plt+0x4f5a0>
  450f18:	ldr	x0, [sp, #560]
  450f1c:	ldr	x1, [x0, #48]
  450f20:	ldr	w0, [sp, #392]
  450f24:	lsl	x0, x0, #3
  450f28:	add	x0, x1, x0
  450f2c:	ldr	x1, [sp, #352]
  450f30:	str	x1, [x0]
  450f34:	ldr	x0, [sp, #560]
  450f38:	ldr	w0, [x0, #72]
  450f3c:	add	w1, w0, #0x1
  450f40:	ldr	x0, [sp, #560]
  450f44:	str	w1, [x0, #72]
  450f48:	b	451320 <ferror@plt+0x4f5a0>
  450f4c:	ldr	x0, [sp, #560]
  450f50:	ldr	w0, [x0, #80]
  450f54:	ldr	w1, [sp, #392]
  450f58:	cmp	w1, w0
  450f5c:	b.cs	450f80 <ferror@plt+0x4f200>  // b.hs, b.nlast
  450f60:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  450f64:	add	x3, x0, #0xbf0
  450f68:	mov	w2, #0x9aa                 	// #2474
  450f6c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450f70:	add	x1, x0, #0x250
  450f74:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450f78:	add	x0, x0, #0x520
  450f7c:	bl	401d00 <__assert_fail@plt>
  450f80:	ldr	x0, [sp, #560]
  450f84:	ldr	w0, [x0, #80]
  450f88:	str	w0, [sp, #392]
  450f8c:	ldr	x0, [sp, #560]
  450f90:	ldr	w0, [x0, #72]
  450f94:	ldr	w1, [sp, #392]
  450f98:	cmp	w1, w0
  450f9c:	b.ls	450fb4 <ferror@plt+0x4f234>  // b.plast
  450fa0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  450fa4:	add	x0, x0, #0x548
  450fa8:	bl	401d40 <gettext@plt>
  450fac:	bl	46efd4 <warn@@Base>
  450fb0:	b	451320 <ferror@plt+0x4f5a0>
  450fb4:	ldr	x0, [sp, #560]
  450fb8:	ldr	x1, [x0, #56]
  450fbc:	ldr	w0, [sp, #392]
  450fc0:	lsl	x0, x0, #3
  450fc4:	add	x0, x1, x0
  450fc8:	ldr	x1, [sp, #352]
  450fcc:	str	x1, [x0]
  450fd0:	ldr	x0, [sp, #560]
  450fd4:	ldr	w0, [x0, #80]
  450fd8:	add	w1, w0, #0x1
  450fdc:	ldr	x0, [sp, #560]
  450fe0:	str	w1, [x0, #80]
  450fe4:	b	451320 <ferror@plt+0x4f5a0>
  450fe8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  450fec:	add	x0, x0, #0x9a0
  450ff0:	ldr	w0, [x0]
  450ff4:	cmp	w0, #0x0
  450ff8:	b.eq	451328 <ferror@plt+0x4f5a8>  // b.none
  450ffc:	ldr	x1, [sp, #352]
  451000:	ldr	x0, [sp, #560]
  451004:	str	x1, [x0, #24]
  451008:	b	451328 <ferror@plt+0x4f5a8>
  45100c:	ldr	x1, [sp, #352]
  451010:	ldr	x0, [sp, #560]
  451014:	str	x1, [x0, #32]
  451018:	b	45134c <ferror@plt+0x4f5cc>
  45101c:	ldr	x1, [sp, #352]
  451020:	ldr	x0, [sp, #560]
  451024:	str	x1, [x0, #40]
  451028:	b	45134c <ferror@plt+0x4f5cc>
  45102c:	ldr	w0, [sp, #552]
  451030:	cmp	w0, #0x3
  451034:	b.gt	451050 <ferror@plt+0x4f2d0>
  451038:	ldr	x0, [sp, #160]
  45103c:	cmp	x0, #0x6
  451040:	b.eq	45105c <ferror@plt+0x4f2dc>  // b.none
  451044:	ldr	x0, [sp, #160]
  451048:	cmp	x0, #0x7
  45104c:	b.eq	45105c <ferror@plt+0x4f2dc>  // b.none
  451050:	ldr	x0, [sp, #160]
  451054:	cmp	x0, #0x17
  451058:	b.ne	451330 <ferror@plt+0x4f5b0>  // b.any
  45105c:	ldr	x0, [sp, #560]
  451060:	ldr	w0, [x0, #100]
  451064:	str	w0, [sp, #404]
  451068:	ldr	x0, [sp, #560]
  45106c:	ldr	w0, [x0, #96]
  451070:	str	w0, [sp, #400]
  451074:	ldr	w0, [sp, #404]
  451078:	cmp	w0, #0x0
  45107c:	b.eq	451090 <ferror@plt+0x4f310>  // b.none
  451080:	ldr	w1, [sp, #400]
  451084:	ldr	w0, [sp, #404]
  451088:	cmp	w1, w0
  45108c:	b.cc	4510c8 <ferror@plt+0x4f348>  // b.lo, b.ul, b.last
  451090:	ldr	w0, [sp, #404]
  451094:	add	w0, w0, #0x400
  451098:	str	w0, [sp, #404]
  45109c:	ldr	x0, [sp, #560]
  4510a0:	ldr	x0, [x0, #88]
  4510a4:	ldr	w1, [sp, #404]
  4510a8:	mov	x2, #0x8                   	// #8
  4510ac:	bl	46d990 <ferror@plt+0x6bc10>
  4510b0:	mov	x1, x0
  4510b4:	ldr	x0, [sp, #560]
  4510b8:	str	x1, [x0, #88]
  4510bc:	ldr	x0, [sp, #560]
  4510c0:	ldr	w1, [sp, #404]
  4510c4:	str	w1, [x0, #100]
  4510c8:	ldr	x0, [sp, #560]
  4510cc:	ldr	x1, [x0, #88]
  4510d0:	ldr	w0, [sp, #400]
  4510d4:	lsl	x0, x0, #3
  4510d8:	add	x0, x1, x0
  4510dc:	ldr	x1, [sp, #352]
  4510e0:	str	x1, [x0]
  4510e4:	ldr	x0, [sp, #560]
  4510e8:	ldr	w0, [x0, #96]
  4510ec:	add	w1, w0, #0x1
  4510f0:	ldr	x0, [sp, #560]
  4510f4:	str	w1, [x0, #96]
  4510f8:	b	451330 <ferror@plt+0x4f5b0>
  4510fc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  451100:	add	x0, x0, #0x9c0
  451104:	ldr	w0, [x0]
  451108:	cmp	w0, #0x0
  45110c:	b.eq	451338 <ferror@plt+0x4f5b8>  // b.none
  451110:	ldr	x1, [sp, #160]
  451114:	mov	x0, #0x1f02                	// #7938
  451118:	cmp	x1, x0
  45111c:	b.eq	451158 <ferror@plt+0x4f3d8>  // b.none
  451120:	ldr	x1, [sp, #160]
  451124:	mov	x0, #0x1f02                	// #7938
  451128:	cmp	x1, x0
  45112c:	b.hi	451180 <ferror@plt+0x4f400>  // b.pmore
  451130:	ldr	x0, [sp, #160]
  451134:	cmp	x0, #0x8
  451138:	b.eq	451174 <ferror@plt+0x4f3f4>  // b.none
  45113c:	ldr	x0, [sp, #160]
  451140:	cmp	x0, #0xe
  451144:	b.ne	451180 <ferror@plt+0x4f400>  // b.any
  451148:	ldr	x0, [sp, #352]
  45114c:	bl	44a838 <ferror@plt+0x48ab8>
  451150:	bl	44e14c <ferror@plt+0x4c3cc>
  451154:	b	4511b8 <ferror@plt+0x4f438>
  451158:	ldr	x0, [sp, #352]
  45115c:	mov	w3, #0x0                   	// #0
  451160:	ldr	x2, [sp, #544]
  451164:	ldr	x1, [sp, #584]
  451168:	bl	44aa28 <ferror@plt+0x48ca8>
  45116c:	bl	44e14c <ferror@plt+0x4c3cc>
  451170:	b	4511b8 <ferror@plt+0x4f438>
  451174:	ldr	x0, [sp, #472]
  451178:	bl	44e14c <ferror@plt+0x4c3cc>
  45117c:	b	4511b8 <ferror@plt+0x4f438>
  451180:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451184:	add	x0, x0, #0x590
  451188:	bl	401d40 <gettext@plt>
  45118c:	mov	x19, x0
  451190:	ldr	x0, [sp, #160]
  451194:	bl	44b390 <ferror@plt+0x49610>
  451198:	mov	x20, x0
  45119c:	ldr	x0, [sp, #168]
  4511a0:	bl	44e054 <ferror@plt+0x4c2d4>
  4511a4:	mov	x2, x0
  4511a8:	mov	x1, x20
  4511ac:	mov	x0, x19
  4511b0:	bl	46efd4 <warn@@Base>
  4511b4:	nop
  4511b8:	b	451338 <ferror@plt+0x4f5b8>
  4511bc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4511c0:	add	x0, x0, #0x9c0
  4511c4:	ldr	w0, [x0]
  4511c8:	cmp	w0, #0x0
  4511cc:	b.eq	451340 <ferror@plt+0x4f5c0>  // b.none
  4511d0:	ldr	x1, [sp, #160]
  4511d4:	mov	x0, #0x1f02                	// #7938
  4511d8:	cmp	x1, x0
  4511dc:	b.eq	451240 <ferror@plt+0x4f4c0>  // b.none
  4511e0:	ldr	x1, [sp, #160]
  4511e4:	mov	x0, #0x1f02                	// #7938
  4511e8:	cmp	x1, x0
  4511ec:	b.hi	451268 <ferror@plt+0x4f4e8>  // b.pmore
  4511f0:	ldr	x0, [sp, #160]
  4511f4:	cmp	x0, #0x1f
  4511f8:	b.eq	451230 <ferror@plt+0x4f4b0>  // b.none
  4511fc:	ldr	x0, [sp, #160]
  451200:	cmp	x0, #0x1f
  451204:	b.hi	451268 <ferror@plt+0x4f4e8>  // b.pmore
  451208:	ldr	x0, [sp, #160]
  45120c:	cmp	x0, #0x8
  451210:	b.eq	45125c <ferror@plt+0x4f4dc>  // b.none
  451214:	ldr	x0, [sp, #160]
  451218:	cmp	x0, #0xe
  45121c:	b.ne	451268 <ferror@plt+0x4f4e8>  // b.any
  451220:	ldr	x0, [sp, #352]
  451224:	bl	44a838 <ferror@plt+0x48ab8>
  451228:	bl	44e170 <ferror@plt+0x4c3f0>
  45122c:	b	4512a0 <ferror@plt+0x4f520>
  451230:	ldr	x0, [sp, #352]
  451234:	bl	44a930 <ferror@plt+0x48bb0>
  451238:	bl	44e170 <ferror@plt+0x4c3f0>
  45123c:	b	4512a0 <ferror@plt+0x4f520>
  451240:	ldr	x0, [sp, #352]
  451244:	mov	w3, #0x0                   	// #0
  451248:	ldr	x2, [sp, #544]
  45124c:	ldr	x1, [sp, #584]
  451250:	bl	44aa28 <ferror@plt+0x48ca8>
  451254:	bl	44e170 <ferror@plt+0x4c3f0>
  451258:	b	4512a0 <ferror@plt+0x4f520>
  45125c:	ldr	x0, [sp, #472]
  451260:	bl	44e170 <ferror@plt+0x4c3f0>
  451264:	b	4512a0 <ferror@plt+0x4f520>
  451268:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45126c:	add	x0, x0, #0x590
  451270:	bl	401d40 <gettext@plt>
  451274:	mov	x19, x0
  451278:	ldr	x0, [sp, #160]
  45127c:	bl	44b390 <ferror@plt+0x49610>
  451280:	mov	x20, x0
  451284:	ldr	x0, [sp, #168]
  451288:	bl	44e054 <ferror@plt+0x4c2d4>
  45128c:	mov	x2, x0
  451290:	mov	x1, x20
  451294:	mov	x0, x19
  451298:	bl	46efd4 <warn@@Base>
  45129c:	nop
  4512a0:	b	451340 <ferror@plt+0x4f5c0>
  4512a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4512a8:	add	x0, x0, #0x9c0
  4512ac:	ldr	w0, [x0]
  4512b0:	cmp	w0, #0x0
  4512b4:	b.eq	451348 <ferror@plt+0x4f5c8>  // b.none
  4512b8:	ldr	x0, [sp, #160]
  4512bc:	cmp	x0, #0x7
  4512c0:	b.ne	4512d4 <ferror@plt+0x4f554>  // b.any
  4512c4:	ldr	x0, [sp, #136]
  4512c8:	sub	x0, x0, #0x8
  4512cc:	bl	44e194 <ferror@plt+0x4c414>
  4512d0:	b	45130c <ferror@plt+0x4f58c>
  4512d4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4512d8:	add	x0, x0, #0x590
  4512dc:	bl	401d40 <gettext@plt>
  4512e0:	mov	x19, x0
  4512e4:	ldr	x0, [sp, #160]
  4512e8:	bl	44b390 <ferror@plt+0x49610>
  4512ec:	mov	x20, x0
  4512f0:	ldr	x0, [sp, #168]
  4512f4:	bl	44e054 <ferror@plt+0x4c2d4>
  4512f8:	mov	x2, x0
  4512fc:	mov	x1, x20
  451300:	mov	x0, x19
  451304:	bl	46efd4 <warn@@Base>
  451308:	nop
  45130c:	b	451348 <ferror@plt+0x4f5c8>
  451310:	nop
  451314:	b	45134c <ferror@plt+0x4f5cc>
  451318:	nop
  45131c:	b	45134c <ferror@plt+0x4f5cc>
  451320:	nop
  451324:	b	45134c <ferror@plt+0x4f5cc>
  451328:	nop
  45132c:	b	45134c <ferror@plt+0x4f5cc>
  451330:	nop
  451334:	b	45134c <ferror@plt+0x4f5cc>
  451338:	nop
  45133c:	b	45134c <ferror@plt+0x4f5cc>
  451340:	nop
  451344:	b	45134c <ferror@plt+0x4f5cc>
  451348:	nop
  45134c:	ldr	w0, [sp, #568]
  451350:	cmp	w0, #0x0
  451354:	b.ne	451364 <ferror@plt+0x4f5e4>  // b.any
  451358:	ldr	x0, [sp, #168]
  45135c:	cmp	x0, #0x0
  451360:	b.ne	45136c <ferror@plt+0x4f5ec>  // b.any
  451364:	ldr	x0, [sp, #136]
  451368:	b	452364 <ferror@plt+0x505e4>
  45136c:	ldr	x0, [sp, #168]
  451370:	cmp	x0, #0x8b
  451374:	b.hi	4513b4 <ferror@plt+0x4f634>  // b.pmore
  451378:	ldr	x0, [sp, #168]
  45137c:	cmp	x0, #0x2
  451380:	b.cc	452334 <ferror@plt+0x505b4>  // b.lo, b.ul, b.last
  451384:	ldr	x0, [sp, #168]
  451388:	sub	x0, x0, #0x2
  45138c:	cmp	x0, #0x89
  451390:	b.hi	452334 <ferror@plt+0x505b4>  // b.pmore
  451394:	cmp	w0, #0x89
  451398:	b.hi	452334 <ferror@plt+0x505b4>  // b.pmore
  45139c:	adrp	x1, 4a1000 <warn@@Base+0x3202c>
  4513a0:	add	x1, x1, #0xe8c
  4513a4:	ldr	w0, [x1, w0, uxtw #2]
  4513a8:	adr	x1, 4513b4 <ferror@plt+0x4f634>
  4513ac:	add	x0, x1, w0, sxtw #2
  4513b0:	br	x0
  4513b4:	ldr	x1, [sp, #168]
  4513b8:	mov	x0, #0xffffffffffffdeef    	// #-8465
  4513bc:	add	x0, x1, x0
  4513c0:	cmp	x0, #0x3
  4513c4:	b.hi	452334 <ferror@plt+0x505b4>  // b.pmore
  4513c8:	b	452050 <ferror@plt+0x502d0>
  4513cc:	ldr	w0, [sp, #600]
  4513d0:	cmp	w0, #0x0
  4513d4:	b.lt	45233c <ferror@plt+0x505bc>  // b.tstop
  4513d8:	ldr	w0, [sp, #600]
  4513dc:	cmp	w0, #0xff
  4513e0:	b.gt	45233c <ferror@plt+0x505bc>
  4513e4:	ldr	x1, [sp, #128]
  4513e8:	ldr	x0, [sp, #144]
  4513ec:	sub	x0, x1, x0
  4513f0:	mov	x1, x0
  4513f4:	ldr	x0, [sp, #352]
  4513f8:	cmp	x1, x0
  4513fc:	b.ls	45233c <ferror@plt+0x505bc>  // b.plast
  451400:	str	wzr, [sp, #252]
  451404:	ldr	x0, [sp, #352]
  451408:	ldr	x1, [sp, #144]
  45140c:	add	x0, x1, x0
  451410:	add	x1, sp, #0xfc
  451414:	mov	w7, #0x0                   	// #0
  451418:	mov	x6, x1
  45141c:	ldr	w5, [sp, #552]
  451420:	ldr	x4, [sp, #544]
  451424:	ldr	x3, [sp, #112]
  451428:	ldr	x2, [sp, #128]
  45142c:	mov	x1, x0
  451430:	ldr	x0, [sp, #144]
  451434:	bl	44eda8 <ferror@plt+0x4d028>
  451438:	ldr	w2, [sp, #252]
  45143c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  451440:	add	x0, x0, #0x9f0
  451444:	ldrsw	x1, [sp, #600]
  451448:	str	w2, [x0, x1, lsl #2]
  45144c:	b	45233c <ferror@plt+0x505bc>
  451450:	mov	w0, #0x9                   	// #9
  451454:	bl	401d20 <putchar@plt>
  451458:	ldr	x0, [sp, #352]
  45145c:	cmp	x0, #0x3
  451460:	b.eq	4514cc <ferror@plt+0x4f74c>  // b.none
  451464:	cmp	x0, #0x3
  451468:	b.hi	4514e0 <ferror@plt+0x4f760>  // b.pmore
  45146c:	cmp	x0, #0x2
  451470:	b.eq	4514b8 <ferror@plt+0x4f738>  // b.none
  451474:	cmp	x0, #0x2
  451478:	b.hi	4514e0 <ferror@plt+0x4f760>  // b.pmore
  45147c:	cmp	x0, #0x0
  451480:	b.eq	451490 <ferror@plt+0x4f710>  // b.none
  451484:	cmp	x0, #0x1
  451488:	b.eq	4514a4 <ferror@plt+0x4f724>  // b.none
  45148c:	b	4514e0 <ferror@plt+0x4f760>
  451490:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451494:	add	x0, x0, #0x5b8
  451498:	bl	401d40 <gettext@plt>
  45149c:	bl	401cf0 <printf@plt>
  4514a0:	b	451514 <ferror@plt+0x4f794>
  4514a4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4514a8:	add	x0, x0, #0x5c8
  4514ac:	bl	401d40 <gettext@plt>
  4514b0:	bl	401cf0 <printf@plt>
  4514b4:	b	451514 <ferror@plt+0x4f794>
  4514b8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4514bc:	add	x0, x0, #0x5d8
  4514c0:	bl	401d40 <gettext@plt>
  4514c4:	bl	401cf0 <printf@plt>
  4514c8:	b	451514 <ferror@plt+0x4f794>
  4514cc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4514d0:	add	x0, x0, #0x600
  4514d4:	bl	401d40 <gettext@plt>
  4514d8:	bl	401cf0 <printf@plt>
  4514dc:	b	451514 <ferror@plt+0x4f794>
  4514e0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4514e4:	add	x0, x0, #0x628
  4514e8:	bl	401d40 <gettext@plt>
  4514ec:	mov	x19, x0
  4514f0:	ldr	x0, [sp, #352]
  4514f4:	mov	x1, x0
  4514f8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4514fc:	add	x0, x0, #0xd28
  451500:	bl	449984 <ferror@plt+0x47c04>
  451504:	mov	x1, x0
  451508:	mov	x0, x19
  45150c:	bl	401cf0 <printf@plt>
  451510:	nop
  451514:	b	452360 <ferror@plt+0x505e0>
  451518:	mov	w0, #0x9                   	// #9
  45151c:	bl	401d20 <putchar@plt>
  451520:	ldr	x0, [sp, #352]
  451524:	mov	x1, #0x8765                	// #34661
  451528:	cmp	x0, x1
  45152c:	b.eq	4517d8 <ferror@plt+0x4fa58>  // b.none
  451530:	mov	x1, #0x8765                	// #34661
  451534:	cmp	x0, x1
  451538:	b.hi	4517e8 <ferror@plt+0x4fa68>  // b.pmore
  45153c:	cmp	x0, #0x24
  451540:	b.hi	451578 <ferror@plt+0x4f7f8>  // b.pmore
  451544:	cmp	x0, #0x0
  451548:	b.eq	4517e8 <ferror@plt+0x4fa68>  // b.none
  45154c:	sub	x0, x0, #0x1
  451550:	cmp	x0, #0x23
  451554:	b.hi	4517e8 <ferror@plt+0x4fa68>  // b.pmore
  451558:	cmp	w0, #0x23
  45155c:	b.hi	4517e8 <ferror@plt+0x4fa68>  // b.pmore
  451560:	adrp	x1, 4a2000 <warn@@Base+0x3302c>
  451564:	add	x1, x1, #0xb4
  451568:	ldr	w0, [x1, w0, uxtw #2]
  45156c:	adr	x1, 451578 <ferror@plt+0x4f7f8>
  451570:	add	x0, x1, w0, sxtw #2
  451574:	br	x0
  451578:	mov	x1, #0x8001                	// #32769
  45157c:	cmp	x0, x1
  451580:	b.eq	4517c8 <ferror@plt+0x4fa48>  // b.none
  451584:	b	4517e8 <ferror@plt+0x4fa68>
  451588:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45158c:	add	x0, x0, #0x650
  451590:	bl	401cf0 <printf@plt>
  451594:	b	451870 <ferror@plt+0x4faf0>
  451598:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45159c:	add	x0, x0, #0x660
  4515a0:	bl	401cf0 <printf@plt>
  4515a4:	b	451870 <ferror@plt+0x4faf0>
  4515a8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4515ac:	add	x0, x0, #0x670
  4515b0:	bl	401cf0 <printf@plt>
  4515b4:	b	451870 <ferror@plt+0x4faf0>
  4515b8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4515bc:	add	x0, x0, #0x678
  4515c0:	bl	401cf0 <printf@plt>
  4515c4:	b	451870 <ferror@plt+0x4faf0>
  4515c8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4515cc:	add	x0, x0, #0x680
  4515d0:	bl	401cf0 <printf@plt>
  4515d4:	b	451870 <ferror@plt+0x4faf0>
  4515d8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4515dc:	add	x0, x0, #0x690
  4515e0:	bl	401cf0 <printf@plt>
  4515e4:	b	451870 <ferror@plt+0x4faf0>
  4515e8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4515ec:	add	x0, x0, #0x6a0
  4515f0:	bl	401cf0 <printf@plt>
  4515f4:	b	451870 <ferror@plt+0x4faf0>
  4515f8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4515fc:	add	x0, x0, #0x6b0
  451600:	bl	401cf0 <printf@plt>
  451604:	b	451870 <ferror@plt+0x4faf0>
  451608:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45160c:	add	x0, x0, #0x6c0
  451610:	bl	401cf0 <printf@plt>
  451614:	b	451870 <ferror@plt+0x4faf0>
  451618:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45161c:	add	x0, x0, #0x6d0
  451620:	bl	401cf0 <printf@plt>
  451624:	b	451870 <ferror@plt+0x4faf0>
  451628:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45162c:	add	x0, x0, #0x6e0
  451630:	bl	401cf0 <printf@plt>
  451634:	b	451870 <ferror@plt+0x4faf0>
  451638:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45163c:	add	x0, x0, #0x6e8
  451640:	bl	401cf0 <printf@plt>
  451644:	b	451870 <ferror@plt+0x4faf0>
  451648:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45164c:	add	x0, x0, #0x6f8
  451650:	bl	401cf0 <printf@plt>
  451654:	b	451870 <ferror@plt+0x4faf0>
  451658:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45165c:	add	x0, x0, #0x708
  451660:	bl	401cf0 <printf@plt>
  451664:	b	451870 <ferror@plt+0x4faf0>
  451668:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45166c:	add	x0, x0, #0x718
  451670:	bl	401cf0 <printf@plt>
  451674:	b	451870 <ferror@plt+0x4faf0>
  451678:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45167c:	add	x0, x0, #0x720
  451680:	bl	401cf0 <printf@plt>
  451684:	b	451870 <ferror@plt+0x4faf0>
  451688:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45168c:	add	x0, x0, #0x730
  451690:	bl	401cf0 <printf@plt>
  451694:	b	451870 <ferror@plt+0x4faf0>
  451698:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45169c:	add	x0, x0, #0x740
  4516a0:	bl	401cf0 <printf@plt>
  4516a4:	b	451870 <ferror@plt+0x4faf0>
  4516a8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4516ac:	add	x0, x0, #0x758
  4516b0:	bl	401cf0 <printf@plt>
  4516b4:	b	451870 <ferror@plt+0x4faf0>
  4516b8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4516bc:	add	x0, x0, #0x760
  4516c0:	bl	401cf0 <printf@plt>
  4516c4:	b	451870 <ferror@plt+0x4faf0>
  4516c8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4516cc:	add	x0, x0, #0x770
  4516d0:	bl	401cf0 <printf@plt>
  4516d4:	b	451870 <ferror@plt+0x4faf0>
  4516d8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4516dc:	add	x0, x0, #0x780
  4516e0:	bl	401cf0 <printf@plt>
  4516e4:	b	451870 <ferror@plt+0x4faf0>
  4516e8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4516ec:	add	x0, x0, #0x788
  4516f0:	bl	401cf0 <printf@plt>
  4516f4:	b	451870 <ferror@plt+0x4faf0>
  4516f8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4516fc:	add	x0, x0, #0x798
  451700:	bl	401cf0 <printf@plt>
  451704:	b	451870 <ferror@plt+0x4faf0>
  451708:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45170c:	add	x0, x0, #0x7a8
  451710:	bl	401cf0 <printf@plt>
  451714:	b	451870 <ferror@plt+0x4faf0>
  451718:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45171c:	add	x0, x0, #0x7b0
  451720:	bl	401cf0 <printf@plt>
  451724:	b	451870 <ferror@plt+0x4faf0>
  451728:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45172c:	add	x0, x0, #0x7b8
  451730:	bl	401cf0 <printf@plt>
  451734:	b	451870 <ferror@plt+0x4faf0>
  451738:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45173c:	add	x0, x0, #0x7c0
  451740:	bl	401cf0 <printf@plt>
  451744:	b	451870 <ferror@plt+0x4faf0>
  451748:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45174c:	add	x0, x0, #0x7c8
  451750:	bl	401cf0 <printf@plt>
  451754:	b	451870 <ferror@plt+0x4faf0>
  451758:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45175c:	add	x0, x0, #0x7d0
  451760:	bl	401cf0 <printf@plt>
  451764:	b	451870 <ferror@plt+0x4faf0>
  451768:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45176c:	add	x0, x0, #0x7d8
  451770:	bl	401cf0 <printf@plt>
  451774:	b	451870 <ferror@plt+0x4faf0>
  451778:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45177c:	add	x0, x0, #0x7e0
  451780:	bl	401cf0 <printf@plt>
  451784:	b	451870 <ferror@plt+0x4faf0>
  451788:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45178c:	add	x0, x0, #0x7e8
  451790:	bl	401cf0 <printf@plt>
  451794:	b	451870 <ferror@plt+0x4faf0>
  451798:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45179c:	add	x0, x0, #0x7f0
  4517a0:	bl	401cf0 <printf@plt>
  4517a4:	b	451870 <ferror@plt+0x4faf0>
  4517a8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4517ac:	add	x0, x0, #0x800
  4517b0:	bl	401cf0 <printf@plt>
  4517b4:	b	451870 <ferror@plt+0x4faf0>
  4517b8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4517bc:	add	x0, x0, #0x810
  4517c0:	bl	401cf0 <printf@plt>
  4517c4:	b	451870 <ferror@plt+0x4faf0>
  4517c8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4517cc:	add	x0, x0, #0x820
  4517d0:	bl	401cf0 <printf@plt>
  4517d4:	b	451870 <ferror@plt+0x4faf0>
  4517d8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4517dc:	add	x0, x0, #0x740
  4517e0:	bl	401cf0 <printf@plt>
  4517e4:	b	451870 <ferror@plt+0x4faf0>
  4517e8:	ldr	x1, [sp, #352]
  4517ec:	mov	x0, #0x7fff                	// #32767
  4517f0:	cmp	x1, x0
  4517f4:	b.ls	45183c <ferror@plt+0x4fabc>  // b.plast
  4517f8:	ldr	x1, [sp, #352]
  4517fc:	mov	x0, #0xffff                	// #65535
  451800:	cmp	x1, x0
  451804:	b.hi	45183c <ferror@plt+0x4fabc>  // b.pmore
  451808:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45180c:	add	x0, x0, #0x838
  451810:	bl	401d40 <gettext@plt>
  451814:	mov	x19, x0
  451818:	ldr	x0, [sp, #352]
  45181c:	mov	x1, x0
  451820:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  451824:	add	x0, x0, #0xd28
  451828:	bl	449984 <ferror@plt+0x47c04>
  45182c:	mov	x1, x0
  451830:	mov	x0, x19
  451834:	bl	401cf0 <printf@plt>
  451838:	b	45186c <ferror@plt+0x4faec>
  45183c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451840:	add	x0, x0, #0x858
  451844:	bl	401d40 <gettext@plt>
  451848:	mov	x19, x0
  45184c:	ldr	x0, [sp, #352]
  451850:	mov	x1, x0
  451854:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  451858:	add	x0, x0, #0xd28
  45185c:	bl	449984 <ferror@plt+0x47c04>
  451860:	mov	x1, x0
  451864:	mov	x0, x19
  451868:	bl	401cf0 <printf@plt>
  45186c:	nop
  451870:	b	452360 <ferror@plt+0x505e0>
  451874:	mov	w0, #0x9                   	// #9
  451878:	bl	401d20 <putchar@plt>
  45187c:	ldr	x0, [sp, #352]
  451880:	add	x0, x0, #0x0
  451884:	cmp	x0, #0x86
  451888:	b.hi	451a4c <ferror@plt+0x4fccc>  // b.pmore
  45188c:	cmp	w0, #0x86
  451890:	b.hi	451a4c <ferror@plt+0x4fccc>  // b.pmore
  451894:	adrp	x1, 4a2000 <warn@@Base+0x3302c>
  451898:	add	x1, x1, #0x144
  45189c:	ldr	w0, [x1, w0, uxtw #2]
  4518a0:	adr	x1, 4518ac <ferror@plt+0x4fb2c>
  4518a4:	add	x0, x1, w0, sxtw #2
  4518a8:	br	x0
  4518ac:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4518b0:	add	x0, x0, #0x868
  4518b4:	bl	401cf0 <printf@plt>
  4518b8:	b	451a8c <ferror@plt+0x4fd0c>
  4518bc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4518c0:	add	x0, x0, #0x870
  4518c4:	bl	401cf0 <printf@plt>
  4518c8:	b	451a8c <ferror@plt+0x4fd0c>
  4518cc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4518d0:	add	x0, x0, #0x888
  4518d4:	bl	401cf0 <printf@plt>
  4518d8:	b	451a8c <ferror@plt+0x4fd0c>
  4518dc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4518e0:	add	x0, x0, #0x898
  4518e4:	bl	401cf0 <printf@plt>
  4518e8:	b	451a8c <ferror@plt+0x4fd0c>
  4518ec:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4518f0:	add	x0, x0, #0x8a8
  4518f4:	bl	401cf0 <printf@plt>
  4518f8:	b	451a8c <ferror@plt+0x4fd0c>
  4518fc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451900:	add	x0, x0, #0x8b0
  451904:	bl	401cf0 <printf@plt>
  451908:	b	451a8c <ferror@plt+0x4fd0c>
  45190c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451910:	add	x0, x0, #0x8c0
  451914:	bl	401cf0 <printf@plt>
  451918:	b	451a8c <ferror@plt+0x4fd0c>
  45191c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451920:	add	x0, x0, #0x8d0
  451924:	bl	401cf0 <printf@plt>
  451928:	b	451a8c <ferror@plt+0x4fd0c>
  45192c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451930:	add	x0, x0, #0x8e0
  451934:	bl	401cf0 <printf@plt>
  451938:	b	451a8c <ferror@plt+0x4fd0c>
  45193c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451940:	add	x0, x0, #0x8f0
  451944:	bl	401cf0 <printf@plt>
  451948:	b	451a8c <ferror@plt+0x4fd0c>
  45194c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451950:	add	x0, x0, #0x908
  451954:	bl	401cf0 <printf@plt>
  451958:	b	451a8c <ferror@plt+0x4fd0c>
  45195c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451960:	add	x0, x0, #0x918
  451964:	bl	401cf0 <printf@plt>
  451968:	b	451a8c <ferror@plt+0x4fd0c>
  45196c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451970:	add	x0, x0, #0x930
  451974:	bl	401cf0 <printf@plt>
  451978:	b	451a8c <ferror@plt+0x4fd0c>
  45197c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451980:	add	x0, x0, #0x948
  451984:	bl	401cf0 <printf@plt>
  451988:	b	451a8c <ferror@plt+0x4fd0c>
  45198c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451990:	add	x0, x0, #0x958
  451994:	bl	401cf0 <printf@plt>
  451998:	b	451a8c <ferror@plt+0x4fd0c>
  45199c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4519a0:	add	x0, x0, #0x968
  4519a4:	bl	401cf0 <printf@plt>
  4519a8:	b	451a8c <ferror@plt+0x4fd0c>
  4519ac:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4519b0:	add	x0, x0, #0x980
  4519b4:	bl	401cf0 <printf@plt>
  4519b8:	b	451a8c <ferror@plt+0x4fd0c>
  4519bc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4519c0:	add	x0, x0, #0x998
  4519c4:	bl	401cf0 <printf@plt>
  4519c8:	b	451a8c <ferror@plt+0x4fd0c>
  4519cc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4519d0:	add	x0, x0, #0x9a0
  4519d4:	bl	401cf0 <printf@plt>
  4519d8:	b	451a8c <ferror@plt+0x4fd0c>
  4519dc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4519e0:	add	x0, x0, #0x9a8
  4519e4:	bl	401cf0 <printf@plt>
  4519e8:	b	451a8c <ferror@plt+0x4fd0c>
  4519ec:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4519f0:	add	x0, x0, #0x9b8
  4519f4:	bl	401cf0 <printf@plt>
  4519f8:	b	451a8c <ferror@plt+0x4fd0c>
  4519fc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451a00:	add	x0, x0, #0x9d0
  451a04:	bl	401cf0 <printf@plt>
  451a08:	b	451a8c <ferror@plt+0x4fd0c>
  451a0c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451a10:	add	x0, x0, #0x9e0
  451a14:	bl	401cf0 <printf@plt>
  451a18:	b	451a8c <ferror@plt+0x4fd0c>
  451a1c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451a20:	add	x0, x0, #0x9f8
  451a24:	bl	401cf0 <printf@plt>
  451a28:	b	451a8c <ferror@plt+0x4fd0c>
  451a2c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451a30:	add	x0, x0, #0xa10
  451a34:	bl	401cf0 <printf@plt>
  451a38:	b	451a8c <ferror@plt+0x4fd0c>
  451a3c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451a40:	add	x0, x0, #0xa28
  451a44:	bl	401cf0 <printf@plt>
  451a48:	b	451a8c <ferror@plt+0x4fd0c>
  451a4c:	ldr	x0, [sp, #352]
  451a50:	cmp	x0, #0x7f
  451a54:	b.ls	451a78 <ferror@plt+0x4fcf8>  // b.plast
  451a58:	ldr	x0, [sp, #352]
  451a5c:	cmp	x0, #0xff
  451a60:	b.hi	451a78 <ferror@plt+0x4fcf8>  // b.pmore
  451a64:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451a68:	add	x0, x0, #0xa40
  451a6c:	bl	401d40 <gettext@plt>
  451a70:	bl	401cf0 <printf@plt>
  451a74:	b	451a88 <ferror@plt+0x4fd08>
  451a78:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451a7c:	add	x0, x0, #0xa58
  451a80:	bl	401d40 <gettext@plt>
  451a84:	bl	401cf0 <printf@plt>
  451a88:	nop
  451a8c:	b	452360 <ferror@plt+0x505e0>
  451a90:	mov	w0, #0x9                   	// #9
  451a94:	bl	401d20 <putchar@plt>
  451a98:	ldr	x0, [sp, #352]
  451a9c:	cmp	x0, #0x3
  451aa0:	b.eq	451ae0 <ferror@plt+0x4fd60>  // b.none
  451aa4:	cmp	x0, #0x3
  451aa8:	b.hi	451af0 <ferror@plt+0x4fd70>  // b.pmore
  451aac:	cmp	x0, #0x1
  451ab0:	b.eq	451ac0 <ferror@plt+0x4fd40>  // b.none
  451ab4:	cmp	x0, #0x2
  451ab8:	b.eq	451ad0 <ferror@plt+0x4fd50>  // b.none
  451abc:	b	451af0 <ferror@plt+0x4fd70>
  451ac0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451ac4:	add	x0, x0, #0xa68
  451ac8:	bl	401cf0 <printf@plt>
  451acc:	b	451b04 <ferror@plt+0x4fd84>
  451ad0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451ad4:	add	x0, x0, #0xa78
  451ad8:	bl	401cf0 <printf@plt>
  451adc:	b	451b04 <ferror@plt+0x4fd84>
  451ae0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451ae4:	add	x0, x0, #0xa88
  451ae8:	bl	401cf0 <printf@plt>
  451aec:	b	451b04 <ferror@plt+0x4fd84>
  451af0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451af4:	add	x0, x0, #0xa98
  451af8:	bl	401d40 <gettext@plt>
  451afc:	bl	401cf0 <printf@plt>
  451b00:	nop
  451b04:	b	452360 <ferror@plt+0x505e0>
  451b08:	mov	w0, #0x9                   	// #9
  451b0c:	bl	401d20 <putchar@plt>
  451b10:	ldr	x0, [sp, #352]
  451b14:	cmp	x0, #0x3
  451b18:	b.eq	451b58 <ferror@plt+0x4fdd8>  // b.none
  451b1c:	cmp	x0, #0x3
  451b20:	b.hi	451b68 <ferror@plt+0x4fde8>  // b.pmore
  451b24:	cmp	x0, #0x1
  451b28:	b.eq	451b38 <ferror@plt+0x4fdb8>  // b.none
  451b2c:	cmp	x0, #0x2
  451b30:	b.eq	451b48 <ferror@plt+0x4fdc8>  // b.none
  451b34:	b	451b68 <ferror@plt+0x4fde8>
  451b38:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451b3c:	add	x0, x0, #0xab0
  451b40:	bl	401cf0 <printf@plt>
  451b44:	b	451b7c <ferror@plt+0x4fdfc>
  451b48:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451b4c:	add	x0, x0, #0xab8
  451b50:	bl	401cf0 <printf@plt>
  451b54:	b	451b7c <ferror@plt+0x4fdfc>
  451b58:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451b5c:	add	x0, x0, #0xac8
  451b60:	bl	401cf0 <printf@plt>
  451b64:	b	451b7c <ferror@plt+0x4fdfc>
  451b68:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451b6c:	add	x0, x0, #0xad8
  451b70:	bl	401d40 <gettext@plt>
  451b74:	bl	401cf0 <printf@plt>
  451b78:	nop
  451b7c:	b	452360 <ferror@plt+0x505e0>
  451b80:	mov	w0, #0x9                   	// #9
  451b84:	bl	401d20 <putchar@plt>
  451b88:	ldr	x0, [sp, #352]
  451b8c:	cmp	x0, #0x2
  451b90:	b.eq	451bd0 <ferror@plt+0x4fe50>  // b.none
  451b94:	cmp	x0, #0x2
  451b98:	b.hi	451be0 <ferror@plt+0x4fe60>  // b.pmore
  451b9c:	cmp	x0, #0x0
  451ba0:	b.eq	451bb0 <ferror@plt+0x4fe30>  // b.none
  451ba4:	cmp	x0, #0x1
  451ba8:	b.eq	451bc0 <ferror@plt+0x4fe40>  // b.none
  451bac:	b	451be0 <ferror@plt+0x4fe60>
  451bb0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451bb4:	add	x0, x0, #0xaf0
  451bb8:	bl	401cf0 <printf@plt>
  451bbc:	b	451c20 <ferror@plt+0x4fea0>
  451bc0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451bc4:	add	x0, x0, #0xb00
  451bc8:	bl	401cf0 <printf@plt>
  451bcc:	b	451c20 <ferror@plt+0x4fea0>
  451bd0:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451bd4:	add	x0, x0, #0xb08
  451bd8:	bl	401cf0 <printf@plt>
  451bdc:	b	451c20 <ferror@plt+0x4fea0>
  451be0:	ldr	x0, [sp, #352]
  451be4:	cmp	x0, #0x3f
  451be8:	b.ls	451c0c <ferror@plt+0x4fe8c>  // b.plast
  451bec:	ldr	x0, [sp, #352]
  451bf0:	cmp	x0, #0xff
  451bf4:	b.hi	451c0c <ferror@plt+0x4fe8c>  // b.pmore
  451bf8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451bfc:	add	x0, x0, #0xb18
  451c00:	bl	401d40 <gettext@plt>
  451c04:	bl	401cf0 <printf@plt>
  451c08:	b	451c1c <ferror@plt+0x4fe9c>
  451c0c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451c10:	add	x0, x0, #0xb30
  451c14:	bl	401d40 <gettext@plt>
  451c18:	bl	401cf0 <printf@plt>
  451c1c:	nop
  451c20:	b	452360 <ferror@plt+0x505e0>
  451c24:	mov	w0, #0x9                   	// #9
  451c28:	bl	401d20 <putchar@plt>
  451c2c:	ldr	x0, [sp, #352]
  451c30:	cmp	x0, #0x2
  451c34:	b.eq	451c74 <ferror@plt+0x4fef4>  // b.none
  451c38:	cmp	x0, #0x2
  451c3c:	b.hi	451c84 <ferror@plt+0x4ff04>  // b.pmore
  451c40:	cmp	x0, #0x0
  451c44:	b.eq	451c54 <ferror@plt+0x4fed4>  // b.none
  451c48:	cmp	x0, #0x1
  451c4c:	b.eq	451c64 <ferror@plt+0x4fee4>  // b.none
  451c50:	b	451c84 <ferror@plt+0x4ff04>
  451c54:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451c58:	add	x0, x0, #0xb48
  451c5c:	bl	401cf0 <printf@plt>
  451c60:	b	451c98 <ferror@plt+0x4ff18>
  451c64:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451c68:	add	x0, x0, #0xb50
  451c6c:	bl	401cf0 <printf@plt>
  451c70:	b	451c98 <ferror@plt+0x4ff18>
  451c74:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451c78:	add	x0, x0, #0xb60
  451c7c:	bl	401cf0 <printf@plt>
  451c80:	b	451c98 <ferror@plt+0x4ff18>
  451c84:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451c88:	add	x0, x0, #0xb70
  451c8c:	bl	401d40 <gettext@plt>
  451c90:	bl	401cf0 <printf@plt>
  451c94:	nop
  451c98:	b	452360 <ferror@plt+0x505e0>
  451c9c:	mov	w0, #0x9                   	// #9
  451ca0:	bl	401d20 <putchar@plt>
  451ca4:	ldr	x0, [sp, #352]
  451ca8:	cmp	x0, #0x3
  451cac:	b.eq	451d0c <ferror@plt+0x4ff8c>  // b.none
  451cb0:	cmp	x0, #0x3
  451cb4:	b.hi	451d1c <ferror@plt+0x4ff9c>  // b.pmore
  451cb8:	cmp	x0, #0x2
  451cbc:	b.eq	451cfc <ferror@plt+0x4ff7c>  // b.none
  451cc0:	cmp	x0, #0x2
  451cc4:	b.hi	451d1c <ferror@plt+0x4ff9c>  // b.pmore
  451cc8:	cmp	x0, #0x0
  451ccc:	b.eq	451cdc <ferror@plt+0x4ff5c>  // b.none
  451cd0:	cmp	x0, #0x1
  451cd4:	b.eq	451cec <ferror@plt+0x4ff6c>  // b.none
  451cd8:	b	451d1c <ferror@plt+0x4ff9c>
  451cdc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451ce0:	add	x0, x0, #0xb88
  451ce4:	bl	401cf0 <printf@plt>
  451ce8:	b	451d30 <ferror@plt+0x4ffb0>
  451cec:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451cf0:	add	x0, x0, #0xba0
  451cf4:	bl	401cf0 <printf@plt>
  451cf8:	b	451d30 <ferror@plt+0x4ffb0>
  451cfc:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451d00:	add	x0, x0, #0xbb0
  451d04:	bl	401cf0 <printf@plt>
  451d08:	b	451d30 <ferror@plt+0x4ffb0>
  451d0c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451d10:	add	x0, x0, #0xbc0
  451d14:	bl	401cf0 <printf@plt>
  451d18:	b	451d30 <ferror@plt+0x4ffb0>
  451d1c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451d20:	add	x0, x0, #0xbd8
  451d24:	bl	401d40 <gettext@plt>
  451d28:	bl	401cf0 <printf@plt>
  451d2c:	nop
  451d30:	b	452360 <ferror@plt+0x505e0>
  451d34:	mov	w0, #0x9                   	// #9
  451d38:	bl	401d20 <putchar@plt>
  451d3c:	ldr	x0, [sp, #352]
  451d40:	cmp	x0, #0x41
  451d44:	b.eq	451e04 <ferror@plt+0x50084>  // b.none
  451d48:	cmp	x0, #0x41
  451d4c:	b.hi	451e14 <ferror@plt+0x50094>  // b.pmore
  451d50:	cmp	x0, #0x40
  451d54:	b.eq	451df4 <ferror@plt+0x50074>  // b.none
  451d58:	cmp	x0, #0x40
  451d5c:	b.hi	451e14 <ferror@plt+0x50094>  // b.pmore
  451d60:	cmp	x0, #0x5
  451d64:	b.eq	451de4 <ferror@plt+0x50064>  // b.none
  451d68:	cmp	x0, #0x5
  451d6c:	b.hi	451e14 <ferror@plt+0x50094>  // b.pmore
  451d70:	cmp	x0, #0x4
  451d74:	b.eq	451dd4 <ferror@plt+0x50054>  // b.none
  451d78:	cmp	x0, #0x4
  451d7c:	b.hi	451e14 <ferror@plt+0x50094>  // b.pmore
  451d80:	cmp	x0, #0x3
  451d84:	b.eq	451dc4 <ferror@plt+0x50044>  // b.none
  451d88:	cmp	x0, #0x3
  451d8c:	b.hi	451e14 <ferror@plt+0x50094>  // b.pmore
  451d90:	cmp	x0, #0x1
  451d94:	b.eq	451da4 <ferror@plt+0x50024>  // b.none
  451d98:	cmp	x0, #0x2
  451d9c:	b.eq	451db4 <ferror@plt+0x50034>  // b.none
  451da0:	b	451e14 <ferror@plt+0x50094>
  451da4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451da8:	add	x0, x0, #0xbe8
  451dac:	bl	401cf0 <printf@plt>
  451db0:	b	451e54 <ferror@plt+0x500d4>
  451db4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451db8:	add	x0, x0, #0xbf8
  451dbc:	bl	401cf0 <printf@plt>
  451dc0:	b	451e54 <ferror@plt+0x500d4>
  451dc4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451dc8:	add	x0, x0, #0xc08
  451dcc:	bl	401cf0 <printf@plt>
  451dd0:	b	451e54 <ferror@plt+0x500d4>
  451dd4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451dd8:	add	x0, x0, #0xc18
  451ddc:	bl	401cf0 <printf@plt>
  451de0:	b	451e54 <ferror@plt+0x500d4>
  451de4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451de8:	add	x0, x0, #0xc28
  451dec:	bl	401cf0 <printf@plt>
  451df0:	b	451e54 <ferror@plt+0x500d4>
  451df4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451df8:	add	x0, x0, #0xc38
  451dfc:	bl	401cf0 <printf@plt>
  451e00:	b	451e54 <ferror@plt+0x500d4>
  451e04:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451e08:	add	x0, x0, #0xc48
  451e0c:	bl	401cf0 <printf@plt>
  451e10:	b	451e54 <ferror@plt+0x500d4>
  451e14:	ldr	x0, [sp, #352]
  451e18:	cmp	x0, #0x3f
  451e1c:	b.ls	451e40 <ferror@plt+0x500c0>  // b.plast
  451e20:	ldr	x0, [sp, #352]
  451e24:	cmp	x0, #0xff
  451e28:	b.hi	451e40 <ferror@plt+0x500c0>  // b.pmore
  451e2c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451e30:	add	x0, x0, #0xc60
  451e34:	bl	401d40 <gettext@plt>
  451e38:	bl	401cf0 <printf@plt>
  451e3c:	b	451e54 <ferror@plt+0x500d4>
  451e40:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451e44:	add	x0, x0, #0xc70
  451e48:	bl	401d40 <gettext@plt>
  451e4c:	bl	401cf0 <printf@plt>
  451e50:	b	452360 <ferror@plt+0x505e0>
  451e54:	b	452360 <ferror@plt+0x505e0>
  451e58:	mov	w0, #0x9                   	// #9
  451e5c:	bl	401d20 <putchar@plt>
  451e60:	ldr	x0, [sp, #352]
  451e64:	cmn	x0, #0x1
  451e68:	b.eq	451e90 <ferror@plt+0x50110>  // b.none
  451e6c:	cmp	x0, #0xff
  451e70:	b.eq	451e90 <ferror@plt+0x50110>  // b.none
  451e74:	cmp	x0, #0xff
  451e78:	b.hi	452344 <ferror@plt+0x505c4>  // b.pmore
  451e7c:	cmp	x0, #0x0
  451e80:	b.eq	451ea4 <ferror@plt+0x50124>  // b.none
  451e84:	cmp	x0, #0x1
  451e88:	b.eq	451eb4 <ferror@plt+0x50134>  // b.none
  451e8c:	b	452344 <ferror@plt+0x505c4>
  451e90:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451e94:	add	x0, x0, #0xc88
  451e98:	bl	401d40 <gettext@plt>
  451e9c:	bl	401cf0 <printf@plt>
  451ea0:	b	451ec4 <ferror@plt+0x50144>
  451ea4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451ea8:	add	x0, x0, #0xc98
  451eac:	bl	401cf0 <printf@plt>
  451eb0:	b	451ec4 <ferror@plt+0x50144>
  451eb4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451eb8:	add	x0, x0, #0xca8
  451ebc:	bl	401cf0 <printf@plt>
  451ec0:	nop
  451ec4:	b	452344 <ferror@plt+0x505c4>
  451ec8:	mov	w0, #0x9                   	// #9
  451ecc:	bl	401d20 <putchar@plt>
  451ed0:	ldr	x0, [sp, #352]
  451ed4:	cmp	x0, #0x5
  451ed8:	b.eq	451f68 <ferror@plt+0x501e8>  // b.none
  451edc:	cmp	x0, #0x5
  451ee0:	b.hi	451f7c <ferror@plt+0x501fc>  // b.pmore
  451ee4:	cmp	x0, #0x4
  451ee8:	b.eq	451f54 <ferror@plt+0x501d4>  // b.none
  451eec:	cmp	x0, #0x4
  451ef0:	b.hi	451f7c <ferror@plt+0x501fc>  // b.pmore
  451ef4:	cmp	x0, #0x3
  451ef8:	b.eq	451f40 <ferror@plt+0x501c0>  // b.none
  451efc:	cmp	x0, #0x3
  451f00:	b.hi	451f7c <ferror@plt+0x501fc>  // b.pmore
  451f04:	cmp	x0, #0x1
  451f08:	b.eq	451f18 <ferror@plt+0x50198>  // b.none
  451f0c:	cmp	x0, #0x2
  451f10:	b.eq	451f2c <ferror@plt+0x501ac>  // b.none
  451f14:	b	451f7c <ferror@plt+0x501fc>
  451f18:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451f1c:	add	x0, x0, #0x8d0
  451f20:	bl	401d40 <gettext@plt>
  451f24:	bl	401cf0 <printf@plt>
  451f28:	b	451f90 <ferror@plt+0x50210>
  451f2c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451f30:	add	x0, x0, #0xcb8
  451f34:	bl	401d40 <gettext@plt>
  451f38:	bl	401cf0 <printf@plt>
  451f3c:	b	451f90 <ferror@plt+0x50210>
  451f40:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451f44:	add	x0, x0, #0xcd0
  451f48:	bl	401d40 <gettext@plt>
  451f4c:	bl	401cf0 <printf@plt>
  451f50:	b	451f90 <ferror@plt+0x50210>
  451f54:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451f58:	add	x0, x0, #0xce8
  451f5c:	bl	401d40 <gettext@plt>
  451f60:	bl	401cf0 <printf@plt>
  451f64:	b	451f90 <ferror@plt+0x50210>
  451f68:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451f6c:	add	x0, x0, #0xd00
  451f70:	bl	401d40 <gettext@plt>
  451f74:	bl	401cf0 <printf@plt>
  451f78:	b	451f90 <ferror@plt+0x50210>
  451f7c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451f80:	add	x0, x0, #0xd18
  451f84:	bl	401d40 <gettext@plt>
  451f88:	bl	401cf0 <printf@plt>
  451f8c:	nop
  451f90:	b	452360 <ferror@plt+0x505e0>
  451f94:	mov	w0, #0x9                   	// #9
  451f98:	bl	401d20 <putchar@plt>
  451f9c:	ldr	x0, [sp, #352]
  451fa0:	cmp	x0, #0x2
  451fa4:	b.eq	451fec <ferror@plt+0x5026c>  // b.none
  451fa8:	cmp	x0, #0x2
  451fac:	b.hi	452000 <ferror@plt+0x50280>  // b.pmore
  451fb0:	cmp	x0, #0x0
  451fb4:	b.eq	451fc4 <ferror@plt+0x50244>  // b.none
  451fb8:	cmp	x0, #0x1
  451fbc:	b.eq	451fd8 <ferror@plt+0x50258>  // b.none
  451fc0:	b	452000 <ferror@plt+0x50280>
  451fc4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451fc8:	add	x0, x0, #0xd28
  451fcc:	bl	401d40 <gettext@plt>
  451fd0:	bl	401cf0 <printf@plt>
  451fd4:	b	452014 <ferror@plt+0x50294>
  451fd8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451fdc:	add	x0, x0, #0xd30
  451fe0:	bl	401d40 <gettext@plt>
  451fe4:	bl	401cf0 <printf@plt>
  451fe8:	b	452014 <ferror@plt+0x50294>
  451fec:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  451ff0:	add	x0, x0, #0xd40
  451ff4:	bl	401d40 <gettext@plt>
  451ff8:	bl	401cf0 <printf@plt>
  451ffc:	b	452014 <ferror@plt+0x50294>
  452000:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  452004:	add	x0, x0, #0xd18
  452008:	bl	401d40 <gettext@plt>
  45200c:	bl	401cf0 <printf@plt>
  452010:	nop
  452014:	b	452360 <ferror@plt+0x505e0>
  452018:	mov	w0, #0x9                   	// #9
  45201c:	bl	401d20 <putchar@plt>
  452020:	ldr	x0, [sp, #352]
  452024:	ldr	w4, [sp, #600]
  452028:	ldr	x3, [sp, #128]
  45202c:	ldr	x2, [sp, #136]
  452030:	mov	x1, x0
  452034:	ldr	x0, [sp, #160]
  452038:	bl	44f08c <ferror@plt+0x4d30c>
  45203c:	b	452360 <ferror@plt+0x505e0>
  452040:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  452044:	add	x0, x0, #0x99c
  452048:	mov	w1, #0x1                   	// #1
  45204c:	str	w1, [x0]
  452050:	ldr	w0, [sp, #552]
  452054:	cmp	w0, #0x3
  452058:	b.gt	452074 <ferror@plt+0x502f4>
  45205c:	ldr	x0, [sp, #160]
  452060:	cmp	x0, #0x6
  452064:	b.eq	452080 <ferror@plt+0x50300>  // b.none
  452068:	ldr	x0, [sp, #160]
  45206c:	cmp	x0, #0x7
  452070:	b.eq	452080 <ferror@plt+0x50300>  // b.none
  452074:	ldr	x0, [sp, #160]
  452078:	cmp	x0, #0x17
  45207c:	b.ne	452090 <ferror@plt+0x50310>  // b.any
  452080:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  452084:	add	x0, x0, #0xd50
  452088:	bl	401d40 <gettext@plt>
  45208c:	bl	401cf0 <printf@plt>
  452090:	ldr	x0, [sp, #536]
  452094:	cmp	x0, #0x0
  452098:	b.eq	45234c <ferror@plt+0x505cc>  // b.none
  45209c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4520a0:	add	x0, x0, #0xd68
  4520a4:	bl	401cf0 <printf@plt>
  4520a8:	ldr	x0, [sp, #112]
  4520ac:	mov	w1, w0
  4520b0:	ldr	x0, [sp, #544]
  4520b4:	mov	w2, w0
  4520b8:	ldr	x0, [sp, #352]
  4520bc:	ldr	x6, [sp, #576]
  4520c0:	ldr	x5, [sp, #120]
  4520c4:	mov	x4, x0
  4520c8:	ldr	w3, [sp, #552]
  4520cc:	ldr	x0, [sp, #536]
  4520d0:	bl	44b550 <ferror@plt+0x497d0>
  4520d4:	str	w0, [sp, #364]
  4520d8:	mov	w0, #0x29                  	// #41
  4520dc:	bl	401d20 <putchar@plt>
  4520e0:	ldr	w0, [sp, #364]
  4520e4:	cmp	w0, #0x0
  4520e8:	b.eq	45234c <ferror@plt+0x505cc>  // b.none
  4520ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4520f0:	add	x0, x0, #0x99c
  4520f4:	ldr	w0, [x0]
  4520f8:	cmp	w0, #0x0
  4520fc:	b.ne	45234c <ferror@plt+0x505cc>  // b.any
  452100:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  452104:	add	x0, x0, #0xd70
  452108:	bl	401d40 <gettext@plt>
  45210c:	bl	401cf0 <printf@plt>
  452110:	b	45234c <ferror@plt+0x505cc>
  452114:	ldr	x0, [sp, #160]
  452118:	cmp	x0, #0x18
  45211c:	b.ne	452354 <ferror@plt+0x505d4>  // b.any
  452120:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  452124:	add	x0, x0, #0xd68
  452128:	bl	401cf0 <printf@plt>
  45212c:	ldr	x0, [sp, #112]
  452130:	mov	w1, w0
  452134:	ldr	x0, [sp, #544]
  452138:	mov	w2, w0
  45213c:	ldr	x0, [sp, #352]
  452140:	ldr	x6, [sp, #576]
  452144:	ldr	x5, [sp, #120]
  452148:	mov	x4, x0
  45214c:	ldr	w3, [sp, #552]
  452150:	ldr	x0, [sp, #536]
  452154:	bl	44b550 <ferror@plt+0x497d0>
  452158:	mov	w0, #0x29                  	// #41
  45215c:	bl	401d20 <putchar@plt>
  452160:	b	452354 <ferror@plt+0x505d4>
  452164:	ldr	x0, [sp, #160]
  452168:	cmp	x0, #0x20
  45216c:	b.eq	45235c <ferror@plt+0x505dc>  // b.none
  452170:	ldr	x1, [sp, #160]
  452174:	mov	x0, #0x1f20                	// #7968
  452178:	cmp	x1, x0
  45217c:	b.eq	45235c <ferror@plt+0x505dc>  // b.none
  452180:	ldr	x0, [sp, #160]
  452184:	cmp	x0, #0x11
  452188:	b.eq	4521b0 <ferror@plt+0x50430>  // b.none
  45218c:	ldr	x0, [sp, #160]
  452190:	cmp	x0, #0x12
  452194:	b.eq	4521b0 <ferror@plt+0x50430>  // b.none
  452198:	ldr	x0, [sp, #160]
  45219c:	cmp	x0, #0x13
  4521a0:	b.eq	4521b0 <ferror@plt+0x50430>  // b.none
  4521a4:	ldr	x0, [sp, #160]
  4521a8:	cmp	x0, #0x15
  4521ac:	b.ne	4521c0 <ferror@plt+0x50440>  // b.any
  4521b0:	ldr	x1, [sp, #352]
  4521b4:	ldr	x0, [sp, #120]
  4521b8:	add	x0, x1, x0
  4521bc:	str	x0, [sp, #352]
  4521c0:	ldr	x0, [sp, #576]
  4521c4:	ldr	x1, [x0, #48]
  4521c8:	ldr	x0, [sp, #352]
  4521cc:	cmp	x1, x0
  4521d0:	b.hi	452220 <ferror@plt+0x504a0>  // b.pmore
  4521d4:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4521d8:	add	x0, x0, #0xd90
  4521dc:	bl	401d40 <gettext@plt>
  4521e0:	mov	x19, x0
  4521e4:	ldr	x0, [sp, #352]
  4521e8:	mov	x1, x0
  4521ec:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4521f0:	add	x0, x0, #0xd28
  4521f4:	bl	449984 <ferror@plt+0x47c04>
  4521f8:	mov	x3, x0
  4521fc:	ldr	x0, [sp, #576]
  452200:	ldr	x0, [x0, #32]
  452204:	ldr	x1, [sp, #472]
  452208:	sub	x0, x1, x0
  45220c:	mov	x2, x0
  452210:	mov	x1, x3
  452214:	mov	x0, x19
  452218:	bl	46efd4 <warn@@Base>
  45221c:	b	452360 <ferror@plt+0x505e0>
  452220:	ldr	x0, [sp, #576]
  452224:	ldr	x1, [x0, #32]
  452228:	ldr	x0, [sp, #352]
  45222c:	add	x0, x1, x0
  452230:	str	x0, [sp, #384]
  452234:	add	x1, sp, #0xf4
  452238:	add	x0, sp, #0xf8
  45223c:	mov	x4, x1
  452240:	mov	x3, x0
  452244:	mov	w2, #0x0                   	// #0
  452248:	ldr	x1, [sp, #128]
  45224c:	ldr	x0, [sp, #384]
  452250:	bl	449b20 <ferror@plt+0x47da0>
  452254:	str	x0, [sp, #376]
  452258:	ldr	w0, [sp, #248]
  45225c:	mov	w0, w0
  452260:	ldr	x1, [sp, #384]
  452264:	add	x0, x1, x0
  452268:	str	x0, [sp, #384]
  45226c:	ldr	x0, [sp, #376]
  452270:	str	x0, [sp, #368]
  452274:	ldr	x1, [sp, #368]
  452278:	ldr	x0, [sp, #376]
  45227c:	cmp	x1, x0
  452280:	b.eq	452290 <ferror@plt+0x50510>  // b.none
  452284:	ldr	w0, [sp, #244]
  452288:	orr	w0, w0, #0x2
  45228c:	str	w0, [sp, #244]
  452290:	ldr	w0, [sp, #244]
  452294:	bl	449630 <ferror@plt+0x478b0>
  452298:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45229c:	add	x0, x0, #0xde8
  4522a0:	bl	401d40 <gettext@plt>
  4522a4:	ldr	x1, [sp, #368]
  4522a8:	bl	401cf0 <printf@plt>
  4522ac:	ldr	x0, [sp, #160]
  4522b0:	cmp	x0, #0x10
  4522b4:	b.eq	452328 <ferror@plt+0x505a8>  // b.none
  4522b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4522bc:	add	x0, x0, #0xe18
  4522c0:	ldr	x0, [x0]
  4522c4:	str	x0, [sp, #480]
  4522c8:	b	4522ec <ferror@plt+0x5056c>
  4522cc:	ldr	x0, [sp, #480]
  4522d0:	ldr	x0, [x0]
  4522d4:	ldr	x1, [sp, #368]
  4522d8:	cmp	x1, x0
  4522dc:	b.eq	4522fc <ferror@plt+0x5057c>  // b.none
  4522e0:	ldr	x0, [sp, #480]
  4522e4:	ldr	x0, [x0, #40]
  4522e8:	str	x0, [sp, #480]
  4522ec:	ldr	x0, [sp, #480]
  4522f0:	cmp	x0, #0x0
  4522f4:	b.ne	4522cc <ferror@plt+0x5054c>  // b.any
  4522f8:	b	452300 <ferror@plt+0x50580>
  4522fc:	nop
  452300:	ldr	x0, [sp, #480]
  452304:	cmp	x0, #0x0
  452308:	b.eq	452328 <ferror@plt+0x505a8>  // b.none
  45230c:	ldr	x0, [sp, #480]
  452310:	ldr	x0, [x0, #8]
  452314:	bl	44b2e8 <ferror@plt+0x49568>
  452318:	mov	x1, x0
  45231c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  452320:	add	x0, x0, #0xe00
  452324:	bl	401cf0 <printf@plt>
  452328:	mov	w0, #0x5d                  	// #93
  45232c:	bl	401d20 <putchar@plt>
  452330:	b	452360 <ferror@plt+0x505e0>
  452334:	nop
  452338:	b	452360 <ferror@plt+0x505e0>
  45233c:	nop
  452340:	b	452360 <ferror@plt+0x505e0>
  452344:	nop
  452348:	b	452360 <ferror@plt+0x505e0>
  45234c:	nop
  452350:	b	452360 <ferror@plt+0x505e0>
  452354:	nop
  452358:	b	452360 <ferror@plt+0x505e0>
  45235c:	nop
  452360:	ldr	x0, [sp, #136]
  452364:	ldp	x19, x20, [sp, #80]
  452368:	ldr	x21, [sp, #96]
  45236c:	ldp	x29, x30, [sp, #64]
  452370:	add	sp, sp, #0x220
  452374:	ret
  452378:	sub	sp, sp, #0x90
  45237c:	stp	x29, x30, [sp, #64]
  452380:	add	x29, sp, #0x40
  452384:	str	x0, [sp, #136]
  452388:	str	x1, [sp, #128]
  45238c:	str	x2, [sp, #120]
  452390:	str	x3, [sp, #112]
  452394:	str	x4, [sp, #104]
  452398:	str	x5, [sp, #96]
  45239c:	str	x6, [sp, #88]
  4523a0:	str	x7, [sp, #80]
  4523a4:	ldr	w0, [sp, #168]
  4523a8:	cmp	w0, #0x0
  4523ac:	b.ne	4523c8 <ferror@plt+0x50648>  // b.any
  4523b0:	ldr	x0, [sp, #136]
  4523b4:	bl	44e054 <ferror@plt+0x4c2d4>
  4523b8:	mov	x1, x0
  4523bc:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4523c0:	add	x0, x0, #0x360
  4523c4:	bl	401cf0 <printf@plt>
  4523c8:	ldr	w0, [sp, #192]
  4523cc:	str	w0, [sp, #56]
  4523d0:	mov	w0, #0x20                  	// #32
  4523d4:	strb	w0, [sp, #48]
  4523d8:	ldr	x0, [sp, #184]
  4523dc:	str	x0, [sp, #40]
  4523e0:	ldr	x0, [sp, #176]
  4523e4:	str	x0, [sp, #32]
  4523e8:	ldr	w0, [sp, #168]
  4523ec:	str	w0, [sp, #24]
  4523f0:	ldr	x0, [sp, #160]
  4523f4:	str	x0, [sp, #16]
  4523f8:	ldr	w0, [sp, #152]
  4523fc:	str	w0, [sp, #8]
  452400:	ldr	x0, [sp, #144]
  452404:	str	x0, [sp]
  452408:	ldr	x7, [sp, #80]
  45240c:	ldr	x6, [sp, #88]
  452410:	ldr	x5, [sp, #96]
  452414:	ldr	x4, [sp, #104]
  452418:	ldr	x3, [sp, #112]
  45241c:	ldr	x2, [sp, #120]
  452420:	ldr	x1, [sp, #128]
  452424:	ldr	x0, [sp, #136]
  452428:	bl	44f4f0 <ferror@plt+0x4d770>
  45242c:	str	x0, [sp, #104]
  452430:	ldr	w0, [sp, #168]
  452434:	cmp	w0, #0x0
  452438:	b.ne	452444 <ferror@plt+0x506c4>  // b.any
  45243c:	mov	w0, #0xa                   	// #10
  452440:	bl	401d20 <putchar@plt>
  452444:	ldr	x0, [sp, #104]
  452448:	ldp	x29, x30, [sp, #64]
  45244c:	add	sp, sp, #0x90
  452450:	ret
  452454:	stp	x29, x30, [sp, #-48]!
  452458:	mov	x29, sp
  45245c:	str	w0, [sp, #28]
  452460:	str	x1, [sp, #16]
  452464:	ldr	x1, [sp, #16]
  452468:	ldr	w0, [sp, #28]
  45246c:	bl	436654 <ferror@plt+0x348d4>
  452470:	cmp	w0, #0x0
  452474:	b.eq	45251c <ferror@plt+0x5079c>  // b.none
  452478:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  45247c:	add	x2, x0, #0x408
  452480:	ldr	w1, [sp, #28]
  452484:	mov	x0, x1
  452488:	lsl	x0, x0, #3
  45248c:	sub	x0, x0, x1
  452490:	lsl	x0, x0, #4
  452494:	add	x0, x2, x0
  452498:	ldr	x0, [x0, #24]
  45249c:	cmp	x0, #0x0
  4524a0:	b.ne	452514 <ferror@plt+0x50794>  // b.any
  4524a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4524a8:	add	x0, x0, #0x990
  4524ac:	ldr	x0, [x0]
  4524b0:	str	x0, [sp, #40]
  4524b4:	b	452508 <ferror@plt+0x50788>
  4524b8:	ldr	x0, [sp, #40]
  4524bc:	ldr	x0, [x0]
  4524c0:	ldr	x1, [sp, #16]
  4524c4:	cmp	x1, x0
  4524c8:	b.ne	4524fc <ferror@plt+0x5077c>  // b.any
  4524cc:	ldr	x0, [sp, #40]
  4524d0:	ldr	x2, [x0, #8]
  4524d4:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  4524d8:	add	x3, x0, #0x408
  4524dc:	ldr	w1, [sp, #28]
  4524e0:	mov	x0, x1
  4524e4:	lsl	x0, x0, #3
  4524e8:	sub	x0, x0, x1
  4524ec:	lsl	x0, x0, #4
  4524f0:	add	x0, x3, x0
  4524f4:	str	x2, [x0, #24]
  4524f8:	b	452514 <ferror@plt+0x50794>
  4524fc:	ldr	x0, [sp, #40]
  452500:	ldr	x0, [x0, #16]
  452504:	str	x0, [sp, #40]
  452508:	ldr	x0, [sp, #40]
  45250c:	cmp	x0, #0x0
  452510:	b.ne	4524b8 <ferror@plt+0x50738>  // b.any
  452514:	mov	w0, #0x1                   	// #1
  452518:	b	4525b0 <ferror@plt+0x50830>
  45251c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  452520:	add	x0, x0, #0x53c
  452524:	ldr	w0, [x0]
  452528:	cmp	w0, #0x0
  45252c:	b.eq	4525ac <ferror@plt+0x5082c>  // b.none
  452530:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  452534:	add	x0, x0, #0x990
  452538:	ldr	x0, [x0]
  45253c:	str	x0, [sp, #32]
  452540:	b	4525a0 <ferror@plt+0x50820>
  452544:	ldr	x0, [sp, #32]
  452548:	ldr	x0, [x0]
  45254c:	mov	x1, x0
  452550:	ldr	w0, [sp, #28]
  452554:	bl	436654 <ferror@plt+0x348d4>
  452558:	cmp	w0, #0x0
  45255c:	b.eq	452594 <ferror@plt+0x50814>  // b.none
  452560:	ldr	x0, [sp, #32]
  452564:	ldr	x2, [x0, #8]
  452568:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  45256c:	add	x3, x0, #0x408
  452570:	ldr	w1, [sp, #28]
  452574:	mov	x0, x1
  452578:	lsl	x0, x0, #3
  45257c:	sub	x0, x0, x1
  452580:	lsl	x0, x0, #4
  452584:	add	x0, x3, x0
  452588:	str	x2, [x0, #24]
  45258c:	mov	w0, #0x1                   	// #1
  452590:	b	4525b0 <ferror@plt+0x50830>
  452594:	ldr	x0, [sp, #32]
  452598:	ldr	x0, [x0, #16]
  45259c:	str	x0, [sp, #32]
  4525a0:	ldr	x0, [sp, #32]
  4525a4:	cmp	x0, #0x0
  4525a8:	b.ne	452544 <ferror@plt+0x507c4>  // b.any
  4525ac:	mov	w0, #0x0                   	// #0
  4525b0:	ldp	x29, x30, [sp], #48
  4525b4:	ret
  4525b8:	stp	x29, x30, [sp, #-32]!
  4525bc:	mov	x29, sp
  4525c0:	str	x0, [sp, #24]
  4525c4:	str	w1, [sp, #20]
  4525c8:	ldr	w0, [sp, #20]
  4525cc:	cmp	w0, #0x0
  4525d0:	b.eq	452650 <ferror@plt+0x508d0>  // b.none
  4525d4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4525d8:	add	x0, x0, #0x53c
  4525dc:	ldr	w0, [x0]
  4525e0:	cmp	w0, #0x0
  4525e4:	b.eq	452628 <ferror@plt+0x508a8>  // b.none
  4525e8:	ldr	x0, [sp, #24]
  4525ec:	ldr	x0, [x0, #24]
  4525f0:	cmp	x0, #0x0
  4525f4:	b.eq	452628 <ferror@plt+0x508a8>  // b.none
  4525f8:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4525fc:	add	x0, x0, #0x370
  452600:	bl	401d40 <gettext@plt>
  452604:	mov	x3, x0
  452608:	ldr	x0, [sp, #24]
  45260c:	ldr	x1, [x0, #16]
  452610:	ldr	x0, [sp, #24]
  452614:	ldr	x0, [x0, #24]
  452618:	mov	x2, x0
  45261c:	mov	x0, x3
  452620:	bl	401cf0 <printf@plt>
  452624:	b	4526cc <ferror@plt+0x5094c>
  452628:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  45262c:	add	x0, x0, #0x3b0
  452630:	bl	401d40 <gettext@plt>
  452634:	mov	x2, x0
  452638:	ldr	x0, [sp, #24]
  45263c:	ldr	x0, [x0, #16]
  452640:	mov	x1, x0
  452644:	mov	x0, x2
  452648:	bl	401cf0 <printf@plt>
  45264c:	b	4526cc <ferror@plt+0x5094c>
  452650:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  452654:	add	x0, x0, #0x53c
  452658:	ldr	w0, [x0]
  45265c:	cmp	w0, #0x0
  452660:	b.eq	4526a4 <ferror@plt+0x50924>  // b.none
  452664:	ldr	x0, [sp, #24]
  452668:	ldr	x0, [x0, #24]
  45266c:	cmp	x0, #0x0
  452670:	b.eq	4526a4 <ferror@plt+0x50924>  // b.none
  452674:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  452678:	add	x0, x0, #0x3e0
  45267c:	bl	401d40 <gettext@plt>
  452680:	mov	x3, x0
  452684:	ldr	x0, [sp, #24]
  452688:	ldr	x1, [x0, #16]
  45268c:	ldr	x0, [sp, #24]
  452690:	ldr	x0, [x0, #24]
  452694:	mov	x2, x0
  452698:	mov	x0, x3
  45269c:	bl	401cf0 <printf@plt>
  4526a0:	b	4526cc <ferror@plt+0x5094c>
  4526a4:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4526a8:	add	x0, x0, #0x410
  4526ac:	bl	401d40 <gettext@plt>
  4526b0:	mov	x2, x0
  4526b4:	ldr	x0, [sp, #24]
  4526b8:	ldr	x0, [x0, #16]
  4526bc:	mov	x1, x0
  4526c0:	mov	x0, x2
  4526c4:	bl	401cf0 <printf@plt>
  4526c8:	b	4526cc <ferror@plt+0x5094c>
  4526cc:	nop
  4526d0:	ldp	x29, x30, [sp], #32
  4526d4:	ret
  4526d8:	sub	sp, sp, #0x1f0
  4526dc:	stp	x29, x30, [sp, #64]
  4526e0:	add	x29, sp, #0x40
  4526e4:	stp	x19, x20, [sp, #80]
  4526e8:	str	x0, [sp, #120]
  4526ec:	str	x1, [sp, #112]
  4526f0:	str	w2, [sp, #108]
  4526f4:	str	w3, [sp, #104]
  4526f8:	str	w4, [sp, #100]
  4526fc:	ldr	x0, [sp, #120]
  452700:	ldr	x0, [x0, #32]
  452704:	str	x0, [sp, #488]
  452708:	ldr	x0, [sp, #120]
  45270c:	ldr	x0, [x0, #48]
  452710:	ldr	x1, [sp, #488]
  452714:	add	x0, x1, x0
  452718:	str	x0, [sp, #320]
  45271c:	str	wzr, [sp, #472]
  452720:	ldr	w0, [sp, #104]
  452724:	cmp	w0, #0x0
  452728:	b.ne	452754 <ferror@plt+0x509d4>  // b.any
  45272c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  452730:	add	x0, x0, #0x534
  452734:	ldr	w0, [x0]
  452738:	cmp	w0, #0x0
  45273c:	b.ne	452754 <ferror@plt+0x509d4>  // b.any
  452740:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  452744:	add	x0, x0, #0x558
  452748:	ldr	w0, [x0]
  45274c:	cmp	w0, #0x0
  452750:	b.eq	452b1c <ferror@plt+0x50d9c>  // b.none
  452754:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  452758:	add	x0, x0, #0x9a4
  45275c:	ldr	w0, [x0]
  452760:	cmp	w0, #0x0
  452764:	b.ne	452b1c <ferror@plt+0x50d9c>  // b.any
  452768:	ldr	w0, [sp, #100]
  45276c:	cmp	w0, #0x0
  452770:	b.ne	452b1c <ferror@plt+0x50d9c>  // b.any
  452774:	ldr	x0, [sp, #488]
  452778:	str	x0, [sp, #480]
  45277c:	str	wzr, [sp, #472]
  452780:	b	452a1c <ferror@plt+0x50c9c>
  452784:	mov	w0, #0x4                   	// #4
  452788:	str	w0, [sp, #460]
  45278c:	ldr	w0, [sp, #460]
  452790:	cmp	w0, #0x8
  452794:	b.ls	4527c8 <ferror@plt+0x50a48>  // b.plast
  452798:	ldr	w0, [sp, #460]
  45279c:	mov	x2, x0
  4527a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4527a4:	add	x1, x0, #0xc78
  4527a8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4527ac:	add	x0, x0, #0xcc8
  4527b0:	bl	401920 <ngettext@plt>
  4527b4:	mov	w2, #0x8                   	// #8
  4527b8:	ldr	w1, [sp, #460]
  4527bc:	bl	46eed4 <error@@Base>
  4527c0:	mov	w0, #0x8                   	// #8
  4527c4:	str	w0, [sp, #460]
  4527c8:	ldr	w0, [sp, #460]
  4527cc:	ldr	x1, [sp, #480]
  4527d0:	add	x0, x1, x0
  4527d4:	ldr	x1, [sp, #320]
  4527d8:	cmp	x1, x0
  4527dc:	b.hi	452808 <ferror@plt+0x50a88>  // b.pmore
  4527e0:	ldr	x1, [sp, #480]
  4527e4:	ldr	x0, [sp, #320]
  4527e8:	cmp	x1, x0
  4527ec:	b.cs	452804 <ferror@plt+0x50a84>  // b.hs, b.nlast
  4527f0:	ldr	x1, [sp, #320]
  4527f4:	ldr	x0, [sp, #480]
  4527f8:	sub	x0, x1, x0
  4527fc:	str	w0, [sp, #460]
  452800:	b	452808 <ferror@plt+0x50a88>
  452804:	str	wzr, [sp, #460]
  452808:	ldr	w0, [sp, #460]
  45280c:	cmp	w0, #0x0
  452810:	b.eq	452820 <ferror@plt+0x50aa0>  // b.none
  452814:	ldr	w0, [sp, #460]
  452818:	cmp	w0, #0x8
  45281c:	b.ls	452828 <ferror@plt+0x50aa8>  // b.plast
  452820:	str	xzr, [sp, #464]
  452824:	b	452848 <ferror@plt+0x50ac8>
  452828:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45282c:	add	x0, x0, #0x580
  452830:	ldr	x2, [x0]
  452834:	ldr	w0, [sp, #460]
  452838:	mov	w1, w0
  45283c:	ldr	x0, [sp, #480]
  452840:	blr	x2
  452844:	str	x0, [sp, #464]
  452848:	ldr	x1, [sp, #464]
  45284c:	mov	x0, #0xffffffff            	// #4294967295
  452850:	cmp	x1, x0
  452854:	b.ne	452940 <ferror@plt+0x50bc0>  // b.any
  452858:	mov	w0, #0x8                   	// #8
  45285c:	str	w0, [sp, #456]
  452860:	ldr	w0, [sp, #456]
  452864:	cmp	w0, #0x8
  452868:	b.ls	45289c <ferror@plt+0x50b1c>  // b.plast
  45286c:	ldr	w0, [sp, #456]
  452870:	mov	x2, x0
  452874:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  452878:	add	x1, x0, #0xc78
  45287c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  452880:	add	x0, x0, #0xcc8
  452884:	bl	401920 <ngettext@plt>
  452888:	mov	w2, #0x8                   	// #8
  45288c:	ldr	w1, [sp, #456]
  452890:	bl	46eed4 <error@@Base>
  452894:	mov	w0, #0x8                   	// #8
  452898:	str	w0, [sp, #456]
  45289c:	ldr	w0, [sp, #456]
  4528a0:	add	x0, x0, #0x4
  4528a4:	ldr	x1, [sp, #480]
  4528a8:	add	x0, x1, x0
  4528ac:	ldr	x1, [sp, #320]
  4528b0:	cmp	x1, x0
  4528b4:	b.hi	4528e8 <ferror@plt+0x50b68>  // b.pmore
  4528b8:	ldr	x0, [sp, #480]
  4528bc:	add	x0, x0, #0x4
  4528c0:	ldr	x1, [sp, #320]
  4528c4:	cmp	x1, x0
  4528c8:	b.ls	4528e4 <ferror@plt+0x50b64>  // b.plast
  4528cc:	ldr	x0, [sp, #480]
  4528d0:	add	x0, x0, #0x4
  4528d4:	ldr	x1, [sp, #320]
  4528d8:	sub	x0, x1, x0
  4528dc:	str	w0, [sp, #456]
  4528e0:	b	4528e8 <ferror@plt+0x50b68>
  4528e4:	str	wzr, [sp, #456]
  4528e8:	ldr	w0, [sp, #456]
  4528ec:	cmp	w0, #0x0
  4528f0:	b.eq	452900 <ferror@plt+0x50b80>  // b.none
  4528f4:	ldr	w0, [sp, #456]
  4528f8:	cmp	w0, #0x8
  4528fc:	b.ls	452908 <ferror@plt+0x50b88>  // b.plast
  452900:	str	xzr, [sp, #464]
  452904:	b	452928 <ferror@plt+0x50ba8>
  452908:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45290c:	add	x0, x0, #0x580
  452910:	ldr	x2, [x0]
  452914:	ldr	x0, [sp, #480]
  452918:	add	x0, x0, #0x4
  45291c:	ldr	w1, [sp, #456]
  452920:	blr	x2
  452924:	str	x0, [sp, #464]
  452928:	ldr	x0, [sp, #464]
  45292c:	add	x0, x0, #0xc
  452930:	ldr	x1, [sp, #480]
  452934:	add	x0, x1, x0
  452938:	str	x0, [sp, #480]
  45293c:	b	4529b4 <ferror@plt+0x50c34>
  452940:	ldr	x1, [sp, #464]
  452944:	mov	w0, #0xffffffef            	// #-17
  452948:	cmp	x1, x0
  45294c:	b.ls	4529a0 <ferror@plt+0x50c20>  // b.plast
  452950:	ldr	x1, [sp, #464]
  452954:	mov	x0, #0xfffffffe            	// #4294967294
  452958:	cmp	x1, x0
  45295c:	b.hi	4529a0 <ferror@plt+0x50c20>  // b.pmore
  452960:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  452964:	add	x0, x0, #0x430
  452968:	bl	401d40 <gettext@plt>
  45296c:	mov	x19, x0
  452970:	ldr	x1, [sp, #464]
  452974:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  452978:	add	x0, x0, #0xd28
  45297c:	bl	449984 <ferror@plt+0x47c04>
  452980:	mov	x1, x0
  452984:	ldr	x0, [sp, #120]
  452988:	ldr	x0, [x0, #16]
  45298c:	mov	x2, x0
  452990:	mov	x0, x19
  452994:	bl	46efd4 <warn@@Base>
  452998:	mov	w0, #0x0                   	// #0
  45299c:	b	454594 <ferror@plt+0x52814>
  4529a0:	ldr	x0, [sp, #464]
  4529a4:	add	x0, x0, #0x4
  4529a8:	ldr	x1, [sp, #480]
  4529ac:	add	x0, x1, x0
  4529b0:	str	x0, [sp, #480]
  4529b4:	ldr	x0, [sp, #464]
  4529b8:	cmp	x0, #0x0
  4529bc:	b.le	4529d0 <ferror@plt+0x50c50>
  4529c0:	ldr	x1, [sp, #480]
  4529c4:	ldr	x0, [sp, #488]
  4529c8:	cmp	x1, x0
  4529cc:	b.cs	452a10 <ferror@plt+0x50c90>  // b.hs, b.nlast
  4529d0:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4529d4:	add	x0, x0, #0x468
  4529d8:	bl	401d40 <gettext@plt>
  4529dc:	mov	x19, x0
  4529e0:	ldr	x1, [sp, #464]
  4529e4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4529e8:	add	x0, x0, #0xd28
  4529ec:	bl	449984 <ferror@plt+0x47c04>
  4529f0:	mov	x1, x0
  4529f4:	ldr	x0, [sp, #120]
  4529f8:	ldr	x0, [x0, #16]
  4529fc:	mov	x2, x0
  452a00:	mov	x0, x19
  452a04:	bl	46efd4 <warn@@Base>
  452a08:	mov	w0, #0x0                   	// #0
  452a0c:	b	454594 <ferror@plt+0x52814>
  452a10:	ldr	w0, [sp, #472]
  452a14:	add	w0, w0, #0x1
  452a18:	str	w0, [sp, #472]
  452a1c:	ldr	x1, [sp, #480]
  452a20:	ldr	x0, [sp, #320]
  452a24:	cmp	x1, x0
  452a28:	b.cc	452784 <ferror@plt+0x50a04>  // b.lo, b.ul, b.last
  452a2c:	ldr	w0, [sp, #472]
  452a30:	cmp	w0, #0x0
  452a34:	b.ne	452a64 <ferror@plt+0x50ce4>  // b.any
  452a38:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  452a3c:	add	x0, x0, #0x498
  452a40:	bl	401d40 <gettext@plt>
  452a44:	mov	x2, x0
  452a48:	ldr	x0, [sp, #120]
  452a4c:	ldr	x0, [x0, #16]
  452a50:	mov	x1, x0
  452a54:	mov	x0, x2
  452a58:	bl	46eed4 <error@@Base>
  452a5c:	mov	w0, #0x0                   	// #0
  452a60:	b	454594 <ferror@plt+0x52814>
  452a64:	ldr	w0, [sp, #472]
  452a68:	mov	x1, #0x68                  	// #104
  452a6c:	bl	46d8cc <ferror@plt+0x6bb4c>
  452a70:	mov	x1, x0
  452a74:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  452a78:	add	x0, x0, #0x9b0
  452a7c:	str	x1, [x0]
  452a80:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  452a84:	add	x0, x0, #0x9b0
  452a88:	ldr	x0, [x0]
  452a8c:	cmp	x0, #0x0
  452a90:	b.ne	452ad4 <ferror@plt+0x50d54>  // b.any
  452a94:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  452a98:	add	x0, x0, #0x4b8
  452a9c:	bl	401d40 <gettext@plt>
  452aa0:	ldr	w1, [sp, #472]
  452aa4:	bl	46eed4 <error@@Base>
  452aa8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  452aac:	add	x0, x0, #0x9a4
  452ab0:	str	wzr, [x0]
  452ab4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  452ab8:	add	x0, x0, #0x9a4
  452abc:	ldr	w1, [x0]
  452ac0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  452ac4:	add	x0, x0, #0x9a8
  452ac8:	str	w1, [x0]
  452acc:	mov	w0, #0x0                   	// #0
  452ad0:	b	454594 <ferror@plt+0x52814>
  452ad4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  452ad8:	add	x0, x0, #0x9b0
  452adc:	ldr	x3, [x0]
  452ae0:	ldr	w1, [sp, #472]
  452ae4:	mov	x0, x1
  452ae8:	lsl	x0, x0, #1
  452aec:	add	x0, x0, x1
  452af0:	lsl	x0, x0, #2
  452af4:	add	x0, x0, x1
  452af8:	lsl	x0, x0, #3
  452afc:	mov	x2, x0
  452b00:	mov	w1, #0x0                   	// #0
  452b04:	mov	x0, x3
  452b08:	bl	401ad0 <memset@plt>
  452b0c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  452b10:	add	x0, x0, #0x9a8
  452b14:	ldr	w1, [sp, #472]
  452b18:	str	w1, [x0]
  452b1c:	ldr	w0, [sp, #104]
  452b20:	cmp	w0, #0x0
  452b24:	b.ne	452b70 <ferror@plt+0x50df0>  // b.any
  452b28:	ldr	x1, [sp, #112]
  452b2c:	mov	w0, #0xa                   	// #10
  452b30:	bl	452454 <ferror@plt+0x506d4>
  452b34:	ldr	x1, [sp, #112]
  452b38:	mov	w0, #0xb                   	// #11
  452b3c:	bl	452454 <ferror@plt+0x506d4>
  452b40:	ldr	x1, [sp, #112]
  452b44:	mov	w0, #0x22                  	// #34
  452b48:	bl	452454 <ferror@plt+0x506d4>
  452b4c:	ldr	x1, [sp, #112]
  452b50:	mov	w0, #0x23                  	// #35
  452b54:	bl	452454 <ferror@plt+0x506d4>
  452b58:	ldr	x1, [sp, #112]
  452b5c:	mov	w0, #0x24                  	// #36
  452b60:	bl	452454 <ferror@plt+0x506d4>
  452b64:	ldr	x1, [sp, #112]
  452b68:	mov	w0, #0x25                  	// #37
  452b6c:	bl	452454 <ferror@plt+0x506d4>
  452b70:	ldr	x1, [sp, #112]
  452b74:	ldr	w0, [sp, #108]
  452b78:	bl	452454 <ferror@plt+0x506d4>
  452b7c:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  452b80:	add	x2, x0, #0x408
  452b84:	ldr	w1, [sp, #108]
  452b88:	mov	x0, x1
  452b8c:	lsl	x0, x0, #3
  452b90:	sub	x0, x0, x1
  452b94:	lsl	x0, x0, #4
  452b98:	add	x0, x2, x0
  452b9c:	ldr	x0, [x0, #32]
  452ba0:	cmp	x0, #0x0
  452ba4:	b.ne	452bf0 <ferror@plt+0x50e70>  // b.any
  452ba8:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  452bac:	add	x0, x0, #0x4f0
  452bb0:	bl	401d40 <gettext@plt>
  452bb4:	mov	x3, x0
  452bb8:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  452bbc:	add	x2, x0, #0x408
  452bc0:	ldr	w1, [sp, #108]
  452bc4:	mov	x0, x1
  452bc8:	lsl	x0, x0, #3
  452bcc:	sub	x0, x0, x1
  452bd0:	lsl	x0, x0, #4
  452bd4:	add	x0, x2, x0
  452bd8:	ldr	x0, [x0]
  452bdc:	mov	x1, x0
  452be0:	mov	x0, x3
  452be4:	bl	46efd4 <warn@@Base>
  452be8:	mov	w0, #0x0                   	// #0
  452bec:	b	454594 <ferror@plt+0x52814>
  452bf0:	ldr	w0, [sp, #104]
  452bf4:	cmp	w0, #0x0
  452bf8:	b.ne	452c1c <ferror@plt+0x50e9c>  // b.any
  452bfc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  452c00:	add	x0, x0, #0x578
  452c04:	ldr	x0, [x0]
  452c08:	cmp	x0, #0x0
  452c0c:	b.ne	452c1c <ferror@plt+0x50e9c>  // b.any
  452c10:	mov	w1, #0x0                   	// #0
  452c14:	ldr	x0, [sp, #120]
  452c18:	bl	4525b8 <ferror@plt+0x50838>
  452c1c:	ldr	x0, [sp, #488]
  452c20:	str	x0, [sp, #480]
  452c24:	str	wzr, [sp, #476]
  452c28:	b	4544d4 <ferror@plt+0x52754>
  452c2c:	str	xzr, [sp, #240]
  452c30:	str	xzr, [sp, #232]
  452c34:	str	xzr, [sp, #408]
  452c38:	ldr	x0, [sp, #488]
  452c3c:	str	x0, [sp, #448]
  452c40:	mov	w0, #0x4                   	// #4
  452c44:	str	w0, [sp, #388]
  452c48:	ldr	w0, [sp, #388]
  452c4c:	cmp	w0, #0x8
  452c50:	b.ls	452c84 <ferror@plt+0x50f04>  // b.plast
  452c54:	ldr	w0, [sp, #388]
  452c58:	mov	x2, x0
  452c5c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  452c60:	add	x1, x0, #0xc78
  452c64:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  452c68:	add	x0, x0, #0xcc8
  452c6c:	bl	401920 <ngettext@plt>
  452c70:	mov	w2, #0x8                   	// #8
  452c74:	ldr	w1, [sp, #388]
  452c78:	bl	46eed4 <error@@Base>
  452c7c:	mov	w0, #0x8                   	// #8
  452c80:	str	w0, [sp, #388]
  452c84:	ldr	w0, [sp, #388]
  452c88:	ldr	x1, [sp, #448]
  452c8c:	add	x0, x1, x0
  452c90:	ldr	x1, [sp, #320]
  452c94:	cmp	x1, x0
  452c98:	b.hi	452cc4 <ferror@plt+0x50f44>  // b.pmore
  452c9c:	ldr	x1, [sp, #448]
  452ca0:	ldr	x0, [sp, #320]
  452ca4:	cmp	x1, x0
  452ca8:	b.cs	452cc0 <ferror@plt+0x50f40>  // b.hs, b.nlast
  452cac:	ldr	x1, [sp, #320]
  452cb0:	ldr	x0, [sp, #448]
  452cb4:	sub	x0, x1, x0
  452cb8:	str	w0, [sp, #388]
  452cbc:	b	452cc4 <ferror@plt+0x50f44>
  452cc0:	str	wzr, [sp, #388]
  452cc4:	ldr	w0, [sp, #388]
  452cc8:	cmp	w0, #0x0
  452ccc:	b.eq	452cdc <ferror@plt+0x50f5c>  // b.none
  452cd0:	ldr	w0, [sp, #388]
  452cd4:	cmp	w0, #0x8
  452cd8:	b.ls	452ce4 <ferror@plt+0x50f64>  // b.plast
  452cdc:	str	xzr, [sp, #128]
  452ce0:	b	452d04 <ferror@plt+0x50f84>
  452ce4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  452ce8:	add	x0, x0, #0x580
  452cec:	ldr	x2, [x0]
  452cf0:	ldr	w0, [sp, #388]
  452cf4:	mov	w1, w0
  452cf8:	ldr	x0, [sp, #448]
  452cfc:	blr	x2
  452d00:	str	x0, [sp, #128]
  452d04:	ldr	x0, [sp, #448]
  452d08:	add	x0, x0, #0x4
  452d0c:	str	x0, [sp, #448]
  452d10:	ldr	x1, [sp, #128]
  452d14:	mov	x0, #0xffffffff            	// #4294967295
  452d18:	cmp	x1, x0
  452d1c:	b.ne	452e04 <ferror@plt+0x51084>  // b.any
  452d20:	mov	w0, #0x8                   	// #8
  452d24:	str	w0, [sp, #384]
  452d28:	ldr	w0, [sp, #384]
  452d2c:	cmp	w0, #0x8
  452d30:	b.ls	452d64 <ferror@plt+0x50fe4>  // b.plast
  452d34:	ldr	w0, [sp, #384]
  452d38:	mov	x2, x0
  452d3c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  452d40:	add	x1, x0, #0xc78
  452d44:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  452d48:	add	x0, x0, #0xcc8
  452d4c:	bl	401920 <ngettext@plt>
  452d50:	mov	w2, #0x8                   	// #8
  452d54:	ldr	w1, [sp, #384]
  452d58:	bl	46eed4 <error@@Base>
  452d5c:	mov	w0, #0x8                   	// #8
  452d60:	str	w0, [sp, #384]
  452d64:	ldr	w0, [sp, #384]
  452d68:	ldr	x1, [sp, #448]
  452d6c:	add	x0, x1, x0
  452d70:	ldr	x1, [sp, #320]
  452d74:	cmp	x1, x0
  452d78:	b.hi	452da4 <ferror@plt+0x51024>  // b.pmore
  452d7c:	ldr	x1, [sp, #448]
  452d80:	ldr	x0, [sp, #320]
  452d84:	cmp	x1, x0
  452d88:	b.cs	452da0 <ferror@plt+0x51020>  // b.hs, b.nlast
  452d8c:	ldr	x1, [sp, #320]
  452d90:	ldr	x0, [sp, #448]
  452d94:	sub	x0, x1, x0
  452d98:	str	w0, [sp, #384]
  452d9c:	b	452da4 <ferror@plt+0x51024>
  452da0:	str	wzr, [sp, #384]
  452da4:	ldr	w0, [sp, #384]
  452da8:	cmp	w0, #0x0
  452dac:	b.eq	452dbc <ferror@plt+0x5103c>  // b.none
  452db0:	ldr	w0, [sp, #384]
  452db4:	cmp	w0, #0x8
  452db8:	b.ls	452dc4 <ferror@plt+0x51044>  // b.plast
  452dbc:	str	xzr, [sp, #128]
  452dc0:	b	452de4 <ferror@plt+0x51064>
  452dc4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  452dc8:	add	x0, x0, #0x580
  452dcc:	ldr	x2, [x0]
  452dd0:	ldr	w0, [sp, #384]
  452dd4:	mov	w1, w0
  452dd8:	ldr	x0, [sp, #448]
  452ddc:	blr	x2
  452de0:	str	x0, [sp, #128]
  452de4:	ldr	x0, [sp, #448]
  452de8:	add	x0, x0, #0x8
  452dec:	str	x0, [sp, #448]
  452df0:	mov	w0, #0x8                   	// #8
  452df4:	str	w0, [sp, #424]
  452df8:	mov	w0, #0xc                   	// #12
  452dfc:	str	w0, [sp, #420]
  452e00:	b	452e14 <ferror@plt+0x51094>
  452e04:	mov	w0, #0x4                   	// #4
  452e08:	str	w0, [sp, #424]
  452e0c:	mov	w0, #0x4                   	// #4
  452e10:	str	w0, [sp, #420]
  452e14:	mov	w0, #0x2                   	// #2
  452e18:	str	w0, [sp, #380]
  452e1c:	ldr	w0, [sp, #380]
  452e20:	cmp	w0, #0x2
  452e24:	b.ls	452e58 <ferror@plt+0x510d8>  // b.plast
  452e28:	ldr	w0, [sp, #380]
  452e2c:	mov	x2, x0
  452e30:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  452e34:	add	x1, x0, #0xc78
  452e38:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  452e3c:	add	x0, x0, #0xcc8
  452e40:	bl	401920 <ngettext@plt>
  452e44:	mov	w2, #0x2                   	// #2
  452e48:	ldr	w1, [sp, #380]
  452e4c:	bl	46eed4 <error@@Base>
  452e50:	mov	w0, #0x2                   	// #2
  452e54:	str	w0, [sp, #380]
  452e58:	ldr	w0, [sp, #380]
  452e5c:	ldr	x1, [sp, #448]
  452e60:	add	x0, x1, x0
  452e64:	ldr	x1, [sp, #320]
  452e68:	cmp	x1, x0
  452e6c:	b.hi	452e98 <ferror@plt+0x51118>  // b.pmore
  452e70:	ldr	x1, [sp, #448]
  452e74:	ldr	x0, [sp, #320]
  452e78:	cmp	x1, x0
  452e7c:	b.cs	452e94 <ferror@plt+0x51114>  // b.hs, b.nlast
  452e80:	ldr	x1, [sp, #320]
  452e84:	ldr	x0, [sp, #448]
  452e88:	sub	x0, x1, x0
  452e8c:	str	w0, [sp, #380]
  452e90:	b	452e98 <ferror@plt+0x51118>
  452e94:	str	wzr, [sp, #380]
  452e98:	ldr	w0, [sp, #380]
  452e9c:	cmp	w0, #0x0
  452ea0:	b.eq	452eb0 <ferror@plt+0x51130>  // b.none
  452ea4:	ldr	w0, [sp, #380]
  452ea8:	cmp	w0, #0x8
  452eac:	b.ls	452eb8 <ferror@plt+0x51138>  // b.plast
  452eb0:	strh	wzr, [sp, #136]
  452eb4:	b	452edc <ferror@plt+0x5115c>
  452eb8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  452ebc:	add	x0, x0, #0x580
  452ec0:	ldr	x2, [x0]
  452ec4:	ldr	w0, [sp, #380]
  452ec8:	mov	w1, w0
  452ecc:	ldr	x0, [sp, #448]
  452ed0:	blr	x2
  452ed4:	and	w0, w0, #0xffff
  452ed8:	strh	w0, [sp, #136]
  452edc:	ldr	x0, [sp, #448]
  452ee0:	add	x0, x0, #0x2
  452ee4:	str	x0, [sp, #448]
  452ee8:	ldr	x1, [sp, #488]
  452eec:	ldr	x0, [sp, #480]
  452ef0:	sub	x0, x1, x0
  452ef4:	str	x0, [sp, #312]
  452ef8:	ldr	w1, [sp, #100]
  452efc:	ldr	x0, [sp, #312]
  452f00:	bl	44dd98 <ferror@plt+0x4c018>
  452f04:	str	x0, [sp, #304]
  452f08:	ldrh	w0, [sp, #136]
  452f0c:	cmp	w0, #0x4
  452f10:	b.hi	452f28 <ferror@plt+0x511a8>  // b.pmore
  452f14:	mov	w0, #0x1                   	// #1
  452f18:	str	w0, [sp, #156]
  452f1c:	mov	w0, #0xffffffff            	// #-1
  452f20:	strb	w0, [sp, #152]
  452f24:	b	4530e0 <ferror@plt+0x51360>
  452f28:	mov	w0, #0x1                   	// #1
  452f2c:	str	w0, [sp, #376]
  452f30:	ldr	w0, [sp, #376]
  452f34:	cmp	w0, #0x4
  452f38:	b.ls	452f6c <ferror@plt+0x511ec>  // b.plast
  452f3c:	ldr	w0, [sp, #376]
  452f40:	mov	x2, x0
  452f44:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  452f48:	add	x1, x0, #0xc78
  452f4c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  452f50:	add	x0, x0, #0xcc8
  452f54:	bl	401920 <ngettext@plt>
  452f58:	mov	w2, #0x4                   	// #4
  452f5c:	ldr	w1, [sp, #376]
  452f60:	bl	46eed4 <error@@Base>
  452f64:	mov	w0, #0x4                   	// #4
  452f68:	str	w0, [sp, #376]
  452f6c:	ldr	w0, [sp, #376]
  452f70:	ldr	x1, [sp, #448]
  452f74:	add	x0, x1, x0
  452f78:	ldr	x1, [sp, #320]
  452f7c:	cmp	x1, x0
  452f80:	b.hi	452fac <ferror@plt+0x5122c>  // b.pmore
  452f84:	ldr	x1, [sp, #448]
  452f88:	ldr	x0, [sp, #320]
  452f8c:	cmp	x1, x0
  452f90:	b.cs	452fa8 <ferror@plt+0x51228>  // b.hs, b.nlast
  452f94:	ldr	x1, [sp, #320]
  452f98:	ldr	x0, [sp, #448]
  452f9c:	sub	x0, x1, x0
  452fa0:	str	w0, [sp, #376]
  452fa4:	b	452fac <ferror@plt+0x5122c>
  452fa8:	str	wzr, [sp, #376]
  452fac:	ldr	w0, [sp, #376]
  452fb0:	cmp	w0, #0x0
  452fb4:	b.eq	452fc4 <ferror@plt+0x51244>  // b.none
  452fb8:	ldr	w0, [sp, #376]
  452fbc:	cmp	w0, #0x8
  452fc0:	b.ls	452fcc <ferror@plt+0x5124c>  // b.plast
  452fc4:	str	wzr, [sp, #156]
  452fc8:	b	452fec <ferror@plt+0x5126c>
  452fcc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  452fd0:	add	x0, x0, #0x580
  452fd4:	ldr	x2, [x0]
  452fd8:	ldr	w0, [sp, #376]
  452fdc:	mov	w1, w0
  452fe0:	ldr	x0, [sp, #448]
  452fe4:	blr	x2
  452fe8:	str	w0, [sp, #156]
  452fec:	ldr	x0, [sp, #448]
  452ff0:	add	x0, x0, #0x1
  452ff4:	str	x0, [sp, #448]
  452ff8:	ldr	w0, [sp, #156]
  452ffc:	cmp	w0, #0x2
  453000:	cset	w0, eq  // eq = none
  453004:	and	w0, w0, #0xff
  453008:	str	w0, [sp, #100]
  45300c:	mov	w0, #0x1                   	// #1
  453010:	str	w0, [sp, #372]
  453014:	ldr	w0, [sp, #372]
  453018:	cmp	w0, #0x1
  45301c:	b.ls	453050 <ferror@plt+0x512d0>  // b.plast
  453020:	ldr	w0, [sp, #372]
  453024:	mov	x2, x0
  453028:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45302c:	add	x1, x0, #0xc78
  453030:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453034:	add	x0, x0, #0xcc8
  453038:	bl	401920 <ngettext@plt>
  45303c:	mov	w2, #0x1                   	// #1
  453040:	ldr	w1, [sp, #372]
  453044:	bl	46eed4 <error@@Base>
  453048:	mov	w0, #0x1                   	// #1
  45304c:	str	w0, [sp, #372]
  453050:	ldr	w0, [sp, #372]
  453054:	ldr	x1, [sp, #448]
  453058:	add	x0, x1, x0
  45305c:	ldr	x1, [sp, #320]
  453060:	cmp	x1, x0
  453064:	b.hi	453090 <ferror@plt+0x51310>  // b.pmore
  453068:	ldr	x1, [sp, #448]
  45306c:	ldr	x0, [sp, #320]
  453070:	cmp	x1, x0
  453074:	b.cs	45308c <ferror@plt+0x5130c>  // b.hs, b.nlast
  453078:	ldr	x1, [sp, #320]
  45307c:	ldr	x0, [sp, #448]
  453080:	sub	x0, x1, x0
  453084:	str	w0, [sp, #372]
  453088:	b	453090 <ferror@plt+0x51310>
  45308c:	str	wzr, [sp, #372]
  453090:	ldr	w0, [sp, #372]
  453094:	cmp	w0, #0x0
  453098:	b.eq	4530a8 <ferror@plt+0x51328>  // b.none
  45309c:	ldr	w0, [sp, #372]
  4530a0:	cmp	w0, #0x8
  4530a4:	b.ls	4530b0 <ferror@plt+0x51330>  // b.plast
  4530a8:	strb	wzr, [sp, #152]
  4530ac:	b	4530d4 <ferror@plt+0x51354>
  4530b0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4530b4:	add	x0, x0, #0x580
  4530b8:	ldr	x2, [x0]
  4530bc:	ldr	w0, [sp, #372]
  4530c0:	mov	w1, w0
  4530c4:	ldr	x0, [sp, #448]
  4530c8:	blr	x2
  4530cc:	and	w0, w0, #0xff
  4530d0:	strb	w0, [sp, #152]
  4530d4:	ldr	x0, [sp, #448]
  4530d8:	add	x0, x0, #0x1
  4530dc:	str	x0, [sp, #448]
  4530e0:	ldr	w0, [sp, #424]
  4530e4:	str	w0, [sp, #368]
  4530e8:	ldr	w0, [sp, #368]
  4530ec:	cmp	w0, #0x8
  4530f0:	b.ls	453124 <ferror@plt+0x513a4>  // b.plast
  4530f4:	ldr	w0, [sp, #368]
  4530f8:	mov	x2, x0
  4530fc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453100:	add	x1, x0, #0xc78
  453104:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453108:	add	x0, x0, #0xcc8
  45310c:	bl	401920 <ngettext@plt>
  453110:	mov	w2, #0x8                   	// #8
  453114:	ldr	w1, [sp, #368]
  453118:	bl	46eed4 <error@@Base>
  45311c:	mov	w0, #0x8                   	// #8
  453120:	str	w0, [sp, #368]
  453124:	ldr	w0, [sp, #368]
  453128:	ldr	x1, [sp, #448]
  45312c:	add	x0, x1, x0
  453130:	ldr	x1, [sp, #320]
  453134:	cmp	x1, x0
  453138:	b.hi	453164 <ferror@plt+0x513e4>  // b.pmore
  45313c:	ldr	x1, [sp, #448]
  453140:	ldr	x0, [sp, #320]
  453144:	cmp	x1, x0
  453148:	b.cs	453160 <ferror@plt+0x513e0>  // b.hs, b.nlast
  45314c:	ldr	x1, [sp, #320]
  453150:	ldr	x0, [sp, #448]
  453154:	sub	x0, x1, x0
  453158:	str	w0, [sp, #368]
  45315c:	b	453164 <ferror@plt+0x513e4>
  453160:	str	wzr, [sp, #368]
  453164:	ldr	w0, [sp, #368]
  453168:	cmp	w0, #0x0
  45316c:	b.eq	45317c <ferror@plt+0x513fc>  // b.none
  453170:	ldr	w0, [sp, #368]
  453174:	cmp	w0, #0x8
  453178:	b.ls	453184 <ferror@plt+0x51404>  // b.plast
  45317c:	str	xzr, [sp, #144]
  453180:	b	4531a4 <ferror@plt+0x51424>
  453184:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  453188:	add	x0, x0, #0x580
  45318c:	ldr	x2, [x0]
  453190:	ldr	w0, [sp, #368]
  453194:	mov	w1, w0
  453198:	ldr	x0, [sp, #448]
  45319c:	blr	x2
  4531a0:	str	x0, [sp, #144]
  4531a4:	ldr	w0, [sp, #424]
  4531a8:	ldr	x1, [sp, #448]
  4531ac:	add	x0, x1, x0
  4531b0:	str	x0, [sp, #448]
  4531b4:	ldr	x0, [sp, #304]
  4531b8:	cmp	x0, #0x0
  4531bc:	b.ne	4531f0 <ferror@plt+0x51470>  // b.any
  4531c0:	str	xzr, [sp, #400]
  4531c4:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  4531c8:	add	x2, x0, #0x408
  4531cc:	ldr	w1, [sp, #108]
  4531d0:	mov	x0, x1
  4531d4:	lsl	x0, x0, #3
  4531d8:	sub	x0, x0, x1
  4531dc:	lsl	x0, x0, #4
  4531e0:	add	x0, x2, x0
  4531e4:	ldr	x0, [x0, #48]
  4531e8:	str	x0, [sp, #392]
  4531ec:	b	453208 <ferror@plt+0x51488>
  4531f0:	ldr	x0, [sp, #304]
  4531f4:	ldr	x0, [x0, #32]
  4531f8:	str	x0, [sp, #400]
  4531fc:	ldr	x0, [sp, #304]
  453200:	ldr	x0, [x0, #96]
  453204:	str	x0, [sp, #392]
  453208:	ldrh	w0, [sp, #136]
  45320c:	cmp	w0, #0x4
  453210:	b.hi	4532e8 <ferror@plt+0x51568>  // b.pmore
  453214:	mov	w0, #0x1                   	// #1
  453218:	str	w0, [sp, #364]
  45321c:	ldr	w0, [sp, #364]
  453220:	cmp	w0, #0x1
  453224:	b.ls	453258 <ferror@plt+0x514d8>  // b.plast
  453228:	ldr	w0, [sp, #364]
  45322c:	mov	x2, x0
  453230:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453234:	add	x1, x0, #0xc78
  453238:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45323c:	add	x0, x0, #0xcc8
  453240:	bl	401920 <ngettext@plt>
  453244:	mov	w2, #0x1                   	// #1
  453248:	ldr	w1, [sp, #364]
  45324c:	bl	46eed4 <error@@Base>
  453250:	mov	w0, #0x1                   	// #1
  453254:	str	w0, [sp, #364]
  453258:	ldr	w0, [sp, #364]
  45325c:	ldr	x1, [sp, #448]
  453260:	add	x0, x1, x0
  453264:	ldr	x1, [sp, #320]
  453268:	cmp	x1, x0
  45326c:	b.hi	453298 <ferror@plt+0x51518>  // b.pmore
  453270:	ldr	x1, [sp, #448]
  453274:	ldr	x0, [sp, #320]
  453278:	cmp	x1, x0
  45327c:	b.cs	453294 <ferror@plt+0x51514>  // b.hs, b.nlast
  453280:	ldr	x1, [sp, #320]
  453284:	ldr	x0, [sp, #448]
  453288:	sub	x0, x1, x0
  45328c:	str	w0, [sp, #364]
  453290:	b	453298 <ferror@plt+0x51518>
  453294:	str	wzr, [sp, #364]
  453298:	ldr	w0, [sp, #364]
  45329c:	cmp	w0, #0x0
  4532a0:	b.eq	4532b0 <ferror@plt+0x51530>  // b.none
  4532a4:	ldr	w0, [sp, #364]
  4532a8:	cmp	w0, #0x8
  4532ac:	b.ls	4532b8 <ferror@plt+0x51538>  // b.plast
  4532b0:	strb	wzr, [sp, #152]
  4532b4:	b	4532dc <ferror@plt+0x5155c>
  4532b8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4532bc:	add	x0, x0, #0x580
  4532c0:	ldr	x2, [x0]
  4532c4:	ldr	w0, [sp, #364]
  4532c8:	mov	w1, w0
  4532cc:	ldr	x0, [sp, #448]
  4532d0:	blr	x2
  4532d4:	and	w0, w0, #0xff
  4532d8:	strb	w0, [sp, #152]
  4532dc:	ldr	x0, [sp, #448]
  4532e0:	add	x0, x0, #0x1
  4532e4:	str	x0, [sp, #448]
  4532e8:	ldrb	w0, [sp, #152]
  4532ec:	cmp	w0, #0x1
  4532f0:	b.ls	453300 <ferror@plt+0x51580>  // b.plast
  4532f4:	ldrb	w0, [sp, #152]
  4532f8:	cmp	w0, #0x8
  4532fc:	b.ls	453324 <ferror@plt+0x515a4>  // b.plast
  453300:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453304:	add	x0, x0, #0x510
  453308:	bl	401d40 <gettext@plt>
  45330c:	ldrb	w1, [sp, #152]
  453310:	ldr	w2, [sp, #424]
  453314:	bl	46efd4 <warn@@Base>
  453318:	ldr	w0, [sp, #424]
  45331c:	and	w0, w0, #0xff
  453320:	strb	w0, [sp, #152]
  453324:	ldr	w0, [sp, #100]
  453328:	cmp	w0, #0x0
  45332c:	b.eq	45344c <ferror@plt+0x516cc>  // b.none
  453330:	ldr	x0, [sp, #448]
  453334:	add	x0, x0, #0x8
  453338:	ldr	x1, [sp, #320]
  45333c:	cmp	x1, x0
  453340:	b.cc	453360 <ferror@plt+0x515e0>  // b.lo, b.ul, b.last
  453344:	add	x1, sp, #0xe8
  453348:	add	x0, sp, #0xf0
  45334c:	mov	x2, x1
  453350:	mov	x1, x0
  453354:	ldr	x0, [sp, #448]
  453358:	bl	46fc90 <warn@@Base+0xcbc>
  45335c:	b	45336c <ferror@plt+0x515ec>
  453360:	str	xzr, [sp, #240]
  453364:	ldr	x0, [sp, #240]
  453368:	str	x0, [sp, #232]
  45336c:	ldr	x0, [sp, #448]
  453370:	add	x0, x0, #0x8
  453374:	str	x0, [sp, #448]
  453378:	ldr	w0, [sp, #424]
  45337c:	str	w0, [sp, #360]
  453380:	ldr	w0, [sp, #360]
  453384:	cmp	w0, #0x8
  453388:	b.ls	4533bc <ferror@plt+0x5163c>  // b.plast
  45338c:	ldr	w0, [sp, #360]
  453390:	mov	x2, x0
  453394:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453398:	add	x1, x0, #0xc78
  45339c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4533a0:	add	x0, x0, #0xcc8
  4533a4:	bl	401920 <ngettext@plt>
  4533a8:	mov	w2, #0x8                   	// #8
  4533ac:	ldr	w1, [sp, #360]
  4533b0:	bl	46eed4 <error@@Base>
  4533b4:	mov	w0, #0x8                   	// #8
  4533b8:	str	w0, [sp, #360]
  4533bc:	ldr	w0, [sp, #360]
  4533c0:	ldr	x1, [sp, #448]
  4533c4:	add	x0, x1, x0
  4533c8:	ldr	x1, [sp, #320]
  4533cc:	cmp	x1, x0
  4533d0:	b.hi	4533fc <ferror@plt+0x5167c>  // b.pmore
  4533d4:	ldr	x1, [sp, #448]
  4533d8:	ldr	x0, [sp, #320]
  4533dc:	cmp	x1, x0
  4533e0:	b.cs	4533f8 <ferror@plt+0x51678>  // b.hs, b.nlast
  4533e4:	ldr	x1, [sp, #320]
  4533e8:	ldr	x0, [sp, #448]
  4533ec:	sub	x0, x1, x0
  4533f0:	str	w0, [sp, #360]
  4533f4:	b	4533fc <ferror@plt+0x5167c>
  4533f8:	str	wzr, [sp, #360]
  4533fc:	ldr	w0, [sp, #360]
  453400:	cmp	w0, #0x0
  453404:	b.eq	453414 <ferror@plt+0x51694>  // b.none
  453408:	ldr	w0, [sp, #360]
  45340c:	cmp	w0, #0x8
  453410:	b.ls	45341c <ferror@plt+0x5169c>  // b.plast
  453414:	str	xzr, [sp, #408]
  453418:	b	45343c <ferror@plt+0x516bc>
  45341c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  453420:	add	x0, x0, #0x580
  453424:	ldr	x2, [x0]
  453428:	ldr	w0, [sp, #360]
  45342c:	mov	w1, w0
  453430:	ldr	x0, [sp, #448]
  453434:	blr	x2
  453438:	str	x0, [sp, #408]
  45343c:	ldr	w0, [sp, #424]
  453440:	ldr	x1, [sp, #448]
  453444:	add	x0, x1, x0
  453448:	str	x0, [sp, #448]
  45344c:	ldr	x1, [sp, #128]
  453450:	ldr	x0, [sp, #312]
  453454:	add	x1, x1, x0
  453458:	ldr	w0, [sp, #420]
  45345c:	add	x1, x1, x0
  453460:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  453464:	add	x0, x0, #0x578
  453468:	ldr	x0, [x0]
  45346c:	cmp	x1, x0
  453470:	b.cs	453498 <ferror@plt+0x51718>  // b.hs, b.nlast
  453474:	ldr	x1, [sp, #128]
  453478:	ldr	x0, [sp, #312]
  45347c:	add	x1, x1, x0
  453480:	ldr	w0, [sp, #420]
  453484:	add	x0, x1, x0
  453488:	ldr	x1, [sp, #480]
  45348c:	add	x0, x1, x0
  453490:	str	x0, [sp, #488]
  453494:	b	4544c8 <ferror@plt+0x52748>
  453498:	ldr	w0, [sp, #104]
  45349c:	cmp	w0, #0x0
  4534a0:	b.ne	4534cc <ferror@plt+0x5174c>  // b.any
  4534a4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4534a8:	add	x0, x0, #0x534
  4534ac:	ldr	w0, [x0]
  4534b0:	cmp	w0, #0x0
  4534b4:	b.ne	4534cc <ferror@plt+0x5174c>  // b.any
  4534b8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4534bc:	add	x0, x0, #0x558
  4534c0:	ldr	w0, [x0]
  4534c4:	cmp	w0, #0x0
  4534c8:	b.eq	4537ac <ferror@plt+0x51a2c>  // b.none
  4534cc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4534d0:	add	x0, x0, #0x9a4
  4534d4:	ldr	w0, [x0]
  4534d8:	cmp	w0, #0x0
  4534dc:	b.ne	4537ac <ferror@plt+0x51a2c>  // b.any
  4534e0:	ldr	w0, [sp, #100]
  4534e4:	cmp	w0, #0x0
  4534e8:	b.ne	4537ac <ferror@plt+0x51a2c>  // b.any
  4534ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4534f0:	add	x0, x0, #0x9b0
  4534f4:	ldr	x2, [x0]
  4534f8:	ldr	w1, [sp, #476]
  4534fc:	mov	x0, x1
  453500:	lsl	x0, x0, #1
  453504:	add	x0, x0, x1
  453508:	lsl	x0, x0, #2
  45350c:	add	x0, x0, x1
  453510:	lsl	x0, x0, #3
  453514:	add	x0, x2, x0
  453518:	ldr	x1, [sp, #312]
  45351c:	str	x1, [x0, #16]
  453520:	ldrb	w3, [sp, #152]
  453524:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  453528:	add	x0, x0, #0x9b0
  45352c:	ldr	x2, [x0]
  453530:	ldr	w1, [sp, #476]
  453534:	mov	x0, x1
  453538:	lsl	x0, x0, #1
  45353c:	add	x0, x0, x1
  453540:	lsl	x0, x0, #2
  453544:	add	x0, x0, x1
  453548:	lsl	x0, x0, #3
  45354c:	add	x0, x2, x0
  453550:	mov	w1, w3
  453554:	str	w1, [x0]
  453558:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45355c:	add	x0, x0, #0x9b0
  453560:	ldr	x2, [x0]
  453564:	ldr	w1, [sp, #476]
  453568:	mov	x0, x1
  45356c:	lsl	x0, x0, #1
  453570:	add	x0, x0, x1
  453574:	lsl	x0, x0, #2
  453578:	add	x0, x0, x1
  45357c:	lsl	x0, x0, #3
  453580:	add	x0, x2, x0
  453584:	ldr	w1, [sp, #424]
  453588:	str	w1, [x0, #4]
  45358c:	ldrh	w3, [sp, #136]
  453590:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  453594:	add	x0, x0, #0x9b0
  453598:	ldr	x2, [x0]
  45359c:	ldr	w1, [sp, #476]
  4535a0:	mov	x0, x1
  4535a4:	lsl	x0, x0, #1
  4535a8:	add	x0, x0, x1
  4535ac:	lsl	x0, x0, #2
  4535b0:	add	x0, x0, x1
  4535b4:	lsl	x0, x0, #3
  4535b8:	add	x0, x2, x0
  4535bc:	mov	w1, w3
  4535c0:	str	w1, [x0, #8]
  4535c4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4535c8:	add	x0, x0, #0x9b0
  4535cc:	ldr	x2, [x0]
  4535d0:	ldr	w1, [sp, #476]
  4535d4:	mov	x0, x1
  4535d8:	lsl	x0, x0, #1
  4535dc:	add	x0, x0, x1
  4535e0:	lsl	x0, x0, #2
  4535e4:	add	x0, x0, x1
  4535e8:	lsl	x0, x0, #3
  4535ec:	add	x0, x2, x0
  4535f0:	str	xzr, [x0, #24]
  4535f4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4535f8:	add	x0, x0, #0x9b0
  4535fc:	ldr	x2, [x0]
  453600:	ldr	w1, [sp, #476]
  453604:	mov	x0, x1
  453608:	lsl	x0, x0, #1
  45360c:	add	x0, x0, x1
  453610:	lsl	x0, x0, #2
  453614:	add	x0, x0, x1
  453618:	lsl	x0, x0, #3
  45361c:	add	x0, x2, x0
  453620:	mov	x1, #0xffffffff            	// #4294967295
  453624:	str	x1, [x0, #32]
  453628:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45362c:	add	x0, x0, #0x9b0
  453630:	ldr	x2, [x0]
  453634:	ldr	w1, [sp, #476]
  453638:	mov	x0, x1
  45363c:	lsl	x0, x0, #1
  453640:	add	x0, x0, x1
  453644:	lsl	x0, x0, #2
  453648:	add	x0, x0, x1
  45364c:	lsl	x0, x0, #3
  453650:	add	x0, x2, x0
  453654:	mov	x1, #0xffffffff            	// #4294967295
  453658:	str	x1, [x0, #40]
  45365c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  453660:	add	x0, x0, #0x9b0
  453664:	ldr	x2, [x0]
  453668:	ldr	w1, [sp, #476]
  45366c:	mov	x0, x1
  453670:	lsl	x0, x0, #1
  453674:	add	x0, x0, x1
  453678:	lsl	x0, x0, #2
  45367c:	add	x0, x0, x1
  453680:	lsl	x0, x0, #3
  453684:	add	x0, x2, x0
  453688:	str	xzr, [x0, #48]
  45368c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  453690:	add	x0, x0, #0x9b0
  453694:	ldr	x2, [x0]
  453698:	ldr	w1, [sp, #476]
  45369c:	mov	x0, x1
  4536a0:	lsl	x0, x0, #1
  4536a4:	add	x0, x0, x1
  4536a8:	lsl	x0, x0, #2
  4536ac:	add	x0, x0, x1
  4536b0:	lsl	x0, x0, #3
  4536b4:	add	x0, x2, x0
  4536b8:	str	xzr, [x0, #64]
  4536bc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4536c0:	add	x0, x0, #0x9b0
  4536c4:	ldr	x2, [x0]
  4536c8:	ldr	w1, [sp, #476]
  4536cc:	mov	x0, x1
  4536d0:	lsl	x0, x0, #1
  4536d4:	add	x0, x0, x1
  4536d8:	lsl	x0, x0, #2
  4536dc:	add	x0, x0, x1
  4536e0:	lsl	x0, x0, #3
  4536e4:	add	x0, x2, x0
  4536e8:	str	wzr, [x0, #76]
  4536ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4536f0:	add	x0, x0, #0x9b0
  4536f4:	ldr	x2, [x0]
  4536f8:	ldr	w1, [sp, #476]
  4536fc:	mov	x0, x1
  453700:	lsl	x0, x0, #1
  453704:	add	x0, x0, x1
  453708:	lsl	x0, x0, #2
  45370c:	add	x0, x0, x1
  453710:	lsl	x0, x0, #3
  453714:	add	x0, x2, x0
  453718:	str	wzr, [x0, #72]
  45371c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  453720:	add	x0, x0, #0x9b0
  453724:	ldr	x2, [x0]
  453728:	ldr	w1, [sp, #476]
  45372c:	mov	x0, x1
  453730:	lsl	x0, x0, #1
  453734:	add	x0, x0, x1
  453738:	lsl	x0, x0, #2
  45373c:	add	x0, x0, x1
  453740:	lsl	x0, x0, #3
  453744:	add	x0, x2, x0
  453748:	str	xzr, [x0, #88]
  45374c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  453750:	add	x0, x0, #0x9b0
  453754:	ldr	x2, [x0]
  453758:	ldr	w1, [sp, #476]
  45375c:	mov	x0, x1
  453760:	lsl	x0, x0, #1
  453764:	add	x0, x0, x1
  453768:	lsl	x0, x0, #2
  45376c:	add	x0, x0, x1
  453770:	lsl	x0, x0, #3
  453774:	add	x0, x2, x0
  453778:	str	wzr, [x0, #100]
  45377c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  453780:	add	x0, x0, #0x9b0
  453784:	ldr	x2, [x0]
  453788:	ldr	w1, [sp, #476]
  45378c:	mov	x0, x1
  453790:	lsl	x0, x0, #1
  453794:	add	x0, x0, x1
  453798:	lsl	x0, x0, #2
  45379c:	add	x0, x0, x1
  4537a0:	lsl	x0, x0, #3
  4537a4:	add	x0, x2, x0
  4537a8:	str	wzr, [x0, #96]
  4537ac:	ldr	w0, [sp, #104]
  4537b0:	cmp	w0, #0x0
  4537b4:	b.ne	453ab0 <ferror@plt+0x51d30>  // b.any
  4537b8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4537bc:	add	x0, x0, #0x578
  4537c0:	ldr	x0, [x0]
  4537c4:	cmp	x0, #0x0
  4537c8:	b.ne	453ab0 <ferror@plt+0x51d30>  // b.any
  4537cc:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4537d0:	add	x0, x0, #0x550
  4537d4:	bl	401d40 <gettext@plt>
  4537d8:	mov	x19, x0
  4537dc:	ldr	x1, [sp, #312]
  4537e0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4537e4:	add	x0, x0, #0xd28
  4537e8:	bl	449984 <ferror@plt+0x47c04>
  4537ec:	mov	x1, x0
  4537f0:	mov	x0, x19
  4537f4:	bl	401cf0 <printf@plt>
  4537f8:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4537fc:	add	x0, x0, #0x578
  453800:	bl	401d40 <gettext@plt>
  453804:	mov	x19, x0
  453808:	ldr	x0, [sp, #128]
  45380c:	mov	x1, x0
  453810:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453814:	add	x0, x0, #0xd28
  453818:	bl	449984 <ferror@plt+0x47c04>
  45381c:	mov	x1, x0
  453820:	ldr	w0, [sp, #424]
  453824:	cmp	w0, #0x8
  453828:	b.ne	453838 <ferror@plt+0x51ab8>  // b.any
  45382c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453830:	add	x0, x0, #0x598
  453834:	b	453840 <ferror@plt+0x51ac0>
  453838:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  45383c:	add	x0, x0, #0x5a0
  453840:	mov	x2, x0
  453844:	mov	x0, x19
  453848:	bl	401cf0 <printf@plt>
  45384c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453850:	add	x0, x0, #0x5a8
  453854:	bl	401d40 <gettext@plt>
  453858:	ldrh	w1, [sp, #136]
  45385c:	bl	401cf0 <printf@plt>
  453860:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453864:	add	x0, x0, #0x5c0
  453868:	bl	401d40 <gettext@plt>
  45386c:	mov	x19, x0
  453870:	ldr	x0, [sp, #144]
  453874:	mov	x1, x0
  453878:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45387c:	add	x0, x0, #0xd28
  453880:	bl	449984 <ferror@plt+0x47c04>
  453884:	mov	x1, x0
  453888:	mov	x0, x19
  45388c:	bl	401cf0 <printf@plt>
  453890:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453894:	add	x0, x0, #0x5d8
  453898:	bl	401d40 <gettext@plt>
  45389c:	ldrb	w1, [sp, #152]
  4538a0:	bl	401cf0 <printf@plt>
  4538a4:	ldr	w0, [sp, #100]
  4538a8:	cmp	w0, #0x0
  4538ac:	b.eq	45390c <ferror@plt+0x51b8c>  // b.none
  4538b0:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4538b4:	add	x0, x0, #0x5f0
  4538b8:	bl	401d40 <gettext@plt>
  4538bc:	mov	x19, x0
  4538c0:	ldr	x0, [sp, #240]
  4538c4:	ldr	x1, [sp, #232]
  4538c8:	add	x2, sp, #0xa0
  4538cc:	mov	w3, #0x40                  	// #64
  4538d0:	bl	449a84 <ferror@plt+0x47d04>
  4538d4:	mov	x1, x0
  4538d8:	mov	x0, x19
  4538dc:	bl	401cf0 <printf@plt>
  4538e0:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4538e4:	add	x0, x0, #0x608
  4538e8:	bl	401d40 <gettext@plt>
  4538ec:	mov	x19, x0
  4538f0:	ldr	x1, [sp, #408]
  4538f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4538f8:	add	x0, x0, #0xd28
  4538fc:	bl	449984 <ferror@plt+0x47c04>
  453900:	mov	x1, x0
  453904:	mov	x0, x19
  453908:	bl	401cf0 <printf@plt>
  45390c:	ldr	x0, [sp, #304]
  453910:	cmp	x0, #0x0
  453914:	b.eq	453ab0 <ferror@plt+0x51d30>  // b.none
  453918:	ldr	x0, [sp, #304]
  45391c:	add	x0, x0, #0x8
  453920:	str	x0, [sp, #296]
  453924:	ldr	x0, [sp, #304]
  453928:	add	x0, x0, #0x48
  45392c:	str	x0, [sp, #288]
  453930:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453934:	add	x0, x0, #0x620
  453938:	bl	401d40 <gettext@plt>
  45393c:	bl	401cf0 <printf@plt>
  453940:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453944:	add	x0, x0, #0x640
  453948:	bl	401d40 <gettext@plt>
  45394c:	mov	x19, x0
  453950:	ldr	x0, [sp, #296]
  453954:	add	x0, x0, #0x18
  453958:	ldr	x0, [x0]
  45395c:	mov	x1, x0
  453960:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453964:	add	x0, x0, #0xd28
  453968:	bl	449984 <ferror@plt+0x47c04>
  45396c:	mov	x20, x0
  453970:	ldr	x0, [sp, #288]
  453974:	add	x0, x0, #0x18
  453978:	ldr	x0, [x0]
  45397c:	mov	x1, x0
  453980:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453984:	add	x0, x0, #0xd28
  453988:	bl	449984 <ferror@plt+0x47c04>
  45398c:	mov	x2, x0
  453990:	mov	x1, x20
  453994:	mov	x0, x19
  453998:	bl	401cf0 <printf@plt>
  45399c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4539a0:	add	x0, x0, #0x670
  4539a4:	bl	401d40 <gettext@plt>
  4539a8:	mov	x19, x0
  4539ac:	ldr	x0, [sp, #296]
  4539b0:	add	x0, x0, #0x20
  4539b4:	ldr	x0, [x0]
  4539b8:	mov	x1, x0
  4539bc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4539c0:	add	x0, x0, #0xd28
  4539c4:	bl	449984 <ferror@plt+0x47c04>
  4539c8:	mov	x20, x0
  4539cc:	ldr	x0, [sp, #288]
  4539d0:	add	x0, x0, #0x20
  4539d4:	ldr	x0, [x0]
  4539d8:	mov	x1, x0
  4539dc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4539e0:	add	x0, x0, #0xd28
  4539e4:	bl	449984 <ferror@plt+0x47c04>
  4539e8:	mov	x2, x0
  4539ec:	mov	x1, x20
  4539f0:	mov	x0, x19
  4539f4:	bl	401cf0 <printf@plt>
  4539f8:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4539fc:	add	x0, x0, #0x6a0
  453a00:	bl	401d40 <gettext@plt>
  453a04:	mov	x19, x0
  453a08:	ldr	x0, [sp, #296]
  453a0c:	add	x0, x0, #0x28
  453a10:	ldr	x0, [x0]
  453a14:	mov	x1, x0
  453a18:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453a1c:	add	x0, x0, #0xd28
  453a20:	bl	449984 <ferror@plt+0x47c04>
  453a24:	mov	x20, x0
  453a28:	ldr	x0, [sp, #288]
  453a2c:	add	x0, x0, #0x28
  453a30:	ldr	x0, [x0]
  453a34:	mov	x1, x0
  453a38:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453a3c:	add	x0, x0, #0xd28
  453a40:	bl	449984 <ferror@plt+0x47c04>
  453a44:	mov	x2, x0
  453a48:	mov	x1, x20
  453a4c:	mov	x0, x19
  453a50:	bl	401cf0 <printf@plt>
  453a54:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453a58:	add	x0, x0, #0x6d0
  453a5c:	bl	401d40 <gettext@plt>
  453a60:	mov	x19, x0
  453a64:	ldr	x0, [sp, #296]
  453a68:	add	x0, x0, #0x30
  453a6c:	ldr	x0, [x0]
  453a70:	mov	x1, x0
  453a74:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453a78:	add	x0, x0, #0xd28
  453a7c:	bl	449984 <ferror@plt+0x47c04>
  453a80:	mov	x20, x0
  453a84:	ldr	x0, [sp, #288]
  453a88:	add	x0, x0, #0x30
  453a8c:	ldr	x0, [x0]
  453a90:	mov	x1, x0
  453a94:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453a98:	add	x0, x0, #0xd28
  453a9c:	bl	449984 <ferror@plt+0x47c04>
  453aa0:	mov	x2, x0
  453aa4:	mov	x1, x20
  453aa8:	mov	x0, x19
  453aac:	bl	401cf0 <printf@plt>
  453ab0:	ldr	w0, [sp, #420]
  453ab4:	ldr	x1, [sp, #312]
  453ab8:	add	x0, x1, x0
  453abc:	str	x0, [sp, #280]
  453ac0:	ldr	x1, [sp, #128]
  453ac4:	ldr	x0, [sp, #280]
  453ac8:	add	x0, x1, x0
  453acc:	ldr	x1, [sp, #280]
  453ad0:	cmp	x1, x0
  453ad4:	b.hi	453af4 <ferror@plt+0x51d74>  // b.pmore
  453ad8:	ldr	x1, [sp, #128]
  453adc:	ldr	x0, [sp, #280]
  453ae0:	add	x1, x1, x0
  453ae4:	ldr	x0, [sp, #120]
  453ae8:	ldr	x0, [x0, #48]
  453aec:	cmp	x1, x0
  453af0:	b.ls	453b40 <ferror@plt+0x51dc0>  // b.plast
  453af4:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453af8:	add	x0, x0, #0x700
  453afc:	bl	401d40 <gettext@plt>
  453b00:	mov	x20, x0
  453b04:	ldr	x0, [sp, #120]
  453b08:	ldr	x19, [x0, #16]
  453b0c:	ldr	x0, [sp, #128]
  453b10:	mov	x1, x0
  453b14:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453b18:	add	x0, x0, #0xd28
  453b1c:	bl	449984 <ferror@plt+0x47c04>
  453b20:	mov	x3, x0
  453b24:	ldr	x2, [sp, #312]
  453b28:	mov	x1, x19
  453b2c:	mov	x0, x20
  453b30:	bl	46efd4 <warn@@Base>
  453b34:	ldr	w0, [sp, #476]
  453b38:	str	w0, [sp, #472]
  453b3c:	b	4544e4 <ferror@plt+0x52764>
  453b40:	ldr	x0, [sp, #448]
  453b44:	str	x0, [sp, #440]
  453b48:	ldr	x1, [sp, #128]
  453b4c:	ldr	w0, [sp, #420]
  453b50:	add	x0, x1, x0
  453b54:	ldr	x1, [sp, #488]
  453b58:	add	x0, x1, x0
  453b5c:	str	x0, [sp, #488]
  453b60:	ldrh	w0, [sp, #136]
  453b64:	cmp	w0, #0x1
  453b68:	b.ls	453b78 <ferror@plt+0x51df8>  // b.plast
  453b6c:	ldrh	w0, [sp, #136]
  453b70:	cmp	w0, #0x5
  453b74:	b.ls	453bb0 <ferror@plt+0x51e30>  // b.plast
  453b78:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453b7c:	add	x0, x0, #0x740
  453b80:	bl	401d40 <gettext@plt>
  453b84:	mov	x19, x0
  453b88:	ldr	x1, [sp, #312]
  453b8c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453b90:	add	x0, x0, #0xd28
  453b94:	bl	449984 <ferror@plt+0x47c04>
  453b98:	ldrh	w1, [sp, #136]
  453b9c:	mov	w2, w1
  453ba0:	mov	x1, x0
  453ba4:	mov	x0, x19
  453ba8:	bl	46efd4 <warn@@Base>
  453bac:	b	4544c8 <ferror@plt+0x52748>
  453bb0:	ldr	w0, [sp, #156]
  453bb4:	cmp	w0, #0x1
  453bb8:	b.eq	453c00 <ferror@plt+0x51e80>  // b.none
  453bbc:	ldr	w0, [sp, #156]
  453bc0:	cmp	w0, #0x2
  453bc4:	b.eq	453c00 <ferror@plt+0x51e80>  // b.none
  453bc8:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453bcc:	add	x0, x0, #0x788
  453bd0:	bl	401d40 <gettext@plt>
  453bd4:	mov	x19, x0
  453bd8:	ldr	x1, [sp, #312]
  453bdc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  453be0:	add	x0, x0, #0xd28
  453be4:	bl	449984 <ferror@plt+0x47c04>
  453be8:	mov	x1, x0
  453bec:	ldr	w0, [sp, #156]
  453bf0:	mov	w2, w0
  453bf4:	mov	x0, x19
  453bf8:	bl	46efd4 <warn@@Base>
  453bfc:	b	4544c8 <ferror@plt+0x52748>
  453c00:	bl	44ad94 <ferror@plt+0x49014>
  453c04:	ldr	x0, [sp, #144]
  453c08:	ldr	x1, [sp, #392]
  453c0c:	cmp	x1, x0
  453c10:	b.hi	453c3c <ferror@plt+0x51ebc>  // b.pmore
  453c14:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453c18:	add	x0, x0, #0x7c8
  453c1c:	bl	401d40 <gettext@plt>
  453c20:	mov	x3, x0
  453c24:	ldr	x0, [sp, #144]
  453c28:	ldr	x2, [sp, #392]
  453c2c:	mov	x1, x0
  453c30:	mov	x0, x3
  453c34:	bl	46efd4 <warn@@Base>
  453c38:	b	453d3c <ferror@plt+0x51fbc>
  453c3c:	ldr	x1, [sp, #400]
  453c40:	ldr	x0, [sp, #392]
  453c44:	add	x2, x1, x0
  453c48:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  453c4c:	add	x3, x0, #0x408
  453c50:	ldr	w1, [sp, #108]
  453c54:	mov	x0, x1
  453c58:	lsl	x0, x0, #3
  453c5c:	sub	x0, x0, x1
  453c60:	lsl	x0, x0, #4
  453c64:	add	x0, x3, x0
  453c68:	ldr	x0, [x0, #48]
  453c6c:	cmp	x2, x0
  453c70:	b.ls	453cc8 <ferror@plt+0x51f48>  // b.plast
  453c74:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453c78:	add	x0, x0, #0x820
  453c7c:	bl	401d40 <gettext@plt>
  453c80:	mov	x4, x0
  453c84:	ldr	x1, [sp, #400]
  453c88:	ldr	x0, [sp, #392]
  453c8c:	add	x3, x1, x0
  453c90:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  453c94:	add	x2, x0, #0x408
  453c98:	ldr	w1, [sp, #108]
  453c9c:	mov	x0, x1
  453ca0:	lsl	x0, x0, #3
  453ca4:	sub	x0, x0, x1
  453ca8:	lsl	x0, x0, #4
  453cac:	add	x0, x2, x0
  453cb0:	ldr	x0, [x0, #48]
  453cb4:	mov	x2, x0
  453cb8:	mov	x1, x3
  453cbc:	mov	x0, x4
  453cc0:	bl	46efd4 <warn@@Base>
  453cc4:	b	453d3c <ferror@plt+0x51fbc>
  453cc8:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  453ccc:	add	x2, x0, #0x408
  453cd0:	ldr	w1, [sp, #108]
  453cd4:	mov	x0, x1
  453cd8:	lsl	x0, x0, #3
  453cdc:	sub	x0, x0, x1
  453ce0:	lsl	x0, x0, #4
  453ce4:	add	x0, x2, x0
  453ce8:	ldr	x1, [x0, #32]
  453cec:	ldr	x2, [sp, #144]
  453cf0:	ldr	x0, [sp, #400]
  453cf4:	add	x0, x2, x0
  453cf8:	add	x3, x1, x0
  453cfc:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  453d00:	add	x2, x0, #0x408
  453d04:	ldr	w1, [sp, #108]
  453d08:	mov	x0, x1
  453d0c:	lsl	x0, x0, #3
  453d10:	sub	x0, x0, x1
  453d14:	lsl	x0, x0, #4
  453d18:	add	x0, x2, x0
  453d1c:	ldr	x1, [x0, #32]
  453d20:	ldr	x2, [sp, #400]
  453d24:	ldr	x0, [sp, #392]
  453d28:	add	x0, x2, x0
  453d2c:	add	x0, x1, x0
  453d30:	mov	x1, x0
  453d34:	mov	x0, x3
  453d38:	bl	44afc8 <ferror@plt+0x49248>
  453d3c:	str	wzr, [sp, #436]
  453d40:	ldr	w0, [sp, #436]
  453d44:	str	w0, [sp, #432]
  453d48:	mov	w0, #0xffffffff            	// #-1
  453d4c:	str	w0, [sp, #428]
  453d50:	b	4544b0 <ferror@plt+0x52730>
  453d54:	mov	w0, #0x1                   	// #1
  453d58:	str	w0, [sp, #340]
  453d5c:	ldr	x1, [sp, #440]
  453d60:	ldr	x0, [sp, #480]
  453d64:	sub	x0, x1, x0
  453d68:	str	x0, [sp, #272]
  453d6c:	add	x1, sp, #0xe0
  453d70:	add	x0, sp, #0xe4
  453d74:	mov	x4, x1
  453d78:	mov	x3, x0
  453d7c:	mov	w2, #0x0                   	// #0
  453d80:	ldr	x1, [sp, #488]
  453d84:	ldr	x0, [sp, #440]
  453d88:	bl	449b20 <ferror@plt+0x47da0>
  453d8c:	str	x0, [sp, #264]
  453d90:	ldr	w0, [sp, #228]
  453d94:	mov	w0, w0
  453d98:	ldr	x1, [sp, #440]
  453d9c:	add	x0, x1, x0
  453da0:	str	x0, [sp, #440]
  453da4:	ldr	x0, [sp, #264]
  453da8:	str	x0, [sp, #256]
  453dac:	ldr	x1, [sp, #256]
  453db0:	ldr	x0, [sp, #264]
  453db4:	cmp	x1, x0
  453db8:	b.eq	453dc8 <ferror@plt+0x52048>  // b.none
  453dbc:	ldr	w0, [sp, #224]
  453dc0:	orr	w0, w0, #0x2
  453dc4:	str	w0, [sp, #224]
  453dc8:	ldr	w0, [sp, #224]
  453dcc:	bl	449630 <ferror@plt+0x478b0>
  453dd0:	ldr	x0, [sp, #256]
  453dd4:	cmp	x0, #0x0
  453dd8:	b.ne	453f70 <ferror@plt+0x521f0>  // b.any
  453ddc:	ldr	w0, [sp, #436]
  453de0:	cmp	w0, #0x0
  453de4:	b.ne	453e48 <ferror@plt+0x520c8>  // b.any
  453de8:	ldr	x1, [sp, #488]
  453dec:	ldr	x0, [sp, #320]
  453df0:	cmp	x1, x0
  453df4:	b.ne	453e48 <ferror@plt+0x520c8>  // b.any
  453df8:	ldr	x0, [sp, #440]
  453dfc:	str	x0, [sp, #328]
  453e00:	b	453e20 <ferror@plt+0x520a0>
  453e04:	ldr	x0, [sp, #328]
  453e08:	ldrb	w0, [x0]
  453e0c:	cmp	w0, #0x0
  453e10:	b.ne	453e34 <ferror@plt+0x520b4>  // b.any
  453e14:	ldr	x0, [sp, #328]
  453e18:	add	x0, x0, #0x1
  453e1c:	str	x0, [sp, #328]
  453e20:	ldr	x1, [sp, #328]
  453e24:	ldr	x0, [sp, #488]
  453e28:	cmp	x1, x0
  453e2c:	b.cc	453e04 <ferror@plt+0x52084>  // b.lo, b.ul, b.last
  453e30:	b	453e38 <ferror@plt+0x520b8>
  453e34:	nop
  453e38:	ldr	x1, [sp, #328]
  453e3c:	ldr	x0, [sp, #488]
  453e40:	cmp	x1, x0
  453e44:	b.eq	4544c4 <ferror@plt+0x52744>  // b.none
  453e48:	ldr	w0, [sp, #104]
  453e4c:	cmp	w0, #0x0
  453e50:	b.ne	453eb0 <ferror@plt+0x52130>  // b.any
  453e54:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  453e58:	add	x0, x0, #0x578
  453e5c:	ldr	x0, [x0]
  453e60:	ldr	x1, [sp, #272]
  453e64:	cmp	x1, x0
  453e68:	b.cc	453eb0 <ferror@plt+0x52130>  // b.lo, b.ul, b.last
  453e6c:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  453e70:	add	x0, x0, #0x400
  453e74:	ldr	w0, [x0]
  453e78:	cmn	w0, #0x1
  453e7c:	b.eq	453e98 <ferror@plt+0x52118>  // b.none
  453e80:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  453e84:	add	x0, x0, #0x400
  453e88:	ldr	w0, [x0]
  453e8c:	ldr	w1, [sp, #436]
  453e90:	cmp	w1, w0
  453e94:	b.ge	453eb0 <ferror@plt+0x52130>  // b.tcont
  453e98:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453e9c:	add	x0, x0, #0x878
  453ea0:	bl	401d40 <gettext@plt>
  453ea4:	ldr	x2, [sp, #272]
  453ea8:	ldr	w1, [sp, #436]
  453eac:	bl	401cf0 <printf@plt>
  453eb0:	ldr	w0, [sp, #436]
  453eb4:	sub	w0, w0, #0x1
  453eb8:	str	w0, [sp, #436]
  453ebc:	ldr	w0, [sp, #436]
  453ec0:	cmp	w0, #0x0
  453ec4:	b.ge	453f44 <ferror@plt+0x521c4>  // b.tcont
  453ec8:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  453ecc:	add	x0, x0, #0x3ec
  453ed0:	ldr	w0, [x0]
  453ed4:	cmp	w0, #0x2
  453ed8:	b.hi	453f44 <ferror@plt+0x521c4>  // b.pmore
  453edc:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453ee0:	add	x0, x0, #0x898
  453ee4:	bl	401d40 <gettext@plt>
  453ee8:	mov	x3, x0
  453eec:	ldr	x0, [sp, #120]
  453ef0:	ldr	x0, [x0, #16]
  453ef4:	mov	x2, x0
  453ef8:	ldr	x1, [sp, #272]
  453efc:	mov	x0, x3
  453f00:	bl	46efd4 <warn@@Base>
  453f04:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  453f08:	add	x0, x0, #0x3ec
  453f0c:	ldr	w0, [x0]
  453f10:	add	w1, w0, #0x1
  453f14:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  453f18:	add	x0, x0, #0x3ec
  453f1c:	str	w1, [x0]
  453f20:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  453f24:	add	x0, x0, #0x3ec
  453f28:	ldr	w0, [x0]
  453f2c:	cmp	w0, #0x3
  453f30:	b.ne	453f44 <ferror@plt+0x521c4>  // b.any
  453f34:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  453f38:	add	x0, x0, #0x8e0
  453f3c:	bl	401d40 <gettext@plt>
  453f40:	bl	46efd4 <warn@@Base>
  453f44:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  453f48:	add	x0, x0, #0x578
  453f4c:	ldr	x0, [x0]
  453f50:	cmp	x0, #0x0
  453f54:	b.eq	4544b0 <ferror@plt+0x52730>  // b.none
  453f58:	ldr	w1, [sp, #436]
  453f5c:	ldr	w0, [sp, #428]
  453f60:	cmp	w1, w0
  453f64:	b.ge	4544b0 <ferror@plt+0x52730>  // b.tcont
  453f68:	mov	w0, #0x1                   	// #1
  453f6c:	b	454594 <ferror@plt+0x52814>
  453f70:	ldr	w0, [sp, #104]
  453f74:	cmp	w0, #0x0
  453f78:	b.ne	454098 <ferror@plt+0x52318>  // b.any
  453f7c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  453f80:	add	x0, x0, #0x578
  453f84:	ldr	x0, [x0]
  453f88:	cmp	x0, #0x0
  453f8c:	b.eq	453fb0 <ferror@plt+0x52230>  // b.none
  453f90:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  453f94:	add	x0, x0, #0x578
  453f98:	ldr	x0, [x0]
  453f9c:	ldr	x1, [sp, #272]
  453fa0:	cmp	x1, x0
  453fa4:	b.cs	453fb0 <ferror@plt+0x52230>  // b.hs, b.nlast
  453fa8:	str	wzr, [sp, #340]
  453fac:	b	454098 <ferror@plt+0x52318>
  453fb0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  453fb4:	add	x0, x0, #0x578
  453fb8:	ldr	x0, [x0]
  453fbc:	cmp	x0, #0x0
  453fc0:	b.eq	453fe4 <ferror@plt+0x52264>  // b.none
  453fc4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  453fc8:	add	x0, x0, #0x578
  453fcc:	ldr	x0, [x0]
  453fd0:	ldr	x1, [sp, #272]
  453fd4:	cmp	x1, x0
  453fd8:	b.ne	453fe4 <ferror@plt+0x52264>  // b.any
  453fdc:	ldr	w0, [sp, #436]
  453fe0:	str	w0, [sp, #428]
  453fe4:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  453fe8:	add	x0, x0, #0x400
  453fec:	ldr	w0, [x0]
  453ff0:	cmn	w0, #0x1
  453ff4:	b.eq	454010 <ferror@plt+0x52290>  // b.none
  453ff8:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  453ffc:	add	x0, x0, #0x400
  454000:	ldr	w0, [x0]
  454004:	ldr	w1, [sp, #436]
  454008:	cmp	w1, w0
  45400c:	b.ge	454018 <ferror@plt+0x52298>  // b.tcont
  454010:	mov	w0, #0x1                   	// #1
  454014:	b	45401c <ferror@plt+0x5229c>
  454018:	mov	w0, #0x0                   	// #0
  45401c:	str	w0, [sp, #340]
  454020:	ldr	w0, [sp, #340]
  454024:	cmp	w0, #0x0
  454028:	b.eq	45404c <ferror@plt+0x522cc>  // b.none
  45402c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  454030:	add	x0, x0, #0x920
  454034:	bl	401d40 <gettext@plt>
  454038:	ldr	x3, [sp, #256]
  45403c:	ldr	x2, [sp, #272]
  454040:	ldr	w1, [sp, #436]
  454044:	bl	401cf0 <printf@plt>
  454048:	b	454090 <ferror@plt+0x52310>
  45404c:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  454050:	add	x0, x0, #0x400
  454054:	ldr	w0, [x0]
  454058:	cmn	w0, #0x1
  45405c:	b.eq	454078 <ferror@plt+0x522f8>  // b.none
  454060:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  454064:	add	x0, x0, #0x400
  454068:	ldr	w0, [x0]
  45406c:	ldr	w1, [sp, #432]
  454070:	cmp	w1, w0
  454074:	b.ge	454090 <ferror@plt+0x52310>  // b.tcont
  454078:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  45407c:	add	x0, x0, #0x940
  454080:	bl	401d40 <gettext@plt>
  454084:	ldr	x2, [sp, #272]
  454088:	ldr	w1, [sp, #436]
  45408c:	bl	401cf0 <printf@plt>
  454090:	ldr	w0, [sp, #436]
  454094:	str	w0, [sp, #432]
  454098:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45409c:	add	x0, x0, #0xe18
  4540a0:	ldr	x0, [x0]
  4540a4:	str	x0, [sp, #352]
  4540a8:	b	4540b8 <ferror@plt+0x52338>
  4540ac:	ldr	x0, [sp, #352]
  4540b0:	ldr	x0, [x0, #40]
  4540b4:	str	x0, [sp, #352]
  4540b8:	ldr	x0, [sp, #352]
  4540bc:	cmp	x0, #0x0
  4540c0:	b.eq	4540d8 <ferror@plt+0x52358>  // b.none
  4540c4:	ldr	x0, [sp, #352]
  4540c8:	ldr	x0, [x0]
  4540cc:	ldr	x1, [sp, #256]
  4540d0:	cmp	x1, x0
  4540d4:	b.ne	4540ac <ferror@plt+0x5232c>  // b.any
  4540d8:	ldr	x0, [sp, #352]
  4540dc:	cmp	x0, #0x0
  4540e0:	b.ne	454134 <ferror@plt+0x523b4>  // b.any
  4540e4:	ldr	w0, [sp, #104]
  4540e8:	cmp	w0, #0x0
  4540ec:	b.ne	454114 <ferror@plt+0x52394>  // b.any
  4540f0:	ldr	w0, [sp, #340]
  4540f4:	cmp	w0, #0x0
  4540f8:	b.eq	454114 <ferror@plt+0x52394>  // b.none
  4540fc:	mov	w0, #0xa                   	// #10
  454100:	bl	401d20 <putchar@plt>
  454104:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  454108:	add	x0, x0, #0x708
  45410c:	ldr	x0, [x0]
  454110:	bl	401c70 <fflush@plt>
  454114:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  454118:	add	x0, x0, #0x958
  45411c:	bl	401d40 <gettext@plt>
  454120:	ldr	x2, [sp, #256]
  454124:	ldr	x1, [sp, #272]
  454128:	bl	46efd4 <warn@@Base>
  45412c:	mov	w0, #0x0                   	// #0
  454130:	b	454594 <ferror@plt+0x52814>
  454134:	ldr	w0, [sp, #104]
  454138:	cmp	w0, #0x0
  45413c:	b.ne	454168 <ferror@plt+0x523e8>  // b.any
  454140:	ldr	w0, [sp, #340]
  454144:	cmp	w0, #0x0
  454148:	b.eq	454168 <ferror@plt+0x523e8>  // b.none
  45414c:	ldr	x0, [sp, #352]
  454150:	ldr	x0, [x0, #8]
  454154:	bl	44b2e8 <ferror@plt+0x49568>
  454158:	mov	x1, x0
  45415c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  454160:	add	x0, x0, #0x9a8
  454164:	bl	401cf0 <printf@plt>
  454168:	ldr	x0, [sp, #352]
  45416c:	ldr	x0, [x0, #8]
  454170:	cmp	x0, #0x2e
  454174:	b.eq	4541c4 <ferror@plt+0x52444>  // b.none
  454178:	cmp	x0, #0x2e
  45417c:	b.hi	454190 <ferror@plt+0x52410>  // b.pmore
  454180:	cmp	x0, #0x3
  454184:	b.eq	4541c4 <ferror@plt+0x52444>  // b.none
  454188:	cmp	x0, #0x11
  45418c:	b.eq	4541a0 <ferror@plt+0x52420>  // b.none
  454190:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  454194:	add	x0, x0, #0x9a0
  454198:	str	wzr, [x0]
  45419c:	b	4541e0 <ferror@plt+0x52460>
  4541a0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4541a4:	add	x0, x0, #0x9a0
  4541a8:	mov	w1, #0x1                   	// #1
  4541ac:	str	w1, [x0]
  4541b0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4541b4:	add	x0, x0, #0x9c0
  4541b8:	ldr	w1, [sp, #104]
  4541bc:	str	w1, [x0]
  4541c0:	b	4541e0 <ferror@plt+0x52460>
  4541c4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4541c8:	add	x0, x0, #0x9a0
  4541cc:	str	wzr, [x0]
  4541d0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4541d4:	add	x0, x0, #0x99c
  4541d8:	str	wzr, [x0]
  4541dc:	nop
  4541e0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4541e4:	add	x0, x0, #0x9b0
  4541e8:	ldr	x0, [x0]
  4541ec:	cmp	x0, #0x0
  4541f0:	b.eq	45423c <ferror@plt+0x524bc>  // b.none
  4541f4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4541f8:	add	x0, x0, #0x9a8
  4541fc:	ldr	w0, [x0]
  454200:	ldr	w1, [sp, #476]
  454204:	cmp	w1, w0
  454208:	b.cs	45423c <ferror@plt+0x524bc>  // b.hs, b.nlast
  45420c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  454210:	add	x0, x0, #0x9b0
  454214:	ldr	x2, [x0]
  454218:	ldr	w1, [sp, #476]
  45421c:	mov	x0, x1
  454220:	lsl	x0, x0, #1
  454224:	add	x0, x0, x1
  454228:	lsl	x0, x0, #2
  45422c:	add	x0, x0, x1
  454230:	lsl	x0, x0, #3
  454234:	add	x0, x2, x0
  454238:	b	454240 <ferror@plt+0x524c0>
  45423c:	mov	x0, #0x0                   	// #0
  454240:	str	x0, [sp, #248]
  454244:	ldr	x0, [sp, #248]
  454248:	cmp	x0, #0x0
  45424c:	b.eq	454288 <ferror@plt+0x52508>  // b.none
  454250:	ldr	x0, [sp, #248]
  454254:	ldr	w1, [x0, #72]
  454258:	ldr	x0, [sp, #248]
  45425c:	ldr	w0, [x0, #80]
  454260:	cmp	w1, w0
  454264:	b.eq	454288 <ferror@plt+0x52508>  // b.none
  454268:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  45426c:	add	x3, x0, #0xc10
  454270:	mov	w2, #0xdad                 	// #3501
  454274:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  454278:	add	x1, x0, #0x250
  45427c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  454280:	add	x0, x0, #0x9b0
  454284:	bl	401d00 <__assert_fail@plt>
  454288:	ldr	x0, [sp, #352]
  45428c:	ldr	x0, [x0, #24]
  454290:	str	x0, [sp, #344]
  454294:	b	45437c <ferror@plt+0x525fc>
  454298:	ldr	w0, [sp, #104]
  45429c:	cmp	w0, #0x0
  4542a0:	b.ne	4542cc <ferror@plt+0x5254c>  // b.any
  4542a4:	ldr	w0, [sp, #340]
  4542a8:	cmp	w0, #0x0
  4542ac:	b.eq	4542cc <ferror@plt+0x5254c>  // b.none
  4542b0:	ldr	x1, [sp, #440]
  4542b4:	ldr	x0, [sp, #480]
  4542b8:	sub	x0, x1, x0
  4542bc:	mov	x1, x0
  4542c0:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4542c4:	add	x0, x0, #0xa00
  4542c8:	bl	401cf0 <printf@plt>
  4542cc:	ldr	x0, [sp, #344]
  4542d0:	ldr	x8, [x0]
  4542d4:	ldr	x0, [sp, #344]
  4542d8:	ldr	x9, [x0, #8]
  4542dc:	ldr	x0, [sp, #344]
  4542e0:	ldr	x10, [x0, #16]
  4542e4:	ldrb	w0, [sp, #152]
  4542e8:	and	x3, x0, #0xff
  4542ec:	ldr	w1, [sp, #424]
  4542f0:	ldrh	w0, [sp, #136]
  4542f4:	mov	w4, w0
  4542f8:	ldr	w0, [sp, #104]
  4542fc:	cmp	w0, #0x0
  454300:	b.ne	454310 <ferror@plt+0x52590>  // b.any
  454304:	ldr	w0, [sp, #340]
  454308:	cmp	w0, #0x0
  45430c:	b.ne	454318 <ferror@plt+0x52598>  // b.any
  454310:	mov	w0, #0x1                   	// #1
  454314:	b	45431c <ferror@plt+0x5259c>
  454318:	mov	w0, #0x0                   	// #0
  45431c:	ldr	w2, [sp, #436]
  454320:	str	w2, [sp, #48]
  454324:	ldr	x2, [sp, #304]
  454328:	str	x2, [sp, #40]
  45432c:	ldr	x2, [sp, #120]
  454330:	str	x2, [sp, #32]
  454334:	str	w0, [sp, #24]
  454338:	ldr	x0, [sp, #248]
  45433c:	str	x0, [sp, #16]
  454340:	str	w4, [sp, #8]
  454344:	str	x1, [sp]
  454348:	mov	x7, x3
  45434c:	ldr	x6, [sp, #312]
  454350:	ldr	x5, [sp, #320]
  454354:	ldr	x4, [sp, #440]
  454358:	ldr	x3, [sp, #480]
  45435c:	mov	x2, x10
  454360:	mov	x1, x9
  454364:	mov	x0, x8
  454368:	bl	452378 <ferror@plt+0x505f8>
  45436c:	str	x0, [sp, #440]
  454370:	ldr	x0, [sp, #344]
  454374:	ldr	x0, [x0, #24]
  454378:	str	x0, [sp, #344]
  45437c:	ldr	x0, [sp, #344]
  454380:	cmp	x0, #0x0
  454384:	b.eq	454398 <ferror@plt+0x52618>  // b.none
  454388:	ldr	x0, [sp, #344]
  45438c:	ldr	x0, [x0]
  454390:	cmp	x0, #0x0
  454394:	b.ne	454298 <ferror@plt+0x52518>  // b.any
  454398:	ldr	x0, [sp, #248]
  45439c:	cmp	x0, #0x0
  4543a0:	b.eq	454494 <ferror@plt+0x52714>  // b.none
  4543a4:	ldr	x0, [sp, #248]
  4543a8:	ldr	w1, [x0, #72]
  4543ac:	ldr	x0, [sp, #248]
  4543b0:	ldr	w0, [x0, #80]
  4543b4:	sub	w0, w1, w0
  4543b8:	cmn	w0, #0x1
  4543bc:	b.eq	454440 <ferror@plt+0x526c0>  // b.none
  4543c0:	cmp	w0, #0x0
  4543c4:	b.eq	454488 <ferror@plt+0x52708>  // b.none
  4543c8:	cmp	w0, #0x1
  4543cc:	b.ne	454468 <ferror@plt+0x526e8>  // b.any
  4543d0:	ldr	x0, [sp, #248]
  4543d4:	ldr	x1, [x0, #56]
  4543d8:	ldr	x0, [sp, #248]
  4543dc:	ldr	w0, [x0, #80]
  4543e0:	mov	w0, w0
  4543e4:	lsl	x0, x0, #3
  4543e8:	add	x0, x1, x0
  4543ec:	mov	x1, #0xffffffffffffffff    	// #-1
  4543f0:	str	x1, [x0]
  4543f4:	ldr	x0, [sp, #248]
  4543f8:	ldr	w0, [x0, #80]
  4543fc:	add	w1, w0, #0x1
  454400:	ldr	x0, [sp, #248]
  454404:	str	w1, [x0, #80]
  454408:	ldr	x0, [sp, #248]
  45440c:	ldr	w1, [x0, #80]
  454410:	ldr	x0, [sp, #248]
  454414:	ldr	w0, [x0, #72]
  454418:	cmp	w1, w0
  45441c:	b.eq	454490 <ferror@plt+0x52710>  // b.none
  454420:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  454424:	add	x3, x0, #0xc10
  454428:	mov	w2, #0xdd2                 	// #3538
  45442c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  454430:	add	x1, x0, #0x250
  454434:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  454438:	add	x0, x0, #0xa10
  45443c:	bl	401d00 <__assert_fail@plt>
  454440:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  454444:	add	x0, x0, #0xa50
  454448:	bl	401d40 <gettext@plt>
  45444c:	bl	46efd4 <warn@@Base>
  454450:	ldr	x0, [sp, #248]
  454454:	ldr	w0, [x0, #80]
  454458:	sub	w1, w0, #0x1
  45445c:	ldr	x0, [sp, #248]
  454460:	str	w1, [x0, #80]
  454464:	b	454494 <ferror@plt+0x52714>
  454468:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  45446c:	add	x3, x0, #0xc10
  454470:	mov	w2, #0xddf                 	// #3551
  454474:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  454478:	add	x1, x0, #0x250
  45447c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  454480:	add	x0, x0, #0xa78
  454484:	bl	401d00 <__assert_fail@plt>
  454488:	nop
  45448c:	b	454494 <ferror@plt+0x52714>
  454490:	nop
  454494:	ldr	x0, [sp, #352]
  454498:	ldr	w0, [x0, #16]
  45449c:	cmp	w0, #0x0
  4544a0:	b.eq	4544b0 <ferror@plt+0x52730>  // b.none
  4544a4:	ldr	w0, [sp, #436]
  4544a8:	add	w0, w0, #0x1
  4544ac:	str	w0, [sp, #436]
  4544b0:	ldr	x1, [sp, #440]
  4544b4:	ldr	x0, [sp, #488]
  4544b8:	cmp	x1, x0
  4544bc:	b.cc	453d54 <ferror@plt+0x51fd4>  // b.lo, b.ul, b.last
  4544c0:	b	4544c8 <ferror@plt+0x52748>
  4544c4:	nop
  4544c8:	ldr	w0, [sp, #476]
  4544cc:	add	w0, w0, #0x1
  4544d0:	str	w0, [sp, #476]
  4544d4:	ldr	x1, [sp, #488]
  4544d8:	ldr	x0, [sp, #320]
  4544dc:	cmp	x1, x0
  4544e0:	b.cc	452c2c <ferror@plt+0x50eac>  // b.lo, b.ul, b.last
  4544e4:	ldr	w0, [sp, #104]
  4544e8:	cmp	w0, #0x0
  4544ec:	b.ne	454518 <ferror@plt+0x52798>  // b.any
  4544f0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4544f4:	add	x0, x0, #0x534
  4544f8:	ldr	w0, [x0]
  4544fc:	cmp	w0, #0x0
  454500:	b.ne	454518 <ferror@plt+0x52798>  // b.any
  454504:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  454508:	add	x0, x0, #0x558
  45450c:	ldr	w0, [x0]
  454510:	cmp	w0, #0x0
  454514:	b.eq	45457c <ferror@plt+0x527fc>  // b.none
  454518:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45451c:	add	x0, x0, #0x9a4
  454520:	ldr	w0, [x0]
  454524:	cmp	w0, #0x0
  454528:	b.ne	45457c <ferror@plt+0x527fc>  // b.any
  45452c:	ldr	w0, [sp, #100]
  454530:	cmp	w0, #0x0
  454534:	b.ne	45457c <ferror@plt+0x527fc>  // b.any
  454538:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45453c:	add	x0, x0, #0x9a8
  454540:	ldr	w0, [x0]
  454544:	ldr	w1, [sp, #472]
  454548:	cmp	w1, w0
  45454c:	b.ls	45456c <ferror@plt+0x527ec>  // b.plast
  454550:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  454554:	add	x0, x0, #0x9a8
  454558:	ldr	w1, [x0]
  45455c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  454560:	add	x0, x0, #0x9a4
  454564:	str	w1, [x0]
  454568:	b	45457c <ferror@plt+0x527fc>
  45456c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  454570:	add	x0, x0, #0x9a4
  454574:	ldr	w1, [sp, #472]
  454578:	str	w1, [x0]
  45457c:	ldr	w0, [sp, #104]
  454580:	cmp	w0, #0x0
  454584:	b.ne	454590 <ferror@plt+0x52810>  // b.any
  454588:	mov	w0, #0xa                   	// #10
  45458c:	bl	401d20 <putchar@plt>
  454590:	mov	w0, #0x1                   	// #1
  454594:	ldp	x19, x20, [sp, #80]
  454598:	ldp	x29, x30, [sp, #64]
  45459c:	add	sp, sp, #0x1f0
  4545a0:	ret
  4545a4:	stp	x29, x30, [sp, #-32]!
  4545a8:	mov	x29, sp
  4545ac:	str	x0, [sp, #24]
  4545b0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4545b4:	add	x0, x0, #0x9a4
  4545b8:	ldr	w0, [x0]
  4545bc:	cmn	w0, #0x1
  4545c0:	b.ne	4545cc <ferror@plt+0x5284c>  // b.any
  4545c4:	mov	w0, #0x0                   	// #0
  4545c8:	b	45469c <ferror@plt+0x5291c>
  4545cc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4545d0:	add	x0, x0, #0x9a4
  4545d4:	ldr	w0, [x0]
  4545d8:	cmp	w0, #0x0
  4545dc:	b.eq	4545f0 <ferror@plt+0x52870>  // b.none
  4545e0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4545e4:	add	x0, x0, #0x9a4
  4545e8:	ldr	w0, [x0]
  4545ec:	b	45469c <ferror@plt+0x5291c>
  4545f0:	ldr	x0, [sp, #24]
  4545f4:	bl	46d6ac <ferror@plt+0x6b92c>
  4545f8:	ldr	x1, [sp, #24]
  4545fc:	mov	w0, #0x3                   	// #3
  454600:	bl	452454 <ferror@plt+0x506d4>
  454604:	cmp	w0, #0x0
  454608:	b.eq	454640 <ferror@plt+0x528c0>  // b.none
  45460c:	mov	w4, #0x0                   	// #0
  454610:	mov	w3, #0x1                   	// #1
  454614:	mov	w2, #0x0                   	// #0
  454618:	ldr	x1, [sp, #24]
  45461c:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  454620:	add	x0, x0, #0x558
  454624:	bl	4526d8 <ferror@plt+0x50958>
  454628:	cmp	w0, #0x0
  45462c:	b.eq	454640 <ferror@plt+0x528c0>  // b.none
  454630:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  454634:	add	x0, x0, #0x9a4
  454638:	ldr	w0, [x0]
  45463c:	b	45469c <ferror@plt+0x5291c>
  454640:	ldr	x1, [sp, #24]
  454644:	mov	w0, #0x1b                  	// #27
  454648:	bl	452454 <ferror@plt+0x506d4>
  45464c:	cmp	w0, #0x0
  454650:	b.eq	454688 <ferror@plt+0x52908>  // b.none
  454654:	mov	w4, #0x0                   	// #0
  454658:	mov	w3, #0x1                   	// #1
  45465c:	mov	w2, #0x1c                  	// #28
  454660:	ldr	x1, [sp, #24]
  454664:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  454668:	add	x0, x0, #0xfd8
  45466c:	bl	4526d8 <ferror@plt+0x50958>
  454670:	cmp	w0, #0x0
  454674:	b.eq	454688 <ferror@plt+0x52908>  // b.none
  454678:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45467c:	add	x0, x0, #0x9a4
  454680:	ldr	w0, [x0]
  454684:	b	45469c <ferror@plt+0x5291c>
  454688:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45468c:	add	x0, x0, #0x9a4
  454690:	mov	w1, #0xffffffff            	// #-1
  454694:	str	w1, [x0]
  454698:	mov	w0, #0x0                   	// #0
  45469c:	ldp	x29, x30, [sp], #32
  4546a0:	ret
  4546a4:	stp	x29, x30, [sp, #-160]!
  4546a8:	mov	x29, sp
  4546ac:	str	x19, [sp, #16]
  4546b0:	str	x0, [sp, #72]
  4546b4:	str	x1, [sp, #64]
  4546b8:	str	x2, [sp, #56]
  4546bc:	str	x3, [sp, #48]
  4546c0:	str	x4, [sp, #40]
  4546c4:	ldr	x0, [sp, #64]
  4546c8:	str	x0, [sp, #152]
  4546cc:	mov	w0, #0x4                   	// #4
  4546d0:	str	w0, [sp, #140]
  4546d4:	ldr	w0, [sp, #140]
  4546d8:	cmp	w0, #0x8
  4546dc:	b.ls	454710 <ferror@plt+0x52990>  // b.plast
  4546e0:	ldr	w0, [sp, #140]
  4546e4:	mov	x2, x0
  4546e8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4546ec:	add	x1, x0, #0xc78
  4546f0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4546f4:	add	x0, x0, #0xcc8
  4546f8:	bl	401920 <ngettext@plt>
  4546fc:	mov	w2, #0x8                   	// #8
  454700:	ldr	w1, [sp, #140]
  454704:	bl	46eed4 <error@@Base>
  454708:	mov	w0, #0x8                   	// #8
  45470c:	str	w0, [sp, #140]
  454710:	ldr	w0, [sp, #140]
  454714:	ldr	x1, [sp, #152]
  454718:	add	x0, x1, x0
  45471c:	ldr	x1, [sp, #56]
  454720:	cmp	x1, x0
  454724:	b.hi	454750 <ferror@plt+0x529d0>  // b.pmore
  454728:	ldr	x1, [sp, #152]
  45472c:	ldr	x0, [sp, #56]
  454730:	cmp	x1, x0
  454734:	b.cs	45474c <ferror@plt+0x529cc>  // b.hs, b.nlast
  454738:	ldr	x1, [sp, #56]
  45473c:	ldr	x0, [sp, #152]
  454740:	sub	x0, x1, x0
  454744:	str	w0, [sp, #140]
  454748:	b	454750 <ferror@plt+0x529d0>
  45474c:	str	wzr, [sp, #140]
  454750:	ldr	w0, [sp, #140]
  454754:	cmp	w0, #0x0
  454758:	b.eq	454768 <ferror@plt+0x529e8>  // b.none
  45475c:	ldr	w0, [sp, #140]
  454760:	cmp	w0, #0x8
  454764:	b.ls	454774 <ferror@plt+0x529f4>  // b.plast
  454768:	ldr	x0, [sp, #48]
  45476c:	str	xzr, [x0]
  454770:	b	45479c <ferror@plt+0x52a1c>
  454774:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  454778:	add	x0, x0, #0x580
  45477c:	ldr	x2, [x0]
  454780:	ldr	w0, [sp, #140]
  454784:	mov	w1, w0
  454788:	ldr	x0, [sp, #152]
  45478c:	blr	x2
  454790:	mov	x1, x0
  454794:	ldr	x0, [sp, #48]
  454798:	str	x1, [x0]
  45479c:	ldr	x0, [sp, #152]
  4547a0:	add	x0, x0, #0x4
  4547a4:	str	x0, [sp, #152]
  4547a8:	ldr	x0, [sp, #48]
  4547ac:	ldr	x1, [x0]
  4547b0:	mov	x0, #0xffffffff            	// #4294967295
  4547b4:	cmp	x1, x0
  4547b8:	b.ne	4548b0 <ferror@plt+0x52b30>  // b.any
  4547bc:	mov	w0, #0x8                   	// #8
  4547c0:	str	w0, [sp, #136]
  4547c4:	ldr	w0, [sp, #136]
  4547c8:	cmp	w0, #0x8
  4547cc:	b.ls	454800 <ferror@plt+0x52a80>  // b.plast
  4547d0:	ldr	w0, [sp, #136]
  4547d4:	mov	x2, x0
  4547d8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4547dc:	add	x1, x0, #0xc78
  4547e0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4547e4:	add	x0, x0, #0xcc8
  4547e8:	bl	401920 <ngettext@plt>
  4547ec:	mov	w2, #0x8                   	// #8
  4547f0:	ldr	w1, [sp, #136]
  4547f4:	bl	46eed4 <error@@Base>
  4547f8:	mov	w0, #0x8                   	// #8
  4547fc:	str	w0, [sp, #136]
  454800:	ldr	w0, [sp, #136]
  454804:	ldr	x1, [sp, #152]
  454808:	add	x0, x1, x0
  45480c:	ldr	x1, [sp, #56]
  454810:	cmp	x1, x0
  454814:	b.hi	454840 <ferror@plt+0x52ac0>  // b.pmore
  454818:	ldr	x1, [sp, #152]
  45481c:	ldr	x0, [sp, #56]
  454820:	cmp	x1, x0
  454824:	b.cs	45483c <ferror@plt+0x52abc>  // b.hs, b.nlast
  454828:	ldr	x1, [sp, #56]
  45482c:	ldr	x0, [sp, #152]
  454830:	sub	x0, x1, x0
  454834:	str	w0, [sp, #136]
  454838:	b	454840 <ferror@plt+0x52ac0>
  45483c:	str	wzr, [sp, #136]
  454840:	ldr	w0, [sp, #136]
  454844:	cmp	w0, #0x0
  454848:	b.eq	454858 <ferror@plt+0x52ad8>  // b.none
  45484c:	ldr	w0, [sp, #136]
  454850:	cmp	w0, #0x8
  454854:	b.ls	454864 <ferror@plt+0x52ae4>  // b.plast
  454858:	ldr	x0, [sp, #48]
  45485c:	str	xzr, [x0]
  454860:	b	45488c <ferror@plt+0x52b0c>
  454864:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  454868:	add	x0, x0, #0x580
  45486c:	ldr	x2, [x0]
  454870:	ldr	w0, [sp, #136]
  454874:	mov	w1, w0
  454878:	ldr	x0, [sp, #152]
  45487c:	blr	x2
  454880:	mov	x1, x0
  454884:	ldr	x0, [sp, #48]
  454888:	str	x1, [x0]
  45488c:	ldr	x0, [sp, #152]
  454890:	add	x0, x0, #0x8
  454894:	str	x0, [sp, #152]
  454898:	ldr	x0, [sp, #48]
  45489c:	mov	w1, #0x8                   	// #8
  4548a0:	str	w1, [x0, #36]
  4548a4:	mov	w0, #0xc                   	// #12
  4548a8:	str	w0, [sp, #148]
  4548ac:	b	4548c4 <ferror@plt+0x52b44>
  4548b0:	ldr	x0, [sp, #48]
  4548b4:	mov	w1, #0x4                   	// #4
  4548b8:	str	w1, [x0, #36]
  4548bc:	mov	w0, #0x4                   	// #4
  4548c0:	str	w0, [sp, #148]
  4548c4:	ldr	x0, [sp, #48]
  4548c8:	ldr	x1, [x0]
  4548cc:	ldr	w0, [sp, #148]
  4548d0:	add	x1, x1, x0
  4548d4:	ldr	x0, [sp, #72]
  4548d8:	ldr	x0, [x0, #48]
  4548dc:	cmp	x1, x0
  4548e0:	b.ls	454968 <ferror@plt+0x52be8>  // b.plast
  4548e4:	ldr	x0, [sp, #72]
  4548e8:	ldr	x0, [x0, #32]
  4548ec:	ldr	x1, [sp, #152]
  4548f0:	sub	x1, x1, x0
  4548f4:	ldr	x0, [sp, #48]
  4548f8:	ldr	w0, [x0, #36]
  4548fc:	mov	w0, w0
  454900:	sub	x0, x1, x0
  454904:	mov	x1, x0
  454908:	ldr	x0, [sp, #72]
  45490c:	bl	434204 <ferror@plt+0x32484>
  454910:	cmp	w0, #0x0
  454914:	b.eq	45493c <ferror@plt+0x52bbc>  // b.none
  454918:	ldr	x1, [sp, #56]
  45491c:	ldr	x0, [sp, #64]
  454920:	sub	x1, x1, x0
  454924:	ldr	w0, [sp, #148]
  454928:	sub	x0, x1, x0
  45492c:	mov	x1, x0
  454930:	ldr	x0, [sp, #48]
  454934:	str	x1, [x0]
  454938:	b	454968 <ferror@plt+0x52be8>
  45493c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  454940:	add	x0, x0, #0xa80
  454944:	bl	401d40 <gettext@plt>
  454948:	mov	x2, x0
  45494c:	ldr	x0, [sp, #48]
  454950:	ldr	x0, [x0]
  454954:	mov	x1, x0
  454958:	mov	x0, x2
  45495c:	bl	46efd4 <warn@@Base>
  454960:	mov	x0, #0x0                   	// #0
  454964:	b	455310 <ferror@plt+0x53590>
  454968:	mov	w0, #0x2                   	// #2
  45496c:	str	w0, [sp, #132]
  454970:	ldr	w0, [sp, #132]
  454974:	cmp	w0, #0x2
  454978:	b.ls	4549ac <ferror@plt+0x52c2c>  // b.plast
  45497c:	ldr	w0, [sp, #132]
  454980:	mov	x2, x0
  454984:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454988:	add	x1, x0, #0xc78
  45498c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454990:	add	x0, x0, #0xcc8
  454994:	bl	401920 <ngettext@plt>
  454998:	mov	w2, #0x2                   	// #2
  45499c:	ldr	w1, [sp, #132]
  4549a0:	bl	46eed4 <error@@Base>
  4549a4:	mov	w0, #0x2                   	// #2
  4549a8:	str	w0, [sp, #132]
  4549ac:	ldr	w0, [sp, #132]
  4549b0:	ldr	x1, [sp, #152]
  4549b4:	add	x0, x1, x0
  4549b8:	ldr	x1, [sp, #56]
  4549bc:	cmp	x1, x0
  4549c0:	b.hi	4549ec <ferror@plt+0x52c6c>  // b.pmore
  4549c4:	ldr	x1, [sp, #152]
  4549c8:	ldr	x0, [sp, #56]
  4549cc:	cmp	x1, x0
  4549d0:	b.cs	4549e8 <ferror@plt+0x52c68>  // b.hs, b.nlast
  4549d4:	ldr	x1, [sp, #56]
  4549d8:	ldr	x0, [sp, #152]
  4549dc:	sub	x0, x1, x0
  4549e0:	str	w0, [sp, #132]
  4549e4:	b	4549ec <ferror@plt+0x52c6c>
  4549e8:	str	wzr, [sp, #132]
  4549ec:	ldr	w0, [sp, #132]
  4549f0:	cmp	w0, #0x0
  4549f4:	b.eq	454a04 <ferror@plt+0x52c84>  // b.none
  4549f8:	ldr	w0, [sp, #132]
  4549fc:	cmp	w0, #0x8
  454a00:	b.ls	454a10 <ferror@plt+0x52c90>  // b.plast
  454a04:	ldr	x0, [sp, #48]
  454a08:	strh	wzr, [x0, #8]
  454a0c:	b	454a38 <ferror@plt+0x52cb8>
  454a10:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  454a14:	add	x0, x0, #0x580
  454a18:	ldr	x2, [x0]
  454a1c:	ldr	w0, [sp, #132]
  454a20:	mov	w1, w0
  454a24:	ldr	x0, [sp, #152]
  454a28:	blr	x2
  454a2c:	and	w1, w0, #0xffff
  454a30:	ldr	x0, [sp, #48]
  454a34:	strh	w1, [x0, #8]
  454a38:	ldr	x0, [sp, #152]
  454a3c:	add	x0, x0, #0x2
  454a40:	str	x0, [sp, #152]
  454a44:	ldr	x0, [sp, #48]
  454a48:	ldrh	w0, [x0, #8]
  454a4c:	cmp	w0, #0x2
  454a50:	b.eq	454a9c <ferror@plt+0x52d1c>  // b.none
  454a54:	ldr	x0, [sp, #48]
  454a58:	ldrh	w0, [x0, #8]
  454a5c:	cmp	w0, #0x3
  454a60:	b.eq	454a9c <ferror@plt+0x52d1c>  // b.none
  454a64:	ldr	x0, [sp, #48]
  454a68:	ldrh	w0, [x0, #8]
  454a6c:	cmp	w0, #0x4
  454a70:	b.eq	454a9c <ferror@plt+0x52d1c>  // b.none
  454a74:	ldr	x0, [sp, #48]
  454a78:	ldrh	w0, [x0, #8]
  454a7c:	cmp	w0, #0x5
  454a80:	b.eq	454a9c <ferror@plt+0x52d1c>  // b.none
  454a84:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  454a88:	add	x0, x0, #0xad8
  454a8c:	bl	401d40 <gettext@plt>
  454a90:	bl	46efd4 <warn@@Base>
  454a94:	mov	x0, #0x0                   	// #0
  454a98:	b	455310 <ferror@plt+0x53590>
  454a9c:	ldr	x0, [sp, #48]
  454aa0:	ldrh	w0, [x0, #8]
  454aa4:	cmp	w0, #0x4
  454aa8:	b.ls	454c8c <ferror@plt+0x52f0c>  // b.plast
  454aac:	mov	w0, #0x1                   	// #1
  454ab0:	str	w0, [sp, #128]
  454ab4:	ldr	w0, [sp, #128]
  454ab8:	cmp	w0, #0x1
  454abc:	b.ls	454af0 <ferror@plt+0x52d70>  // b.plast
  454ac0:	ldr	w0, [sp, #128]
  454ac4:	mov	x2, x0
  454ac8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454acc:	add	x1, x0, #0xc78
  454ad0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454ad4:	add	x0, x0, #0xcc8
  454ad8:	bl	401920 <ngettext@plt>
  454adc:	mov	w2, #0x1                   	// #1
  454ae0:	ldr	w1, [sp, #128]
  454ae4:	bl	46eed4 <error@@Base>
  454ae8:	mov	w0, #0x1                   	// #1
  454aec:	str	w0, [sp, #128]
  454af0:	ldr	w0, [sp, #128]
  454af4:	ldr	x1, [sp, #152]
  454af8:	add	x0, x1, x0
  454afc:	ldr	x1, [sp, #56]
  454b00:	cmp	x1, x0
  454b04:	b.hi	454b30 <ferror@plt+0x52db0>  // b.pmore
  454b08:	ldr	x1, [sp, #152]
  454b0c:	ldr	x0, [sp, #56]
  454b10:	cmp	x1, x0
  454b14:	b.cs	454b2c <ferror@plt+0x52dac>  // b.hs, b.nlast
  454b18:	ldr	x1, [sp, #56]
  454b1c:	ldr	x0, [sp, #152]
  454b20:	sub	x0, x1, x0
  454b24:	str	w0, [sp, #128]
  454b28:	b	454b30 <ferror@plt+0x52db0>
  454b2c:	str	wzr, [sp, #128]
  454b30:	ldr	w0, [sp, #128]
  454b34:	cmp	w0, #0x0
  454b38:	b.eq	454b48 <ferror@plt+0x52dc8>  // b.none
  454b3c:	ldr	w0, [sp, #128]
  454b40:	cmp	w0, #0x8
  454b44:	b.ls	454b50 <ferror@plt+0x52dd0>  // b.plast
  454b48:	strb	wzr, [sp, #95]
  454b4c:	b	454b70 <ferror@plt+0x52df0>
  454b50:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  454b54:	add	x0, x0, #0x580
  454b58:	ldr	x2, [x0]
  454b5c:	ldr	w0, [sp, #128]
  454b60:	mov	w1, w0
  454b64:	ldr	x0, [sp, #152]
  454b68:	blr	x2
  454b6c:	strb	w0, [sp, #95]
  454b70:	ldr	x0, [sp, #152]
  454b74:	add	x0, x0, #0x1
  454b78:	str	x0, [sp, #152]
  454b7c:	mov	w0, #0x1                   	// #1
  454b80:	str	w0, [sp, #124]
  454b84:	ldr	w0, [sp, #124]
  454b88:	cmp	w0, #0x1
  454b8c:	b.ls	454bc0 <ferror@plt+0x52e40>  // b.plast
  454b90:	ldr	w0, [sp, #124]
  454b94:	mov	x2, x0
  454b98:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454b9c:	add	x1, x0, #0xc78
  454ba0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454ba4:	add	x0, x0, #0xcc8
  454ba8:	bl	401920 <ngettext@plt>
  454bac:	mov	w2, #0x1                   	// #1
  454bb0:	ldr	w1, [sp, #124]
  454bb4:	bl	46eed4 <error@@Base>
  454bb8:	mov	w0, #0x1                   	// #1
  454bbc:	str	w0, [sp, #124]
  454bc0:	ldr	w0, [sp, #124]
  454bc4:	ldr	x1, [sp, #152]
  454bc8:	add	x0, x1, x0
  454bcc:	ldr	x1, [sp, #56]
  454bd0:	cmp	x1, x0
  454bd4:	b.hi	454c00 <ferror@plt+0x52e80>  // b.pmore
  454bd8:	ldr	x1, [sp, #152]
  454bdc:	ldr	x0, [sp, #56]
  454be0:	cmp	x1, x0
  454be4:	b.cs	454bfc <ferror@plt+0x52e7c>  // b.hs, b.nlast
  454be8:	ldr	x1, [sp, #56]
  454bec:	ldr	x0, [sp, #152]
  454bf0:	sub	x0, x1, x0
  454bf4:	str	w0, [sp, #124]
  454bf8:	b	454c00 <ferror@plt+0x52e80>
  454bfc:	str	wzr, [sp, #124]
  454c00:	ldr	w0, [sp, #124]
  454c04:	cmp	w0, #0x0
  454c08:	b.eq	454c18 <ferror@plt+0x52e98>  // b.none
  454c0c:	ldr	w0, [sp, #124]
  454c10:	cmp	w0, #0x8
  454c14:	b.ls	454c20 <ferror@plt+0x52ea0>  // b.plast
  454c18:	strb	wzr, [sp, #147]
  454c1c:	b	454c40 <ferror@plt+0x52ec0>
  454c20:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  454c24:	add	x0, x0, #0x580
  454c28:	ldr	x2, [x0]
  454c2c:	ldr	w0, [sp, #124]
  454c30:	mov	w1, w0
  454c34:	ldr	x0, [sp, #152]
  454c38:	blr	x2
  454c3c:	strb	w0, [sp, #147]
  454c40:	ldr	x0, [sp, #152]
  454c44:	add	x0, x0, #0x1
  454c48:	str	x0, [sp, #152]
  454c4c:	ldrb	w0, [sp, #147]
  454c50:	cmp	w0, #0x0
  454c54:	b.eq	454c8c <ferror@plt+0x52f0c>  // b.none
  454c58:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  454c5c:	add	x0, x0, #0xb20
  454c60:	bl	401d40 <gettext@plt>
  454c64:	mov	x3, x0
  454c68:	ldr	x0, [sp, #72]
  454c6c:	ldr	x0, [x0, #16]
  454c70:	ldrb	w1, [sp, #147]
  454c74:	mov	w2, w1
  454c78:	mov	x1, x0
  454c7c:	mov	x0, x3
  454c80:	bl	46efd4 <warn@@Base>
  454c84:	mov	x0, #0x0                   	// #0
  454c88:	b	455310 <ferror@plt+0x53590>
  454c8c:	ldr	x0, [sp, #48]
  454c90:	ldr	w0, [x0, #36]
  454c94:	str	w0, [sp, #120]
  454c98:	ldr	w0, [sp, #120]
  454c9c:	cmp	w0, #0x8
  454ca0:	b.ls	454cd4 <ferror@plt+0x52f54>  // b.plast
  454ca4:	ldr	w0, [sp, #120]
  454ca8:	mov	x2, x0
  454cac:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454cb0:	add	x1, x0, #0xc78
  454cb4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454cb8:	add	x0, x0, #0xcc8
  454cbc:	bl	401920 <ngettext@plt>
  454cc0:	mov	w2, #0x8                   	// #8
  454cc4:	ldr	w1, [sp, #120]
  454cc8:	bl	46eed4 <error@@Base>
  454ccc:	mov	w0, #0x8                   	// #8
  454cd0:	str	w0, [sp, #120]
  454cd4:	ldr	w0, [sp, #120]
  454cd8:	ldr	x1, [sp, #152]
  454cdc:	add	x0, x1, x0
  454ce0:	ldr	x1, [sp, #56]
  454ce4:	cmp	x1, x0
  454ce8:	b.hi	454d14 <ferror@plt+0x52f94>  // b.pmore
  454cec:	ldr	x1, [sp, #152]
  454cf0:	ldr	x0, [sp, #56]
  454cf4:	cmp	x1, x0
  454cf8:	b.cs	454d10 <ferror@plt+0x52f90>  // b.hs, b.nlast
  454cfc:	ldr	x1, [sp, #56]
  454d00:	ldr	x0, [sp, #152]
  454d04:	sub	x0, x1, x0
  454d08:	str	w0, [sp, #120]
  454d0c:	b	454d14 <ferror@plt+0x52f94>
  454d10:	str	wzr, [sp, #120]
  454d14:	ldr	w0, [sp, #120]
  454d18:	cmp	w0, #0x0
  454d1c:	b.eq	454d2c <ferror@plt+0x52fac>  // b.none
  454d20:	ldr	w0, [sp, #120]
  454d24:	cmp	w0, #0x8
  454d28:	b.ls	454d38 <ferror@plt+0x52fb8>  // b.plast
  454d2c:	ldr	x0, [sp, #48]
  454d30:	str	xzr, [x0, #16]
  454d34:	b	454d60 <ferror@plt+0x52fe0>
  454d38:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  454d3c:	add	x0, x0, #0x580
  454d40:	ldr	x2, [x0]
  454d44:	ldr	w0, [sp, #120]
  454d48:	mov	w1, w0
  454d4c:	ldr	x0, [sp, #152]
  454d50:	blr	x2
  454d54:	mov	x1, x0
  454d58:	ldr	x0, [sp, #48]
  454d5c:	str	x1, [x0, #16]
  454d60:	ldr	x0, [sp, #48]
  454d64:	ldr	w0, [x0, #36]
  454d68:	mov	w0, w0
  454d6c:	ldr	x1, [sp, #152]
  454d70:	add	x0, x1, x0
  454d74:	str	x0, [sp, #152]
  454d78:	mov	w0, #0x1                   	// #1
  454d7c:	str	w0, [sp, #116]
  454d80:	ldr	w0, [sp, #116]
  454d84:	cmp	w0, #0x1
  454d88:	b.ls	454dbc <ferror@plt+0x5303c>  // b.plast
  454d8c:	ldr	w0, [sp, #116]
  454d90:	mov	x2, x0
  454d94:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454d98:	add	x1, x0, #0xc78
  454d9c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454da0:	add	x0, x0, #0xcc8
  454da4:	bl	401920 <ngettext@plt>
  454da8:	mov	w2, #0x1                   	// #1
  454dac:	ldr	w1, [sp, #116]
  454db0:	bl	46eed4 <error@@Base>
  454db4:	mov	w0, #0x1                   	// #1
  454db8:	str	w0, [sp, #116]
  454dbc:	ldr	w0, [sp, #116]
  454dc0:	ldr	x1, [sp, #152]
  454dc4:	add	x0, x1, x0
  454dc8:	ldr	x1, [sp, #56]
  454dcc:	cmp	x1, x0
  454dd0:	b.hi	454dfc <ferror@plt+0x5307c>  // b.pmore
  454dd4:	ldr	x1, [sp, #152]
  454dd8:	ldr	x0, [sp, #56]
  454ddc:	cmp	x1, x0
  454de0:	b.cs	454df8 <ferror@plt+0x53078>  // b.hs, b.nlast
  454de4:	ldr	x1, [sp, #56]
  454de8:	ldr	x0, [sp, #152]
  454dec:	sub	x0, x1, x0
  454df0:	str	w0, [sp, #116]
  454df4:	b	454dfc <ferror@plt+0x5307c>
  454df8:	str	wzr, [sp, #116]
  454dfc:	ldr	w0, [sp, #116]
  454e00:	cmp	w0, #0x0
  454e04:	b.eq	454e14 <ferror@plt+0x53094>  // b.none
  454e08:	ldr	w0, [sp, #116]
  454e0c:	cmp	w0, #0x8
  454e10:	b.ls	454e20 <ferror@plt+0x530a0>  // b.plast
  454e14:	ldr	x0, [sp, #48]
  454e18:	strb	wzr, [x0, #24]
  454e1c:	b	454e48 <ferror@plt+0x530c8>
  454e20:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  454e24:	add	x0, x0, #0x580
  454e28:	ldr	x2, [x0]
  454e2c:	ldr	w0, [sp, #116]
  454e30:	mov	w1, w0
  454e34:	ldr	x0, [sp, #152]
  454e38:	blr	x2
  454e3c:	and	w1, w0, #0xff
  454e40:	ldr	x0, [sp, #48]
  454e44:	strb	w1, [x0, #24]
  454e48:	ldr	x0, [sp, #152]
  454e4c:	add	x0, x0, #0x1
  454e50:	str	x0, [sp, #152]
  454e54:	ldr	x0, [sp, #48]
  454e58:	ldrh	w0, [x0, #8]
  454e5c:	cmp	w0, #0x3
  454e60:	b.ls	454f68 <ferror@plt+0x531e8>  // b.plast
  454e64:	mov	w0, #0x1                   	// #1
  454e68:	str	w0, [sp, #112]
  454e6c:	ldr	w0, [sp, #112]
  454e70:	cmp	w0, #0x1
  454e74:	b.ls	454ea8 <ferror@plt+0x53128>  // b.plast
  454e78:	ldr	w0, [sp, #112]
  454e7c:	mov	x2, x0
  454e80:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454e84:	add	x1, x0, #0xc78
  454e88:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454e8c:	add	x0, x0, #0xcc8
  454e90:	bl	401920 <ngettext@plt>
  454e94:	mov	w2, #0x1                   	// #1
  454e98:	ldr	w1, [sp, #112]
  454e9c:	bl	46eed4 <error@@Base>
  454ea0:	mov	w0, #0x1                   	// #1
  454ea4:	str	w0, [sp, #112]
  454ea8:	ldr	w0, [sp, #112]
  454eac:	ldr	x1, [sp, #152]
  454eb0:	add	x0, x1, x0
  454eb4:	ldr	x1, [sp, #56]
  454eb8:	cmp	x1, x0
  454ebc:	b.hi	454ee8 <ferror@plt+0x53168>  // b.pmore
  454ec0:	ldr	x1, [sp, #152]
  454ec4:	ldr	x0, [sp, #56]
  454ec8:	cmp	x1, x0
  454ecc:	b.cs	454ee4 <ferror@plt+0x53164>  // b.hs, b.nlast
  454ed0:	ldr	x1, [sp, #56]
  454ed4:	ldr	x0, [sp, #152]
  454ed8:	sub	x0, x1, x0
  454edc:	str	w0, [sp, #112]
  454ee0:	b	454ee8 <ferror@plt+0x53168>
  454ee4:	str	wzr, [sp, #112]
  454ee8:	ldr	w0, [sp, #112]
  454eec:	cmp	w0, #0x0
  454ef0:	b.eq	454f00 <ferror@plt+0x53180>  // b.none
  454ef4:	ldr	w0, [sp, #112]
  454ef8:	cmp	w0, #0x8
  454efc:	b.ls	454f0c <ferror@plt+0x5318c>  // b.plast
  454f00:	ldr	x0, [sp, #48]
  454f04:	strb	wzr, [x0, #25]
  454f08:	b	454f34 <ferror@plt+0x531b4>
  454f0c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  454f10:	add	x0, x0, #0x580
  454f14:	ldr	x2, [x0]
  454f18:	ldr	w0, [sp, #112]
  454f1c:	mov	w1, w0
  454f20:	ldr	x0, [sp, #152]
  454f24:	blr	x2
  454f28:	and	w1, w0, #0xff
  454f2c:	ldr	x0, [sp, #48]
  454f30:	strb	w1, [x0, #25]
  454f34:	ldr	x0, [sp, #152]
  454f38:	add	x0, x0, #0x1
  454f3c:	str	x0, [sp, #152]
  454f40:	ldr	x0, [sp, #48]
  454f44:	ldrb	w0, [x0, #25]
  454f48:	cmp	w0, #0x0
  454f4c:	b.ne	454f74 <ferror@plt+0x531f4>  // b.any
  454f50:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  454f54:	add	x0, x0, #0xb60
  454f58:	bl	401d40 <gettext@plt>
  454f5c:	bl	46efd4 <warn@@Base>
  454f60:	mov	x0, #0x0                   	// #0
  454f64:	b	455310 <ferror@plt+0x53590>
  454f68:	ldr	x0, [sp, #48]
  454f6c:	mov	w1, #0x1                   	// #1
  454f70:	strb	w1, [x0, #25]
  454f74:	mov	w0, #0x1                   	// #1
  454f78:	str	w0, [sp, #108]
  454f7c:	ldr	w0, [sp, #108]
  454f80:	cmp	w0, #0x1
  454f84:	b.ls	454fb8 <ferror@plt+0x53238>  // b.plast
  454f88:	ldr	w0, [sp, #108]
  454f8c:	mov	x2, x0
  454f90:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454f94:	add	x1, x0, #0xc78
  454f98:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  454f9c:	add	x0, x0, #0xcc8
  454fa0:	bl	401920 <ngettext@plt>
  454fa4:	mov	w2, #0x1                   	// #1
  454fa8:	ldr	w1, [sp, #108]
  454fac:	bl	46eed4 <error@@Base>
  454fb0:	mov	w0, #0x1                   	// #1
  454fb4:	str	w0, [sp, #108]
  454fb8:	ldr	w0, [sp, #108]
  454fbc:	ldr	x1, [sp, #152]
  454fc0:	add	x0, x1, x0
  454fc4:	ldr	x1, [sp, #56]
  454fc8:	cmp	x1, x0
  454fcc:	b.hi	454ff8 <ferror@plt+0x53278>  // b.pmore
  454fd0:	ldr	x1, [sp, #152]
  454fd4:	ldr	x0, [sp, #56]
  454fd8:	cmp	x1, x0
  454fdc:	b.cs	454ff4 <ferror@plt+0x53274>  // b.hs, b.nlast
  454fe0:	ldr	x1, [sp, #56]
  454fe4:	ldr	x0, [sp, #152]
  454fe8:	sub	x0, x1, x0
  454fec:	str	w0, [sp, #108]
  454ff0:	b	454ff8 <ferror@plt+0x53278>
  454ff4:	str	wzr, [sp, #108]
  454ff8:	ldr	w0, [sp, #108]
  454ffc:	cmp	w0, #0x0
  455000:	b.eq	455010 <ferror@plt+0x53290>  // b.none
  455004:	ldr	w0, [sp, #108]
  455008:	cmp	w0, #0x8
  45500c:	b.ls	45501c <ferror@plt+0x5329c>  // b.plast
  455010:	ldr	x0, [sp, #48]
  455014:	strb	wzr, [x0, #26]
  455018:	b	455044 <ferror@plt+0x532c4>
  45501c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  455020:	add	x0, x0, #0x580
  455024:	ldr	x2, [x0]
  455028:	ldr	w0, [sp, #108]
  45502c:	mov	w1, w0
  455030:	ldr	x0, [sp, #152]
  455034:	blr	x2
  455038:	and	w1, w0, #0xff
  45503c:	ldr	x0, [sp, #48]
  455040:	strb	w1, [x0, #26]
  455044:	ldr	x0, [sp, #152]
  455048:	add	x0, x0, #0x1
  45504c:	str	x0, [sp, #152]
  455050:	mov	w0, #0x1                   	// #1
  455054:	str	w0, [sp, #104]
  455058:	ldr	w0, [sp, #104]
  45505c:	ldr	x1, [sp, #152]
  455060:	add	x0, x1, x0
  455064:	ldr	x1, [sp, #56]
  455068:	cmp	x1, x0
  45506c:	b.hi	455098 <ferror@plt+0x53318>  // b.pmore
  455070:	ldr	x1, [sp, #152]
  455074:	ldr	x0, [sp, #56]
  455078:	cmp	x1, x0
  45507c:	b.cs	455094 <ferror@plt+0x53314>  // b.hs, b.nlast
  455080:	ldr	x1, [sp, #56]
  455084:	ldr	x0, [sp, #152]
  455088:	sub	x0, x1, x0
  45508c:	str	w0, [sp, #104]
  455090:	b	455098 <ferror@plt+0x53318>
  455094:	str	wzr, [sp, #104]
  455098:	ldr	w0, [sp, #104]
  45509c:	cmp	w0, #0x0
  4550a0:	b.eq	4550c4 <ferror@plt+0x53344>  // b.none
  4550a4:	ldr	w0, [sp, #104]
  4550a8:	mov	w1, w0
  4550ac:	ldr	x0, [sp, #152]
  4550b0:	bl	46fba8 <warn@@Base+0xbd4>
  4550b4:	mov	w1, w0
  4550b8:	ldr	x0, [sp, #48]
  4550bc:	str	w1, [x0, #28]
  4550c0:	b	4550cc <ferror@plt+0x5334c>
  4550c4:	ldr	x0, [sp, #48]
  4550c8:	str	wzr, [x0, #28]
  4550cc:	ldr	x0, [sp, #152]
  4550d0:	add	x0, x0, #0x1
  4550d4:	str	x0, [sp, #152]
  4550d8:	mov	w0, #0x1                   	// #1
  4550dc:	str	w0, [sp, #100]
  4550e0:	ldr	w0, [sp, #100]
  4550e4:	cmp	w0, #0x1
  4550e8:	b.ls	45511c <ferror@plt+0x5339c>  // b.plast
  4550ec:	ldr	w0, [sp, #100]
  4550f0:	mov	x2, x0
  4550f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4550f8:	add	x1, x0, #0xc78
  4550fc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  455100:	add	x0, x0, #0xcc8
  455104:	bl	401920 <ngettext@plt>
  455108:	mov	w2, #0x1                   	// #1
  45510c:	ldr	w1, [sp, #100]
  455110:	bl	46eed4 <error@@Base>
  455114:	mov	w0, #0x1                   	// #1
  455118:	str	w0, [sp, #100]
  45511c:	ldr	w0, [sp, #100]
  455120:	ldr	x1, [sp, #152]
  455124:	add	x0, x1, x0
  455128:	ldr	x1, [sp, #56]
  45512c:	cmp	x1, x0
  455130:	b.hi	45515c <ferror@plt+0x533dc>  // b.pmore
  455134:	ldr	x1, [sp, #152]
  455138:	ldr	x0, [sp, #56]
  45513c:	cmp	x1, x0
  455140:	b.cs	455158 <ferror@plt+0x533d8>  // b.hs, b.nlast
  455144:	ldr	x1, [sp, #56]
  455148:	ldr	x0, [sp, #152]
  45514c:	sub	x0, x1, x0
  455150:	str	w0, [sp, #100]
  455154:	b	45515c <ferror@plt+0x533dc>
  455158:	str	wzr, [sp, #100]
  45515c:	ldr	w0, [sp, #100]
  455160:	cmp	w0, #0x0
  455164:	b.eq	455174 <ferror@plt+0x533f4>  // b.none
  455168:	ldr	w0, [sp, #100]
  45516c:	cmp	w0, #0x8
  455170:	b.ls	455180 <ferror@plt+0x53400>  // b.plast
  455174:	ldr	x0, [sp, #48]
  455178:	strb	wzr, [x0, #32]
  45517c:	b	4551a8 <ferror@plt+0x53428>
  455180:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  455184:	add	x0, x0, #0x580
  455188:	ldr	x2, [x0]
  45518c:	ldr	w0, [sp, #100]
  455190:	mov	w1, w0
  455194:	ldr	x0, [sp, #152]
  455198:	blr	x2
  45519c:	and	w1, w0, #0xff
  4551a0:	ldr	x0, [sp, #48]
  4551a4:	strb	w1, [x0, #32]
  4551a8:	ldr	x0, [sp, #152]
  4551ac:	add	x0, x0, #0x1
  4551b0:	str	x0, [sp, #152]
  4551b4:	mov	w0, #0x1                   	// #1
  4551b8:	str	w0, [sp, #96]
  4551bc:	ldr	w0, [sp, #96]
  4551c0:	cmp	w0, #0x1
  4551c4:	b.ls	4551f8 <ferror@plt+0x53478>  // b.plast
  4551c8:	ldr	w0, [sp, #96]
  4551cc:	mov	x2, x0
  4551d0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4551d4:	add	x1, x0, #0xc78
  4551d8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4551dc:	add	x0, x0, #0xcc8
  4551e0:	bl	401920 <ngettext@plt>
  4551e4:	mov	w2, #0x1                   	// #1
  4551e8:	ldr	w1, [sp, #96]
  4551ec:	bl	46eed4 <error@@Base>
  4551f0:	mov	w0, #0x1                   	// #1
  4551f4:	str	w0, [sp, #96]
  4551f8:	ldr	w0, [sp, #96]
  4551fc:	ldr	x1, [sp, #152]
  455200:	add	x0, x1, x0
  455204:	ldr	x1, [sp, #56]
  455208:	cmp	x1, x0
  45520c:	b.hi	455238 <ferror@plt+0x534b8>  // b.pmore
  455210:	ldr	x1, [sp, #152]
  455214:	ldr	x0, [sp, #56]
  455218:	cmp	x1, x0
  45521c:	b.cs	455234 <ferror@plt+0x534b4>  // b.hs, b.nlast
  455220:	ldr	x1, [sp, #56]
  455224:	ldr	x0, [sp, #152]
  455228:	sub	x0, x1, x0
  45522c:	str	w0, [sp, #96]
  455230:	b	455238 <ferror@plt+0x534b8>
  455234:	str	wzr, [sp, #96]
  455238:	ldr	w0, [sp, #96]
  45523c:	cmp	w0, #0x0
  455240:	b.eq	455250 <ferror@plt+0x534d0>  // b.none
  455244:	ldr	w0, [sp, #96]
  455248:	cmp	w0, #0x8
  45524c:	b.ls	45525c <ferror@plt+0x534dc>  // b.plast
  455250:	ldr	x0, [sp, #48]
  455254:	strb	wzr, [x0, #33]
  455258:	b	455284 <ferror@plt+0x53504>
  45525c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  455260:	add	x0, x0, #0x580
  455264:	ldr	x2, [x0]
  455268:	ldr	w0, [sp, #96]
  45526c:	mov	w1, w0
  455270:	ldr	x0, [sp, #152]
  455274:	blr	x2
  455278:	and	w1, w0, #0xff
  45527c:	ldr	x0, [sp, #48]
  455280:	strb	w1, [x0, #33]
  455284:	ldr	x0, [sp, #152]
  455288:	add	x0, x0, #0x1
  45528c:	str	x0, [sp, #152]
  455290:	ldr	x0, [sp, #48]
  455294:	ldr	x1, [x0]
  455298:	ldr	w0, [sp, #148]
  45529c:	add	x0, x1, x0
  4552a0:	ldr	x1, [sp, #64]
  4552a4:	add	x1, x1, x0
  4552a8:	ldr	x0, [sp, #40]
  4552ac:	str	x1, [x0]
  4552b0:	ldr	x0, [sp, #40]
  4552b4:	ldr	x0, [x0]
  4552b8:	ldr	x1, [sp, #56]
  4552bc:	cmp	x1, x0
  4552c0:	b.cs	45530c <ferror@plt+0x5358c>  // b.hs, b.nlast
  4552c4:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4552c8:	add	x0, x0, #0xb88
  4552cc:	bl	401d40 <gettext@plt>
  4552d0:	mov	x19, x0
  4552d4:	ldr	x0, [sp, #48]
  4552d8:	ldr	x0, [x0]
  4552dc:	mov	x1, x0
  4552e0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4552e4:	add	x0, x0, #0xd78
  4552e8:	bl	449984 <ferror@plt+0x47c04>
  4552ec:	mov	x1, x0
  4552f0:	mov	x0, x19
  4552f4:	bl	46efd4 <warn@@Base>
  4552f8:	ldr	x0, [sp, #40]
  4552fc:	ldr	x1, [sp, #56]
  455300:	str	x1, [x0]
  455304:	mov	x0, #0x0                   	// #0
  455308:	b	455310 <ferror@plt+0x53590>
  45530c:	ldr	x0, [sp, #152]
  455310:	ldr	x19, [sp, #16]
  455314:	ldp	x29, x30, [sp], #160
  455318:	ret
  45531c:	sub	sp, sp, #0x140
  455320:	stp	x29, x30, [sp, #64]
  455324:	add	x29, sp, #0x40
  455328:	str	x19, [sp, #80]
  45532c:	str	x0, [sp, #136]
  455330:	str	x1, [sp, #128]
  455334:	str	x2, [sp, #120]
  455338:	str	x3, [sp, #112]
  45533c:	str	x4, [sp, #104]
  455340:	str	w5, [sp, #100]
  455344:	str	wzr, [sp, #280]
  455348:	mov	w0, #0x1                   	// #1
  45534c:	str	w0, [sp, #276]
  455350:	ldr	w0, [sp, #276]
  455354:	cmp	w0, #0x1
  455358:	b.ls	45538c <ferror@plt+0x5360c>  // b.plast
  45535c:	ldr	w0, [sp, #276]
  455360:	mov	x2, x0
  455364:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  455368:	add	x1, x0, #0xc78
  45536c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  455370:	add	x0, x0, #0xcc8
  455374:	bl	401920 <ngettext@plt>
  455378:	mov	w2, #0x1                   	// #1
  45537c:	ldr	w1, [sp, #276]
  455380:	bl	46eed4 <error@@Base>
  455384:	mov	w0, #0x1                   	// #1
  455388:	str	w0, [sp, #276]
  45538c:	ldr	w0, [sp, #276]
  455390:	ldr	x1, [sp, #136]
  455394:	add	x0, x1, x0
  455398:	ldr	x1, [sp, #120]
  45539c:	cmp	x1, x0
  4553a0:	b.hi	4553cc <ferror@plt+0x5364c>  // b.pmore
  4553a4:	ldr	x1, [sp, #136]
  4553a8:	ldr	x0, [sp, #120]
  4553ac:	cmp	x1, x0
  4553b0:	b.cs	4553c8 <ferror@plt+0x53648>  // b.hs, b.nlast
  4553b4:	ldr	x1, [sp, #120]
  4553b8:	ldr	x0, [sp, #136]
  4553bc:	sub	x0, x1, x0
  4553c0:	str	w0, [sp, #276]
  4553c4:	b	4553cc <ferror@plt+0x5364c>
  4553c8:	str	wzr, [sp, #276]
  4553cc:	ldr	w0, [sp, #276]
  4553d0:	cmp	w0, #0x0
  4553d4:	b.eq	4553e4 <ferror@plt+0x53664>  // b.none
  4553d8:	ldr	w0, [sp, #276]
  4553dc:	cmp	w0, #0x8
  4553e0:	b.ls	4553ec <ferror@plt+0x5366c>  // b.plast
  4553e4:	strb	wzr, [sp, #319]
  4553e8:	b	45540c <ferror@plt+0x5368c>
  4553ec:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4553f0:	add	x0, x0, #0x580
  4553f4:	ldr	x2, [x0]
  4553f8:	ldr	w0, [sp, #276]
  4553fc:	mov	w1, w0
  455400:	ldr	x0, [sp, #136]
  455404:	blr	x2
  455408:	strb	w0, [sp, #319]
  45540c:	ldr	x0, [sp, #136]
  455410:	add	x0, x0, #0x1
  455414:	str	x0, [sp, #136]
  455418:	ldr	x0, [sp, #136]
  45541c:	str	x0, [sp, #264]
  455420:	strb	wzr, [sp, #303]
  455424:	b	4554dc <ferror@plt+0x5375c>
  455428:	add	x0, sp, #0xbc
  45542c:	mov	x4, #0x0                   	// #0
  455430:	mov	x3, x0
  455434:	mov	w2, #0x0                   	// #0
  455438:	ldr	x1, [sp, #120]
  45543c:	ldr	x0, [sp, #136]
  455440:	bl	449b20 <ferror@plt+0x47da0>
  455444:	ldr	w0, [sp, #188]
  455448:	mov	w0, w0
  45544c:	ldr	x1, [sp, #136]
  455450:	add	x0, x1, x0
  455454:	str	x0, [sp, #136]
  455458:	add	x0, sp, #0xb8
  45545c:	mov	x4, #0x0                   	// #0
  455460:	mov	x3, x0
  455464:	mov	w2, #0x0                   	// #0
  455468:	ldr	x1, [sp, #120]
  45546c:	ldr	x0, [sp, #136]
  455470:	bl	449b20 <ferror@plt+0x47da0>
  455474:	ldr	w0, [sp, #184]
  455478:	mov	w0, w0
  45547c:	ldr	x1, [sp, #136]
  455480:	add	x0, x1, x0
  455484:	str	x0, [sp, #136]
  455488:	ldr	x1, [sp, #136]
  45548c:	ldr	x0, [sp, #120]
  455490:	cmp	x1, x0
  455494:	b.ne	4554d0 <ferror@plt+0x53750>  // b.any
  455498:	ldr	w0, [sp, #100]
  45549c:	cmp	w0, #0x0
  4554a0:	b.eq	4554b8 <ferror@plt+0x53738>  // b.none
  4554a4:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4554a8:	add	x0, x0, #0xbb8
  4554ac:	bl	401d40 <gettext@plt>
  4554b0:	bl	46efd4 <warn@@Base>
  4554b4:	b	4554c8 <ferror@plt+0x53748>
  4554b8:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4554bc:	add	x0, x0, #0xbe0
  4554c0:	bl	401d40 <gettext@plt>
  4554c4:	bl	46efd4 <warn@@Base>
  4554c8:	ldr	x0, [sp, #136]
  4554cc:	b	455ab0 <ferror@plt+0x53d30>
  4554d0:	ldrb	w0, [sp, #303]
  4554d4:	add	w0, w0, #0x1
  4554d8:	strb	w0, [sp, #303]
  4554dc:	ldrb	w1, [sp, #303]
  4554e0:	ldrb	w0, [sp, #319]
  4554e4:	cmp	w1, w0
  4554e8:	b.cc	455428 <ferror@plt+0x536a8>  // b.lo, b.ul, b.last
  4554ec:	add	x1, sp, #0xb0
  4554f0:	add	x0, sp, #0xb4
  4554f4:	mov	x4, x1
  4554f8:	mov	x3, x0
  4554fc:	mov	w2, #0x0                   	// #0
  455500:	ldr	x1, [sp, #120]
  455504:	ldr	x0, [sp, #136]
  455508:	bl	449b20 <ferror@plt+0x47da0>
  45550c:	str	x0, [sp, #256]
  455510:	ldr	w0, [sp, #180]
  455514:	mov	w0, w0
  455518:	ldr	x1, [sp, #136]
  45551c:	add	x0, x1, x0
  455520:	str	x0, [sp, #136]
  455524:	ldr	x0, [sp, #256]
  455528:	str	x0, [sp, #248]
  45552c:	ldr	x1, [sp, #248]
  455530:	ldr	x0, [sp, #256]
  455534:	cmp	x1, x0
  455538:	b.eq	455548 <ferror@plt+0x537c8>  // b.none
  45553c:	ldr	w0, [sp, #176]
  455540:	orr	w0, w0, #0x2
  455544:	str	w0, [sp, #176]
  455548:	ldr	w0, [sp, #176]
  45554c:	bl	449630 <ferror@plt+0x478b0>
  455550:	ldr	x1, [sp, #136]
  455554:	ldr	x0, [sp, #120]
  455558:	cmp	x1, x0
  45555c:	b.ne	455598 <ferror@plt+0x53818>  // b.any
  455560:	ldr	w0, [sp, #100]
  455564:	cmp	w0, #0x0
  455568:	b.eq	455580 <ferror@plt+0x53800>  // b.none
  45556c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455570:	add	x0, x0, #0xc08
  455574:	bl	401d40 <gettext@plt>
  455578:	bl	46efd4 <warn@@Base>
  45557c:	b	455590 <ferror@plt+0x53810>
  455580:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455584:	add	x0, x0, #0xc20
  455588:	bl	401d40 <gettext@plt>
  45558c:	bl	46efd4 <warn@@Base>
  455590:	ldr	x0, [sp, #136]
  455594:	b	455ab0 <ferror@plt+0x53d30>
  455598:	ldr	x0, [sp, #248]
  45559c:	cmp	x0, #0x0
  4555a0:	b.ne	4555dc <ferror@plt+0x5385c>  // b.any
  4555a4:	ldr	w0, [sp, #100]
  4555a8:	cmp	w0, #0x0
  4555ac:	b.eq	4555c4 <ferror@plt+0x53844>  // b.none
  4555b0:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4555b4:	add	x0, x0, #0xc38
  4555b8:	bl	401d40 <gettext@plt>
  4555bc:	bl	401cf0 <printf@plt>
  4555c0:	b	4555d4 <ferror@plt+0x53854>
  4555c4:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4555c8:	add	x0, x0, #0xc60
  4555cc:	bl	401d40 <gettext@plt>
  4555d0:	bl	401cf0 <printf@plt>
  4555d4:	ldr	x0, [sp, #136]
  4555d8:	b	455ab0 <ferror@plt+0x53d30>
  4555dc:	ldr	w0, [sp, #100]
  4555e0:	cmp	w0, #0x0
  4555e4:	b.eq	455614 <ferror@plt+0x53894>  // b.none
  4555e8:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4555ec:	add	x0, x0, #0xc88
  4555f0:	bl	401d40 <gettext@plt>
  4555f4:	mov	x2, x0
  4555f8:	ldr	x1, [sp, #136]
  4555fc:	ldr	x0, [sp, #128]
  455600:	sub	x0, x1, x0
  455604:	mov	x1, x0
  455608:	mov	x0, x2
  45560c:	bl	401cf0 <printf@plt>
  455610:	b	45563c <ferror@plt+0x538bc>
  455614:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455618:	add	x0, x0, #0xcb0
  45561c:	bl	401d40 <gettext@plt>
  455620:	mov	x2, x0
  455624:	ldr	x1, [sp, #136]
  455628:	ldr	x0, [sp, #128]
  45562c:	sub	x0, x1, x0
  455630:	mov	x1, x0
  455634:	mov	x0, x2
  455638:	bl	401cf0 <printf@plt>
  45563c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455640:	add	x0, x0, #0xcd8
  455644:	bl	401d40 <gettext@plt>
  455648:	bl	401cf0 <printf@plt>
  45564c:	str	wzr, [sp, #284]
  455650:	b	45584c <ferror@plt+0x53acc>
  455654:	ldr	x0, [sp, #264]
  455658:	str	x0, [sp, #304]
  45565c:	strb	wzr, [sp, #303]
  455660:	b	455830 <ferror@plt+0x53ab0>
  455664:	add	x1, sp, #0xa8
  455668:	add	x0, sp, #0xac
  45566c:	mov	x4, x1
  455670:	mov	x3, x0
  455674:	mov	w2, #0x0                   	// #0
  455678:	ldr	x1, [sp, #120]
  45567c:	ldr	x0, [sp, #304]
  455680:	bl	449b20 <ferror@plt+0x47da0>
  455684:	str	x0, [sp, #200]
  455688:	ldr	w0, [sp, #172]
  45568c:	mov	w0, w0
  455690:	ldr	x1, [sp, #304]
  455694:	add	x0, x1, x0
  455698:	str	x0, [sp, #304]
  45569c:	ldr	x0, [sp, #200]
  4556a0:	str	x0, [sp, #192]
  4556a4:	ldr	x1, [sp, #192]
  4556a8:	ldr	x0, [sp, #200]
  4556ac:	cmp	x1, x0
  4556b0:	b.eq	4556c0 <ferror@plt+0x53940>  // b.none
  4556b4:	ldr	w0, [sp, #168]
  4556b8:	orr	w0, w0, #0x2
  4556bc:	str	w0, [sp, #168]
  4556c0:	ldr	w0, [sp, #168]
  4556c4:	bl	449630 <ferror@plt+0x478b0>
  4556c8:	ldr	x0, [sp, #192]
  4556cc:	cmp	x0, #0x1
  4556d0:	cset	w0, ne  // ne = any
  4556d4:	and	w1, w0, #0xff
  4556d8:	ldr	w0, [sp, #284]
  4556dc:	cmp	w0, #0x1
  4556e0:	cset	w0, eq  // eq = none
  4556e4:	and	w0, w0, #0xff
  4556e8:	eor	w0, w1, w0
  4556ec:	and	w0, w0, #0xff
  4556f0:	cmp	w0, #0x0
  4556f4:	b.eq	4557f0 <ferror@plt+0x53a70>  // b.none
  4556f8:	ldr	x0, [sp, #192]
  4556fc:	cmp	x0, #0x5
  455700:	b.eq	4557ac <ferror@plt+0x53a2c>  // b.none
  455704:	ldr	x0, [sp, #192]
  455708:	cmp	x0, #0x5
  45570c:	b.hi	4557c0 <ferror@plt+0x53a40>  // b.pmore
  455710:	ldr	x0, [sp, #192]
  455714:	cmp	x0, #0x4
  455718:	b.eq	455798 <ferror@plt+0x53a18>  // b.none
  45571c:	ldr	x0, [sp, #192]
  455720:	cmp	x0, #0x4
  455724:	b.hi	4557c0 <ferror@plt+0x53a40>  // b.pmore
  455728:	ldr	x0, [sp, #192]
  45572c:	cmp	x0, #0x3
  455730:	b.eq	455784 <ferror@plt+0x53a04>  // b.none
  455734:	ldr	x0, [sp, #192]
  455738:	cmp	x0, #0x3
  45573c:	b.hi	4557c0 <ferror@plt+0x53a40>  // b.pmore
  455740:	ldr	x0, [sp, #192]
  455744:	cmp	x0, #0x1
  455748:	b.eq	45575c <ferror@plt+0x539dc>  // b.none
  45574c:	ldr	x0, [sp, #192]
  455750:	cmp	x0, #0x2
  455754:	b.eq	455770 <ferror@plt+0x539f0>  // b.none
  455758:	b	4557c0 <ferror@plt+0x53a40>
  45575c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455760:	add	x0, x0, #0xce0
  455764:	bl	401d40 <gettext@plt>
  455768:	bl	401cf0 <printf@plt>
  45576c:	b	4557f4 <ferror@plt+0x53a74>
  455770:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455774:	add	x0, x0, #0xce8
  455778:	bl	401d40 <gettext@plt>
  45577c:	bl	401cf0 <printf@plt>
  455780:	b	4557f4 <ferror@plt+0x53a74>
  455784:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455788:	add	x0, x0, #0xcf0
  45578c:	bl	401d40 <gettext@plt>
  455790:	bl	401cf0 <printf@plt>
  455794:	b	4557f4 <ferror@plt+0x53a74>
  455798:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  45579c:	add	x0, x0, #0xcf8
  4557a0:	bl	401d40 <gettext@plt>
  4557a4:	bl	401cf0 <printf@plt>
  4557a8:	b	4557f4 <ferror@plt+0x53a74>
  4557ac:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4557b0:	add	x0, x0, #0xd00
  4557b4:	bl	401d40 <gettext@plt>
  4557b8:	bl	401cf0 <printf@plt>
  4557bc:	b	4557f4 <ferror@plt+0x53a74>
  4557c0:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4557c4:	add	x0, x0, #0xd08
  4557c8:	bl	401d40 <gettext@plt>
  4557cc:	mov	x19, x0
  4557d0:	ldr	x1, [sp, #192]
  4557d4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4557d8:	add	x0, x0, #0xd78
  4557dc:	bl	449984 <ferror@plt+0x47c04>
  4557e0:	mov	x1, x0
  4557e4:	mov	x0, x19
  4557e8:	bl	401cf0 <printf@plt>
  4557ec:	b	4557f4 <ferror@plt+0x53a74>
  4557f0:	nop
  4557f4:	add	x0, sp, #0xa4
  4557f8:	mov	x4, #0x0                   	// #0
  4557fc:	mov	x3, x0
  455800:	mov	w2, #0x0                   	// #0
  455804:	ldr	x1, [sp, #120]
  455808:	ldr	x0, [sp, #304]
  45580c:	bl	449b20 <ferror@plt+0x47da0>
  455810:	ldr	w0, [sp, #164]
  455814:	mov	w0, w0
  455818:	ldr	x1, [sp, #304]
  45581c:	add	x0, x1, x0
  455820:	str	x0, [sp, #304]
  455824:	ldrb	w0, [sp, #303]
  455828:	add	w0, w0, #0x1
  45582c:	strb	w0, [sp, #303]
  455830:	ldrb	w1, [sp, #303]
  455834:	ldrb	w0, [sp, #319]
  455838:	cmp	w1, w0
  45583c:	b.cc	455664 <ferror@plt+0x538e4>  // b.lo, b.ul, b.last
  455840:	ldr	w0, [sp, #284]
  455844:	add	w0, w0, #0x1
  455848:	str	w0, [sp, #284]
  45584c:	ldr	w0, [sp, #284]
  455850:	cmp	w0, #0x1
  455854:	b.ls	455654 <ferror@plt+0x538d4>  // b.plast
  455858:	mov	w0, #0xa                   	// #10
  45585c:	bl	401d20 <putchar@plt>
  455860:	str	xzr, [sp, #288]
  455864:	b	455a9c <ferror@plt+0x53d1c>
  455868:	ldr	x0, [sp, #136]
  45586c:	str	x0, [sp, #240]
  455870:	ldr	w0, [sp, #280]
  455874:	add	w1, w0, #0x1
  455878:	str	w1, [sp, #280]
  45587c:	mov	w1, w0
  455880:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455884:	add	x0, x0, #0xd30
  455888:	bl	401cf0 <printf@plt>
  45588c:	str	wzr, [sp, #284]
  455890:	b	455a34 <ferror@plt+0x53cb4>
  455894:	ldr	x0, [sp, #264]
  455898:	str	x0, [sp, #304]
  45589c:	ldr	x0, [sp, #240]
  4558a0:	str	x0, [sp, #136]
  4558a4:	strb	wzr, [sp, #303]
  4558a8:	b	455a18 <ferror@plt+0x53c98>
  4558ac:	add	x1, sp, #0x9c
  4558b0:	add	x0, sp, #0xa0
  4558b4:	mov	x4, x1
  4558b8:	mov	x3, x0
  4558bc:	mov	w2, #0x0                   	// #0
  4558c0:	ldr	x1, [sp, #120]
  4558c4:	ldr	x0, [sp, #304]
  4558c8:	bl	449b20 <ferror@plt+0x47da0>
  4558cc:	str	x0, [sp, #232]
  4558d0:	ldr	w0, [sp, #160]
  4558d4:	mov	w0, w0
  4558d8:	ldr	x1, [sp, #304]
  4558dc:	add	x0, x1, x0
  4558e0:	str	x0, [sp, #304]
  4558e4:	ldr	x0, [sp, #232]
  4558e8:	str	x0, [sp, #224]
  4558ec:	ldr	x1, [sp, #224]
  4558f0:	ldr	x0, [sp, #232]
  4558f4:	cmp	x1, x0
  4558f8:	b.eq	455908 <ferror@plt+0x53b88>  // b.none
  4558fc:	ldr	w0, [sp, #156]
  455900:	orr	w0, w0, #0x2
  455904:	str	w0, [sp, #156]
  455908:	ldr	w0, [sp, #156]
  45590c:	bl	449630 <ferror@plt+0x478b0>
  455910:	add	x1, sp, #0x94
  455914:	add	x0, sp, #0x98
  455918:	mov	x4, x1
  45591c:	mov	x3, x0
  455920:	mov	w2, #0x0                   	// #0
  455924:	ldr	x1, [sp, #120]
  455928:	ldr	x0, [sp, #304]
  45592c:	bl	449b20 <ferror@plt+0x47da0>
  455930:	str	x0, [sp, #216]
  455934:	ldr	w0, [sp, #152]
  455938:	mov	w0, w0
  45593c:	ldr	x1, [sp, #304]
  455940:	add	x0, x1, x0
  455944:	str	x0, [sp, #304]
  455948:	ldr	x0, [sp, #216]
  45594c:	str	x0, [sp, #208]
  455950:	ldr	x1, [sp, #208]
  455954:	ldr	x0, [sp, #216]
  455958:	cmp	x1, x0
  45595c:	b.eq	45596c <ferror@plt+0x53bec>  // b.none
  455960:	ldr	w0, [sp, #148]
  455964:	orr	w0, w0, #0x2
  455968:	str	w0, [sp, #148]
  45596c:	ldr	w0, [sp, #148]
  455970:	bl	449630 <ferror@plt+0x478b0>
  455974:	ldr	x0, [sp, #112]
  455978:	ldr	w0, [x0, #36]
  45597c:	mov	w0, w0
  455980:	ldr	x1, [sp, #112]
  455984:	ldrh	w1, [x1, #8]
  455988:	mov	w3, w1
  45598c:	ldr	x1, [sp, #224]
  455990:	cmp	x1, #0x1
  455994:	cset	w1, eq  // eq = none
  455998:	and	w2, w1, #0xff
  45599c:	ldr	w1, [sp, #284]
  4559a0:	cmp	w1, #0x1
  4559a4:	cset	w1, eq  // eq = none
  4559a8:	and	w1, w1, #0xff
  4559ac:	eor	w1, w2, w1
  4559b0:	and	w1, w1, #0xff
  4559b4:	mov	w2, w1
  4559b8:	mov	w1, #0xffffffff            	// #-1
  4559bc:	str	w1, [sp, #56]
  4559c0:	mov	w1, #0x9                   	// #9
  4559c4:	strb	w1, [sp, #48]
  4559c8:	str	xzr, [sp, #40]
  4559cc:	ldr	x1, [sp, #104]
  4559d0:	str	x1, [sp, #32]
  4559d4:	str	w2, [sp, #24]
  4559d8:	str	xzr, [sp, #16]
  4559dc:	str	w3, [sp, #8]
  4559e0:	str	x0, [sp]
  4559e4:	mov	x7, #0x0                   	// #0
  4559e8:	mov	x6, #0x0                   	// #0
  4559ec:	ldr	x5, [sp, #120]
  4559f0:	ldr	x4, [sp, #136]
  4559f4:	ldr	x3, [sp, #128]
  4559f8:	mov	x2, #0x0                   	// #0
  4559fc:	ldr	x1, [sp, #208]
  455a00:	mov	x0, #0x0                   	// #0
  455a04:	bl	44f4f0 <ferror@plt+0x4d770>
  455a08:	str	x0, [sp, #136]
  455a0c:	ldrb	w0, [sp, #303]
  455a10:	add	w0, w0, #0x1
  455a14:	strb	w0, [sp, #303]
  455a18:	ldrb	w1, [sp, #303]
  455a1c:	ldrb	w0, [sp, #319]
  455a20:	cmp	w1, w0
  455a24:	b.cc	4558ac <ferror@plt+0x53b2c>  // b.lo, b.ul, b.last
  455a28:	ldr	w0, [sp, #284]
  455a2c:	add	w0, w0, #0x1
  455a30:	str	w0, [sp, #284]
  455a34:	ldr	w0, [sp, #284]
  455a38:	cmp	w0, #0x1
  455a3c:	b.ls	455894 <ferror@plt+0x53b14>  // b.plast
  455a40:	ldr	x1, [sp, #136]
  455a44:	ldr	x0, [sp, #120]
  455a48:	cmp	x1, x0
  455a4c:	b.ne	455a88 <ferror@plt+0x53d08>  // b.any
  455a50:	ldr	w0, [sp, #100]
  455a54:	cmp	w0, #0x0
  455a58:	b.eq	455a70 <ferror@plt+0x53cf0>  // b.none
  455a5c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455a60:	add	x0, x0, #0xd38
  455a64:	bl	401d40 <gettext@plt>
  455a68:	bl	46efd4 <warn@@Base>
  455a6c:	b	455a80 <ferror@plt+0x53d00>
  455a70:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455a74:	add	x0, x0, #0xd58
  455a78:	bl	401d40 <gettext@plt>
  455a7c:	bl	46efd4 <warn@@Base>
  455a80:	ldr	x0, [sp, #136]
  455a84:	b	455ab0 <ferror@plt+0x53d30>
  455a88:	mov	w0, #0xa                   	// #10
  455a8c:	bl	401d20 <putchar@plt>
  455a90:	ldr	x0, [sp, #288]
  455a94:	add	x0, x0, #0x1
  455a98:	str	x0, [sp, #288]
  455a9c:	ldr	x1, [sp, #288]
  455aa0:	ldr	x0, [sp, #248]
  455aa4:	cmp	x1, x0
  455aa8:	b.cc	455868 <ferror@plt+0x53ae8>  // b.lo, b.ul, b.last
  455aac:	ldr	x0, [sp, #136]
  455ab0:	ldr	x19, [sp, #80]
  455ab4:	ldp	x29, x30, [sp, #64]
  455ab8:	add	sp, sp, #0x140
  455abc:	ret
  455ac0:	stp	x29, x30, [sp, #-400]!
  455ac4:	mov	x29, sp
  455ac8:	stp	x19, x20, [sp, #16]
  455acc:	stp	x21, x22, [sp, #32]
  455ad0:	str	x23, [sp, #48]
  455ad4:	str	x0, [sp, #88]
  455ad8:	str	x1, [sp, #80]
  455adc:	str	x2, [sp, #72]
  455ae0:	str	x3, [sp, #64]
  455ae4:	ldr	x0, [sp, #88]
  455ae8:	ldr	x0, [x0, #32]
  455aec:	str	x0, [sp, #360]
  455af0:	str	wzr, [sp, #356]
  455af4:	mov	w1, #0x1                   	// #1
  455af8:	ldr	x0, [sp, #88]
  455afc:	bl	4525b8 <ferror@plt+0x50838>
  455b00:	b	45723c <ferror@plt+0x554bc>
  455b04:	ldr	x0, [sp, #88]
  455b08:	ldr	x3, [x0, #16]
  455b0c:	mov	x2, #0xc                   	// #12
  455b10:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455b14:	add	x1, x0, #0xd78
  455b18:	mov	x0, x3
  455b1c:	bl	401a90 <strncmp@plt>
  455b20:	cmp	w0, #0x0
  455b24:	b.ne	455ba8 <ferror@plt+0x53e28>  // b.any
  455b28:	ldr	x0, [sp, #88]
  455b2c:	ldr	x2, [x0, #16]
  455b30:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455b34:	add	x1, x0, #0xd88
  455b38:	mov	x0, x2
  455b3c:	bl	401bf0 <strcmp@plt>
  455b40:	cmp	w0, #0x0
  455b44:	b.eq	455ba8 <ferror@plt+0x53e28>  // b.none
  455b48:	ldr	x0, [sp, #72]
  455b4c:	str	x0, [sp, #208]
  455b50:	str	xzr, [sp, #392]
  455b54:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  455b58:	add	x1, x0, #0x3f0
  455b5c:	add	x0, sp, #0x60
  455b60:	ldp	x2, x3, [x1]
  455b64:	stp	x2, x3, [x0]
  455b68:	ldp	x2, x3, [x1, #16]
  455b6c:	stp	x2, x3, [x0, #16]
  455b70:	ldr	x1, [x1, #32]
  455b74:	str	x1, [x0, #32]
  455b78:	ldrb	w0, [sp, #128]
  455b7c:	cmp	w0, #0x0
  455b80:	b.ne	455b9c <ferror@plt+0x53e1c>  // b.any
  455b84:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455b88:	add	x0, x0, #0xd98
  455b8c:	bl	401d40 <gettext@plt>
  455b90:	bl	46efd4 <warn@@Base>
  455b94:	mov	w0, #0x0                   	// #0
  455b98:	b	457258 <ferror@plt+0x554d8>
  455b9c:	ldrb	w0, [sp, #122]
  455ba0:	bl	449ca0 <ferror@plt+0x47f20>
  455ba4:	b	45622c <ferror@plt+0x544ac>
  455ba8:	add	x1, sp, #0xd0
  455bac:	add	x0, sp, #0x60
  455bb0:	mov	x4, x1
  455bb4:	mov	x3, x0
  455bb8:	ldr	x2, [sp, #72]
  455bbc:	ldr	x1, [sp, #80]
  455bc0:	ldr	x0, [sp, #88]
  455bc4:	bl	4546a4 <ferror@plt+0x52924>
  455bc8:	str	x0, [sp, #344]
  455bcc:	ldr	x0, [sp, #344]
  455bd0:	cmp	x0, #0x0
  455bd4:	b.ne	455be0 <ferror@plt+0x53e60>  // b.any
  455bd8:	mov	w0, #0x0                   	// #0
  455bdc:	b	457258 <ferror@plt+0x554d8>
  455be0:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455be4:	add	x0, x0, #0xdf0
  455be8:	bl	401d40 <gettext@plt>
  455bec:	mov	x2, x0
  455bf0:	ldr	x1, [sp, #80]
  455bf4:	ldr	x0, [sp, #360]
  455bf8:	sub	x0, x1, x0
  455bfc:	mov	x1, x0
  455c00:	mov	x0, x2
  455c04:	bl	401cf0 <printf@plt>
  455c08:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455c0c:	add	x0, x0, #0xe18
  455c10:	bl	401d40 <gettext@plt>
  455c14:	ldr	x1, [sp, #96]
  455c18:	bl	401cf0 <printf@plt>
  455c1c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455c20:	add	x0, x0, #0xe40
  455c24:	bl	401d40 <gettext@plt>
  455c28:	ldrh	w1, [sp, #104]
  455c2c:	bl	401cf0 <printf@plt>
  455c30:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455c34:	add	x0, x0, #0xe68
  455c38:	bl	401d40 <gettext@plt>
  455c3c:	ldr	x1, [sp, #112]
  455c40:	bl	401cf0 <printf@plt>
  455c44:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455c48:	add	x0, x0, #0xe90
  455c4c:	bl	401d40 <gettext@plt>
  455c50:	ldrb	w1, [sp, #120]
  455c54:	bl	401cf0 <printf@plt>
  455c58:	ldrh	w0, [sp, #104]
  455c5c:	cmp	w0, #0x3
  455c60:	b.ls	455c78 <ferror@plt+0x53ef8>  // b.plast
  455c64:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455c68:	add	x0, x0, #0xeb8
  455c6c:	bl	401d40 <gettext@plt>
  455c70:	ldrb	w1, [sp, #121]
  455c74:	bl	401cf0 <printf@plt>
  455c78:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455c7c:	add	x0, x0, #0xee0
  455c80:	bl	401d40 <gettext@plt>
  455c84:	ldrb	w1, [sp, #122]
  455c88:	bl	401cf0 <printf@plt>
  455c8c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455c90:	add	x0, x0, #0xf08
  455c94:	bl	401d40 <gettext@plt>
  455c98:	mov	x2, x0
  455c9c:	ldr	w0, [sp, #124]
  455ca0:	mov	w1, w0
  455ca4:	mov	x0, x2
  455ca8:	bl	401cf0 <printf@plt>
  455cac:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455cb0:	add	x0, x0, #0xf30
  455cb4:	bl	401d40 <gettext@plt>
  455cb8:	ldrb	w1, [sp, #128]
  455cbc:	bl	401cf0 <printf@plt>
  455cc0:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455cc4:	add	x0, x0, #0xf58
  455cc8:	bl	401d40 <gettext@plt>
  455ccc:	ldrb	w1, [sp, #129]
  455cd0:	bl	401cf0 <printf@plt>
  455cd4:	ldrb	w0, [sp, #128]
  455cd8:	cmp	w0, #0x0
  455cdc:	b.ne	455cf8 <ferror@plt+0x53f78>  // b.any
  455ce0:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455ce4:	add	x0, x0, #0xf80
  455ce8:	bl	401d40 <gettext@plt>
  455cec:	bl	46efd4 <warn@@Base>
  455cf0:	mov	w0, #0x1                   	// #1
  455cf4:	strb	w0, [sp, #128]
  455cf8:	ldrb	w0, [sp, #122]
  455cfc:	bl	449ca0 <ferror@plt+0x47f20>
  455d00:	ldr	x0, [sp, #344]
  455d04:	str	x0, [sp, #392]
  455d08:	ldrb	w0, [sp, #129]
  455d0c:	and	x0, x0, #0xff
  455d10:	ldr	x1, [sp, #392]
  455d14:	add	x0, x1, x0
  455d18:	ldr	x1, [sp, #72]
  455d1c:	cmp	x1, x0
  455d20:	b.hi	455d3c <ferror@plt+0x53fbc>  // b.pmore
  455d24:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455d28:	add	x0, x0, #0xfb0
  455d2c:	bl	401d40 <gettext@plt>
  455d30:	bl	46efd4 <warn@@Base>
  455d34:	mov	w0, #0x0                   	// #0
  455d38:	b	457258 <ferror@plt+0x554d8>
  455d3c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455d40:	add	x0, x0, #0xfe0
  455d44:	bl	401d40 <gettext@plt>
  455d48:	bl	401cf0 <printf@plt>
  455d4c:	mov	w0, #0x1                   	// #1
  455d50:	str	w0, [sp, #388]
  455d54:	b	455dbc <ferror@plt+0x5403c>
  455d58:	ldrsw	x0, [sp, #388]
  455d5c:	sub	x0, x0, #0x1
  455d60:	ldr	x1, [sp, #392]
  455d64:	add	x0, x1, x0
  455d68:	ldrb	w0, [x0]
  455d6c:	and	x0, x0, #0xff
  455d70:	mov	x2, x0
  455d74:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455d78:	add	x1, x0, #0xff0
  455d7c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  455d80:	add	x0, x0, #0x10
  455d84:	bl	401920 <ngettext@plt>
  455d88:	mov	x3, x0
  455d8c:	ldrsw	x0, [sp, #388]
  455d90:	sub	x0, x0, #0x1
  455d94:	ldr	x1, [sp, #392]
  455d98:	add	x0, x1, x0
  455d9c:	ldrb	w0, [x0]
  455da0:	mov	w2, w0
  455da4:	ldr	w1, [sp, #388]
  455da8:	mov	x0, x3
  455dac:	bl	401cf0 <printf@plt>
  455db0:	ldr	w0, [sp, #388]
  455db4:	add	w0, w0, #0x1
  455db8:	str	w0, [sp, #388]
  455dbc:	ldrb	w0, [sp, #129]
  455dc0:	mov	w1, w0
  455dc4:	ldr	w0, [sp, #388]
  455dc8:	cmp	w0, w1
  455dcc:	b.lt	455d58 <ferror@plt+0x53fd8>  // b.tstop
  455dd0:	ldrb	w0, [sp, #129]
  455dd4:	and	x0, x0, #0xff
  455dd8:	sub	x0, x0, #0x1
  455ddc:	ldr	x1, [sp, #392]
  455de0:	add	x0, x1, x0
  455de4:	str	x0, [sp, #80]
  455de8:	ldrh	w0, [sp, #104]
  455dec:	cmp	w0, #0x4
  455df0:	b.ls	455e4c <ferror@plt+0x540cc>  // b.plast
  455df4:	ldr	x1, [sp, #64]
  455df8:	mov	w0, #0xb                   	// #11
  455dfc:	bl	452454 <ferror@plt+0x506d4>
  455e00:	add	x0, sp, #0x60
  455e04:	mov	w5, #0x1                   	// #1
  455e08:	ldr	x4, [sp, #88]
  455e0c:	mov	x3, x0
  455e10:	ldr	x2, [sp, #72]
  455e14:	ldr	x1, [sp, #360]
  455e18:	ldr	x0, [sp, #80]
  455e1c:	bl	45531c <ferror@plt+0x5359c>
  455e20:	str	x0, [sp, #80]
  455e24:	add	x0, sp, #0x60
  455e28:	mov	w5, #0x0                   	// #0
  455e2c:	ldr	x4, [sp, #88]
  455e30:	mov	x3, x0
  455e34:	ldr	x2, [sp, #72]
  455e38:	ldr	x1, [sp, #360]
  455e3c:	ldr	x0, [sp, #80]
  455e40:	bl	45531c <ferror@plt+0x5359c>
  455e44:	str	x0, [sp, #80]
  455e48:	b	4561fc <ferror@plt+0x5447c>
  455e4c:	ldr	x0, [sp, #80]
  455e50:	ldrb	w0, [x0]
  455e54:	cmp	w0, #0x0
  455e58:	b.ne	455e70 <ferror@plt+0x540f0>  // b.any
  455e5c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455e60:	add	x0, x0, #0xc38
  455e64:	bl	401d40 <gettext@plt>
  455e68:	bl	401cf0 <printf@plt>
  455e6c:	b	455f2c <ferror@plt+0x541ac>
  455e70:	str	wzr, [sp, #384]
  455e74:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455e78:	add	x0, x0, #0xc88
  455e7c:	bl	401d40 <gettext@plt>
  455e80:	mov	x2, x0
  455e84:	ldr	x1, [sp, #80]
  455e88:	ldr	x0, [sp, #360]
  455e8c:	sub	x0, x1, x0
  455e90:	mov	x1, x0
  455e94:	mov	x0, x2
  455e98:	bl	401cf0 <printf@plt>
  455e9c:	b	455ef8 <ferror@plt+0x54178>
  455ea0:	ldr	w0, [sp, #384]
  455ea4:	add	w0, w0, #0x1
  455ea8:	str	w0, [sp, #384]
  455eac:	ldr	x1, [sp, #72]
  455eb0:	ldr	x0, [sp, #80]
  455eb4:	sub	x0, x1, x0
  455eb8:	ldr	x3, [sp, #80]
  455ebc:	mov	w2, w0
  455ec0:	ldr	w1, [sp, #384]
  455ec4:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  455ec8:	add	x0, x0, #0x28
  455ecc:	bl	401cf0 <printf@plt>
  455ed0:	ldr	x1, [sp, #72]
  455ed4:	ldr	x0, [sp, #80]
  455ed8:	sub	x0, x1, x0
  455edc:	mov	x1, x0
  455ee0:	ldr	x0, [sp, #80]
  455ee4:	bl	401980 <strnlen@plt>
  455ee8:	add	x0, x0, #0x1
  455eec:	ldr	x1, [sp, #80]
  455ef0:	add	x0, x1, x0
  455ef4:	str	x0, [sp, #80]
  455ef8:	ldr	x1, [sp, #80]
  455efc:	ldr	x0, [sp, #72]
  455f00:	cmp	x1, x0
  455f04:	b.cs	455f18 <ferror@plt+0x54198>  // b.hs, b.nlast
  455f08:	ldr	x0, [sp, #80]
  455f0c:	ldrb	w0, [x0]
  455f10:	cmp	w0, #0x0
  455f14:	b.ne	455ea0 <ferror@plt+0x54120>  // b.any
  455f18:	ldr	x0, [sp, #72]
  455f1c:	sub	x0, x0, #0x1
  455f20:	ldr	x1, [sp, #80]
  455f24:	cmp	x1, x0
  455f28:	b.cs	457250 <ferror@plt+0x554d0>  // b.hs, b.nlast
  455f2c:	ldr	x0, [sp, #80]
  455f30:	add	x0, x0, #0x1
  455f34:	str	x0, [sp, #80]
  455f38:	ldr	x0, [sp, #80]
  455f3c:	ldrb	w0, [x0]
  455f40:	cmp	w0, #0x0
  455f44:	b.ne	455f5c <ferror@plt+0x541dc>  // b.any
  455f48:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455f4c:	add	x0, x0, #0xc60
  455f50:	bl	401d40 <gettext@plt>
  455f54:	bl	401cf0 <printf@plt>
  455f58:	b	4561f0 <ferror@plt+0x54470>
  455f5c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  455f60:	add	x0, x0, #0xcb0
  455f64:	bl	401d40 <gettext@plt>
  455f68:	mov	x2, x0
  455f6c:	ldr	x1, [sp, #80]
  455f70:	ldr	x0, [sp, #360]
  455f74:	sub	x0, x1, x0
  455f78:	mov	x1, x0
  455f7c:	mov	x0, x2
  455f80:	bl	401cf0 <printf@plt>
  455f84:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  455f88:	add	x0, x0, #0xd50
  455f8c:	bl	401d40 <gettext@plt>
  455f90:	bl	401cf0 <printf@plt>
  455f94:	b	4561d0 <ferror@plt+0x54450>
  455f98:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  455f9c:	add	x0, x0, #0xdf0
  455fa0:	ldr	w0, [x0, #36]
  455fa4:	add	w1, w0, #0x1
  455fa8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  455fac:	add	x0, x0, #0xdf0
  455fb0:	str	w1, [x0, #36]
  455fb4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  455fb8:	add	x0, x0, #0xdf0
  455fbc:	ldr	w0, [x0, #36]
  455fc0:	mov	w1, w0
  455fc4:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  455fc8:	add	x0, x0, #0x38
  455fcc:	bl	401cf0 <printf@plt>
  455fd0:	ldr	x0, [sp, #80]
  455fd4:	str	x0, [sp, #336]
  455fd8:	ldr	x1, [sp, #72]
  455fdc:	ldr	x0, [sp, #80]
  455fe0:	sub	x0, x1, x0
  455fe4:	mov	x1, x0
  455fe8:	ldr	x0, [sp, #80]
  455fec:	bl	401980 <strnlen@plt>
  455ff0:	add	x0, x0, #0x1
  455ff4:	ldr	x1, [sp, #80]
  455ff8:	add	x0, x1, x0
  455ffc:	str	x0, [sp, #80]
  456000:	add	x1, sp, #0xc8
  456004:	add	x0, sp, #0xcc
  456008:	mov	x4, x1
  45600c:	mov	x3, x0
  456010:	mov	w2, #0x0                   	// #0
  456014:	ldr	x1, [sp, #72]
  456018:	ldr	x0, [sp, #80]
  45601c:	bl	449b20 <ferror@plt+0x47da0>
  456020:	str	x0, [sp, #328]
  456024:	ldr	w0, [sp, #204]
  456028:	mov	w0, w0
  45602c:	ldr	x1, [sp, #80]
  456030:	add	x0, x1, x0
  456034:	str	x0, [sp, #80]
  456038:	ldr	x0, [sp, #328]
  45603c:	str	x0, [sp, #320]
  456040:	ldr	x1, [sp, #320]
  456044:	ldr	x0, [sp, #328]
  456048:	cmp	x1, x0
  45604c:	b.eq	45605c <ferror@plt+0x542dc>  // b.none
  456050:	ldr	w0, [sp, #200]
  456054:	orr	w0, w0, #0x2
  456058:	str	w0, [sp, #200]
  45605c:	ldr	w0, [sp, #200]
  456060:	bl	449630 <ferror@plt+0x478b0>
  456064:	ldr	x1, [sp, #320]
  456068:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45606c:	add	x0, x0, #0xd78
  456070:	bl	449984 <ferror@plt+0x47c04>
  456074:	mov	x1, x0
  456078:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45607c:	add	x0, x0, #0xd80
  456080:	bl	401cf0 <printf@plt>
  456084:	add	x1, sp, #0xc0
  456088:	add	x0, sp, #0xc4
  45608c:	mov	x4, x1
  456090:	mov	x3, x0
  456094:	mov	w2, #0x0                   	// #0
  456098:	ldr	x1, [sp, #72]
  45609c:	ldr	x0, [sp, #80]
  4560a0:	bl	449b20 <ferror@plt+0x47da0>
  4560a4:	str	x0, [sp, #312]
  4560a8:	ldr	w0, [sp, #196]
  4560ac:	mov	w0, w0
  4560b0:	ldr	x1, [sp, #80]
  4560b4:	add	x0, x1, x0
  4560b8:	str	x0, [sp, #80]
  4560bc:	ldr	x0, [sp, #312]
  4560c0:	str	x0, [sp, #320]
  4560c4:	ldr	x1, [sp, #320]
  4560c8:	ldr	x0, [sp, #312]
  4560cc:	cmp	x1, x0
  4560d0:	b.eq	4560e0 <ferror@plt+0x54360>  // b.none
  4560d4:	ldr	w0, [sp, #192]
  4560d8:	orr	w0, w0, #0x2
  4560dc:	str	w0, [sp, #192]
  4560e0:	ldr	w0, [sp, #192]
  4560e4:	bl	449630 <ferror@plt+0x478b0>
  4560e8:	ldr	x1, [sp, #320]
  4560ec:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4560f0:	add	x0, x0, #0xd78
  4560f4:	bl	449984 <ferror@plt+0x47c04>
  4560f8:	mov	x1, x0
  4560fc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456100:	add	x0, x0, #0xd80
  456104:	bl	401cf0 <printf@plt>
  456108:	add	x1, sp, #0xb8
  45610c:	add	x0, sp, #0xbc
  456110:	mov	x4, x1
  456114:	mov	x3, x0
  456118:	mov	w2, #0x0                   	// #0
  45611c:	ldr	x1, [sp, #72]
  456120:	ldr	x0, [sp, #80]
  456124:	bl	449b20 <ferror@plt+0x47da0>
  456128:	str	x0, [sp, #304]
  45612c:	ldr	w0, [sp, #188]
  456130:	mov	w0, w0
  456134:	ldr	x1, [sp, #80]
  456138:	add	x0, x1, x0
  45613c:	str	x0, [sp, #80]
  456140:	ldr	x0, [sp, #304]
  456144:	str	x0, [sp, #320]
  456148:	ldr	x1, [sp, #320]
  45614c:	ldr	x0, [sp, #304]
  456150:	cmp	x1, x0
  456154:	b.eq	456164 <ferror@plt+0x543e4>  // b.none
  456158:	ldr	w0, [sp, #184]
  45615c:	orr	w0, w0, #0x2
  456160:	str	w0, [sp, #184]
  456164:	ldr	w0, [sp, #184]
  456168:	bl	449630 <ferror@plt+0x478b0>
  45616c:	ldr	x1, [sp, #320]
  456170:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456174:	add	x0, x0, #0xd78
  456178:	bl	449984 <ferror@plt+0x47c04>
  45617c:	mov	x1, x0
  456180:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456184:	add	x0, x0, #0xd80
  456188:	bl	401cf0 <printf@plt>
  45618c:	ldr	x1, [sp, #72]
  456190:	ldr	x0, [sp, #336]
  456194:	sub	x0, x1, x0
  456198:	ldr	x2, [sp, #336]
  45619c:	mov	w1, w0
  4561a0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4561a4:	add	x0, x0, #0x40
  4561a8:	bl	401cf0 <printf@plt>
  4561ac:	ldr	x1, [sp, #80]
  4561b0:	ldr	x0, [sp, #72]
  4561b4:	cmp	x1, x0
  4561b8:	b.ne	4561d0 <ferror@plt+0x54450>  // b.any
  4561bc:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4561c0:	add	x0, x0, #0x48
  4561c4:	bl	401d40 <gettext@plt>
  4561c8:	bl	46efd4 <warn@@Base>
  4561cc:	b	4561f0 <ferror@plt+0x54470>
  4561d0:	ldr	x1, [sp, #80]
  4561d4:	ldr	x0, [sp, #72]
  4561d8:	cmp	x1, x0
  4561dc:	b.cs	4561f0 <ferror@plt+0x54470>  // b.hs, b.nlast
  4561e0:	ldr	x0, [sp, #80]
  4561e4:	ldrb	w0, [x0]
  4561e8:	cmp	w0, #0x0
  4561ec:	b.ne	455f98 <ferror@plt+0x54218>  // b.any
  4561f0:	ldr	x0, [sp, #80]
  4561f4:	add	x0, x0, #0x1
  4561f8:	str	x0, [sp, #80]
  4561fc:	mov	w0, #0xa                   	// #10
  456200:	bl	401d20 <putchar@plt>
  456204:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  456208:	add	x0, x0, #0x3f0
  45620c:	mov	x1, x0
  456210:	add	x0, sp, #0x60
  456214:	ldp	x2, x3, [x0]
  456218:	stp	x2, x3, [x1]
  45621c:	ldp	x2, x3, [x0, #16]
  456220:	stp	x2, x3, [x1, #16]
  456224:	ldr	x0, [x0, #32]
  456228:	str	x0, [x1, #32]
  45622c:	ldr	x0, [sp, #208]
  456230:	ldr	x1, [sp, #80]
  456234:	cmp	x1, x0
  456238:	b.cc	456250 <ferror@plt+0x544d0>  // b.lo, b.ul, b.last
  45623c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456240:	add	x0, x0, #0x68
  456244:	bl	401d40 <gettext@plt>
  456248:	bl	401cf0 <printf@plt>
  45624c:	b	45723c <ferror@plt+0x554bc>
  456250:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456254:	add	x0, x0, #0x88
  456258:	bl	401d40 <gettext@plt>
  45625c:	bl	401cf0 <printf@plt>
  456260:	b	457224 <ferror@plt+0x554a4>
  456264:	ldr	x1, [sp, #80]
  456268:	ldr	x0, [sp, #360]
  45626c:	sub	x0, x1, x0
  456270:	mov	x1, x0
  456274:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456278:	add	x0, x0, #0xa8
  45627c:	bl	401cf0 <printf@plt>
  456280:	ldr	x0, [sp, #80]
  456284:	add	x1, x0, #0x1
  456288:	str	x1, [sp, #80]
  45628c:	ldrb	w0, [x0]
  456290:	strb	w0, [sp, #303]
  456294:	ldrb	w0, [sp, #129]
  456298:	ldrb	w1, [sp, #303]
  45629c:	cmp	w1, w0
  4562a0:	b.cc	456604 <ferror@plt+0x54884>  // b.lo, b.ul, b.last
  4562a4:	ldrb	w0, [sp, #129]
  4562a8:	ldrb	w1, [sp, #303]
  4562ac:	sub	w0, w1, w0
  4562b0:	strb	w0, [sp, #303]
  4562b4:	ldrb	w0, [sp, #128]
  4562b8:	ldrb	w1, [sp, #303]
  4562bc:	udiv	w0, w1, w0
  4562c0:	and	w0, w0, #0xff
  4562c4:	and	x0, x0, #0xff
  4562c8:	str	x0, [sp, #376]
  4562cc:	ldrb	w0, [sp, #121]
  4562d0:	cmp	w0, #0x1
  4562d4:	b.ne	4563b8 <ferror@plt+0x54638>  // b.any
  4562d8:	ldrb	w0, [sp, #120]
  4562dc:	and	x0, x0, #0xff
  4562e0:	ldr	x1, [sp, #376]
  4562e4:	mul	x0, x1, x0
  4562e8:	str	x0, [sp, #376]
  4562ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4562f0:	add	x0, x0, #0xdf0
  4562f4:	ldr	x1, [x0]
  4562f8:	ldr	x0, [sp, #376]
  4562fc:	add	x1, x1, x0
  456300:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456304:	add	x0, x0, #0xdf0
  456308:	str	x1, [x0]
  45630c:	ldr	x0, [sp, #376]
  456310:	cmp	x0, #0x0
  456314:	b.eq	456324 <ferror@plt+0x545a4>  // b.none
  456318:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45631c:	add	x0, x0, #0xdf0
  456320:	str	wzr, [x0, #8]
  456324:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456328:	add	x0, x0, #0xb8
  45632c:	bl	401d40 <gettext@plt>
  456330:	mov	x20, x0
  456334:	ldrb	w19, [sp, #303]
  456338:	ldr	x1, [sp, #376]
  45633c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456340:	add	x0, x0, #0xd78
  456344:	bl	449984 <ferror@plt+0x47c04>
  456348:	mov	x21, x0
  45634c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456350:	add	x0, x0, #0xdf0
  456354:	ldr	x0, [x0]
  456358:	mov	x1, x0
  45635c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456360:	add	x0, x0, #0xd28
  456364:	bl	449984 <ferror@plt+0x47c04>
  456368:	mov	x22, x0
  45636c:	ldr	w0, [sp, #356]
  456370:	cmp	w0, #0x0
  456374:	b.eq	456394 <ferror@plt+0x54614>  // b.none
  456378:	ldr	x0, [sp, #376]
  45637c:	cmp	x0, #0x0
  456380:	b.eq	456394 <ferror@plt+0x54614>  // b.none
  456384:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456388:	add	x0, x0, #0xf0
  45638c:	bl	401d40 <gettext@plt>
  456390:	b	45639c <ferror@plt+0x5461c>
  456394:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456398:	add	x0, x0, #0xbc0
  45639c:	mov	x4, x0
  4563a0:	mov	x3, x22
  4563a4:	mov	x2, x21
  4563a8:	mov	w1, w19
  4563ac:	mov	x0, x20
  4563b0:	bl	401cf0 <printf@plt>
  4563b4:	b	456504 <ferror@plt+0x54784>
  4563b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4563bc:	add	x0, x0, #0xdf0
  4563c0:	ldrb	w0, [x0, #32]
  4563c4:	and	x1, x0, #0xff
  4563c8:	ldr	x0, [sp, #376]
  4563cc:	add	x1, x1, x0
  4563d0:	ldrb	w0, [sp, #121]
  4563d4:	and	x0, x0, #0xff
  4563d8:	udiv	x0, x1, x0
  4563dc:	mov	w1, w0
  4563e0:	ldrb	w0, [sp, #120]
  4563e4:	mul	w0, w1, w0
  4563e8:	str	w0, [sp, #220]
  4563ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4563f0:	add	x0, x0, #0xdf0
  4563f4:	ldr	x1, [x0]
  4563f8:	ldr	w0, [sp, #220]
  4563fc:	add	x1, x1, x0
  456400:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456404:	add	x0, x0, #0xdf0
  456408:	str	x1, [x0]
  45640c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456410:	add	x0, x0, #0xdf0
  456414:	ldrb	w0, [x0, #32]
  456418:	and	x1, x0, #0xff
  45641c:	ldr	x0, [sp, #376]
  456420:	add	x0, x1, x0
  456424:	ldrb	w1, [sp, #121]
  456428:	and	x1, x1, #0xff
  45642c:	udiv	x2, x0, x1
  456430:	mul	x1, x2, x1
  456434:	sub	x0, x0, x1
  456438:	and	w1, w0, #0xff
  45643c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456440:	add	x0, x0, #0xdf0
  456444:	strb	w1, [x0, #32]
  456448:	ldr	w0, [sp, #220]
  45644c:	cmp	w0, #0x0
  456450:	b.eq	456460 <ferror@plt+0x546e0>  // b.none
  456454:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456458:	add	x0, x0, #0xdf0
  45645c:	str	wzr, [x0, #8]
  456460:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456464:	add	x0, x0, #0x100
  456468:	bl	401d40 <gettext@plt>
  45646c:	mov	x20, x0
  456470:	ldrb	w19, [sp, #303]
  456474:	ldr	x1, [sp, #376]
  456478:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45647c:	add	x0, x0, #0xd78
  456480:	bl	449984 <ferror@plt+0x47c04>
  456484:	mov	x21, x0
  456488:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45648c:	add	x0, x0, #0xdf0
  456490:	ldr	x0, [x0]
  456494:	mov	x1, x0
  456498:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45649c:	add	x0, x0, #0xd28
  4564a0:	bl	449984 <ferror@plt+0x47c04>
  4564a4:	mov	x22, x0
  4564a8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4564ac:	add	x0, x0, #0xdf0
  4564b0:	ldrb	w0, [x0, #32]
  4564b4:	mov	w23, w0
  4564b8:	ldr	w0, [sp, #356]
  4564bc:	cmp	w0, #0x0
  4564c0:	b.eq	4564e0 <ferror@plt+0x54760>  // b.none
  4564c4:	ldr	w0, [sp, #220]
  4564c8:	cmp	w0, #0x0
  4564cc:	b.eq	4564e0 <ferror@plt+0x54760>  // b.none
  4564d0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4564d4:	add	x0, x0, #0xf0
  4564d8:	bl	401d40 <gettext@plt>
  4564dc:	b	4564e8 <ferror@plt+0x54768>
  4564e0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4564e4:	add	x0, x0, #0xbc0
  4564e8:	mov	x5, x0
  4564ec:	mov	w4, w23
  4564f0:	mov	x3, x22
  4564f4:	mov	x2, x21
  4564f8:	mov	w1, w19
  4564fc:	mov	x0, x20
  456500:	bl	401cf0 <printf@plt>
  456504:	ldrb	w1, [sp, #128]
  456508:	ldrb	w0, [sp, #303]
  45650c:	udiv	w2, w0, w1
  456510:	mul	w1, w2, w1
  456514:	sub	w0, w0, w1
  456518:	and	w0, w0, #0xff
  45651c:	mov	w1, w0
  456520:	ldr	w0, [sp, #124]
  456524:	add	w0, w1, w0
  456528:	sxtw	x0, w0
  45652c:	str	x0, [sp, #272]
  456530:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456534:	add	x0, x0, #0xdf0
  456538:	ldr	w0, [x0, #16]
  45653c:	ldr	x1, [sp, #272]
  456540:	add	w1, w0, w1
  456544:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456548:	add	x0, x0, #0xdf0
  45654c:	str	w1, [x0, #16]
  456550:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456554:	add	x0, x0, #0x140
  456558:	bl	401d40 <gettext@plt>
  45655c:	mov	x19, x0
  456560:	ldr	x0, [sp, #272]
  456564:	mov	x1, x0
  456568:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  45656c:	add	x0, x0, #0x480
  456570:	bl	449984 <ferror@plt+0x47c04>
  456574:	mov	x1, x0
  456578:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45657c:	add	x0, x0, #0xdf0
  456580:	ldr	w0, [x0, #16]
  456584:	mov	w2, w0
  456588:	mov	x0, x19
  45658c:	bl	401cf0 <printf@plt>
  456590:	ldr	w0, [sp, #356]
  456594:	cmp	w0, #0x0
  456598:	b.ne	4565b0 <ferror@plt+0x54830>  // b.any
  45659c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4565a0:	add	x0, x0, #0xdf0
  4565a4:	ldr	w0, [x0, #8]
  4565a8:	cmp	w0, #0x0
  4565ac:	b.eq	4565dc <ferror@plt+0x5485c>  // b.none
  4565b0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4565b4:	add	x0, x0, #0x158
  4565b8:	bl	401d40 <gettext@plt>
  4565bc:	mov	x2, x0
  4565c0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4565c4:	add	x0, x0, #0xdf0
  4565c8:	ldr	w0, [x0, #8]
  4565cc:	mov	w1, w0
  4565d0:	mov	x0, x2
  4565d4:	bl	401cf0 <printf@plt>
  4565d8:	b	4565e4 <ferror@plt+0x54864>
  4565dc:	mov	w0, #0xa                   	// #10
  4565e0:	bl	401d20 <putchar@plt>
  4565e4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4565e8:	add	x0, x0, #0xdf0
  4565ec:	ldr	w0, [x0, #8]
  4565f0:	add	w1, w0, #0x1
  4565f4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4565f8:	add	x0, x0, #0xdf0
  4565fc:	str	w1, [x0, #8]
  456600:	b	457224 <ferror@plt+0x554a4>
  456604:	ldrb	w0, [sp, #303]
  456608:	cmp	w0, #0xc
  45660c:	b.eq	45707c <ferror@plt+0x552fc>  // b.none
  456610:	cmp	w0, #0xc
  456614:	b.gt	457110 <ferror@plt+0x55390>
  456618:	cmp	w0, #0xb
  45661c:	b.eq	457068 <ferror@plt+0x552e8>  // b.none
  456620:	cmp	w0, #0xb
  456624:	b.gt	457110 <ferror@plt+0x55390>
  456628:	cmp	w0, #0xa
  45662c:	b.eq	457054 <ferror@plt+0x552d4>  // b.none
  456630:	cmp	w0, #0xa
  456634:	b.gt	457110 <ferror@plt+0x55390>
  456638:	cmp	w0, #0x9
  45663c:	b.eq	456f04 <ferror@plt+0x55184>  // b.none
  456640:	cmp	w0, #0x9
  456644:	b.gt	457110 <ferror@plt+0x55390>
  456648:	cmp	w0, #0x8
  45664c:	b.eq	456cb8 <ferror@plt+0x54f38>  // b.none
  456650:	cmp	w0, #0x8
  456654:	b.gt	457110 <ferror@plt+0x55390>
  456658:	cmp	w0, #0x7
  45665c:	b.eq	456c94 <ferror@plt+0x54f14>  // b.none
  456660:	cmp	w0, #0x7
  456664:	b.gt	457110 <ferror@plt+0x55390>
  456668:	cmp	w0, #0x6
  45666c:	b.eq	456c20 <ferror@plt+0x54ea0>  // b.none
  456670:	cmp	w0, #0x6
  456674:	b.gt	457110 <ferror@plt+0x55390>
  456678:	cmp	w0, #0x5
  45667c:	b.eq	456b78 <ferror@plt+0x54df8>  // b.none
  456680:	cmp	w0, #0x5
  456684:	b.gt	457110 <ferror@plt+0x55390>
  456688:	cmp	w0, #0x4
  45668c:	b.eq	456ad0 <ferror@plt+0x54d50>  // b.none
  456690:	cmp	w0, #0x4
  456694:	b.gt	457110 <ferror@plt+0x55390>
  456698:	cmp	w0, #0x3
  45669c:	b.eq	456a08 <ferror@plt+0x54c88>  // b.none
  4566a0:	cmp	w0, #0x3
  4566a4:	b.gt	457110 <ferror@plt+0x55390>
  4566a8:	cmp	w0, #0x2
  4566ac:	b.eq	456778 <ferror@plt+0x549f8>  // b.none
  4566b0:	cmp	w0, #0x2
  4566b4:	b.gt	457110 <ferror@plt+0x55390>
  4566b8:	cmp	w0, #0x0
  4566bc:	b.eq	4566cc <ferror@plt+0x5494c>  // b.none
  4566c0:	cmp	w0, #0x1
  4566c4:	b.eq	4566f4 <ferror@plt+0x54974>  // b.none
  4566c8:	b	457110 <ferror@plt+0x55390>
  4566cc:	ldrb	w0, [sp, #122]
  4566d0:	ldr	x2, [sp, #72]
  4566d4:	mov	w1, w0
  4566d8:	ldr	x0, [sp, #80]
  4566dc:	bl	449d38 <ferror@plt+0x47fb8>
  4566e0:	mov	x1, x0
  4566e4:	ldr	x0, [sp, #80]
  4566e8:	add	x0, x0, x1
  4566ec:	str	x0, [sp, #80]
  4566f0:	b	457224 <ferror@plt+0x554a4>
  4566f4:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4566f8:	add	x0, x0, #0x168
  4566fc:	bl	401d40 <gettext@plt>
  456700:	bl	401cf0 <printf@plt>
  456704:	ldr	w0, [sp, #356]
  456708:	cmp	w0, #0x0
  45670c:	b.ne	456724 <ferror@plt+0x549a4>  // b.any
  456710:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456714:	add	x0, x0, #0xdf0
  456718:	ldr	w0, [x0, #8]
  45671c:	cmp	w0, #0x0
  456720:	b.eq	456750 <ferror@plt+0x549d0>  // b.none
  456724:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456728:	add	x0, x0, #0x158
  45672c:	bl	401d40 <gettext@plt>
  456730:	mov	x2, x0
  456734:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456738:	add	x0, x0, #0xdf0
  45673c:	ldr	w0, [x0, #8]
  456740:	mov	w1, w0
  456744:	mov	x0, x2
  456748:	bl	401cf0 <printf@plt>
  45674c:	b	456758 <ferror@plt+0x549d8>
  456750:	mov	w0, #0xa                   	// #10
  456754:	bl	401d20 <putchar@plt>
  456758:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45675c:	add	x0, x0, #0xdf0
  456760:	ldr	w0, [x0, #8]
  456764:	add	w1, w0, #0x1
  456768:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45676c:	add	x0, x0, #0xdf0
  456770:	str	w1, [x0, #8]
  456774:	b	457224 <ferror@plt+0x554a4>
  456778:	add	x1, sp, #0xb0
  45677c:	add	x0, sp, #0xb4
  456780:	mov	x4, x1
  456784:	mov	x3, x0
  456788:	mov	w2, #0x0                   	// #0
  45678c:	ldr	x1, [sp, #72]
  456790:	ldr	x0, [sp, #80]
  456794:	bl	449b20 <ferror@plt+0x47da0>
  456798:	str	x0, [sp, #240]
  45679c:	ldr	w0, [sp, #180]
  4567a0:	mov	w0, w0
  4567a4:	ldr	x1, [sp, #80]
  4567a8:	add	x0, x1, x0
  4567ac:	str	x0, [sp, #80]
  4567b0:	ldr	x0, [sp, #240]
  4567b4:	str	x0, [sp, #376]
  4567b8:	ldr	x1, [sp, #376]
  4567bc:	ldr	x0, [sp, #240]
  4567c0:	cmp	x1, x0
  4567c4:	b.eq	4567d4 <ferror@plt+0x54a54>  // b.none
  4567c8:	ldr	w0, [sp, #176]
  4567cc:	orr	w0, w0, #0x2
  4567d0:	str	w0, [sp, #176]
  4567d4:	ldr	w0, [sp, #176]
  4567d8:	bl	449630 <ferror@plt+0x478b0>
  4567dc:	ldrb	w0, [sp, #121]
  4567e0:	cmp	w0, #0x1
  4567e4:	b.ne	4568c0 <ferror@plt+0x54b40>  // b.any
  4567e8:	ldrb	w0, [sp, #120]
  4567ec:	and	x0, x0, #0xff
  4567f0:	ldr	x1, [sp, #376]
  4567f4:	mul	x0, x1, x0
  4567f8:	str	x0, [sp, #376]
  4567fc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456800:	add	x0, x0, #0xdf0
  456804:	ldr	x1, [x0]
  456808:	ldr	x0, [sp, #376]
  45680c:	add	x1, x1, x0
  456810:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456814:	add	x0, x0, #0xdf0
  456818:	str	x1, [x0]
  45681c:	ldr	x0, [sp, #376]
  456820:	cmp	x0, #0x0
  456824:	b.eq	456834 <ferror@plt+0x54ab4>  // b.none
  456828:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45682c:	add	x0, x0, #0xdf0
  456830:	str	wzr, [x0, #8]
  456834:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456838:	add	x0, x0, #0x170
  45683c:	bl	401d40 <gettext@plt>
  456840:	mov	x19, x0
  456844:	ldr	x1, [sp, #376]
  456848:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45684c:	add	x0, x0, #0xd78
  456850:	bl	449984 <ferror@plt+0x47c04>
  456854:	mov	x20, x0
  456858:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45685c:	add	x0, x0, #0xdf0
  456860:	ldr	x0, [x0]
  456864:	mov	x1, x0
  456868:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45686c:	add	x0, x0, #0xd28
  456870:	bl	449984 <ferror@plt+0x47c04>
  456874:	mov	x21, x0
  456878:	ldr	w0, [sp, #356]
  45687c:	cmp	w0, #0x0
  456880:	b.eq	4568a0 <ferror@plt+0x54b20>  // b.none
  456884:	ldr	x0, [sp, #376]
  456888:	cmp	x0, #0x0
  45688c:	b.eq	4568a0 <ferror@plt+0x54b20>  // b.none
  456890:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456894:	add	x0, x0, #0xf0
  456898:	bl	401d40 <gettext@plt>
  45689c:	b	4568a8 <ferror@plt+0x54b28>
  4568a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4568a4:	add	x0, x0, #0xbc0
  4568a8:	mov	x3, x0
  4568ac:	mov	x2, x21
  4568b0:	mov	x1, x20
  4568b4:	mov	x0, x19
  4568b8:	bl	401cf0 <printf@plt>
  4568bc:	b	457224 <ferror@plt+0x554a4>
  4568c0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4568c4:	add	x0, x0, #0xdf0
  4568c8:	ldrb	w0, [x0, #32]
  4568cc:	and	x1, x0, #0xff
  4568d0:	ldr	x0, [sp, #376]
  4568d4:	add	x1, x1, x0
  4568d8:	ldrb	w0, [sp, #121]
  4568dc:	and	x0, x0, #0xff
  4568e0:	udiv	x0, x1, x0
  4568e4:	mov	w1, w0
  4568e8:	ldrb	w0, [sp, #120]
  4568ec:	mul	w0, w1, w0
  4568f0:	str	w0, [sp, #236]
  4568f4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4568f8:	add	x0, x0, #0xdf0
  4568fc:	ldr	x1, [x0]
  456900:	ldr	w0, [sp, #236]
  456904:	add	x1, x1, x0
  456908:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45690c:	add	x0, x0, #0xdf0
  456910:	str	x1, [x0]
  456914:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456918:	add	x0, x0, #0xdf0
  45691c:	ldrb	w0, [x0, #32]
  456920:	and	x1, x0, #0xff
  456924:	ldr	x0, [sp, #376]
  456928:	add	x0, x1, x0
  45692c:	ldrb	w1, [sp, #121]
  456930:	and	x1, x1, #0xff
  456934:	udiv	x2, x0, x1
  456938:	mul	x1, x2, x1
  45693c:	sub	x0, x0, x1
  456940:	and	w1, w0, #0xff
  456944:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456948:	add	x0, x0, #0xdf0
  45694c:	strb	w1, [x0, #32]
  456950:	ldr	w0, [sp, #236]
  456954:	cmp	w0, #0x0
  456958:	b.eq	456968 <ferror@plt+0x54be8>  // b.none
  45695c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456960:	add	x0, x0, #0xdf0
  456964:	str	wzr, [x0, #8]
  456968:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45696c:	add	x0, x0, #0x190
  456970:	bl	401d40 <gettext@plt>
  456974:	mov	x19, x0
  456978:	ldr	x1, [sp, #376]
  45697c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456980:	add	x0, x0, #0xd78
  456984:	bl	449984 <ferror@plt+0x47c04>
  456988:	mov	x20, x0
  45698c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456990:	add	x0, x0, #0xdf0
  456994:	ldr	x0, [x0]
  456998:	mov	x1, x0
  45699c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4569a0:	add	x0, x0, #0xd28
  4569a4:	bl	449984 <ferror@plt+0x47c04>
  4569a8:	mov	x21, x0
  4569ac:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4569b0:	add	x0, x0, #0xdf0
  4569b4:	ldrb	w0, [x0, #32]
  4569b8:	mov	w22, w0
  4569bc:	ldr	w0, [sp, #356]
  4569c0:	cmp	w0, #0x0
  4569c4:	b.eq	4569e4 <ferror@plt+0x54c64>  // b.none
  4569c8:	ldr	w0, [sp, #236]
  4569cc:	cmp	w0, #0x0
  4569d0:	b.eq	4569e4 <ferror@plt+0x54c64>  // b.none
  4569d4:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4569d8:	add	x0, x0, #0xf0
  4569dc:	bl	401d40 <gettext@plt>
  4569e0:	b	4569ec <ferror@plt+0x54c6c>
  4569e4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4569e8:	add	x0, x0, #0xbc0
  4569ec:	mov	x4, x0
  4569f0:	mov	w3, w22
  4569f4:	mov	x2, x21
  4569f8:	mov	x1, x20
  4569fc:	mov	x0, x19
  456a00:	bl	401cf0 <printf@plt>
  456a04:	b	457224 <ferror@plt+0x554a4>
  456a08:	add	x1, sp, #0xa8
  456a0c:	add	x0, sp, #0xac
  456a10:	mov	x4, x1
  456a14:	mov	x3, x0
  456a18:	mov	w2, #0x1                   	// #1
  456a1c:	ldr	x1, [sp, #72]
  456a20:	ldr	x0, [sp, #80]
  456a24:	bl	449b20 <ferror@plt+0x47da0>
  456a28:	str	x0, [sp, #248]
  456a2c:	ldr	w0, [sp, #172]
  456a30:	mov	w0, w0
  456a34:	ldr	x1, [sp, #80]
  456a38:	add	x0, x1, x0
  456a3c:	str	x0, [sp, #80]
  456a40:	ldr	x0, [sp, #248]
  456a44:	str	x0, [sp, #272]
  456a48:	ldr	x1, [sp, #272]
  456a4c:	ldr	x0, [sp, #248]
  456a50:	cmp	x1, x0
  456a54:	b.eq	456a64 <ferror@plt+0x54ce4>  // b.none
  456a58:	ldr	w0, [sp, #168]
  456a5c:	orr	w0, w0, #0x2
  456a60:	str	w0, [sp, #168]
  456a64:	ldr	w0, [sp, #168]
  456a68:	bl	449630 <ferror@plt+0x478b0>
  456a6c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456a70:	add	x0, x0, #0xdf0
  456a74:	ldr	w0, [x0, #16]
  456a78:	ldr	x1, [sp, #272]
  456a7c:	add	w1, w0, w1
  456a80:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456a84:	add	x0, x0, #0xdf0
  456a88:	str	w1, [x0, #16]
  456a8c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456a90:	add	x0, x0, #0x1b8
  456a94:	bl	401d40 <gettext@plt>
  456a98:	mov	x19, x0
  456a9c:	ldr	x0, [sp, #272]
  456aa0:	mov	x1, x0
  456aa4:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  456aa8:	add	x0, x0, #0x480
  456aac:	bl	449984 <ferror@plt+0x47c04>
  456ab0:	mov	x1, x0
  456ab4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456ab8:	add	x0, x0, #0xdf0
  456abc:	ldr	w0, [x0, #16]
  456ac0:	mov	w2, w0
  456ac4:	mov	x0, x19
  456ac8:	bl	401cf0 <printf@plt>
  456acc:	b	457224 <ferror@plt+0x554a4>
  456ad0:	add	x1, sp, #0xa0
  456ad4:	add	x0, sp, #0xa4
  456ad8:	mov	x4, x1
  456adc:	mov	x3, x0
  456ae0:	mov	w2, #0x0                   	// #0
  456ae4:	ldr	x1, [sp, #72]
  456ae8:	ldr	x0, [sp, #80]
  456aec:	bl	449b20 <ferror@plt+0x47da0>
  456af0:	str	x0, [sp, #256]
  456af4:	ldr	w0, [sp, #164]
  456af8:	mov	w0, w0
  456afc:	ldr	x1, [sp, #80]
  456b00:	add	x0, x1, x0
  456b04:	str	x0, [sp, #80]
  456b08:	ldr	x0, [sp, #256]
  456b0c:	str	x0, [sp, #376]
  456b10:	ldr	x1, [sp, #376]
  456b14:	ldr	x0, [sp, #256]
  456b18:	cmp	x1, x0
  456b1c:	b.eq	456b2c <ferror@plt+0x54dac>  // b.none
  456b20:	ldr	w0, [sp, #160]
  456b24:	orr	w0, w0, #0x2
  456b28:	str	w0, [sp, #160]
  456b2c:	ldr	w0, [sp, #160]
  456b30:	bl	449630 <ferror@plt+0x478b0>
  456b34:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456b38:	add	x0, x0, #0x1d8
  456b3c:	bl	401d40 <gettext@plt>
  456b40:	mov	x19, x0
  456b44:	ldr	x1, [sp, #376]
  456b48:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456b4c:	add	x0, x0, #0xd78
  456b50:	bl	449984 <ferror@plt+0x47c04>
  456b54:	mov	x1, x0
  456b58:	mov	x0, x19
  456b5c:	bl	401cf0 <printf@plt>
  456b60:	ldr	x0, [sp, #376]
  456b64:	mov	w1, w0
  456b68:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456b6c:	add	x0, x0, #0xdf0
  456b70:	str	w1, [x0, #12]
  456b74:	b	457224 <ferror@plt+0x554a4>
  456b78:	add	x1, sp, #0x98
  456b7c:	add	x0, sp, #0x9c
  456b80:	mov	x4, x1
  456b84:	mov	x3, x0
  456b88:	mov	w2, #0x0                   	// #0
  456b8c:	ldr	x1, [sp, #72]
  456b90:	ldr	x0, [sp, #80]
  456b94:	bl	449b20 <ferror@plt+0x47da0>
  456b98:	str	x0, [sp, #264]
  456b9c:	ldr	w0, [sp, #156]
  456ba0:	mov	w0, w0
  456ba4:	ldr	x1, [sp, #80]
  456ba8:	add	x0, x1, x0
  456bac:	str	x0, [sp, #80]
  456bb0:	ldr	x0, [sp, #264]
  456bb4:	str	x0, [sp, #376]
  456bb8:	ldr	x1, [sp, #376]
  456bbc:	ldr	x0, [sp, #264]
  456bc0:	cmp	x1, x0
  456bc4:	b.eq	456bd4 <ferror@plt+0x54e54>  // b.none
  456bc8:	ldr	w0, [sp, #152]
  456bcc:	orr	w0, w0, #0x2
  456bd0:	str	w0, [sp, #152]
  456bd4:	ldr	w0, [sp, #152]
  456bd8:	bl	449630 <ferror@plt+0x478b0>
  456bdc:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456be0:	add	x0, x0, #0x210
  456be4:	bl	401d40 <gettext@plt>
  456be8:	mov	x19, x0
  456bec:	ldr	x1, [sp, #376]
  456bf0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456bf4:	add	x0, x0, #0xd78
  456bf8:	bl	449984 <ferror@plt+0x47c04>
  456bfc:	mov	x1, x0
  456c00:	mov	x0, x19
  456c04:	bl	401cf0 <printf@plt>
  456c08:	ldr	x0, [sp, #376]
  456c0c:	mov	w1, w0
  456c10:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456c14:	add	x0, x0, #0xdf0
  456c18:	str	w1, [x0, #20]
  456c1c:	b	457224 <ferror@plt+0x554a4>
  456c20:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456c24:	add	x0, x0, #0xdf0
  456c28:	ldr	w0, [x0, #24]
  456c2c:	sxtw	x0, w0
  456c30:	str	x0, [sp, #272]
  456c34:	ldr	x0, [sp, #272]
  456c38:	cmp	x0, #0x0
  456c3c:	cset	w0, eq  // eq = none
  456c40:	and	w0, w0, #0xff
  456c44:	and	x0, x0, #0xff
  456c48:	str	x0, [sp, #272]
  456c4c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456c50:	add	x0, x0, #0x228
  456c54:	bl	401d40 <gettext@plt>
  456c58:	mov	x19, x0
  456c5c:	ldr	x0, [sp, #272]
  456c60:	mov	x1, x0
  456c64:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  456c68:	add	x0, x0, #0x480
  456c6c:	bl	449984 <ferror@plt+0x47c04>
  456c70:	mov	x1, x0
  456c74:	mov	x0, x19
  456c78:	bl	401cf0 <printf@plt>
  456c7c:	ldr	x0, [sp, #272]
  456c80:	mov	w1, w0
  456c84:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456c88:	add	x0, x0, #0xdf0
  456c8c:	str	w1, [x0, #24]
  456c90:	b	457224 <ferror@plt+0x554a4>
  456c94:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456c98:	add	x0, x0, #0x240
  456c9c:	bl	401d40 <gettext@plt>
  456ca0:	bl	401cf0 <printf@plt>
  456ca4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456ca8:	add	x0, x0, #0xdf0
  456cac:	mov	w1, #0x1                   	// #1
  456cb0:	str	w1, [x0, #28]
  456cb4:	b	457224 <ferror@plt+0x554a4>
  456cb8:	ldrb	w0, [sp, #129]
  456cbc:	mov	w1, w0
  456cc0:	mov	w0, #0xff                  	// #255
  456cc4:	sub	w0, w0, w1
  456cc8:	ldrb	w1, [sp, #128]
  456ccc:	sdiv	w0, w0, w1
  456cd0:	sxtw	x0, w0
  456cd4:	str	x0, [sp, #376]
  456cd8:	ldrb	w0, [sp, #121]
  456cdc:	cmp	w0, #0x0
  456ce0:	b.eq	456dbc <ferror@plt+0x5503c>  // b.none
  456ce4:	ldrb	w0, [sp, #120]
  456ce8:	and	x0, x0, #0xff
  456cec:	ldr	x1, [sp, #376]
  456cf0:	mul	x0, x1, x0
  456cf4:	str	x0, [sp, #376]
  456cf8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456cfc:	add	x0, x0, #0xdf0
  456d00:	ldr	x1, [x0]
  456d04:	ldr	x0, [sp, #376]
  456d08:	add	x1, x1, x0
  456d0c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456d10:	add	x0, x0, #0xdf0
  456d14:	str	x1, [x0]
  456d18:	ldr	x0, [sp, #376]
  456d1c:	cmp	x0, #0x0
  456d20:	b.eq	456d30 <ferror@plt+0x54fb0>  // b.none
  456d24:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456d28:	add	x0, x0, #0xdf0
  456d2c:	str	wzr, [x0, #8]
  456d30:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456d34:	add	x0, x0, #0x258
  456d38:	bl	401d40 <gettext@plt>
  456d3c:	mov	x19, x0
  456d40:	ldr	x1, [sp, #376]
  456d44:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456d48:	add	x0, x0, #0xd78
  456d4c:	bl	449984 <ferror@plt+0x47c04>
  456d50:	mov	x20, x0
  456d54:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456d58:	add	x0, x0, #0xdf0
  456d5c:	ldr	x0, [x0]
  456d60:	mov	x1, x0
  456d64:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456d68:	add	x0, x0, #0xd28
  456d6c:	bl	449984 <ferror@plt+0x47c04>
  456d70:	mov	x21, x0
  456d74:	ldr	w0, [sp, #356]
  456d78:	cmp	w0, #0x0
  456d7c:	b.eq	456d9c <ferror@plt+0x5501c>  // b.none
  456d80:	ldr	x0, [sp, #376]
  456d84:	cmp	x0, #0x0
  456d88:	b.eq	456d9c <ferror@plt+0x5501c>  // b.none
  456d8c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456d90:	add	x0, x0, #0xf0
  456d94:	bl	401d40 <gettext@plt>
  456d98:	b	456da4 <ferror@plt+0x55024>
  456d9c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456da0:	add	x0, x0, #0xbc0
  456da4:	mov	x3, x0
  456da8:	mov	x2, x21
  456dac:	mov	x1, x20
  456db0:	mov	x0, x19
  456db4:	bl	401cf0 <printf@plt>
  456db8:	b	457224 <ferror@plt+0x554a4>
  456dbc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456dc0:	add	x0, x0, #0xdf0
  456dc4:	ldrb	w0, [x0, #32]
  456dc8:	and	x1, x0, #0xff
  456dcc:	ldr	x0, [sp, #376]
  456dd0:	add	x1, x1, x0
  456dd4:	ldrb	w0, [sp, #121]
  456dd8:	and	x0, x0, #0xff
  456ddc:	udiv	x0, x1, x0
  456de0:	mov	w1, w0
  456de4:	ldrb	w0, [sp, #120]
  456de8:	mul	w0, w1, w0
  456dec:	str	w0, [sp, #284]
  456df0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456df4:	add	x0, x0, #0xdf0
  456df8:	ldr	x1, [x0]
  456dfc:	ldr	w0, [sp, #284]
  456e00:	add	x1, x1, x0
  456e04:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456e08:	add	x0, x0, #0xdf0
  456e0c:	str	x1, [x0]
  456e10:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456e14:	add	x0, x0, #0xdf0
  456e18:	ldrb	w0, [x0, #32]
  456e1c:	and	x1, x0, #0xff
  456e20:	ldr	x0, [sp, #376]
  456e24:	add	x0, x1, x0
  456e28:	ldrb	w1, [sp, #121]
  456e2c:	and	x1, x1, #0xff
  456e30:	udiv	x2, x0, x1
  456e34:	mul	x1, x2, x1
  456e38:	sub	x0, x0, x1
  456e3c:	and	w1, w0, #0xff
  456e40:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456e44:	add	x0, x0, #0xdf0
  456e48:	strb	w1, [x0, #32]
  456e4c:	ldr	w0, [sp, #284]
  456e50:	cmp	w0, #0x0
  456e54:	b.eq	456e64 <ferror@plt+0x550e4>  // b.none
  456e58:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456e5c:	add	x0, x0, #0xdf0
  456e60:	str	wzr, [x0, #8]
  456e64:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456e68:	add	x0, x0, #0x280
  456e6c:	bl	401d40 <gettext@plt>
  456e70:	mov	x19, x0
  456e74:	ldr	x1, [sp, #376]
  456e78:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456e7c:	add	x0, x0, #0xd78
  456e80:	bl	449984 <ferror@plt+0x47c04>
  456e84:	mov	x20, x0
  456e88:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456e8c:	add	x0, x0, #0xdf0
  456e90:	ldr	x0, [x0]
  456e94:	mov	x1, x0
  456e98:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456e9c:	add	x0, x0, #0xd28
  456ea0:	bl	449984 <ferror@plt+0x47c04>
  456ea4:	mov	x21, x0
  456ea8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456eac:	add	x0, x0, #0xdf0
  456eb0:	ldrb	w0, [x0, #32]
  456eb4:	mov	w22, w0
  456eb8:	ldr	w0, [sp, #356]
  456ebc:	cmp	w0, #0x0
  456ec0:	b.eq	456ee0 <ferror@plt+0x55160>  // b.none
  456ec4:	ldr	w0, [sp, #284]
  456ec8:	cmp	w0, #0x0
  456ecc:	b.eq	456ee0 <ferror@plt+0x55160>  // b.none
  456ed0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  456ed4:	add	x0, x0, #0xf0
  456ed8:	bl	401d40 <gettext@plt>
  456edc:	b	456ee8 <ferror@plt+0x55168>
  456ee0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456ee4:	add	x0, x0, #0xbc0
  456ee8:	mov	x4, x0
  456eec:	mov	w3, w22
  456ef0:	mov	x2, x21
  456ef4:	mov	x1, x20
  456ef8:	mov	x0, x19
  456efc:	bl	401cf0 <printf@plt>
  456f00:	b	457224 <ferror@plt+0x554a4>
  456f04:	mov	w0, #0x2                   	// #2
  456f08:	str	w0, [sp, #372]
  456f0c:	ldr	w0, [sp, #372]
  456f10:	cmp	w0, #0x8
  456f14:	b.ls	456f48 <ferror@plt+0x551c8>  // b.plast
  456f18:	ldr	w0, [sp, #372]
  456f1c:	mov	x2, x0
  456f20:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456f24:	add	x1, x0, #0xc78
  456f28:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  456f2c:	add	x0, x0, #0xcc8
  456f30:	bl	401920 <ngettext@plt>
  456f34:	mov	w2, #0x8                   	// #8
  456f38:	ldr	w1, [sp, #372]
  456f3c:	bl	46eed4 <error@@Base>
  456f40:	mov	w0, #0x8                   	// #8
  456f44:	str	w0, [sp, #372]
  456f48:	ldr	w0, [sp, #372]
  456f4c:	ldr	x1, [sp, #80]
  456f50:	add	x0, x1, x0
  456f54:	ldr	x1, [sp, #72]
  456f58:	cmp	x1, x0
  456f5c:	b.hi	456f88 <ferror@plt+0x55208>  // b.pmore
  456f60:	ldr	x1, [sp, #80]
  456f64:	ldr	x0, [sp, #72]
  456f68:	cmp	x1, x0
  456f6c:	b.cs	456f84 <ferror@plt+0x55204>  // b.hs, b.nlast
  456f70:	ldr	x1, [sp, #72]
  456f74:	ldr	x0, [sp, #80]
  456f78:	sub	x0, x1, x0
  456f7c:	str	w0, [sp, #372]
  456f80:	b	456f88 <ferror@plt+0x55208>
  456f84:	str	wzr, [sp, #372]
  456f88:	ldr	w0, [sp, #372]
  456f8c:	cmp	w0, #0x0
  456f90:	b.eq	456fa0 <ferror@plt+0x55220>  // b.none
  456f94:	ldr	w0, [sp, #372]
  456f98:	cmp	w0, #0x8
  456f9c:	b.ls	456fa8 <ferror@plt+0x55228>  // b.plast
  456fa0:	str	xzr, [sp, #376]
  456fa4:	b	456fc8 <ferror@plt+0x55248>
  456fa8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  456fac:	add	x0, x0, #0x580
  456fb0:	ldr	x2, [x0]
  456fb4:	ldr	w0, [sp, #372]
  456fb8:	mov	w1, w0
  456fbc:	ldr	x0, [sp, #80]
  456fc0:	blr	x2
  456fc4:	str	x0, [sp, #376]
  456fc8:	ldr	x0, [sp, #80]
  456fcc:	add	x0, x0, #0x2
  456fd0:	str	x0, [sp, #80]
  456fd4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456fd8:	add	x0, x0, #0xdf0
  456fdc:	ldr	x1, [x0]
  456fe0:	ldr	x0, [sp, #376]
  456fe4:	add	x1, x1, x0
  456fe8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456fec:	add	x0, x0, #0xdf0
  456ff0:	str	x1, [x0]
  456ff4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  456ff8:	add	x0, x0, #0xdf0
  456ffc:	strb	wzr, [x0, #32]
  457000:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  457004:	add	x0, x0, #0x2b0
  457008:	bl	401d40 <gettext@plt>
  45700c:	mov	x19, x0
  457010:	ldr	x1, [sp, #376]
  457014:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  457018:	add	x0, x0, #0xd78
  45701c:	bl	449984 <ferror@plt+0x47c04>
  457020:	mov	x20, x0
  457024:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  457028:	add	x0, x0, #0xdf0
  45702c:	ldr	x0, [x0]
  457030:	mov	x1, x0
  457034:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  457038:	add	x0, x0, #0xd28
  45703c:	bl	449984 <ferror@plt+0x47c04>
  457040:	mov	x2, x0
  457044:	mov	x1, x20
  457048:	mov	x0, x19
  45704c:	bl	401cf0 <printf@plt>
  457050:	b	457224 <ferror@plt+0x554a4>
  457054:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  457058:	add	x0, x0, #0x2e0
  45705c:	bl	401d40 <gettext@plt>
  457060:	bl	401cf0 <printf@plt>
  457064:	b	457224 <ferror@plt+0x554a4>
  457068:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45706c:	add	x0, x0, #0x300
  457070:	bl	401d40 <gettext@plt>
  457074:	bl	401cf0 <printf@plt>
  457078:	b	457224 <ferror@plt+0x554a4>
  45707c:	add	x1, sp, #0x90
  457080:	add	x0, sp, #0x94
  457084:	mov	x4, x1
  457088:	mov	x3, x0
  45708c:	mov	w2, #0x0                   	// #0
  457090:	ldr	x1, [sp, #72]
  457094:	ldr	x0, [sp, #80]
  457098:	bl	449b20 <ferror@plt+0x47da0>
  45709c:	str	x0, [sp, #288]
  4570a0:	ldr	w0, [sp, #148]
  4570a4:	mov	w0, w0
  4570a8:	ldr	x1, [sp, #80]
  4570ac:	add	x0, x1, x0
  4570b0:	str	x0, [sp, #80]
  4570b4:	ldr	x0, [sp, #288]
  4570b8:	str	x0, [sp, #376]
  4570bc:	ldr	x1, [sp, #376]
  4570c0:	ldr	x0, [sp, #288]
  4570c4:	cmp	x1, x0
  4570c8:	b.eq	4570d8 <ferror@plt+0x55358>  // b.none
  4570cc:	ldr	w0, [sp, #144]
  4570d0:	orr	w0, w0, #0x2
  4570d4:	str	w0, [sp, #144]
  4570d8:	ldr	w0, [sp, #144]
  4570dc:	bl	449630 <ferror@plt+0x478b0>
  4570e0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4570e4:	add	x0, x0, #0x320
  4570e8:	bl	401d40 <gettext@plt>
  4570ec:	mov	x19, x0
  4570f0:	ldr	x1, [sp, #376]
  4570f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4570f8:	add	x0, x0, #0xd78
  4570fc:	bl	449984 <ferror@plt+0x47c04>
  457100:	mov	x1, x0
  457104:	mov	x0, x19
  457108:	bl	401cf0 <printf@plt>
  45710c:	b	457224 <ferror@plt+0x554a4>
  457110:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  457114:	add	x0, x0, #0x338
  457118:	bl	401d40 <gettext@plt>
  45711c:	mov	x2, x0
  457120:	ldrb	w0, [sp, #303]
  457124:	mov	w1, w0
  457128:	mov	x0, x2
  45712c:	bl	401cf0 <printf@plt>
  457130:	ldr	x0, [sp, #392]
  457134:	cmp	x0, #0x0
  457138:	b.eq	457218 <ferror@plt+0x55498>  // b.none
  45713c:	ldrb	w0, [sp, #303]
  457140:	sub	x0, x0, #0x1
  457144:	ldr	x1, [sp, #392]
  457148:	add	x0, x1, x0
  45714c:	ldrb	w0, [x0]
  457150:	str	w0, [sp, #388]
  457154:	b	45720c <ferror@plt+0x5548c>
  457158:	add	x1, sp, #0x88
  45715c:	add	x0, sp, #0x8c
  457160:	mov	x4, x1
  457164:	mov	x3, x0
  457168:	mov	w2, #0x0                   	// #0
  45716c:	ldr	x1, [sp, #72]
  457170:	ldr	x0, [sp, #80]
  457174:	bl	449b20 <ferror@plt+0x47da0>
  457178:	str	x0, [sp, #224]
  45717c:	ldr	w0, [sp, #140]
  457180:	mov	w0, w0
  457184:	ldr	x1, [sp, #80]
  457188:	add	x0, x1, x0
  45718c:	str	x0, [sp, #80]
  457190:	ldr	x0, [sp, #224]
  457194:	str	x0, [sp, #376]
  457198:	ldr	x1, [sp, #376]
  45719c:	ldr	x0, [sp, #224]
  4571a0:	cmp	x1, x0
  4571a4:	b.eq	4571b4 <ferror@plt+0x55434>  // b.none
  4571a8:	ldr	w0, [sp, #136]
  4571ac:	orr	w0, w0, #0x2
  4571b0:	str	w0, [sp, #136]
  4571b4:	ldr	w0, [sp, #136]
  4571b8:	bl	449630 <ferror@plt+0x478b0>
  4571bc:	ldr	x1, [sp, #376]
  4571c0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4571c4:	add	x0, x0, #0xd28
  4571c8:	bl	449984 <ferror@plt+0x47c04>
  4571cc:	mov	x1, x0
  4571d0:	ldr	w0, [sp, #388]
  4571d4:	cmp	w0, #0x1
  4571d8:	b.ne	4571e8 <ferror@plt+0x55468>  // b.any
  4571dc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4571e0:	add	x0, x0, #0xbc0
  4571e4:	b	4571f0 <ferror@plt+0x55470>
  4571e8:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  4571ec:	add	x0, x0, #0x2f8
  4571f0:	mov	x2, x0
  4571f4:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4571f8:	add	x0, x0, #0x360
  4571fc:	bl	401cf0 <printf@plt>
  457200:	ldr	w0, [sp, #388]
  457204:	sub	w0, w0, #0x1
  457208:	str	w0, [sp, #388]
  45720c:	ldr	w0, [sp, #388]
  457210:	cmp	w0, #0x0
  457214:	b.gt	457158 <ferror@plt+0x553d8>
  457218:	mov	w0, #0xa                   	// #10
  45721c:	bl	401d20 <putchar@plt>
  457220:	nop
  457224:	ldr	x0, [sp, #208]
  457228:	ldr	x1, [sp, #80]
  45722c:	cmp	x1, x0
  457230:	b.cc	456264 <ferror@plt+0x544e4>  // b.lo, b.ul, b.last
  457234:	mov	w0, #0xa                   	// #10
  457238:	bl	401d20 <putchar@plt>
  45723c:	ldr	x1, [sp, #80]
  457240:	ldr	x0, [sp, #72]
  457244:	cmp	x1, x0
  457248:	b.cc	455b04 <ferror@plt+0x53d84>  // b.lo, b.ul, b.last
  45724c:	b	457254 <ferror@plt+0x554d4>
  457250:	nop
  457254:	mov	w0, #0x1                   	// #1
  457258:	ldp	x19, x20, [sp, #16]
  45725c:	ldp	x21, x22, [sp, #32]
  457260:	ldr	x23, [sp, #48]
  457264:	ldp	x29, x30, [sp], #400
  457268:	ret
  45726c:	sub	sp, sp, #0x390
  457270:	stp	x29, x30, [sp, #64]
  457274:	add	x29, sp, #0x40
  457278:	str	x19, [sp, #80]
  45727c:	str	x0, [sp, #136]
  457280:	str	x1, [sp, #128]
  457284:	str	x2, [sp, #120]
  457288:	str	x3, [sp, #112]
  45728c:	str	x4, [sp, #104]
  457290:	mov	w1, #0x0                   	// #0
  457294:	ldr	x0, [sp, #136]
  457298:	bl	4525b8 <ferror@plt+0x50838>
  45729c:	b	459b20 <ferror@plt+0x57da0>
  4572a0:	str	xzr, [sp, #888]
  4572a4:	str	wzr, [sp, #884]
  4572a8:	str	xzr, [sp, #872]
  4572ac:	str	xzr, [sp, #864]
  4572b0:	ldr	x0, [sp, #136]
  4572b4:	ldr	x3, [x0, #16]
  4572b8:	mov	x2, #0xc                   	// #12
  4572bc:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4572c0:	add	x1, x0, #0xd78
  4572c4:	mov	x0, x3
  4572c8:	bl	401a90 <strncmp@plt>
  4572cc:	cmp	w0, #0x0
  4572d0:	b.ne	457354 <ferror@plt+0x555d4>  // b.any
  4572d4:	ldr	x0, [sp, #136]
  4572d8:	ldr	x2, [x0, #16]
  4572dc:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4572e0:	add	x1, x0, #0xd88
  4572e4:	mov	x0, x2
  4572e8:	bl	401bf0 <strcmp@plt>
  4572ec:	cmp	w0, #0x0
  4572f0:	b.eq	457354 <ferror@plt+0x555d4>  // b.none
  4572f4:	ldr	x0, [sp, #112]
  4572f8:	str	x0, [sp, #376]
  4572fc:	str	xzr, [sp, #904]
  457300:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  457304:	add	x1, x0, #0x418
  457308:	add	x0, sp, #0x90
  45730c:	ldp	x2, x3, [x1]
  457310:	stp	x2, x3, [x0]
  457314:	ldp	x2, x3, [x1, #16]
  457318:	stp	x2, x3, [x0, #16]
  45731c:	ldr	x1, [x1, #32]
  457320:	str	x1, [x0, #32]
  457324:	ldrb	w0, [sp, #176]
  457328:	cmp	w0, #0x0
  45732c:	b.ne	457348 <ferror@plt+0x555c8>  // b.any
  457330:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  457334:	add	x0, x0, #0xd98
  457338:	bl	401d40 <gettext@plt>
  45733c:	bl	46efd4 <warn@@Base>
  457340:	mov	w0, #0x0                   	// #0
  457344:	b	459b34 <ferror@plt+0x57db4>
  457348:	ldrb	w0, [sp, #170]
  45734c:	bl	449ca0 <ferror@plt+0x47f20>
  457350:	b	458704 <ferror@plt+0x56984>
  457354:	add	x1, sp, #0x178
  457358:	add	x0, sp, #0x90
  45735c:	mov	x4, x1
  457360:	mov	x3, x0
  457364:	ldr	x2, [sp, #112]
  457368:	ldr	x1, [sp, #120]
  45736c:	ldr	x0, [sp, #136]
  457370:	bl	4546a4 <ferror@plt+0x52924>
  457374:	str	x0, [sp, #704]
  457378:	ldr	x0, [sp, #704]
  45737c:	cmp	x0, #0x0
  457380:	b.ne	45738c <ferror@plt+0x5560c>  // b.any
  457384:	mov	w0, #0x0                   	// #0
  457388:	b	459b34 <ferror@plt+0x57db4>
  45738c:	ldrb	w0, [sp, #176]
  457390:	cmp	w0, #0x0
  457394:	b.ne	4573b0 <ferror@plt+0x55630>  // b.any
  457398:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  45739c:	add	x0, x0, #0xf80
  4573a0:	bl	401d40 <gettext@plt>
  4573a4:	bl	46efd4 <warn@@Base>
  4573a8:	mov	w0, #0x1                   	// #1
  4573ac:	strb	w0, [sp, #176]
  4573b0:	ldrb	w0, [sp, #170]
  4573b4:	bl	449ca0 <ferror@plt+0x47f20>
  4573b8:	ldr	x0, [sp, #704]
  4573bc:	str	x0, [sp, #904]
  4573c0:	ldrb	w0, [sp, #177]
  4573c4:	and	x0, x0, #0xff
  4573c8:	sub	x0, x0, #0x1
  4573cc:	ldr	x1, [sp, #904]
  4573d0:	add	x0, x1, x0
  4573d4:	str	x0, [sp, #120]
  4573d8:	ldr	x1, [sp, #120]
  4573dc:	ldr	x0, [sp, #112]
  4573e0:	cmp	x1, x0
  4573e4:	b.cc	457404 <ferror@plt+0x55684>  // b.lo, b.ul, b.last
  4573e8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4573ec:	add	x0, x0, #0x368
  4573f0:	bl	401d40 <gettext@plt>
  4573f4:	ldrb	w1, [sp, #177]
  4573f8:	bl	46efd4 <warn@@Base>
  4573fc:	mov	w0, #0x0                   	// #0
  457400:	b	459b34 <ferror@plt+0x57db4>
  457404:	ldrh	w0, [sp, #152]
  457408:	cmp	w0, #0x4
  45740c:	b.ls	458080 <ferror@plt+0x56300>  // b.plast
  457410:	ldr	x1, [sp, #104]
  457414:	mov	w0, #0xb                   	// #11
  457418:	bl	452454 <ferror@plt+0x506d4>
  45741c:	mov	w0, #0x1                   	// #1
  457420:	str	w0, [sp, #828]
  457424:	ldr	w0, [sp, #828]
  457428:	cmp	w0, #0x1
  45742c:	b.ls	457460 <ferror@plt+0x556e0>  // b.plast
  457430:	ldr	w0, [sp, #828]
  457434:	mov	x2, x0
  457438:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45743c:	add	x1, x0, #0xc78
  457440:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  457444:	add	x0, x0, #0xcc8
  457448:	bl	401920 <ngettext@plt>
  45744c:	mov	w2, #0x1                   	// #1
  457450:	ldr	w1, [sp, #828]
  457454:	bl	46eed4 <error@@Base>
  457458:	mov	w0, #0x1                   	// #1
  45745c:	str	w0, [sp, #828]
  457460:	ldr	w0, [sp, #828]
  457464:	ldr	x1, [sp, #120]
  457468:	add	x0, x1, x0
  45746c:	ldr	x1, [sp, #112]
  457470:	cmp	x1, x0
  457474:	b.hi	4574a0 <ferror@plt+0x55720>  // b.pmore
  457478:	ldr	x1, [sp, #120]
  45747c:	ldr	x0, [sp, #112]
  457480:	cmp	x1, x0
  457484:	b.cs	45749c <ferror@plt+0x5571c>  // b.hs, b.nlast
  457488:	ldr	x1, [sp, #112]
  45748c:	ldr	x0, [sp, #120]
  457490:	sub	x0, x1, x0
  457494:	str	w0, [sp, #828]
  457498:	b	4574a0 <ferror@plt+0x55720>
  45749c:	str	wzr, [sp, #828]
  4574a0:	ldr	w0, [sp, #828]
  4574a4:	cmp	w0, #0x0
  4574a8:	b.eq	4574b8 <ferror@plt+0x55738>  // b.none
  4574ac:	ldr	w0, [sp, #828]
  4574b0:	cmp	w0, #0x8
  4574b4:	b.ls	4574c0 <ferror@plt+0x55740>  // b.plast
  4574b8:	strb	wzr, [sp, #863]
  4574bc:	b	4574e0 <ferror@plt+0x55760>
  4574c0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4574c4:	add	x0, x0, #0x580
  4574c8:	ldr	x2, [x0]
  4574cc:	ldr	w0, [sp, #828]
  4574d0:	mov	w1, w0
  4574d4:	ldr	x0, [sp, #120]
  4574d8:	blr	x2
  4574dc:	strb	w0, [sp, #863]
  4574e0:	ldr	x0, [sp, #120]
  4574e4:	add	x0, x0, #0x1
  4574e8:	str	x0, [sp, #120]
  4574ec:	ldr	x0, [sp, #120]
  4574f0:	str	x0, [sp, #672]
  4574f4:	str	xzr, [sp, #840]
  4574f8:	b	457568 <ferror@plt+0x557e8>
  4574fc:	add	x0, sp, #0x174
  457500:	mov	x4, #0x0                   	// #0
  457504:	mov	x3, x0
  457508:	mov	w2, #0x0                   	// #0
  45750c:	ldr	x1, [sp, #112]
  457510:	ldr	x0, [sp, #120]
  457514:	bl	449b20 <ferror@plt+0x47da0>
  457518:	ldr	w0, [sp, #372]
  45751c:	mov	w0, w0
  457520:	ldr	x1, [sp, #120]
  457524:	add	x0, x1, x0
  457528:	str	x0, [sp, #120]
  45752c:	add	x0, sp, #0x170
  457530:	mov	x4, #0x0                   	// #0
  457534:	mov	x3, x0
  457538:	mov	w2, #0x0                   	// #0
  45753c:	ldr	x1, [sp, #112]
  457540:	ldr	x0, [sp, #120]
  457544:	bl	449b20 <ferror@plt+0x47da0>
  457548:	ldr	w0, [sp, #368]
  45754c:	mov	w0, w0
  457550:	ldr	x1, [sp, #120]
  457554:	add	x0, x1, x0
  457558:	str	x0, [sp, #120]
  45755c:	ldr	x0, [sp, #840]
  457560:	add	x0, x0, #0x1
  457564:	str	x0, [sp, #840]
  457568:	ldrb	w0, [sp, #863]
  45756c:	ldr	x1, [sp, #840]
  457570:	cmp	x1, x0
  457574:	b.cc	4574fc <ferror@plt+0x5577c>  // b.lo, b.ul, b.last
  457578:	add	x1, sp, #0x168
  45757c:	add	x0, sp, #0x16c
  457580:	mov	x4, x1
  457584:	mov	x3, x0
  457588:	mov	w2, #0x0                   	// #0
  45758c:	ldr	x1, [sp, #112]
  457590:	ldr	x0, [sp, #120]
  457594:	bl	449b20 <ferror@plt+0x47da0>
  457598:	str	x0, [sp, #664]
  45759c:	ldr	w0, [sp, #364]
  4575a0:	mov	w0, w0
  4575a4:	ldr	x1, [sp, #120]
  4575a8:	add	x0, x1, x0
  4575ac:	str	x0, [sp, #120]
  4575b0:	ldr	x0, [sp, #664]
  4575b4:	str	x0, [sp, #864]
  4575b8:	ldr	x1, [sp, #864]
  4575bc:	ldr	x0, [sp, #664]
  4575c0:	cmp	x1, x0
  4575c4:	b.eq	4575d4 <ferror@plt+0x55854>  // b.none
  4575c8:	ldr	w0, [sp, #360]
  4575cc:	orr	w0, w0, #0x2
  4575d0:	str	w0, [sp, #360]
  4575d4:	ldr	w0, [sp, #360]
  4575d8:	bl	449630 <ferror@plt+0x478b0>
  4575dc:	ldr	x1, [sp, #120]
  4575e0:	ldr	x0, [sp, #112]
  4575e4:	cmp	x1, x0
  4575e8:	b.ne	457600 <ferror@plt+0x55880>  // b.any
  4575ec:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4575f0:	add	x0, x0, #0x3a0
  4575f4:	bl	401d40 <gettext@plt>
  4575f8:	bl	46efd4 <warn@@Base>
  4575fc:	b	459b30 <ferror@plt+0x57db0>
  457600:	ldr	x0, [sp, #864]
  457604:	lsl	x0, x0, #3
  457608:	bl	474714 <warn@@Base+0x5740>
  45760c:	str	x0, [sp, #872]
  457610:	str	xzr, [sp, #832]
  457614:	b	4578f4 <ferror@plt+0x55b74>
  457618:	ldr	x0, [sp, #832]
  45761c:	lsl	x0, x0, #3
  457620:	ldr	x1, [sp, #872]
  457624:	add	x0, x1, x0
  457628:	str	x0, [sp, #656]
  45762c:	ldr	x0, [sp, #672]
  457630:	str	x0, [sp, #848]
  457634:	str	xzr, [sp, #840]
  457638:	b	4578b4 <ferror@plt+0x55b34>
  45763c:	add	x1, sp, #0x160
  457640:	add	x0, sp, #0x164
  457644:	mov	x4, x1
  457648:	mov	x3, x0
  45764c:	mov	w2, #0x0                   	// #0
  457650:	ldr	x1, [sp, #112]
  457654:	ldr	x0, [sp, #848]
  457658:	bl	449b20 <ferror@plt+0x47da0>
  45765c:	str	x0, [sp, #648]
  457660:	ldr	w0, [sp, #356]
  457664:	mov	w0, w0
  457668:	ldr	x1, [sp, #848]
  45766c:	add	x0, x1, x0
  457670:	str	x0, [sp, #848]
  457674:	ldr	x0, [sp, #648]
  457678:	str	x0, [sp, #640]
  45767c:	ldr	x1, [sp, #640]
  457680:	ldr	x0, [sp, #648]
  457684:	cmp	x1, x0
  457688:	b.eq	457698 <ferror@plt+0x55918>  // b.none
  45768c:	ldr	w0, [sp, #352]
  457690:	orr	w0, w0, #0x2
  457694:	str	w0, [sp, #352]
  457698:	ldr	w0, [sp, #352]
  45769c:	bl	449630 <ferror@plt+0x478b0>
  4576a0:	add	x1, sp, #0x158
  4576a4:	add	x0, sp, #0x15c
  4576a8:	mov	x4, x1
  4576ac:	mov	x3, x0
  4576b0:	mov	w2, #0x0                   	// #0
  4576b4:	ldr	x1, [sp, #112]
  4576b8:	ldr	x0, [sp, #848]
  4576bc:	bl	449b20 <ferror@plt+0x47da0>
  4576c0:	str	x0, [sp, #632]
  4576c4:	ldr	w0, [sp, #348]
  4576c8:	mov	w0, w0
  4576cc:	ldr	x1, [sp, #848]
  4576d0:	add	x0, x1, x0
  4576d4:	str	x0, [sp, #848]
  4576d8:	ldr	x0, [sp, #632]
  4576dc:	str	x0, [sp, #624]
  4576e0:	ldr	x1, [sp, #624]
  4576e4:	ldr	x0, [sp, #632]
  4576e8:	cmp	x1, x0
  4576ec:	b.eq	4576fc <ferror@plt+0x5597c>  // b.none
  4576f0:	ldr	w0, [sp, #344]
  4576f4:	orr	w0, w0, #0x2
  4576f8:	str	w0, [sp, #344]
  4576fc:	ldr	w0, [sp, #344]
  457700:	bl	449630 <ferror@plt+0x478b0>
  457704:	ldr	x1, [sp, #120]
  457708:	ldr	x0, [sp, #112]
  45770c:	cmp	x1, x0
  457710:	b.ne	457728 <ferror@plt+0x559a8>  // b.any
  457714:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  457718:	add	x0, x0, #0x3a0
  45771c:	bl	401d40 <gettext@plt>
  457720:	bl	46efd4 <warn@@Base>
  457724:	b	4578c4 <ferror@plt+0x55b44>
  457728:	ldr	x0, [sp, #640]
  45772c:	cmp	x0, #0x1
  457730:	b.ne	457840 <ferror@plt+0x55ac0>  // b.any
  457734:	ldr	x0, [sp, #624]
  457738:	cmp	x0, #0x8
  45773c:	b.eq	457750 <ferror@plt+0x559d0>  // b.none
  457740:	ldr	x0, [sp, #624]
  457744:	cmp	x0, #0x1f
  457748:	b.eq	457760 <ferror@plt+0x559e0>  // b.none
  45774c:	b	45783c <ferror@plt+0x55abc>
  457750:	ldr	x0, [sp, #656]
  457754:	ldr	x1, [sp, #120]
  457758:	str	x1, [x0]
  45775c:	b	45783c <ferror@plt+0x55abc>
  457760:	ldr	w0, [sp, #180]
  457764:	str	w0, [sp, #812]
  457768:	ldr	w0, [sp, #812]
  45776c:	cmp	w0, #0x8
  457770:	b.ls	4577a4 <ferror@plt+0x55a24>  // b.plast
  457774:	ldr	w0, [sp, #812]
  457778:	mov	x2, x0
  45777c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  457780:	add	x1, x0, #0xc78
  457784:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  457788:	add	x0, x0, #0xcc8
  45778c:	bl	401920 <ngettext@plt>
  457790:	mov	w2, #0x8                   	// #8
  457794:	ldr	w1, [sp, #812]
  457798:	bl	46eed4 <error@@Base>
  45779c:	mov	w0, #0x8                   	// #8
  4577a0:	str	w0, [sp, #812]
  4577a4:	ldr	w0, [sp, #812]
  4577a8:	ldr	x1, [sp, #120]
  4577ac:	add	x0, x1, x0
  4577b0:	ldr	x1, [sp, #112]
  4577b4:	cmp	x1, x0
  4577b8:	b.hi	4577e4 <ferror@plt+0x55a64>  // b.pmore
  4577bc:	ldr	x1, [sp, #120]
  4577c0:	ldr	x0, [sp, #112]
  4577c4:	cmp	x1, x0
  4577c8:	b.cs	4577e0 <ferror@plt+0x55a60>  // b.hs, b.nlast
  4577cc:	ldr	x1, [sp, #112]
  4577d0:	ldr	x0, [sp, #120]
  4577d4:	sub	x0, x1, x0
  4577d8:	str	w0, [sp, #812]
  4577dc:	b	4577e4 <ferror@plt+0x55a64>
  4577e0:	str	wzr, [sp, #812]
  4577e4:	ldr	w0, [sp, #812]
  4577e8:	cmp	w0, #0x0
  4577ec:	b.eq	4577fc <ferror@plt+0x55a7c>  // b.none
  4577f0:	ldr	w0, [sp, #812]
  4577f4:	cmp	w0, #0x8
  4577f8:	b.ls	457804 <ferror@plt+0x55a84>  // b.plast
  4577fc:	str	xzr, [sp, #816]
  457800:	b	457824 <ferror@plt+0x55aa4>
  457804:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  457808:	add	x0, x0, #0x580
  45780c:	ldr	x2, [x0]
  457810:	ldr	w0, [sp, #812]
  457814:	mov	w1, w0
  457818:	ldr	x0, [sp, #120]
  45781c:	blr	x2
  457820:	str	x0, [sp, #816]
  457824:	ldr	x0, [sp, #816]
  457828:	bl	44a930 <ferror@plt+0x48bb0>
  45782c:	mov	x1, x0
  457830:	ldr	x0, [sp, #656]
  457834:	str	x1, [x0]
  457838:	nop
  45783c:	nop
  457840:	ldr	w0, [sp, #180]
  457844:	mov	w0, w0
  457848:	ldrh	w1, [sp, #152]
  45784c:	mov	w2, w1
  457850:	mov	w1, #0xffffffff            	// #-1
  457854:	str	w1, [sp, #56]
  457858:	mov	w1, #0x9                   	// #9
  45785c:	strb	w1, [sp, #48]
  457860:	str	xzr, [sp, #40]
  457864:	ldr	x1, [sp, #136]
  457868:	str	x1, [sp, #32]
  45786c:	mov	w1, #0x1                   	// #1
  457870:	str	w1, [sp, #24]
  457874:	str	xzr, [sp, #16]
  457878:	str	w2, [sp, #8]
  45787c:	str	x0, [sp]
  457880:	mov	x7, #0x0                   	// #0
  457884:	mov	x6, #0x0                   	// #0
  457888:	ldr	x5, [sp, #112]
  45788c:	ldr	x4, [sp, #120]
  457890:	ldr	x3, [sp, #128]
  457894:	mov	x2, #0x0                   	// #0
  457898:	ldr	x1, [sp, #624]
  45789c:	mov	x0, #0x0                   	// #0
  4578a0:	bl	44f4f0 <ferror@plt+0x4d770>
  4578a4:	str	x0, [sp, #120]
  4578a8:	ldr	x0, [sp, #840]
  4578ac:	add	x0, x0, #0x1
  4578b0:	str	x0, [sp, #840]
  4578b4:	ldrb	w0, [sp, #863]
  4578b8:	ldr	x1, [sp, #840]
  4578bc:	cmp	x1, x0
  4578c0:	b.cc	45763c <ferror@plt+0x558bc>  // b.lo, b.ul, b.last
  4578c4:	ldr	x1, [sp, #120]
  4578c8:	ldr	x0, [sp, #112]
  4578cc:	cmp	x1, x0
  4578d0:	b.ne	4578e8 <ferror@plt+0x55b68>  // b.any
  4578d4:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4578d8:	add	x0, x0, #0x3a0
  4578dc:	bl	401d40 <gettext@plt>
  4578e0:	bl	46efd4 <warn@@Base>
  4578e4:	b	457904 <ferror@plt+0x55b84>
  4578e8:	ldr	x0, [sp, #832]
  4578ec:	add	x0, x0, #0x1
  4578f0:	str	x0, [sp, #832]
  4578f4:	ldr	x1, [sp, #832]
  4578f8:	ldr	x0, [sp, #864]
  4578fc:	cmp	x1, x0
  457900:	b.cc	457618 <ferror@plt+0x55898>  // b.lo, b.ul, b.last
  457904:	mov	w0, #0x1                   	// #1
  457908:	str	w0, [sp, #808]
  45790c:	ldr	w0, [sp, #808]
  457910:	cmp	w0, #0x1
  457914:	b.ls	457948 <ferror@plt+0x55bc8>  // b.plast
  457918:	ldr	w0, [sp, #808]
  45791c:	mov	x2, x0
  457920:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  457924:	add	x1, x0, #0xc78
  457928:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45792c:	add	x0, x0, #0xcc8
  457930:	bl	401920 <ngettext@plt>
  457934:	mov	w2, #0x1                   	// #1
  457938:	ldr	w1, [sp, #808]
  45793c:	bl	46eed4 <error@@Base>
  457940:	mov	w0, #0x1                   	// #1
  457944:	str	w0, [sp, #808]
  457948:	ldr	w0, [sp, #808]
  45794c:	ldr	x1, [sp, #120]
  457950:	add	x0, x1, x0
  457954:	ldr	x1, [sp, #112]
  457958:	cmp	x1, x0
  45795c:	b.hi	457988 <ferror@plt+0x55c08>  // b.pmore
  457960:	ldr	x1, [sp, #120]
  457964:	ldr	x0, [sp, #112]
  457968:	cmp	x1, x0
  45796c:	b.cs	457984 <ferror@plt+0x55c04>  // b.hs, b.nlast
  457970:	ldr	x1, [sp, #112]
  457974:	ldr	x0, [sp, #120]
  457978:	sub	x0, x1, x0
  45797c:	str	w0, [sp, #808]
  457980:	b	457988 <ferror@plt+0x55c08>
  457984:	str	wzr, [sp, #808]
  457988:	ldr	w0, [sp, #808]
  45798c:	cmp	w0, #0x0
  457990:	b.eq	4579a0 <ferror@plt+0x55c20>  // b.none
  457994:	ldr	w0, [sp, #808]
  457998:	cmp	w0, #0x8
  45799c:	b.ls	4579a8 <ferror@plt+0x55c28>  // b.plast
  4579a0:	strb	wzr, [sp, #863]
  4579a4:	b	4579c8 <ferror@plt+0x55c48>
  4579a8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4579ac:	add	x0, x0, #0x580
  4579b0:	ldr	x2, [x0]
  4579b4:	ldr	w0, [sp, #808]
  4579b8:	mov	w1, w0
  4579bc:	ldr	x0, [sp, #120]
  4579c0:	blr	x2
  4579c4:	strb	w0, [sp, #863]
  4579c8:	ldr	x0, [sp, #120]
  4579cc:	add	x0, x0, #0x1
  4579d0:	str	x0, [sp, #120]
  4579d4:	ldr	x0, [sp, #120]
  4579d8:	str	x0, [sp, #672]
  4579dc:	str	xzr, [sp, #840]
  4579e0:	b	457a50 <ferror@plt+0x55cd0>
  4579e4:	add	x0, sp, #0x154
  4579e8:	mov	x4, #0x0                   	// #0
  4579ec:	mov	x3, x0
  4579f0:	mov	w2, #0x0                   	// #0
  4579f4:	ldr	x1, [sp, #112]
  4579f8:	ldr	x0, [sp, #120]
  4579fc:	bl	449b20 <ferror@plt+0x47da0>
  457a00:	ldr	w0, [sp, #340]
  457a04:	mov	w0, w0
  457a08:	ldr	x1, [sp, #120]
  457a0c:	add	x0, x1, x0
  457a10:	str	x0, [sp, #120]
  457a14:	add	x0, sp, #0x150
  457a18:	mov	x4, #0x0                   	// #0
  457a1c:	mov	x3, x0
  457a20:	mov	w2, #0x0                   	// #0
  457a24:	ldr	x1, [sp, #112]
  457a28:	ldr	x0, [sp, #120]
  457a2c:	bl	449b20 <ferror@plt+0x47da0>
  457a30:	ldr	w0, [sp, #336]
  457a34:	mov	w0, w0
  457a38:	ldr	x1, [sp, #120]
  457a3c:	add	x0, x1, x0
  457a40:	str	x0, [sp, #120]
  457a44:	ldr	x0, [sp, #840]
  457a48:	add	x0, x0, #0x1
  457a4c:	str	x0, [sp, #840]
  457a50:	ldrb	w0, [sp, #863]
  457a54:	ldr	x1, [sp, #840]
  457a58:	cmp	x1, x0
  457a5c:	b.cc	4579e4 <ferror@plt+0x55c64>  // b.lo, b.ul, b.last
  457a60:	add	x1, sp, #0x148
  457a64:	add	x0, sp, #0x14c
  457a68:	mov	x4, x1
  457a6c:	mov	x3, x0
  457a70:	mov	w2, #0x0                   	// #0
  457a74:	ldr	x1, [sp, #112]
  457a78:	ldr	x0, [sp, #120]
  457a7c:	bl	449b20 <ferror@plt+0x47da0>
  457a80:	str	x0, [sp, #616]
  457a84:	ldr	w0, [sp, #332]
  457a88:	mov	w0, w0
  457a8c:	ldr	x1, [sp, #120]
  457a90:	add	x0, x1, x0
  457a94:	str	x0, [sp, #120]
  457a98:	ldr	x0, [sp, #616]
  457a9c:	str	w0, [sp, #884]
  457aa0:	ldr	w0, [sp, #884]
  457aa4:	ldr	x1, [sp, #616]
  457aa8:	cmp	x1, x0
  457aac:	b.eq	457abc <ferror@plt+0x55d3c>  // b.none
  457ab0:	ldr	w0, [sp, #328]
  457ab4:	orr	w0, w0, #0x2
  457ab8:	str	w0, [sp, #328]
  457abc:	ldr	w0, [sp, #328]
  457ac0:	bl	449630 <ferror@plt+0x478b0>
  457ac4:	ldr	x1, [sp, #120]
  457ac8:	ldr	x0, [sp, #112]
  457acc:	cmp	x1, x0
  457ad0:	b.ne	457ae8 <ferror@plt+0x55d68>  // b.any
  457ad4:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  457ad8:	add	x0, x0, #0xc20
  457adc:	bl	401d40 <gettext@plt>
  457ae0:	bl	46efd4 <warn@@Base>
  457ae4:	b	459b30 <ferror@plt+0x57db0>
  457ae8:	ldr	w1, [sp, #884]
  457aec:	mov	x0, x1
  457af0:	lsl	x0, x0, #1
  457af4:	add	x0, x0, x1
  457af8:	lsl	x0, x0, #3
  457afc:	mov	x1, x0
  457b00:	mov	x0, #0x1                   	// #1
  457b04:	bl	474760 <warn@@Base+0x578c>
  457b08:	str	x0, [sp, #888]
  457b0c:	str	xzr, [sp, #832]
  457b10:	b	45806c <ferror@plt+0x562ec>
  457b14:	ldr	x1, [sp, #832]
  457b18:	mov	x0, x1
  457b1c:	lsl	x0, x0, #1
  457b20:	add	x0, x0, x1
  457b24:	lsl	x0, x0, #3
  457b28:	mov	x1, x0
  457b2c:	ldr	x0, [sp, #888]
  457b30:	add	x0, x0, x1
  457b34:	str	x0, [sp, #608]
  457b38:	ldr	x0, [sp, #672]
  457b3c:	str	x0, [sp, #848]
  457b40:	str	xzr, [sp, #840]
  457b44:	b	45802c <ferror@plt+0x562ac>
  457b48:	add	x1, sp, #0x140
  457b4c:	add	x0, sp, #0x144
  457b50:	mov	x4, x1
  457b54:	mov	x3, x0
  457b58:	mov	w2, #0x0                   	// #0
  457b5c:	ldr	x1, [sp, #112]
  457b60:	ldr	x0, [sp, #848]
  457b64:	bl	449b20 <ferror@plt+0x47da0>
  457b68:	str	x0, [sp, #600]
  457b6c:	ldr	w0, [sp, #324]
  457b70:	mov	w0, w0
  457b74:	ldr	x1, [sp, #848]
  457b78:	add	x0, x1, x0
  457b7c:	str	x0, [sp, #848]
  457b80:	ldr	x0, [sp, #600]
  457b84:	str	x0, [sp, #592]
  457b88:	ldr	x1, [sp, #592]
  457b8c:	ldr	x0, [sp, #600]
  457b90:	cmp	x1, x0
  457b94:	b.eq	457ba4 <ferror@plt+0x55e24>  // b.none
  457b98:	ldr	w0, [sp, #320]
  457b9c:	orr	w0, w0, #0x2
  457ba0:	str	w0, [sp, #320]
  457ba4:	ldr	w0, [sp, #320]
  457ba8:	bl	449630 <ferror@plt+0x478b0>
  457bac:	add	x1, sp, #0x138
  457bb0:	add	x0, sp, #0x13c
  457bb4:	mov	x4, x1
  457bb8:	mov	x3, x0
  457bbc:	mov	w2, #0x0                   	// #0
  457bc0:	ldr	x1, [sp, #112]
  457bc4:	ldr	x0, [sp, #848]
  457bc8:	bl	449b20 <ferror@plt+0x47da0>
  457bcc:	str	x0, [sp, #584]
  457bd0:	ldr	w0, [sp, #316]
  457bd4:	mov	w0, w0
  457bd8:	ldr	x1, [sp, #848]
  457bdc:	add	x0, x1, x0
  457be0:	str	x0, [sp, #848]
  457be4:	ldr	x0, [sp, #584]
  457be8:	str	x0, [sp, #576]
  457bec:	ldr	x1, [sp, #576]
  457bf0:	ldr	x0, [sp, #584]
  457bf4:	cmp	x1, x0
  457bf8:	b.eq	457c08 <ferror@plt+0x55e88>  // b.none
  457bfc:	ldr	w0, [sp, #312]
  457c00:	orr	w0, w0, #0x2
  457c04:	str	w0, [sp, #312]
  457c08:	ldr	w0, [sp, #312]
  457c0c:	bl	449630 <ferror@plt+0x478b0>
  457c10:	ldr	x1, [sp, #120]
  457c14:	ldr	x0, [sp, #112]
  457c18:	cmp	x1, x0
  457c1c:	b.ne	457c34 <ferror@plt+0x55eb4>  // b.any
  457c20:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  457c24:	add	x0, x0, #0xc20
  457c28:	bl	401d40 <gettext@plt>
  457c2c:	bl	46efd4 <warn@@Base>
  457c30:	b	45803c <ferror@plt+0x562bc>
  457c34:	ldr	x0, [sp, #592]
  457c38:	cmp	x0, #0x1
  457c3c:	b.eq	457c50 <ferror@plt+0x55ed0>  // b.none
  457c40:	ldr	x0, [sp, #592]
  457c44:	cmp	x0, #0x2
  457c48:	b.eq	457d5c <ferror@plt+0x55fdc>  // b.none
  457c4c:	b	457fb8 <ferror@plt+0x56238>
  457c50:	ldr	x0, [sp, #576]
  457c54:	cmp	x0, #0x8
  457c58:	b.eq	457c6c <ferror@plt+0x55eec>  // b.none
  457c5c:	ldr	x0, [sp, #576]
  457c60:	cmp	x0, #0x1f
  457c64:	b.eq	457c7c <ferror@plt+0x55efc>  // b.none
  457c68:	b	457fb8 <ferror@plt+0x56238>
  457c6c:	ldr	x0, [sp, #608]
  457c70:	ldr	x1, [sp, #120]
  457c74:	str	x1, [x0]
  457c78:	b	457d58 <ferror@plt+0x55fd8>
  457c7c:	ldr	w0, [sp, #180]
  457c80:	str	w0, [sp, #796]
  457c84:	ldr	w0, [sp, #796]
  457c88:	cmp	w0, #0x8
  457c8c:	b.ls	457cc0 <ferror@plt+0x55f40>  // b.plast
  457c90:	ldr	w0, [sp, #796]
  457c94:	mov	x2, x0
  457c98:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  457c9c:	add	x1, x0, #0xc78
  457ca0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  457ca4:	add	x0, x0, #0xcc8
  457ca8:	bl	401920 <ngettext@plt>
  457cac:	mov	w2, #0x8                   	// #8
  457cb0:	ldr	w1, [sp, #796]
  457cb4:	bl	46eed4 <error@@Base>
  457cb8:	mov	w0, #0x8                   	// #8
  457cbc:	str	w0, [sp, #796]
  457cc0:	ldr	w0, [sp, #796]
  457cc4:	ldr	x1, [sp, #120]
  457cc8:	add	x0, x1, x0
  457ccc:	ldr	x1, [sp, #112]
  457cd0:	cmp	x1, x0
  457cd4:	b.hi	457d00 <ferror@plt+0x55f80>  // b.pmore
  457cd8:	ldr	x1, [sp, #120]
  457cdc:	ldr	x0, [sp, #112]
  457ce0:	cmp	x1, x0
  457ce4:	b.cs	457cfc <ferror@plt+0x55f7c>  // b.hs, b.nlast
  457ce8:	ldr	x1, [sp, #112]
  457cec:	ldr	x0, [sp, #120]
  457cf0:	sub	x0, x1, x0
  457cf4:	str	w0, [sp, #796]
  457cf8:	b	457d00 <ferror@plt+0x55f80>
  457cfc:	str	wzr, [sp, #796]
  457d00:	ldr	w0, [sp, #796]
  457d04:	cmp	w0, #0x0
  457d08:	b.eq	457d18 <ferror@plt+0x55f98>  // b.none
  457d0c:	ldr	w0, [sp, #796]
  457d10:	cmp	w0, #0x8
  457d14:	b.ls	457d20 <ferror@plt+0x55fa0>  // b.plast
  457d18:	str	xzr, [sp, #800]
  457d1c:	b	457d40 <ferror@plt+0x55fc0>
  457d20:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  457d24:	add	x0, x0, #0x580
  457d28:	ldr	x2, [x0]
  457d2c:	ldr	w0, [sp, #796]
  457d30:	mov	w1, w0
  457d34:	ldr	x0, [sp, #120]
  457d38:	blr	x2
  457d3c:	str	x0, [sp, #800]
  457d40:	ldr	x0, [sp, #800]
  457d44:	bl	44a930 <ferror@plt+0x48bb0>
  457d48:	mov	x1, x0
  457d4c:	ldr	x0, [sp, #608]
  457d50:	str	x1, [x0]
  457d54:	nop
  457d58:	b	457fb8 <ferror@plt+0x56238>
  457d5c:	ldr	x0, [sp, #576]
  457d60:	cmp	x0, #0xf
  457d64:	b.eq	457f34 <ferror@plt+0x561b4>  // b.none
  457d68:	ldr	x0, [sp, #576]
  457d6c:	cmp	x0, #0xf
  457d70:	b.hi	457fb4 <ferror@plt+0x56234>  // b.pmore
  457d74:	ldr	x0, [sp, #576]
  457d78:	cmp	x0, #0x5
  457d7c:	b.eq	457e60 <ferror@plt+0x560e0>  // b.none
  457d80:	ldr	x0, [sp, #576]
  457d84:	cmp	x0, #0xb
  457d88:	b.ne	457fb4 <ferror@plt+0x56234>  // b.any
  457d8c:	mov	w0, #0x1                   	// #1
  457d90:	str	w0, [sp, #792]
  457d94:	ldr	w0, [sp, #792]
  457d98:	cmp	w0, #0x4
  457d9c:	b.ls	457dd0 <ferror@plt+0x56050>  // b.plast
  457da0:	ldr	w0, [sp, #792]
  457da4:	mov	x2, x0
  457da8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  457dac:	add	x1, x0, #0xc78
  457db0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  457db4:	add	x0, x0, #0xcc8
  457db8:	bl	401920 <ngettext@plt>
  457dbc:	mov	w2, #0x4                   	// #4
  457dc0:	ldr	w1, [sp, #792]
  457dc4:	bl	46eed4 <error@@Base>
  457dc8:	mov	w0, #0x4                   	// #4
  457dcc:	str	w0, [sp, #792]
  457dd0:	ldr	w0, [sp, #792]
  457dd4:	ldr	x1, [sp, #120]
  457dd8:	add	x0, x1, x0
  457ddc:	ldr	x1, [sp, #112]
  457de0:	cmp	x1, x0
  457de4:	b.hi	457e10 <ferror@plt+0x56090>  // b.pmore
  457de8:	ldr	x1, [sp, #120]
  457dec:	ldr	x0, [sp, #112]
  457df0:	cmp	x1, x0
  457df4:	b.cs	457e0c <ferror@plt+0x5608c>  // b.hs, b.nlast
  457df8:	ldr	x1, [sp, #112]
  457dfc:	ldr	x0, [sp, #120]
  457e00:	sub	x0, x1, x0
  457e04:	str	w0, [sp, #792]
  457e08:	b	457e10 <ferror@plt+0x56090>
  457e0c:	str	wzr, [sp, #792]
  457e10:	ldr	w0, [sp, #792]
  457e14:	cmp	w0, #0x0
  457e18:	b.eq	457e28 <ferror@plt+0x560a8>  // b.none
  457e1c:	ldr	w0, [sp, #792]
  457e20:	cmp	w0, #0x8
  457e24:	b.ls	457e34 <ferror@plt+0x560b4>  // b.plast
  457e28:	ldr	x0, [sp, #608]
  457e2c:	str	wzr, [x0, #8]
  457e30:	b	457fb4 <ferror@plt+0x56234>
  457e34:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  457e38:	add	x0, x0, #0x580
  457e3c:	ldr	x2, [x0]
  457e40:	ldr	w0, [sp, #792]
  457e44:	mov	w1, w0
  457e48:	ldr	x0, [sp, #120]
  457e4c:	blr	x2
  457e50:	mov	w1, w0
  457e54:	ldr	x0, [sp, #608]
  457e58:	str	w1, [x0, #8]
  457e5c:	b	457fb4 <ferror@plt+0x56234>
  457e60:	mov	w0, #0x2                   	// #2
  457e64:	str	w0, [sp, #788]
  457e68:	ldr	w0, [sp, #788]
  457e6c:	cmp	w0, #0x4
  457e70:	b.ls	457ea4 <ferror@plt+0x56124>  // b.plast
  457e74:	ldr	w0, [sp, #788]
  457e78:	mov	x2, x0
  457e7c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  457e80:	add	x1, x0, #0xc78
  457e84:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  457e88:	add	x0, x0, #0xcc8
  457e8c:	bl	401920 <ngettext@plt>
  457e90:	mov	w2, #0x4                   	// #4
  457e94:	ldr	w1, [sp, #788]
  457e98:	bl	46eed4 <error@@Base>
  457e9c:	mov	w0, #0x4                   	// #4
  457ea0:	str	w0, [sp, #788]
  457ea4:	ldr	w0, [sp, #788]
  457ea8:	ldr	x1, [sp, #120]
  457eac:	add	x0, x1, x0
  457eb0:	ldr	x1, [sp, #112]
  457eb4:	cmp	x1, x0
  457eb8:	b.hi	457ee4 <ferror@plt+0x56164>  // b.pmore
  457ebc:	ldr	x1, [sp, #120]
  457ec0:	ldr	x0, [sp, #112]
  457ec4:	cmp	x1, x0
  457ec8:	b.cs	457ee0 <ferror@plt+0x56160>  // b.hs, b.nlast
  457ecc:	ldr	x1, [sp, #112]
  457ed0:	ldr	x0, [sp, #120]
  457ed4:	sub	x0, x1, x0
  457ed8:	str	w0, [sp, #788]
  457edc:	b	457ee4 <ferror@plt+0x56164>
  457ee0:	str	wzr, [sp, #788]
  457ee4:	ldr	w0, [sp, #788]
  457ee8:	cmp	w0, #0x0
  457eec:	b.eq	457efc <ferror@plt+0x5617c>  // b.none
  457ef0:	ldr	w0, [sp, #788]
  457ef4:	cmp	w0, #0x8
  457ef8:	b.ls	457f08 <ferror@plt+0x56188>  // b.plast
  457efc:	ldr	x0, [sp, #608]
  457f00:	str	wzr, [x0, #8]
  457f04:	b	457fb4 <ferror@plt+0x56234>
  457f08:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  457f0c:	add	x0, x0, #0x580
  457f10:	ldr	x2, [x0]
  457f14:	ldr	w0, [sp, #788]
  457f18:	mov	w1, w0
  457f1c:	ldr	x0, [sp, #120]
  457f20:	blr	x2
  457f24:	mov	w1, w0
  457f28:	ldr	x0, [sp, #608]
  457f2c:	str	w1, [x0, #8]
  457f30:	b	457fb4 <ferror@plt+0x56234>
  457f34:	ldr	x0, [sp, #120]
  457f38:	str	x0, [sp, #568]
  457f3c:	add	x1, sp, #0x130
  457f40:	add	x0, sp, #0x134
  457f44:	mov	x4, x1
  457f48:	mov	x3, x0
  457f4c:	mov	w2, #0x0                   	// #0
  457f50:	ldr	x1, [sp, #112]
  457f54:	ldr	x0, [sp, #568]
  457f58:	bl	449b20 <ferror@plt+0x47da0>
  457f5c:	str	x0, [sp, #560]
  457f60:	ldr	w0, [sp, #308]
  457f64:	mov	w0, w0
  457f68:	ldr	x1, [sp, #568]
  457f6c:	add	x0, x1, x0
  457f70:	str	x0, [sp, #568]
  457f74:	ldr	x0, [sp, #560]
  457f78:	mov	w1, w0
  457f7c:	ldr	x0, [sp, #608]
  457f80:	str	w1, [x0, #8]
  457f84:	ldr	x0, [sp, #608]
  457f88:	ldr	w0, [x0, #8]
  457f8c:	mov	w0, w0
  457f90:	ldr	x1, [sp, #560]
  457f94:	cmp	x1, x0
  457f98:	b.eq	457fa8 <ferror@plt+0x56228>  // b.none
  457f9c:	ldr	w0, [sp, #304]
  457fa0:	orr	w0, w0, #0x2
  457fa4:	str	w0, [sp, #304]
  457fa8:	ldr	w0, [sp, #304]
  457fac:	bl	449630 <ferror@plt+0x478b0>
  457fb0:	nop
  457fb4:	nop
  457fb8:	ldr	w0, [sp, #180]
  457fbc:	mov	w0, w0
  457fc0:	ldrh	w1, [sp, #152]
  457fc4:	mov	w2, w1
  457fc8:	mov	w1, #0xffffffff            	// #-1
  457fcc:	str	w1, [sp, #56]
  457fd0:	mov	w1, #0x9                   	// #9
  457fd4:	strb	w1, [sp, #48]
  457fd8:	str	xzr, [sp, #40]
  457fdc:	ldr	x1, [sp, #136]
  457fe0:	str	x1, [sp, #32]
  457fe4:	mov	w1, #0x1                   	// #1
  457fe8:	str	w1, [sp, #24]
  457fec:	str	xzr, [sp, #16]
  457ff0:	str	w2, [sp, #8]
  457ff4:	str	x0, [sp]
  457ff8:	mov	x7, #0x0                   	// #0
  457ffc:	mov	x6, #0x0                   	// #0
  458000:	ldr	x5, [sp, #112]
  458004:	ldr	x4, [sp, #120]
  458008:	ldr	x3, [sp, #128]
  45800c:	mov	x2, #0x0                   	// #0
  458010:	ldr	x1, [sp, #576]
  458014:	mov	x0, #0x0                   	// #0
  458018:	bl	44f4f0 <ferror@plt+0x4d770>
  45801c:	str	x0, [sp, #120]
  458020:	ldr	x0, [sp, #840]
  458024:	add	x0, x0, #0x1
  458028:	str	x0, [sp, #840]
  45802c:	ldrb	w0, [sp, #863]
  458030:	ldr	x1, [sp, #840]
  458034:	cmp	x1, x0
  458038:	b.cc	457b48 <ferror@plt+0x55dc8>  // b.lo, b.ul, b.last
  45803c:	ldr	x1, [sp, #120]
  458040:	ldr	x0, [sp, #112]
  458044:	cmp	x1, x0
  458048:	b.ne	458060 <ferror@plt+0x562e0>  // b.any
  45804c:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  458050:	add	x0, x0, #0xc20
  458054:	bl	401d40 <gettext@plt>
  458058:	bl	46efd4 <warn@@Base>
  45805c:	b	458568 <ferror@plt+0x567e8>
  458060:	ldr	x0, [sp, #832]
  458064:	add	x0, x0, #0x1
  458068:	str	x0, [sp, #832]
  45806c:	ldr	w0, [sp, #884]
  458070:	ldr	x1, [sp, #832]
  458074:	cmp	x1, x0
  458078:	b.cc	457b14 <ferror@plt+0x55d94>  // b.lo, b.ul, b.last
  45807c:	b	458568 <ferror@plt+0x567e8>
  458080:	ldr	x0, [sp, #120]
  458084:	ldrb	w0, [x0]
  458088:	cmp	w0, #0x0
  45808c:	b.eq	45818c <ferror@plt+0x5640c>  // b.none
  458090:	ldr	x0, [sp, #120]
  458094:	str	x0, [sp, #776]
  458098:	b	4580d0 <ferror@plt+0x56350>
  45809c:	ldr	x1, [sp, #112]
  4580a0:	ldr	x0, [sp, #120]
  4580a4:	sub	x0, x1, x0
  4580a8:	mov	x1, x0
  4580ac:	ldr	x0, [sp, #120]
  4580b0:	bl	401980 <strnlen@plt>
  4580b4:	add	x0, x0, #0x1
  4580b8:	ldr	x1, [sp, #120]
  4580bc:	add	x0, x1, x0
  4580c0:	str	x0, [sp, #120]
  4580c4:	ldr	x0, [sp, #864]
  4580c8:	add	x0, x0, #0x1
  4580cc:	str	x0, [sp, #864]
  4580d0:	ldr	x1, [sp, #120]
  4580d4:	ldr	x0, [sp, #112]
  4580d8:	cmp	x1, x0
  4580dc:	b.cs	4580f0 <ferror@plt+0x56370>  // b.hs, b.nlast
  4580e0:	ldr	x0, [sp, #120]
  4580e4:	ldrb	w0, [x0]
  4580e8:	cmp	w0, #0x0
  4580ec:	b.ne	45809c <ferror@plt+0x5631c>  // b.any
  4580f0:	ldr	x1, [sp, #120]
  4580f4:	ldr	x0, [sp, #112]
  4580f8:	cmp	x1, x0
  4580fc:	b.cc	458118 <ferror@plt+0x56398>  // b.lo, b.ul, b.last
  458100:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  458104:	add	x0, x0, #0x3c0
  458108:	bl	401d40 <gettext@plt>
  45810c:	bl	46efd4 <warn@@Base>
  458110:	str	xzr, [sp, #864]
  458114:	b	459b30 <ferror@plt+0x57db0>
  458118:	ldr	x0, [sp, #864]
  45811c:	lsl	x0, x0, #3
  458120:	bl	474714 <warn@@Base+0x5740>
  458124:	str	x0, [sp, #872]
  458128:	str	wzr, [sp, #900]
  45812c:	b	45817c <ferror@plt+0x563fc>
  458130:	ldrsw	x0, [sp, #900]
  458134:	lsl	x0, x0, #3
  458138:	ldr	x1, [sp, #872]
  45813c:	add	x0, x1, x0
  458140:	ldr	x1, [sp, #776]
  458144:	str	x1, [x0]
  458148:	ldr	x1, [sp, #776]
  45814c:	ldr	x0, [sp, #112]
  458150:	sub	x0, x1, x0
  458154:	mov	x1, x0
  458158:	ldr	x0, [sp, #776]
  45815c:	bl	401980 <strnlen@plt>
  458160:	add	x0, x0, #0x1
  458164:	ldr	x1, [sp, #776]
  458168:	add	x0, x1, x0
  45816c:	str	x0, [sp, #776]
  458170:	ldr	w0, [sp, #900]
  458174:	add	w0, w0, #0x1
  458178:	str	w0, [sp, #900]
  45817c:	ldr	x0, [sp, #776]
  458180:	ldrb	w0, [x0]
  458184:	cmp	w0, #0x0
  458188:	b.ne	458130 <ferror@plt+0x563b0>  // b.any
  45818c:	ldr	x0, [sp, #120]
  458190:	add	x0, x0, #0x1
  458194:	str	x0, [sp, #120]
  458198:	ldr	x1, [sp, #120]
  45819c:	ldr	x0, [sp, #112]
  4581a0:	cmp	x1, x0
  4581a4:	b.cs	45855c <ferror@plt+0x567dc>  // b.hs, b.nlast
  4581a8:	ldr	x0, [sp, #120]
  4581ac:	ldrb	w0, [x0]
  4581b0:	cmp	w0, #0x0
  4581b4:	b.eq	45855c <ferror@plt+0x567dc>  // b.none
  4581b8:	ldr	x0, [sp, #120]
  4581bc:	str	x0, [sp, #768]
  4581c0:	b	458288 <ferror@plt+0x56508>
  4581c4:	ldr	x1, [sp, #112]
  4581c8:	ldr	x0, [sp, #120]
  4581cc:	sub	x0, x1, x0
  4581d0:	mov	x1, x0
  4581d4:	ldr	x0, [sp, #120]
  4581d8:	bl	401980 <strnlen@plt>
  4581dc:	add	x0, x0, #0x1
  4581e0:	ldr	x1, [sp, #120]
  4581e4:	add	x0, x1, x0
  4581e8:	str	x0, [sp, #120]
  4581ec:	add	x0, sp, #0x12c
  4581f0:	mov	x4, #0x0                   	// #0
  4581f4:	mov	x3, x0
  4581f8:	mov	w2, #0x0                   	// #0
  4581fc:	ldr	x1, [sp, #112]
  458200:	ldr	x0, [sp, #120]
  458204:	bl	449b20 <ferror@plt+0x47da0>
  458208:	ldr	w0, [sp, #300]
  45820c:	mov	w0, w0
  458210:	ldr	x1, [sp, #120]
  458214:	add	x0, x1, x0
  458218:	str	x0, [sp, #120]
  45821c:	add	x0, sp, #0x128
  458220:	mov	x4, #0x0                   	// #0
  458224:	mov	x3, x0
  458228:	mov	w2, #0x0                   	// #0
  45822c:	ldr	x1, [sp, #112]
  458230:	ldr	x0, [sp, #120]
  458234:	bl	449b20 <ferror@plt+0x47da0>
  458238:	ldr	w0, [sp, #296]
  45823c:	mov	w0, w0
  458240:	ldr	x1, [sp, #120]
  458244:	add	x0, x1, x0
  458248:	str	x0, [sp, #120]
  45824c:	add	x0, sp, #0x124
  458250:	mov	x4, #0x0                   	// #0
  458254:	mov	x3, x0
  458258:	mov	w2, #0x0                   	// #0
  45825c:	ldr	x1, [sp, #112]
  458260:	ldr	x0, [sp, #120]
  458264:	bl	449b20 <ferror@plt+0x47da0>
  458268:	ldr	w0, [sp, #292]
  45826c:	mov	w0, w0
  458270:	ldr	x1, [sp, #120]
  458274:	add	x0, x1, x0
  458278:	str	x0, [sp, #120]
  45827c:	ldr	w0, [sp, #884]
  458280:	add	w0, w0, #0x1
  458284:	str	w0, [sp, #884]
  458288:	ldr	x1, [sp, #120]
  45828c:	ldr	x0, [sp, #112]
  458290:	cmp	x1, x0
  458294:	b.cs	4582a8 <ferror@plt+0x56528>  // b.hs, b.nlast
  458298:	ldr	x0, [sp, #120]
  45829c:	ldrb	w0, [x0]
  4582a0:	cmp	w0, #0x0
  4582a4:	b.ne	4581c4 <ferror@plt+0x56444>  // b.any
  4582a8:	ldr	x1, [sp, #120]
  4582ac:	ldr	x0, [sp, #112]
  4582b0:	cmp	x1, x0
  4582b4:	b.cc	4582d0 <ferror@plt+0x56550>  // b.lo, b.ul, b.last
  4582b8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4582bc:	add	x0, x0, #0x3e8
  4582c0:	bl	401d40 <gettext@plt>
  4582c4:	bl	46efd4 <warn@@Base>
  4582c8:	str	wzr, [sp, #884]
  4582cc:	b	459b30 <ferror@plt+0x57db0>
  4582d0:	ldr	w1, [sp, #884]
  4582d4:	mov	x0, x1
  4582d8:	lsl	x0, x0, #1
  4582dc:	add	x0, x0, x1
  4582e0:	lsl	x0, x0, #3
  4582e4:	bl	474714 <warn@@Base+0x5740>
  4582e8:	str	x0, [sp, #888]
  4582ec:	str	wzr, [sp, #900]
  4582f0:	b	458548 <ferror@plt+0x567c8>
  4582f4:	ldrsw	x1, [sp, #900]
  4582f8:	mov	x0, x1
  4582fc:	lsl	x0, x0, #1
  458300:	add	x0, x0, x1
  458304:	lsl	x0, x0, #3
  458308:	mov	x1, x0
  45830c:	ldr	x0, [sp, #888]
  458310:	add	x0, x0, x1
  458314:	ldr	x1, [sp, #768]
  458318:	str	x1, [x0]
  45831c:	ldr	x1, [sp, #112]
  458320:	ldr	x0, [sp, #768]
  458324:	sub	x0, x1, x0
  458328:	mov	x1, x0
  45832c:	ldr	x0, [sp, #768]
  458330:	bl	401980 <strnlen@plt>
  458334:	add	x0, x0, #0x1
  458338:	ldr	x1, [sp, #768]
  45833c:	add	x0, x1, x0
  458340:	str	x0, [sp, #768]
  458344:	add	x1, sp, #0x11c
  458348:	add	x0, sp, #0x120
  45834c:	mov	x4, x1
  458350:	mov	x3, x0
  458354:	mov	w2, #0x0                   	// #0
  458358:	ldr	x1, [sp, #112]
  45835c:	ldr	x0, [sp, #768]
  458360:	bl	449b20 <ferror@plt+0x47da0>
  458364:	str	x0, [sp, #696]
  458368:	ldr	w0, [sp, #288]
  45836c:	mov	w0, w0
  458370:	ldr	x1, [sp, #768]
  458374:	add	x0, x1, x0
  458378:	str	x0, [sp, #768]
  45837c:	ldrsw	x1, [sp, #900]
  458380:	mov	x0, x1
  458384:	lsl	x0, x0, #1
  458388:	add	x0, x0, x1
  45838c:	lsl	x0, x0, #3
  458390:	mov	x1, x0
  458394:	ldr	x0, [sp, #888]
  458398:	add	x0, x0, x1
  45839c:	ldr	x1, [sp, #696]
  4583a0:	str	w1, [x0, #8]
  4583a4:	ldrsw	x1, [sp, #900]
  4583a8:	mov	x0, x1
  4583ac:	lsl	x0, x0, #1
  4583b0:	add	x0, x0, x1
  4583b4:	lsl	x0, x0, #3
  4583b8:	mov	x1, x0
  4583bc:	ldr	x0, [sp, #888]
  4583c0:	add	x0, x0, x1
  4583c4:	ldr	w0, [x0, #8]
  4583c8:	mov	w0, w0
  4583cc:	ldr	x1, [sp, #696]
  4583d0:	cmp	x1, x0
  4583d4:	b.eq	4583e4 <ferror@plt+0x56664>  // b.none
  4583d8:	ldr	w0, [sp, #284]
  4583dc:	orr	w0, w0, #0x2
  4583e0:	str	w0, [sp, #284]
  4583e4:	ldr	w0, [sp, #284]
  4583e8:	bl	449630 <ferror@plt+0x478b0>
  4583ec:	add	x1, sp, #0x114
  4583f0:	add	x0, sp, #0x118
  4583f4:	mov	x4, x1
  4583f8:	mov	x3, x0
  4583fc:	mov	w2, #0x0                   	// #0
  458400:	ldr	x1, [sp, #112]
  458404:	ldr	x0, [sp, #768]
  458408:	bl	449b20 <ferror@plt+0x47da0>
  45840c:	str	x0, [sp, #688]
  458410:	ldr	w0, [sp, #280]
  458414:	mov	w0, w0
  458418:	ldr	x1, [sp, #768]
  45841c:	add	x0, x1, x0
  458420:	str	x0, [sp, #768]
  458424:	ldrsw	x1, [sp, #900]
  458428:	mov	x0, x1
  45842c:	lsl	x0, x0, #1
  458430:	add	x0, x0, x1
  458434:	lsl	x0, x0, #3
  458438:	mov	x1, x0
  45843c:	ldr	x0, [sp, #888]
  458440:	add	x0, x0, x1
  458444:	ldr	x1, [sp, #688]
  458448:	str	w1, [x0, #12]
  45844c:	ldrsw	x1, [sp, #900]
  458450:	mov	x0, x1
  458454:	lsl	x0, x0, #1
  458458:	add	x0, x0, x1
  45845c:	lsl	x0, x0, #3
  458460:	mov	x1, x0
  458464:	ldr	x0, [sp, #888]
  458468:	add	x0, x0, x1
  45846c:	ldr	w0, [x0, #12]
  458470:	mov	w0, w0
  458474:	ldr	x1, [sp, #688]
  458478:	cmp	x1, x0
  45847c:	b.eq	45848c <ferror@plt+0x5670c>  // b.none
  458480:	ldr	w0, [sp, #276]
  458484:	orr	w0, w0, #0x2
  458488:	str	w0, [sp, #276]
  45848c:	ldr	w0, [sp, #276]
  458490:	bl	449630 <ferror@plt+0x478b0>
  458494:	add	x1, sp, #0x10c
  458498:	add	x0, sp, #0x110
  45849c:	mov	x4, x1
  4584a0:	mov	x3, x0
  4584a4:	mov	w2, #0x0                   	// #0
  4584a8:	ldr	x1, [sp, #112]
  4584ac:	ldr	x0, [sp, #768]
  4584b0:	bl	449b20 <ferror@plt+0x47da0>
  4584b4:	str	x0, [sp, #680]
  4584b8:	ldr	w0, [sp, #272]
  4584bc:	mov	w0, w0
  4584c0:	ldr	x1, [sp, #768]
  4584c4:	add	x0, x1, x0
  4584c8:	str	x0, [sp, #768]
  4584cc:	ldrsw	x1, [sp, #900]
  4584d0:	mov	x0, x1
  4584d4:	lsl	x0, x0, #1
  4584d8:	add	x0, x0, x1
  4584dc:	lsl	x0, x0, #3
  4584e0:	mov	x1, x0
  4584e4:	ldr	x0, [sp, #888]
  4584e8:	add	x0, x0, x1
  4584ec:	ldr	x1, [sp, #680]
  4584f0:	str	w1, [x0, #16]
  4584f4:	ldrsw	x1, [sp, #900]
  4584f8:	mov	x0, x1
  4584fc:	lsl	x0, x0, #1
  458500:	add	x0, x0, x1
  458504:	lsl	x0, x0, #3
  458508:	mov	x1, x0
  45850c:	ldr	x0, [sp, #888]
  458510:	add	x0, x0, x1
  458514:	ldr	w0, [x0, #16]
  458518:	mov	w0, w0
  45851c:	ldr	x1, [sp, #680]
  458520:	cmp	x1, x0
  458524:	b.eq	458534 <ferror@plt+0x567b4>  // b.none
  458528:	ldr	w0, [sp, #268]
  45852c:	orr	w0, w0, #0x2
  458530:	str	w0, [sp, #268]
  458534:	ldr	w0, [sp, #268]
  458538:	bl	449630 <ferror@plt+0x478b0>
  45853c:	ldr	w0, [sp, #900]
  458540:	add	w0, w0, #0x1
  458544:	str	w0, [sp, #900]
  458548:	ldr	x0, [sp, #768]
  45854c:	ldrb	w0, [x0]
  458550:	cmp	w0, #0x0
  458554:	b.ne	4582f4 <ferror@plt+0x56574>  // b.any
  458558:	str	wzr, [sp, #900]
  45855c:	ldr	x0, [sp, #120]
  458560:	add	x0, x0, #0x1
  458564:	str	x0, [sp, #120]
  458568:	ldr	x0, [sp, #888]
  45856c:	cmp	x0, #0x0
  458570:	b.eq	4586cc <ferror@plt+0x5694c>  // b.none
  458574:	ldr	x0, [sp, #872]
  458578:	cmp	x0, #0x0
  45857c:	b.ne	4585a8 <ferror@plt+0x56828>  // b.any
  458580:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  458584:	add	x0, x0, #0x408
  458588:	bl	401d40 <gettext@plt>
  45858c:	mov	x2, x0
  458590:	ldr	x0, [sp, #888]
  458594:	ldr	x0, [x0]
  458598:	mov	x1, x0
  45859c:	mov	x0, x2
  4585a0:	bl	401cf0 <printf@plt>
  4585a4:	b	4586cc <ferror@plt+0x5694c>
  4585a8:	ldr	x0, [sp, #888]
  4585ac:	ldr	w0, [x0, #8]
  4585b0:	str	w0, [sp, #556]
  4585b4:	ldr	w0, [sp, #556]
  4585b8:	cmp	w0, #0x0
  4585bc:	b.ne	4585d0 <ferror@plt+0x56850>  // b.any
  4585c0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4585c4:	add	x0, x0, #0x418
  4585c8:	str	x0, [sp, #760]
  4585cc:	b	458664 <ferror@plt+0x568e4>
  4585d0:	ldr	x0, [sp, #864]
  4585d4:	cmp	x0, #0x0
  4585d8:	b.ne	4585f0 <ferror@plt+0x56870>  // b.any
  4585dc:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4585e0:	add	x0, x0, #0x420
  4585e4:	bl	401d40 <gettext@plt>
  4585e8:	str	x0, [sp, #760]
  4585ec:	b	458664 <ferror@plt+0x568e4>
  4585f0:	ldr	w0, [sp, #556]
  4585f4:	ldr	x1, [sp, #864]
  4585f8:	cmp	x1, x0
  4585fc:	b.cs	458644 <ferror@plt+0x568c4>  // b.hs, b.nlast
  458600:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  458604:	add	x0, x0, #0x430
  458608:	bl	401d40 <gettext@plt>
  45860c:	mov	x19, x0
  458610:	ldr	x1, [sp, #864]
  458614:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  458618:	add	x0, x0, #0xd78
  45861c:	bl	449984 <ferror@plt+0x47c04>
  458620:	mov	x2, x0
  458624:	ldr	w1, [sp, #556]
  458628:	mov	x0, x19
  45862c:	bl	46efd4 <warn@@Base>
  458630:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  458634:	add	x0, x0, #0x1e0
  458638:	bl	401d40 <gettext@plt>
  45863c:	str	x0, [sp, #760]
  458640:	b	458664 <ferror@plt+0x568e4>
  458644:	ldr	w0, [sp, #556]
  458648:	sub	w0, w0, #0x1
  45864c:	mov	w0, w0
  458650:	lsl	x0, x0, #3
  458654:	ldr	x1, [sp, #872]
  458658:	add	x0, x1, x0
  45865c:	ldr	x0, [x0]
  458660:	str	x0, [sp, #760]
  458664:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  458668:	add	x0, x0, #0x548
  45866c:	ldr	w0, [x0]
  458670:	cmp	w0, #0x0
  458674:	b.ne	458688 <ferror@plt+0x56908>  // b.any
  458678:	ldr	x0, [sp, #760]
  45867c:	bl	401940 <strlen@plt>
  458680:	cmp	x0, #0x4b
  458684:	b.hi	4586b4 <ferror@plt+0x56934>  // b.pmore
  458688:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45868c:	add	x0, x0, #0x460
  458690:	bl	401d40 <gettext@plt>
  458694:	mov	x3, x0
  458698:	ldr	x0, [sp, #888]
  45869c:	ldr	x0, [x0]
  4586a0:	mov	x2, x0
  4586a4:	ldr	x1, [sp, #760]
  4586a8:	mov	x0, x3
  4586ac:	bl	401cf0 <printf@plt>
  4586b0:	b	4586cc <ferror@plt+0x5694c>
  4586b4:	ldr	x0, [sp, #888]
  4586b8:	ldr	x0, [x0]
  4586bc:	mov	x1, x0
  4586c0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4586c4:	add	x0, x0, #0x470
  4586c8:	bl	401cf0 <printf@plt>
  4586cc:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4586d0:	add	x0, x0, #0x478
  4586d4:	bl	401d40 <gettext@plt>
  4586d8:	bl	401cf0 <printf@plt>
  4586dc:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  4586e0:	add	x0, x0, #0x418
  4586e4:	mov	x1, x0
  4586e8:	add	x0, sp, #0x90
  4586ec:	ldp	x2, x3, [x0]
  4586f0:	stp	x2, x3, [x1]
  4586f4:	ldp	x2, x3, [x0, #16]
  4586f8:	stp	x2, x3, [x1, #16]
  4586fc:	ldr	x0, [x0, #32]
  458700:	str	x0, [x1, #32]
  458704:	b	459ad0 <ferror@plt+0x57d50>
  458708:	str	wzr, [sp, #740]
  45870c:	ldr	x0, [sp, #120]
  458710:	add	x1, x0, #0x1
  458714:	str	x1, [sp, #120]
  458718:	ldrb	w0, [x0]
  45871c:	strb	w0, [sp, #555]
  458720:	ldrb	w0, [sp, #555]
  458724:	str	w0, [sp, #756]
  458728:	ldrb	w0, [sp, #177]
  45872c:	ldrb	w1, [sp, #555]
  458730:	cmp	w1, w0
  458734:	b.cc	4588b8 <ferror@plt+0x56b38>  // b.lo, b.ul, b.last
  458738:	ldrb	w0, [sp, #177]
  45873c:	ldrb	w1, [sp, #555]
  458740:	sub	w0, w1, w0
  458744:	strb	w0, [sp, #555]
  458748:	ldrb	w0, [sp, #176]
  45874c:	ldrb	w1, [sp, #555]
  458750:	udiv	w0, w1, w0
  458754:	and	w0, w0, #0xff
  458758:	and	x0, x0, #0xff
  45875c:	str	x0, [sp, #744]
  458760:	ldrb	w0, [sp, #169]
  458764:	cmp	w0, #0x1
  458768:	b.ne	4587bc <ferror@plt+0x56a3c>  // b.any
  45876c:	ldrb	w0, [sp, #168]
  458770:	and	x0, x0, #0xff
  458774:	ldr	x1, [sp, #744]
  458778:	mul	x0, x1, x0
  45877c:	str	x0, [sp, #744]
  458780:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458784:	add	x0, x0, #0xdf0
  458788:	ldr	x1, [x0]
  45878c:	ldr	x0, [sp, #744]
  458790:	add	x1, x1, x0
  458794:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458798:	add	x0, x0, #0xdf0
  45879c:	str	x1, [x0]
  4587a0:	ldr	x0, [sp, #744]
  4587a4:	cmp	x0, #0x0
  4587a8:	b.eq	458864 <ferror@plt+0x56ae4>  // b.none
  4587ac:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4587b0:	add	x0, x0, #0xdf0
  4587b4:	str	wzr, [x0, #8]
  4587b8:	b	458864 <ferror@plt+0x56ae4>
  4587bc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4587c0:	add	x0, x0, #0xdf0
  4587c4:	ldrb	w0, [x0, #32]
  4587c8:	and	x1, x0, #0xff
  4587cc:	ldr	x0, [sp, #744]
  4587d0:	add	x1, x1, x0
  4587d4:	ldrb	w0, [sp, #169]
  4587d8:	and	x0, x0, #0xff
  4587dc:	udiv	x0, x1, x0
  4587e0:	mov	w1, w0
  4587e4:	ldrb	w0, [sp, #168]
  4587e8:	mul	w0, w1, w0
  4587ec:	str	w0, [sp, #404]
  4587f0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4587f4:	add	x0, x0, #0xdf0
  4587f8:	ldr	x1, [x0]
  4587fc:	ldr	w0, [sp, #404]
  458800:	add	x1, x1, x0
  458804:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458808:	add	x0, x0, #0xdf0
  45880c:	str	x1, [x0]
  458810:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458814:	add	x0, x0, #0xdf0
  458818:	ldrb	w0, [x0, #32]
  45881c:	and	x1, x0, #0xff
  458820:	ldr	x0, [sp, #744]
  458824:	add	x0, x1, x0
  458828:	ldrb	w1, [sp, #169]
  45882c:	and	x1, x1, #0xff
  458830:	udiv	x2, x0, x1
  458834:	mul	x1, x2, x1
  458838:	sub	x0, x0, x1
  45883c:	and	w1, w0, #0xff
  458840:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458844:	add	x0, x0, #0xdf0
  458848:	strb	w1, [x0, #32]
  45884c:	ldr	w0, [sp, #404]
  458850:	cmp	w0, #0x0
  458854:	b.eq	458864 <ferror@plt+0x56ae4>  // b.none
  458858:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45885c:	add	x0, x0, #0xdf0
  458860:	str	wzr, [x0, #8]
  458864:	ldrb	w1, [sp, #176]
  458868:	ldrb	w0, [sp, #555]
  45886c:	udiv	w2, w0, w1
  458870:	mul	w1, w2, w1
  458874:	sub	w0, w0, w1
  458878:	and	w0, w0, #0xff
  45887c:	mov	w1, w0
  458880:	ldr	w0, [sp, #172]
  458884:	add	w0, w1, w0
  458888:	str	w0, [sp, #536]
  45888c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458890:	add	x0, x0, #0xdf0
  458894:	ldr	w1, [x0, #16]
  458898:	ldr	w0, [sp, #536]
  45889c:	add	w1, w1, w0
  4588a0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4588a4:	add	x0, x0, #0xdf0
  4588a8:	str	w1, [x0, #16]
  4588ac:	mov	w0, #0x1                   	// #1
  4588b0:	str	w0, [sp, #740]
  4588b4:	b	4597a0 <ferror@plt+0x57a20>
  4588b8:	ldrb	w0, [sp, #555]
  4588bc:	cmp	w0, #0xc
  4588c0:	b.eq	4595ec <ferror@plt+0x5786c>  // b.none
  4588c4:	cmp	w0, #0xc
  4588c8:	b.gt	459668 <ferror@plt+0x578e8>
  4588cc:	cmp	w0, #0xb
  4588d0:	b.eq	45977c <ferror@plt+0x579fc>  // b.none
  4588d4:	cmp	w0, #0xb
  4588d8:	b.gt	459668 <ferror@plt+0x578e8>
  4588dc:	cmp	w0, #0xa
  4588e0:	b.eq	459784 <ferror@plt+0x57a04>  // b.none
  4588e4:	cmp	w0, #0xa
  4588e8:	b.gt	459668 <ferror@plt+0x578e8>
  4588ec:	cmp	w0, #0x9
  4588f0:	b.eq	4594ec <ferror@plt+0x5776c>  // b.none
  4588f4:	cmp	w0, #0x9
  4588f8:	b.gt	459668 <ferror@plt+0x578e8>
  4588fc:	cmp	w0, #0x8
  458900:	b.eq	4593c4 <ferror@plt+0x57644>  // b.none
  458904:	cmp	w0, #0x8
  458908:	b.gt	459668 <ferror@plt+0x578e8>
  45890c:	cmp	w0, #0x7
  458910:	b.eq	4593b0 <ferror@plt+0x57630>  // b.none
  458914:	cmp	w0, #0x7
  458918:	b.gt	459668 <ferror@plt+0x578e8>
  45891c:	cmp	w0, #0x6
  458920:	b.eq	459378 <ferror@plt+0x575f8>  // b.none
  458924:	cmp	w0, #0x6
  458928:	b.gt	459668 <ferror@plt+0x578e8>
  45892c:	cmp	w0, #0x5
  458930:	b.eq	4592fc <ferror@plt+0x5757c>  // b.none
  458934:	cmp	w0, #0x5
  458938:	b.gt	459668 <ferror@plt+0x578e8>
  45893c:	cmp	w0, #0x4
  458940:	b.eq	459070 <ferror@plt+0x572f0>  // b.none
  458944:	cmp	w0, #0x4
  458948:	b.gt	459668 <ferror@plt+0x578e8>
  45894c:	cmp	w0, #0x3
  458950:	b.eq	458fe8 <ferror@plt+0x57268>  // b.none
  458954:	cmp	w0, #0x3
  458958:	b.gt	459668 <ferror@plt+0x578e8>
  45895c:	cmp	w0, #0x2
  458960:	b.eq	458e7c <ferror@plt+0x570fc>  // b.none
  458964:	cmp	w0, #0x2
  458968:	b.gt	459668 <ferror@plt+0x578e8>
  45896c:	cmp	w0, #0x0
  458970:	b.eq	458980 <ferror@plt+0x56c00>  // b.none
  458974:	cmp	w0, #0x1
  458978:	b.eq	45978c <ferror@plt+0x57a0c>  // b.none
  45897c:	b	459668 <ferror@plt+0x578e8>
  458980:	ldr	x0, [sp, #120]
  458984:	str	x0, [sp, #480]
  458988:	ldr	x0, [sp, #376]
  45898c:	add	x2, sp, #0x104
  458990:	add	x1, sp, #0x108
  458994:	mov	x4, x2
  458998:	mov	x3, x1
  45899c:	mov	w2, #0x0                   	// #0
  4589a0:	mov	x1, x0
  4589a4:	ldr	x0, [sp, #480]
  4589a8:	bl	449b20 <ferror@plt+0x47da0>
  4589ac:	str	x0, [sp, #472]
  4589b0:	ldr	w0, [sp, #264]
  4589b4:	mov	w0, w0
  4589b8:	ldr	x1, [sp, #480]
  4589bc:	add	x0, x1, x0
  4589c0:	str	x0, [sp, #480]
  4589c4:	ldr	x0, [sp, #472]
  4589c8:	str	w0, [sp, #468]
  4589cc:	ldr	w0, [sp, #468]
  4589d0:	ldr	x1, [sp, #472]
  4589d4:	cmp	x1, x0
  4589d8:	b.eq	4589e8 <ferror@plt+0x56c68>  // b.none
  4589dc:	ldr	w0, [sp, #260]
  4589e0:	orr	w0, w0, #0x2
  4589e4:	str	w0, [sp, #260]
  4589e8:	ldr	w0, [sp, #260]
  4589ec:	bl	449630 <ferror@plt+0x478b0>
  4589f0:	ldr	w0, [sp, #468]
  4589f4:	ldr	x1, [sp, #480]
  4589f8:	add	x0, x1, x0
  4589fc:	str	x0, [sp, #456]
  458a00:	ldr	w0, [sp, #468]
  458a04:	cmp	w0, #0x0
  458a08:	b.eq	458a1c <ferror@plt+0x56c9c>  // b.none
  458a0c:	ldr	x0, [sp, #376]
  458a10:	ldr	x1, [sp, #456]
  458a14:	cmp	x1, x0
  458a18:	b.ls	458a30 <ferror@plt+0x56cb0>  // b.plast
  458a1c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  458a20:	add	x0, x0, #0xbe0
  458a24:	bl	401d40 <gettext@plt>
  458a28:	bl	46efd4 <warn@@Base>
  458a2c:	b	4597a0 <ferror@plt+0x57a20>
  458a30:	ldr	x0, [sp, #480]
  458a34:	add	x1, x0, #0x1
  458a38:	str	x1, [sp, #480]
  458a3c:	ldrb	w0, [x0]
  458a40:	strb	w0, [sp, #455]
  458a44:	ldrb	w0, [sp, #455]
  458a48:	str	w0, [sp, #756]
  458a4c:	ldr	w0, [sp, #756]
  458a50:	neg	w0, w0
  458a54:	str	w0, [sp, #756]
  458a58:	ldrb	w0, [sp, #455]
  458a5c:	cmp	w0, #0x16
  458a60:	b.eq	458e64 <ferror@plt+0x570e4>  // b.none
  458a64:	cmp	w0, #0x16
  458a68:	b.gt	458e30 <ferror@plt+0x570b0>
  458a6c:	cmp	w0, #0x4
  458a70:	b.eq	458e64 <ferror@plt+0x570e4>  // b.none
  458a74:	cmp	w0, #0x4
  458a78:	b.gt	458e30 <ferror@plt+0x570b0>
  458a7c:	cmp	w0, #0x3
  458a80:	b.eq	458ba0 <ferror@plt+0x56e20>  // b.none
  458a84:	cmp	w0, #0x3
  458a88:	b.gt	458e30 <ferror@plt+0x570b0>
  458a8c:	cmp	w0, #0x1
  458a90:	b.eq	458e6c <ferror@plt+0x570ec>  // b.none
  458a94:	cmp	w0, #0x2
  458a98:	b.ne	458e30 <ferror@plt+0x570b0>  // b.any
  458a9c:	ldr	x1, [sp, #456]
  458aa0:	ldr	x0, [sp, #480]
  458aa4:	sub	x0, x1, x0
  458aa8:	str	w0, [sp, #736]
  458aac:	ldr	w0, [sp, #736]
  458ab0:	cmp	w0, #0x8
  458ab4:	b.ls	458ae8 <ferror@plt+0x56d68>  // b.plast
  458ab8:	ldr	w0, [sp, #736]
  458abc:	mov	x2, x0
  458ac0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  458ac4:	add	x1, x0, #0xc78
  458ac8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  458acc:	add	x0, x0, #0xcc8
  458ad0:	bl	401920 <ngettext@plt>
  458ad4:	mov	w2, #0x8                   	// #8
  458ad8:	ldr	w1, [sp, #736]
  458adc:	bl	46eed4 <error@@Base>
  458ae0:	mov	w0, #0x8                   	// #8
  458ae4:	str	w0, [sp, #736]
  458ae8:	ldr	w0, [sp, #736]
  458aec:	ldr	x1, [sp, #480]
  458af0:	add	x0, x1, x0
  458af4:	ldr	x1, [sp, #456]
  458af8:	cmp	x1, x0
  458afc:	b.hi	458b28 <ferror@plt+0x56da8>  // b.pmore
  458b00:	ldr	x1, [sp, #480]
  458b04:	ldr	x0, [sp, #456]
  458b08:	cmp	x1, x0
  458b0c:	b.cs	458b24 <ferror@plt+0x56da4>  // b.hs, b.nlast
  458b10:	ldr	x1, [sp, #456]
  458b14:	ldr	x0, [sp, #480]
  458b18:	sub	x0, x1, x0
  458b1c:	str	w0, [sp, #736]
  458b20:	b	458b28 <ferror@plt+0x56da8>
  458b24:	str	wzr, [sp, #736]
  458b28:	ldr	w0, [sp, #736]
  458b2c:	cmp	w0, #0x0
  458b30:	b.eq	458b40 <ferror@plt+0x56dc0>  // b.none
  458b34:	ldr	w0, [sp, #736]
  458b38:	cmp	w0, #0x8
  458b3c:	b.ls	458b50 <ferror@plt+0x56dd0>  // b.plast
  458b40:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458b44:	add	x0, x0, #0xdf0
  458b48:	str	xzr, [x0]
  458b4c:	b	458b7c <ferror@plt+0x56dfc>
  458b50:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  458b54:	add	x0, x0, #0x580
  458b58:	ldr	x2, [x0]
  458b5c:	ldr	w0, [sp, #736]
  458b60:	mov	w1, w0
  458b64:	ldr	x0, [sp, #480]
  458b68:	blr	x2
  458b6c:	mov	x1, x0
  458b70:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458b74:	add	x0, x0, #0xdf0
  458b78:	str	x1, [x0]
  458b7c:	ldr	x0, [sp, #456]
  458b80:	str	x0, [sp, #480]
  458b84:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458b88:	add	x0, x0, #0xdf0
  458b8c:	strb	wzr, [x0, #32]
  458b90:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458b94:	add	x0, x0, #0xdf0
  458b98:	str	wzr, [x0, #8]
  458b9c:	b	458e70 <ferror@plt+0x570f0>
  458ba0:	ldr	w0, [sp, #884]
  458ba4:	add	w0, w0, #0x1
  458ba8:	mov	w1, w0
  458bac:	mov	x0, x1
  458bb0:	lsl	x0, x0, #1
  458bb4:	add	x0, x0, x1
  458bb8:	lsl	x0, x0, #3
  458bbc:	mov	x1, x0
  458bc0:	ldr	x0, [sp, #888]
  458bc4:	bl	4747d0 <warn@@Base+0x57fc>
  458bc8:	str	x0, [sp, #888]
  458bcc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458bd0:	add	x0, x0, #0xdf0
  458bd4:	ldr	w0, [x0, #36]
  458bd8:	add	w1, w0, #0x1
  458bdc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458be0:	add	x0, x0, #0xdf0
  458be4:	str	w1, [x0, #36]
  458be8:	ldr	w1, [sp, #884]
  458bec:	mov	x0, x1
  458bf0:	lsl	x0, x0, #1
  458bf4:	add	x0, x0, x1
  458bf8:	lsl	x0, x0, #3
  458bfc:	mov	x1, x0
  458c00:	ldr	x0, [sp, #888]
  458c04:	add	x0, x0, x1
  458c08:	ldr	x1, [sp, #480]
  458c0c:	str	x1, [x0]
  458c10:	ldr	x0, [sp, #480]
  458c14:	bl	401940 <strlen@plt>
  458c18:	add	x0, x0, #0x1
  458c1c:	ldr	x1, [sp, #480]
  458c20:	add	x0, x1, x0
  458c24:	str	x0, [sp, #480]
  458c28:	add	x1, sp, #0xfc
  458c2c:	add	x0, sp, #0x100
  458c30:	mov	x4, x1
  458c34:	mov	x3, x0
  458c38:	mov	w2, #0x0                   	// #0
  458c3c:	ldr	x1, [sp, #456]
  458c40:	ldr	x0, [sp, #480]
  458c44:	bl	449b20 <ferror@plt+0x47da0>
  458c48:	str	x0, [sp, #440]
  458c4c:	ldr	w0, [sp, #256]
  458c50:	mov	w0, w0
  458c54:	ldr	x1, [sp, #480]
  458c58:	add	x0, x1, x0
  458c5c:	str	x0, [sp, #480]
  458c60:	ldr	w1, [sp, #884]
  458c64:	mov	x0, x1
  458c68:	lsl	x0, x0, #1
  458c6c:	add	x0, x0, x1
  458c70:	lsl	x0, x0, #3
  458c74:	mov	x1, x0
  458c78:	ldr	x0, [sp, #888]
  458c7c:	add	x0, x0, x1
  458c80:	ldr	x1, [sp, #440]
  458c84:	str	w1, [x0, #8]
  458c88:	ldr	w1, [sp, #884]
  458c8c:	mov	x0, x1
  458c90:	lsl	x0, x0, #1
  458c94:	add	x0, x0, x1
  458c98:	lsl	x0, x0, #3
  458c9c:	mov	x1, x0
  458ca0:	ldr	x0, [sp, #888]
  458ca4:	add	x0, x0, x1
  458ca8:	ldr	w0, [x0, #8]
  458cac:	mov	w0, w0
  458cb0:	ldr	x1, [sp, #440]
  458cb4:	cmp	x1, x0
  458cb8:	b.eq	458cc8 <ferror@plt+0x56f48>  // b.none
  458cbc:	ldr	w0, [sp, #252]
  458cc0:	orr	w0, w0, #0x2
  458cc4:	str	w0, [sp, #252]
  458cc8:	ldr	w0, [sp, #252]
  458ccc:	bl	449630 <ferror@plt+0x478b0>
  458cd0:	add	x1, sp, #0xf4
  458cd4:	add	x0, sp, #0xf8
  458cd8:	mov	x4, x1
  458cdc:	mov	x3, x0
  458ce0:	mov	w2, #0x0                   	// #0
  458ce4:	ldr	x1, [sp, #456]
  458ce8:	ldr	x0, [sp, #480]
  458cec:	bl	449b20 <ferror@plt+0x47da0>
  458cf0:	str	x0, [sp, #432]
  458cf4:	ldr	w0, [sp, #248]
  458cf8:	mov	w0, w0
  458cfc:	ldr	x1, [sp, #480]
  458d00:	add	x0, x1, x0
  458d04:	str	x0, [sp, #480]
  458d08:	ldr	w1, [sp, #884]
  458d0c:	mov	x0, x1
  458d10:	lsl	x0, x0, #1
  458d14:	add	x0, x0, x1
  458d18:	lsl	x0, x0, #3
  458d1c:	mov	x1, x0
  458d20:	ldr	x0, [sp, #888]
  458d24:	add	x0, x0, x1
  458d28:	ldr	x1, [sp, #432]
  458d2c:	str	w1, [x0, #12]
  458d30:	ldr	w1, [sp, #884]
  458d34:	mov	x0, x1
  458d38:	lsl	x0, x0, #1
  458d3c:	add	x0, x0, x1
  458d40:	lsl	x0, x0, #3
  458d44:	mov	x1, x0
  458d48:	ldr	x0, [sp, #888]
  458d4c:	add	x0, x0, x1
  458d50:	ldr	w0, [x0, #12]
  458d54:	mov	w0, w0
  458d58:	ldr	x1, [sp, #432]
  458d5c:	cmp	x1, x0
  458d60:	b.eq	458d70 <ferror@plt+0x56ff0>  // b.none
  458d64:	ldr	w0, [sp, #244]
  458d68:	orr	w0, w0, #0x2
  458d6c:	str	w0, [sp, #244]
  458d70:	ldr	w0, [sp, #244]
  458d74:	bl	449630 <ferror@plt+0x478b0>
  458d78:	add	x1, sp, #0xec
  458d7c:	add	x0, sp, #0xf0
  458d80:	mov	x4, x1
  458d84:	mov	x3, x0
  458d88:	mov	w2, #0x0                   	// #0
  458d8c:	ldr	x1, [sp, #456]
  458d90:	ldr	x0, [sp, #480]
  458d94:	bl	449b20 <ferror@plt+0x47da0>
  458d98:	str	x0, [sp, #424]
  458d9c:	ldr	w0, [sp, #240]
  458da0:	mov	w0, w0
  458da4:	ldr	x1, [sp, #480]
  458da8:	add	x0, x1, x0
  458dac:	str	x0, [sp, #480]
  458db0:	ldr	w1, [sp, #884]
  458db4:	mov	x0, x1
  458db8:	lsl	x0, x0, #1
  458dbc:	add	x0, x0, x1
  458dc0:	lsl	x0, x0, #3
  458dc4:	mov	x1, x0
  458dc8:	ldr	x0, [sp, #888]
  458dcc:	add	x0, x0, x1
  458dd0:	ldr	x1, [sp, #424]
  458dd4:	str	w1, [x0, #16]
  458dd8:	ldr	w1, [sp, #884]
  458ddc:	mov	x0, x1
  458de0:	lsl	x0, x0, #1
  458de4:	add	x0, x0, x1
  458de8:	lsl	x0, x0, #3
  458dec:	mov	x1, x0
  458df0:	ldr	x0, [sp, #888]
  458df4:	add	x0, x0, x1
  458df8:	ldr	w0, [x0, #16]
  458dfc:	mov	w0, w0
  458e00:	ldr	x1, [sp, #424]
  458e04:	cmp	x1, x0
  458e08:	b.eq	458e18 <ferror@plt+0x57098>  // b.none
  458e0c:	ldr	w0, [sp, #236]
  458e10:	orr	w0, w0, #0x2
  458e14:	str	w0, [sp, #236]
  458e18:	ldr	w0, [sp, #236]
  458e1c:	bl	449630 <ferror@plt+0x478b0>
  458e20:	ldr	w0, [sp, #884]
  458e24:	add	w0, w0, #0x1
  458e28:	str	w0, [sp, #884]
  458e2c:	b	458e70 <ferror@plt+0x570f0>
  458e30:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  458e34:	add	x0, x0, #0x4d0
  458e38:	bl	401d40 <gettext@plt>
  458e3c:	mov	x4, x0
  458e40:	ldrb	w3, [sp, #455]
  458e44:	ldr	x1, [sp, #480]
  458e48:	ldr	x0, [sp, #120]
  458e4c:	sub	x0, x1, x0
  458e50:	mov	x2, x0
  458e54:	mov	w1, w3
  458e58:	mov	x0, x4
  458e5c:	bl	401cf0 <printf@plt>
  458e60:	b	458e70 <ferror@plt+0x570f0>
  458e64:	nop
  458e68:	b	458e70 <ferror@plt+0x570f0>
  458e6c:	nop
  458e70:	ldr	x0, [sp, #456]
  458e74:	str	x0, [sp, #120]
  458e78:	b	4597a0 <ferror@plt+0x57a20>
  458e7c:	add	x1, sp, #0xe4
  458e80:	add	x0, sp, #0xe8
  458e84:	mov	x4, x1
  458e88:	mov	x3, x0
  458e8c:	mov	w2, #0x0                   	// #0
  458e90:	ldr	x1, [sp, #112]
  458e94:	ldr	x0, [sp, #120]
  458e98:	bl	449b20 <ferror@plt+0x47da0>
  458e9c:	str	x0, [sp, #496]
  458ea0:	ldr	w0, [sp, #232]
  458ea4:	mov	w0, w0
  458ea8:	ldr	x1, [sp, #120]
  458eac:	add	x0, x1, x0
  458eb0:	str	x0, [sp, #120]
  458eb4:	ldr	x0, [sp, #496]
  458eb8:	str	x0, [sp, #744]
  458ebc:	ldr	x1, [sp, #744]
  458ec0:	ldr	x0, [sp, #496]
  458ec4:	cmp	x1, x0
  458ec8:	b.eq	458ed8 <ferror@plt+0x57158>  // b.none
  458ecc:	ldr	w0, [sp, #228]
  458ed0:	orr	w0, w0, #0x2
  458ed4:	str	w0, [sp, #228]
  458ed8:	ldr	w0, [sp, #228]
  458edc:	bl	449630 <ferror@plt+0x478b0>
  458ee0:	ldrb	w0, [sp, #169]
  458ee4:	cmp	w0, #0x1
  458ee8:	b.ne	458f3c <ferror@plt+0x571bc>  // b.any
  458eec:	ldrb	w0, [sp, #168]
  458ef0:	and	x0, x0, #0xff
  458ef4:	ldr	x1, [sp, #744]
  458ef8:	mul	x0, x1, x0
  458efc:	str	x0, [sp, #744]
  458f00:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458f04:	add	x0, x0, #0xdf0
  458f08:	ldr	x1, [x0]
  458f0c:	ldr	x0, [sp, #744]
  458f10:	add	x1, x1, x0
  458f14:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458f18:	add	x0, x0, #0xdf0
  458f1c:	str	x1, [x0]
  458f20:	ldr	x0, [sp, #744]
  458f24:	cmp	x0, #0x0
  458f28:	b.eq	459794 <ferror@plt+0x57a14>  // b.none
  458f2c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458f30:	add	x0, x0, #0xdf0
  458f34:	str	wzr, [x0, #8]
  458f38:	b	459794 <ferror@plt+0x57a14>
  458f3c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458f40:	add	x0, x0, #0xdf0
  458f44:	ldrb	w0, [x0, #32]
  458f48:	and	x1, x0, #0xff
  458f4c:	ldr	x0, [sp, #744]
  458f50:	add	x1, x1, x0
  458f54:	ldrb	w0, [sp, #169]
  458f58:	and	x0, x0, #0xff
  458f5c:	udiv	x0, x1, x0
  458f60:	mov	w1, w0
  458f64:	ldrb	w0, [sp, #168]
  458f68:	mul	w0, w1, w0
  458f6c:	str	w0, [sp, #492]
  458f70:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458f74:	add	x0, x0, #0xdf0
  458f78:	ldr	x1, [x0]
  458f7c:	ldr	w0, [sp, #492]
  458f80:	add	x1, x1, x0
  458f84:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458f88:	add	x0, x0, #0xdf0
  458f8c:	str	x1, [x0]
  458f90:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458f94:	add	x0, x0, #0xdf0
  458f98:	ldrb	w0, [x0, #32]
  458f9c:	and	x1, x0, #0xff
  458fa0:	ldr	x0, [sp, #744]
  458fa4:	add	x0, x1, x0
  458fa8:	ldrb	w1, [sp, #169]
  458fac:	and	x1, x1, #0xff
  458fb0:	udiv	x2, x0, x1
  458fb4:	mul	x1, x2, x1
  458fb8:	sub	x0, x0, x1
  458fbc:	and	w1, w0, #0xff
  458fc0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458fc4:	add	x0, x0, #0xdf0
  458fc8:	strb	w1, [x0, #32]
  458fcc:	ldr	w0, [sp, #492]
  458fd0:	cmp	w0, #0x0
  458fd4:	b.eq	459794 <ferror@plt+0x57a14>  // b.none
  458fd8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  458fdc:	add	x0, x0, #0xdf0
  458fe0:	str	wzr, [x0, #8]
  458fe4:	b	459794 <ferror@plt+0x57a14>
  458fe8:	add	x1, sp, #0xdc
  458fec:	add	x0, sp, #0xe0
  458ff0:	mov	x4, x1
  458ff4:	mov	x3, x0
  458ff8:	mov	w2, #0x1                   	// #1
  458ffc:	ldr	x1, [sp, #112]
  459000:	ldr	x0, [sp, #120]
  459004:	bl	449b20 <ferror@plt+0x47da0>
  459008:	str	x0, [sp, #504]
  45900c:	ldr	w0, [sp, #224]
  459010:	mov	w0, w0
  459014:	ldr	x1, [sp, #120]
  459018:	add	x0, x1, x0
  45901c:	str	x0, [sp, #120]
  459020:	ldr	x0, [sp, #504]
  459024:	str	w0, [sp, #536]
  459028:	ldrsw	x0, [sp, #536]
  45902c:	ldr	x1, [sp, #504]
  459030:	cmp	x1, x0
  459034:	b.eq	459044 <ferror@plt+0x572c4>  // b.none
  459038:	ldr	w0, [sp, #220]
  45903c:	orr	w0, w0, #0x2
  459040:	str	w0, [sp, #220]
  459044:	ldr	w0, [sp, #220]
  459048:	bl	449630 <ferror@plt+0x478b0>
  45904c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459050:	add	x0, x0, #0xdf0
  459054:	ldr	w1, [x0, #16]
  459058:	ldr	w0, [sp, #536]
  45905c:	add	w1, w1, w0
  459060:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459064:	add	x0, x0, #0xdf0
  459068:	str	w1, [x0, #16]
  45906c:	b	4597a0 <ferror@plt+0x57a20>
  459070:	add	x1, sp, #0xd4
  459074:	add	x0, sp, #0xd8
  459078:	mov	x4, x1
  45907c:	mov	x3, x0
  459080:	mov	w2, #0x0                   	// #0
  459084:	ldr	x1, [sp, #112]
  459088:	ldr	x0, [sp, #120]
  45908c:	bl	449b20 <ferror@plt+0x47da0>
  459090:	str	x0, [sp, #520]
  459094:	ldr	w0, [sp, #216]
  459098:	mov	w0, w0
  45909c:	ldr	x1, [sp, #120]
  4590a0:	add	x0, x1, x0
  4590a4:	str	x0, [sp, #120]
  4590a8:	ldr	x0, [sp, #520]
  4590ac:	str	x0, [sp, #744]
  4590b0:	ldr	x1, [sp, #744]
  4590b4:	ldr	x0, [sp, #520]
  4590b8:	cmp	x1, x0
  4590bc:	b.eq	4590cc <ferror@plt+0x5734c>  // b.none
  4590c0:	ldr	w0, [sp, #212]
  4590c4:	orr	w0, w0, #0x2
  4590c8:	str	w0, [sp, #212]
  4590cc:	ldr	w0, [sp, #212]
  4590d0:	bl	449630 <ferror@plt+0x478b0>
  4590d4:	ldr	x0, [sp, #744]
  4590d8:	mov	w1, w0
  4590dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4590e0:	add	x0, x0, #0xdf0
  4590e4:	str	w1, [x0, #12]
  4590e8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4590ec:	add	x0, x0, #0xdf0
  4590f0:	ldr	w0, [x0, #12]
  4590f4:	sub	w0, w0, #0x1
  4590f8:	str	w0, [sp, #516]
  4590fc:	ldr	x0, [sp, #888]
  459100:	cmp	x0, #0x0
  459104:	b.eq	459114 <ferror@plt+0x57394>  // b.none
  459108:	ldr	w0, [sp, #884]
  45910c:	cmp	w0, #0x0
  459110:	b.ne	45912c <ferror@plt+0x573ac>  // b.any
  459114:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459118:	add	x0, x0, #0x4f0
  45911c:	bl	401d40 <gettext@plt>
  459120:	ldr	w1, [sp, #516]
  459124:	bl	401cf0 <printf@plt>
  459128:	b	4592f8 <ferror@plt+0x57578>
  45912c:	ldr	w1, [sp, #516]
  459130:	ldr	w0, [sp, #884]
  459134:	cmp	w1, w0
  459138:	b.cc	45917c <ferror@plt+0x573fc>  // b.lo, b.ul, b.last
  45913c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459140:	add	x0, x0, #0x510
  459144:	bl	401d40 <gettext@plt>
  459148:	mov	x3, x0
  45914c:	ldr	w0, [sp, #516]
  459150:	add	w0, w0, #0x1
  459154:	ldr	w2, [sp, #884]
  459158:	mov	w1, w0
  45915c:	mov	x0, x3
  459160:	bl	46efd4 <warn@@Base>
  459164:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459168:	add	x0, x0, #0x538
  45916c:	bl	401d40 <gettext@plt>
  459170:	ldr	w1, [sp, #516]
  459174:	bl	401cf0 <printf@plt>
  459178:	b	4597a0 <ferror@plt+0x57a20>
  45917c:	ldr	w1, [sp, #516]
  459180:	mov	x0, x1
  459184:	lsl	x0, x0, #1
  459188:	add	x0, x0, x1
  45918c:	lsl	x0, x0, #3
  459190:	mov	x1, x0
  459194:	ldr	x0, [sp, #888]
  459198:	add	x0, x0, x1
  45919c:	ldr	w0, [x0, #8]
  4591a0:	str	w0, [sp, #512]
  4591a4:	ldr	w0, [sp, #512]
  4591a8:	cmp	w0, #0x0
  4591ac:	b.ne	4591e8 <ferror@plt+0x57468>  // b.any
  4591b0:	ldr	w1, [sp, #516]
  4591b4:	mov	x0, x1
  4591b8:	lsl	x0, x0, #1
  4591bc:	add	x0, x0, x1
  4591c0:	lsl	x0, x0, #3
  4591c4:	mov	x1, x0
  4591c8:	ldr	x0, [sp, #888]
  4591cc:	add	x0, x0, x1
  4591d0:	ldr	x0, [x0]
  4591d4:	mov	x1, x0
  4591d8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4591dc:	add	x0, x0, #0x560
  4591e0:	bl	401cf0 <printf@plt>
  4591e4:	b	4597a0 <ferror@plt+0x57a20>
  4591e8:	ldr	x0, [sp, #872]
  4591ec:	cmp	x0, #0x0
  4591f0:	b.eq	459200 <ferror@plt+0x57480>  // b.none
  4591f4:	ldr	x0, [sp, #864]
  4591f8:	cmp	x0, #0x0
  4591fc:	b.ne	459248 <ferror@plt+0x574c8>  // b.any
  459200:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459204:	add	x0, x0, #0x570
  459208:	bl	401d40 <gettext@plt>
  45920c:	mov	x3, x0
  459210:	ldr	w1, [sp, #516]
  459214:	mov	x0, x1
  459218:	lsl	x0, x0, #1
  45921c:	add	x0, x0, x1
  459220:	lsl	x0, x0, #3
  459224:	mov	x1, x0
  459228:	ldr	x0, [sp, #888]
  45922c:	add	x0, x0, x1
  459230:	ldr	x0, [x0]
  459234:	ldr	w2, [sp, #512]
  459238:	mov	x1, x0
  45923c:	mov	x0, x3
  459240:	bl	401cf0 <printf@plt>
  459244:	b	4592f8 <ferror@plt+0x57578>
  459248:	ldr	w0, [sp, #512]
  45924c:	ldr	x1, [sp, #864]
  459250:	cmp	x1, x0
  459254:	b.cs	4592a0 <ferror@plt+0x57520>  // b.hs, b.nlast
  459258:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45925c:	add	x0, x0, #0x430
  459260:	bl	401d40 <gettext@plt>
  459264:	mov	x19, x0
  459268:	ldr	x1, [sp, #864]
  45926c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  459270:	add	x0, x0, #0xd78
  459274:	bl	449984 <ferror@plt+0x47c04>
  459278:	mov	x2, x0
  45927c:	ldr	w1, [sp, #512]
  459280:	mov	x0, x19
  459284:	bl	46efd4 <warn@@Base>
  459288:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45928c:	add	x0, x0, #0x5a0
  459290:	bl	401d40 <gettext@plt>
  459294:	ldr	w1, [sp, #512]
  459298:	bl	401cf0 <printf@plt>
  45929c:	b	4597a0 <ferror@plt+0x57a20>
  4592a0:	ldr	w0, [sp, #512]
  4592a4:	sub	w0, w0, #0x1
  4592a8:	mov	w0, w0
  4592ac:	lsl	x0, x0, #3
  4592b0:	ldr	x1, [sp, #872]
  4592b4:	add	x0, x1, x0
  4592b8:	ldr	x3, [x0]
  4592bc:	ldr	w1, [sp, #516]
  4592c0:	mov	x0, x1
  4592c4:	lsl	x0, x0, #1
  4592c8:	add	x0, x0, x1
  4592cc:	lsl	x0, x0, #3
  4592d0:	mov	x1, x0
  4592d4:	ldr	x0, [sp, #888]
  4592d8:	add	x0, x0, x1
  4592dc:	ldr	x0, [x0]
  4592e0:	mov	x2, x0
  4592e4:	mov	x1, x3
  4592e8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4592ec:	add	x0, x0, #0x5d0
  4592f0:	bl	401cf0 <printf@plt>
  4592f4:	b	4597a0 <ferror@plt+0x57a20>
  4592f8:	b	4597a0 <ferror@plt+0x57a20>
  4592fc:	add	x1, sp, #0xcc
  459300:	add	x0, sp, #0xd0
  459304:	mov	x4, x1
  459308:	mov	x3, x0
  45930c:	mov	w2, #0x0                   	// #0
  459310:	ldr	x1, [sp, #112]
  459314:	ldr	x0, [sp, #120]
  459318:	bl	449b20 <ferror@plt+0x47da0>
  45931c:	str	x0, [sp, #528]
  459320:	ldr	w0, [sp, #208]
  459324:	mov	w0, w0
  459328:	ldr	x1, [sp, #120]
  45932c:	add	x0, x1, x0
  459330:	str	x0, [sp, #120]
  459334:	ldr	x0, [sp, #528]
  459338:	str	x0, [sp, #744]
  45933c:	ldr	x1, [sp, #744]
  459340:	ldr	x0, [sp, #528]
  459344:	cmp	x1, x0
  459348:	b.eq	459358 <ferror@plt+0x575d8>  // b.none
  45934c:	ldr	w0, [sp, #204]
  459350:	orr	w0, w0, #0x2
  459354:	str	w0, [sp, #204]
  459358:	ldr	w0, [sp, #204]
  45935c:	bl	449630 <ferror@plt+0x478b0>
  459360:	ldr	x0, [sp, #744]
  459364:	mov	w1, w0
  459368:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45936c:	add	x0, x0, #0xdf0
  459370:	str	w1, [x0, #20]
  459374:	b	4597a0 <ferror@plt+0x57a20>
  459378:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45937c:	add	x0, x0, #0xdf0
  459380:	ldr	w0, [x0, #24]
  459384:	str	w0, [sp, #536]
  459388:	ldr	w0, [sp, #536]
  45938c:	cmp	w0, #0x0
  459390:	cset	w0, eq  // eq = none
  459394:	and	w0, w0, #0xff
  459398:	str	w0, [sp, #536]
  45939c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4593a0:	add	x0, x0, #0xdf0
  4593a4:	ldr	w1, [sp, #536]
  4593a8:	str	w1, [x0, #24]
  4593ac:	b	4597a0 <ferror@plt+0x57a20>
  4593b0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4593b4:	add	x0, x0, #0xdf0
  4593b8:	mov	w1, #0x1                   	// #1
  4593bc:	str	w1, [x0, #28]
  4593c0:	b	4597a0 <ferror@plt+0x57a20>
  4593c4:	ldrb	w0, [sp, #177]
  4593c8:	mov	w1, w0
  4593cc:	mov	w0, #0xff                  	// #255
  4593d0:	sub	w0, w0, w1
  4593d4:	ldrb	w1, [sp, #176]
  4593d8:	sdiv	w0, w0, w1
  4593dc:	sxtw	x0, w0
  4593e0:	str	x0, [sp, #744]
  4593e4:	ldrb	w0, [sp, #169]
  4593e8:	cmp	w0, #0x1
  4593ec:	b.ne	459440 <ferror@plt+0x576c0>  // b.any
  4593f0:	ldrb	w0, [sp, #168]
  4593f4:	and	x0, x0, #0xff
  4593f8:	ldr	x1, [sp, #744]
  4593fc:	mul	x0, x1, x0
  459400:	str	x0, [sp, #744]
  459404:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459408:	add	x0, x0, #0xdf0
  45940c:	ldr	x1, [x0]
  459410:	ldr	x0, [sp, #744]
  459414:	add	x1, x1, x0
  459418:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45941c:	add	x0, x0, #0xdf0
  459420:	str	x1, [x0]
  459424:	ldr	x0, [sp, #744]
  459428:	cmp	x0, #0x0
  45942c:	b.eq	45979c <ferror@plt+0x57a1c>  // b.none
  459430:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459434:	add	x0, x0, #0xdf0
  459438:	str	wzr, [x0, #8]
  45943c:	b	45979c <ferror@plt+0x57a1c>
  459440:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459444:	add	x0, x0, #0xdf0
  459448:	ldrb	w0, [x0, #32]
  45944c:	and	x1, x0, #0xff
  459450:	ldr	x0, [sp, #744]
  459454:	add	x1, x1, x0
  459458:	ldrb	w0, [sp, #169]
  45945c:	and	x0, x0, #0xff
  459460:	udiv	x0, x1, x0
  459464:	mov	w1, w0
  459468:	ldrb	w0, [sp, #168]
  45946c:	mul	w0, w1, w0
  459470:	str	w0, [sp, #540]
  459474:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459478:	add	x0, x0, #0xdf0
  45947c:	ldr	x1, [x0]
  459480:	ldr	w0, [sp, #540]
  459484:	add	x1, x1, x0
  459488:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45948c:	add	x0, x0, #0xdf0
  459490:	str	x1, [x0]
  459494:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459498:	add	x0, x0, #0xdf0
  45949c:	ldrb	w0, [x0, #32]
  4594a0:	and	x1, x0, #0xff
  4594a4:	ldr	x0, [sp, #744]
  4594a8:	add	x0, x1, x0
  4594ac:	ldrb	w1, [sp, #169]
  4594b0:	and	x1, x1, #0xff
  4594b4:	udiv	x2, x0, x1
  4594b8:	mul	x1, x2, x1
  4594bc:	sub	x0, x0, x1
  4594c0:	and	w1, w0, #0xff
  4594c4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4594c8:	add	x0, x0, #0xdf0
  4594cc:	strb	w1, [x0, #32]
  4594d0:	ldr	w0, [sp, #540]
  4594d4:	cmp	w0, #0x0
  4594d8:	b.eq	45979c <ferror@plt+0x57a1c>  // b.none
  4594dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4594e0:	add	x0, x0, #0xdf0
  4594e4:	str	wzr, [x0, #8]
  4594e8:	b	45979c <ferror@plt+0x57a1c>
  4594ec:	mov	w0, #0x2                   	// #2
  4594f0:	str	w0, [sp, #732]
  4594f4:	ldr	w0, [sp, #732]
  4594f8:	cmp	w0, #0x8
  4594fc:	b.ls	459530 <ferror@plt+0x577b0>  // b.plast
  459500:	ldr	w0, [sp, #732]
  459504:	mov	x2, x0
  459508:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45950c:	add	x1, x0, #0xc78
  459510:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  459514:	add	x0, x0, #0xcc8
  459518:	bl	401920 <ngettext@plt>
  45951c:	mov	w2, #0x8                   	// #8
  459520:	ldr	w1, [sp, #732]
  459524:	bl	46eed4 <error@@Base>
  459528:	mov	w0, #0x8                   	// #8
  45952c:	str	w0, [sp, #732]
  459530:	ldr	w0, [sp, #732]
  459534:	ldr	x1, [sp, #120]
  459538:	add	x0, x1, x0
  45953c:	ldr	x1, [sp, #112]
  459540:	cmp	x1, x0
  459544:	b.hi	459570 <ferror@plt+0x577f0>  // b.pmore
  459548:	ldr	x1, [sp, #120]
  45954c:	ldr	x0, [sp, #112]
  459550:	cmp	x1, x0
  459554:	b.cs	45956c <ferror@plt+0x577ec>  // b.hs, b.nlast
  459558:	ldr	x1, [sp, #112]
  45955c:	ldr	x0, [sp, #120]
  459560:	sub	x0, x1, x0
  459564:	str	w0, [sp, #732]
  459568:	b	459570 <ferror@plt+0x577f0>
  45956c:	str	wzr, [sp, #732]
  459570:	ldr	w0, [sp, #732]
  459574:	cmp	w0, #0x0
  459578:	b.eq	459588 <ferror@plt+0x57808>  // b.none
  45957c:	ldr	w0, [sp, #732]
  459580:	cmp	w0, #0x8
  459584:	b.ls	459590 <ferror@plt+0x57810>  // b.plast
  459588:	str	xzr, [sp, #744]
  45958c:	b	4595b0 <ferror@plt+0x57830>
  459590:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  459594:	add	x0, x0, #0x580
  459598:	ldr	x2, [x0]
  45959c:	ldr	w0, [sp, #732]
  4595a0:	mov	w1, w0
  4595a4:	ldr	x0, [sp, #120]
  4595a8:	blr	x2
  4595ac:	str	x0, [sp, #744]
  4595b0:	ldr	x0, [sp, #120]
  4595b4:	add	x0, x0, #0x2
  4595b8:	str	x0, [sp, #120]
  4595bc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4595c0:	add	x0, x0, #0xdf0
  4595c4:	ldr	x1, [x0]
  4595c8:	ldr	x0, [sp, #744]
  4595cc:	add	x1, x1, x0
  4595d0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4595d4:	add	x0, x0, #0xdf0
  4595d8:	str	x1, [x0]
  4595dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4595e0:	add	x0, x0, #0xdf0
  4595e4:	strb	wzr, [x0, #32]
  4595e8:	b	4597a0 <ferror@plt+0x57a20>
  4595ec:	add	x1, sp, #0xc4
  4595f0:	add	x0, sp, #0xc8
  4595f4:	mov	x4, x1
  4595f8:	mov	x3, x0
  4595fc:	mov	w2, #0x0                   	// #0
  459600:	ldr	x1, [sp, #112]
  459604:	ldr	x0, [sp, #120]
  459608:	bl	449b20 <ferror@plt+0x47da0>
  45960c:	str	x0, [sp, #544]
  459610:	ldr	w0, [sp, #200]
  459614:	mov	w0, w0
  459618:	ldr	x1, [sp, #120]
  45961c:	add	x0, x1, x0
  459620:	str	x0, [sp, #120]
  459624:	ldr	x0, [sp, #544]
  459628:	str	x0, [sp, #744]
  45962c:	ldr	x1, [sp, #744]
  459630:	ldr	x0, [sp, #544]
  459634:	cmp	x1, x0
  459638:	b.eq	459648 <ferror@plt+0x578c8>  // b.none
  45963c:	ldr	w0, [sp, #196]
  459640:	orr	w0, w0, #0x2
  459644:	str	w0, [sp, #196]
  459648:	ldr	w0, [sp, #196]
  45964c:	bl	449630 <ferror@plt+0x478b0>
  459650:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459654:	add	x0, x0, #0x5e0
  459658:	bl	401d40 <gettext@plt>
  45965c:	ldr	x1, [sp, #744]
  459660:	bl	401cf0 <printf@plt>
  459664:	b	4597a0 <ferror@plt+0x57a20>
  459668:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45966c:	add	x0, x0, #0x338
  459670:	bl	401d40 <gettext@plt>
  459674:	mov	x2, x0
  459678:	ldrb	w0, [sp, #555]
  45967c:	mov	w1, w0
  459680:	mov	x0, x2
  459684:	bl	401cf0 <printf@plt>
  459688:	ldr	x0, [sp, #904]
  45968c:	cmp	x0, #0x0
  459690:	b.eq	459770 <ferror@plt+0x579f0>  // b.none
  459694:	ldrb	w0, [sp, #555]
  459698:	sub	x0, x0, #0x1
  45969c:	ldr	x1, [sp, #904]
  4596a0:	add	x0, x1, x0
  4596a4:	ldrb	w0, [x0]
  4596a8:	str	w0, [sp, #900]
  4596ac:	b	459764 <ferror@plt+0x579e4>
  4596b0:	add	x1, sp, #0xbc
  4596b4:	add	x0, sp, #0xc0
  4596b8:	mov	x4, x1
  4596bc:	mov	x3, x0
  4596c0:	mov	w2, #0x0                   	// #0
  4596c4:	ldr	x1, [sp, #112]
  4596c8:	ldr	x0, [sp, #120]
  4596cc:	bl	449b20 <ferror@plt+0x47da0>
  4596d0:	str	x0, [sp, #416]
  4596d4:	ldr	w0, [sp, #192]
  4596d8:	mov	w0, w0
  4596dc:	ldr	x1, [sp, #120]
  4596e0:	add	x0, x1, x0
  4596e4:	str	x0, [sp, #120]
  4596e8:	ldr	x0, [sp, #416]
  4596ec:	str	x0, [sp, #408]
  4596f0:	ldr	x1, [sp, #408]
  4596f4:	ldr	x0, [sp, #416]
  4596f8:	cmp	x1, x0
  4596fc:	b.eq	45970c <ferror@plt+0x5798c>  // b.none
  459700:	ldr	w0, [sp, #188]
  459704:	orr	w0, w0, #0x2
  459708:	str	w0, [sp, #188]
  45970c:	ldr	w0, [sp, #188]
  459710:	bl	449630 <ferror@plt+0x478b0>
  459714:	ldr	x1, [sp, #408]
  459718:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45971c:	add	x0, x0, #0xd28
  459720:	bl	449984 <ferror@plt+0x47c04>
  459724:	mov	x1, x0
  459728:	ldr	w0, [sp, #900]
  45972c:	cmp	w0, #0x1
  459730:	b.ne	459740 <ferror@plt+0x579c0>  // b.any
  459734:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  459738:	add	x0, x0, #0xbc0
  45973c:	b	459748 <ferror@plt+0x579c8>
  459740:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  459744:	add	x0, x0, #0x2f8
  459748:	mov	x2, x0
  45974c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459750:	add	x0, x0, #0x360
  459754:	bl	401cf0 <printf@plt>
  459758:	ldr	w0, [sp, #900]
  45975c:	sub	w0, w0, #0x1
  459760:	str	w0, [sp, #900]
  459764:	ldr	w0, [sp, #900]
  459768:	cmp	w0, #0x0
  45976c:	b.gt	4596b0 <ferror@plt+0x57930>
  459770:	mov	w0, #0xa                   	// #10
  459774:	bl	401d20 <putchar@plt>
  459778:	b	4597a0 <ferror@plt+0x57a20>
  45977c:	nop
  459780:	b	4597a0 <ferror@plt+0x57a20>
  459784:	nop
  459788:	b	4597a0 <ferror@plt+0x57a20>
  45978c:	nop
  459790:	b	4597a0 <ferror@plt+0x57a20>
  459794:	nop
  459798:	b	4597a0 <ferror@plt+0x57a20>
  45979c:	nop
  4597a0:	ldr	w0, [sp, #740]
  4597a4:	cmp	w0, #0x0
  4597a8:	b.ne	4597c4 <ferror@plt+0x57a44>  // b.any
  4597ac:	ldr	w0, [sp, #756]
  4597b0:	cmn	w0, #0x1
  4597b4:	b.eq	4597c4 <ferror@plt+0x57a44>  // b.none
  4597b8:	ldr	w0, [sp, #756]
  4597bc:	cmp	w0, #0x1
  4597c0:	b.ne	459ad0 <ferror@plt+0x57d50>  // b.any
  4597c4:	mov	w0, #0x23                  	// #35
  4597c8:	str	w0, [sp, #400]
  4597cc:	str	xzr, [sp, #712]
  4597d0:	ldr	x0, [sp, #888]
  4597d4:	cmp	x0, #0x0
  4597d8:	b.eq	459854 <ferror@plt+0x57ad4>  // b.none
  4597dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4597e0:	add	x0, x0, #0xdf0
  4597e4:	ldr	w0, [x0, #12]
  4597e8:	sub	w0, w0, #0x1
  4597ec:	str	w0, [sp, #396]
  4597f0:	ldr	w1, [sp, #396]
  4597f4:	ldr	w0, [sp, #884]
  4597f8:	cmp	w1, w0
  4597fc:	b.cc	459828 <ferror@plt+0x57aa8>  // b.lo, b.ul, b.last
  459800:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459804:	add	x0, x0, #0x5f8
  459808:	bl	401d40 <gettext@plt>
  45980c:	ldr	w1, [sp, #396]
  459810:	bl	46efd4 <warn@@Base>
  459814:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  459818:	add	x0, x0, #0x1e0
  45981c:	bl	401d40 <gettext@plt>
  459820:	str	x0, [sp, #720]
  459824:	b	459864 <ferror@plt+0x57ae4>
  459828:	ldr	w1, [sp, #396]
  45982c:	mov	x0, x1
  459830:	lsl	x0, x0, #1
  459834:	add	x0, x0, x1
  459838:	lsl	x0, x0, #3
  45983c:	mov	x1, x0
  459840:	ldr	x0, [sp, #888]
  459844:	add	x0, x0, x1
  459848:	ldr	x0, [x0]
  45984c:	str	x0, [sp, #720]
  459850:	b	459864 <ferror@plt+0x57ae4>
  459854:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459858:	add	x0, x0, #0x420
  45985c:	bl	401d40 <gettext@plt>
  459860:	str	x0, [sp, #720]
  459864:	ldr	x0, [sp, #720]
  459868:	bl	401940 <strlen@plt>
  45986c:	str	x0, [sp, #384]
  459870:	ldr	w0, [sp, #400]
  459874:	ldr	x1, [sp, #384]
  459878:	cmp	x1, x0
  45987c:	b.ls	4598d8 <ferror@plt+0x57b58>  // b.plast
  459880:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  459884:	add	x0, x0, #0x548
  459888:	ldr	w0, [x0]
  45988c:	cmp	w0, #0x0
  459890:	b.ne	4598d8 <ferror@plt+0x57b58>  // b.any
  459894:	ldr	w0, [sp, #400]
  459898:	add	w0, w0, #0x1
  45989c:	mov	w0, w0
  4598a0:	bl	474714 <warn@@Base+0x5740>
  4598a4:	str	x0, [sp, #712]
  4598a8:	ldr	w0, [sp, #400]
  4598ac:	ldr	x1, [sp, #384]
  4598b0:	sub	x0, x1, x0
  4598b4:	ldr	x1, [sp, #720]
  4598b8:	add	x1, x1, x0
  4598bc:	ldr	w0, [sp, #400]
  4598c0:	add	w0, w0, #0x1
  4598c4:	mov	w0, w0
  4598c8:	mov	x2, x0
  4598cc:	ldr	x0, [sp, #712]
  4598d0:	bl	401cd0 <strncpy@plt>
  4598d4:	b	459900 <ferror@plt+0x57b80>
  4598d8:	ldr	x0, [sp, #384]
  4598dc:	add	x0, x0, #0x1
  4598e0:	bl	474714 <warn@@Base+0x5740>
  4598e4:	str	x0, [sp, #712]
  4598e8:	ldr	x0, [sp, #384]
  4598ec:	add	x0, x0, #0x1
  4598f0:	mov	x2, x0
  4598f4:	ldr	x1, [sp, #720]
  4598f8:	ldr	x0, [sp, #712]
  4598fc:	bl	401cd0 <strncpy@plt>
  459900:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  459904:	add	x0, x0, #0x548
  459908:	ldr	w0, [x0]
  45990c:	cmp	w0, #0x0
  459910:	b.eq	459924 <ferror@plt+0x57ba4>  // b.none
  459914:	ldr	w0, [sp, #400]
  459918:	ldr	x1, [sp, #384]
  45991c:	cmp	x1, x0
  459920:	b.hi	4599a8 <ferror@plt+0x57c28>  // b.pmore
  459924:	ldrb	w0, [sp, #169]
  459928:	cmp	w0, #0x1
  45992c:	b.ne	459964 <ferror@plt+0x57be4>  // b.any
  459930:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459934:	add	x0, x0, #0xdf0
  459938:	ldr	w1, [x0, #16]
  45993c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459940:	add	x0, x0, #0xdf0
  459944:	ldr	x0, [x0]
  459948:	mov	x3, x0
  45994c:	mov	w2, w1
  459950:	ldr	x1, [sp, #712]
  459954:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459958:	add	x0, x0, #0x620
  45995c:	bl	401cf0 <printf@plt>
  459960:	b	459a28 <ferror@plt+0x57ca8>
  459964:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459968:	add	x0, x0, #0xdf0
  45996c:	ldr	w1, [x0, #16]
  459970:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459974:	add	x0, x0, #0xdf0
  459978:	ldr	x2, [x0]
  45997c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459980:	add	x0, x0, #0xdf0
  459984:	ldrb	w0, [x0, #32]
  459988:	mov	w4, w0
  45998c:	mov	x3, x2
  459990:	mov	w2, w1
  459994:	ldr	x1, [sp, #712]
  459998:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45999c:	add	x0, x0, #0x638
  4599a0:	bl	401cf0 <printf@plt>
  4599a4:	b	459a28 <ferror@plt+0x57ca8>
  4599a8:	ldrb	w0, [sp, #169]
  4599ac:	cmp	w0, #0x1
  4599b0:	b.ne	4599e8 <ferror@plt+0x57c68>  // b.any
  4599b4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4599b8:	add	x0, x0, #0xdf0
  4599bc:	ldr	w1, [x0, #16]
  4599c0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4599c4:	add	x0, x0, #0xdf0
  4599c8:	ldr	x0, [x0]
  4599cc:	mov	x3, x0
  4599d0:	mov	w2, w1
  4599d4:	ldr	x1, [sp, #712]
  4599d8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  4599dc:	add	x0, x0, #0x650
  4599e0:	bl	401cf0 <printf@plt>
  4599e4:	b	459a28 <ferror@plt+0x57ca8>
  4599e8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4599ec:	add	x0, x0, #0xdf0
  4599f0:	ldr	w1, [x0, #16]
  4599f4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4599f8:	add	x0, x0, #0xdf0
  4599fc:	ldr	x2, [x0]
  459a00:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459a04:	add	x0, x0, #0xdf0
  459a08:	ldrb	w0, [x0, #32]
  459a0c:	mov	w4, w0
  459a10:	mov	x3, x2
  459a14:	mov	w2, w1
  459a18:	ldr	x1, [sp, #712]
  459a1c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459a20:	add	x0, x0, #0x668
  459a24:	bl	401cf0 <printf@plt>
  459a28:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459a2c:	add	x0, x0, #0xdf0
  459a30:	ldr	w0, [x0, #8]
  459a34:	cmp	w0, #0x0
  459a38:	b.eq	459a5c <ferror@plt+0x57cdc>  // b.none
  459a3c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459a40:	add	x0, x0, #0xdf0
  459a44:	ldr	w0, [x0, #8]
  459a48:	mov	w1, w0
  459a4c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459a50:	add	x0, x0, #0x680
  459a54:	bl	401cf0 <printf@plt>
  459a58:	b	459a68 <ferror@plt+0x57ce8>
  459a5c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459a60:	add	x0, x0, #0x688
  459a64:	bl	401cf0 <printf@plt>
  459a68:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459a6c:	add	x0, x0, #0xdf0
  459a70:	ldr	w0, [x0, #24]
  459a74:	cmp	w0, #0x0
  459a78:	b.eq	459a88 <ferror@plt+0x57d08>  // b.none
  459a7c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  459a80:	add	x0, x0, #0x698
  459a84:	bl	401cf0 <printf@plt>
  459a88:	mov	w0, #0xa                   	// #10
  459a8c:	bl	401d20 <putchar@plt>
  459a90:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459a94:	add	x0, x0, #0xdf0
  459a98:	ldr	w0, [x0, #8]
  459a9c:	add	w1, w0, #0x1
  459aa0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459aa4:	add	x0, x0, #0xdf0
  459aa8:	str	w1, [x0, #8]
  459aac:	ldr	w0, [sp, #756]
  459ab0:	cmn	w0, #0x1
  459ab4:	b.ne	459ac8 <ferror@plt+0x57d48>  // b.any
  459ab8:	ldrb	w0, [sp, #170]
  459abc:	bl	449ca0 <ferror@plt+0x47f20>
  459ac0:	mov	w0, #0xa                   	// #10
  459ac4:	bl	401d20 <putchar@plt>
  459ac8:	ldr	x0, [sp, #712]
  459acc:	bl	401c10 <free@plt>
  459ad0:	ldr	x0, [sp, #376]
  459ad4:	ldr	x1, [sp, #120]
  459ad8:	cmp	x1, x0
  459adc:	b.cc	458708 <ferror@plt+0x56988>  // b.lo, b.ul, b.last
  459ae0:	ldr	x0, [sp, #888]
  459ae4:	cmp	x0, #0x0
  459ae8:	b.eq	459afc <ferror@plt+0x57d7c>  // b.none
  459aec:	ldr	x0, [sp, #888]
  459af0:	bl	401c10 <free@plt>
  459af4:	str	xzr, [sp, #888]
  459af8:	str	wzr, [sp, #884]
  459afc:	ldr	x0, [sp, #872]
  459b00:	cmp	x0, #0x0
  459b04:	b.eq	459b18 <ferror@plt+0x57d98>  // b.none
  459b08:	ldr	x0, [sp, #872]
  459b0c:	bl	401c10 <free@plt>
  459b10:	str	xzr, [sp, #872]
  459b14:	str	xzr, [sp, #864]
  459b18:	mov	w0, #0xa                   	// #10
  459b1c:	bl	401d20 <putchar@plt>
  459b20:	ldr	x1, [sp, #120]
  459b24:	ldr	x0, [sp, #112]
  459b28:	cmp	x1, x0
  459b2c:	b.cc	4572a0 <ferror@plt+0x55520>  // b.lo, b.ul, b.last
  459b30:	mov	w0, #0x1                   	// #1
  459b34:	ldr	x19, [sp, #80]
  459b38:	ldp	x29, x30, [sp, #64]
  459b3c:	add	sp, sp, #0x390
  459b40:	ret
  459b44:	stp	x29, x30, [sp, #-64]!
  459b48:	mov	x29, sp
  459b4c:	str	x0, [sp, #24]
  459b50:	str	x1, [sp, #16]
  459b54:	ldr	x0, [sp, #24]
  459b58:	ldr	x0, [x0, #32]
  459b5c:	str	x0, [sp, #48]
  459b60:	ldr	x0, [sp, #24]
  459b64:	ldr	x0, [x0, #48]
  459b68:	ldr	x1, [sp, #48]
  459b6c:	add	x0, x1, x0
  459b70:	str	x0, [sp, #40]
  459b74:	mov	w0, #0x1                   	// #1
  459b78:	str	w0, [sp, #60]
  459b7c:	mov	w0, #0x1                   	// #1
  459b80:	str	w0, [sp, #56]
  459b84:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  459b88:	add	x0, x0, #0x554
  459b8c:	ldr	w0, [x0]
  459b90:	cmp	w0, #0x0
  459b94:	b.ne	459bb4 <ferror@plt+0x57e34>  // b.any
  459b98:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  459b9c:	add	x0, x0, #0x554
  459ba0:	ldr	w0, [x0]
  459ba4:	orr	w1, w0, #0x1
  459ba8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  459bac:	add	x0, x0, #0x554
  459bb0:	str	w1, [x0]
  459bb4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  459bb8:	add	x0, x0, #0x554
  459bbc:	ldr	w0, [x0]
  459bc0:	and	w0, w0, #0x1
  459bc4:	cmp	w0, #0x0
  459bc8:	b.eq	459be4 <ferror@plt+0x57e64>  // b.none
  459bcc:	ldr	x3, [sp, #16]
  459bd0:	ldr	x2, [sp, #40]
  459bd4:	ldr	x1, [sp, #48]
  459bd8:	ldr	x0, [sp, #24]
  459bdc:	bl	455ac0 <ferror@plt+0x53d40>
  459be0:	str	w0, [sp, #60]
  459be4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  459be8:	add	x0, x0, #0x554
  459bec:	ldr	w0, [x0]
  459bf0:	and	w0, w0, #0x2
  459bf4:	cmp	w0, #0x0
  459bf8:	b.eq	459c18 <ferror@plt+0x57e98>  // b.none
  459bfc:	ldr	x4, [sp, #16]
  459c00:	ldr	x3, [sp, #40]
  459c04:	ldr	x2, [sp, #48]
  459c08:	ldr	x1, [sp, #48]
  459c0c:	ldr	x0, [sp, #24]
  459c10:	bl	45726c <ferror@plt+0x554ec>
  459c14:	str	w0, [sp, #56]
  459c18:	ldr	w0, [sp, #60]
  459c1c:	cmp	w0, #0x0
  459c20:	b.eq	459c30 <ferror@plt+0x57eb0>  // b.none
  459c24:	ldr	w0, [sp, #56]
  459c28:	cmp	w0, #0x0
  459c2c:	b.ne	459c38 <ferror@plt+0x57eb8>  // b.any
  459c30:	mov	w0, #0x0                   	// #0
  459c34:	b	459c3c <ferror@plt+0x57ebc>
  459c38:	mov	w0, #0x1                   	// #1
  459c3c:	ldp	x29, x30, [sp], #64
  459c40:	ret
  459c44:	sub	sp, sp, #0x20
  459c48:	str	x0, [sp, #8]
  459c4c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459c50:	add	x0, x0, #0x9a4
  459c54:	ldr	w0, [x0]
  459c58:	cmn	w0, #0x1
  459c5c:	b.ne	459c68 <ferror@plt+0x57ee8>  // b.any
  459c60:	mov	x0, #0x0                   	// #0
  459c64:	b	459d04 <ferror@plt+0x57f84>
  459c68:	str	wzr, [sp, #28]
  459c6c:	b	459ce8 <ferror@plt+0x57f68>
  459c70:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459c74:	add	x0, x0, #0x9b0
  459c78:	ldr	x2, [x0]
  459c7c:	ldr	w1, [sp, #28]
  459c80:	mov	x0, x1
  459c84:	lsl	x0, x0, #1
  459c88:	add	x0, x0, x1
  459c8c:	lsl	x0, x0, #2
  459c90:	add	x0, x0, x1
  459c94:	lsl	x0, x0, #3
  459c98:	add	x0, x2, x0
  459c9c:	ldr	x0, [x0, #16]
  459ca0:	ldr	x1, [sp, #8]
  459ca4:	cmp	x1, x0
  459ca8:	b.ne	459cdc <ferror@plt+0x57f5c>  // b.any
  459cac:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459cb0:	add	x0, x0, #0x9b0
  459cb4:	ldr	x2, [x0]
  459cb8:	ldr	w1, [sp, #28]
  459cbc:	mov	x0, x1
  459cc0:	lsl	x0, x0, #1
  459cc4:	add	x0, x0, x1
  459cc8:	lsl	x0, x0, #2
  459ccc:	add	x0, x0, x1
  459cd0:	lsl	x0, x0, #3
  459cd4:	add	x0, x2, x0
  459cd8:	b	459d04 <ferror@plt+0x57f84>
  459cdc:	ldr	w0, [sp, #28]
  459ce0:	add	w0, w0, #0x1
  459ce4:	str	w0, [sp, #28]
  459ce8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  459cec:	add	x0, x0, #0x9a4
  459cf0:	ldr	w0, [x0]
  459cf4:	ldr	w1, [sp, #28]
  459cf8:	cmp	w1, w0
  459cfc:	b.cc	459c70 <ferror@plt+0x57ef0>  // b.lo, b.ul, b.last
  459d00:	mov	x0, #0x0                   	// #0
  459d04:	add	sp, sp, #0x20
  459d08:	ret
  459d0c:	stp	x29, x30, [sp, #-32]!
  459d10:	mov	x29, sp
  459d14:	str	w0, [sp, #28]
  459d18:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  459d1c:	add	x0, x0, #0xc78
  459d20:	ldr	w1, [sp, #28]
  459d24:	ldr	x0, [x0, x1, lsl #3]
  459d28:	bl	401d40 <gettext@plt>
  459d2c:	ldp	x29, x30, [sp], #32
  459d30:	ret
  459d34:	stp	x29, x30, [sp, #-240]!
  459d38:	mov	x29, sp
  459d3c:	stp	x19, x20, [sp, #16]
  459d40:	str	x21, [sp, #32]
  459d44:	str	x0, [sp, #72]
  459d48:	str	x1, [sp, #64]
  459d4c:	str	w2, [sp, #60]
  459d50:	ldr	x0, [sp, #72]
  459d54:	ldr	x0, [x0, #32]
  459d58:	str	x0, [sp, #232]
  459d5c:	ldr	x0, [sp, #72]
  459d60:	ldr	x0, [x0, #48]
  459d64:	ldr	x1, [sp, #232]
  459d68:	add	x0, x1, x0
  459d6c:	str	x0, [sp, #152]
  459d70:	ldr	x0, [sp, #64]
  459d74:	bl	4545a4 <ferror@plt+0x52824>
  459d78:	mov	w1, #0x0                   	// #0
  459d7c:	ldr	x0, [sp, #72]
  459d80:	bl	4525b8 <ferror@plt+0x50838>
  459d84:	b	45a684 <ferror@plt+0x58904>
  459d88:	mov	w0, #0x4                   	// #4
  459d8c:	str	w0, [sp, #212]
  459d90:	ldr	w0, [sp, #212]
  459d94:	cmp	w0, #0x8
  459d98:	b.ls	459dcc <ferror@plt+0x5804c>  // b.plast
  459d9c:	ldr	w0, [sp, #212]
  459da0:	mov	x2, x0
  459da4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  459da8:	add	x1, x0, #0xc78
  459dac:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  459db0:	add	x0, x0, #0xcc8
  459db4:	bl	401920 <ngettext@plt>
  459db8:	mov	w2, #0x8                   	// #8
  459dbc:	ldr	w1, [sp, #212]
  459dc0:	bl	46eed4 <error@@Base>
  459dc4:	mov	w0, #0x8                   	// #8
  459dc8:	str	w0, [sp, #212]
  459dcc:	ldr	w0, [sp, #212]
  459dd0:	ldr	x1, [sp, #232]
  459dd4:	add	x0, x1, x0
  459dd8:	ldr	x1, [sp, #152]
  459ddc:	cmp	x1, x0
  459de0:	b.hi	459e0c <ferror@plt+0x5808c>  // b.pmore
  459de4:	ldr	x1, [sp, #232]
  459de8:	ldr	x0, [sp, #152]
  459dec:	cmp	x1, x0
  459df0:	b.cs	459e08 <ferror@plt+0x58088>  // b.hs, b.nlast
  459df4:	ldr	x1, [sp, #152]
  459df8:	ldr	x0, [sp, #232]
  459dfc:	sub	x0, x1, x0
  459e00:	str	w0, [sp, #212]
  459e04:	b	459e0c <ferror@plt+0x5808c>
  459e08:	str	wzr, [sp, #212]
  459e0c:	ldr	w0, [sp, #212]
  459e10:	cmp	w0, #0x0
  459e14:	b.eq	459e24 <ferror@plt+0x580a4>  // b.none
  459e18:	ldr	w0, [sp, #212]
  459e1c:	cmp	w0, #0x8
  459e20:	b.ls	459e2c <ferror@plt+0x580ac>  // b.plast
  459e24:	str	xzr, [sp, #88]
  459e28:	b	459e4c <ferror@plt+0x580cc>
  459e2c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  459e30:	add	x0, x0, #0x580
  459e34:	ldr	x2, [x0]
  459e38:	ldr	w0, [sp, #212]
  459e3c:	mov	w1, w0
  459e40:	ldr	x0, [sp, #232]
  459e44:	blr	x2
  459e48:	str	x0, [sp, #88]
  459e4c:	ldr	x0, [sp, #232]
  459e50:	add	x0, x0, #0x4
  459e54:	str	x0, [sp, #232]
  459e58:	ldr	x1, [sp, #88]
  459e5c:	mov	x0, #0xffffffff            	// #4294967295
  459e60:	cmp	x1, x0
  459e64:	b.ne	459f4c <ferror@plt+0x581cc>  // b.any
  459e68:	mov	w0, #0x8                   	// #8
  459e6c:	str	w0, [sp, #208]
  459e70:	ldr	w0, [sp, #208]
  459e74:	cmp	w0, #0x8
  459e78:	b.ls	459eac <ferror@plt+0x5812c>  // b.plast
  459e7c:	ldr	w0, [sp, #208]
  459e80:	mov	x2, x0
  459e84:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  459e88:	add	x1, x0, #0xc78
  459e8c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  459e90:	add	x0, x0, #0xcc8
  459e94:	bl	401920 <ngettext@plt>
  459e98:	mov	w2, #0x8                   	// #8
  459e9c:	ldr	w1, [sp, #208]
  459ea0:	bl	46eed4 <error@@Base>
  459ea4:	mov	w0, #0x8                   	// #8
  459ea8:	str	w0, [sp, #208]
  459eac:	ldr	w0, [sp, #208]
  459eb0:	ldr	x1, [sp, #232]
  459eb4:	add	x0, x1, x0
  459eb8:	ldr	x1, [sp, #152]
  459ebc:	cmp	x1, x0
  459ec0:	b.hi	459eec <ferror@plt+0x5816c>  // b.pmore
  459ec4:	ldr	x1, [sp, #232]
  459ec8:	ldr	x0, [sp, #152]
  459ecc:	cmp	x1, x0
  459ed0:	b.cs	459ee8 <ferror@plt+0x58168>  // b.hs, b.nlast
  459ed4:	ldr	x1, [sp, #152]
  459ed8:	ldr	x0, [sp, #232]
  459edc:	sub	x0, x1, x0
  459ee0:	str	w0, [sp, #208]
  459ee4:	b	459eec <ferror@plt+0x5816c>
  459ee8:	str	wzr, [sp, #208]
  459eec:	ldr	w0, [sp, #208]
  459ef0:	cmp	w0, #0x0
  459ef4:	b.eq	459f04 <ferror@plt+0x58184>  // b.none
  459ef8:	ldr	w0, [sp, #208]
  459efc:	cmp	w0, #0x8
  459f00:	b.ls	459f0c <ferror@plt+0x5818c>  // b.plast
  459f04:	str	xzr, [sp, #88]
  459f08:	b	459f2c <ferror@plt+0x581ac>
  459f0c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  459f10:	add	x0, x0, #0x580
  459f14:	ldr	x2, [x0]
  459f18:	ldr	w0, [sp, #208]
  459f1c:	mov	w1, w0
  459f20:	ldr	x0, [sp, #232]
  459f24:	blr	x2
  459f28:	str	x0, [sp, #88]
  459f2c:	ldr	x0, [sp, #232]
  459f30:	add	x0, x0, #0x8
  459f34:	str	x0, [sp, #232]
  459f38:	mov	w0, #0x8                   	// #8
  459f3c:	str	w0, [sp, #220]
  459f40:	mov	w0, #0xc                   	// #12
  459f44:	str	w0, [sp, #216]
  459f48:	b	459f5c <ferror@plt+0x581dc>
  459f4c:	mov	w0, #0x4                   	// #4
  459f50:	str	w0, [sp, #220]
  459f54:	mov	w0, #0x4                   	// #4
  459f58:	str	w0, [sp, #216]
  459f5c:	ldr	x0, [sp, #72]
  459f60:	ldr	x0, [x0, #32]
  459f64:	ldr	x1, [sp, #232]
  459f68:	sub	x0, x1, x0
  459f6c:	str	x0, [sp, #144]
  459f70:	ldr	x1, [sp, #88]
  459f74:	ldr	x0, [sp, #144]
  459f78:	add	x0, x1, x0
  459f7c:	ldr	x1, [sp, #144]
  459f80:	cmp	x1, x0
  459f84:	b.hi	459fa4 <ferror@plt+0x58224>  // b.pmore
  459f88:	ldr	x1, [sp, #88]
  459f8c:	ldr	x0, [sp, #144]
  459f90:	add	x1, x1, x0
  459f94:	ldr	x0, [sp, #72]
  459f98:	ldr	x0, [x0, #48]
  459f9c:	cmp	x1, x0
  459fa0:	b.ls	459ff4 <ferror@plt+0x58274>  // b.plast
  459fa4:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  459fa8:	add	x0, x0, #0x700
  459fac:	bl	401d40 <gettext@plt>
  459fb0:	mov	x21, x0
  459fb4:	ldr	x0, [sp, #72]
  459fb8:	ldr	x19, [x0, #16]
  459fbc:	ldr	w0, [sp, #216]
  459fc0:	ldr	x1, [sp, #144]
  459fc4:	sub	x20, x1, x0
  459fc8:	ldr	x0, [sp, #88]
  459fcc:	mov	x1, x0
  459fd0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  459fd4:	add	x0, x0, #0xd28
  459fd8:	bl	449984 <ferror@plt+0x47c04>
  459fdc:	mov	x3, x0
  459fe0:	mov	x2, x20
  459fe4:	mov	x1, x19
  459fe8:	mov	x0, x21
  459fec:	bl	46efd4 <warn@@Base>
  459ff0:	b	45a694 <ferror@plt+0x58914>
  459ff4:	ldr	x0, [sp, #232]
  459ff8:	str	x0, [sp, #224]
  459ffc:	ldr	x0, [sp, #88]
  45a000:	ldr	x1, [sp, #232]
  45a004:	add	x0, x1, x0
  45a008:	str	x0, [sp, #232]
  45a00c:	mov	w0, #0x2                   	// #2
  45a010:	str	w0, [sp, #204]
  45a014:	ldr	w0, [sp, #204]
  45a018:	cmp	w0, #0x2
  45a01c:	b.ls	45a050 <ferror@plt+0x582d0>  // b.plast
  45a020:	ldr	w0, [sp, #204]
  45a024:	mov	x2, x0
  45a028:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45a02c:	add	x1, x0, #0xc78
  45a030:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45a034:	add	x0, x0, #0xcc8
  45a038:	bl	401920 <ngettext@plt>
  45a03c:	mov	w2, #0x2                   	// #2
  45a040:	ldr	w1, [sp, #204]
  45a044:	bl	46eed4 <error@@Base>
  45a048:	mov	w0, #0x2                   	// #2
  45a04c:	str	w0, [sp, #204]
  45a050:	ldr	w0, [sp, #204]
  45a054:	ldr	x1, [sp, #224]
  45a058:	add	x0, x1, x0
  45a05c:	ldr	x1, [sp, #152]
  45a060:	cmp	x1, x0
  45a064:	b.hi	45a090 <ferror@plt+0x58310>  // b.pmore
  45a068:	ldr	x1, [sp, #224]
  45a06c:	ldr	x0, [sp, #152]
  45a070:	cmp	x1, x0
  45a074:	b.cs	45a08c <ferror@plt+0x5830c>  // b.hs, b.nlast
  45a078:	ldr	x1, [sp, #152]
  45a07c:	ldr	x0, [sp, #224]
  45a080:	sub	x0, x1, x0
  45a084:	str	w0, [sp, #204]
  45a088:	b	45a090 <ferror@plt+0x58310>
  45a08c:	str	wzr, [sp, #204]
  45a090:	ldr	w0, [sp, #204]
  45a094:	cmp	w0, #0x0
  45a098:	b.eq	45a0a8 <ferror@plt+0x58328>  // b.none
  45a09c:	ldr	w0, [sp, #204]
  45a0a0:	cmp	w0, #0x8
  45a0a4:	b.ls	45a0b0 <ferror@plt+0x58330>  // b.plast
  45a0a8:	strh	wzr, [sp, #96]
  45a0ac:	b	45a0d4 <ferror@plt+0x58354>
  45a0b0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45a0b4:	add	x0, x0, #0x580
  45a0b8:	ldr	x2, [x0]
  45a0bc:	ldr	w0, [sp, #204]
  45a0c0:	mov	w1, w0
  45a0c4:	ldr	x0, [sp, #224]
  45a0c8:	blr	x2
  45a0cc:	and	w0, w0, #0xffff
  45a0d0:	strh	w0, [sp, #96]
  45a0d4:	ldr	x0, [sp, #224]
  45a0d8:	add	x0, x0, #0x2
  45a0dc:	str	x0, [sp, #224]
  45a0e0:	ldr	w0, [sp, #220]
  45a0e4:	str	w0, [sp, #200]
  45a0e8:	ldr	w0, [sp, #200]
  45a0ec:	cmp	w0, #0x8
  45a0f0:	b.ls	45a124 <ferror@plt+0x583a4>  // b.plast
  45a0f4:	ldr	w0, [sp, #200]
  45a0f8:	mov	x2, x0
  45a0fc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45a100:	add	x1, x0, #0xc78
  45a104:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45a108:	add	x0, x0, #0xcc8
  45a10c:	bl	401920 <ngettext@plt>
  45a110:	mov	w2, #0x8                   	// #8
  45a114:	ldr	w1, [sp, #200]
  45a118:	bl	46eed4 <error@@Base>
  45a11c:	mov	w0, #0x8                   	// #8
  45a120:	str	w0, [sp, #200]
  45a124:	ldr	w0, [sp, #200]
  45a128:	ldr	x1, [sp, #224]
  45a12c:	add	x0, x1, x0
  45a130:	ldr	x1, [sp, #152]
  45a134:	cmp	x1, x0
  45a138:	b.hi	45a164 <ferror@plt+0x583e4>  // b.pmore
  45a13c:	ldr	x1, [sp, #224]
  45a140:	ldr	x0, [sp, #152]
  45a144:	cmp	x1, x0
  45a148:	b.cs	45a160 <ferror@plt+0x583e0>  // b.hs, b.nlast
  45a14c:	ldr	x1, [sp, #152]
  45a150:	ldr	x0, [sp, #224]
  45a154:	sub	x0, x1, x0
  45a158:	str	w0, [sp, #200]
  45a15c:	b	45a164 <ferror@plt+0x583e4>
  45a160:	str	wzr, [sp, #200]
  45a164:	ldr	w0, [sp, #200]
  45a168:	cmp	w0, #0x0
  45a16c:	b.eq	45a17c <ferror@plt+0x583fc>  // b.none
  45a170:	ldr	w0, [sp, #200]
  45a174:	cmp	w0, #0x8
  45a178:	b.ls	45a184 <ferror@plt+0x58404>  // b.plast
  45a17c:	str	xzr, [sp, #104]
  45a180:	b	45a1a4 <ferror@plt+0x58424>
  45a184:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45a188:	add	x0, x0, #0x580
  45a18c:	ldr	x2, [x0]
  45a190:	ldr	w0, [sp, #200]
  45a194:	mov	w1, w0
  45a198:	ldr	x0, [sp, #224]
  45a19c:	blr	x2
  45a1a0:	str	x0, [sp, #104]
  45a1a4:	ldr	w0, [sp, #220]
  45a1a8:	ldr	x1, [sp, #224]
  45a1ac:	add	x0, x1, x0
  45a1b0:	str	x0, [sp, #224]
  45a1b4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45a1b8:	add	x0, x0, #0x9a4
  45a1bc:	ldr	w0, [x0]
  45a1c0:	cmn	w0, #0x1
  45a1c4:	b.eq	45a214 <ferror@plt+0x58494>  // b.none
  45a1c8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45a1cc:	add	x0, x0, #0x9a4
  45a1d0:	ldr	w0, [x0]
  45a1d4:	cmp	w0, #0x0
  45a1d8:	b.eq	45a214 <ferror@plt+0x58494>  // b.none
  45a1dc:	ldr	x0, [sp, #104]
  45a1e0:	bl	459c44 <ferror@plt+0x57ec4>
  45a1e4:	cmp	x0, #0x0
  45a1e8:	b.ne	45a214 <ferror@plt+0x58494>  // b.any
  45a1ec:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a1f0:	add	x0, x0, #0x6a8
  45a1f4:	bl	401d40 <gettext@plt>
  45a1f8:	mov	x3, x0
  45a1fc:	ldr	x1, [sp, #104]
  45a200:	ldr	x0, [sp, #72]
  45a204:	ldr	x0, [x0, #16]
  45a208:	mov	x2, x0
  45a20c:	mov	x0, x3
  45a210:	bl	46efd4 <warn@@Base>
  45a214:	ldr	w0, [sp, #220]
  45a218:	str	w0, [sp, #196]
  45a21c:	ldr	w0, [sp, #196]
  45a220:	cmp	w0, #0x8
  45a224:	b.ls	45a258 <ferror@plt+0x584d8>  // b.plast
  45a228:	ldr	w0, [sp, #196]
  45a22c:	mov	x2, x0
  45a230:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45a234:	add	x1, x0, #0xc78
  45a238:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45a23c:	add	x0, x0, #0xcc8
  45a240:	bl	401920 <ngettext@plt>
  45a244:	mov	w2, #0x8                   	// #8
  45a248:	ldr	w1, [sp, #196]
  45a24c:	bl	46eed4 <error@@Base>
  45a250:	mov	w0, #0x8                   	// #8
  45a254:	str	w0, [sp, #196]
  45a258:	ldr	w0, [sp, #196]
  45a25c:	ldr	x1, [sp, #224]
  45a260:	add	x0, x1, x0
  45a264:	ldr	x1, [sp, #152]
  45a268:	cmp	x1, x0
  45a26c:	b.hi	45a298 <ferror@plt+0x58518>  // b.pmore
  45a270:	ldr	x1, [sp, #224]
  45a274:	ldr	x0, [sp, #152]
  45a278:	cmp	x1, x0
  45a27c:	b.cs	45a294 <ferror@plt+0x58514>  // b.hs, b.nlast
  45a280:	ldr	x1, [sp, #152]
  45a284:	ldr	x0, [sp, #224]
  45a288:	sub	x0, x1, x0
  45a28c:	str	w0, [sp, #196]
  45a290:	b	45a298 <ferror@plt+0x58518>
  45a294:	str	wzr, [sp, #196]
  45a298:	ldr	w0, [sp, #196]
  45a29c:	cmp	w0, #0x0
  45a2a0:	b.eq	45a2b0 <ferror@plt+0x58530>  // b.none
  45a2a4:	ldr	w0, [sp, #196]
  45a2a8:	cmp	w0, #0x8
  45a2ac:	b.ls	45a2b8 <ferror@plt+0x58538>  // b.plast
  45a2b0:	str	xzr, [sp, #112]
  45a2b4:	b	45a2d8 <ferror@plt+0x58558>
  45a2b8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45a2bc:	add	x0, x0, #0x580
  45a2c0:	ldr	x2, [x0]
  45a2c4:	ldr	w0, [sp, #196]
  45a2c8:	mov	w1, w0
  45a2cc:	ldr	x0, [sp, #224]
  45a2d0:	blr	x2
  45a2d4:	str	x0, [sp, #112]
  45a2d8:	ldr	w0, [sp, #220]
  45a2dc:	ldr	x1, [sp, #224]
  45a2e0:	add	x0, x1, x0
  45a2e4:	str	x0, [sp, #224]
  45a2e8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a2ec:	add	x0, x0, #0x6f8
  45a2f0:	bl	401d40 <gettext@plt>
  45a2f4:	ldr	x1, [sp, #88]
  45a2f8:	bl	401cf0 <printf@plt>
  45a2fc:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a300:	add	x0, x0, #0x728
  45a304:	bl	401d40 <gettext@plt>
  45a308:	ldrh	w1, [sp, #96]
  45a30c:	bl	401cf0 <printf@plt>
  45a310:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a314:	add	x0, x0, #0x758
  45a318:	bl	401d40 <gettext@plt>
  45a31c:	mov	x2, x0
  45a320:	ldr	x0, [sp, #104]
  45a324:	mov	x1, x0
  45a328:	mov	x0, x2
  45a32c:	bl	401cf0 <printf@plt>
  45a330:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a334:	add	x0, x0, #0x788
  45a338:	bl	401d40 <gettext@plt>
  45a33c:	ldr	x1, [sp, #112]
  45a340:	bl	401cf0 <printf@plt>
  45a344:	ldrh	w0, [sp, #96]
  45a348:	cmp	w0, #0x2
  45a34c:	b.eq	45a394 <ferror@plt+0x58614>  // b.none
  45a350:	ldrh	w0, [sp, #96]
  45a354:	cmp	w0, #0x3
  45a358:	b.eq	45a394 <ferror@plt+0x58614>  // b.none
  45a35c:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  45a360:	add	x0, x0, #0x440
  45a364:	ldr	w0, [x0]
  45a368:	cmp	w0, #0x0
  45a36c:	b.ne	45a684 <ferror@plt+0x58904>  // b.any
  45a370:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a374:	add	x0, x0, #0x7b8
  45a378:	bl	401d40 <gettext@plt>
  45a37c:	bl	46efd4 <warn@@Base>
  45a380:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  45a384:	add	x0, x0, #0x440
  45a388:	mov	w1, #0x1                   	// #1
  45a38c:	str	w1, [x0]
  45a390:	b	45a684 <ferror@plt+0x58904>
  45a394:	ldr	w0, [sp, #60]
  45a398:	cmp	w0, #0x0
  45a39c:	b.eq	45a3b4 <ferror@plt+0x58634>  // b.none
  45a3a0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a3a4:	add	x0, x0, #0x7f0
  45a3a8:	bl	401d40 <gettext@plt>
  45a3ac:	bl	401cf0 <printf@plt>
  45a3b0:	b	45a3c4 <ferror@plt+0x58644>
  45a3b4:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a3b8:	add	x0, x0, #0x818
  45a3bc:	bl	401d40 <gettext@plt>
  45a3c0:	bl	401cf0 <printf@plt>
  45a3c4:	ldr	w0, [sp, #220]
  45a3c8:	str	w0, [sp, #172]
  45a3cc:	ldr	w0, [sp, #172]
  45a3d0:	cmp	w0, #0x8
  45a3d4:	b.ls	45a408 <ferror@plt+0x58688>  // b.plast
  45a3d8:	ldr	w0, [sp, #172]
  45a3dc:	mov	x2, x0
  45a3e0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45a3e4:	add	x1, x0, #0xc78
  45a3e8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45a3ec:	add	x0, x0, #0xcc8
  45a3f0:	bl	401920 <ngettext@plt>
  45a3f4:	mov	w2, #0x8                   	// #8
  45a3f8:	ldr	w1, [sp, #172]
  45a3fc:	bl	46eed4 <error@@Base>
  45a400:	mov	w0, #0x8                   	// #8
  45a404:	str	w0, [sp, #172]
  45a408:	ldr	w0, [sp, #172]
  45a40c:	ldr	x1, [sp, #224]
  45a410:	add	x0, x1, x0
  45a414:	ldr	x1, [sp, #152]
  45a418:	cmp	x1, x0
  45a41c:	b.hi	45a448 <ferror@plt+0x586c8>  // b.pmore
  45a420:	ldr	x1, [sp, #224]
  45a424:	ldr	x0, [sp, #152]
  45a428:	cmp	x1, x0
  45a42c:	b.cs	45a444 <ferror@plt+0x586c4>  // b.hs, b.nlast
  45a430:	ldr	x1, [sp, #152]
  45a434:	ldr	x0, [sp, #224]
  45a438:	sub	x0, x1, x0
  45a43c:	str	w0, [sp, #172]
  45a440:	b	45a448 <ferror@plt+0x586c8>
  45a444:	str	wzr, [sp, #172]
  45a448:	ldr	w0, [sp, #172]
  45a44c:	cmp	w0, #0x0
  45a450:	b.eq	45a460 <ferror@plt+0x586e0>  // b.none
  45a454:	ldr	w0, [sp, #172]
  45a458:	cmp	w0, #0x8
  45a45c:	b.ls	45a468 <ferror@plt+0x586e8>  // b.plast
  45a460:	str	xzr, [sp, #176]
  45a464:	b	45a488 <ferror@plt+0x58708>
  45a468:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45a46c:	add	x0, x0, #0x580
  45a470:	ldr	x2, [x0]
  45a474:	ldr	w0, [sp, #172]
  45a478:	mov	w1, w0
  45a47c:	ldr	x0, [sp, #224]
  45a480:	blr	x2
  45a484:	str	x0, [sp, #176]
  45a488:	ldr	x0, [sp, #176]
  45a48c:	cmp	x0, #0x0
  45a490:	b.ne	45a498 <ferror@plt+0x58718>  // b.any
  45a494:	b	45a684 <ferror@plt+0x58904>
  45a498:	ldr	w0, [sp, #220]
  45a49c:	ldr	x1, [sp, #224]
  45a4a0:	add	x0, x1, x0
  45a4a4:	str	x0, [sp, #224]
  45a4a8:	ldr	x1, [sp, #224]
  45a4ac:	ldr	x0, [sp, #152]
  45a4b0:	cmp	x1, x0
  45a4b4:	b.cc	45a4bc <ferror@plt+0x5873c>  // b.lo, b.ul, b.last
  45a4b8:	b	45a684 <ferror@plt+0x58904>
  45a4bc:	ldr	x1, [sp, #152]
  45a4c0:	ldr	x0, [sp, #224]
  45a4c4:	sub	x0, x1, x0
  45a4c8:	sub	x0, x0, #0x1
  45a4cc:	str	x0, [sp, #184]
  45a4d0:	ldr	w0, [sp, #60]
  45a4d4:	cmp	w0, #0x0
  45a4d8:	b.eq	45a63c <ferror@plt+0x588bc>  // b.none
  45a4dc:	mov	w0, #0x1                   	// #1
  45a4e0:	str	w0, [sp, #164]
  45a4e4:	ldr	w0, [sp, #164]
  45a4e8:	cmp	w0, #0x4
  45a4ec:	b.ls	45a520 <ferror@plt+0x587a0>  // b.plast
  45a4f0:	ldr	w0, [sp, #164]
  45a4f4:	mov	x2, x0
  45a4f8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45a4fc:	add	x1, x0, #0xc78
  45a500:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45a504:	add	x0, x0, #0xcc8
  45a508:	bl	401920 <ngettext@plt>
  45a50c:	mov	w2, #0x4                   	// #4
  45a510:	ldr	w1, [sp, #164]
  45a514:	bl	46eed4 <error@@Base>
  45a518:	mov	w0, #0x4                   	// #4
  45a51c:	str	w0, [sp, #164]
  45a520:	ldr	w0, [sp, #164]
  45a524:	ldr	x1, [sp, #224]
  45a528:	add	x0, x1, x0
  45a52c:	ldr	x1, [sp, #152]
  45a530:	cmp	x1, x0
  45a534:	b.hi	45a560 <ferror@plt+0x587e0>  // b.pmore
  45a538:	ldr	x1, [sp, #224]
  45a53c:	ldr	x0, [sp, #152]
  45a540:	cmp	x1, x0
  45a544:	b.cs	45a55c <ferror@plt+0x587dc>  // b.hs, b.nlast
  45a548:	ldr	x1, [sp, #152]
  45a54c:	ldr	x0, [sp, #224]
  45a550:	sub	x0, x1, x0
  45a554:	str	w0, [sp, #164]
  45a558:	b	45a560 <ferror@plt+0x587e0>
  45a55c:	str	wzr, [sp, #164]
  45a560:	ldr	w0, [sp, #164]
  45a564:	cmp	w0, #0x0
  45a568:	b.eq	45a578 <ferror@plt+0x587f8>  // b.none
  45a56c:	ldr	w0, [sp, #164]
  45a570:	cmp	w0, #0x8
  45a574:	b.ls	45a580 <ferror@plt+0x58800>  // b.plast
  45a578:	str	wzr, [sp, #168]
  45a57c:	b	45a5a0 <ferror@plt+0x58820>
  45a580:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45a584:	add	x0, x0, #0x580
  45a588:	ldr	x2, [x0]
  45a58c:	ldr	w0, [sp, #164]
  45a590:	mov	w1, w0
  45a594:	ldr	x0, [sp, #224]
  45a598:	blr	x2
  45a59c:	str	w0, [sp, #168]
  45a5a0:	ldr	x0, [sp, #224]
  45a5a4:	add	x0, x0, #0x1
  45a5a8:	str	x0, [sp, #224]
  45a5ac:	ldr	x0, [sp, #184]
  45a5b0:	sub	x0, x0, #0x1
  45a5b4:	str	x0, [sp, #184]
  45a5b8:	ldr	w0, [sp, #168]
  45a5bc:	lsl	w0, w0, #24
  45a5c0:	str	w0, [sp, #168]
  45a5c4:	ldr	w0, [sp, #168]
  45a5c8:	lsr	w0, w0, #28
  45a5cc:	and	w0, w0, #0x7
  45a5d0:	str	w0, [sp, #140]
  45a5d4:	ldr	w0, [sp, #140]
  45a5d8:	bl	459d0c <ferror@plt+0x57f8c>
  45a5dc:	str	x0, [sp, #128]
  45a5e0:	ldr	w0, [sp, #168]
  45a5e4:	lsr	w0, w0, #31
  45a5e8:	str	w0, [sp, #124]
  45a5ec:	ldr	w0, [sp, #124]
  45a5f0:	cmp	w0, #0x0
  45a5f4:	b.eq	45a608 <ferror@plt+0x58888>  // b.none
  45a5f8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a5fc:	add	x0, x0, #0x830
  45a600:	bl	401d40 <gettext@plt>
  45a604:	b	45a614 <ferror@plt+0x58894>
  45a608:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a60c:	add	x0, x0, #0x838
  45a610:	bl	401d40 <gettext@plt>
  45a614:	ldr	x1, [sp, #184]
  45a618:	ldr	x5, [sp, #224]
  45a61c:	mov	w4, w1
  45a620:	ldr	x3, [sp, #128]
  45a624:	mov	x2, x0
  45a628:	ldr	x1, [sp, #176]
  45a62c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a630:	add	x0, x0, #0x840
  45a634:	bl	401cf0 <printf@plt>
  45a638:	b	45a658 <ferror@plt+0x588d8>
  45a63c:	ldr	x0, [sp, #184]
  45a640:	ldr	x3, [sp, #224]
  45a644:	mov	w2, w0
  45a648:	ldr	x1, [sp, #176]
  45a64c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a650:	add	x0, x0, #0x860
  45a654:	bl	401cf0 <printf@plt>
  45a658:	ldr	x1, [sp, #184]
  45a65c:	ldr	x0, [sp, #224]
  45a660:	bl	401980 <strnlen@plt>
  45a664:	add	x0, x0, #0x1
  45a668:	ldr	x1, [sp, #224]
  45a66c:	add	x0, x1, x0
  45a670:	str	x0, [sp, #224]
  45a674:	ldr	x1, [sp, #224]
  45a678:	ldr	x0, [sp, #152]
  45a67c:	cmp	x1, x0
  45a680:	b.cc	45a3c4 <ferror@plt+0x58644>  // b.lo, b.ul, b.last
  45a684:	ldr	x1, [sp, #232]
  45a688:	ldr	x0, [sp, #152]
  45a68c:	cmp	x1, x0
  45a690:	b.cc	459d88 <ferror@plt+0x58008>  // b.lo, b.ul, b.last
  45a694:	mov	w0, #0xa                   	// #10
  45a698:	bl	401d20 <putchar@plt>
  45a69c:	mov	w0, #0x1                   	// #1
  45a6a0:	ldp	x19, x20, [sp, #16]
  45a6a4:	ldr	x21, [sp, #32]
  45a6a8:	ldp	x29, x30, [sp], #240
  45a6ac:	ret
  45a6b0:	stp	x29, x30, [sp, #-32]!
  45a6b4:	mov	x29, sp
  45a6b8:	str	x0, [sp, #24]
  45a6bc:	str	x1, [sp, #16]
  45a6c0:	mov	w2, #0x0                   	// #0
  45a6c4:	ldr	x1, [sp, #16]
  45a6c8:	ldr	x0, [sp, #24]
  45a6cc:	bl	459d34 <ferror@plt+0x57fb4>
  45a6d0:	ldp	x29, x30, [sp], #32
  45a6d4:	ret
  45a6d8:	stp	x29, x30, [sp, #-32]!
  45a6dc:	mov	x29, sp
  45a6e0:	str	x0, [sp, #24]
  45a6e4:	str	x1, [sp, #16]
  45a6e8:	mov	w2, #0x1                   	// #1
  45a6ec:	ldr	x1, [sp, #16]
  45a6f0:	ldr	x0, [sp, #24]
  45a6f4:	bl	459d34 <ferror@plt+0x57fb4>
  45a6f8:	ldp	x29, x30, [sp], #32
  45a6fc:	ret
  45a700:	stp	x29, x30, [sp, #-176]!
  45a704:	mov	x29, sp
  45a708:	str	x0, [sp, #24]
  45a70c:	str	x1, [sp, #16]
  45a710:	ldr	x0, [sp, #24]
  45a714:	ldr	x0, [x0, #32]
  45a718:	str	x0, [sp, #160]
  45a71c:	ldr	x0, [sp, #24]
  45a720:	ldr	x0, [x0, #48]
  45a724:	ldr	x1, [sp, #160]
  45a728:	add	x0, x1, x0
  45a72c:	str	x0, [sp, #152]
  45a730:	ldr	x0, [sp, #160]
  45a734:	str	x0, [sp, #168]
  45a738:	mov	w1, #0x0                   	// #0
  45a73c:	ldr	x0, [sp, #24]
  45a740:	bl	4525b8 <ferror@plt+0x50838>
  45a744:	b	45aacc <ferror@plt+0x58d4c>
  45a748:	ldr	x0, [sp, #168]
  45a74c:	ldrb	w0, [x0]
  45a750:	str	w0, [sp, #148]
  45a754:	ldr	x0, [sp, #168]
  45a758:	add	x0, x0, #0x1
  45a75c:	str	x0, [sp, #168]
  45a760:	ldr	w0, [sp, #148]
  45a764:	cmp	w0, #0xff
  45a768:	b.eq	45aa1c <ferror@plt+0x58c9c>  // b.none
  45a76c:	ldr	w0, [sp, #148]
  45a770:	cmp	w0, #0xff
  45a774:	b.hi	45aacc <ferror@plt+0x58d4c>  // b.pmore
  45a778:	ldr	w0, [sp, #148]
  45a77c:	cmp	w0, #0x4
  45a780:	b.eq	45a8a8 <ferror@plt+0x58b28>  // b.none
  45a784:	ldr	w0, [sp, #148]
  45a788:	cmp	w0, #0x4
  45a78c:	b.hi	45aacc <ferror@plt+0x58d4c>  // b.pmore
  45a790:	ldr	w0, [sp, #148]
  45a794:	cmp	w0, #0x3
  45a798:	b.eq	45a7c4 <ferror@plt+0x58a44>  // b.none
  45a79c:	ldr	w0, [sp, #148]
  45a7a0:	cmp	w0, #0x3
  45a7a4:	b.hi	45aacc <ferror@plt+0x58d4c>  // b.pmore
  45a7a8:	ldr	w0, [sp, #148]
  45a7ac:	cmp	w0, #0x1
  45a7b0:	b.eq	45a8bc <ferror@plt+0x58b3c>  // b.none
  45a7b4:	ldr	w0, [sp, #148]
  45a7b8:	cmp	w0, #0x2
  45a7bc:	b.eq	45a96c <ferror@plt+0x58bec>  // b.none
  45a7c0:	b	45aacc <ferror@plt+0x58d4c>
  45a7c4:	add	x1, sp, #0x40
  45a7c8:	add	x0, sp, #0x44
  45a7cc:	mov	x4, x1
  45a7d0:	mov	x3, x0
  45a7d4:	mov	w2, #0x0                   	// #0
  45a7d8:	ldr	x1, [sp, #152]
  45a7dc:	ldr	x0, [sp, #168]
  45a7e0:	bl	449b20 <ferror@plt+0x47da0>
  45a7e4:	str	x0, [sp, #112]
  45a7e8:	ldr	w0, [sp, #68]
  45a7ec:	mov	w0, w0
  45a7f0:	ldr	x1, [sp, #168]
  45a7f4:	add	x0, x1, x0
  45a7f8:	str	x0, [sp, #168]
  45a7fc:	ldr	x0, [sp, #112]
  45a800:	str	w0, [sp, #108]
  45a804:	ldr	w0, [sp, #108]
  45a808:	ldr	x1, [sp, #112]
  45a80c:	cmp	x1, x0
  45a810:	b.eq	45a820 <ferror@plt+0x58aa0>  // b.none
  45a814:	ldr	w0, [sp, #64]
  45a818:	orr	w0, w0, #0x2
  45a81c:	str	w0, [sp, #64]
  45a820:	ldr	w0, [sp, #64]
  45a824:	bl	449630 <ferror@plt+0x478b0>
  45a828:	add	x1, sp, #0x38
  45a82c:	add	x0, sp, #0x3c
  45a830:	mov	x4, x1
  45a834:	mov	x3, x0
  45a838:	mov	w2, #0x0                   	// #0
  45a83c:	ldr	x1, [sp, #152]
  45a840:	ldr	x0, [sp, #168]
  45a844:	bl	449b20 <ferror@plt+0x47da0>
  45a848:	str	x0, [sp, #96]
  45a84c:	ldr	w0, [sp, #60]
  45a850:	mov	w0, w0
  45a854:	ldr	x1, [sp, #168]
  45a858:	add	x0, x1, x0
  45a85c:	str	x0, [sp, #168]
  45a860:	ldr	x0, [sp, #96]
  45a864:	str	w0, [sp, #92]
  45a868:	ldr	w0, [sp, #92]
  45a86c:	ldr	x1, [sp, #96]
  45a870:	cmp	x1, x0
  45a874:	b.eq	45a884 <ferror@plt+0x58b04>  // b.none
  45a878:	ldr	w0, [sp, #56]
  45a87c:	orr	w0, w0, #0x2
  45a880:	str	w0, [sp, #56]
  45a884:	ldr	w0, [sp, #56]
  45a888:	bl	449630 <ferror@plt+0x478b0>
  45a88c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a890:	add	x0, x0, #0x870
  45a894:	bl	401d40 <gettext@plt>
  45a898:	ldr	w2, [sp, #92]
  45a89c:	ldr	w1, [sp, #108]
  45a8a0:	bl	401cf0 <printf@plt>
  45a8a4:	b	45aacc <ferror@plt+0x58d4c>
  45a8a8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a8ac:	add	x0, x0, #0x8a8
  45a8b0:	bl	401d40 <gettext@plt>
  45a8b4:	bl	401cf0 <printf@plt>
  45a8b8:	b	45aacc <ferror@plt+0x58d4c>
  45a8bc:	add	x1, sp, #0x30
  45a8c0:	add	x0, sp, #0x34
  45a8c4:	mov	x4, x1
  45a8c8:	mov	x3, x0
  45a8cc:	mov	w2, #0x0                   	// #0
  45a8d0:	ldr	x1, [sp, #152]
  45a8d4:	ldr	x0, [sp, #168]
  45a8d8:	bl	449b20 <ferror@plt+0x47da0>
  45a8dc:	str	x0, [sp, #72]
  45a8e0:	ldr	w0, [sp, #52]
  45a8e4:	mov	w0, w0
  45a8e8:	ldr	x1, [sp, #168]
  45a8ec:	add	x0, x1, x0
  45a8f0:	str	x0, [sp, #168]
  45a8f4:	ldr	x0, [sp, #72]
  45a8f8:	str	w0, [sp, #108]
  45a8fc:	ldr	w0, [sp, #108]
  45a900:	ldr	x1, [sp, #72]
  45a904:	cmp	x1, x0
  45a908:	b.eq	45a918 <ferror@plt+0x58b98>  // b.none
  45a90c:	ldr	w0, [sp, #48]
  45a910:	orr	w0, w0, #0x2
  45a914:	str	w0, [sp, #48]
  45a918:	ldr	w0, [sp, #48]
  45a91c:	bl	449630 <ferror@plt+0x478b0>
  45a920:	ldr	x0, [sp, #168]
  45a924:	str	x0, [sp, #120]
  45a928:	ldr	x1, [sp, #152]
  45a92c:	ldr	x0, [sp, #120]
  45a930:	sub	x0, x1, x0
  45a934:	mov	x1, x0
  45a938:	ldr	x0, [sp, #120]
  45a93c:	bl	401980 <strnlen@plt>
  45a940:	add	x0, x0, #0x1
  45a944:	ldr	x1, [sp, #168]
  45a948:	add	x0, x1, x0
  45a94c:	str	x0, [sp, #168]
  45a950:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45a954:	add	x0, x0, #0x8c0
  45a958:	bl	401d40 <gettext@plt>
  45a95c:	ldr	x2, [sp, #120]
  45a960:	ldr	w1, [sp, #108]
  45a964:	bl	401cf0 <printf@plt>
  45a968:	b	45aacc <ferror@plt+0x58d4c>
  45a96c:	add	x1, sp, #0x28
  45a970:	add	x0, sp, #0x2c
  45a974:	mov	x4, x1
  45a978:	mov	x3, x0
  45a97c:	mov	w2, #0x0                   	// #0
  45a980:	ldr	x1, [sp, #152]
  45a984:	ldr	x0, [sp, #168]
  45a988:	bl	449b20 <ferror@plt+0x47da0>
  45a98c:	str	x0, [sp, #80]
  45a990:	ldr	w0, [sp, #44]
  45a994:	mov	w0, w0
  45a998:	ldr	x1, [sp, #168]
  45a99c:	add	x0, x1, x0
  45a9a0:	str	x0, [sp, #168]
  45a9a4:	ldr	x0, [sp, #80]
  45a9a8:	str	w0, [sp, #108]
  45a9ac:	ldr	w0, [sp, #108]
  45a9b0:	ldr	x1, [sp, #80]
  45a9b4:	cmp	x1, x0
  45a9b8:	b.eq	45a9c8 <ferror@plt+0x58c48>  // b.none
  45a9bc:	ldr	w0, [sp, #40]
  45a9c0:	orr	w0, w0, #0x2
  45a9c4:	str	w0, [sp, #40]
  45a9c8:	ldr	w0, [sp, #40]
  45a9cc:	bl	449630 <ferror@plt+0x478b0>
  45a9d0:	ldr	x0, [sp, #168]
  45a9d4:	str	x0, [sp, #120]
  45a9d8:	ldr	x1, [sp, #152]
  45a9dc:	ldr	x0, [sp, #120]
  45a9e0:	sub	x0, x1, x0
  45a9e4:	mov	x1, x0
  45a9e8:	ldr	x0, [sp, #120]
  45a9ec:	bl	401980 <strnlen@plt>
  45a9f0:	add	x0, x0, #0x1
  45a9f4:	ldr	x1, [sp, #168]
  45a9f8:	add	x0, x1, x0
  45a9fc:	str	x0, [sp, #168]
  45aa00:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45aa04:	add	x0, x0, #0x8f0
  45aa08:	bl	401d40 <gettext@plt>
  45aa0c:	ldr	x2, [sp, #120]
  45aa10:	ldr	w1, [sp, #108]
  45aa14:	bl	401cf0 <printf@plt>
  45aa18:	b	45aacc <ferror@plt+0x58d4c>
  45aa1c:	add	x1, sp, #0x20
  45aa20:	add	x0, sp, #0x24
  45aa24:	mov	x4, x1
  45aa28:	mov	x3, x0
  45aa2c:	mov	w2, #0x0                   	// #0
  45aa30:	ldr	x1, [sp, #152]
  45aa34:	ldr	x0, [sp, #168]
  45aa38:	bl	449b20 <ferror@plt+0x47da0>
  45aa3c:	str	x0, [sp, #136]
  45aa40:	ldr	w0, [sp, #36]
  45aa44:	mov	w0, w0
  45aa48:	ldr	x1, [sp, #168]
  45aa4c:	add	x0, x1, x0
  45aa50:	str	x0, [sp, #168]
  45aa54:	ldr	x0, [sp, #136]
  45aa58:	str	w0, [sp, #132]
  45aa5c:	ldr	w0, [sp, #132]
  45aa60:	ldr	x1, [sp, #136]
  45aa64:	cmp	x1, x0
  45aa68:	b.eq	45aa78 <ferror@plt+0x58cf8>  // b.none
  45aa6c:	ldr	w0, [sp, #32]
  45aa70:	orr	w0, w0, #0x2
  45aa74:	str	w0, [sp, #32]
  45aa78:	ldr	w0, [sp, #32]
  45aa7c:	bl	449630 <ferror@plt+0x478b0>
  45aa80:	ldr	x0, [sp, #168]
  45aa84:	str	x0, [sp, #120]
  45aa88:	ldr	x1, [sp, #152]
  45aa8c:	ldr	x0, [sp, #120]
  45aa90:	sub	x0, x1, x0
  45aa94:	mov	x1, x0
  45aa98:	ldr	x0, [sp, #120]
  45aa9c:	bl	401980 <strnlen@plt>
  45aaa0:	add	x0, x0, #0x1
  45aaa4:	ldr	x1, [sp, #168]
  45aaa8:	add	x0, x1, x0
  45aaac:	str	x0, [sp, #168]
  45aab0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45aab4:	add	x0, x0, #0x920
  45aab8:	bl	401d40 <gettext@plt>
  45aabc:	ldr	x2, [sp, #120]
  45aac0:	ldr	w1, [sp, #132]
  45aac4:	bl	401cf0 <printf@plt>
  45aac8:	nop
  45aacc:	ldr	x1, [sp, #168]
  45aad0:	ldr	x0, [sp, #152]
  45aad4:	cmp	x1, x0
  45aad8:	b.cc	45a748 <ferror@plt+0x589c8>  // b.lo, b.ul, b.last
  45aadc:	mov	w0, #0x1                   	// #1
  45aae0:	ldp	x29, x30, [sp], #176
  45aae4:	ret
  45aae8:	stp	x29, x30, [sp, #-176]!
  45aaec:	mov	x29, sp
  45aaf0:	str	x0, [sp, #40]
  45aaf4:	str	x1, [sp, #32]
  45aaf8:	str	x2, [sp, #24]
  45aafc:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  45ab00:	add	x0, x0, #0x5c8
  45ab04:	str	x0, [sp, #104]
  45ab08:	ldr	x0, [sp, #24]
  45ab0c:	str	xzr, [x0]
  45ab10:	ldr	x0, [sp, #104]
  45ab14:	ldr	x0, [x0, #32]
  45ab18:	cmp	x0, #0x0
  45ab1c:	b.eq	45ab40 <ferror@plt+0x58dc0>  // b.none
  45ab20:	ldr	x0, [sp, #104]
  45ab24:	ldr	x0, [x0, #48]
  45ab28:	ldr	x1, [sp, #40]
  45ab2c:	cmp	x1, x0
  45ab30:	b.cs	45ab40 <ferror@plt+0x58dc0>  // b.hs, b.nlast
  45ab34:	ldr	x0, [sp, #32]
  45ab38:	cmp	x0, #0x0
  45ab3c:	b.ne	45ab48 <ferror@plt+0x58dc8>  // b.any
  45ab40:	mov	x0, #0x0                   	// #0
  45ab44:	b	45b2ac <ferror@plt+0x5952c>
  45ab48:	ldr	x0, [sp, #104]
  45ab4c:	ldr	x1, [x0, #32]
  45ab50:	ldr	x0, [sp, #40]
  45ab54:	add	x0, x1, x0
  45ab58:	str	x0, [sp, #168]
  45ab5c:	ldr	x0, [sp, #104]
  45ab60:	ldr	x1, [x0, #32]
  45ab64:	ldr	x0, [sp, #104]
  45ab68:	ldr	x0, [x0, #48]
  45ab6c:	add	x0, x1, x0
  45ab70:	str	x0, [sp, #96]
  45ab74:	mov	w0, #0x4                   	// #4
  45ab78:	str	w0, [sp, #124]
  45ab7c:	ldr	w0, [sp, #124]
  45ab80:	cmp	w0, #0x8
  45ab84:	b.ls	45abb8 <ferror@plt+0x58e38>  // b.plast
  45ab88:	ldr	w0, [sp, #124]
  45ab8c:	mov	x2, x0
  45ab90:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45ab94:	add	x1, x0, #0xc78
  45ab98:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45ab9c:	add	x0, x0, #0xcc8
  45aba0:	bl	401920 <ngettext@plt>
  45aba4:	mov	w2, #0x8                   	// #8
  45aba8:	ldr	w1, [sp, #124]
  45abac:	bl	46eed4 <error@@Base>
  45abb0:	mov	w0, #0x8                   	// #8
  45abb4:	str	w0, [sp, #124]
  45abb8:	ldr	w0, [sp, #124]
  45abbc:	ldr	x1, [sp, #168]
  45abc0:	add	x0, x1, x0
  45abc4:	ldr	x1, [sp, #96]
  45abc8:	cmp	x1, x0
  45abcc:	b.hi	45abf8 <ferror@plt+0x58e78>  // b.pmore
  45abd0:	ldr	x1, [sp, #168]
  45abd4:	ldr	x0, [sp, #96]
  45abd8:	cmp	x1, x0
  45abdc:	b.cs	45abf4 <ferror@plt+0x58e74>  // b.hs, b.nlast
  45abe0:	ldr	x1, [sp, #96]
  45abe4:	ldr	x0, [sp, #168]
  45abe8:	sub	x0, x1, x0
  45abec:	str	w0, [sp, #124]
  45abf0:	b	45abf8 <ferror@plt+0x58e78>
  45abf4:	str	wzr, [sp, #124]
  45abf8:	ldr	w0, [sp, #124]
  45abfc:	cmp	w0, #0x0
  45ac00:	b.eq	45ac10 <ferror@plt+0x58e90>  // b.none
  45ac04:	ldr	w0, [sp, #124]
  45ac08:	cmp	w0, #0x8
  45ac0c:	b.ls	45ac18 <ferror@plt+0x58e98>  // b.plast
  45ac10:	str	xzr, [sp, #136]
  45ac14:	b	45ac38 <ferror@plt+0x58eb8>
  45ac18:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45ac1c:	add	x0, x0, #0x580
  45ac20:	ldr	x2, [x0]
  45ac24:	ldr	w0, [sp, #124]
  45ac28:	mov	w1, w0
  45ac2c:	ldr	x0, [sp, #168]
  45ac30:	blr	x2
  45ac34:	str	x0, [sp, #136]
  45ac38:	ldr	x0, [sp, #168]
  45ac3c:	add	x0, x0, #0x4
  45ac40:	str	x0, [sp, #168]
  45ac44:	ldr	x1, [sp, #136]
  45ac48:	mov	x0, #0xffffffff            	// #4294967295
  45ac4c:	cmp	x1, x0
  45ac50:	b.ne	45ad38 <ferror@plt+0x58fb8>  // b.any
  45ac54:	mov	w0, #0x8                   	// #8
  45ac58:	str	w0, [sp, #120]
  45ac5c:	ldr	w0, [sp, #120]
  45ac60:	cmp	w0, #0x8
  45ac64:	b.ls	45ac98 <ferror@plt+0x58f18>  // b.plast
  45ac68:	ldr	w0, [sp, #120]
  45ac6c:	mov	x2, x0
  45ac70:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45ac74:	add	x1, x0, #0xc78
  45ac78:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45ac7c:	add	x0, x0, #0xcc8
  45ac80:	bl	401920 <ngettext@plt>
  45ac84:	mov	w2, #0x8                   	// #8
  45ac88:	ldr	w1, [sp, #120]
  45ac8c:	bl	46eed4 <error@@Base>
  45ac90:	mov	w0, #0x8                   	// #8
  45ac94:	str	w0, [sp, #120]
  45ac98:	ldr	w0, [sp, #120]
  45ac9c:	ldr	x1, [sp, #168]
  45aca0:	add	x0, x1, x0
  45aca4:	ldr	x1, [sp, #96]
  45aca8:	cmp	x1, x0
  45acac:	b.hi	45acd8 <ferror@plt+0x58f58>  // b.pmore
  45acb0:	ldr	x1, [sp, #168]
  45acb4:	ldr	x0, [sp, #96]
  45acb8:	cmp	x1, x0
  45acbc:	b.cs	45acd4 <ferror@plt+0x58f54>  // b.hs, b.nlast
  45acc0:	ldr	x1, [sp, #96]
  45acc4:	ldr	x0, [sp, #168]
  45acc8:	sub	x0, x1, x0
  45accc:	str	w0, [sp, #120]
  45acd0:	b	45acd8 <ferror@plt+0x58f58>
  45acd4:	str	wzr, [sp, #120]
  45acd8:	ldr	w0, [sp, #120]
  45acdc:	cmp	w0, #0x0
  45ace0:	b.eq	45acf0 <ferror@plt+0x58f70>  // b.none
  45ace4:	ldr	w0, [sp, #120]
  45ace8:	cmp	w0, #0x8
  45acec:	b.ls	45acf8 <ferror@plt+0x58f78>  // b.plast
  45acf0:	str	xzr, [sp, #136]
  45acf4:	b	45ad18 <ferror@plt+0x58f98>
  45acf8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45acfc:	add	x0, x0, #0x580
  45ad00:	ldr	x2, [x0]
  45ad04:	ldr	w0, [sp, #120]
  45ad08:	mov	w1, w0
  45ad0c:	ldr	x0, [sp, #168]
  45ad10:	blr	x2
  45ad14:	str	x0, [sp, #136]
  45ad18:	ldr	x0, [sp, #168]
  45ad1c:	add	x0, x0, #0x8
  45ad20:	str	x0, [sp, #168]
  45ad24:	mov	w0, #0x8                   	// #8
  45ad28:	str	w0, [sp, #156]
  45ad2c:	mov	w0, #0xc                   	// #12
  45ad30:	str	w0, [sp, #152]
  45ad34:	b	45ad48 <ferror@plt+0x58fc8>
  45ad38:	mov	w0, #0x4                   	// #4
  45ad3c:	str	w0, [sp, #156]
  45ad40:	mov	w0, #0x4                   	// #4
  45ad44:	str	w0, [sp, #152]
  45ad48:	ldr	w1, [sp, #152]
  45ad4c:	ldr	x0, [sp, #136]
  45ad50:	add	x0, x1, x0
  45ad54:	ldr	x1, [sp, #136]
  45ad58:	cmp	x1, x0
  45ad5c:	b.hi	45ad7c <ferror@plt+0x58ffc>  // b.pmore
  45ad60:	ldr	w1, [sp, #152]
  45ad64:	ldr	x0, [sp, #136]
  45ad68:	add	x1, x1, x0
  45ad6c:	ldr	x0, [sp, #104]
  45ad70:	ldr	x0, [x0, #48]
  45ad74:	cmp	x1, x0
  45ad78:	b.ls	45ad84 <ferror@plt+0x59004>  // b.plast
  45ad7c:	mov	x0, #0x0                   	// #0
  45ad80:	b	45b2ac <ferror@plt+0x5952c>
  45ad84:	mov	w0, #0x2                   	// #2
  45ad88:	str	w0, [sp, #116]
  45ad8c:	ldr	w0, [sp, #116]
  45ad90:	cmp	w0, #0x4
  45ad94:	b.ls	45adc8 <ferror@plt+0x59048>  // b.plast
  45ad98:	ldr	w0, [sp, #116]
  45ad9c:	mov	x2, x0
  45ada0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45ada4:	add	x1, x0, #0xc78
  45ada8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45adac:	add	x0, x0, #0xcc8
  45adb0:	bl	401920 <ngettext@plt>
  45adb4:	mov	w2, #0x4                   	// #4
  45adb8:	ldr	w1, [sp, #116]
  45adbc:	bl	46eed4 <error@@Base>
  45adc0:	mov	w0, #0x4                   	// #4
  45adc4:	str	w0, [sp, #116]
  45adc8:	ldr	w0, [sp, #116]
  45adcc:	ldr	x1, [sp, #168]
  45add0:	add	x0, x1, x0
  45add4:	ldr	x1, [sp, #96]
  45add8:	cmp	x1, x0
  45addc:	b.hi	45ae08 <ferror@plt+0x59088>  // b.pmore
  45ade0:	ldr	x1, [sp, #168]
  45ade4:	ldr	x0, [sp, #96]
  45ade8:	cmp	x1, x0
  45adec:	b.cs	45ae04 <ferror@plt+0x59084>  // b.hs, b.nlast
  45adf0:	ldr	x1, [sp, #96]
  45adf4:	ldr	x0, [sp, #168]
  45adf8:	sub	x0, x1, x0
  45adfc:	str	w0, [sp, #116]
  45ae00:	b	45ae08 <ferror@plt+0x59088>
  45ae04:	str	wzr, [sp, #116]
  45ae08:	ldr	w0, [sp, #116]
  45ae0c:	cmp	w0, #0x0
  45ae10:	b.eq	45ae20 <ferror@plt+0x590a0>  // b.none
  45ae14:	ldr	w0, [sp, #116]
  45ae18:	cmp	w0, #0x8
  45ae1c:	b.ls	45ae28 <ferror@plt+0x590a8>  // b.plast
  45ae20:	str	wzr, [sp, #148]
  45ae24:	b	45ae48 <ferror@plt+0x590c8>
  45ae28:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45ae2c:	add	x0, x0, #0x580
  45ae30:	ldr	x2, [x0]
  45ae34:	ldr	w0, [sp, #116]
  45ae38:	mov	w1, w0
  45ae3c:	ldr	x0, [sp, #168]
  45ae40:	blr	x2
  45ae44:	str	w0, [sp, #148]
  45ae48:	ldr	x0, [sp, #168]
  45ae4c:	add	x0, x0, #0x2
  45ae50:	str	x0, [sp, #168]
  45ae54:	ldr	w0, [sp, #148]
  45ae58:	cmp	w0, #0x2
  45ae5c:	b.eq	45ae80 <ferror@plt+0x59100>  // b.none
  45ae60:	ldr	w0, [sp, #148]
  45ae64:	cmp	w0, #0x3
  45ae68:	b.eq	45ae80 <ferror@plt+0x59100>  // b.none
  45ae6c:	ldr	w0, [sp, #148]
  45ae70:	cmp	w0, #0x4
  45ae74:	b.eq	45ae80 <ferror@plt+0x59100>  // b.none
  45ae78:	mov	x0, #0x0                   	// #0
  45ae7c:	b	45b2ac <ferror@plt+0x5952c>
  45ae80:	ldr	w0, [sp, #156]
  45ae84:	add	w0, w0, #0x1
  45ae88:	mov	w0, w0
  45ae8c:	ldr	x1, [sp, #168]
  45ae90:	add	x0, x1, x0
  45ae94:	str	x0, [sp, #168]
  45ae98:	ldr	w0, [sp, #148]
  45ae9c:	cmp	w0, #0x3
  45aea0:	b.ls	45aeb0 <ferror@plt+0x59130>  // b.plast
  45aea4:	ldr	x0, [sp, #168]
  45aea8:	add	x0, x0, #0x1
  45aeac:	str	x0, [sp, #168]
  45aeb0:	ldr	x0, [sp, #168]
  45aeb4:	add	x0, x0, #0x3
  45aeb8:	str	x0, [sp, #168]
  45aebc:	mov	w0, #0x1                   	// #1
  45aec0:	str	w0, [sp, #112]
  45aec4:	ldr	w0, [sp, #112]
  45aec8:	cmp	w0, #0x4
  45aecc:	b.ls	45af00 <ferror@plt+0x59180>  // b.plast
  45aed0:	ldr	w0, [sp, #112]
  45aed4:	mov	x2, x0
  45aed8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45aedc:	add	x1, x0, #0xc78
  45aee0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45aee4:	add	x0, x0, #0xcc8
  45aee8:	bl	401920 <ngettext@plt>
  45aeec:	mov	w2, #0x4                   	// #4
  45aef0:	ldr	w1, [sp, #112]
  45aef4:	bl	46eed4 <error@@Base>
  45aef8:	mov	w0, #0x4                   	// #4
  45aefc:	str	w0, [sp, #112]
  45af00:	ldr	w0, [sp, #112]
  45af04:	ldr	x1, [sp, #168]
  45af08:	add	x0, x1, x0
  45af0c:	ldr	x1, [sp, #96]
  45af10:	cmp	x1, x0
  45af14:	b.hi	45af40 <ferror@plt+0x591c0>  // b.pmore
  45af18:	ldr	x1, [sp, #168]
  45af1c:	ldr	x0, [sp, #96]
  45af20:	cmp	x1, x0
  45af24:	b.cs	45af3c <ferror@plt+0x591bc>  // b.hs, b.nlast
  45af28:	ldr	x1, [sp, #96]
  45af2c:	ldr	x0, [sp, #168]
  45af30:	sub	x0, x1, x0
  45af34:	str	w0, [sp, #112]
  45af38:	b	45af40 <ferror@plt+0x591c0>
  45af3c:	str	wzr, [sp, #112]
  45af40:	ldr	w0, [sp, #112]
  45af44:	cmp	w0, #0x0
  45af48:	b.eq	45af58 <ferror@plt+0x591d8>  // b.none
  45af4c:	ldr	w0, [sp, #112]
  45af50:	cmp	w0, #0x8
  45af54:	b.ls	45af60 <ferror@plt+0x591e0>  // b.plast
  45af58:	str	wzr, [sp, #144]
  45af5c:	b	45af80 <ferror@plt+0x59200>
  45af60:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45af64:	add	x0, x0, #0x580
  45af68:	ldr	x2, [x0]
  45af6c:	ldr	w0, [sp, #112]
  45af70:	mov	w1, w0
  45af74:	ldr	x0, [sp, #168]
  45af78:	blr	x2
  45af7c:	str	w0, [sp, #144]
  45af80:	ldr	x0, [sp, #168]
  45af84:	add	x0, x0, #0x1
  45af88:	str	x0, [sp, #168]
  45af8c:	ldr	w0, [sp, #144]
  45af90:	cmp	w0, #0x0
  45af94:	b.ne	45afa0 <ferror@plt+0x59220>  // b.any
  45af98:	mov	x0, #0x0                   	// #0
  45af9c:	b	45b2ac <ferror@plt+0x5952c>
  45afa0:	ldr	w0, [sp, #144]
  45afa4:	sub	w0, w0, #0x1
  45afa8:	mov	w0, w0
  45afac:	ldr	x1, [sp, #168]
  45afb0:	add	x0, x1, x0
  45afb4:	str	x0, [sp, #168]
  45afb8:	ldr	x1, [sp, #168]
  45afbc:	ldr	x0, [sp, #96]
  45afc0:	cmp	x1, x0
  45afc4:	b.cc	45afd0 <ferror@plt+0x59250>  // b.lo, b.ul, b.last
  45afc8:	mov	x0, #0x0                   	// #0
  45afcc:	b	45b2ac <ferror@plt+0x5952c>
  45afd0:	ldr	x0, [sp, #168]
  45afd4:	str	x0, [sp, #160]
  45afd8:	b	45b01c <ferror@plt+0x5929c>
  45afdc:	ldr	x1, [sp, #96]
  45afe0:	ldr	x0, [sp, #168]
  45afe4:	sub	x0, x1, x0
  45afe8:	mov	x1, x0
  45afec:	ldr	x0, [sp, #168]
  45aff0:	bl	401980 <strnlen@plt>
  45aff4:	add	x0, x0, #0x1
  45aff8:	ldr	x1, [sp, #168]
  45affc:	add	x0, x1, x0
  45b000:	str	x0, [sp, #168]
  45b004:	ldr	x1, [sp, #168]
  45b008:	ldr	x0, [sp, #96]
  45b00c:	cmp	x1, x0
  45b010:	b.cc	45b01c <ferror@plt+0x5929c>  // b.lo, b.ul, b.last
  45b014:	mov	x0, #0x0                   	// #0
  45b018:	b	45b2ac <ferror@plt+0x5952c>
  45b01c:	ldr	x0, [sp, #168]
  45b020:	ldrb	w0, [x0]
  45b024:	cmp	w0, #0x0
  45b028:	b.ne	45afdc <ferror@plt+0x5925c>  // b.any
  45b02c:	ldr	x0, [sp, #168]
  45b030:	add	x0, x0, #0x1
  45b034:	str	x0, [sp, #168]
  45b038:	b	45b100 <ferror@plt+0x59380>
  45b03c:	ldr	x1, [sp, #96]
  45b040:	ldr	x0, [sp, #168]
  45b044:	sub	x0, x1, x0
  45b048:	mov	x1, x0
  45b04c:	ldr	x0, [sp, #168]
  45b050:	bl	401980 <strnlen@plt>
  45b054:	add	x0, x0, #0x1
  45b058:	ldr	x1, [sp, #168]
  45b05c:	add	x0, x1, x0
  45b060:	str	x0, [sp, #168]
  45b064:	add	x0, sp, #0x4c
  45b068:	mov	x4, #0x0                   	// #0
  45b06c:	mov	x3, x0
  45b070:	mov	w2, #0x0                   	// #0
  45b074:	ldr	x1, [sp, #96]
  45b078:	ldr	x0, [sp, #168]
  45b07c:	bl	449b20 <ferror@plt+0x47da0>
  45b080:	ldr	w0, [sp, #76]
  45b084:	mov	w0, w0
  45b088:	ldr	x1, [sp, #168]
  45b08c:	add	x0, x1, x0
  45b090:	str	x0, [sp, #168]
  45b094:	add	x0, sp, #0x48
  45b098:	mov	x4, #0x0                   	// #0
  45b09c:	mov	x3, x0
  45b0a0:	mov	w2, #0x0                   	// #0
  45b0a4:	ldr	x1, [sp, #96]
  45b0a8:	ldr	x0, [sp, #168]
  45b0ac:	bl	449b20 <ferror@plt+0x47da0>
  45b0b0:	ldr	w0, [sp, #72]
  45b0b4:	mov	w0, w0
  45b0b8:	ldr	x1, [sp, #168]
  45b0bc:	add	x0, x1, x0
  45b0c0:	str	x0, [sp, #168]
  45b0c4:	add	x0, sp, #0x44
  45b0c8:	mov	x4, #0x0                   	// #0
  45b0cc:	mov	x3, x0
  45b0d0:	mov	w2, #0x0                   	// #0
  45b0d4:	ldr	x1, [sp, #96]
  45b0d8:	ldr	x0, [sp, #168]
  45b0dc:	bl	449b20 <ferror@plt+0x47da0>
  45b0e0:	ldr	w0, [sp, #68]
  45b0e4:	mov	w0, w0
  45b0e8:	ldr	x1, [sp, #168]
  45b0ec:	add	x0, x1, x0
  45b0f0:	str	x0, [sp, #168]
  45b0f4:	ldr	x0, [sp, #32]
  45b0f8:	sub	x0, x0, #0x1
  45b0fc:	str	x0, [sp, #32]
  45b100:	ldr	x1, [sp, #168]
  45b104:	ldr	x0, [sp, #96]
  45b108:	cmp	x1, x0
  45b10c:	b.cs	45b12c <ferror@plt+0x593ac>  // b.hs, b.nlast
  45b110:	ldr	x0, [sp, #168]
  45b114:	ldrb	w0, [x0]
  45b118:	cmp	w0, #0x0
  45b11c:	b.eq	45b12c <ferror@plt+0x593ac>  // b.none
  45b120:	ldr	x0, [sp, #32]
  45b124:	cmp	x0, #0x1
  45b128:	b.hi	45b03c <ferror@plt+0x592bc>  // b.pmore
  45b12c:	ldr	x1, [sp, #168]
  45b130:	ldr	x0, [sp, #96]
  45b134:	cmp	x1, x0
  45b138:	b.cs	45b14c <ferror@plt+0x593cc>  // b.hs, b.nlast
  45b13c:	ldr	x0, [sp, #168]
  45b140:	ldrb	w0, [x0]
  45b144:	cmp	w0, #0x0
  45b148:	b.ne	45b154 <ferror@plt+0x593d4>  // b.any
  45b14c:	mov	x0, #0x0                   	// #0
  45b150:	b	45b2ac <ferror@plt+0x5952c>
  45b154:	ldr	x0, [sp, #168]
  45b158:	str	x0, [sp, #88]
  45b15c:	ldr	x1, [sp, #96]
  45b160:	ldr	x0, [sp, #168]
  45b164:	sub	x0, x1, x0
  45b168:	mov	x1, x0
  45b16c:	ldr	x0, [sp, #168]
  45b170:	bl	401980 <strnlen@plt>
  45b174:	add	x0, x0, #0x1
  45b178:	ldr	x1, [sp, #168]
  45b17c:	add	x0, x1, x0
  45b180:	str	x0, [sp, #168]
  45b184:	ldr	x1, [sp, #168]
  45b188:	ldr	x0, [sp, #96]
  45b18c:	cmp	x1, x0
  45b190:	b.cc	45b19c <ferror@plt+0x5941c>  // b.lo, b.ul, b.last
  45b194:	mov	x0, #0x0                   	// #0
  45b198:	b	45b2ac <ferror@plt+0x5952c>
  45b19c:	add	x1, sp, #0x3c
  45b1a0:	add	x0, sp, #0x40
  45b1a4:	mov	x4, x1
  45b1a8:	mov	x3, x0
  45b1ac:	mov	w2, #0x0                   	// #0
  45b1b0:	ldr	x1, [sp, #96]
  45b1b4:	ldr	x0, [sp, #168]
  45b1b8:	bl	449b20 <ferror@plt+0x47da0>
  45b1bc:	str	x0, [sp, #80]
  45b1c0:	ldr	w0, [sp, #64]
  45b1c4:	mov	w0, w0
  45b1c8:	ldr	x1, [sp, #168]
  45b1cc:	add	x0, x1, x0
  45b1d0:	str	x0, [sp, #168]
  45b1d4:	ldr	x0, [sp, #80]
  45b1d8:	str	x0, [sp, #128]
  45b1dc:	ldr	x1, [sp, #128]
  45b1e0:	ldr	x0, [sp, #80]
  45b1e4:	cmp	x1, x0
  45b1e8:	b.eq	45b1f8 <ferror@plt+0x59478>  // b.none
  45b1ec:	ldr	w0, [sp, #60]
  45b1f0:	orr	w0, w0, #0x2
  45b1f4:	str	w0, [sp, #60]
  45b1f8:	ldr	w0, [sp, #60]
  45b1fc:	bl	449630 <ferror@plt+0x478b0>
  45b200:	ldr	x0, [sp, #128]
  45b204:	cmp	x0, #0x0
  45b208:	b.ne	45b248 <ferror@plt+0x594c8>  // b.any
  45b20c:	ldr	x0, [sp, #88]
  45b210:	b	45b2ac <ferror@plt+0x5952c>
  45b214:	ldr	x1, [sp, #96]
  45b218:	ldr	x0, [sp, #160]
  45b21c:	sub	x0, x1, x0
  45b220:	mov	x1, x0
  45b224:	ldr	x0, [sp, #160]
  45b228:	bl	401980 <strnlen@plt>
  45b22c:	add	x0, x0, #0x1
  45b230:	ldr	x1, [sp, #160]
  45b234:	add	x0, x1, x0
  45b238:	str	x0, [sp, #160]
  45b23c:	ldr	x0, [sp, #128]
  45b240:	sub	x0, x0, #0x1
  45b244:	str	x0, [sp, #128]
  45b248:	ldr	x1, [sp, #160]
  45b24c:	ldr	x0, [sp, #96]
  45b250:	cmp	x1, x0
  45b254:	b.cs	45b274 <ferror@plt+0x594f4>  // b.hs, b.nlast
  45b258:	ldr	x0, [sp, #160]
  45b25c:	ldrb	w0, [x0]
  45b260:	cmp	w0, #0x0
  45b264:	b.eq	45b274 <ferror@plt+0x594f4>  // b.none
  45b268:	ldr	x0, [sp, #128]
  45b26c:	cmp	x0, #0x1
  45b270:	b.hi	45b214 <ferror@plt+0x59494>  // b.pmore
  45b274:	ldr	x1, [sp, #160]
  45b278:	ldr	x0, [sp, #96]
  45b27c:	cmp	x1, x0
  45b280:	b.cs	45b294 <ferror@plt+0x59514>  // b.hs, b.nlast
  45b284:	ldr	x0, [sp, #160]
  45b288:	ldrb	w0, [x0]
  45b28c:	cmp	w0, #0x0
  45b290:	b.ne	45b29c <ferror@plt+0x5951c>  // b.any
  45b294:	mov	x0, #0x0                   	// #0
  45b298:	b	45b2ac <ferror@plt+0x5952c>
  45b29c:	ldr	x0, [sp, #24]
  45b2a0:	ldr	x1, [sp, #160]
  45b2a4:	str	x1, [x0]
  45b2a8:	ldr	x0, [sp, #88]
  45b2ac:	ldp	x29, x30, [sp], #176
  45b2b0:	ret
  45b2b4:	sub	sp, sp, #0xa00
  45b2b8:	stp	x29, x30, [sp, #64]
  45b2bc:	add	x29, sp, #0x40
  45b2c0:	str	x19, [sp, #80]
  45b2c4:	str	x0, [sp, #104]
  45b2c8:	str	x1, [sp, #96]
  45b2cc:	ldr	x0, [sp, #104]
  45b2d0:	ldr	x0, [x0, #32]
  45b2d4:	str	x0, [sp, #2392]
  45b2d8:	ldr	x0, [sp, #104]
  45b2dc:	ldr	x0, [x0, #48]
  45b2e0:	ldr	x1, [sp, #2392]
  45b2e4:	add	x0, x1, x0
  45b2e8:	str	x0, [sp, #2384]
  45b2ec:	ldr	x0, [sp, #2392]
  45b2f0:	str	x0, [sp, #2552]
  45b2f4:	ldr	x1, [sp, #96]
  45b2f8:	mov	w0, #0xa                   	// #10
  45b2fc:	bl	452454 <ferror@plt+0x506d4>
  45b300:	ldr	x1, [sp, #96]
  45b304:	mov	w0, #0x4                   	// #4
  45b308:	bl	452454 <ferror@plt+0x506d4>
  45b30c:	mov	w1, #0x0                   	// #0
  45b310:	ldr	x0, [sp, #104]
  45b314:	bl	4525b8 <ferror@plt+0x50838>
  45b318:	b	45c97c <ferror@plt+0x5abfc>
  45b31c:	mov	w0, #0x4                   	// #4
  45b320:	str	w0, [sp, #2540]
  45b324:	str	xzr, [sp, #2528]
  45b328:	ldr	x1, [sp, #2552]
  45b32c:	ldr	x0, [sp, #2392]
  45b330:	sub	x0, x1, x0
  45b334:	str	x0, [sp, #2376]
  45b338:	str	xzr, [sp, #2512]
  45b33c:	mov	w0, #0x2                   	// #2
  45b340:	str	w0, [sp, #2508]
  45b344:	ldr	w0, [sp, #2508]
  45b348:	cmp	w0, #0x4
  45b34c:	b.ls	45b380 <ferror@plt+0x59600>  // b.plast
  45b350:	ldr	w0, [sp, #2508]
  45b354:	mov	x2, x0
  45b358:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45b35c:	add	x1, x0, #0xc78
  45b360:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45b364:	add	x0, x0, #0xcc8
  45b368:	bl	401920 <ngettext@plt>
  45b36c:	mov	w2, #0x4                   	// #4
  45b370:	ldr	w1, [sp, #2508]
  45b374:	bl	46eed4 <error@@Base>
  45b378:	mov	w0, #0x4                   	// #4
  45b37c:	str	w0, [sp, #2508]
  45b380:	ldr	w0, [sp, #2508]
  45b384:	ldr	x1, [sp, #2552]
  45b388:	add	x0, x1, x0
  45b38c:	ldr	x1, [sp, #2384]
  45b390:	cmp	x1, x0
  45b394:	b.hi	45b3c0 <ferror@plt+0x59640>  // b.pmore
  45b398:	ldr	x1, [sp, #2552]
  45b39c:	ldr	x0, [sp, #2384]
  45b3a0:	cmp	x1, x0
  45b3a4:	b.cs	45b3bc <ferror@plt+0x5963c>  // b.hs, b.nlast
  45b3a8:	ldr	x1, [sp, #2384]
  45b3ac:	ldr	x0, [sp, #2552]
  45b3b0:	sub	x0, x1, x0
  45b3b4:	str	w0, [sp, #2508]
  45b3b8:	b	45b3c0 <ferror@plt+0x59640>
  45b3bc:	str	wzr, [sp, #2508]
  45b3c0:	ldr	w0, [sp, #2508]
  45b3c4:	cmp	w0, #0x0
  45b3c8:	b.eq	45b3d8 <ferror@plt+0x59658>  // b.none
  45b3cc:	ldr	w0, [sp, #2508]
  45b3d0:	cmp	w0, #0x8
  45b3d4:	b.ls	45b3e0 <ferror@plt+0x59660>  // b.plast
  45b3d8:	str	wzr, [sp, #2548]
  45b3dc:	b	45b400 <ferror@plt+0x59680>
  45b3e0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45b3e4:	add	x0, x0, #0x580
  45b3e8:	ldr	x2, [x0]
  45b3ec:	ldr	w0, [sp, #2508]
  45b3f0:	mov	w1, w0
  45b3f4:	ldr	x0, [sp, #2552]
  45b3f8:	blr	x2
  45b3fc:	str	w0, [sp, #2548]
  45b400:	ldr	x0, [sp, #2552]
  45b404:	add	x0, x0, #0x2
  45b408:	str	x0, [sp, #2552]
  45b40c:	ldr	w0, [sp, #2548]
  45b410:	cmp	w0, #0x4
  45b414:	b.eq	45b450 <ferror@plt+0x596d0>  // b.none
  45b418:	ldr	w0, [sp, #2548]
  45b41c:	cmp	w0, #0x5
  45b420:	b.eq	45b450 <ferror@plt+0x596d0>  // b.none
  45b424:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45b428:	add	x0, x0, #0x958
  45b42c:	bl	401d40 <gettext@plt>
  45b430:	mov	x2, x0
  45b434:	ldr	x0, [sp, #104]
  45b438:	ldr	x0, [x0, #16]
  45b43c:	mov	x1, x0
  45b440:	mov	x0, x2
  45b444:	bl	46eed4 <error@@Base>
  45b448:	mov	w0, #0x0                   	// #0
  45b44c:	b	45c990 <ferror@plt+0x5ac10>
  45b450:	mov	w0, #0x1                   	// #1
  45b454:	str	w0, [sp, #2504]
  45b458:	ldr	w0, [sp, #2504]
  45b45c:	cmp	w0, #0x4
  45b460:	b.ls	45b494 <ferror@plt+0x59714>  // b.plast
  45b464:	ldr	w0, [sp, #2504]
  45b468:	mov	x2, x0
  45b46c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45b470:	add	x1, x0, #0xc78
  45b474:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45b478:	add	x0, x0, #0xcc8
  45b47c:	bl	401920 <ngettext@plt>
  45b480:	mov	w2, #0x4                   	// #4
  45b484:	ldr	w1, [sp, #2504]
  45b488:	bl	46eed4 <error@@Base>
  45b48c:	mov	w0, #0x4                   	// #4
  45b490:	str	w0, [sp, #2504]
  45b494:	ldr	w0, [sp, #2504]
  45b498:	ldr	x1, [sp, #2552]
  45b49c:	add	x0, x1, x0
  45b4a0:	ldr	x1, [sp, #2384]
  45b4a4:	cmp	x1, x0
  45b4a8:	b.hi	45b4d4 <ferror@plt+0x59754>  // b.pmore
  45b4ac:	ldr	x1, [sp, #2552]
  45b4b0:	ldr	x0, [sp, #2384]
  45b4b4:	cmp	x1, x0
  45b4b8:	b.cs	45b4d0 <ferror@plt+0x59750>  // b.hs, b.nlast
  45b4bc:	ldr	x1, [sp, #2384]
  45b4c0:	ldr	x0, [sp, #2552]
  45b4c4:	sub	x0, x1, x0
  45b4c8:	str	w0, [sp, #2504]
  45b4cc:	b	45b4d4 <ferror@plt+0x59754>
  45b4d0:	str	wzr, [sp, #2504]
  45b4d4:	ldr	w0, [sp, #2504]
  45b4d8:	cmp	w0, #0x0
  45b4dc:	b.eq	45b4ec <ferror@plt+0x5976c>  // b.none
  45b4e0:	ldr	w0, [sp, #2504]
  45b4e4:	cmp	w0, #0x8
  45b4e8:	b.ls	45b4f4 <ferror@plt+0x59774>  // b.plast
  45b4ec:	str	wzr, [sp, #2544]
  45b4f0:	b	45b514 <ferror@plt+0x59794>
  45b4f4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45b4f8:	add	x0, x0, #0x580
  45b4fc:	ldr	x2, [x0]
  45b500:	ldr	w0, [sp, #2504]
  45b504:	mov	w1, w0
  45b508:	ldr	x0, [sp, #2552]
  45b50c:	blr	x2
  45b510:	str	w0, [sp, #2544]
  45b514:	ldr	x0, [sp, #2552]
  45b518:	add	x0, x0, #0x1
  45b51c:	str	x0, [sp, #2552]
  45b520:	ldr	w0, [sp, #2544]
  45b524:	and	w0, w0, #0x1
  45b528:	cmp	w0, #0x0
  45b52c:	b.eq	45b538 <ferror@plt+0x597b8>  // b.none
  45b530:	mov	w0, #0x8                   	// #8
  45b534:	str	w0, [sp, #2540]
  45b538:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  45b53c:	add	x0, x0, #0xdf0
  45b540:	bl	401d40 <gettext@plt>
  45b544:	ldr	x1, [sp, #2376]
  45b548:	bl	401cf0 <printf@plt>
  45b54c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45b550:	add	x0, x0, #0x9a0
  45b554:	bl	401d40 <gettext@plt>
  45b558:	ldr	w1, [sp, #2548]
  45b55c:	bl	401cf0 <printf@plt>
  45b560:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45b564:	add	x0, x0, #0x9c8
  45b568:	bl	401d40 <gettext@plt>
  45b56c:	ldr	w1, [sp, #2540]
  45b570:	bl	401cf0 <printf@plt>
  45b574:	ldr	w0, [sp, #2544]
  45b578:	and	w0, w0, #0x2
  45b57c:	cmp	w0, #0x0
  45b580:	b.eq	45b66c <ferror@plt+0x598ec>  // b.none
  45b584:	ldr	w0, [sp, #2540]
  45b588:	str	w0, [sp, #2500]
  45b58c:	ldr	w0, [sp, #2500]
  45b590:	cmp	w0, #0x8
  45b594:	b.ls	45b5c8 <ferror@plt+0x59848>  // b.plast
  45b598:	ldr	w0, [sp, #2500]
  45b59c:	mov	x2, x0
  45b5a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45b5a4:	add	x1, x0, #0xc78
  45b5a8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45b5ac:	add	x0, x0, #0xcc8
  45b5b0:	bl	401920 <ngettext@plt>
  45b5b4:	mov	w2, #0x8                   	// #8
  45b5b8:	ldr	w1, [sp, #2500]
  45b5bc:	bl	46eed4 <error@@Base>
  45b5c0:	mov	w0, #0x8                   	// #8
  45b5c4:	str	w0, [sp, #2500]
  45b5c8:	ldr	w0, [sp, #2500]
  45b5cc:	ldr	x1, [sp, #2552]
  45b5d0:	add	x0, x1, x0
  45b5d4:	ldr	x1, [sp, #2384]
  45b5d8:	cmp	x1, x0
  45b5dc:	b.hi	45b608 <ferror@plt+0x59888>  // b.pmore
  45b5e0:	ldr	x1, [sp, #2552]
  45b5e4:	ldr	x0, [sp, #2384]
  45b5e8:	cmp	x1, x0
  45b5ec:	b.cs	45b604 <ferror@plt+0x59884>  // b.hs, b.nlast
  45b5f0:	ldr	x1, [sp, #2384]
  45b5f4:	ldr	x0, [sp, #2552]
  45b5f8:	sub	x0, x1, x0
  45b5fc:	str	w0, [sp, #2500]
  45b600:	b	45b608 <ferror@plt+0x59888>
  45b604:	str	wzr, [sp, #2500]
  45b608:	ldr	w0, [sp, #2500]
  45b60c:	cmp	w0, #0x0
  45b610:	b.eq	45b620 <ferror@plt+0x598a0>  // b.none
  45b614:	ldr	w0, [sp, #2500]
  45b618:	cmp	w0, #0x8
  45b61c:	b.ls	45b628 <ferror@plt+0x598a8>  // b.plast
  45b620:	str	xzr, [sp, #2528]
  45b624:	b	45b648 <ferror@plt+0x598c8>
  45b628:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45b62c:	add	x0, x0, #0x580
  45b630:	ldr	x2, [x0]
  45b634:	ldr	w0, [sp, #2500]
  45b638:	mov	w1, w0
  45b63c:	ldr	x0, [sp, #2552]
  45b640:	blr	x2
  45b644:	str	x0, [sp, #2528]
  45b648:	ldr	w0, [sp, #2540]
  45b64c:	ldr	x1, [sp, #2552]
  45b650:	add	x0, x1, x0
  45b654:	str	x0, [sp, #2552]
  45b658:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45b65c:	add	x0, x0, #0x9f0
  45b660:	bl	401d40 <gettext@plt>
  45b664:	ldr	x1, [sp, #2528]
  45b668:	bl	401cf0 <printf@plt>
  45b66c:	ldr	w0, [sp, #2544]
  45b670:	and	w0, w0, #0x4
  45b674:	cmp	w0, #0x0
  45b678:	b.eq	45babc <ferror@plt+0x59d3c>  // b.none
  45b67c:	mov	w0, #0x1                   	// #1
  45b680:	str	w0, [sp, #2476]
  45b684:	ldr	w0, [sp, #2476]
  45b688:	cmp	w0, #0x4
  45b68c:	b.ls	45b6c0 <ferror@plt+0x59940>  // b.plast
  45b690:	ldr	w0, [sp, #2476]
  45b694:	mov	x2, x0
  45b698:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45b69c:	add	x1, x0, #0xc78
  45b6a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45b6a4:	add	x0, x0, #0xcc8
  45b6a8:	bl	401920 <ngettext@plt>
  45b6ac:	mov	w2, #0x4                   	// #4
  45b6b0:	ldr	w1, [sp, #2476]
  45b6b4:	bl	46eed4 <error@@Base>
  45b6b8:	mov	w0, #0x4                   	// #4
  45b6bc:	str	w0, [sp, #2476]
  45b6c0:	ldr	w0, [sp, #2476]
  45b6c4:	ldr	x1, [sp, #2552]
  45b6c8:	add	x0, x1, x0
  45b6cc:	ldr	x1, [sp, #2384]
  45b6d0:	cmp	x1, x0
  45b6d4:	b.hi	45b700 <ferror@plt+0x59980>  // b.pmore
  45b6d8:	ldr	x1, [sp, #2552]
  45b6dc:	ldr	x0, [sp, #2384]
  45b6e0:	cmp	x1, x0
  45b6e4:	b.cs	45b6fc <ferror@plt+0x5997c>  // b.hs, b.nlast
  45b6e8:	ldr	x1, [sp, #2384]
  45b6ec:	ldr	x0, [sp, #2552]
  45b6f0:	sub	x0, x1, x0
  45b6f4:	str	w0, [sp, #2476]
  45b6f8:	b	45b700 <ferror@plt+0x59980>
  45b6fc:	str	wzr, [sp, #2476]
  45b700:	ldr	w0, [sp, #2476]
  45b704:	cmp	w0, #0x0
  45b708:	b.eq	45b718 <ferror@plt+0x59998>  // b.none
  45b70c:	ldr	w0, [sp, #2476]
  45b710:	cmp	w0, #0x8
  45b714:	b.ls	45b720 <ferror@plt+0x599a0>  // b.plast
  45b718:	str	wzr, [sp, #2492]
  45b71c:	b	45b740 <ferror@plt+0x599c0>
  45b720:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45b724:	add	x0, x0, #0x580
  45b728:	ldr	x2, [x0]
  45b72c:	ldr	w0, [sp, #2476]
  45b730:	mov	w1, w0
  45b734:	ldr	x0, [sp, #2552]
  45b738:	blr	x2
  45b73c:	str	w0, [sp, #2492]
  45b740:	ldr	x0, [sp, #2552]
  45b744:	add	x0, x0, #0x1
  45b748:	str	x0, [sp, #2552]
  45b74c:	add	x0, sp, #0xd0
  45b750:	mov	x2, #0x800                 	// #2048
  45b754:	mov	w1, #0x0                   	// #0
  45b758:	bl	401ad0 <memset@plt>
  45b75c:	add	x0, sp, #0xd0
  45b760:	str	x0, [sp, #2512]
  45b764:	ldr	w0, [sp, #2492]
  45b768:	cmp	w0, #0x0
  45b76c:	b.eq	45babc <ferror@plt+0x59d3c>  // b.none
  45b770:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45b774:	add	x0, x0, #0xa18
  45b778:	bl	401d40 <gettext@plt>
  45b77c:	bl	401cf0 <printf@plt>
  45b780:	str	wzr, [sp, #2496]
  45b784:	b	45baac <ferror@plt+0x59d2c>
  45b788:	mov	w0, #0x1                   	// #1
  45b78c:	str	w0, [sp, #2472]
  45b790:	ldr	w0, [sp, #2472]
  45b794:	cmp	w0, #0x4
  45b798:	b.ls	45b7cc <ferror@plt+0x59a4c>  // b.plast
  45b79c:	ldr	w0, [sp, #2472]
  45b7a0:	mov	x2, x0
  45b7a4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45b7a8:	add	x1, x0, #0xc78
  45b7ac:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45b7b0:	add	x0, x0, #0xcc8
  45b7b4:	bl	401920 <ngettext@plt>
  45b7b8:	mov	w2, #0x4                   	// #4
  45b7bc:	ldr	w1, [sp, #2472]
  45b7c0:	bl	46eed4 <error@@Base>
  45b7c4:	mov	w0, #0x4                   	// #4
  45b7c8:	str	w0, [sp, #2472]
  45b7cc:	ldr	w0, [sp, #2472]
  45b7d0:	ldr	x1, [sp, #2552]
  45b7d4:	add	x0, x1, x0
  45b7d8:	ldr	x1, [sp, #2384]
  45b7dc:	cmp	x1, x0
  45b7e0:	b.hi	45b80c <ferror@plt+0x59a8c>  // b.pmore
  45b7e4:	ldr	x1, [sp, #2552]
  45b7e8:	ldr	x0, [sp, #2384]
  45b7ec:	cmp	x1, x0
  45b7f0:	b.cs	45b808 <ferror@plt+0x59a88>  // b.hs, b.nlast
  45b7f4:	ldr	x1, [sp, #2384]
  45b7f8:	ldr	x0, [sp, #2552]
  45b7fc:	sub	x0, x1, x0
  45b800:	str	w0, [sp, #2472]
  45b804:	b	45b80c <ferror@plt+0x59a8c>
  45b808:	str	wzr, [sp, #2472]
  45b80c:	ldr	w0, [sp, #2472]
  45b810:	cmp	w0, #0x0
  45b814:	b.eq	45b824 <ferror@plt+0x59aa4>  // b.none
  45b818:	ldr	w0, [sp, #2472]
  45b81c:	cmp	w0, #0x8
  45b820:	b.ls	45b82c <ferror@plt+0x59aac>  // b.plast
  45b824:	str	wzr, [sp, #2488]
  45b828:	b	45b84c <ferror@plt+0x59acc>
  45b82c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45b830:	add	x0, x0, #0x580
  45b834:	ldr	x2, [x0]
  45b838:	ldr	w0, [sp, #2472]
  45b83c:	mov	w1, w0
  45b840:	ldr	x0, [sp, #2552]
  45b844:	blr	x2
  45b848:	str	w0, [sp, #2488]
  45b84c:	ldr	x0, [sp, #2552]
  45b850:	add	x0, x0, #0x1
  45b854:	str	x0, [sp, #2552]
  45b858:	ldr	w0, [sp, #2488]
  45b85c:	lsl	x0, x0, #3
  45b860:	ldr	x1, [sp, #2512]
  45b864:	add	x0, x1, x0
  45b868:	ldr	x1, [sp, #2552]
  45b86c:	str	x1, [x0]
  45b870:	add	x1, sp, #0xc8
  45b874:	add	x0, sp, #0xcc
  45b878:	mov	x4, x1
  45b87c:	mov	x3, x0
  45b880:	mov	w2, #0x0                   	// #0
  45b884:	ldr	x1, [sp, #2384]
  45b888:	ldr	x0, [sp, #2552]
  45b88c:	bl	449b20 <ferror@plt+0x47da0>
  45b890:	str	x0, [sp, #2368]
  45b894:	ldr	w0, [sp, #204]
  45b898:	mov	w0, w0
  45b89c:	ldr	x1, [sp, #2552]
  45b8a0:	add	x0, x1, x0
  45b8a4:	str	x0, [sp, #2552]
  45b8a8:	ldr	x0, [sp, #2368]
  45b8ac:	str	x0, [sp, #2360]
  45b8b0:	ldr	x1, [sp, #2360]
  45b8b4:	ldr	x0, [sp, #2368]
  45b8b8:	cmp	x1, x0
  45b8bc:	b.eq	45b8cc <ferror@plt+0x59b4c>  // b.none
  45b8c0:	ldr	w0, [sp, #200]
  45b8c4:	orr	w0, w0, #0x2
  45b8c8:	str	w0, [sp, #200]
  45b8cc:	ldr	w0, [sp, #200]
  45b8d0:	bl	449630 <ferror@plt+0x478b0>
  45b8d4:	ldr	x0, [sp, #2360]
  45b8d8:	cmp	x0, #0x0
  45b8dc:	b.ne	45b8f8 <ferror@plt+0x59b78>  // b.any
  45b8e0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45b8e4:	add	x0, x0, #0xa38
  45b8e8:	bl	401d40 <gettext@plt>
  45b8ec:	ldr	w1, [sp, #2488]
  45b8f0:	bl	401cf0 <printf@plt>
  45b8f4:	b	45baa0 <ferror@plt+0x59d20>
  45b8f8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45b8fc:	add	x0, x0, #0xa60
  45b900:	bl	401d40 <gettext@plt>
  45b904:	ldr	w1, [sp, #2488]
  45b908:	bl	401cf0 <printf@plt>
  45b90c:	str	xzr, [sp, #2480]
  45b910:	b	45ba90 <ferror@plt+0x59d10>
  45b914:	mov	w0, #0x1                   	// #1
  45b918:	str	w0, [sp, #2464]
  45b91c:	ldr	w0, [sp, #2464]
  45b920:	cmp	w0, #0x4
  45b924:	b.ls	45b958 <ferror@plt+0x59bd8>  // b.plast
  45b928:	ldr	w0, [sp, #2464]
  45b92c:	mov	x2, x0
  45b930:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45b934:	add	x1, x0, #0xc78
  45b938:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45b93c:	add	x0, x0, #0xcc8
  45b940:	bl	401920 <ngettext@plt>
  45b944:	mov	w2, #0x4                   	// #4
  45b948:	ldr	w1, [sp, #2464]
  45b94c:	bl	46eed4 <error@@Base>
  45b950:	mov	w0, #0x4                   	// #4
  45b954:	str	w0, [sp, #2464]
  45b958:	ldr	w0, [sp, #2464]
  45b95c:	ldr	x1, [sp, #2552]
  45b960:	add	x0, x1, x0
  45b964:	ldr	x1, [sp, #2384]
  45b968:	cmp	x1, x0
  45b96c:	b.hi	45b998 <ferror@plt+0x59c18>  // b.pmore
  45b970:	ldr	x1, [sp, #2552]
  45b974:	ldr	x0, [sp, #2384]
  45b978:	cmp	x1, x0
  45b97c:	b.cs	45b994 <ferror@plt+0x59c14>  // b.hs, b.nlast
  45b980:	ldr	x1, [sp, #2384]
  45b984:	ldr	x0, [sp, #2552]
  45b988:	sub	x0, x1, x0
  45b98c:	str	w0, [sp, #2464]
  45b990:	b	45b998 <ferror@plt+0x59c18>
  45b994:	str	wzr, [sp, #2464]
  45b998:	ldr	w0, [sp, #2464]
  45b99c:	cmp	w0, #0x0
  45b9a0:	b.eq	45b9b0 <ferror@plt+0x59c30>  // b.none
  45b9a4:	ldr	w0, [sp, #2464]
  45b9a8:	cmp	w0, #0x8
  45b9ac:	b.ls	45b9b8 <ferror@plt+0x59c38>  // b.plast
  45b9b0:	str	wzr, [sp, #2468]
  45b9b4:	b	45b9d8 <ferror@plt+0x59c58>
  45b9b8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45b9bc:	add	x0, x0, #0x580
  45b9c0:	ldr	x2, [x0]
  45b9c4:	ldr	w0, [sp, #2464]
  45b9c8:	mov	w1, w0
  45b9cc:	ldr	x0, [sp, #2552]
  45b9d0:	blr	x2
  45b9d4:	str	w0, [sp, #2468]
  45b9d8:	ldr	x0, [sp, #2552]
  45b9dc:	add	x0, x0, #0x1
  45b9e0:	str	x0, [sp, #2552]
  45b9e4:	ldr	w0, [sp, #2468]
  45b9e8:	bl	44b390 <ferror@plt+0x49610>
  45b9ec:	mov	x3, x0
  45b9f0:	ldr	x0, [sp, #2360]
  45b9f4:	sub	x0, x0, #0x1
  45b9f8:	ldr	x1, [sp, #2480]
  45b9fc:	cmp	x1, x0
  45ba00:	b.ne	45ba10 <ferror@plt+0x59c90>  // b.any
  45ba04:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45ba08:	add	x0, x0, #0xa80
  45ba0c:	b	45ba18 <ferror@plt+0x59c98>
  45ba10:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45ba14:	add	x0, x0, #0x2f8
  45ba18:	mov	x2, x0
  45ba1c:	mov	x1, x3
  45ba20:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45ba24:	add	x0, x0, #0xa88
  45ba28:	bl	401cf0 <printf@plt>
  45ba2c:	ldr	w0, [sp, #2468]
  45ba30:	cmp	w0, #0xf
  45ba34:	b.hi	45ba48 <ferror@plt+0x59cc8>  // b.pmore
  45ba38:	ldr	w0, [sp, #2468]
  45ba3c:	cmp	w0, #0x3
  45ba40:	b.cs	45ba80 <ferror@plt+0x59d00>  // b.hs, b.nlast
  45ba44:	b	45ba54 <ferror@plt+0x59cd4>
  45ba48:	ldr	w0, [sp, #2468]
  45ba4c:	cmp	w0, #0x17
  45ba50:	b.eq	45ba80 <ferror@plt+0x59d00>  // b.none
  45ba54:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45ba58:	add	x0, x0, #0xa90
  45ba5c:	bl	401d40 <gettext@plt>
  45ba60:	mov	x19, x0
  45ba64:	ldr	w0, [sp, #2468]
  45ba68:	bl	44b390 <ferror@plt+0x49610>
  45ba6c:	mov	x1, x0
  45ba70:	mov	x0, x19
  45ba74:	bl	46eed4 <error@@Base>
  45ba78:	mov	w0, #0x0                   	// #0
  45ba7c:	b	45c990 <ferror@plt+0x5ac10>
  45ba80:	nop
  45ba84:	ldr	x0, [sp, #2480]
  45ba88:	add	x0, x0, #0x1
  45ba8c:	str	x0, [sp, #2480]
  45ba90:	ldr	x1, [sp, #2480]
  45ba94:	ldr	x0, [sp, #2360]
  45ba98:	cmp	x1, x0
  45ba9c:	b.cc	45b914 <ferror@plt+0x59b94>  // b.lo, b.ul, b.last
  45baa0:	ldr	w0, [sp, #2496]
  45baa4:	add	w0, w0, #0x1
  45baa8:	str	w0, [sp, #2496]
  45baac:	ldr	w1, [sp, #2496]
  45bab0:	ldr	w0, [sp, #2492]
  45bab4:	cmp	w1, w0
  45bab8:	b.cc	45b788 <ferror@plt+0x59a08>  // b.lo, b.ul, b.last
  45babc:	mov	w0, #0xa                   	// #10
  45bac0:	bl	401d20 <putchar@plt>
  45bac4:	ldr	x1, [sp, #2552]
  45bac8:	ldr	x0, [sp, #2384]
  45bacc:	cmp	x1, x0
  45bad0:	b.cc	45baec <ferror@plt+0x59d6c>  // b.lo, b.ul, b.last
  45bad4:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45bad8:	add	x0, x0, #0xab8
  45badc:	bl	401d40 <gettext@plt>
  45bae0:	bl	46eed4 <error@@Base>
  45bae4:	mov	w0, #0x0                   	// #0
  45bae8:	b	45c990 <ferror@plt+0x5ac10>
  45baec:	mov	w0, #0x1                   	// #1
  45baf0:	str	w0, [sp, #2456]
  45baf4:	ldr	w0, [sp, #2456]
  45baf8:	cmp	w0, #0x4
  45bafc:	b.ls	45bb30 <ferror@plt+0x59db0>  // b.plast
  45bb00:	ldr	w0, [sp, #2456]
  45bb04:	mov	x2, x0
  45bb08:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45bb0c:	add	x1, x0, #0xc78
  45bb10:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45bb14:	add	x0, x0, #0xcc8
  45bb18:	bl	401920 <ngettext@plt>
  45bb1c:	mov	w2, #0x4                   	// #4
  45bb20:	ldr	w1, [sp, #2456]
  45bb24:	bl	46eed4 <error@@Base>
  45bb28:	mov	w0, #0x4                   	// #4
  45bb2c:	str	w0, [sp, #2456]
  45bb30:	ldr	w0, [sp, #2456]
  45bb34:	ldr	x1, [sp, #2552]
  45bb38:	add	x0, x1, x0
  45bb3c:	ldr	x1, [sp, #2384]
  45bb40:	cmp	x1, x0
  45bb44:	b.hi	45bb70 <ferror@plt+0x59df0>  // b.pmore
  45bb48:	ldr	x1, [sp, #2552]
  45bb4c:	ldr	x0, [sp, #2384]
  45bb50:	cmp	x1, x0
  45bb54:	b.cs	45bb6c <ferror@plt+0x59dec>  // b.hs, b.nlast
  45bb58:	ldr	x1, [sp, #2384]
  45bb5c:	ldr	x0, [sp, #2552]
  45bb60:	sub	x0, x1, x0
  45bb64:	str	w0, [sp, #2456]
  45bb68:	b	45bb70 <ferror@plt+0x59df0>
  45bb6c:	str	wzr, [sp, #2456]
  45bb70:	ldr	w0, [sp, #2456]
  45bb74:	cmp	w0, #0x0
  45bb78:	b.eq	45bb88 <ferror@plt+0x59e08>  // b.none
  45bb7c:	ldr	w0, [sp, #2456]
  45bb80:	cmp	w0, #0x8
  45bb84:	b.ls	45bb90 <ferror@plt+0x59e10>  // b.plast
  45bb88:	str	wzr, [sp, #2460]
  45bb8c:	b	45bbb0 <ferror@plt+0x59e30>
  45bb90:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45bb94:	add	x0, x0, #0x580
  45bb98:	ldr	x2, [x0]
  45bb9c:	ldr	w0, [sp, #2456]
  45bba0:	mov	w1, w0
  45bba4:	ldr	x0, [sp, #2552]
  45bba8:	blr	x2
  45bbac:	str	w0, [sp, #2460]
  45bbb0:	ldr	x0, [sp, #2552]
  45bbb4:	add	x0, x0, #0x1
  45bbb8:	str	x0, [sp, #2552]
  45bbbc:	ldr	w0, [sp, #2460]
  45bbc0:	cmp	w0, #0x0
  45bbc4:	b.eq	45c970 <ferror@plt+0x5abf0>  // b.none
  45bbc8:	ldr	w0, [sp, #2460]
  45bbcc:	cmp	w0, #0xa
  45bbd0:	b.eq	45c610 <ferror@plt+0x5a890>  // b.none
  45bbd4:	ldr	w0, [sp, #2460]
  45bbd8:	cmp	w0, #0xa
  45bbdc:	b.hi	45c6fc <ferror@plt+0x5a97c>  // b.pmore
  45bbe0:	ldr	w0, [sp, #2460]
  45bbe4:	cmp	w0, #0x9
  45bbe8:	b.eq	45c4bc <ferror@plt+0x5a73c>  // b.none
  45bbec:	ldr	w0, [sp, #2460]
  45bbf0:	cmp	w0, #0x9
  45bbf4:	b.hi	45c6fc <ferror@plt+0x5a97c>  // b.pmore
  45bbf8:	ldr	w0, [sp, #2460]
  45bbfc:	cmp	w0, #0x8
  45bc00:	b.eq	45c368 <ferror@plt+0x5a5e8>  // b.none
  45bc04:	ldr	w0, [sp, #2460]
  45bc08:	cmp	w0, #0x8
  45bc0c:	b.hi	45c6fc <ferror@plt+0x5a97c>  // b.pmore
  45bc10:	ldr	w0, [sp, #2460]
  45bc14:	cmp	w0, #0x7
  45bc18:	b.eq	45c27c <ferror@plt+0x5a4fc>  // b.none
  45bc1c:	ldr	w0, [sp, #2460]
  45bc20:	cmp	w0, #0x7
  45bc24:	b.hi	45c6fc <ferror@plt+0x5a97c>  // b.pmore
  45bc28:	ldr	w0, [sp, #2460]
  45bc2c:	cmp	w0, #0x6
  45bc30:	b.eq	45c11c <ferror@plt+0x5a39c>  // b.none
  45bc34:	ldr	w0, [sp, #2460]
  45bc38:	cmp	w0, #0x6
  45bc3c:	b.hi	45c6fc <ferror@plt+0x5a97c>  // b.pmore
  45bc40:	ldr	w0, [sp, #2460]
  45bc44:	cmp	w0, #0x5
  45bc48:	b.eq	45bfbc <ferror@plt+0x5a23c>  // b.none
  45bc4c:	ldr	w0, [sp, #2460]
  45bc50:	cmp	w0, #0x5
  45bc54:	b.hi	45c6fc <ferror@plt+0x5a97c>  // b.pmore
  45bc58:	ldr	w0, [sp, #2460]
  45bc5c:	cmp	w0, #0x4
  45bc60:	b.eq	45be48 <ferror@plt+0x5a0c8>  // b.none
  45bc64:	ldr	w0, [sp, #2460]
  45bc68:	cmp	w0, #0x4
  45bc6c:	b.hi	45c6fc <ferror@plt+0x5a97c>  // b.pmore
  45bc70:	ldr	w0, [sp, #2460]
  45bc74:	cmp	w0, #0x3
  45bc78:	b.eq	45bca4 <ferror@plt+0x59f24>  // b.none
  45bc7c:	ldr	w0, [sp, #2460]
  45bc80:	cmp	w0, #0x3
  45bc84:	b.hi	45c6fc <ferror@plt+0x5a97c>  // b.pmore
  45bc88:	ldr	w0, [sp, #2460]
  45bc8c:	cmp	w0, #0x1
  45bc90:	b.eq	45be5c <ferror@plt+0x5a0dc>  // b.none
  45bc94:	ldr	w0, [sp, #2460]
  45bc98:	cmp	w0, #0x2
  45bc9c:	b.eq	45bf0c <ferror@plt+0x5a18c>  // b.none
  45bca0:	b	45c6fc <ferror@plt+0x5a97c>
  45bca4:	str	xzr, [sp, #2448]
  45bca8:	str	xzr, [sp, #192]
  45bcac:	add	x1, sp, #0xb8
  45bcb0:	add	x0, sp, #0xbc
  45bcb4:	mov	x4, x1
  45bcb8:	mov	x3, x0
  45bcbc:	mov	w2, #0x0                   	// #0
  45bcc0:	ldr	x1, [sp, #2384]
  45bcc4:	ldr	x0, [sp, #2552]
  45bcc8:	bl	449b20 <ferror@plt+0x47da0>
  45bccc:	str	x0, [sp, #2304]
  45bcd0:	ldr	w0, [sp, #188]
  45bcd4:	mov	w0, w0
  45bcd8:	ldr	x1, [sp, #2552]
  45bcdc:	add	x0, x1, x0
  45bce0:	str	x0, [sp, #2552]
  45bce4:	ldr	x0, [sp, #2304]
  45bce8:	str	w0, [sp, #2348]
  45bcec:	ldr	w0, [sp, #2348]
  45bcf0:	ldr	x1, [sp, #2304]
  45bcf4:	cmp	x1, x0
  45bcf8:	b.eq	45bd08 <ferror@plt+0x59f88>  // b.none
  45bcfc:	ldr	w0, [sp, #184]
  45bd00:	orr	w0, w0, #0x2
  45bd04:	str	w0, [sp, #184]
  45bd08:	ldr	w0, [sp, #184]
  45bd0c:	bl	449630 <ferror@plt+0x478b0>
  45bd10:	add	x1, sp, #0xb0
  45bd14:	add	x0, sp, #0xb4
  45bd18:	mov	x4, x1
  45bd1c:	mov	x3, x0
  45bd20:	mov	w2, #0x0                   	// #0
  45bd24:	ldr	x1, [sp, #2384]
  45bd28:	ldr	x0, [sp, #2552]
  45bd2c:	bl	449b20 <ferror@plt+0x47da0>
  45bd30:	str	x0, [sp, #2296]
  45bd34:	ldr	w0, [sp, #180]
  45bd38:	mov	w0, w0
  45bd3c:	ldr	x1, [sp, #2552]
  45bd40:	add	x0, x1, x0
  45bd44:	str	x0, [sp, #2552]
  45bd48:	ldr	x0, [sp, #2296]
  45bd4c:	str	w0, [sp, #2292]
  45bd50:	ldr	w0, [sp, #2292]
  45bd54:	ldr	x1, [sp, #2296]
  45bd58:	cmp	x1, x0
  45bd5c:	b.eq	45bd6c <ferror@plt+0x59fec>  // b.none
  45bd60:	ldr	w0, [sp, #176]
  45bd64:	orr	w0, w0, #0x2
  45bd68:	str	w0, [sp, #176]
  45bd6c:	ldr	w0, [sp, #176]
  45bd70:	bl	449630 <ferror@plt+0x478b0>
  45bd74:	ldr	w0, [sp, #2544]
  45bd78:	and	w0, w0, #0x2
  45bd7c:	cmp	w0, #0x0
  45bd80:	b.ne	45bd98 <ferror@plt+0x5a018>  // b.any
  45bd84:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45bd88:	add	x0, x0, #0xae8
  45bd8c:	bl	401d40 <gettext@plt>
  45bd90:	bl	46eed4 <error@@Base>
  45bd94:	b	45bdb4 <ferror@plt+0x5a034>
  45bd98:	ldr	w0, [sp, #2292]
  45bd9c:	add	x1, sp, #0xc0
  45bda0:	mov	x2, x1
  45bda4:	mov	x1, x0
  45bda8:	ldr	x0, [sp, #2528]
  45bdac:	bl	45aae8 <ferror@plt+0x58d68>
  45bdb0:	str	x0, [sp, #2448]
  45bdb4:	ldr	x0, [sp, #2448]
  45bdb8:	cmp	x0, #0x0
  45bdbc:	b.ne	45bddc <ferror@plt+0x5a05c>  // b.any
  45bdc0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45bdc4:	add	x0, x0, #0xb28
  45bdc8:	bl	401d40 <gettext@plt>
  45bdcc:	ldr	w2, [sp, #2292]
  45bdd0:	ldr	w1, [sp, #2348]
  45bdd4:	bl	401cf0 <printf@plt>
  45bdd8:	b	45c96c <ferror@plt+0x5abec>
  45bddc:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45bde0:	add	x0, x0, #0xb58
  45bde4:	bl	401d40 <gettext@plt>
  45bde8:	mov	x6, x0
  45bdec:	ldr	x0, [sp, #192]
  45bdf0:	cmp	x0, #0x0
  45bdf4:	b.eq	45be00 <ferror@plt+0x5a080>  // b.none
  45bdf8:	ldr	x0, [sp, #192]
  45bdfc:	b	45be08 <ferror@plt+0x5a088>
  45be00:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45be04:	add	x0, x0, #0xbc0
  45be08:	ldr	x1, [sp, #192]
  45be0c:	cmp	x1, #0x0
  45be10:	b.eq	45be20 <ferror@plt+0x5a0a0>  // b.none
  45be14:	adrp	x1, 4a3000 <warn@@Base+0x3402c>
  45be18:	add	x1, x1, #0xb98
  45be1c:	b	45be28 <ferror@plt+0x5a0a8>
  45be20:	adrp	x1, 49f000 <warn@@Base+0x3002c>
  45be24:	add	x1, x1, #0xbc0
  45be28:	ldr	x5, [sp, #2448]
  45be2c:	mov	x4, x1
  45be30:	mov	x3, x0
  45be34:	ldr	w2, [sp, #2292]
  45be38:	ldr	w1, [sp, #2348]
  45be3c:	mov	x0, x6
  45be40:	bl	401cf0 <printf@plt>
  45be44:	b	45c96c <ferror@plt+0x5abec>
  45be48:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45be4c:	add	x0, x0, #0xba0
  45be50:	bl	401d40 <gettext@plt>
  45be54:	bl	401cf0 <printf@plt>
  45be58:	b	45c96c <ferror@plt+0x5abec>
  45be5c:	add	x1, sp, #0xa8
  45be60:	add	x0, sp, #0xac
  45be64:	mov	x4, x1
  45be68:	mov	x3, x0
  45be6c:	mov	w2, #0x0                   	// #0
  45be70:	ldr	x1, [sp, #2384]
  45be74:	ldr	x0, [sp, #2552]
  45be78:	bl	449b20 <ferror@plt+0x47da0>
  45be7c:	str	x0, [sp, #2272]
  45be80:	ldr	w0, [sp, #172]
  45be84:	mov	w0, w0
  45be88:	ldr	x1, [sp, #2552]
  45be8c:	add	x0, x1, x0
  45be90:	str	x0, [sp, #2552]
  45be94:	ldr	x0, [sp, #2272]
  45be98:	str	w0, [sp, #2348]
  45be9c:	ldr	w0, [sp, #2348]
  45bea0:	ldr	x1, [sp, #2272]
  45bea4:	cmp	x1, x0
  45bea8:	b.eq	45beb8 <ferror@plt+0x5a138>  // b.none
  45beac:	ldr	w0, [sp, #168]
  45beb0:	orr	w0, w0, #0x2
  45beb4:	str	w0, [sp, #168]
  45beb8:	ldr	w0, [sp, #168]
  45bebc:	bl	449630 <ferror@plt+0x478b0>
  45bec0:	ldr	x0, [sp, #2552]
  45bec4:	str	x0, [sp, #2320]
  45bec8:	ldr	x1, [sp, #2384]
  45becc:	ldr	x0, [sp, #2320]
  45bed0:	sub	x0, x1, x0
  45bed4:	mov	x1, x0
  45bed8:	ldr	x0, [sp, #2320]
  45bedc:	bl	401980 <strnlen@plt>
  45bee0:	add	x0, x0, #0x1
  45bee4:	ldr	x1, [sp, #2552]
  45bee8:	add	x0, x1, x0
  45beec:	str	x0, [sp, #2552]
  45bef0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45bef4:	add	x0, x0, #0xbb8
  45bef8:	bl	401d40 <gettext@plt>
  45befc:	ldr	x2, [sp, #2320]
  45bf00:	ldr	w1, [sp, #2348]
  45bf04:	bl	401cf0 <printf@plt>
  45bf08:	b	45c96c <ferror@plt+0x5abec>
  45bf0c:	add	x1, sp, #0xa0
  45bf10:	add	x0, sp, #0xa4
  45bf14:	mov	x4, x1
  45bf18:	mov	x3, x0
  45bf1c:	mov	w2, #0x0                   	// #0
  45bf20:	ldr	x1, [sp, #2384]
  45bf24:	ldr	x0, [sp, #2552]
  45bf28:	bl	449b20 <ferror@plt+0x47da0>
  45bf2c:	str	x0, [sp, #2280]
  45bf30:	ldr	w0, [sp, #164]
  45bf34:	mov	w0, w0
  45bf38:	ldr	x1, [sp, #2552]
  45bf3c:	add	x0, x1, x0
  45bf40:	str	x0, [sp, #2552]
  45bf44:	ldr	x0, [sp, #2280]
  45bf48:	str	w0, [sp, #2348]
  45bf4c:	ldr	w0, [sp, #2348]
  45bf50:	ldr	x1, [sp, #2280]
  45bf54:	cmp	x1, x0
  45bf58:	b.eq	45bf68 <ferror@plt+0x5a1e8>  // b.none
  45bf5c:	ldr	w0, [sp, #160]
  45bf60:	orr	w0, w0, #0x2
  45bf64:	str	w0, [sp, #160]
  45bf68:	ldr	w0, [sp, #160]
  45bf6c:	bl	449630 <ferror@plt+0x478b0>
  45bf70:	ldr	x0, [sp, #2552]
  45bf74:	str	x0, [sp, #2320]
  45bf78:	ldr	x1, [sp, #2384]
  45bf7c:	ldr	x0, [sp, #2320]
  45bf80:	sub	x0, x1, x0
  45bf84:	mov	x1, x0
  45bf88:	ldr	x0, [sp, #2320]
  45bf8c:	bl	401980 <strnlen@plt>
  45bf90:	add	x0, x0, #0x1
  45bf94:	ldr	x1, [sp, #2552]
  45bf98:	add	x0, x1, x0
  45bf9c:	str	x0, [sp, #2552]
  45bfa0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45bfa4:	add	x0, x0, #0xbe8
  45bfa8:	bl	401d40 <gettext@plt>
  45bfac:	ldr	x2, [sp, #2320]
  45bfb0:	ldr	w1, [sp, #2348]
  45bfb4:	bl	401cf0 <printf@plt>
  45bfb8:	b	45c96c <ferror@plt+0x5abec>
  45bfbc:	add	x1, sp, #0x98
  45bfc0:	add	x0, sp, #0x9c
  45bfc4:	mov	x4, x1
  45bfc8:	mov	x3, x0
  45bfcc:	mov	w2, #0x0                   	// #0
  45bfd0:	ldr	x1, [sp, #2384]
  45bfd4:	ldr	x0, [sp, #2552]
  45bfd8:	bl	449b20 <ferror@plt+0x47da0>
  45bfdc:	str	x0, [sp, #2312]
  45bfe0:	ldr	w0, [sp, #156]
  45bfe4:	mov	w0, w0
  45bfe8:	ldr	x1, [sp, #2552]
  45bfec:	add	x0, x1, x0
  45bff0:	str	x0, [sp, #2552]
  45bff4:	ldr	x0, [sp, #2312]
  45bff8:	str	w0, [sp, #2348]
  45bffc:	ldr	w0, [sp, #2348]
  45c000:	ldr	x1, [sp, #2312]
  45c004:	cmp	x1, x0
  45c008:	b.eq	45c018 <ferror@plt+0x5a298>  // b.none
  45c00c:	ldr	w0, [sp, #152]
  45c010:	orr	w0, w0, #0x2
  45c014:	str	w0, [sp, #152]
  45c018:	ldr	w0, [sp, #152]
  45c01c:	bl	449630 <ferror@plt+0x478b0>
  45c020:	ldr	w0, [sp, #2540]
  45c024:	str	w0, [sp, #2444]
  45c028:	ldr	w0, [sp, #2444]
  45c02c:	cmp	w0, #0x8
  45c030:	b.ls	45c064 <ferror@plt+0x5a2e4>  // b.plast
  45c034:	ldr	w0, [sp, #2444]
  45c038:	mov	x2, x0
  45c03c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c040:	add	x1, x0, #0xc78
  45c044:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c048:	add	x0, x0, #0xcc8
  45c04c:	bl	401920 <ngettext@plt>
  45c050:	mov	w2, #0x8                   	// #8
  45c054:	ldr	w1, [sp, #2444]
  45c058:	bl	46eed4 <error@@Base>
  45c05c:	mov	w0, #0x8                   	// #8
  45c060:	str	w0, [sp, #2444]
  45c064:	ldr	w0, [sp, #2444]
  45c068:	ldr	x1, [sp, #2552]
  45c06c:	add	x0, x1, x0
  45c070:	ldr	x1, [sp, #2384]
  45c074:	cmp	x1, x0
  45c078:	b.hi	45c0a4 <ferror@plt+0x5a324>  // b.pmore
  45c07c:	ldr	x1, [sp, #2552]
  45c080:	ldr	x0, [sp, #2384]
  45c084:	cmp	x1, x0
  45c088:	b.cs	45c0a0 <ferror@plt+0x5a320>  // b.hs, b.nlast
  45c08c:	ldr	x1, [sp, #2384]
  45c090:	ldr	x0, [sp, #2552]
  45c094:	sub	x0, x1, x0
  45c098:	str	w0, [sp, #2444]
  45c09c:	b	45c0a4 <ferror@plt+0x5a324>
  45c0a0:	str	wzr, [sp, #2444]
  45c0a4:	ldr	w0, [sp, #2444]
  45c0a8:	cmp	w0, #0x0
  45c0ac:	b.eq	45c0bc <ferror@plt+0x5a33c>  // b.none
  45c0b0:	ldr	w0, [sp, #2444]
  45c0b4:	cmp	w0, #0x8
  45c0b8:	b.ls	45c0c4 <ferror@plt+0x5a344>  // b.plast
  45c0bc:	str	xzr, [sp, #2520]
  45c0c0:	b	45c0e4 <ferror@plt+0x5a364>
  45c0c4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45c0c8:	add	x0, x0, #0x580
  45c0cc:	ldr	x2, [x0]
  45c0d0:	ldr	w0, [sp, #2444]
  45c0d4:	mov	w1, w0
  45c0d8:	ldr	x0, [sp, #2552]
  45c0dc:	blr	x2
  45c0e0:	str	x0, [sp, #2520]
  45c0e4:	ldr	w0, [sp, #2540]
  45c0e8:	ldr	x1, [sp, #2552]
  45c0ec:	add	x0, x1, x0
  45c0f0:	str	x0, [sp, #2552]
  45c0f4:	ldr	x0, [sp, #2520]
  45c0f8:	bl	44a838 <ferror@plt+0x48ab8>
  45c0fc:	str	x0, [sp, #2320]
  45c100:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45c104:	add	x0, x0, #0xc18
  45c108:	bl	401d40 <gettext@plt>
  45c10c:	ldr	x2, [sp, #2320]
  45c110:	ldr	w1, [sp, #2348]
  45c114:	bl	401cf0 <printf@plt>
  45c118:	b	45c96c <ferror@plt+0x5abec>
  45c11c:	add	x1, sp, #0x90
  45c120:	add	x0, sp, #0x94
  45c124:	mov	x4, x1
  45c128:	mov	x3, x0
  45c12c:	mov	w2, #0x0                   	// #0
  45c130:	ldr	x1, [sp, #2384]
  45c134:	ldr	x0, [sp, #2552]
  45c138:	bl	449b20 <ferror@plt+0x47da0>
  45c13c:	str	x0, [sp, #2328]
  45c140:	ldr	w0, [sp, #148]
  45c144:	mov	w0, w0
  45c148:	ldr	x1, [sp, #2552]
  45c14c:	add	x0, x1, x0
  45c150:	str	x0, [sp, #2552]
  45c154:	ldr	x0, [sp, #2328]
  45c158:	str	w0, [sp, #2348]
  45c15c:	ldr	w0, [sp, #2348]
  45c160:	ldr	x1, [sp, #2328]
  45c164:	cmp	x1, x0
  45c168:	b.eq	45c178 <ferror@plt+0x5a3f8>  // b.none
  45c16c:	ldr	w0, [sp, #144]
  45c170:	orr	w0, w0, #0x2
  45c174:	str	w0, [sp, #144]
  45c178:	ldr	w0, [sp, #144]
  45c17c:	bl	449630 <ferror@plt+0x478b0>
  45c180:	ldr	w0, [sp, #2540]
  45c184:	str	w0, [sp, #2440]
  45c188:	ldr	w0, [sp, #2440]
  45c18c:	cmp	w0, #0x8
  45c190:	b.ls	45c1c4 <ferror@plt+0x5a444>  // b.plast
  45c194:	ldr	w0, [sp, #2440]
  45c198:	mov	x2, x0
  45c19c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c1a0:	add	x1, x0, #0xc78
  45c1a4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c1a8:	add	x0, x0, #0xcc8
  45c1ac:	bl	401920 <ngettext@plt>
  45c1b0:	mov	w2, #0x8                   	// #8
  45c1b4:	ldr	w1, [sp, #2440]
  45c1b8:	bl	46eed4 <error@@Base>
  45c1bc:	mov	w0, #0x8                   	// #8
  45c1c0:	str	w0, [sp, #2440]
  45c1c4:	ldr	w0, [sp, #2440]
  45c1c8:	ldr	x1, [sp, #2552]
  45c1cc:	add	x0, x1, x0
  45c1d0:	ldr	x1, [sp, #2384]
  45c1d4:	cmp	x1, x0
  45c1d8:	b.hi	45c204 <ferror@plt+0x5a484>  // b.pmore
  45c1dc:	ldr	x1, [sp, #2552]
  45c1e0:	ldr	x0, [sp, #2384]
  45c1e4:	cmp	x1, x0
  45c1e8:	b.cs	45c200 <ferror@plt+0x5a480>  // b.hs, b.nlast
  45c1ec:	ldr	x1, [sp, #2384]
  45c1f0:	ldr	x0, [sp, #2552]
  45c1f4:	sub	x0, x1, x0
  45c1f8:	str	w0, [sp, #2440]
  45c1fc:	b	45c204 <ferror@plt+0x5a484>
  45c200:	str	wzr, [sp, #2440]
  45c204:	ldr	w0, [sp, #2440]
  45c208:	cmp	w0, #0x0
  45c20c:	b.eq	45c21c <ferror@plt+0x5a49c>  // b.none
  45c210:	ldr	w0, [sp, #2440]
  45c214:	cmp	w0, #0x8
  45c218:	b.ls	45c224 <ferror@plt+0x5a4a4>  // b.plast
  45c21c:	str	xzr, [sp, #2520]
  45c220:	b	45c244 <ferror@plt+0x5a4c4>
  45c224:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45c228:	add	x0, x0, #0x580
  45c22c:	ldr	x2, [x0]
  45c230:	ldr	w0, [sp, #2440]
  45c234:	mov	w1, w0
  45c238:	ldr	x0, [sp, #2552]
  45c23c:	blr	x2
  45c240:	str	x0, [sp, #2520]
  45c244:	ldr	w0, [sp, #2540]
  45c248:	ldr	x1, [sp, #2552]
  45c24c:	add	x0, x1, x0
  45c250:	str	x0, [sp, #2552]
  45c254:	ldr	x0, [sp, #2520]
  45c258:	bl	44a838 <ferror@plt+0x48ab8>
  45c25c:	str	x0, [sp, #2320]
  45c260:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45c264:	add	x0, x0, #0xc48
  45c268:	bl	401d40 <gettext@plt>
  45c26c:	ldr	x2, [sp, #2320]
  45c270:	ldr	w1, [sp, #2348]
  45c274:	bl	401cf0 <printf@plt>
  45c278:	b	45c96c <ferror@plt+0x5abec>
  45c27c:	ldr	w0, [sp, #2540]
  45c280:	str	w0, [sp, #2436]
  45c284:	ldr	w0, [sp, #2436]
  45c288:	cmp	w0, #0x8
  45c28c:	b.ls	45c2c0 <ferror@plt+0x5a540>  // b.plast
  45c290:	ldr	w0, [sp, #2436]
  45c294:	mov	x2, x0
  45c298:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c29c:	add	x1, x0, #0xc78
  45c2a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c2a4:	add	x0, x0, #0xcc8
  45c2a8:	bl	401920 <ngettext@plt>
  45c2ac:	mov	w2, #0x8                   	// #8
  45c2b0:	ldr	w1, [sp, #2436]
  45c2b4:	bl	46eed4 <error@@Base>
  45c2b8:	mov	w0, #0x8                   	// #8
  45c2bc:	str	w0, [sp, #2436]
  45c2c0:	ldr	w0, [sp, #2436]
  45c2c4:	ldr	x1, [sp, #2552]
  45c2c8:	add	x0, x1, x0
  45c2cc:	ldr	x1, [sp, #2384]
  45c2d0:	cmp	x1, x0
  45c2d4:	b.hi	45c300 <ferror@plt+0x5a580>  // b.pmore
  45c2d8:	ldr	x1, [sp, #2552]
  45c2dc:	ldr	x0, [sp, #2384]
  45c2e0:	cmp	x1, x0
  45c2e4:	b.cs	45c2fc <ferror@plt+0x5a57c>  // b.hs, b.nlast
  45c2e8:	ldr	x1, [sp, #2384]
  45c2ec:	ldr	x0, [sp, #2552]
  45c2f0:	sub	x0, x1, x0
  45c2f4:	str	w0, [sp, #2436]
  45c2f8:	b	45c300 <ferror@plt+0x5a580>
  45c2fc:	str	wzr, [sp, #2436]
  45c300:	ldr	w0, [sp, #2436]
  45c304:	cmp	w0, #0x0
  45c308:	b.eq	45c318 <ferror@plt+0x5a598>  // b.none
  45c30c:	ldr	w0, [sp, #2436]
  45c310:	cmp	w0, #0x8
  45c314:	b.ls	45c320 <ferror@plt+0x5a5a0>  // b.plast
  45c318:	str	xzr, [sp, #2520]
  45c31c:	b	45c340 <ferror@plt+0x5a5c0>
  45c320:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45c324:	add	x0, x0, #0x580
  45c328:	ldr	x2, [x0]
  45c32c:	ldr	w0, [sp, #2436]
  45c330:	mov	w1, w0
  45c334:	ldr	x0, [sp, #2552]
  45c338:	blr	x2
  45c33c:	str	x0, [sp, #2520]
  45c340:	ldr	w0, [sp, #2540]
  45c344:	ldr	x1, [sp, #2552]
  45c348:	add	x0, x1, x0
  45c34c:	str	x0, [sp, #2552]
  45c350:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45c354:	add	x0, x0, #0xc78
  45c358:	bl	401d40 <gettext@plt>
  45c35c:	ldr	x1, [sp, #2520]
  45c360:	bl	401cf0 <printf@plt>
  45c364:	b	45c96c <ferror@plt+0x5abec>
  45c368:	add	x1, sp, #0x88
  45c36c:	add	x0, sp, #0x8c
  45c370:	mov	x4, x1
  45c374:	mov	x3, x0
  45c378:	mov	w2, #0x0                   	// #0
  45c37c:	ldr	x1, [sp, #2384]
  45c380:	ldr	x0, [sp, #2552]
  45c384:	bl	449b20 <ferror@plt+0x47da0>
  45c388:	str	x0, [sp, #2336]
  45c38c:	ldr	w0, [sp, #140]
  45c390:	mov	w0, w0
  45c394:	ldr	x1, [sp, #2552]
  45c398:	add	x0, x1, x0
  45c39c:	str	x0, [sp, #2552]
  45c3a0:	ldr	x0, [sp, #2336]
  45c3a4:	str	w0, [sp, #2348]
  45c3a8:	ldr	w0, [sp, #2348]
  45c3ac:	ldr	x1, [sp, #2336]
  45c3b0:	cmp	x1, x0
  45c3b4:	b.eq	45c3c4 <ferror@plt+0x5a644>  // b.none
  45c3b8:	ldr	w0, [sp, #136]
  45c3bc:	orr	w0, w0, #0x2
  45c3c0:	str	w0, [sp, #136]
  45c3c4:	ldr	w0, [sp, #136]
  45c3c8:	bl	449630 <ferror@plt+0x478b0>
  45c3cc:	ldr	w0, [sp, #2540]
  45c3d0:	str	w0, [sp, #2432]
  45c3d4:	ldr	w0, [sp, #2432]
  45c3d8:	cmp	w0, #0x8
  45c3dc:	b.ls	45c410 <ferror@plt+0x5a690>  // b.plast
  45c3e0:	ldr	w0, [sp, #2432]
  45c3e4:	mov	x2, x0
  45c3e8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c3ec:	add	x1, x0, #0xc78
  45c3f0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c3f4:	add	x0, x0, #0xcc8
  45c3f8:	bl	401920 <ngettext@plt>
  45c3fc:	mov	w2, #0x8                   	// #8
  45c400:	ldr	w1, [sp, #2432]
  45c404:	bl	46eed4 <error@@Base>
  45c408:	mov	w0, #0x8                   	// #8
  45c40c:	str	w0, [sp, #2432]
  45c410:	ldr	w0, [sp, #2432]
  45c414:	ldr	x1, [sp, #2552]
  45c418:	add	x0, x1, x0
  45c41c:	ldr	x1, [sp, #2384]
  45c420:	cmp	x1, x0
  45c424:	b.hi	45c450 <ferror@plt+0x5a6d0>  // b.pmore
  45c428:	ldr	x1, [sp, #2552]
  45c42c:	ldr	x0, [sp, #2384]
  45c430:	cmp	x1, x0
  45c434:	b.cs	45c44c <ferror@plt+0x5a6cc>  // b.hs, b.nlast
  45c438:	ldr	x1, [sp, #2384]
  45c43c:	ldr	x0, [sp, #2552]
  45c440:	sub	x0, x1, x0
  45c444:	str	w0, [sp, #2432]
  45c448:	b	45c450 <ferror@plt+0x5a6d0>
  45c44c:	str	wzr, [sp, #2432]
  45c450:	ldr	w0, [sp, #2432]
  45c454:	cmp	w0, #0x0
  45c458:	b.eq	45c468 <ferror@plt+0x5a6e8>  // b.none
  45c45c:	ldr	w0, [sp, #2432]
  45c460:	cmp	w0, #0x8
  45c464:	b.ls	45c470 <ferror@plt+0x5a6f0>  // b.plast
  45c468:	str	xzr, [sp, #2520]
  45c46c:	b	45c490 <ferror@plt+0x5a710>
  45c470:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45c474:	add	x0, x0, #0x580
  45c478:	ldr	x2, [x0]
  45c47c:	ldr	w0, [sp, #2432]
  45c480:	mov	w1, w0
  45c484:	ldr	x0, [sp, #2552]
  45c488:	blr	x2
  45c48c:	str	x0, [sp, #2520]
  45c490:	ldr	w0, [sp, #2540]
  45c494:	ldr	x1, [sp, #2552]
  45c498:	add	x0, x1, x0
  45c49c:	str	x0, [sp, #2552]
  45c4a0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45c4a4:	add	x0, x0, #0xca0
  45c4a8:	bl	401d40 <gettext@plt>
  45c4ac:	ldr	x2, [sp, #2520]
  45c4b0:	ldr	w1, [sp, #2348]
  45c4b4:	bl	401cf0 <printf@plt>
  45c4b8:	b	45c96c <ferror@plt+0x5abec>
  45c4bc:	add	x1, sp, #0x80
  45c4c0:	add	x0, sp, #0x84
  45c4c4:	mov	x4, x1
  45c4c8:	mov	x3, x0
  45c4cc:	mov	w2, #0x0                   	// #0
  45c4d0:	ldr	x1, [sp, #2384]
  45c4d4:	ldr	x0, [sp, #2552]
  45c4d8:	bl	449b20 <ferror@plt+0x47da0>
  45c4dc:	str	x0, [sp, #2352]
  45c4e0:	ldr	w0, [sp, #132]
  45c4e4:	mov	w0, w0
  45c4e8:	ldr	x1, [sp, #2552]
  45c4ec:	add	x0, x1, x0
  45c4f0:	str	x0, [sp, #2552]
  45c4f4:	ldr	x0, [sp, #2352]
  45c4f8:	str	w0, [sp, #2348]
  45c4fc:	ldr	w0, [sp, #2348]
  45c500:	ldr	x1, [sp, #2352]
  45c504:	cmp	x1, x0
  45c508:	b.eq	45c518 <ferror@plt+0x5a798>  // b.none
  45c50c:	ldr	w0, [sp, #128]
  45c510:	orr	w0, w0, #0x2
  45c514:	str	w0, [sp, #128]
  45c518:	ldr	w0, [sp, #128]
  45c51c:	bl	449630 <ferror@plt+0x478b0>
  45c520:	ldr	w0, [sp, #2540]
  45c524:	str	w0, [sp, #2428]
  45c528:	ldr	w0, [sp, #2428]
  45c52c:	cmp	w0, #0x8
  45c530:	b.ls	45c564 <ferror@plt+0x5a7e4>  // b.plast
  45c534:	ldr	w0, [sp, #2428]
  45c538:	mov	x2, x0
  45c53c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c540:	add	x1, x0, #0xc78
  45c544:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c548:	add	x0, x0, #0xcc8
  45c54c:	bl	401920 <ngettext@plt>
  45c550:	mov	w2, #0x8                   	// #8
  45c554:	ldr	w1, [sp, #2428]
  45c558:	bl	46eed4 <error@@Base>
  45c55c:	mov	w0, #0x8                   	// #8
  45c560:	str	w0, [sp, #2428]
  45c564:	ldr	w0, [sp, #2428]
  45c568:	ldr	x1, [sp, #2552]
  45c56c:	add	x0, x1, x0
  45c570:	ldr	x1, [sp, #2384]
  45c574:	cmp	x1, x0
  45c578:	b.hi	45c5a4 <ferror@plt+0x5a824>  // b.pmore
  45c57c:	ldr	x1, [sp, #2552]
  45c580:	ldr	x0, [sp, #2384]
  45c584:	cmp	x1, x0
  45c588:	b.cs	45c5a0 <ferror@plt+0x5a820>  // b.hs, b.nlast
  45c58c:	ldr	x1, [sp, #2384]
  45c590:	ldr	x0, [sp, #2552]
  45c594:	sub	x0, x1, x0
  45c598:	str	w0, [sp, #2428]
  45c59c:	b	45c5a4 <ferror@plt+0x5a824>
  45c5a0:	str	wzr, [sp, #2428]
  45c5a4:	ldr	w0, [sp, #2428]
  45c5a8:	cmp	w0, #0x0
  45c5ac:	b.eq	45c5bc <ferror@plt+0x5a83c>  // b.none
  45c5b0:	ldr	w0, [sp, #2428]
  45c5b4:	cmp	w0, #0x8
  45c5b8:	b.ls	45c5c4 <ferror@plt+0x5a844>  // b.plast
  45c5bc:	str	xzr, [sp, #2520]
  45c5c0:	b	45c5e4 <ferror@plt+0x5a864>
  45c5c4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45c5c8:	add	x0, x0, #0x580
  45c5cc:	ldr	x2, [x0]
  45c5d0:	ldr	w0, [sp, #2428]
  45c5d4:	mov	w1, w0
  45c5d8:	ldr	x0, [sp, #2552]
  45c5dc:	blr	x2
  45c5e0:	str	x0, [sp, #2520]
  45c5e4:	ldr	w0, [sp, #2540]
  45c5e8:	ldr	x1, [sp, #2552]
  45c5ec:	add	x0, x1, x0
  45c5f0:	str	x0, [sp, #2552]
  45c5f4:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45c5f8:	add	x0, x0, #0xce0
  45c5fc:	bl	401d40 <gettext@plt>
  45c600:	ldr	x2, [sp, #2520]
  45c604:	ldr	w1, [sp, #2348]
  45c608:	bl	401cf0 <printf@plt>
  45c60c:	b	45c96c <ferror@plt+0x5abec>
  45c610:	ldr	w0, [sp, #2540]
  45c614:	str	w0, [sp, #2424]
  45c618:	ldr	w0, [sp, #2424]
  45c61c:	cmp	w0, #0x8
  45c620:	b.ls	45c654 <ferror@plt+0x5a8d4>  // b.plast
  45c624:	ldr	w0, [sp, #2424]
  45c628:	mov	x2, x0
  45c62c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c630:	add	x1, x0, #0xc78
  45c634:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c638:	add	x0, x0, #0xcc8
  45c63c:	bl	401920 <ngettext@plt>
  45c640:	mov	w2, #0x8                   	// #8
  45c644:	ldr	w1, [sp, #2424]
  45c648:	bl	46eed4 <error@@Base>
  45c64c:	mov	w0, #0x8                   	// #8
  45c650:	str	w0, [sp, #2424]
  45c654:	ldr	w0, [sp, #2424]
  45c658:	ldr	x1, [sp, #2552]
  45c65c:	add	x0, x1, x0
  45c660:	ldr	x1, [sp, #2384]
  45c664:	cmp	x1, x0
  45c668:	b.hi	45c694 <ferror@plt+0x5a914>  // b.pmore
  45c66c:	ldr	x1, [sp, #2552]
  45c670:	ldr	x0, [sp, #2384]
  45c674:	cmp	x1, x0
  45c678:	b.cs	45c690 <ferror@plt+0x5a910>  // b.hs, b.nlast
  45c67c:	ldr	x1, [sp, #2384]
  45c680:	ldr	x0, [sp, #2552]
  45c684:	sub	x0, x1, x0
  45c688:	str	w0, [sp, #2424]
  45c68c:	b	45c694 <ferror@plt+0x5a914>
  45c690:	str	wzr, [sp, #2424]
  45c694:	ldr	w0, [sp, #2424]
  45c698:	cmp	w0, #0x0
  45c69c:	b.eq	45c6ac <ferror@plt+0x5a92c>  // b.none
  45c6a0:	ldr	w0, [sp, #2424]
  45c6a4:	cmp	w0, #0x8
  45c6a8:	b.ls	45c6b4 <ferror@plt+0x5a934>  // b.plast
  45c6ac:	str	xzr, [sp, #2520]
  45c6b0:	b	45c6d4 <ferror@plt+0x5a954>
  45c6b4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45c6b8:	add	x0, x0, #0x580
  45c6bc:	ldr	x2, [x0]
  45c6c0:	ldr	w0, [sp, #2424]
  45c6c4:	mov	w1, w0
  45c6c8:	ldr	x0, [sp, #2552]
  45c6cc:	blr	x2
  45c6d0:	str	x0, [sp, #2520]
  45c6d4:	ldr	w0, [sp, #2540]
  45c6d8:	ldr	x1, [sp, #2552]
  45c6dc:	add	x0, x1, x0
  45c6e0:	str	x0, [sp, #2552]
  45c6e4:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45c6e8:	add	x0, x0, #0xd18
  45c6ec:	bl	401d40 <gettext@plt>
  45c6f0:	ldr	x1, [sp, #2520]
  45c6f4:	bl	401cf0 <printf@plt>
  45c6f8:	b	45c96c <ferror@plt+0x5abec>
  45c6fc:	ldr	x0, [sp, #2512]
  45c700:	cmp	x0, #0x0
  45c704:	b.eq	45c724 <ferror@plt+0x5a9a4>  // b.none
  45c708:	ldr	w0, [sp, #2460]
  45c70c:	lsl	x0, x0, #3
  45c710:	ldr	x1, [sp, #2512]
  45c714:	add	x0, x1, x0
  45c718:	ldr	x0, [x0]
  45c71c:	cmp	x0, #0x0
  45c720:	b.ne	45c740 <ferror@plt+0x5a9c0>  // b.any
  45c724:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45c728:	add	x0, x0, #0xd40
  45c72c:	bl	401d40 <gettext@plt>
  45c730:	ldr	w1, [sp, #2460]
  45c734:	bl	46eed4 <error@@Base>
  45c738:	mov	w0, #0x0                   	// #0
  45c73c:	b	45c990 <ferror@plt+0x5ac10>
  45c740:	ldr	w0, [sp, #2460]
  45c744:	lsl	x0, x0, #3
  45c748:	ldr	x1, [sp, #2512]
  45c74c:	add	x0, x1, x0
  45c750:	ldr	x0, [x0]
  45c754:	str	x0, [sp, #2408]
  45c758:	add	x1, sp, #0x78
  45c75c:	add	x0, sp, #0x7c
  45c760:	mov	x4, x1
  45c764:	mov	x3, x0
  45c768:	mov	w2, #0x0                   	// #0
  45c76c:	ldr	x1, [sp, #2384]
  45c770:	ldr	x0, [sp, #2408]
  45c774:	bl	449b20 <ferror@plt+0x47da0>
  45c778:	str	x0, [sp, #2264]
  45c77c:	ldr	w0, [sp, #124]
  45c780:	mov	w0, w0
  45c784:	ldr	x1, [sp, #2408]
  45c788:	add	x0, x1, x0
  45c78c:	str	x0, [sp, #2408]
  45c790:	ldr	x0, [sp, #2264]
  45c794:	str	x0, [sp, #2256]
  45c798:	ldr	x1, [sp, #2256]
  45c79c:	ldr	x0, [sp, #2264]
  45c7a0:	cmp	x1, x0
  45c7a4:	b.eq	45c7b4 <ferror@plt+0x5aa34>  // b.none
  45c7a8:	ldr	w0, [sp, #120]
  45c7ac:	orr	w0, w0, #0x2
  45c7b0:	str	w0, [sp, #120]
  45c7b4:	ldr	w0, [sp, #120]
  45c7b8:	bl	449630 <ferror@plt+0x478b0>
  45c7bc:	ldr	x0, [sp, #2256]
  45c7c0:	cmp	x0, #0x0
  45c7c4:	b.ne	45c7e0 <ferror@plt+0x5aa60>  // b.any
  45c7c8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45c7cc:	add	x0, x0, #0xd68
  45c7d0:	bl	401d40 <gettext@plt>
  45c7d4:	ldr	w1, [sp, #2460]
  45c7d8:	bl	401cf0 <printf@plt>
  45c7dc:	b	45c96c <ferror@plt+0x5abec>
  45c7e0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45c7e4:	add	x0, x0, #0xd78
  45c7e8:	bl	401d40 <gettext@plt>
  45c7ec:	ldr	w1, [sp, #2460]
  45c7f0:	bl	401cf0 <printf@plt>
  45c7f4:	str	xzr, [sp, #2416]
  45c7f8:	b	45c950 <ferror@plt+0x5abd0>
  45c7fc:	mov	w0, #0x1                   	// #1
  45c800:	str	w0, [sp, #2400]
  45c804:	ldr	w0, [sp, #2400]
  45c808:	cmp	w0, #0x4
  45c80c:	b.ls	45c840 <ferror@plt+0x5aac0>  // b.plast
  45c810:	ldr	w0, [sp, #2400]
  45c814:	mov	x2, x0
  45c818:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c81c:	add	x1, x0, #0xc78
  45c820:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45c824:	add	x0, x0, #0xcc8
  45c828:	bl	401920 <ngettext@plt>
  45c82c:	mov	w2, #0x4                   	// #4
  45c830:	ldr	w1, [sp, #2400]
  45c834:	bl	46eed4 <error@@Base>
  45c838:	mov	w0, #0x4                   	// #4
  45c83c:	str	w0, [sp, #2400]
  45c840:	ldr	w0, [sp, #2400]
  45c844:	ldr	x1, [sp, #2408]
  45c848:	add	x0, x1, x0
  45c84c:	ldr	x1, [sp, #2384]
  45c850:	cmp	x1, x0
  45c854:	b.hi	45c880 <ferror@plt+0x5ab00>  // b.pmore
  45c858:	ldr	x1, [sp, #2408]
  45c85c:	ldr	x0, [sp, #2384]
  45c860:	cmp	x1, x0
  45c864:	b.cs	45c87c <ferror@plt+0x5aafc>  // b.hs, b.nlast
  45c868:	ldr	x1, [sp, #2384]
  45c86c:	ldr	x0, [sp, #2408]
  45c870:	sub	x0, x1, x0
  45c874:	str	w0, [sp, #2400]
  45c878:	b	45c880 <ferror@plt+0x5ab00>
  45c87c:	str	wzr, [sp, #2400]
  45c880:	ldr	w0, [sp, #2400]
  45c884:	cmp	w0, #0x0
  45c888:	b.eq	45c898 <ferror@plt+0x5ab18>  // b.none
  45c88c:	ldr	w0, [sp, #2400]
  45c890:	cmp	w0, #0x8
  45c894:	b.ls	45c8a0 <ferror@plt+0x5ab20>  // b.plast
  45c898:	str	wzr, [sp, #2404]
  45c89c:	b	45c8c0 <ferror@plt+0x5ab40>
  45c8a0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45c8a4:	add	x0, x0, #0x580
  45c8a8:	ldr	x2, [x0]
  45c8ac:	ldr	w0, [sp, #2400]
  45c8b0:	mov	w1, w0
  45c8b4:	ldr	x0, [sp, #2408]
  45c8b8:	blr	x2
  45c8bc:	str	w0, [sp, #2404]
  45c8c0:	ldr	x0, [sp, #2408]
  45c8c4:	add	x0, x0, #0x1
  45c8c8:	str	x0, [sp, #2408]
  45c8cc:	ldrsw	x8, [sp, #2404]
  45c8d0:	ldr	w0, [sp, #2540]
  45c8d4:	ldr	w1, [sp, #2548]
  45c8d8:	mov	w2, #0xffffffff            	// #-1
  45c8dc:	str	w2, [sp, #56]
  45c8e0:	mov	w2, #0x20                  	// #32
  45c8e4:	strb	w2, [sp, #48]
  45c8e8:	str	xzr, [sp, #40]
  45c8ec:	str	xzr, [sp, #32]
  45c8f0:	str	wzr, [sp, #24]
  45c8f4:	str	xzr, [sp, #16]
  45c8f8:	str	w1, [sp, #8]
  45c8fc:	str	x0, [sp]
  45c900:	mov	x7, #0x0                   	// #0
  45c904:	mov	x6, #0x0                   	// #0
  45c908:	ldr	x5, [sp, #2384]
  45c90c:	ldr	x4, [sp, #2552]
  45c910:	ldr	x3, [sp, #2392]
  45c914:	mov	x2, #0x0                   	// #0
  45c918:	mov	x1, x8
  45c91c:	mov	x0, #0x0                   	// #0
  45c920:	bl	44f4f0 <ferror@plt+0x4d770>
  45c924:	str	x0, [sp, #2552]
  45c928:	ldr	x0, [sp, #2256]
  45c92c:	sub	x0, x0, #0x1
  45c930:	ldr	x1, [sp, #2416]
  45c934:	cmp	x1, x0
  45c938:	b.eq	45c944 <ferror@plt+0x5abc4>  // b.none
  45c93c:	mov	w0, #0x2c                  	// #44
  45c940:	bl	401d20 <putchar@plt>
  45c944:	ldr	x0, [sp, #2416]
  45c948:	add	x0, x0, #0x1
  45c94c:	str	x0, [sp, #2416]
  45c950:	ldr	x1, [sp, #2416]
  45c954:	ldr	x0, [sp, #2256]
  45c958:	cmp	x1, x0
  45c95c:	b.cc	45c7fc <ferror@plt+0x5aa7c>  // b.lo, b.ul, b.last
  45c960:	mov	w0, #0xa                   	// #10
  45c964:	bl	401d20 <putchar@plt>
  45c968:	nop
  45c96c:	b	45bac4 <ferror@plt+0x59d44>
  45c970:	nop
  45c974:	mov	w0, #0xa                   	// #10
  45c978:	bl	401d20 <putchar@plt>
  45c97c:	ldr	x1, [sp, #2552]
  45c980:	ldr	x0, [sp, #2384]
  45c984:	cmp	x1, x0
  45c988:	b.cc	45b31c <ferror@plt+0x5959c>  // b.lo, b.ul, b.last
  45c98c:	mov	w0, #0x1                   	// #1
  45c990:	ldr	x19, [sp, #80]
  45c994:	ldp	x29, x30, [sp, #64]
  45c998:	add	sp, sp, #0xa00
  45c99c:	ret
  45c9a0:	stp	x29, x30, [sp, #-96]!
  45c9a4:	mov	x29, sp
  45c9a8:	stp	x19, x20, [sp, #16]
  45c9ac:	str	x0, [sp, #40]
  45c9b0:	str	x1, [sp, #32]
  45c9b4:	ldr	x0, [sp, #40]
  45c9b8:	ldr	x0, [x0, #32]
  45c9bc:	str	x0, [sp, #80]
  45c9c0:	ldr	x0, [sp, #40]
  45c9c4:	ldr	x0, [x0, #48]
  45c9c8:	ldr	x1, [sp, #80]
  45c9cc:	add	x0, x1, x0
  45c9d0:	str	x0, [sp, #64]
  45c9d4:	mov	w1, #0x0                   	// #0
  45c9d8:	ldr	x0, [sp, #40]
  45c9dc:	bl	4525b8 <ferror@plt+0x50838>
  45c9e0:	bl	44ad94 <ferror@plt+0x49014>
  45c9e4:	ldr	x0, [sp, #80]
  45c9e8:	str	x0, [sp, #56]
  45c9ec:	ldr	x1, [sp, #64]
  45c9f0:	ldr	x0, [sp, #80]
  45c9f4:	bl	44afc8 <ferror@plt+0x49248>
  45c9f8:	str	x0, [sp, #80]
  45c9fc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45ca00:	add	x0, x0, #0xe18
  45ca04:	ldr	x0, [x0]
  45ca08:	cmp	x0, #0x0
  45ca0c:	b.eq	45cb50 <ferror@plt+0x5add0>  // b.none
  45ca10:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45ca14:	add	x0, x0, #0xd90
  45ca18:	bl	401d40 <gettext@plt>
  45ca1c:	mov	x2, x0
  45ca20:	ldr	x0, [sp, #40]
  45ca24:	ldr	x0, [x0, #32]
  45ca28:	ldr	x1, [sp, #56]
  45ca2c:	sub	x0, x1, x0
  45ca30:	mov	x1, x0
  45ca34:	mov	x0, x2
  45ca38:	bl	401cf0 <printf@plt>
  45ca3c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45ca40:	add	x0, x0, #0xe18
  45ca44:	ldr	x0, [x0]
  45ca48:	str	x0, [sp, #88]
  45ca4c:	b	45cb40 <ferror@plt+0x5adc0>
  45ca50:	ldr	x0, [sp, #88]
  45ca54:	ldr	x19, [x0]
  45ca58:	ldr	x0, [sp, #88]
  45ca5c:	ldr	x0, [x0, #8]
  45ca60:	bl	44b2e8 <ferror@plt+0x49568>
  45ca64:	mov	x20, x0
  45ca68:	ldr	x0, [sp, #88]
  45ca6c:	ldr	w0, [x0, #16]
  45ca70:	cmp	w0, #0x0
  45ca74:	b.eq	45ca88 <ferror@plt+0x5ad08>  // b.none
  45ca78:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45ca7c:	add	x0, x0, #0xda8
  45ca80:	bl	401d40 <gettext@plt>
  45ca84:	b	45ca94 <ferror@plt+0x5ad14>
  45ca88:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45ca8c:	add	x0, x0, #0xdb8
  45ca90:	bl	401d40 <gettext@plt>
  45ca94:	mov	x3, x0
  45ca98:	mov	x2, x20
  45ca9c:	mov	x1, x19
  45caa0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45caa4:	add	x0, x0, #0xdc8
  45caa8:	bl	401cf0 <printf@plt>
  45caac:	ldr	x0, [sp, #88]
  45cab0:	ldr	x0, [x0, #24]
  45cab4:	str	x0, [sp, #72]
  45cab8:	b	45cb28 <ferror@plt+0x5ada8>
  45cabc:	ldr	x0, [sp, #72]
  45cac0:	ldr	x0, [x0]
  45cac4:	bl	44e054 <ferror@plt+0x4c2d4>
  45cac8:	mov	x19, x0
  45cacc:	ldr	x0, [sp, #72]
  45cad0:	ldr	x0, [x0, #8]
  45cad4:	bl	44b390 <ferror@plt+0x49610>
  45cad8:	mov	x2, x0
  45cadc:	mov	x1, x19
  45cae0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45cae4:	add	x0, x0, #0xde0
  45cae8:	bl	401cf0 <printf@plt>
  45caec:	ldr	x0, [sp, #72]
  45caf0:	ldr	x0, [x0, #8]
  45caf4:	cmp	x0, #0x21
  45caf8:	b.ne	45cb14 <ferror@plt+0x5ad94>  // b.any
  45cafc:	ldr	x0, [sp, #72]
  45cb00:	ldr	x0, [x0, #16]
  45cb04:	mov	x1, x0
  45cb08:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45cb0c:	add	x0, x0, #0xdf0
  45cb10:	bl	401cf0 <printf@plt>
  45cb14:	mov	w0, #0xa                   	// #10
  45cb18:	bl	401d20 <putchar@plt>
  45cb1c:	ldr	x0, [sp, #72]
  45cb20:	ldr	x0, [x0, #24]
  45cb24:	str	x0, [sp, #72]
  45cb28:	ldr	x0, [sp, #72]
  45cb2c:	cmp	x0, #0x0
  45cb30:	b.ne	45cabc <ferror@plt+0x5ad3c>  // b.any
  45cb34:	ldr	x0, [sp, #88]
  45cb38:	ldr	x0, [x0, #40]
  45cb3c:	str	x0, [sp, #88]
  45cb40:	ldr	x0, [sp, #88]
  45cb44:	cmp	x0, #0x0
  45cb48:	b.ne	45ca50 <ferror@plt+0x5acd0>  // b.any
  45cb4c:	b	45cb54 <ferror@plt+0x5add4>
  45cb50:	nop
  45cb54:	ldr	x0, [sp, #80]
  45cb58:	cmp	x0, #0x0
  45cb5c:	b.ne	45c9e0 <ferror@plt+0x5ac60>  // b.any
  45cb60:	mov	w0, #0xa                   	// #10
  45cb64:	bl	401d20 <putchar@plt>
  45cb68:	mov	w0, #0x1                   	// #1
  45cb6c:	ldp	x19, x20, [sp, #16]
  45cb70:	ldp	x29, x30, [sp], #96
  45cb74:	ret
  45cb78:	sub	sp, sp, #0x20
  45cb7c:	str	x0, [sp, #8]
  45cb80:	str	w1, [sp, #4]
  45cb84:	ldr	w0, [sp, #4]
  45cb88:	lsl	w0, w0, #3
  45cb8c:	sub	w0, w0, #0x1
  45cb90:	mov	x1, #0xfffffffffffffffe    	// #-2
  45cb94:	lsl	x0, x1, x0
  45cb98:	mvn	x0, x0
  45cb9c:	str	x0, [sp, #24]
  45cba0:	ldr	x1, [sp, #8]
  45cba4:	ldr	x0, [sp, #24]
  45cba8:	and	x0, x1, x0
  45cbac:	ldr	x1, [sp, #24]
  45cbb0:	cmp	x1, x0
  45cbb4:	cset	w0, eq  // eq = none
  45cbb8:	and	w0, w0, #0xff
  45cbbc:	add	sp, sp, #0x20
  45cbc0:	ret
  45cbc4:	stp	x29, x30, [sp, #-128]!
  45cbc8:	mov	x29, sp
  45cbcc:	str	x0, [sp, #40]
  45cbd0:	str	x1, [sp, #32]
  45cbd4:	str	w2, [sp, #28]
  45cbd8:	str	x3, [sp, #16]
  45cbdc:	ldr	x0, [sp, #32]
  45cbe0:	ldr	x0, [x0]
  45cbe4:	str	x0, [sp, #120]
  45cbe8:	ldr	x0, [sp, #40]
  45cbec:	ldr	x1, [x0, #32]
  45cbf0:	ldr	x0, [sp, #40]
  45cbf4:	ldr	x0, [x0, #48]
  45cbf8:	add	x0, x1, x0
  45cbfc:	str	x0, [sp, #112]
  45cc00:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45cc04:	add	x0, x0, #0x9b0
  45cc08:	ldr	x2, [x0]
  45cc0c:	ldr	w1, [sp, #28]
  45cc10:	mov	x0, x1
  45cc14:	lsl	x0, x0, #1
  45cc18:	add	x0, x0, x1
  45cc1c:	lsl	x0, x0, #2
  45cc20:	add	x0, x0, x1
  45cc24:	lsl	x0, x0, #3
  45cc28:	add	x0, x2, x0
  45cc2c:	ldr	w0, [x0]
  45cc30:	str	w0, [sp, #108]
  45cc34:	ldr	x1, [sp, #16]
  45cc38:	ldr	x0, [sp, #112]
  45cc3c:	cmp	x1, x0
  45cc40:	b.cs	45cc4c <ferror@plt+0x5aecc>  // b.hs, b.nlast
  45cc44:	ldr	x0, [sp, #16]
  45cc48:	str	x0, [sp, #112]
  45cc4c:	mov	w0, #0xa                   	// #10
  45cc50:	bl	401d20 <putchar@plt>
  45cc54:	b	45cd84 <ferror@plt+0x5b004>
  45cc58:	ldr	x0, [sp, #40]
  45cc5c:	ldr	x0, [x0, #32]
  45cc60:	ldr	x1, [sp, #120]
  45cc64:	sub	x0, x1, x0
  45cc68:	str	x0, [sp, #96]
  45cc6c:	add	x1, sp, #0x38
  45cc70:	add	x0, sp, #0x3c
  45cc74:	mov	x4, x1
  45cc78:	mov	x3, x0
  45cc7c:	mov	w2, #0x0                   	// #0
  45cc80:	ldr	x1, [sp, #112]
  45cc84:	ldr	x0, [sp, #120]
  45cc88:	bl	449b20 <ferror@plt+0x47da0>
  45cc8c:	str	x0, [sp, #88]
  45cc90:	ldr	w0, [sp, #60]
  45cc94:	mov	w0, w0
  45cc98:	ldr	x1, [sp, #120]
  45cc9c:	add	x0, x1, x0
  45cca0:	str	x0, [sp, #120]
  45cca4:	ldr	x0, [sp, #88]
  45cca8:	str	x0, [sp, #80]
  45ccac:	ldr	x1, [sp, #80]
  45ccb0:	ldr	x0, [sp, #88]
  45ccb4:	cmp	x1, x0
  45ccb8:	b.eq	45ccc8 <ferror@plt+0x5af48>  // b.none
  45ccbc:	ldr	w0, [sp, #56]
  45ccc0:	orr	w0, w0, #0x2
  45ccc4:	str	w0, [sp, #56]
  45ccc8:	ldr	w0, [sp, #56]
  45cccc:	bl	449630 <ferror@plt+0x478b0>
  45ccd0:	ldr	x1, [sp, #120]
  45ccd4:	ldr	x0, [sp, #112]
  45ccd8:	cmp	x1, x0
  45ccdc:	b.eq	45cd98 <ferror@plt+0x5b018>  // b.none
  45cce0:	add	x1, sp, #0x30
  45cce4:	add	x0, sp, #0x34
  45cce8:	mov	x4, x1
  45ccec:	mov	x3, x0
  45ccf0:	mov	w2, #0x0                   	// #0
  45ccf4:	ldr	x1, [sp, #112]
  45ccf8:	ldr	x0, [sp, #120]
  45ccfc:	bl	449b20 <ferror@plt+0x47da0>
  45cd00:	str	x0, [sp, #72]
  45cd04:	ldr	w0, [sp, #52]
  45cd08:	mov	w0, w0
  45cd0c:	ldr	x1, [sp, #120]
  45cd10:	add	x0, x1, x0
  45cd14:	str	x0, [sp, #120]
  45cd18:	ldr	x0, [sp, #72]
  45cd1c:	str	x0, [sp, #64]
  45cd20:	ldr	x1, [sp, #64]
  45cd24:	ldr	x0, [sp, #72]
  45cd28:	cmp	x1, x0
  45cd2c:	b.eq	45cd3c <ferror@plt+0x5afbc>  // b.none
  45cd30:	ldr	w0, [sp, #48]
  45cd34:	orr	w0, w0, #0x2
  45cd38:	str	w0, [sp, #48]
  45cd3c:	ldr	w0, [sp, #48]
  45cd40:	bl	449630 <ferror@plt+0x478b0>
  45cd44:	ldr	x1, [sp, #96]
  45cd48:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45cd4c:	add	x0, x0, #0xdf8
  45cd50:	bl	401cf0 <printf@plt>
  45cd54:	mov	w2, #0x1                   	// #1
  45cd58:	ldr	w1, [sp, #108]
  45cd5c:	ldr	x0, [sp, #80]
  45cd60:	bl	4499e8 <ferror@plt+0x47c68>
  45cd64:	mov	w2, #0x1                   	// #1
  45cd68:	ldr	w1, [sp, #108]
  45cd6c:	ldr	x0, [sp, #64]
  45cd70:	bl	4499e8 <ferror@plt+0x47c68>
  45cd74:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45cd78:	add	x0, x0, #0xe08
  45cd7c:	bl	401d40 <gettext@plt>
  45cd80:	bl	401cf0 <printf@plt>
  45cd84:	ldr	x1, [sp, #120]
  45cd88:	ldr	x0, [sp, #112]
  45cd8c:	cmp	x1, x0
  45cd90:	b.cc	45cc58 <ferror@plt+0x5aed8>  // b.lo, b.ul, b.last
  45cd94:	b	45cd9c <ferror@plt+0x5b01c>
  45cd98:	nop
  45cd9c:	mov	w0, #0xa                   	// #10
  45cda0:	bl	401d20 <putchar@plt>
  45cda4:	ldr	x0, [sp, #32]
  45cda8:	ldr	x1, [sp, #120]
  45cdac:	str	x1, [x0]
  45cdb0:	nop
  45cdb4:	ldp	x29, x30, [sp], #128
  45cdb8:	ret
  45cdbc:	stp	x29, x30, [sp, #-224]!
  45cdc0:	mov	x29, sp
  45cdc4:	str	x0, [sp, #56]
  45cdc8:	str	x1, [sp, #48]
  45cdcc:	str	w2, [sp, #44]
  45cdd0:	str	x3, [sp, #32]
  45cdd4:	str	x4, [sp, #24]
  45cdd8:	str	x5, [sp, #16]
  45cddc:	str	w6, [sp, #40]
  45cde0:	ldr	x0, [sp, #48]
  45cde4:	ldr	x0, [x0]
  45cde8:	str	x0, [sp, #216]
  45cdec:	ldr	x0, [sp, #16]
  45cdf0:	ldr	x0, [x0]
  45cdf4:	str	x0, [sp, #208]
  45cdf8:	ldr	x0, [sp, #56]
  45cdfc:	ldr	x1, [x0, #32]
  45ce00:	ldr	x0, [sp, #56]
  45ce04:	ldr	x0, [x0, #48]
  45ce08:	add	x0, x1, x0
  45ce0c:	str	x0, [sp, #144]
  45ce10:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45ce14:	add	x0, x0, #0x9a4
  45ce18:	ldr	w0, [x0]
  45ce1c:	ldr	w1, [sp, #44]
  45ce20:	cmp	w1, w0
  45ce24:	b.cc	45ce40 <ferror@plt+0x5b0c0>  // b.lo, b.ul, b.last
  45ce28:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45ce2c:	add	x0, x0, #0xe20
  45ce30:	bl	401d40 <gettext@plt>
  45ce34:	ldr	w1, [sp, #44]
  45ce38:	bl	46efd4 <warn@@Base>
  45ce3c:	b	45d5e8 <ferror@plt+0x5b868>
  45ce40:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45ce44:	add	x0, x0, #0x9b0
  45ce48:	ldr	x2, [x0]
  45ce4c:	ldr	w1, [sp, #44]
  45ce50:	mov	x0, x1
  45ce54:	lsl	x0, x0, #1
  45ce58:	add	x0, x0, x1
  45ce5c:	lsl	x0, x0, #2
  45ce60:	add	x0, x0, x1
  45ce64:	lsl	x0, x0, #3
  45ce68:	add	x0, x2, x0
  45ce6c:	ldr	x0, [x0, #16]
  45ce70:	str	x0, [sp, #136]
  45ce74:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45ce78:	add	x0, x0, #0x9b0
  45ce7c:	ldr	x2, [x0]
  45ce80:	ldr	w1, [sp, #44]
  45ce84:	mov	x0, x1
  45ce88:	lsl	x0, x0, #1
  45ce8c:	add	x0, x0, x1
  45ce90:	lsl	x0, x0, #2
  45ce94:	add	x0, x0, x1
  45ce98:	lsl	x0, x0, #3
  45ce9c:	add	x0, x2, x0
  45cea0:	ldr	w0, [x0]
  45cea4:	str	w0, [sp, #132]
  45cea8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45ceac:	add	x0, x0, #0x9b0
  45ceb0:	ldr	x2, [x0]
  45ceb4:	ldr	w1, [sp, #44]
  45ceb8:	mov	x0, x1
  45cebc:	lsl	x0, x0, #1
  45cec0:	add	x0, x0, x1
  45cec4:	lsl	x0, x0, #2
  45cec8:	add	x0, x0, x1
  45cecc:	lsl	x0, x0, #3
  45ced0:	add	x0, x2, x0
  45ced4:	ldr	w0, [x0, #4]
  45ced8:	str	w0, [sp, #128]
  45cedc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45cee0:	add	x0, x0, #0x9b0
  45cee4:	ldr	x2, [x0]
  45cee8:	ldr	w1, [sp, #44]
  45ceec:	mov	x0, x1
  45cef0:	lsl	x0, x0, #1
  45cef4:	add	x0, x0, x1
  45cef8:	lsl	x0, x0, #2
  45cefc:	add	x0, x0, x1
  45cf00:	lsl	x0, x0, #3
  45cf04:	add	x0, x2, x0
  45cf08:	ldr	w0, [x0, #8]
  45cf0c:	str	w0, [sp, #124]
  45cf10:	ldr	w0, [sp, #132]
  45cf14:	cmp	w0, #0x1
  45cf18:	b.ls	45cf28 <ferror@plt+0x5b1a8>  // b.plast
  45cf1c:	ldr	w0, [sp, #132]
  45cf20:	cmp	w0, #0x8
  45cf24:	b.ls	45cf44 <ferror@plt+0x5b1c4>  // b.plast
  45cf28:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45cf2c:	add	x0, x0, #0xe60
  45cf30:	bl	401d40 <gettext@plt>
  45cf34:	ldr	w2, [sp, #44]
  45cf38:	ldr	w1, [sp, #132]
  45cf3c:	bl	46efd4 <warn@@Base>
  45cf40:	b	45d5e8 <ferror@plt+0x5b868>
  45cf44:	ldr	x0, [sp, #48]
  45cf48:	ldr	x0, [x0]
  45cf4c:	ldr	x1, [sp, #216]
  45cf50:	sub	x0, x1, x0
  45cf54:	mov	x1, x0
  45cf58:	ldr	x0, [sp, #32]
  45cf5c:	add	x0, x0, x1
  45cf60:	str	x0, [sp, #112]
  45cf64:	mov	x0, #0xffffffffffffffff    	// #-1
  45cf68:	str	x0, [sp, #176]
  45cf6c:	mov	x0, #0xffffffffffffffff    	// #-1
  45cf70:	str	x0, [sp, #168]
  45cf74:	ldr	w0, [sp, #132]
  45cf78:	lsl	w0, w0, #1
  45cf7c:	mov	w0, w0
  45cf80:	ldr	x1, [sp, #216]
  45cf84:	add	x0, x1, x0
  45cf88:	ldr	x1, [sp, #144]
  45cf8c:	cmp	x1, x0
  45cf90:	b.cs	45cfac <ferror@plt+0x5b22c>  // b.hs, b.nlast
  45cf94:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45cf98:	add	x0, x0, #0xe98
  45cf9c:	bl	401d40 <gettext@plt>
  45cfa0:	ldr	x1, [sp, #32]
  45cfa4:	bl	46efd4 <warn@@Base>
  45cfa8:	b	45d5d0 <ferror@plt+0x5b850>
  45cfac:	ldr	x1, [sp, #112]
  45cfb0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45cfb4:	add	x0, x0, #0xdf8
  45cfb8:	bl	401cf0 <printf@plt>
  45cfbc:	ldr	w0, [sp, #132]
  45cfc0:	str	w0, [sp, #164]
  45cfc4:	ldr	w0, [sp, #164]
  45cfc8:	cmp	w0, #0x8
  45cfcc:	b.ls	45d000 <ferror@plt+0x5b280>  // b.plast
  45cfd0:	ldr	w0, [sp, #164]
  45cfd4:	mov	x2, x0
  45cfd8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45cfdc:	add	x1, x0, #0xc78
  45cfe0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45cfe4:	add	x0, x0, #0xcc8
  45cfe8:	bl	401920 <ngettext@plt>
  45cfec:	mov	w2, #0x8                   	// #8
  45cff0:	ldr	w1, [sp, #164]
  45cff4:	bl	46eed4 <error@@Base>
  45cff8:	mov	w0, #0x8                   	// #8
  45cffc:	str	w0, [sp, #164]
  45d000:	ldr	w0, [sp, #164]
  45d004:	ldr	x1, [sp, #216]
  45d008:	add	x0, x1, x0
  45d00c:	ldr	x1, [sp, #144]
  45d010:	cmp	x1, x0
  45d014:	b.hi	45d040 <ferror@plt+0x5b2c0>  // b.pmore
  45d018:	ldr	x1, [sp, #216]
  45d01c:	ldr	x0, [sp, #144]
  45d020:	cmp	x1, x0
  45d024:	b.cs	45d03c <ferror@plt+0x5b2bc>  // b.hs, b.nlast
  45d028:	ldr	x1, [sp, #144]
  45d02c:	ldr	x0, [sp, #216]
  45d030:	sub	x0, x1, x0
  45d034:	str	w0, [sp, #164]
  45d038:	b	45d040 <ferror@plt+0x5b2c0>
  45d03c:	str	wzr, [sp, #164]
  45d040:	ldr	w0, [sp, #164]
  45d044:	cmp	w0, #0x0
  45d048:	b.eq	45d058 <ferror@plt+0x5b2d8>  // b.none
  45d04c:	ldr	w0, [sp, #164]
  45d050:	cmp	w0, #0x8
  45d054:	b.ls	45d060 <ferror@plt+0x5b2e0>  // b.plast
  45d058:	str	xzr, [sp, #200]
  45d05c:	b	45d080 <ferror@plt+0x5b300>
  45d060:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45d064:	add	x0, x0, #0x580
  45d068:	ldr	x2, [x0]
  45d06c:	ldr	w0, [sp, #164]
  45d070:	mov	w1, w0
  45d074:	ldr	x0, [sp, #216]
  45d078:	blr	x2
  45d07c:	str	x0, [sp, #200]
  45d080:	ldr	w0, [sp, #132]
  45d084:	ldr	x1, [sp, #216]
  45d088:	add	x0, x1, x0
  45d08c:	str	x0, [sp, #216]
  45d090:	ldr	w0, [sp, #132]
  45d094:	str	w0, [sp, #160]
  45d098:	ldr	w0, [sp, #160]
  45d09c:	cmp	w0, #0x8
  45d0a0:	b.ls	45d0d4 <ferror@plt+0x5b354>  // b.plast
  45d0a4:	ldr	w0, [sp, #160]
  45d0a8:	mov	x2, x0
  45d0ac:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45d0b0:	add	x1, x0, #0xc78
  45d0b4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45d0b8:	add	x0, x0, #0xcc8
  45d0bc:	bl	401920 <ngettext@plt>
  45d0c0:	mov	w2, #0x8                   	// #8
  45d0c4:	ldr	w1, [sp, #160]
  45d0c8:	bl	46eed4 <error@@Base>
  45d0cc:	mov	w0, #0x8                   	// #8
  45d0d0:	str	w0, [sp, #160]
  45d0d4:	ldr	w0, [sp, #160]
  45d0d8:	ldr	x1, [sp, #216]
  45d0dc:	add	x0, x1, x0
  45d0e0:	ldr	x1, [sp, #144]
  45d0e4:	cmp	x1, x0
  45d0e8:	b.hi	45d114 <ferror@plt+0x5b394>  // b.pmore
  45d0ec:	ldr	x1, [sp, #216]
  45d0f0:	ldr	x0, [sp, #144]
  45d0f4:	cmp	x1, x0
  45d0f8:	b.cs	45d110 <ferror@plt+0x5b390>  // b.hs, b.nlast
  45d0fc:	ldr	x1, [sp, #144]
  45d100:	ldr	x0, [sp, #216]
  45d104:	sub	x0, x1, x0
  45d108:	str	w0, [sp, #160]
  45d10c:	b	45d114 <ferror@plt+0x5b394>
  45d110:	str	wzr, [sp, #160]
  45d114:	ldr	w0, [sp, #160]
  45d118:	cmp	w0, #0x0
  45d11c:	b.eq	45d12c <ferror@plt+0x5b3ac>  // b.none
  45d120:	ldr	w0, [sp, #160]
  45d124:	cmp	w0, #0x8
  45d128:	b.ls	45d134 <ferror@plt+0x5b3b4>  // b.plast
  45d12c:	str	xzr, [sp, #192]
  45d130:	b	45d154 <ferror@plt+0x5b3d4>
  45d134:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45d138:	add	x0, x0, #0x580
  45d13c:	ldr	x2, [x0]
  45d140:	ldr	w0, [sp, #160]
  45d144:	mov	w1, w0
  45d148:	ldr	x0, [sp, #216]
  45d14c:	blr	x2
  45d150:	str	x0, [sp, #192]
  45d154:	ldr	w0, [sp, #132]
  45d158:	ldr	x1, [sp, #216]
  45d15c:	add	x0, x1, x0
  45d160:	str	x0, [sp, #216]
  45d164:	ldr	x0, [sp, #200]
  45d168:	cmp	x0, #0x0
  45d16c:	b.ne	45d1c4 <ferror@plt+0x5b444>  // b.any
  45d170:	ldr	x0, [sp, #192]
  45d174:	cmp	x0, #0x0
  45d178:	b.ne	45d1c4 <ferror@plt+0x5b444>  // b.any
  45d17c:	ldr	x1, [sp, #112]
  45d180:	ldr	x0, [sp, #56]
  45d184:	bl	434204 <ferror@plt+0x32484>
  45d188:	cmp	w0, #0x0
  45d18c:	b.ne	45d1c4 <ferror@plt+0x5b444>  // b.any
  45d190:	ldr	w1, [sp, #132]
  45d194:	ldr	x0, [sp, #112]
  45d198:	add	x0, x1, x0
  45d19c:	mov	x1, x0
  45d1a0:	ldr	x0, [sp, #56]
  45d1a4:	bl	434204 <ferror@plt+0x32484>
  45d1a8:	cmp	w0, #0x0
  45d1ac:	b.ne	45d1c4 <ferror@plt+0x5b444>  // b.any
  45d1b0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45d1b4:	add	x0, x0, #0xed8
  45d1b8:	bl	401d40 <gettext@plt>
  45d1bc:	bl	401cf0 <printf@plt>
  45d1c0:	b	45d5d0 <ferror@plt+0x5b850>
  45d1c4:	ldr	w1, [sp, #132]
  45d1c8:	ldr	x0, [sp, #200]
  45d1cc:	bl	45cb78 <ferror@plt+0x5adf8>
  45d1d0:	cmp	w0, #0x0
  45d1d4:	b.eq	45d220 <ferror@plt+0x5b4a0>  // b.none
  45d1d8:	ldr	w1, [sp, #132]
  45d1dc:	ldr	x0, [sp, #192]
  45d1e0:	bl	45cb78 <ferror@plt+0x5adf8>
  45d1e4:	cmp	w0, #0x0
  45d1e8:	b.ne	45d220 <ferror@plt+0x5b4a0>  // b.any
  45d1ec:	ldr	x0, [sp, #192]
  45d1f0:	str	x0, [sp, #24]
  45d1f4:	ldr	w1, [sp, #132]
  45d1f8:	ldr	x0, [sp, #200]
  45d1fc:	bl	4499ac <ferror@plt+0x47c2c>
  45d200:	ldr	w1, [sp, #132]
  45d204:	ldr	x0, [sp, #192]
  45d208:	bl	4499ac <ferror@plt+0x47c2c>
  45d20c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45d210:	add	x0, x0, #0xee8
  45d214:	bl	401d40 <gettext@plt>
  45d218:	bl	401cf0 <printf@plt>
  45d21c:	b	45d5cc <ferror@plt+0x5b84c>
  45d220:	ldr	x0, [sp, #208]
  45d224:	cmp	x0, #0x0
  45d228:	b.eq	45d35c <ferror@plt+0x5b5dc>  // b.none
  45d22c:	ldr	x0, [sp, #48]
  45d230:	ldr	x0, [x0]
  45d234:	ldr	x1, [sp, #208]
  45d238:	sub	x0, x1, x0
  45d23c:	mov	x1, x0
  45d240:	ldr	x0, [sp, #32]
  45d244:	add	x0, x0, x1
  45d248:	str	x0, [sp, #112]
  45d24c:	add	x1, sp, #0x54
  45d250:	add	x0, sp, #0x58
  45d254:	mov	x4, x1
  45d258:	mov	x3, x0
  45d25c:	mov	w2, #0x0                   	// #0
  45d260:	ldr	x1, [sp, #144]
  45d264:	ldr	x0, [sp, #208]
  45d268:	bl	449b20 <ferror@plt+0x47da0>
  45d26c:	str	x0, [sp, #104]
  45d270:	ldr	w0, [sp, #88]
  45d274:	mov	w0, w0
  45d278:	ldr	x1, [sp, #208]
  45d27c:	add	x0, x1, x0
  45d280:	str	x0, [sp, #208]
  45d284:	ldr	x0, [sp, #104]
  45d288:	str	x0, [sp, #176]
  45d28c:	ldr	x1, [sp, #176]
  45d290:	ldr	x0, [sp, #104]
  45d294:	cmp	x1, x0
  45d298:	b.eq	45d2a8 <ferror@plt+0x5b528>  // b.none
  45d29c:	ldr	w0, [sp, #84]
  45d2a0:	orr	w0, w0, #0x2
  45d2a4:	str	w0, [sp, #84]
  45d2a8:	ldr	w0, [sp, #84]
  45d2ac:	bl	449630 <ferror@plt+0x478b0>
  45d2b0:	mov	w2, #0x1                   	// #1
  45d2b4:	ldr	w1, [sp, #132]
  45d2b8:	ldr	x0, [sp, #176]
  45d2bc:	bl	4499e8 <ferror@plt+0x47c68>
  45d2c0:	add	x1, sp, #0x4c
  45d2c4:	add	x0, sp, #0x50
  45d2c8:	mov	x4, x1
  45d2cc:	mov	x3, x0
  45d2d0:	mov	w2, #0x0                   	// #0
  45d2d4:	ldr	x1, [sp, #144]
  45d2d8:	ldr	x0, [sp, #208]
  45d2dc:	bl	449b20 <ferror@plt+0x47da0>
  45d2e0:	str	x0, [sp, #96]
  45d2e4:	ldr	w0, [sp, #80]
  45d2e8:	mov	w0, w0
  45d2ec:	ldr	x1, [sp, #208]
  45d2f0:	add	x0, x1, x0
  45d2f4:	str	x0, [sp, #208]
  45d2f8:	ldr	x0, [sp, #96]
  45d2fc:	str	x0, [sp, #168]
  45d300:	ldr	x1, [sp, #168]
  45d304:	ldr	x0, [sp, #96]
  45d308:	cmp	x1, x0
  45d30c:	b.eq	45d31c <ferror@plt+0x5b59c>  // b.none
  45d310:	ldr	w0, [sp, #76]
  45d314:	orr	w0, w0, #0x2
  45d318:	str	w0, [sp, #76]
  45d31c:	ldr	w0, [sp, #76]
  45d320:	bl	449630 <ferror@plt+0x478b0>
  45d324:	mov	w2, #0x1                   	// #1
  45d328:	ldr	w1, [sp, #132]
  45d32c:	ldr	x0, [sp, #168]
  45d330:	bl	4499e8 <ferror@plt+0x47c68>
  45d334:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45d338:	add	x0, x0, #0xef8
  45d33c:	bl	401d40 <gettext@plt>
  45d340:	mov	x4, x0
  45d344:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45d348:	add	x3, x0, #0xbc0
  45d34c:	mov	w2, #0x8                   	// #8
  45d350:	ldr	x1, [sp, #112]
  45d354:	mov	x0, x4
  45d358:	bl	401cf0 <printf@plt>
  45d35c:	ldr	x0, [sp, #216]
  45d360:	add	x0, x0, #0x2
  45d364:	ldr	x1, [sp, #144]
  45d368:	cmp	x1, x0
  45d36c:	b.cs	45d388 <ferror@plt+0x5b608>  // b.hs, b.nlast
  45d370:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45d374:	add	x0, x0, #0xe98
  45d378:	bl	401d40 <gettext@plt>
  45d37c:	ldr	x1, [sp, #32]
  45d380:	bl	46efd4 <warn@@Base>
  45d384:	b	45d5d0 <ferror@plt+0x5b850>
  45d388:	mov	w0, #0x2                   	// #2
  45d38c:	str	w0, [sp, #156]
  45d390:	ldr	w0, [sp, #156]
  45d394:	cmp	w0, #0x2
  45d398:	b.ls	45d3cc <ferror@plt+0x5b64c>  // b.plast
  45d39c:	ldr	w0, [sp, #156]
  45d3a0:	mov	x2, x0
  45d3a4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45d3a8:	add	x1, x0, #0xc78
  45d3ac:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45d3b0:	add	x0, x0, #0xcc8
  45d3b4:	bl	401920 <ngettext@plt>
  45d3b8:	mov	w2, #0x2                   	// #2
  45d3bc:	ldr	w1, [sp, #156]
  45d3c0:	bl	46eed4 <error@@Base>
  45d3c4:	mov	w0, #0x2                   	// #2
  45d3c8:	str	w0, [sp, #156]
  45d3cc:	ldr	w0, [sp, #156]
  45d3d0:	ldr	x1, [sp, #216]
  45d3d4:	add	x0, x1, x0
  45d3d8:	ldr	x1, [sp, #144]
  45d3dc:	cmp	x1, x0
  45d3e0:	b.hi	45d40c <ferror@plt+0x5b68c>  // b.pmore
  45d3e4:	ldr	x1, [sp, #216]
  45d3e8:	ldr	x0, [sp, #144]
  45d3ec:	cmp	x1, x0
  45d3f0:	b.cs	45d408 <ferror@plt+0x5b688>  // b.hs, b.nlast
  45d3f4:	ldr	x1, [sp, #144]
  45d3f8:	ldr	x0, [sp, #216]
  45d3fc:	sub	x0, x1, x0
  45d400:	str	w0, [sp, #156]
  45d404:	b	45d40c <ferror@plt+0x5b68c>
  45d408:	str	wzr, [sp, #156]
  45d40c:	ldr	w0, [sp, #156]
  45d410:	cmp	w0, #0x0
  45d414:	b.eq	45d424 <ferror@plt+0x5b6a4>  // b.none
  45d418:	ldr	w0, [sp, #156]
  45d41c:	cmp	w0, #0x8
  45d420:	b.ls	45d42c <ferror@plt+0x5b6ac>  // b.plast
  45d424:	strh	wzr, [sp, #190]
  45d428:	b	45d44c <ferror@plt+0x5b6cc>
  45d42c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45d430:	add	x0, x0, #0x580
  45d434:	ldr	x2, [x0]
  45d438:	ldr	w0, [sp, #156]
  45d43c:	mov	w1, w0
  45d440:	ldr	x0, [sp, #216]
  45d444:	blr	x2
  45d448:	strh	w0, [sp, #190]
  45d44c:	ldr	x0, [sp, #216]
  45d450:	add	x0, x0, #0x2
  45d454:	str	x0, [sp, #216]
  45d458:	ldrh	w0, [sp, #190]
  45d45c:	ldr	x1, [sp, #216]
  45d460:	add	x0, x1, x0
  45d464:	ldr	x1, [sp, #144]
  45d468:	cmp	x1, x0
  45d46c:	b.cs	45d488 <ferror@plt+0x5b708>  // b.hs, b.nlast
  45d470:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45d474:	add	x0, x0, #0xe98
  45d478:	bl	401d40 <gettext@plt>
  45d47c:	ldr	x1, [sp, #32]
  45d480:	bl	46efd4 <warn@@Base>
  45d484:	b	45d5d0 <ferror@plt+0x5b850>
  45d488:	ldr	x1, [sp, #200]
  45d48c:	ldr	x0, [sp, #24]
  45d490:	add	x0, x1, x0
  45d494:	ldr	w1, [sp, #132]
  45d498:	bl	4499ac <ferror@plt+0x47c2c>
  45d49c:	ldr	x1, [sp, #192]
  45d4a0:	ldr	x0, [sp, #24]
  45d4a4:	add	x0, x1, x0
  45d4a8:	ldr	w1, [sp, #132]
  45d4ac:	bl	4499ac <ferror@plt+0x47c2c>
  45d4b0:	mov	w0, #0x28                  	// #40
  45d4b4:	bl	401d20 <putchar@plt>
  45d4b8:	ldrh	w0, [sp, #190]
  45d4bc:	ldr	x6, [sp, #56]
  45d4c0:	ldr	x5, [sp, #136]
  45d4c4:	mov	x4, x0
  45d4c8:	ldr	w3, [sp, #124]
  45d4cc:	ldr	w2, [sp, #128]
  45d4d0:	ldr	w1, [sp, #132]
  45d4d4:	ldr	x0, [sp, #216]
  45d4d8:	bl	44b550 <ferror@plt+0x497d0>
  45d4dc:	str	w0, [sp, #92]
  45d4e0:	mov	w0, #0x29                  	// #41
  45d4e4:	bl	401d20 <putchar@plt>
  45d4e8:	ldr	w0, [sp, #92]
  45d4ec:	cmp	w0, #0x0
  45d4f0:	b.eq	45d510 <ferror@plt+0x5b790>  // b.none
  45d4f4:	ldr	w0, [sp, #40]
  45d4f8:	cmp	w0, #0x0
  45d4fc:	b.ne	45d510 <ferror@plt+0x5b790>  // b.any
  45d500:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45d504:	add	x0, x0, #0xd70
  45d508:	bl	401d40 <gettext@plt>
  45d50c:	bl	401cf0 <printf@plt>
  45d510:	ldr	x1, [sp, #200]
  45d514:	ldr	x0, [sp, #192]
  45d518:	cmp	x1, x0
  45d51c:	b.ne	45d55c <ferror@plt+0x5b7dc>  // b.any
  45d520:	ldr	x1, [sp, #176]
  45d524:	ldr	x0, [sp, #168]
  45d528:	cmp	x1, x0
  45d52c:	b.ne	45d55c <ferror@plt+0x5b7dc>  // b.any
  45d530:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45d534:	add	x0, x0, #0xf18
  45d538:	bl	401d40 <gettext@plt>
  45d53c:	mov	x2, x0
  45d540:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  45d544:	add	x0, x0, #0x708
  45d548:	ldr	x0, [x0]
  45d54c:	mov	x1, x0
  45d550:	mov	x0, x2
  45d554:	bl	401950 <fputs@plt>
  45d558:	b	45d5b4 <ferror@plt+0x5b834>
  45d55c:	ldr	x1, [sp, #200]
  45d560:	ldr	x0, [sp, #192]
  45d564:	cmp	x1, x0
  45d568:	b.hi	45d58c <ferror@plt+0x5b80c>  // b.pmore
  45d56c:	ldr	x1, [sp, #200]
  45d570:	ldr	x0, [sp, #192]
  45d574:	cmp	x1, x0
  45d578:	b.ne	45d5b4 <ferror@plt+0x5b834>  // b.any
  45d57c:	ldr	x1, [sp, #176]
  45d580:	ldr	x0, [sp, #168]
  45d584:	cmp	x1, x0
  45d588:	b.ls	45d5b4 <ferror@plt+0x5b834>  // b.plast
  45d58c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45d590:	add	x0, x0, #0xf28
  45d594:	bl	401d40 <gettext@plt>
  45d598:	mov	x2, x0
  45d59c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  45d5a0:	add	x0, x0, #0x708
  45d5a4:	ldr	x0, [x0]
  45d5a8:	mov	x1, x0
  45d5ac:	mov	x0, x2
  45d5b0:	bl	401950 <fputs@plt>
  45d5b4:	mov	w0, #0xa                   	// #10
  45d5b8:	bl	401d20 <putchar@plt>
  45d5bc:	ldrh	w0, [sp, #190]
  45d5c0:	ldr	x1, [sp, #216]
  45d5c4:	add	x0, x1, x0
  45d5c8:	str	x0, [sp, #216]
  45d5cc:	b	45cf44 <ferror@plt+0x5b1c4>
  45d5d0:	ldr	x0, [sp, #48]
  45d5d4:	ldr	x1, [sp, #216]
  45d5d8:	str	x1, [x0]
  45d5dc:	ldr	x0, [sp, #16]
  45d5e0:	ldr	x1, [sp, #208]
  45d5e4:	str	x1, [x0]
  45d5e8:	ldp	x29, x30, [sp], #224
  45d5ec:	ret
  45d5f0:	stp	x29, x30, [sp, #-304]!
  45d5f4:	mov	x29, sp
  45d5f8:	str	x0, [sp, #56]
  45d5fc:	str	x1, [sp, #48]
  45d600:	str	w2, [sp, #44]
  45d604:	str	x3, [sp, #32]
  45d608:	str	x4, [sp, #24]
  45d60c:	str	x5, [sp, #16]
  45d610:	str	w6, [sp, #40]
  45d614:	ldr	x0, [sp, #48]
  45d618:	ldr	x0, [x0]
  45d61c:	str	x0, [sp, #296]
  45d620:	ldr	x0, [sp, #16]
  45d624:	ldr	x0, [x0]
  45d628:	str	x0, [sp, #288]
  45d62c:	ldr	x0, [sp, #56]
  45d630:	ldr	x1, [x0, #32]
  45d634:	ldr	x0, [sp, #56]
  45d638:	ldr	x0, [x0, #48]
  45d63c:	add	x0, x1, x0
  45d640:	str	x0, [sp, #232]
  45d644:	mov	x0, #0xffffffffffffffff    	// #-1
  45d648:	str	x0, [sp, #280]
  45d64c:	mov	x0, #0xffffffffffffffff    	// #-1
  45d650:	str	x0, [sp, #272]
  45d654:	mov	x0, #0xffffffffffffffff    	// #-1
  45d658:	str	x0, [sp, #264]
  45d65c:	mov	x0, #0xffffffffffffffff    	// #-1
  45d660:	str	x0, [sp, #256]
  45d664:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45d668:	add	x0, x0, #0x9a4
  45d66c:	ldr	w0, [x0]
  45d670:	ldr	w1, [sp, #44]
  45d674:	cmp	w1, w0
  45d678:	b.cc	45d694 <ferror@plt+0x5b914>  // b.lo, b.ul, b.last
  45d67c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45d680:	add	x0, x0, #0xf38
  45d684:	bl	401d40 <gettext@plt>
  45d688:	ldr	w1, [sp, #44]
  45d68c:	bl	46efd4 <warn@@Base>
  45d690:	b	45dfac <ferror@plt+0x5c22c>
  45d694:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45d698:	add	x0, x0, #0x9b0
  45d69c:	ldr	x2, [x0]
  45d6a0:	ldr	w1, [sp, #44]
  45d6a4:	mov	x0, x1
  45d6a8:	lsl	x0, x0, #1
  45d6ac:	add	x0, x0, x1
  45d6b0:	lsl	x0, x0, #2
  45d6b4:	add	x0, x0, x1
  45d6b8:	lsl	x0, x0, #3
  45d6bc:	add	x0, x2, x0
  45d6c0:	ldr	x0, [x0, #16]
  45d6c4:	str	x0, [sp, #224]
  45d6c8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45d6cc:	add	x0, x0, #0x9b0
  45d6d0:	ldr	x2, [x0]
  45d6d4:	ldr	w1, [sp, #44]
  45d6d8:	mov	x0, x1
  45d6dc:	lsl	x0, x0, #1
  45d6e0:	add	x0, x0, x1
  45d6e4:	lsl	x0, x0, #2
  45d6e8:	add	x0, x0, x1
  45d6ec:	lsl	x0, x0, #3
  45d6f0:	add	x0, x2, x0
  45d6f4:	ldr	w0, [x0]
  45d6f8:	str	w0, [sp, #220]
  45d6fc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45d700:	add	x0, x0, #0x9b0
  45d704:	ldr	x2, [x0]
  45d708:	ldr	w1, [sp, #44]
  45d70c:	mov	x0, x1
  45d710:	lsl	x0, x0, #1
  45d714:	add	x0, x0, x1
  45d718:	lsl	x0, x0, #2
  45d71c:	add	x0, x0, x1
  45d720:	lsl	x0, x0, #3
  45d724:	add	x0, x2, x0
  45d728:	ldr	w0, [x0, #4]
  45d72c:	str	w0, [sp, #216]
  45d730:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45d734:	add	x0, x0, #0x9b0
  45d738:	ldr	x2, [x0]
  45d73c:	ldr	w1, [sp, #44]
  45d740:	mov	x0, x1
  45d744:	lsl	x0, x0, #1
  45d748:	add	x0, x0, x1
  45d74c:	lsl	x0, x0, #2
  45d750:	add	x0, x0, x1
  45d754:	lsl	x0, x0, #3
  45d758:	add	x0, x2, x0
  45d75c:	ldr	w0, [x0, #8]
  45d760:	str	w0, [sp, #212]
  45d764:	ldr	w0, [sp, #220]
  45d768:	cmp	w0, #0x1
  45d76c:	b.ls	45d77c <ferror@plt+0x5b9fc>  // b.plast
  45d770:	ldr	w0, [sp, #220]
  45d774:	cmp	w0, #0x8
  45d778:	b.ls	45d798 <ferror@plt+0x5ba18>  // b.plast
  45d77c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45d780:	add	x0, x0, #0xe60
  45d784:	bl	401d40 <gettext@plt>
  45d788:	ldr	w2, [sp, #44]
  45d78c:	ldr	w1, [sp, #220]
  45d790:	bl	46efd4 <warn@@Base>
  45d794:	b	45dfac <ferror@plt+0x5c22c>
  45d798:	ldr	x0, [sp, #48]
  45d79c:	ldr	x0, [x0]
  45d7a0:	ldr	x1, [sp, #296]
  45d7a4:	sub	x0, x1, x0
  45d7a8:	mov	x1, x0
  45d7ac:	ldr	x0, [sp, #32]
  45d7b0:	add	x0, x0, x1
  45d7b4:	str	x0, [sp, #200]
  45d7b8:	ldr	x0, [sp, #296]
  45d7bc:	add	x0, x0, #0x1
  45d7c0:	ldr	x1, [sp, #232]
  45d7c4:	cmp	x1, x0
  45d7c8:	b.cs	45d7e4 <ferror@plt+0x5ba64>  // b.hs, b.nlast
  45d7cc:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45d7d0:	add	x0, x0, #0xe98
  45d7d4:	bl	401d40 <gettext@plt>
  45d7d8:	ldr	x1, [sp, #32]
  45d7dc:	bl	46efd4 <warn@@Base>
  45d7e0:	b	45df64 <ferror@plt+0x5c1e4>
  45d7e4:	ldr	x1, [sp, #200]
  45d7e8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45d7ec:	add	x0, x0, #0xdf8
  45d7f0:	bl	401cf0 <printf@plt>
  45d7f4:	mov	w0, #0x1                   	// #1
  45d7f8:	str	w0, [sp, #248]
  45d7fc:	ldr	w0, [sp, #248]
  45d800:	cmp	w0, #0x4
  45d804:	b.ls	45d838 <ferror@plt+0x5bab8>  // b.plast
  45d808:	ldr	w0, [sp, #248]
  45d80c:	mov	x2, x0
  45d810:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45d814:	add	x1, x0, #0xc78
  45d818:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45d81c:	add	x0, x0, #0xcc8
  45d820:	bl	401920 <ngettext@plt>
  45d824:	mov	w2, #0x4                   	// #4
  45d828:	ldr	w1, [sp, #248]
  45d82c:	bl	46eed4 <error@@Base>
  45d830:	mov	w0, #0x4                   	// #4
  45d834:	str	w0, [sp, #248]
  45d838:	ldr	w0, [sp, #248]
  45d83c:	ldr	x1, [sp, #296]
  45d840:	add	x0, x1, x0
  45d844:	ldr	x1, [sp, #232]
  45d848:	cmp	x1, x0
  45d84c:	b.hi	45d878 <ferror@plt+0x5baf8>  // b.pmore
  45d850:	ldr	x1, [sp, #296]
  45d854:	ldr	x0, [sp, #232]
  45d858:	cmp	x1, x0
  45d85c:	b.cs	45d874 <ferror@plt+0x5baf4>  // b.hs, b.nlast
  45d860:	ldr	x1, [sp, #232]
  45d864:	ldr	x0, [sp, #296]
  45d868:	sub	x0, x1, x0
  45d86c:	str	w0, [sp, #248]
  45d870:	b	45d878 <ferror@plt+0x5baf8>
  45d874:	str	wzr, [sp, #248]
  45d878:	ldr	w0, [sp, #248]
  45d87c:	cmp	w0, #0x0
  45d880:	b.eq	45d890 <ferror@plt+0x5bb10>  // b.none
  45d884:	ldr	w0, [sp, #248]
  45d888:	cmp	w0, #0x8
  45d88c:	b.ls	45d898 <ferror@plt+0x5bb18>  // b.plast
  45d890:	str	wzr, [sp, #252]
  45d894:	b	45d8b8 <ferror@plt+0x5bb38>
  45d898:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45d89c:	add	x0, x0, #0x580
  45d8a0:	ldr	x2, [x0]
  45d8a4:	ldr	w0, [sp, #248]
  45d8a8:	mov	w1, w0
  45d8ac:	ldr	x0, [sp, #296]
  45d8b0:	blr	x2
  45d8b4:	str	w0, [sp, #252]
  45d8b8:	ldr	x0, [sp, #296]
  45d8bc:	add	x0, x0, #0x1
  45d8c0:	str	x0, [sp, #296]
  45d8c4:	ldr	x0, [sp, #288]
  45d8c8:	cmp	x0, #0x0
  45d8cc:	b.eq	45da0c <ferror@plt+0x5bc8c>  // b.none
  45d8d0:	ldr	w0, [sp, #252]
  45d8d4:	cmp	w0, #0x4
  45d8d8:	b.ne	45da0c <ferror@plt+0x5bc8c>  // b.any
  45d8dc:	ldr	x0, [sp, #48]
  45d8e0:	ldr	x0, [x0]
  45d8e4:	ldr	x1, [sp, #288]
  45d8e8:	sub	x0, x1, x0
  45d8ec:	mov	x1, x0
  45d8f0:	ldr	x0, [sp, #32]
  45d8f4:	add	x0, x0, x1
  45d8f8:	str	x0, [sp, #200]
  45d8fc:	add	x1, sp, #0x7c
  45d900:	add	x0, sp, #0x80
  45d904:	mov	x4, x1
  45d908:	mov	x3, x0
  45d90c:	mov	w2, #0x0                   	// #0
  45d910:	ldr	x1, [sp, #232]
  45d914:	ldr	x0, [sp, #288]
  45d918:	bl	449b20 <ferror@plt+0x47da0>
  45d91c:	str	x0, [sp, #192]
  45d920:	ldr	w0, [sp, #128]
  45d924:	mov	w0, w0
  45d928:	ldr	x1, [sp, #288]
  45d92c:	add	x0, x1, x0
  45d930:	str	x0, [sp, #288]
  45d934:	ldr	x0, [sp, #192]
  45d938:	str	x0, [sp, #272]
  45d93c:	ldr	x1, [sp, #272]
  45d940:	ldr	x0, [sp, #192]
  45d944:	cmp	x1, x0
  45d948:	b.eq	45d958 <ferror@plt+0x5bbd8>  // b.none
  45d94c:	ldr	w0, [sp, #124]
  45d950:	orr	w0, w0, #0x2
  45d954:	str	w0, [sp, #124]
  45d958:	ldr	w0, [sp, #124]
  45d95c:	bl	449630 <ferror@plt+0x478b0>
  45d960:	mov	w2, #0x1                   	// #1
  45d964:	ldr	w1, [sp, #220]
  45d968:	ldr	x0, [sp, #272]
  45d96c:	bl	4499e8 <ferror@plt+0x47c68>
  45d970:	add	x1, sp, #0x74
  45d974:	add	x0, sp, #0x78
  45d978:	mov	x4, x1
  45d97c:	mov	x3, x0
  45d980:	mov	w2, #0x0                   	// #0
  45d984:	ldr	x1, [sp, #232]
  45d988:	ldr	x0, [sp, #288]
  45d98c:	bl	449b20 <ferror@plt+0x47da0>
  45d990:	str	x0, [sp, #184]
  45d994:	ldr	w0, [sp, #120]
  45d998:	mov	w0, w0
  45d99c:	ldr	x1, [sp, #288]
  45d9a0:	add	x0, x1, x0
  45d9a4:	str	x0, [sp, #288]
  45d9a8:	ldr	x0, [sp, #184]
  45d9ac:	str	x0, [sp, #256]
  45d9b0:	ldr	x1, [sp, #256]
  45d9b4:	ldr	x0, [sp, #184]
  45d9b8:	cmp	x1, x0
  45d9bc:	b.eq	45d9cc <ferror@plt+0x5bc4c>  // b.none
  45d9c0:	ldr	w0, [sp, #116]
  45d9c4:	orr	w0, w0, #0x2
  45d9c8:	str	w0, [sp, #116]
  45d9cc:	ldr	w0, [sp, #116]
  45d9d0:	bl	449630 <ferror@plt+0x478b0>
  45d9d4:	mov	w2, #0x1                   	// #1
  45d9d8:	ldr	w1, [sp, #220]
  45d9dc:	ldr	x0, [sp, #256]
  45d9e0:	bl	4499e8 <ferror@plt+0x47c68>
  45d9e4:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45d9e8:	add	x0, x0, #0xef8
  45d9ec:	bl	401d40 <gettext@plt>
  45d9f0:	mov	x4, x0
  45d9f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45d9f8:	add	x3, x0, #0xbc0
  45d9fc:	mov	w2, #0x8                   	// #8
  45da00:	ldr	x1, [sp, #200]
  45da04:	mov	x0, x4
  45da08:	bl	401cf0 <printf@plt>
  45da0c:	ldr	w0, [sp, #252]
  45da10:	cmp	w0, #0x9
  45da14:	b.eq	45dc2c <ferror@plt+0x5beac>  // b.none
  45da18:	ldr	w0, [sp, #252]
  45da1c:	cmp	w0, #0x9
  45da20:	b.hi	45dd44 <ferror@plt+0x5bfc4>  // b.pmore
  45da24:	ldr	w0, [sp, #252]
  45da28:	cmp	w0, #0x6
  45da2c:	b.eq	45db38 <ferror@plt+0x5bdb8>  // b.none
  45da30:	ldr	w0, [sp, #252]
  45da34:	cmp	w0, #0x6
  45da38:	b.hi	45dd44 <ferror@plt+0x5bfc4>  // b.pmore
  45da3c:	ldr	w0, [sp, #252]
  45da40:	cmp	w0, #0x0
  45da44:	b.eq	45da58 <ferror@plt+0x5bcd8>  // b.none
  45da48:	ldr	w0, [sp, #252]
  45da4c:	cmp	w0, #0x4
  45da50:	b.eq	45da6c <ferror@plt+0x5bcec>  // b.none
  45da54:	b	45dd44 <ferror@plt+0x5bfc4>
  45da58:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45da5c:	add	x0, x0, #0xed8
  45da60:	bl	401d40 <gettext@plt>
  45da64:	bl	401cf0 <printf@plt>
  45da68:	b	45dd5c <ferror@plt+0x5bfdc>
  45da6c:	add	x1, sp, #0x6c
  45da70:	add	x0, sp, #0x70
  45da74:	mov	x4, x1
  45da78:	mov	x3, x0
  45da7c:	mov	w2, #0x0                   	// #0
  45da80:	ldr	x1, [sp, #232]
  45da84:	ldr	x0, [sp, #296]
  45da88:	bl	449b20 <ferror@plt+0x47da0>
  45da8c:	str	x0, [sp, #160]
  45da90:	ldr	w0, [sp, #112]
  45da94:	mov	w0, w0
  45da98:	ldr	x1, [sp, #296]
  45da9c:	add	x0, x1, x0
  45daa0:	str	x0, [sp, #296]
  45daa4:	ldr	x0, [sp, #160]
  45daa8:	str	x0, [sp, #280]
  45daac:	ldr	x1, [sp, #280]
  45dab0:	ldr	x0, [sp, #160]
  45dab4:	cmp	x1, x0
  45dab8:	b.eq	45dac8 <ferror@plt+0x5bd48>  // b.none
  45dabc:	ldr	w0, [sp, #108]
  45dac0:	orr	w0, w0, #0x2
  45dac4:	str	w0, [sp, #108]
  45dac8:	ldr	w0, [sp, #108]
  45dacc:	bl	449630 <ferror@plt+0x478b0>
  45dad0:	add	x1, sp, #0x64
  45dad4:	add	x0, sp, #0x68
  45dad8:	mov	x4, x1
  45dadc:	mov	x3, x0
  45dae0:	mov	w2, #0x0                   	// #0
  45dae4:	ldr	x1, [sp, #232]
  45dae8:	ldr	x0, [sp, #296]
  45daec:	bl	449b20 <ferror@plt+0x47da0>
  45daf0:	str	x0, [sp, #152]
  45daf4:	ldr	w0, [sp, #104]
  45daf8:	mov	w0, w0
  45dafc:	ldr	x1, [sp, #296]
  45db00:	add	x0, x1, x0
  45db04:	str	x0, [sp, #296]
  45db08:	ldr	x0, [sp, #152]
  45db0c:	str	x0, [sp, #264]
  45db10:	ldr	x1, [sp, #264]
  45db14:	ldr	x0, [sp, #152]
  45db18:	cmp	x1, x0
  45db1c:	b.eq	45db2c <ferror@plt+0x5bdac>  // b.none
  45db20:	ldr	w0, [sp, #100]
  45db24:	orr	w0, w0, #0x2
  45db28:	str	w0, [sp, #100]
  45db2c:	ldr	w0, [sp, #100]
  45db30:	bl	449630 <ferror@plt+0x478b0>
  45db34:	b	45dd5c <ferror@plt+0x5bfdc>
  45db38:	ldr	w0, [sp, #220]
  45db3c:	str	w0, [sp, #244]
  45db40:	ldr	w0, [sp, #244]
  45db44:	cmp	w0, #0x8
  45db48:	b.ls	45db7c <ferror@plt+0x5bdfc>  // b.plast
  45db4c:	ldr	w0, [sp, #244]
  45db50:	mov	x2, x0
  45db54:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45db58:	add	x1, x0, #0xc78
  45db5c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45db60:	add	x0, x0, #0xcc8
  45db64:	bl	401920 <ngettext@plt>
  45db68:	mov	w2, #0x8                   	// #8
  45db6c:	ldr	w1, [sp, #244]
  45db70:	bl	46eed4 <error@@Base>
  45db74:	mov	w0, #0x8                   	// #8
  45db78:	str	w0, [sp, #244]
  45db7c:	ldr	w0, [sp, #244]
  45db80:	ldr	x1, [sp, #296]
  45db84:	add	x0, x1, x0
  45db88:	ldr	x1, [sp, #232]
  45db8c:	cmp	x1, x0
  45db90:	b.hi	45dbbc <ferror@plt+0x5be3c>  // b.pmore
  45db94:	ldr	x1, [sp, #296]
  45db98:	ldr	x0, [sp, #232]
  45db9c:	cmp	x1, x0
  45dba0:	b.cs	45dbb8 <ferror@plt+0x5be38>  // b.hs, b.nlast
  45dba4:	ldr	x1, [sp, #232]
  45dba8:	ldr	x0, [sp, #296]
  45dbac:	sub	x0, x1, x0
  45dbb0:	str	w0, [sp, #244]
  45dbb4:	b	45dbbc <ferror@plt+0x5be3c>
  45dbb8:	str	wzr, [sp, #244]
  45dbbc:	ldr	w0, [sp, #244]
  45dbc0:	cmp	w0, #0x0
  45dbc4:	b.eq	45dbd4 <ferror@plt+0x5be54>  // b.none
  45dbc8:	ldr	w0, [sp, #244]
  45dbcc:	cmp	w0, #0x8
  45dbd0:	b.ls	45dbdc <ferror@plt+0x5be5c>  // b.plast
  45dbd4:	str	xzr, [sp, #24]
  45dbd8:	b	45dbfc <ferror@plt+0x5be7c>
  45dbdc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45dbe0:	add	x0, x0, #0x580
  45dbe4:	ldr	x2, [x0]
  45dbe8:	ldr	w0, [sp, #244]
  45dbec:	mov	w1, w0
  45dbf0:	ldr	x0, [sp, #296]
  45dbf4:	blr	x2
  45dbf8:	str	x0, [sp, #24]
  45dbfc:	ldr	w0, [sp, #220]
  45dc00:	ldr	x1, [sp, #296]
  45dc04:	add	x0, x1, x0
  45dc08:	str	x0, [sp, #296]
  45dc0c:	ldr	w1, [sp, #220]
  45dc10:	ldr	x0, [sp, #24]
  45dc14:	bl	4499ac <ferror@plt+0x47c2c>
  45dc18:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45dc1c:	add	x0, x0, #0xee8
  45dc20:	bl	401d40 <gettext@plt>
  45dc24:	bl	401cf0 <printf@plt>
  45dc28:	b	45dd5c <ferror@plt+0x5bfdc>
  45dc2c:	ldr	x0, [sp, #288]
  45dc30:	cmp	x0, #0x0
  45dc34:	b.eq	45dc48 <ferror@plt+0x5bec8>  // b.none
  45dc38:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45dc3c:	add	x0, x0, #0xf78
  45dc40:	bl	401d40 <gettext@plt>
  45dc44:	bl	401cf0 <printf@plt>
  45dc48:	add	x1, sp, #0x5c
  45dc4c:	add	x0, sp, #0x60
  45dc50:	mov	x4, x1
  45dc54:	mov	x3, x0
  45dc58:	mov	w2, #0x0                   	// #0
  45dc5c:	ldr	x1, [sp, #232]
  45dc60:	ldr	x0, [sp, #296]
  45dc64:	bl	449b20 <ferror@plt+0x47da0>
  45dc68:	str	x0, [sp, #176]
  45dc6c:	ldr	w0, [sp, #96]
  45dc70:	mov	w0, w0
  45dc74:	ldr	x1, [sp, #296]
  45dc78:	add	x0, x1, x0
  45dc7c:	str	x0, [sp, #296]
  45dc80:	ldr	x0, [sp, #176]
  45dc84:	str	x0, [sp, #272]
  45dc88:	ldr	x1, [sp, #272]
  45dc8c:	ldr	x0, [sp, #176]
  45dc90:	cmp	x1, x0
  45dc94:	b.eq	45dca4 <ferror@plt+0x5bf24>  // b.none
  45dc98:	ldr	w0, [sp, #92]
  45dc9c:	orr	w0, w0, #0x2
  45dca0:	str	w0, [sp, #92]
  45dca4:	ldr	w0, [sp, #92]
  45dca8:	bl	449630 <ferror@plt+0x478b0>
  45dcac:	mov	w2, #0x1                   	// #1
  45dcb0:	ldr	w1, [sp, #220]
  45dcb4:	ldr	x0, [sp, #272]
  45dcb8:	bl	4499e8 <ferror@plt+0x47c68>
  45dcbc:	add	x1, sp, #0x54
  45dcc0:	add	x0, sp, #0x58
  45dcc4:	mov	x4, x1
  45dcc8:	mov	x3, x0
  45dccc:	mov	w2, #0x0                   	// #0
  45dcd0:	ldr	x1, [sp, #232]
  45dcd4:	ldr	x0, [sp, #296]
  45dcd8:	bl	449b20 <ferror@plt+0x47da0>
  45dcdc:	str	x0, [sp, #168]
  45dce0:	ldr	w0, [sp, #88]
  45dce4:	mov	w0, w0
  45dce8:	ldr	x1, [sp, #296]
  45dcec:	add	x0, x1, x0
  45dcf0:	str	x0, [sp, #296]
  45dcf4:	ldr	x0, [sp, #168]
  45dcf8:	str	x0, [sp, #256]
  45dcfc:	ldr	x1, [sp, #256]
  45dd00:	ldr	x0, [sp, #168]
  45dd04:	cmp	x1, x0
  45dd08:	b.eq	45dd18 <ferror@plt+0x5bf98>  // b.none
  45dd0c:	ldr	w0, [sp, #84]
  45dd10:	orr	w0, w0, #0x2
  45dd14:	str	w0, [sp, #84]
  45dd18:	ldr	w0, [sp, #84]
  45dd1c:	bl	449630 <ferror@plt+0x478b0>
  45dd20:	mov	w2, #0x1                   	// #1
  45dd24:	ldr	w1, [sp, #220]
  45dd28:	ldr	x0, [sp, #256]
  45dd2c:	bl	4499e8 <ferror@plt+0x47c68>
  45dd30:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45dd34:	add	x0, x0, #0xfb0
  45dd38:	bl	401d40 <gettext@plt>
  45dd3c:	bl	401cf0 <printf@plt>
  45dd40:	b	45df5c <ferror@plt+0x5c1dc>
  45dd44:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45dd48:	add	x0, x0, #0xfc0
  45dd4c:	bl	401d40 <gettext@plt>
  45dd50:	ldr	w1, [sp, #252]
  45dd54:	bl	46eed4 <error@@Base>
  45dd58:	b	45dfac <ferror@plt+0x5c22c>
  45dd5c:	ldr	w0, [sp, #252]
  45dd60:	cmp	w0, #0x0
  45dd64:	b.eq	45df60 <ferror@plt+0x5c1e0>  // b.none
  45dd68:	ldr	w0, [sp, #252]
  45dd6c:	cmp	w0, #0x4
  45dd70:	b.ne	45df58 <ferror@plt+0x5c1d8>  // b.any
  45dd74:	ldr	x0, [sp, #296]
  45dd78:	add	x0, x0, #0x2
  45dd7c:	ldr	x1, [sp, #232]
  45dd80:	cmp	x1, x0
  45dd84:	b.cs	45dda0 <ferror@plt+0x5c020>  // b.hs, b.nlast
  45dd88:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45dd8c:	add	x0, x0, #0xe98
  45dd90:	bl	401d40 <gettext@plt>
  45dd94:	ldr	x1, [sp, #32]
  45dd98:	bl	46efd4 <warn@@Base>
  45dd9c:	b	45df64 <ferror@plt+0x5c1e4>
  45dda0:	add	x1, sp, #0x4c
  45dda4:	add	x0, sp, #0x50
  45dda8:	mov	x4, x1
  45ddac:	mov	x3, x0
  45ddb0:	mov	w2, #0x0                   	// #0
  45ddb4:	ldr	x1, [sp, #232]
  45ddb8:	ldr	x0, [sp, #296]
  45ddbc:	bl	449b20 <ferror@plt+0x47da0>
  45ddc0:	str	x0, [sp, #144]
  45ddc4:	ldr	w0, [sp, #80]
  45ddc8:	mov	w0, w0
  45ddcc:	ldr	x1, [sp, #296]
  45ddd0:	add	x0, x1, x0
  45ddd4:	str	x0, [sp, #296]
  45ddd8:	ldr	x0, [sp, #144]
  45dddc:	str	x0, [sp, #136]
  45dde0:	ldr	x1, [sp, #136]
  45dde4:	ldr	x0, [sp, #144]
  45dde8:	cmp	x1, x0
  45ddec:	b.eq	45ddfc <ferror@plt+0x5c07c>  // b.none
  45ddf0:	ldr	w0, [sp, #76]
  45ddf4:	orr	w0, w0, #0x2
  45ddf8:	str	w0, [sp, #76]
  45ddfc:	ldr	w0, [sp, #76]
  45de00:	bl	449630 <ferror@plt+0x478b0>
  45de04:	ldr	x1, [sp, #280]
  45de08:	ldr	x0, [sp, #24]
  45de0c:	add	x0, x1, x0
  45de10:	ldr	w1, [sp, #220]
  45de14:	bl	4499ac <ferror@plt+0x47c2c>
  45de18:	ldr	x1, [sp, #264]
  45de1c:	ldr	x0, [sp, #24]
  45de20:	add	x0, x1, x0
  45de24:	ldr	w1, [sp, #220]
  45de28:	bl	4499ac <ferror@plt+0x47c2c>
  45de2c:	mov	w0, #0x28                  	// #40
  45de30:	bl	401d20 <putchar@plt>
  45de34:	ldr	x6, [sp, #56]
  45de38:	ldr	x5, [sp, #224]
  45de3c:	ldr	x4, [sp, #136]
  45de40:	ldr	w3, [sp, #212]
  45de44:	ldr	w2, [sp, #216]
  45de48:	ldr	w1, [sp, #220]
  45de4c:	ldr	x0, [sp, #296]
  45de50:	bl	44b550 <ferror@plt+0x497d0>
  45de54:	str	w0, [sp, #132]
  45de58:	mov	w0, #0x29                  	// #41
  45de5c:	bl	401d20 <putchar@plt>
  45de60:	ldr	w0, [sp, #132]
  45de64:	cmp	w0, #0x0
  45de68:	b.eq	45de88 <ferror@plt+0x5c108>  // b.none
  45de6c:	ldr	w0, [sp, #40]
  45de70:	cmp	w0, #0x0
  45de74:	b.ne	45de88 <ferror@plt+0x5c108>  // b.any
  45de78:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45de7c:	add	x0, x0, #0xd70
  45de80:	bl	401d40 <gettext@plt>
  45de84:	bl	401cf0 <printf@plt>
  45de88:	ldr	x1, [sp, #280]
  45de8c:	ldr	x0, [sp, #264]
  45de90:	cmp	x1, x0
  45de94:	b.ne	45ded4 <ferror@plt+0x5c154>  // b.any
  45de98:	ldr	x1, [sp, #272]
  45de9c:	ldr	x0, [sp, #256]
  45dea0:	cmp	x1, x0
  45dea4:	b.ne	45ded4 <ferror@plt+0x5c154>  // b.any
  45dea8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45deac:	add	x0, x0, #0xf18
  45deb0:	bl	401d40 <gettext@plt>
  45deb4:	mov	x2, x0
  45deb8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  45debc:	add	x0, x0, #0x708
  45dec0:	ldr	x0, [x0]
  45dec4:	mov	x1, x0
  45dec8:	mov	x0, x2
  45decc:	bl	401950 <fputs@plt>
  45ded0:	b	45df2c <ferror@plt+0x5c1ac>
  45ded4:	ldr	x1, [sp, #280]
  45ded8:	ldr	x0, [sp, #264]
  45dedc:	cmp	x1, x0
  45dee0:	b.hi	45df04 <ferror@plt+0x5c184>  // b.pmore
  45dee4:	ldr	x1, [sp, #280]
  45dee8:	ldr	x0, [sp, #264]
  45deec:	cmp	x1, x0
  45def0:	b.ne	45df2c <ferror@plt+0x5c1ac>  // b.any
  45def4:	ldr	x1, [sp, #272]
  45def8:	ldr	x0, [sp, #256]
  45defc:	cmp	x1, x0
  45df00:	b.ls	45df2c <ferror@plt+0x5c1ac>  // b.plast
  45df04:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45df08:	add	x0, x0, #0xf28
  45df0c:	bl	401d40 <gettext@plt>
  45df10:	mov	x2, x0
  45df14:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  45df18:	add	x0, x0, #0x708
  45df1c:	ldr	x0, [x0]
  45df20:	mov	x1, x0
  45df24:	mov	x0, x2
  45df28:	bl	401950 <fputs@plt>
  45df2c:	mov	w0, #0xa                   	// #10
  45df30:	bl	401d20 <putchar@plt>
  45df34:	ldr	x1, [sp, #296]
  45df38:	ldr	x0, [sp, #136]
  45df3c:	add	x0, x1, x0
  45df40:	str	x0, [sp, #296]
  45df44:	mov	x0, #0xffffffffffffffff    	// #-1
  45df48:	str	x0, [sp, #256]
  45df4c:	ldr	x0, [sp, #256]
  45df50:	str	x0, [sp, #272]
  45df54:	b	45d798 <ferror@plt+0x5ba18>
  45df58:	nop
  45df5c:	b	45d798 <ferror@plt+0x5ba18>
  45df60:	nop
  45df64:	mov	x0, #0xffffffffffffffff    	// #-1
  45df68:	ldr	x1, [sp, #272]
  45df6c:	cmp	x1, x0
  45df70:	b.ne	45df84 <ferror@plt+0x5c204>  // b.any
  45df74:	mov	x0, #0xffffffffffffffff    	// #-1
  45df78:	ldr	x1, [sp, #256]
  45df7c:	cmp	x1, x0
  45df80:	b.eq	45df94 <ferror@plt+0x5c214>  // b.none
  45df84:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45df88:	add	x0, x0, #0xfe8
  45df8c:	bl	401d40 <gettext@plt>
  45df90:	bl	401cf0 <printf@plt>
  45df94:	ldr	x0, [sp, #48]
  45df98:	ldr	x1, [sp, #296]
  45df9c:	str	x1, [x0]
  45dfa0:	ldr	x0, [sp, #16]
  45dfa4:	ldr	x1, [sp, #288]
  45dfa8:	str	x1, [x0]
  45dfac:	ldp	x29, x30, [sp], #304
  45dfb0:	ret
  45dfb4:	stp	x29, x30, [sp, #-32]!
  45dfb8:	mov	x29, sp
  45dfbc:	str	w0, [sp, #28]
  45dfc0:	str	w1, [sp, #24]
  45dfc4:	ldr	w3, [sp, #28]
  45dfc8:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45dfcc:	add	x2, x0, #0x10
  45dfd0:	mov	x1, #0xf                   	// #15
  45dfd4:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  45dfd8:	add	x0, x0, #0x448
  45dfdc:	bl	401a20 <snprintf@plt>
  45dfe0:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  45dfe4:	add	x2, x0, #0x448
  45dfe8:	ldr	w1, [sp, #24]
  45dfec:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45dff0:	add	x0, x0, #0x18
  45dff4:	bl	401cf0 <printf@plt>
  45dff8:	nop
  45dffc:	ldp	x29, x30, [sp], #32
  45e000:	ret
  45e004:	stp	x29, x30, [sp, #-272]!
  45e008:	mov	x29, sp
  45e00c:	str	x0, [sp, #56]
  45e010:	str	x1, [sp, #48]
  45e014:	str	w2, [sp, #44]
  45e018:	str	x3, [sp, #32]
  45e01c:	str	x4, [sp, #24]
  45e020:	str	w5, [sp, #40]
  45e024:	ldr	x0, [sp, #48]
  45e028:	ldr	x0, [x0]
  45e02c:	str	x0, [sp, #264]
  45e030:	ldr	x0, [sp, #24]
  45e034:	ldr	x0, [x0]
  45e038:	str	x0, [sp, #256]
  45e03c:	ldr	x0, [sp, #56]
  45e040:	ldr	x1, [x0, #32]
  45e044:	ldr	x0, [sp, #56]
  45e048:	ldr	x0, [x0, #48]
  45e04c:	add	x0, x1, x0
  45e050:	str	x0, [sp, #216]
  45e054:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45e058:	add	x0, x0, #0x9a4
  45e05c:	ldr	w0, [x0]
  45e060:	ldr	w1, [sp, #44]
  45e064:	cmp	w1, w0
  45e068:	b.cc	45e084 <ferror@plt+0x5c304>  // b.lo, b.ul, b.last
  45e06c:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45e070:	add	x0, x0, #0x20
  45e074:	bl	401d40 <gettext@plt>
  45e078:	ldr	w1, [sp, #44]
  45e07c:	bl	46efd4 <warn@@Base>
  45e080:	b	45eb30 <ferror@plt+0x5cdb0>
  45e084:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45e088:	add	x0, x0, #0x9b0
  45e08c:	ldr	x2, [x0]
  45e090:	ldr	w1, [sp, #44]
  45e094:	mov	x0, x1
  45e098:	lsl	x0, x0, #1
  45e09c:	add	x0, x0, x1
  45e0a0:	lsl	x0, x0, #2
  45e0a4:	add	x0, x0, x1
  45e0a8:	lsl	x0, x0, #3
  45e0ac:	add	x0, x2, x0
  45e0b0:	ldr	x0, [x0, #16]
  45e0b4:	str	x0, [sp, #208]
  45e0b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45e0bc:	add	x0, x0, #0x9b0
  45e0c0:	ldr	x2, [x0]
  45e0c4:	ldr	w1, [sp, #44]
  45e0c8:	mov	x0, x1
  45e0cc:	lsl	x0, x0, #1
  45e0d0:	add	x0, x0, x1
  45e0d4:	lsl	x0, x0, #2
  45e0d8:	add	x0, x0, x1
  45e0dc:	lsl	x0, x0, #3
  45e0e0:	add	x0, x2, x0
  45e0e4:	ldr	w0, [x0]
  45e0e8:	str	w0, [sp, #204]
  45e0ec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45e0f0:	add	x0, x0, #0x9b0
  45e0f4:	ldr	x2, [x0]
  45e0f8:	ldr	w1, [sp, #44]
  45e0fc:	mov	x0, x1
  45e100:	lsl	x0, x0, #1
  45e104:	add	x0, x0, x1
  45e108:	lsl	x0, x0, #2
  45e10c:	add	x0, x0, x1
  45e110:	lsl	x0, x0, #3
  45e114:	add	x0, x2, x0
  45e118:	ldr	w0, [x0, #4]
  45e11c:	str	w0, [sp, #200]
  45e120:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45e124:	add	x0, x0, #0x9b0
  45e128:	ldr	x2, [x0]
  45e12c:	ldr	w1, [sp, #44]
  45e130:	mov	x0, x1
  45e134:	lsl	x0, x0, #1
  45e138:	add	x0, x0, x1
  45e13c:	lsl	x0, x0, #2
  45e140:	add	x0, x0, x1
  45e144:	lsl	x0, x0, #3
  45e148:	add	x0, x2, x0
  45e14c:	ldr	w0, [x0, #8]
  45e150:	str	w0, [sp, #196]
  45e154:	ldr	w0, [sp, #204]
  45e158:	cmp	w0, #0x1
  45e15c:	b.ls	45e16c <ferror@plt+0x5c3ec>  // b.plast
  45e160:	ldr	w0, [sp, #204]
  45e164:	cmp	w0, #0x8
  45e168:	b.ls	45e188 <ferror@plt+0x5c408>  // b.plast
  45e16c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45e170:	add	x0, x0, #0xe60
  45e174:	bl	401d40 <gettext@plt>
  45e178:	ldr	w2, [sp, #44]
  45e17c:	ldr	w1, [sp, #204]
  45e180:	bl	46efd4 <warn@@Base>
  45e184:	b	45eb30 <ferror@plt+0x5cdb0>
  45e188:	ldr	x0, [sp, #48]
  45e18c:	ldr	x0, [x0]
  45e190:	ldr	x1, [sp, #264]
  45e194:	sub	x0, x1, x0
  45e198:	mov	x1, x0
  45e19c:	ldr	x0, [sp, #32]
  45e1a0:	add	x0, x1, x0
  45e1a4:	mov	x1, x0
  45e1a8:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45e1ac:	add	x0, x0, #0xdf8
  45e1b0:	bl	401cf0 <printf@plt>
  45e1b4:	ldr	x1, [sp, #264]
  45e1b8:	ldr	x0, [sp, #216]
  45e1bc:	cmp	x1, x0
  45e1c0:	b.cc	45e1dc <ferror@plt+0x5c45c>  // b.lo, b.ul, b.last
  45e1c4:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45e1c8:	add	x0, x0, #0xe98
  45e1cc:	bl	401d40 <gettext@plt>
  45e1d0:	ldr	x1, [sp, #32]
  45e1d4:	bl	46efd4 <warn@@Base>
  45e1d8:	b	45eb18 <ferror@plt+0x5cd98>
  45e1dc:	mov	w0, #0x1                   	// #1
  45e1e0:	str	w0, [sp, #240]
  45e1e4:	ldr	w0, [sp, #240]
  45e1e8:	cmp	w0, #0x4
  45e1ec:	b.ls	45e220 <ferror@plt+0x5c4a0>  // b.plast
  45e1f0:	ldr	w0, [sp, #240]
  45e1f4:	mov	x2, x0
  45e1f8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45e1fc:	add	x1, x0, #0xc78
  45e200:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45e204:	add	x0, x0, #0xcc8
  45e208:	bl	401920 <ngettext@plt>
  45e20c:	mov	w2, #0x4                   	// #4
  45e210:	ldr	w1, [sp, #240]
  45e214:	bl	46eed4 <error@@Base>
  45e218:	mov	w0, #0x4                   	// #4
  45e21c:	str	w0, [sp, #240]
  45e220:	ldr	w0, [sp, #240]
  45e224:	ldr	x1, [sp, #264]
  45e228:	add	x0, x1, x0
  45e22c:	ldr	x1, [sp, #216]
  45e230:	cmp	x1, x0
  45e234:	b.hi	45e260 <ferror@plt+0x5c4e0>  // b.pmore
  45e238:	ldr	x1, [sp, #264]
  45e23c:	ldr	x0, [sp, #216]
  45e240:	cmp	x1, x0
  45e244:	b.cs	45e25c <ferror@plt+0x5c4dc>  // b.hs, b.nlast
  45e248:	ldr	x1, [sp, #216]
  45e24c:	ldr	x0, [sp, #264]
  45e250:	sub	x0, x1, x0
  45e254:	str	w0, [sp, #240]
  45e258:	b	45e260 <ferror@plt+0x5c4e0>
  45e25c:	str	wzr, [sp, #240]
  45e260:	ldr	w0, [sp, #240]
  45e264:	cmp	w0, #0x0
  45e268:	b.eq	45e278 <ferror@plt+0x5c4f8>  // b.none
  45e26c:	ldr	w0, [sp, #240]
  45e270:	cmp	w0, #0x8
  45e274:	b.ls	45e280 <ferror@plt+0x5c500>  // b.plast
  45e278:	str	wzr, [sp, #252]
  45e27c:	b	45e2a0 <ferror@plt+0x5c520>
  45e280:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45e284:	add	x0, x0, #0x580
  45e288:	ldr	x2, [x0]
  45e28c:	ldr	w0, [sp, #240]
  45e290:	mov	w1, w0
  45e294:	ldr	x0, [sp, #264]
  45e298:	blr	x2
  45e29c:	str	w0, [sp, #252]
  45e2a0:	ldr	x0, [sp, #264]
  45e2a4:	add	x0, x0, #0x1
  45e2a8:	str	x0, [sp, #264]
  45e2ac:	ldr	x0, [sp, #256]
  45e2b0:	cmp	x0, #0x0
  45e2b4:	b.eq	45e400 <ferror@plt+0x5c680>  // b.none
  45e2b8:	ldr	w0, [sp, #252]
  45e2bc:	sub	w0, w0, #0x2
  45e2c0:	cmp	w0, #0x2
  45e2c4:	b.hi	45e3fc <ferror@plt+0x5c67c>  // b.pmore
  45e2c8:	ldr	x0, [sp, #48]
  45e2cc:	ldr	x0, [x0]
  45e2d0:	ldr	x1, [sp, #256]
  45e2d4:	sub	x0, x1, x0
  45e2d8:	mov	x1, x0
  45e2dc:	ldr	x0, [sp, #32]
  45e2e0:	add	x0, x0, x1
  45e2e4:	str	x0, [sp, #184]
  45e2e8:	add	x1, sp, #0x70
  45e2ec:	add	x0, sp, #0x74
  45e2f0:	mov	x4, x1
  45e2f4:	mov	x3, x0
  45e2f8:	mov	w2, #0x0                   	// #0
  45e2fc:	ldr	x1, [sp, #216]
  45e300:	ldr	x0, [sp, #256]
  45e304:	bl	449b20 <ferror@plt+0x47da0>
  45e308:	str	x0, [sp, #176]
  45e30c:	ldr	w0, [sp, #116]
  45e310:	mov	w0, w0
  45e314:	ldr	x1, [sp, #256]
  45e318:	add	x0, x1, x0
  45e31c:	str	x0, [sp, #256]
  45e320:	ldr	x0, [sp, #176]
  45e324:	str	x0, [sp, #168]
  45e328:	ldr	x1, [sp, #168]
  45e32c:	ldr	x0, [sp, #176]
  45e330:	cmp	x1, x0
  45e334:	b.eq	45e344 <ferror@plt+0x5c5c4>  // b.none
  45e338:	ldr	w0, [sp, #112]
  45e33c:	orr	w0, w0, #0x2
  45e340:	str	w0, [sp, #112]
  45e344:	ldr	w0, [sp, #112]
  45e348:	bl	449630 <ferror@plt+0x478b0>
  45e34c:	mov	w2, #0x1                   	// #1
  45e350:	mov	w1, #0x8                   	// #8
  45e354:	ldr	x0, [sp, #168]
  45e358:	bl	4499e8 <ferror@plt+0x47c68>
  45e35c:	add	x1, sp, #0x68
  45e360:	add	x0, sp, #0x6c
  45e364:	mov	x4, x1
  45e368:	mov	x3, x0
  45e36c:	mov	w2, #0x0                   	// #0
  45e370:	ldr	x1, [sp, #216]
  45e374:	ldr	x0, [sp, #256]
  45e378:	bl	449b20 <ferror@plt+0x47da0>
  45e37c:	str	x0, [sp, #160]
  45e380:	ldr	w0, [sp, #108]
  45e384:	mov	w0, w0
  45e388:	ldr	x1, [sp, #256]
  45e38c:	add	x0, x1, x0
  45e390:	str	x0, [sp, #256]
  45e394:	ldr	x0, [sp, #160]
  45e398:	str	x0, [sp, #168]
  45e39c:	ldr	x1, [sp, #168]
  45e3a0:	ldr	x0, [sp, #160]
  45e3a4:	cmp	x1, x0
  45e3a8:	b.eq	45e3b8 <ferror@plt+0x5c638>  // b.none
  45e3ac:	ldr	w0, [sp, #104]
  45e3b0:	orr	w0, w0, #0x2
  45e3b4:	str	w0, [sp, #104]
  45e3b8:	ldr	w0, [sp, #104]
  45e3bc:	bl	449630 <ferror@plt+0x478b0>
  45e3c0:	mov	w2, #0x1                   	// #1
  45e3c4:	mov	w1, #0x8                   	// #8
  45e3c8:	ldr	x0, [sp, #168]
  45e3cc:	bl	4499e8 <ferror@plt+0x47c68>
  45e3d0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45e3d4:	add	x0, x0, #0xef8
  45e3d8:	bl	401d40 <gettext@plt>
  45e3dc:	mov	x4, x0
  45e3e0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45e3e4:	add	x3, x0, #0xbc0
  45e3e8:	mov	w2, #0x8                   	// #8
  45e3ec:	ldr	x1, [sp, #184]
  45e3f0:	mov	x0, x4
  45e3f4:	bl	401cf0 <printf@plt>
  45e3f8:	b	45e400 <ferror@plt+0x5c680>
  45e3fc:	nop
  45e400:	ldr	w0, [sp, #252]
  45e404:	cmp	w0, #0x4
  45e408:	b.eq	45e77c <ferror@plt+0x5c9fc>  // b.none
  45e40c:	ldr	w0, [sp, #252]
  45e410:	cmp	w0, #0x4
  45e414:	b.gt	45e940 <ferror@plt+0x5cbc0>
  45e418:	ldr	w0, [sp, #252]
  45e41c:	cmp	w0, #0x3
  45e420:	b.eq	45e628 <ferror@plt+0x5c8a8>  // b.none
  45e424:	ldr	w0, [sp, #252]
  45e428:	cmp	w0, #0x3
  45e42c:	b.gt	45e940 <ferror@plt+0x5cbc0>
  45e430:	ldr	w0, [sp, #252]
  45e434:	cmp	w0, #0x2
  45e438:	b.eq	45e544 <ferror@plt+0x5c7c4>  // b.none
  45e43c:	ldr	w0, [sp, #252]
  45e440:	cmp	w0, #0x2
  45e444:	b.gt	45e940 <ferror@plt+0x5cbc0>
  45e448:	ldr	w0, [sp, #252]
  45e44c:	cmp	w0, #0x0
  45e450:	b.eq	45e464 <ferror@plt+0x5c6e4>  // b.none
  45e454:	ldr	w0, [sp, #252]
  45e458:	cmp	w0, #0x1
  45e45c:	b.eq	45e490 <ferror@plt+0x5c710>  // b.none
  45e460:	b	45e940 <ferror@plt+0x5cbc0>
  45e464:	ldr	x0, [sp, #48]
  45e468:	ldr	x1, [sp, #264]
  45e46c:	str	x1, [x0]
  45e470:	ldr	x0, [sp, #24]
  45e474:	ldr	x1, [sp, #256]
  45e478:	str	x1, [x0]
  45e47c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45e480:	add	x0, x0, #0xed8
  45e484:	bl	401d40 <gettext@plt>
  45e488:	bl	401cf0 <printf@plt>
  45e48c:	b	45eb30 <ferror@plt+0x5cdb0>
  45e490:	add	x1, sp, #0x60
  45e494:	add	x0, sp, #0x64
  45e498:	mov	x4, x1
  45e49c:	mov	x3, x0
  45e4a0:	mov	w2, #0x0                   	// #0
  45e4a4:	ldr	x1, [sp, #216]
  45e4a8:	ldr	x0, [sp, #264]
  45e4ac:	bl	449b20 <ferror@plt+0x47da0>
  45e4b0:	str	x0, [sp, #120]
  45e4b4:	ldr	w0, [sp, #100]
  45e4b8:	mov	w0, w0
  45e4bc:	ldr	x1, [sp, #264]
  45e4c0:	add	x0, x1, x0
  45e4c4:	str	x0, [sp, #264]
  45e4c8:	ldr	x0, [sp, #120]
  45e4cc:	str	w0, [sp, #244]
  45e4d0:	ldr	w0, [sp, #244]
  45e4d4:	ldr	x1, [sp, #120]
  45e4d8:	cmp	x1, x0
  45e4dc:	b.eq	45e4ec <ferror@plt+0x5c76c>  // b.none
  45e4e0:	ldr	w0, [sp, #96]
  45e4e4:	orr	w0, w0, #0x2
  45e4e8:	str	w0, [sp, #96]
  45e4ec:	ldr	w0, [sp, #96]
  45e4f0:	bl	449630 <ferror@plt+0x478b0>
  45e4f4:	mov	w1, #0x8                   	// #8
  45e4f8:	ldr	w0, [sp, #244]
  45e4fc:	bl	45dfb4 <ferror@plt+0x5c234>
  45e500:	ldr	x0, [sp, #256]
  45e504:	cmp	x0, #0x0
  45e508:	b.eq	45e514 <ferror@plt+0x5c794>  // b.none
  45e50c:	mov	w0, #0x15                  	// #21
  45e510:	b	45e518 <ferror@plt+0x5c798>
  45e514:	mov	w0, #0x9                   	// #9
  45e518:	adrp	x1, 49f000 <warn@@Base+0x3002c>
  45e51c:	add	x2, x1, #0xbc0
  45e520:	mov	w1, w0
  45e524:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45e528:	add	x0, x0, #0xbc8
  45e52c:	bl	401cf0 <printf@plt>
  45e530:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45e534:	add	x0, x0, #0x58
  45e538:	bl	401d40 <gettext@plt>
  45e53c:	bl	401cf0 <printf@plt>
  45e540:	b	45eb14 <ferror@plt+0x5cd94>
  45e544:	add	x1, sp, #0x58
  45e548:	add	x0, sp, #0x5c
  45e54c:	mov	x4, x1
  45e550:	mov	x3, x0
  45e554:	mov	w2, #0x0                   	// #0
  45e558:	ldr	x1, [sp, #216]
  45e55c:	ldr	x0, [sp, #264]
  45e560:	bl	449b20 <ferror@plt+0x47da0>
  45e564:	str	x0, [sp, #144]
  45e568:	ldr	w0, [sp, #92]
  45e56c:	mov	w0, w0
  45e570:	ldr	x1, [sp, #264]
  45e574:	add	x0, x1, x0
  45e578:	str	x0, [sp, #264]
  45e57c:	ldr	x0, [sp, #144]
  45e580:	str	w0, [sp, #244]
  45e584:	ldr	w0, [sp, #244]
  45e588:	ldr	x1, [sp, #144]
  45e58c:	cmp	x1, x0
  45e590:	b.eq	45e5a0 <ferror@plt+0x5c820>  // b.none
  45e594:	ldr	w0, [sp, #88]
  45e598:	orr	w0, w0, #0x2
  45e59c:	str	w0, [sp, #88]
  45e5a0:	ldr	w0, [sp, #88]
  45e5a4:	bl	449630 <ferror@plt+0x478b0>
  45e5a8:	mov	w1, #0x8                   	// #8
  45e5ac:	ldr	w0, [sp, #244]
  45e5b0:	bl	45dfb4 <ferror@plt+0x5c234>
  45e5b4:	add	x1, sp, #0x50
  45e5b8:	add	x0, sp, #0x54
  45e5bc:	mov	x4, x1
  45e5c0:	mov	x3, x0
  45e5c4:	mov	w2, #0x0                   	// #0
  45e5c8:	ldr	x1, [sp, #216]
  45e5cc:	ldr	x0, [sp, #264]
  45e5d0:	bl	449b20 <ferror@plt+0x47da0>
  45e5d4:	str	x0, [sp, #136]
  45e5d8:	ldr	w0, [sp, #84]
  45e5dc:	mov	w0, w0
  45e5e0:	ldr	x1, [sp, #264]
  45e5e4:	add	x0, x1, x0
  45e5e8:	str	x0, [sp, #264]
  45e5ec:	ldr	x0, [sp, #136]
  45e5f0:	str	w0, [sp, #244]
  45e5f4:	ldr	w0, [sp, #244]
  45e5f8:	ldr	x1, [sp, #136]
  45e5fc:	cmp	x1, x0
  45e600:	b.eq	45e610 <ferror@plt+0x5c890>  // b.none
  45e604:	ldr	w0, [sp, #80]
  45e608:	orr	w0, w0, #0x2
  45e60c:	str	w0, [sp, #80]
  45e610:	ldr	w0, [sp, #80]
  45e614:	bl	449630 <ferror@plt+0x478b0>
  45e618:	mov	w1, #0x8                   	// #8
  45e61c:	ldr	w0, [sp, #244]
  45e620:	bl	45dfb4 <ferror@plt+0x5c234>
  45e624:	b	45e970 <ferror@plt+0x5cbf0>
  45e628:	add	x1, sp, #0x48
  45e62c:	add	x0, sp, #0x4c
  45e630:	mov	x4, x1
  45e634:	mov	x3, x0
  45e638:	mov	w2, #0x0                   	// #0
  45e63c:	ldr	x1, [sp, #216]
  45e640:	ldr	x0, [sp, #264]
  45e644:	bl	449b20 <ferror@plt+0x47da0>
  45e648:	str	x0, [sp, #152]
  45e64c:	ldr	w0, [sp, #76]
  45e650:	mov	w0, w0
  45e654:	ldr	x1, [sp, #264]
  45e658:	add	x0, x1, x0
  45e65c:	str	x0, [sp, #264]
  45e660:	ldr	x0, [sp, #152]
  45e664:	str	w0, [sp, #244]
  45e668:	ldr	w0, [sp, #244]
  45e66c:	ldr	x1, [sp, #152]
  45e670:	cmp	x1, x0
  45e674:	b.eq	45e684 <ferror@plt+0x5c904>  // b.none
  45e678:	ldr	w0, [sp, #72]
  45e67c:	orr	w0, w0, #0x2
  45e680:	str	w0, [sp, #72]
  45e684:	ldr	w0, [sp, #72]
  45e688:	bl	449630 <ferror@plt+0x478b0>
  45e68c:	mov	w1, #0x8                   	// #8
  45e690:	ldr	w0, [sp, #244]
  45e694:	bl	45dfb4 <ferror@plt+0x5c234>
  45e698:	mov	w0, #0x4                   	// #4
  45e69c:	str	w0, [sp, #236]
  45e6a0:	ldr	w0, [sp, #236]
  45e6a4:	cmp	w0, #0x4
  45e6a8:	b.ls	45e6dc <ferror@plt+0x5c95c>  // b.plast
  45e6ac:	ldr	w0, [sp, #236]
  45e6b0:	mov	x2, x0
  45e6b4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45e6b8:	add	x1, x0, #0xc78
  45e6bc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45e6c0:	add	x0, x0, #0xcc8
  45e6c4:	bl	401920 <ngettext@plt>
  45e6c8:	mov	w2, #0x4                   	// #4
  45e6cc:	ldr	w1, [sp, #236]
  45e6d0:	bl	46eed4 <error@@Base>
  45e6d4:	mov	w0, #0x4                   	// #4
  45e6d8:	str	w0, [sp, #236]
  45e6dc:	ldr	w0, [sp, #236]
  45e6e0:	ldr	x1, [sp, #264]
  45e6e4:	add	x0, x1, x0
  45e6e8:	ldr	x1, [sp, #216]
  45e6ec:	cmp	x1, x0
  45e6f0:	b.hi	45e71c <ferror@plt+0x5c99c>  // b.pmore
  45e6f4:	ldr	x1, [sp, #264]
  45e6f8:	ldr	x0, [sp, #216]
  45e6fc:	cmp	x1, x0
  45e700:	b.cs	45e718 <ferror@plt+0x5c998>  // b.hs, b.nlast
  45e704:	ldr	x1, [sp, #216]
  45e708:	ldr	x0, [sp, #264]
  45e70c:	sub	x0, x1, x0
  45e710:	str	w0, [sp, #236]
  45e714:	b	45e71c <ferror@plt+0x5c99c>
  45e718:	str	wzr, [sp, #236]
  45e71c:	ldr	w0, [sp, #236]
  45e720:	cmp	w0, #0x0
  45e724:	b.eq	45e734 <ferror@plt+0x5c9b4>  // b.none
  45e728:	ldr	w0, [sp, #236]
  45e72c:	cmp	w0, #0x8
  45e730:	b.ls	45e73c <ferror@plt+0x5c9bc>  // b.plast
  45e734:	str	wzr, [sp, #244]
  45e738:	b	45e75c <ferror@plt+0x5c9dc>
  45e73c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45e740:	add	x0, x0, #0x580
  45e744:	ldr	x2, [x0]
  45e748:	ldr	w0, [sp, #236]
  45e74c:	mov	w1, w0
  45e750:	ldr	x0, [sp, #264]
  45e754:	blr	x2
  45e758:	str	w0, [sp, #244]
  45e75c:	ldr	x0, [sp, #264]
  45e760:	add	x0, x0, #0x4
  45e764:	str	x0, [sp, #264]
  45e768:	ldr	w1, [sp, #244]
  45e76c:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45e770:	add	x0, x0, #0x78
  45e774:	bl	401cf0 <printf@plt>
  45e778:	b	45e970 <ferror@plt+0x5cbf0>
  45e77c:	mov	w0, #0x4                   	// #4
  45e780:	str	w0, [sp, #232]
  45e784:	ldr	w0, [sp, #232]
  45e788:	cmp	w0, #0x4
  45e78c:	b.ls	45e7c0 <ferror@plt+0x5ca40>  // b.plast
  45e790:	ldr	w0, [sp, #232]
  45e794:	mov	x2, x0
  45e798:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45e79c:	add	x1, x0, #0xc78
  45e7a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45e7a4:	add	x0, x0, #0xcc8
  45e7a8:	bl	401920 <ngettext@plt>
  45e7ac:	mov	w2, #0x4                   	// #4
  45e7b0:	ldr	w1, [sp, #232]
  45e7b4:	bl	46eed4 <error@@Base>
  45e7b8:	mov	w0, #0x4                   	// #4
  45e7bc:	str	w0, [sp, #232]
  45e7c0:	ldr	w0, [sp, #232]
  45e7c4:	ldr	x1, [sp, #264]
  45e7c8:	add	x0, x1, x0
  45e7cc:	ldr	x1, [sp, #216]
  45e7d0:	cmp	x1, x0
  45e7d4:	b.hi	45e800 <ferror@plt+0x5ca80>  // b.pmore
  45e7d8:	ldr	x1, [sp, #264]
  45e7dc:	ldr	x0, [sp, #216]
  45e7e0:	cmp	x1, x0
  45e7e4:	b.cs	45e7fc <ferror@plt+0x5ca7c>  // b.hs, b.nlast
  45e7e8:	ldr	x1, [sp, #216]
  45e7ec:	ldr	x0, [sp, #264]
  45e7f0:	sub	x0, x1, x0
  45e7f4:	str	w0, [sp, #232]
  45e7f8:	b	45e800 <ferror@plt+0x5ca80>
  45e7fc:	str	wzr, [sp, #232]
  45e800:	ldr	w0, [sp, #232]
  45e804:	cmp	w0, #0x0
  45e808:	b.eq	45e818 <ferror@plt+0x5ca98>  // b.none
  45e80c:	ldr	w0, [sp, #232]
  45e810:	cmp	w0, #0x8
  45e814:	b.ls	45e820 <ferror@plt+0x5caa0>  // b.plast
  45e818:	str	wzr, [sp, #244]
  45e81c:	b	45e840 <ferror@plt+0x5cac0>
  45e820:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45e824:	add	x0, x0, #0x580
  45e828:	ldr	x2, [x0]
  45e82c:	ldr	w0, [sp, #232]
  45e830:	mov	w1, w0
  45e834:	ldr	x0, [sp, #264]
  45e838:	blr	x2
  45e83c:	str	w0, [sp, #244]
  45e840:	ldr	x0, [sp, #264]
  45e844:	add	x0, x0, #0x4
  45e848:	str	x0, [sp, #264]
  45e84c:	ldr	w1, [sp, #244]
  45e850:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45e854:	add	x0, x0, #0x78
  45e858:	bl	401cf0 <printf@plt>
  45e85c:	mov	w0, #0x4                   	// #4
  45e860:	str	w0, [sp, #228]
  45e864:	ldr	w0, [sp, #228]
  45e868:	cmp	w0, #0x4
  45e86c:	b.ls	45e8a0 <ferror@plt+0x5cb20>  // b.plast
  45e870:	ldr	w0, [sp, #228]
  45e874:	mov	x2, x0
  45e878:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45e87c:	add	x1, x0, #0xc78
  45e880:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45e884:	add	x0, x0, #0xcc8
  45e888:	bl	401920 <ngettext@plt>
  45e88c:	mov	w2, #0x4                   	// #4
  45e890:	ldr	w1, [sp, #228]
  45e894:	bl	46eed4 <error@@Base>
  45e898:	mov	w0, #0x4                   	// #4
  45e89c:	str	w0, [sp, #228]
  45e8a0:	ldr	w0, [sp, #228]
  45e8a4:	ldr	x1, [sp, #264]
  45e8a8:	add	x0, x1, x0
  45e8ac:	ldr	x1, [sp, #216]
  45e8b0:	cmp	x1, x0
  45e8b4:	b.hi	45e8e0 <ferror@plt+0x5cb60>  // b.pmore
  45e8b8:	ldr	x1, [sp, #264]
  45e8bc:	ldr	x0, [sp, #216]
  45e8c0:	cmp	x1, x0
  45e8c4:	b.cs	45e8dc <ferror@plt+0x5cb5c>  // b.hs, b.nlast
  45e8c8:	ldr	x1, [sp, #216]
  45e8cc:	ldr	x0, [sp, #264]
  45e8d0:	sub	x0, x1, x0
  45e8d4:	str	w0, [sp, #228]
  45e8d8:	b	45e8e0 <ferror@plt+0x5cb60>
  45e8dc:	str	wzr, [sp, #228]
  45e8e0:	ldr	w0, [sp, #228]
  45e8e4:	cmp	w0, #0x0
  45e8e8:	b.eq	45e8f8 <ferror@plt+0x5cb78>  // b.none
  45e8ec:	ldr	w0, [sp, #228]
  45e8f0:	cmp	w0, #0x8
  45e8f4:	b.ls	45e900 <ferror@plt+0x5cb80>  // b.plast
  45e8f8:	str	wzr, [sp, #244]
  45e8fc:	b	45e920 <ferror@plt+0x5cba0>
  45e900:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45e904:	add	x0, x0, #0x580
  45e908:	ldr	x2, [x0]
  45e90c:	ldr	w0, [sp, #228]
  45e910:	mov	w1, w0
  45e914:	ldr	x0, [sp, #264]
  45e918:	blr	x2
  45e91c:	str	w0, [sp, #244]
  45e920:	ldr	x0, [sp, #264]
  45e924:	add	x0, x0, #0x4
  45e928:	str	x0, [sp, #264]
  45e92c:	ldr	w1, [sp, #244]
  45e930:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45e934:	add	x0, x0, #0x78
  45e938:	bl	401cf0 <printf@plt>
  45e93c:	b	45e970 <ferror@plt+0x5cbf0>
  45e940:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45e944:	add	x0, x0, #0x80
  45e948:	bl	401d40 <gettext@plt>
  45e94c:	ldr	w1, [sp, #252]
  45e950:	bl	46efd4 <warn@@Base>
  45e954:	ldr	x0, [sp, #48]
  45e958:	ldr	x1, [sp, #264]
  45e95c:	str	x1, [x0]
  45e960:	ldr	x0, [sp, #24]
  45e964:	ldr	x1, [sp, #256]
  45e968:	str	x1, [x0]
  45e96c:	b	45eb30 <ferror@plt+0x5cdb0>
  45e970:	ldr	x0, [sp, #264]
  45e974:	add	x0, x0, #0x2
  45e978:	ldr	x1, [sp, #216]
  45e97c:	cmp	x1, x0
  45e980:	b.cs	45e99c <ferror@plt+0x5cc1c>  // b.hs, b.nlast
  45e984:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45e988:	add	x0, x0, #0xe98
  45e98c:	bl	401d40 <gettext@plt>
  45e990:	ldr	x1, [sp, #32]
  45e994:	bl	46efd4 <warn@@Base>
  45e998:	b	45eb18 <ferror@plt+0x5cd98>
  45e99c:	mov	w0, #0x2                   	// #2
  45e9a0:	str	w0, [sp, #224]
  45e9a4:	ldr	w0, [sp, #224]
  45e9a8:	cmp	w0, #0x2
  45e9ac:	b.ls	45e9e0 <ferror@plt+0x5cc60>  // b.plast
  45e9b0:	ldr	w0, [sp, #224]
  45e9b4:	mov	x2, x0
  45e9b8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45e9bc:	add	x1, x0, #0xc78
  45e9c0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45e9c4:	add	x0, x0, #0xcc8
  45e9c8:	bl	401920 <ngettext@plt>
  45e9cc:	mov	w2, #0x2                   	// #2
  45e9d0:	ldr	w1, [sp, #224]
  45e9d4:	bl	46eed4 <error@@Base>
  45e9d8:	mov	w0, #0x2                   	// #2
  45e9dc:	str	w0, [sp, #224]
  45e9e0:	ldr	w0, [sp, #224]
  45e9e4:	ldr	x1, [sp, #264]
  45e9e8:	add	x0, x1, x0
  45e9ec:	ldr	x1, [sp, #216]
  45e9f0:	cmp	x1, x0
  45e9f4:	b.hi	45ea20 <ferror@plt+0x5cca0>  // b.pmore
  45e9f8:	ldr	x1, [sp, #264]
  45e9fc:	ldr	x0, [sp, #216]
  45ea00:	cmp	x1, x0
  45ea04:	b.cs	45ea1c <ferror@plt+0x5cc9c>  // b.hs, b.nlast
  45ea08:	ldr	x1, [sp, #216]
  45ea0c:	ldr	x0, [sp, #264]
  45ea10:	sub	x0, x1, x0
  45ea14:	str	w0, [sp, #224]
  45ea18:	b	45ea20 <ferror@plt+0x5cca0>
  45ea1c:	str	wzr, [sp, #224]
  45ea20:	ldr	w0, [sp, #224]
  45ea24:	cmp	w0, #0x0
  45ea28:	b.eq	45ea38 <ferror@plt+0x5ccb8>  // b.none
  45ea2c:	ldr	w0, [sp, #224]
  45ea30:	cmp	w0, #0x8
  45ea34:	b.ls	45ea40 <ferror@plt+0x5ccc0>  // b.plast
  45ea38:	strh	wzr, [sp, #250]
  45ea3c:	b	45ea60 <ferror@plt+0x5cce0>
  45ea40:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45ea44:	add	x0, x0, #0x580
  45ea48:	ldr	x2, [x0]
  45ea4c:	ldr	w0, [sp, #224]
  45ea50:	mov	w1, w0
  45ea54:	ldr	x0, [sp, #264]
  45ea58:	blr	x2
  45ea5c:	strh	w0, [sp, #250]
  45ea60:	ldr	x0, [sp, #264]
  45ea64:	add	x0, x0, #0x2
  45ea68:	str	x0, [sp, #264]
  45ea6c:	ldrh	w0, [sp, #250]
  45ea70:	ldr	x1, [sp, #264]
  45ea74:	add	x0, x1, x0
  45ea78:	ldr	x1, [sp, #216]
  45ea7c:	cmp	x1, x0
  45ea80:	b.cs	45ea9c <ferror@plt+0x5cd1c>  // b.hs, b.nlast
  45ea84:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  45ea88:	add	x0, x0, #0xe98
  45ea8c:	bl	401d40 <gettext@plt>
  45ea90:	ldr	x1, [sp, #32]
  45ea94:	bl	46efd4 <warn@@Base>
  45ea98:	b	45eb18 <ferror@plt+0x5cd98>
  45ea9c:	mov	w0, #0x28                  	// #40
  45eaa0:	bl	401d20 <putchar@plt>
  45eaa4:	ldrh	w0, [sp, #250]
  45eaa8:	ldr	x6, [sp, #56]
  45eaac:	ldr	x5, [sp, #208]
  45eab0:	mov	x4, x0
  45eab4:	ldr	w3, [sp, #196]
  45eab8:	ldr	w2, [sp, #200]
  45eabc:	ldr	w1, [sp, #204]
  45eac0:	ldr	x0, [sp, #264]
  45eac4:	bl	44b550 <ferror@plt+0x497d0>
  45eac8:	str	w0, [sp, #132]
  45eacc:	mov	w0, #0x29                  	// #41
  45ead0:	bl	401d20 <putchar@plt>
  45ead4:	ldr	w0, [sp, #132]
  45ead8:	cmp	w0, #0x0
  45eadc:	b.eq	45eafc <ferror@plt+0x5cd7c>  // b.none
  45eae0:	ldr	w0, [sp, #40]
  45eae4:	cmp	w0, #0x0
  45eae8:	b.ne	45eafc <ferror@plt+0x5cd7c>  // b.any
  45eaec:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45eaf0:	add	x0, x0, #0xd70
  45eaf4:	bl	401d40 <gettext@plt>
  45eaf8:	bl	401cf0 <printf@plt>
  45eafc:	mov	w0, #0xa                   	// #10
  45eb00:	bl	401d20 <putchar@plt>
  45eb04:	ldrh	w0, [sp, #250]
  45eb08:	ldr	x1, [sp, #264]
  45eb0c:	add	x0, x1, x0
  45eb10:	str	x0, [sp, #264]
  45eb14:	b	45e188 <ferror@plt+0x5c408>
  45eb18:	ldr	x0, [sp, #48]
  45eb1c:	ldr	x1, [sp, #264]
  45eb20:	str	x1, [x0]
  45eb24:	ldr	x0, [sp, #24]
  45eb28:	ldr	x1, [sp, #256]
  45eb2c:	str	x1, [x0]
  45eb30:	ldp	x29, x30, [sp], #272
  45eb34:	ret
  45eb38:	sub	sp, sp, #0x30
  45eb3c:	str	x0, [sp, #8]
  45eb40:	str	x1, [sp]
  45eb44:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45eb48:	add	x0, x0, #0xe28
  45eb4c:	ldr	x1, [x0]
  45eb50:	ldr	x0, [sp, #8]
  45eb54:	ldr	w0, [x0]
  45eb58:	mov	w0, w0
  45eb5c:	lsl	x0, x0, #3
  45eb60:	add	x0, x1, x0
  45eb64:	ldr	x0, [x0]
  45eb68:	str	x0, [sp, #40]
  45eb6c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45eb70:	add	x0, x0, #0xe28
  45eb74:	ldr	x1, [x0]
  45eb78:	ldr	x0, [sp]
  45eb7c:	ldr	w0, [x0]
  45eb80:	mov	w0, w0
  45eb84:	lsl	x0, x0, #3
  45eb88:	add	x0, x1, x0
  45eb8c:	ldr	x0, [x0]
  45eb90:	str	x0, [sp, #32]
  45eb94:	ldr	x1, [sp, #40]
  45eb98:	ldr	x0, [sp, #32]
  45eb9c:	cmp	x1, x0
  45eba0:	cset	w0, hi  // hi = pmore
  45eba4:	and	w0, w0, #0xff
  45eba8:	mov	w2, w0
  45ebac:	ldr	x1, [sp, #32]
  45ebb0:	ldr	x0, [sp, #40]
  45ebb4:	cmp	x1, x0
  45ebb8:	cset	w0, hi  // hi = pmore
  45ebbc:	and	w0, w0, #0xff
  45ebc0:	sub	w0, w2, w0
  45ebc4:	str	w0, [sp, #28]
  45ebc8:	ldr	w0, [sp, #28]
  45ebcc:	cmp	w0, #0x0
  45ebd0:	b.eq	45ebdc <ferror@plt+0x5ce5c>  // b.none
  45ebd4:	ldr	w0, [sp, #28]
  45ebd8:	b	45ec64 <ferror@plt+0x5cee4>
  45ebdc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45ebe0:	add	x0, x0, #0xe30
  45ebe4:	ldr	x1, [x0]
  45ebe8:	ldr	x0, [sp, #8]
  45ebec:	ldr	w0, [x0]
  45ebf0:	mov	w0, w0
  45ebf4:	lsl	x0, x0, #3
  45ebf8:	add	x0, x1, x0
  45ebfc:	ldr	x0, [x0]
  45ec00:	str	x0, [sp, #40]
  45ec04:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45ec08:	add	x0, x0, #0xe30
  45ec0c:	ldr	x1, [x0]
  45ec10:	ldr	x0, [sp]
  45ec14:	ldr	w0, [x0]
  45ec18:	mov	w0, w0
  45ec1c:	lsl	x0, x0, #3
  45ec20:	add	x0, x1, x0
  45ec24:	ldr	x0, [x0]
  45ec28:	str	x0, [sp, #32]
  45ec2c:	ldr	x1, [sp, #40]
  45ec30:	ldr	x0, [sp, #32]
  45ec34:	cmp	x1, x0
  45ec38:	cset	w0, hi  // hi = pmore
  45ec3c:	and	w0, w0, #0xff
  45ec40:	mov	w2, w0
  45ec44:	ldr	x1, [sp, #32]
  45ec48:	ldr	x0, [sp, #40]
  45ec4c:	cmp	x1, x0
  45ec50:	cset	w0, hi  // hi = pmore
  45ec54:	and	w0, w0, #0xff
  45ec58:	sub	w0, w2, w0
  45ec5c:	str	w0, [sp, #28]
  45ec60:	ldr	w0, [sp, #28]
  45ec64:	add	sp, sp, #0x30
  45ec68:	ret
  45ec6c:	stp	x29, x30, [sp, #-288]!
  45ec70:	mov	x29, sp
  45ec74:	stp	x19, x20, [sp, #16]
  45ec78:	str	x0, [sp, #40]
  45ec7c:	str	x1, [sp, #32]
  45ec80:	ldr	x0, [sp, #40]
  45ec84:	ldr	x0, [x0, #32]
  45ec88:	str	x0, [sp, #56]
  45ec8c:	str	xzr, [sp, #48]
  45ec90:	ldr	x0, [sp, #56]
  45ec94:	str	x0, [sp, #144]
  45ec98:	str	wzr, [sp, #284]
  45ec9c:	str	xzr, [sp, #272]
  45eca0:	str	xzr, [sp, #264]
  45eca4:	str	wzr, [sp, #260]
  45eca8:	str	wzr, [sp, #248]
  45ecac:	mov	w0, #0x1                   	// #1
  45ecb0:	str	w0, [sp, #244]
  45ecb4:	ldr	x0, [sp, #56]
  45ecb8:	str	x0, [sp, #136]
  45ecbc:	ldr	x0, [sp, #48]
  45ecc0:	str	x0, [sp, #232]
  45ecc4:	str	xzr, [sp, #224]
  45ecc8:	ldr	x0, [sp, #40]
  45eccc:	ldr	x0, [x0, #16]
  45ecd0:	mov	w1, #0x2e                  	// #46
  45ecd4:	bl	401b50 <strrchr@plt>
  45ecd8:	str	x0, [sp, #128]
  45ecdc:	str	wzr, [sp, #220]
  45ece0:	ldr	x0, [sp, #40]
  45ece4:	ldr	x2, [x0, #16]
  45ece8:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45ecec:	add	x1, x0, #0xa8
  45ecf0:	mov	x0, x2
  45ecf4:	bl	401ca0 <strstr@plt>
  45ecf8:	cmp	x0, #0x0
  45ecfc:	cset	w0, ne  // ne = any
  45ed00:	and	w0, w0, #0xff
  45ed04:	str	w0, [sp, #124]
  45ed08:	str	xzr, [sp, #208]
  45ed0c:	ldr	x0, [sp, #128]
  45ed10:	cmp	x0, #0x0
  45ed14:	b.eq	45ed38 <ferror@plt+0x5cfb8>  // b.none
  45ed18:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  45ed1c:	add	x1, x0, #0x430
  45ed20:	ldr	x0, [sp, #128]
  45ed24:	bl	401bf0 <strcmp@plt>
  45ed28:	cmp	w0, #0x0
  45ed2c:	b.ne	45ed38 <ferror@plt+0x5cfb8>  // b.any
  45ed30:	mov	w0, #0x1                   	// #1
  45ed34:	str	w0, [sp, #220]
  45ed38:	ldr	x0, [sp, #40]
  45ed3c:	ldr	x0, [x0, #48]
  45ed40:	str	x0, [sp, #112]
  45ed44:	ldr	x0, [sp, #112]
  45ed48:	cmp	x0, #0x0
  45ed4c:	b.ne	45ed7c <ferror@plt+0x5cffc>  // b.any
  45ed50:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45ed54:	add	x0, x0, #0xb8
  45ed58:	bl	401d40 <gettext@plt>
  45ed5c:	mov	x2, x0
  45ed60:	ldr	x0, [sp, #40]
  45ed64:	ldr	x0, [x0, #16]
  45ed68:	mov	x1, x0
  45ed6c:	mov	x0, x2
  45ed70:	bl	401cf0 <printf@plt>
  45ed74:	mov	w0, #0x0                   	// #0
  45ed78:	b	45ffec <ferror@plt+0x5e26c>
  45ed7c:	ldr	w0, [sp, #124]
  45ed80:	cmp	w0, #0x0
  45ed84:	b.eq	45f360 <ferror@plt+0x5d5e0>  // b.none
  45ed88:	ldr	x0, [sp, #144]
  45ed8c:	str	x0, [sp, #200]
  45ed90:	ldr	x0, [sp, #40]
  45ed94:	ldr	x0, [x0, #48]
  45ed98:	ldr	x1, [sp, #144]
  45ed9c:	add	x0, x1, x0
  45eda0:	str	x0, [sp, #104]
  45eda4:	mov	w0, #0x4                   	// #4
  45eda8:	str	w0, [sp, #180]
  45edac:	ldr	w0, [sp, #180]
  45edb0:	cmp	w0, #0x8
  45edb4:	b.ls	45ede8 <ferror@plt+0x5d068>  // b.plast
  45edb8:	ldr	w0, [sp, #180]
  45edbc:	mov	x2, x0
  45edc0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45edc4:	add	x1, x0, #0xc78
  45edc8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45edcc:	add	x0, x0, #0xcc8
  45edd0:	bl	401920 <ngettext@plt>
  45edd4:	mov	w2, #0x8                   	// #8
  45edd8:	ldr	w1, [sp, #180]
  45eddc:	bl	46eed4 <error@@Base>
  45ede0:	mov	w0, #0x8                   	// #8
  45ede4:	str	w0, [sp, #180]
  45ede8:	ldr	w0, [sp, #180]
  45edec:	ldr	x1, [sp, #200]
  45edf0:	add	x0, x1, x0
  45edf4:	ldr	x1, [sp, #104]
  45edf8:	cmp	x1, x0
  45edfc:	b.hi	45ee28 <ferror@plt+0x5d0a8>  // b.pmore
  45ee00:	ldr	x1, [sp, #200]
  45ee04:	ldr	x0, [sp, #104]
  45ee08:	cmp	x1, x0
  45ee0c:	b.cs	45ee24 <ferror@plt+0x5d0a4>  // b.hs, b.nlast
  45ee10:	ldr	x1, [sp, #104]
  45ee14:	ldr	x0, [sp, #200]
  45ee18:	sub	x0, x1, x0
  45ee1c:	str	w0, [sp, #180]
  45ee20:	b	45ee28 <ferror@plt+0x5d0a8>
  45ee24:	str	wzr, [sp, #180]
  45ee28:	ldr	w0, [sp, #180]
  45ee2c:	cmp	w0, #0x0
  45ee30:	b.eq	45ee40 <ferror@plt+0x5d0c0>  // b.none
  45ee34:	ldr	w0, [sp, #180]
  45ee38:	cmp	w0, #0x8
  45ee3c:	b.ls	45ee48 <ferror@plt+0x5d0c8>  // b.plast
  45ee40:	str	xzr, [sp, #192]
  45ee44:	b	45ee68 <ferror@plt+0x5d0e8>
  45ee48:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45ee4c:	add	x0, x0, #0x580
  45ee50:	ldr	x2, [x0]
  45ee54:	ldr	w0, [sp, #180]
  45ee58:	mov	w1, w0
  45ee5c:	ldr	x0, [sp, #200]
  45ee60:	blr	x2
  45ee64:	str	x0, [sp, #192]
  45ee68:	ldr	x0, [sp, #200]
  45ee6c:	add	x0, x0, #0x4
  45ee70:	str	x0, [sp, #200]
  45ee74:	ldr	x1, [sp, #192]
  45ee78:	mov	x0, #0xffffffff            	// #4294967295
  45ee7c:	cmp	x1, x0
  45ee80:	b.ne	45ef54 <ferror@plt+0x5d1d4>  // b.any
  45ee84:	mov	w0, #0x8                   	// #8
  45ee88:	str	w0, [sp, #176]
  45ee8c:	ldr	w0, [sp, #176]
  45ee90:	cmp	w0, #0x8
  45ee94:	b.ls	45eec8 <ferror@plt+0x5d148>  // b.plast
  45ee98:	ldr	w0, [sp, #176]
  45ee9c:	mov	x2, x0
  45eea0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45eea4:	add	x1, x0, #0xc78
  45eea8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45eeac:	add	x0, x0, #0xcc8
  45eeb0:	bl	401920 <ngettext@plt>
  45eeb4:	mov	w2, #0x8                   	// #8
  45eeb8:	ldr	w1, [sp, #176]
  45eebc:	bl	46eed4 <error@@Base>
  45eec0:	mov	w0, #0x8                   	// #8
  45eec4:	str	w0, [sp, #176]
  45eec8:	ldr	w0, [sp, #176]
  45eecc:	ldr	x1, [sp, #200]
  45eed0:	add	x0, x1, x0
  45eed4:	ldr	x1, [sp, #104]
  45eed8:	cmp	x1, x0
  45eedc:	b.hi	45ef08 <ferror@plt+0x5d188>  // b.pmore
  45eee0:	ldr	x1, [sp, #200]
  45eee4:	ldr	x0, [sp, #104]
  45eee8:	cmp	x1, x0
  45eeec:	b.cs	45ef04 <ferror@plt+0x5d184>  // b.hs, b.nlast
  45eef0:	ldr	x1, [sp, #104]
  45eef4:	ldr	x0, [sp, #200]
  45eef8:	sub	x0, x1, x0
  45eefc:	str	w0, [sp, #176]
  45ef00:	b	45ef08 <ferror@plt+0x5d188>
  45ef04:	str	wzr, [sp, #176]
  45ef08:	ldr	w0, [sp, #176]
  45ef0c:	cmp	w0, #0x0
  45ef10:	b.eq	45ef20 <ferror@plt+0x5d1a0>  // b.none
  45ef14:	ldr	w0, [sp, #176]
  45ef18:	cmp	w0, #0x8
  45ef1c:	b.ls	45ef28 <ferror@plt+0x5d1a8>  // b.plast
  45ef20:	str	xzr, [sp, #192]
  45ef24:	b	45ef48 <ferror@plt+0x5d1c8>
  45ef28:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45ef2c:	add	x0, x0, #0x580
  45ef30:	ldr	x2, [x0]
  45ef34:	ldr	w0, [sp, #176]
  45ef38:	mov	w1, w0
  45ef3c:	ldr	x0, [sp, #200]
  45ef40:	blr	x2
  45ef44:	str	x0, [sp, #192]
  45ef48:	ldr	x0, [sp, #200]
  45ef4c:	add	x0, x0, #0x8
  45ef50:	str	x0, [sp, #200]
  45ef54:	mov	w0, #0x2                   	// #2
  45ef58:	str	w0, [sp, #172]
  45ef5c:	ldr	w0, [sp, #172]
  45ef60:	cmp	w0, #0x2
  45ef64:	b.ls	45ef98 <ferror@plt+0x5d218>  // b.plast
  45ef68:	ldr	w0, [sp, #172]
  45ef6c:	mov	x2, x0
  45ef70:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45ef74:	add	x1, x0, #0xc78
  45ef78:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45ef7c:	add	x0, x0, #0xcc8
  45ef80:	bl	401920 <ngettext@plt>
  45ef84:	mov	w2, #0x2                   	// #2
  45ef88:	ldr	w1, [sp, #172]
  45ef8c:	bl	46eed4 <error@@Base>
  45ef90:	mov	w0, #0x2                   	// #2
  45ef94:	str	w0, [sp, #172]
  45ef98:	ldr	w0, [sp, #172]
  45ef9c:	ldr	x1, [sp, #200]
  45efa0:	add	x0, x1, x0
  45efa4:	ldr	x1, [sp, #104]
  45efa8:	cmp	x1, x0
  45efac:	b.hi	45efd8 <ferror@plt+0x5d258>  // b.pmore
  45efb0:	ldr	x1, [sp, #200]
  45efb4:	ldr	x0, [sp, #104]
  45efb8:	cmp	x1, x0
  45efbc:	b.cs	45efd4 <ferror@plt+0x5d254>  // b.hs, b.nlast
  45efc0:	ldr	x1, [sp, #104]
  45efc4:	ldr	x0, [sp, #200]
  45efc8:	sub	x0, x1, x0
  45efcc:	str	w0, [sp, #172]
  45efd0:	b	45efd8 <ferror@plt+0x5d258>
  45efd4:	str	wzr, [sp, #172]
  45efd8:	ldr	w0, [sp, #172]
  45efdc:	cmp	w0, #0x0
  45efe0:	b.eq	45eff0 <ferror@plt+0x5d270>  // b.none
  45efe4:	ldr	w0, [sp, #172]
  45efe8:	cmp	w0, #0x8
  45efec:	b.ls	45eff8 <ferror@plt+0x5d278>  // b.plast
  45eff0:	strh	wzr, [sp, #190]
  45eff4:	b	45f018 <ferror@plt+0x5d298>
  45eff8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45effc:	add	x0, x0, #0x580
  45f000:	ldr	x2, [x0]
  45f004:	ldr	w0, [sp, #172]
  45f008:	mov	w1, w0
  45f00c:	ldr	x0, [sp, #200]
  45f010:	blr	x2
  45f014:	strh	w0, [sp, #190]
  45f018:	ldr	x0, [sp, #200]
  45f01c:	add	x0, x0, #0x2
  45f020:	str	x0, [sp, #200]
  45f024:	ldrh	w0, [sp, #190]
  45f028:	cmp	w0, #0x5
  45f02c:	b.eq	45f064 <ferror@plt+0x5d2e4>  // b.none
  45f030:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45f034:	add	x0, x0, #0xd8
  45f038:	bl	401d40 <gettext@plt>
  45f03c:	mov	x3, x0
  45f040:	ldr	x0, [sp, #40]
  45f044:	ldr	x0, [x0, #16]
  45f048:	ldrh	w1, [sp, #190]
  45f04c:	mov	w2, w1
  45f050:	mov	x1, x0
  45f054:	mov	x0, x3
  45f058:	bl	46efd4 <warn@@Base>
  45f05c:	mov	w0, #0x0                   	// #0
  45f060:	b	45ffec <ferror@plt+0x5e26c>
  45f064:	mov	w0, #0x1                   	// #1
  45f068:	str	w0, [sp, #168]
  45f06c:	ldr	w0, [sp, #168]
  45f070:	cmp	w0, #0x1
  45f074:	b.ls	45f0a8 <ferror@plt+0x5d328>  // b.plast
  45f078:	ldr	w0, [sp, #168]
  45f07c:	mov	x2, x0
  45f080:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45f084:	add	x1, x0, #0xc78
  45f088:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45f08c:	add	x0, x0, #0xcc8
  45f090:	bl	401920 <ngettext@plt>
  45f094:	mov	w2, #0x1                   	// #1
  45f098:	ldr	w1, [sp, #168]
  45f09c:	bl	46eed4 <error@@Base>
  45f0a0:	mov	w0, #0x1                   	// #1
  45f0a4:	str	w0, [sp, #168]
  45f0a8:	ldr	w0, [sp, #168]
  45f0ac:	ldr	x1, [sp, #200]
  45f0b0:	add	x0, x1, x0
  45f0b4:	ldr	x1, [sp, #104]
  45f0b8:	cmp	x1, x0
  45f0bc:	b.hi	45f0e8 <ferror@plt+0x5d368>  // b.pmore
  45f0c0:	ldr	x1, [sp, #200]
  45f0c4:	ldr	x0, [sp, #104]
  45f0c8:	cmp	x1, x0
  45f0cc:	b.cs	45f0e4 <ferror@plt+0x5d364>  // b.hs, b.nlast
  45f0d0:	ldr	x1, [sp, #104]
  45f0d4:	ldr	x0, [sp, #200]
  45f0d8:	sub	x0, x1, x0
  45f0dc:	str	w0, [sp, #168]
  45f0e0:	b	45f0e8 <ferror@plt+0x5d368>
  45f0e4:	str	wzr, [sp, #168]
  45f0e8:	ldr	w0, [sp, #168]
  45f0ec:	cmp	w0, #0x0
  45f0f0:	b.eq	45f100 <ferror@plt+0x5d380>  // b.none
  45f0f4:	ldr	w0, [sp, #168]
  45f0f8:	cmp	w0, #0x8
  45f0fc:	b.ls	45f108 <ferror@plt+0x5d388>  // b.plast
  45f100:	strb	wzr, [sp, #103]
  45f104:	b	45f128 <ferror@plt+0x5d3a8>
  45f108:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45f10c:	add	x0, x0, #0x580
  45f110:	ldr	x2, [x0]
  45f114:	ldr	w0, [sp, #168]
  45f118:	mov	w1, w0
  45f11c:	ldr	x0, [sp, #200]
  45f120:	blr	x2
  45f124:	strb	w0, [sp, #103]
  45f128:	ldr	x0, [sp, #200]
  45f12c:	add	x0, x0, #0x1
  45f130:	str	x0, [sp, #200]
  45f134:	mov	w0, #0x1                   	// #1
  45f138:	str	w0, [sp, #164]
  45f13c:	ldr	w0, [sp, #164]
  45f140:	cmp	w0, #0x1
  45f144:	b.ls	45f178 <ferror@plt+0x5d3f8>  // b.plast
  45f148:	ldr	w0, [sp, #164]
  45f14c:	mov	x2, x0
  45f150:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45f154:	add	x1, x0, #0xc78
  45f158:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45f15c:	add	x0, x0, #0xcc8
  45f160:	bl	401920 <ngettext@plt>
  45f164:	mov	w2, #0x1                   	// #1
  45f168:	ldr	w1, [sp, #164]
  45f16c:	bl	46eed4 <error@@Base>
  45f170:	mov	w0, #0x1                   	// #1
  45f174:	str	w0, [sp, #164]
  45f178:	ldr	w0, [sp, #164]
  45f17c:	ldr	x1, [sp, #200]
  45f180:	add	x0, x1, x0
  45f184:	ldr	x1, [sp, #104]
  45f188:	cmp	x1, x0
  45f18c:	b.hi	45f1b8 <ferror@plt+0x5d438>  // b.pmore
  45f190:	ldr	x1, [sp, #200]
  45f194:	ldr	x0, [sp, #104]
  45f198:	cmp	x1, x0
  45f19c:	b.cs	45f1b4 <ferror@plt+0x5d434>  // b.hs, b.nlast
  45f1a0:	ldr	x1, [sp, #104]
  45f1a4:	ldr	x0, [sp, #200]
  45f1a8:	sub	x0, x1, x0
  45f1ac:	str	w0, [sp, #164]
  45f1b0:	b	45f1b8 <ferror@plt+0x5d438>
  45f1b4:	str	wzr, [sp, #164]
  45f1b8:	ldr	w0, [sp, #164]
  45f1bc:	cmp	w0, #0x0
  45f1c0:	b.eq	45f1d0 <ferror@plt+0x5d450>  // b.none
  45f1c4:	ldr	w0, [sp, #164]
  45f1c8:	cmp	w0, #0x8
  45f1cc:	b.ls	45f1d8 <ferror@plt+0x5d458>  // b.plast
  45f1d0:	strb	wzr, [sp, #189]
  45f1d4:	b	45f1f8 <ferror@plt+0x5d478>
  45f1d8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45f1dc:	add	x0, x0, #0x580
  45f1e0:	ldr	x2, [x0]
  45f1e4:	ldr	w0, [sp, #164]
  45f1e8:	mov	w1, w0
  45f1ec:	ldr	x0, [sp, #200]
  45f1f0:	blr	x2
  45f1f4:	strb	w0, [sp, #189]
  45f1f8:	ldr	x0, [sp, #200]
  45f1fc:	add	x0, x0, #0x1
  45f200:	str	x0, [sp, #200]
  45f204:	ldrb	w0, [sp, #189]
  45f208:	cmp	w0, #0x0
  45f20c:	b.eq	45f244 <ferror@plt+0x5d4c4>  // b.none
  45f210:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  45f214:	add	x0, x0, #0xb20
  45f218:	bl	401d40 <gettext@plt>
  45f21c:	mov	x3, x0
  45f220:	ldr	x0, [sp, #40]
  45f224:	ldr	x0, [x0, #16]
  45f228:	ldrb	w1, [sp, #189]
  45f22c:	mov	w2, w1
  45f230:	mov	x1, x0
  45f234:	mov	x0, x3
  45f238:	bl	46efd4 <warn@@Base>
  45f23c:	mov	w0, #0x0                   	// #0
  45f240:	b	45ffec <ferror@plt+0x5e26c>
  45f244:	mov	w0, #0x4                   	// #4
  45f248:	str	w0, [sp, #160]
  45f24c:	ldr	w0, [sp, #160]
  45f250:	cmp	w0, #0x4
  45f254:	b.ls	45f288 <ferror@plt+0x5d508>  // b.plast
  45f258:	ldr	w0, [sp, #160]
  45f25c:	mov	x2, x0
  45f260:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45f264:	add	x1, x0, #0xc78
  45f268:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45f26c:	add	x0, x0, #0xcc8
  45f270:	bl	401920 <ngettext@plt>
  45f274:	mov	w2, #0x4                   	// #4
  45f278:	ldr	w1, [sp, #160]
  45f27c:	bl	46eed4 <error@@Base>
  45f280:	mov	w0, #0x4                   	// #4
  45f284:	str	w0, [sp, #160]
  45f288:	ldr	w0, [sp, #160]
  45f28c:	ldr	x1, [sp, #200]
  45f290:	add	x0, x1, x0
  45f294:	ldr	x1, [sp, #104]
  45f298:	cmp	x1, x0
  45f29c:	b.hi	45f2c8 <ferror@plt+0x5d548>  // b.pmore
  45f2a0:	ldr	x1, [sp, #200]
  45f2a4:	ldr	x0, [sp, #104]
  45f2a8:	cmp	x1, x0
  45f2ac:	b.cs	45f2c4 <ferror@plt+0x5d544>  // b.hs, b.nlast
  45f2b0:	ldr	x1, [sp, #104]
  45f2b4:	ldr	x0, [sp, #200]
  45f2b8:	sub	x0, x1, x0
  45f2bc:	str	w0, [sp, #160]
  45f2c0:	b	45f2c8 <ferror@plt+0x5d548>
  45f2c4:	str	wzr, [sp, #160]
  45f2c8:	ldr	w0, [sp, #160]
  45f2cc:	cmp	w0, #0x0
  45f2d0:	b.eq	45f2e0 <ferror@plt+0x5d560>  // b.none
  45f2d4:	ldr	w0, [sp, #160]
  45f2d8:	cmp	w0, #0x8
  45f2dc:	b.ls	45f2e8 <ferror@plt+0x5d568>  // b.plast
  45f2e0:	str	wzr, [sp, #184]
  45f2e4:	b	45f308 <ferror@plt+0x5d588>
  45f2e8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  45f2ec:	add	x0, x0, #0x580
  45f2f0:	ldr	x2, [x0]
  45f2f4:	ldr	w0, [sp, #160]
  45f2f8:	mov	w1, w0
  45f2fc:	ldr	x0, [sp, #200]
  45f300:	blr	x2
  45f304:	str	w0, [sp, #184]
  45f308:	ldr	x0, [sp, #200]
  45f30c:	add	x0, x0, #0x4
  45f310:	str	x0, [sp, #200]
  45f314:	ldr	w0, [sp, #184]
  45f318:	cmp	w0, #0x0
  45f31c:	b.eq	45f350 <ferror@plt+0x5d5d0>  // b.none
  45f320:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45f324:	add	x0, x0, #0x120
  45f328:	bl	401d40 <gettext@plt>
  45f32c:	mov	x3, x0
  45f330:	ldr	x0, [sp, #40]
  45f334:	ldr	x0, [x0, #16]
  45f338:	ldr	w2, [sp, #184]
  45f33c:	mov	x1, x0
  45f340:	mov	x0, x3
  45f344:	bl	46efd4 <warn@@Base>
  45f348:	mov	w0, #0x0                   	// #0
  45f34c:	b	45ffec <ferror@plt+0x5e26c>
  45f350:	ldr	x1, [sp, #200]
  45f354:	ldr	x0, [sp, #144]
  45f358:	sub	x0, x1, x0
  45f35c:	str	x0, [sp, #208]
  45f360:	ldr	x0, [sp, #32]
  45f364:	bl	4545a4 <ferror@plt+0x52824>
  45f368:	cmp	w0, #0x0
  45f36c:	b.ne	45f39c <ferror@plt+0x5d61c>  // b.any
  45f370:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45f374:	add	x0, x0, #0x160
  45f378:	bl	401d40 <gettext@plt>
  45f37c:	mov	x2, x0
  45f380:	ldr	x0, [sp, #40]
  45f384:	ldr	x0, [x0, #16]
  45f388:	mov	x1, x0
  45f38c:	mov	x0, x2
  45f390:	bl	46efd4 <warn@@Base>
  45f394:	mov	w0, #0x0                   	// #0
  45f398:	b	45ffec <ferror@plt+0x5e26c>
  45f39c:	str	wzr, [sp, #256]
  45f3a0:	b	45f644 <ferror@plt+0x5d8c4>
  45f3a4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f3a8:	add	x0, x0, #0x9b0
  45f3ac:	ldr	x2, [x0]
  45f3b0:	ldr	w1, [sp, #256]
  45f3b4:	mov	x0, x1
  45f3b8:	lsl	x0, x0, #1
  45f3bc:	add	x0, x0, x1
  45f3c0:	lsl	x0, x0, #2
  45f3c4:	add	x0, x0, x1
  45f3c8:	lsl	x0, x0, #3
  45f3cc:	add	x0, x2, x0
  45f3d0:	ldr	w0, [x0, #72]
  45f3d4:	str	w0, [sp, #68]
  45f3d8:	ldr	w1, [sp, #68]
  45f3dc:	ldr	w0, [sp, #284]
  45f3e0:	cmp	w1, w0
  45f3e4:	b.ls	45f3f0 <ferror@plt+0x5d670>  // b.plast
  45f3e8:	ldr	w0, [sp, #68]
  45f3ec:	str	w0, [sp, #284]
  45f3f0:	ldr	w0, [sp, #244]
  45f3f4:	cmp	w0, #0x0
  45f3f8:	b.eq	45f638 <ferror@plt+0x5d8b8>  // b.none
  45f3fc:	ldr	w0, [sp, #68]
  45f400:	cmp	w0, #0x0
  45f404:	b.eq	45f638 <ferror@plt+0x5d8b8>  // b.none
  45f408:	ldr	w0, [sp, #248]
  45f40c:	cmp	w0, #0x0
  45f410:	b.ne	45f4a0 <ferror@plt+0x5d720>  // b.any
  45f414:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f418:	add	x0, x0, #0x9b0
  45f41c:	ldr	x2, [x0]
  45f420:	ldr	w1, [sp, #256]
  45f424:	mov	x0, x1
  45f428:	lsl	x0, x0, #1
  45f42c:	add	x0, x0, x1
  45f430:	lsl	x0, x0, #2
  45f434:	add	x0, x0, x1
  45f438:	lsl	x0, x0, #3
  45f43c:	add	x0, x2, x0
  45f440:	ldr	x0, [x0, #48]
  45f444:	ldr	x0, [x0]
  45f448:	str	x0, [sp, #272]
  45f44c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f450:	add	x0, x0, #0x9b0
  45f454:	ldr	x2, [x0]
  45f458:	ldr	w1, [sp, #256]
  45f45c:	mov	x0, x1
  45f460:	lsl	x0, x0, #1
  45f464:	add	x0, x0, x1
  45f468:	lsl	x0, x0, #2
  45f46c:	add	x0, x0, x1
  45f470:	lsl	x0, x0, #3
  45f474:	add	x0, x2, x0
  45f478:	ldr	x0, [x0, #56]
  45f47c:	ldr	x0, [x0]
  45f480:	str	x0, [sp, #264]
  45f484:	ldr	w0, [sp, #256]
  45f488:	str	w0, [sp, #260]
  45f48c:	mov	w0, #0x1                   	// #1
  45f490:	str	w0, [sp, #248]
  45f494:	mov	w0, #0x1                   	// #1
  45f498:	str	w0, [sp, #252]
  45f49c:	b	45f628 <ferror@plt+0x5d8a8>
  45f4a0:	str	wzr, [sp, #252]
  45f4a4:	b	45f628 <ferror@plt+0x5d8a8>
  45f4a8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f4ac:	add	x0, x0, #0x9b0
  45f4b0:	ldr	x2, [x0]
  45f4b4:	ldr	w1, [sp, #256]
  45f4b8:	mov	x0, x1
  45f4bc:	lsl	x0, x0, #1
  45f4c0:	add	x0, x0, x1
  45f4c4:	lsl	x0, x0, #2
  45f4c8:	add	x0, x0, x1
  45f4cc:	lsl	x0, x0, #3
  45f4d0:	add	x0, x2, x0
  45f4d4:	ldr	x1, [x0, #48]
  45f4d8:	ldr	w0, [sp, #252]
  45f4dc:	lsl	x0, x0, #3
  45f4e0:	add	x0, x1, x0
  45f4e4:	ldr	x0, [x0]
  45f4e8:	ldr	x1, [sp, #272]
  45f4ec:	cmp	x1, x0
  45f4f0:	b.hi	45f58c <ferror@plt+0x5d80c>  // b.pmore
  45f4f4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f4f8:	add	x0, x0, #0x9b0
  45f4fc:	ldr	x2, [x0]
  45f500:	ldr	w1, [sp, #256]
  45f504:	mov	x0, x1
  45f508:	lsl	x0, x0, #1
  45f50c:	add	x0, x0, x1
  45f510:	lsl	x0, x0, #2
  45f514:	add	x0, x0, x1
  45f518:	lsl	x0, x0, #3
  45f51c:	add	x0, x2, x0
  45f520:	ldr	x1, [x0, #48]
  45f524:	ldr	w0, [sp, #252]
  45f528:	lsl	x0, x0, #3
  45f52c:	add	x0, x1, x0
  45f530:	ldr	x0, [x0]
  45f534:	ldr	x1, [sp, #272]
  45f538:	cmp	x1, x0
  45f53c:	b.ne	45f594 <ferror@plt+0x5d814>  // b.any
  45f540:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f544:	add	x0, x0, #0x9b0
  45f548:	ldr	x2, [x0]
  45f54c:	ldr	w1, [sp, #256]
  45f550:	mov	x0, x1
  45f554:	lsl	x0, x0, #1
  45f558:	add	x0, x0, x1
  45f55c:	lsl	x0, x0, #2
  45f560:	add	x0, x0, x1
  45f564:	lsl	x0, x0, #3
  45f568:	add	x0, x2, x0
  45f56c:	ldr	x1, [x0, #56]
  45f570:	ldr	w0, [sp, #252]
  45f574:	lsl	x0, x0, #3
  45f578:	add	x0, x1, x0
  45f57c:	ldr	x0, [x0]
  45f580:	ldr	x1, [sp, #264]
  45f584:	cmp	x1, x0
  45f588:	b.ls	45f594 <ferror@plt+0x5d814>  // b.plast
  45f58c:	str	wzr, [sp, #244]
  45f590:	b	45f638 <ferror@plt+0x5d8b8>
  45f594:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f598:	add	x0, x0, #0x9b0
  45f59c:	ldr	x2, [x0]
  45f5a0:	ldr	w1, [sp, #256]
  45f5a4:	mov	x0, x1
  45f5a8:	lsl	x0, x0, #1
  45f5ac:	add	x0, x0, x1
  45f5b0:	lsl	x0, x0, #2
  45f5b4:	add	x0, x0, x1
  45f5b8:	lsl	x0, x0, #3
  45f5bc:	add	x0, x2, x0
  45f5c0:	ldr	x1, [x0, #48]
  45f5c4:	ldr	w0, [sp, #252]
  45f5c8:	lsl	x0, x0, #3
  45f5cc:	add	x0, x1, x0
  45f5d0:	ldr	x0, [x0]
  45f5d4:	str	x0, [sp, #272]
  45f5d8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f5dc:	add	x0, x0, #0x9b0
  45f5e0:	ldr	x2, [x0]
  45f5e4:	ldr	w1, [sp, #256]
  45f5e8:	mov	x0, x1
  45f5ec:	lsl	x0, x0, #1
  45f5f0:	add	x0, x0, x1
  45f5f4:	lsl	x0, x0, #2
  45f5f8:	add	x0, x0, x1
  45f5fc:	lsl	x0, x0, #3
  45f600:	add	x0, x2, x0
  45f604:	ldr	x1, [x0, #56]
  45f608:	ldr	w0, [sp, #252]
  45f60c:	lsl	x0, x0, #3
  45f610:	add	x0, x1, x0
  45f614:	ldr	x0, [x0]
  45f618:	str	x0, [sp, #264]
  45f61c:	ldr	w0, [sp, #252]
  45f620:	add	w0, w0, #0x1
  45f624:	str	w0, [sp, #252]
  45f628:	ldr	w1, [sp, #252]
  45f62c:	ldr	w0, [sp, #68]
  45f630:	cmp	w1, w0
  45f634:	b.cc	45f4a8 <ferror@plt+0x5d728>  // b.lo, b.ul, b.last
  45f638:	ldr	w0, [sp, #256]
  45f63c:	add	w0, w0, #0x1
  45f640:	str	w0, [sp, #256]
  45f644:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f648:	add	x0, x0, #0x9a4
  45f64c:	ldr	w0, [x0]
  45f650:	ldr	w1, [sp, #256]
  45f654:	cmp	w1, w0
  45f658:	b.cc	45f3a4 <ferror@plt+0x5d624>  // b.lo, b.ul, b.last
  45f65c:	ldr	w0, [sp, #248]
  45f660:	cmp	w0, #0x0
  45f664:	b.ne	45f678 <ferror@plt+0x5d8f8>  // b.any
  45f668:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45f66c:	add	x0, x0, #0x1b8
  45f670:	bl	401d40 <gettext@plt>
  45f674:	bl	46eed4 <error@@Base>
  45f678:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f67c:	add	x0, x0, #0x9b0
  45f680:	ldr	x2, [x0]
  45f684:	ldr	w1, [sp, #260]
  45f688:	mov	x0, x1
  45f68c:	lsl	x0, x0, #1
  45f690:	add	x0, x0, x1
  45f694:	lsl	x0, x0, #2
  45f698:	add	x0, x0, x1
  45f69c:	lsl	x0, x0, #3
  45f6a0:	add	x0, x2, x0
  45f6a4:	ldr	w0, [x0, #72]
  45f6a8:	cmp	w0, #0x0
  45f6ac:	b.eq	45f79c <ferror@plt+0x5da1c>  // b.none
  45f6b0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f6b4:	add	x0, x0, #0x9b0
  45f6b8:	ldr	x2, [x0]
  45f6bc:	ldr	w1, [sp, #260]
  45f6c0:	mov	x0, x1
  45f6c4:	lsl	x0, x0, #1
  45f6c8:	add	x0, x0, x1
  45f6cc:	lsl	x0, x0, #2
  45f6d0:	add	x0, x0, x1
  45f6d4:	lsl	x0, x0, #3
  45f6d8:	add	x0, x2, x0
  45f6dc:	ldr	x0, [x0, #48]
  45f6e0:	ldr	x0, [x0]
  45f6e4:	ldr	x1, [sp, #208]
  45f6e8:	cmp	x1, x0
  45f6ec:	b.eq	45f79c <ferror@plt+0x5da1c>  // b.none
  45f6f0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f6f4:	add	x0, x0, #0x9b0
  45f6f8:	ldr	x2, [x0]
  45f6fc:	ldr	w1, [sp, #260]
  45f700:	mov	x0, x1
  45f704:	lsl	x0, x0, #1
  45f708:	add	x0, x0, x1
  45f70c:	lsl	x0, x0, #2
  45f710:	add	x0, x0, x1
  45f714:	lsl	x0, x0, #3
  45f718:	add	x0, x2, x0
  45f71c:	ldr	x0, [x0, #56]
  45f720:	ldr	x0, [x0]
  45f724:	ldr	x1, [sp, #208]
  45f728:	cmp	x1, x0
  45f72c:	b.eq	45f79c <ferror@plt+0x5da1c>  // b.none
  45f730:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45f734:	add	x0, x0, #0x1e8
  45f738:	bl	401d40 <gettext@plt>
  45f73c:	mov	x20, x0
  45f740:	ldr	x0, [sp, #40]
  45f744:	ldr	x19, [x0, #16]
  45f748:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f74c:	add	x0, x0, #0x9b0
  45f750:	ldr	x2, [x0]
  45f754:	ldr	w1, [sp, #260]
  45f758:	mov	x0, x1
  45f75c:	lsl	x0, x0, #1
  45f760:	add	x0, x0, x1
  45f764:	lsl	x0, x0, #2
  45f768:	add	x0, x0, x1
  45f76c:	lsl	x0, x0, #3
  45f770:	add	x0, x2, x0
  45f774:	ldr	x0, [x0, #48]
  45f778:	ldr	x0, [x0]
  45f77c:	mov	x1, x0
  45f780:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  45f784:	add	x0, x0, #0xd28
  45f788:	bl	449984 <ferror@plt+0x47c04>
  45f78c:	mov	x2, x0
  45f790:	mov	x1, x19
  45f794:	mov	x0, x20
  45f798:	bl	46efd4 <warn@@Base>
  45f79c:	ldr	w0, [sp, #244]
  45f7a0:	cmp	w0, #0x0
  45f7a4:	b.ne	45f7b8 <ferror@plt+0x5da38>  // b.any
  45f7a8:	ldr	w0, [sp, #284]
  45f7ac:	mov	x1, #0x4                   	// #4
  45f7b0:	bl	46d914 <ferror@plt+0x6bb94>
  45f7b4:	str	x0, [sp, #224]
  45f7b8:	mov	w1, #0x0                   	// #0
  45f7bc:	ldr	x0, [sp, #40]
  45f7c0:	bl	4525b8 <ferror@plt+0x50838>
  45f7c4:	mov	x1, #0x0                   	// #0
  45f7c8:	ldr	x0, [sp, #40]
  45f7cc:	bl	434204 <ferror@plt+0x32484>
  45f7d0:	cmp	w0, #0x0
  45f7d4:	b.eq	45f7e8 <ferror@plt+0x5da68>  // b.none
  45f7d8:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45f7dc:	add	x0, x0, #0x218
  45f7e0:	bl	401d40 <gettext@plt>
  45f7e4:	bl	401cf0 <printf@plt>
  45f7e8:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45f7ec:	add	x0, x0, #0x270
  45f7f0:	bl	401d40 <gettext@plt>
  45f7f4:	bl	401cf0 <printf@plt>
  45f7f8:	str	wzr, [sp, #248]
  45f7fc:	ldr	w0, [sp, #260]
  45f800:	str	w0, [sp, #256]
  45f804:	b	45ff38 <ferror@plt+0x5e1b8>
  45f808:	ldr	w0, [sp, #244]
  45f80c:	cmp	w0, #0x0
  45f810:	b.ne	45f93c <ferror@plt+0x5dbbc>  // b.any
  45f814:	str	wzr, [sp, #156]
  45f818:	b	45f840 <ferror@plt+0x5dac0>
  45f81c:	ldr	w0, [sp, #156]
  45f820:	lsl	x0, x0, #2
  45f824:	ldr	x1, [sp, #224]
  45f828:	add	x0, x1, x0
  45f82c:	ldr	w1, [sp, #156]
  45f830:	str	w1, [x0]
  45f834:	ldr	w0, [sp, #156]
  45f838:	add	w0, w0, #0x1
  45f83c:	str	w0, [sp, #156]
  45f840:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f844:	add	x0, x0, #0x9b0
  45f848:	ldr	x2, [x0]
  45f84c:	ldr	w1, [sp, #256]
  45f850:	mov	x0, x1
  45f854:	lsl	x0, x0, #1
  45f858:	add	x0, x0, x1
  45f85c:	lsl	x0, x0, #2
  45f860:	add	x0, x0, x1
  45f864:	lsl	x0, x0, #3
  45f868:	add	x0, x2, x0
  45f86c:	ldr	w0, [x0, #72]
  45f870:	ldr	w1, [sp, #156]
  45f874:	cmp	w1, w0
  45f878:	b.cc	45f81c <ferror@plt+0x5da9c>  // b.lo, b.ul, b.last
  45f87c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f880:	add	x0, x0, #0x9b0
  45f884:	ldr	x2, [x0]
  45f888:	ldr	w1, [sp, #256]
  45f88c:	mov	x0, x1
  45f890:	lsl	x0, x0, #1
  45f894:	add	x0, x0, x1
  45f898:	lsl	x0, x0, #2
  45f89c:	add	x0, x0, x1
  45f8a0:	lsl	x0, x0, #3
  45f8a4:	add	x0, x2, x0
  45f8a8:	ldr	x1, [x0, #48]
  45f8ac:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f8b0:	add	x0, x0, #0xe28
  45f8b4:	str	x1, [x0]
  45f8b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f8bc:	add	x0, x0, #0x9b0
  45f8c0:	ldr	x2, [x0]
  45f8c4:	ldr	w1, [sp, #256]
  45f8c8:	mov	x0, x1
  45f8cc:	lsl	x0, x0, #1
  45f8d0:	add	x0, x0, x1
  45f8d4:	lsl	x0, x0, #2
  45f8d8:	add	x0, x0, x1
  45f8dc:	lsl	x0, x0, #3
  45f8e0:	add	x0, x2, x0
  45f8e4:	ldr	x1, [x0, #56]
  45f8e8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f8ec:	add	x0, x0, #0xe30
  45f8f0:	str	x1, [x0]
  45f8f4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f8f8:	add	x0, x0, #0x9b0
  45f8fc:	ldr	x2, [x0]
  45f900:	ldr	w1, [sp, #256]
  45f904:	mov	x0, x1
  45f908:	lsl	x0, x0, #1
  45f90c:	add	x0, x0, x1
  45f910:	lsl	x0, x0, #2
  45f914:	add	x0, x0, x1
  45f918:	lsl	x0, x0, #3
  45f91c:	add	x0, x2, x0
  45f920:	ldr	w0, [x0, #72]
  45f924:	mov	w1, w0
  45f928:	adrp	x0, 45e000 <ferror@plt+0x5c280>
  45f92c:	add	x3, x0, #0xb38
  45f930:	mov	x2, #0x4                   	// #4
  45f934:	ldr	x0, [sp, #224]
  45f938:	bl	4019f0 <qsort@plt>
  45f93c:	mov	w0, #0x1                   	// #1
  45f940:	str	w0, [sp, #152]
  45f944:	str	wzr, [sp, #156]
  45f948:	b	45fef0 <ferror@plt+0x5e170>
  45f94c:	ldr	w0, [sp, #244]
  45f950:	cmp	w0, #0x0
  45f954:	b.ne	45f970 <ferror@plt+0x5dbf0>  // b.any
  45f958:	ldr	w0, [sp, #156]
  45f95c:	lsl	x0, x0, #2
  45f960:	ldr	x1, [sp, #224]
  45f964:	add	x0, x1, x0
  45f968:	ldr	w0, [x0]
  45f96c:	b	45f974 <ferror@plt+0x5dbf4>
  45f970:	ldr	w0, [sp, #156]
  45f974:	str	w0, [sp, #252]
  45f978:	ldr	w0, [sp, #156]
  45f97c:	cmp	w0, #0x0
  45f980:	b.eq	45fb0c <ferror@plt+0x5dd8c>  // b.none
  45f984:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45f988:	add	x0, x0, #0x9b0
  45f98c:	ldr	x2, [x0]
  45f990:	ldr	w1, [sp, #256]
  45f994:	mov	x0, x1
  45f998:	lsl	x0, x0, #1
  45f99c:	add	x0, x0, x1
  45f9a0:	lsl	x0, x0, #2
  45f9a4:	add	x0, x0, x1
  45f9a8:	lsl	x0, x0, #3
  45f9ac:	add	x0, x2, x0
  45f9b0:	ldr	x1, [x0, #48]
  45f9b4:	ldr	w0, [sp, #244]
  45f9b8:	cmp	w0, #0x0
  45f9bc:	b.eq	45f9d4 <ferror@plt+0x5dc54>  // b.none
  45f9c0:	ldr	w0, [sp, #156]
  45f9c4:	sub	w0, w0, #0x1
  45f9c8:	mov	w0, w0
  45f9cc:	lsl	x0, x0, #3
  45f9d0:	b	45f9f8 <ferror@plt+0x5dc78>
  45f9d4:	ldr	w0, [sp, #156]
  45f9d8:	sub	w0, w0, #0x1
  45f9dc:	mov	w0, w0
  45f9e0:	lsl	x0, x0, #2
  45f9e4:	ldr	x2, [sp, #224]
  45f9e8:	add	x0, x2, x0
  45f9ec:	ldr	w0, [x0]
  45f9f0:	mov	w0, w0
  45f9f4:	lsl	x0, x0, #3
  45f9f8:	add	x0, x1, x0
  45f9fc:	ldr	x2, [x0]
  45fa00:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45fa04:	add	x0, x0, #0x9b0
  45fa08:	ldr	x3, [x0]
  45fa0c:	ldr	w1, [sp, #256]
  45fa10:	mov	x0, x1
  45fa14:	lsl	x0, x0, #1
  45fa18:	add	x0, x0, x1
  45fa1c:	lsl	x0, x0, #2
  45fa20:	add	x0, x0, x1
  45fa24:	lsl	x0, x0, #3
  45fa28:	add	x0, x3, x0
  45fa2c:	ldr	x1, [x0, #48]
  45fa30:	ldr	w0, [sp, #252]
  45fa34:	lsl	x0, x0, #3
  45fa38:	add	x0, x1, x0
  45fa3c:	ldr	x0, [x0]
  45fa40:	cmp	x2, x0
  45fa44:	b.ne	45fb0c <ferror@plt+0x5dd8c>  // b.any
  45fa48:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45fa4c:	add	x0, x0, #0x9b0
  45fa50:	ldr	x2, [x0]
  45fa54:	ldr	w1, [sp, #256]
  45fa58:	mov	x0, x1
  45fa5c:	lsl	x0, x0, #1
  45fa60:	add	x0, x0, x1
  45fa64:	lsl	x0, x0, #2
  45fa68:	add	x0, x0, x1
  45fa6c:	lsl	x0, x0, #3
  45fa70:	add	x0, x2, x0
  45fa74:	ldr	x1, [x0, #56]
  45fa78:	ldr	w0, [sp, #244]
  45fa7c:	cmp	w0, #0x0
  45fa80:	b.eq	45fa98 <ferror@plt+0x5dd18>  // b.none
  45fa84:	ldr	w0, [sp, #156]
  45fa88:	sub	w0, w0, #0x1
  45fa8c:	mov	w0, w0
  45fa90:	lsl	x0, x0, #3
  45fa94:	b	45fabc <ferror@plt+0x5dd3c>
  45fa98:	ldr	w0, [sp, #156]
  45fa9c:	sub	w0, w0, #0x1
  45faa0:	mov	w0, w0
  45faa4:	lsl	x0, x0, #2
  45faa8:	ldr	x2, [sp, #224]
  45faac:	add	x0, x2, x0
  45fab0:	ldr	w0, [x0]
  45fab4:	mov	w0, w0
  45fab8:	lsl	x0, x0, #3
  45fabc:	add	x0, x1, x0
  45fac0:	ldr	x2, [x0]
  45fac4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45fac8:	add	x0, x0, #0x9b0
  45facc:	ldr	x3, [x0]
  45fad0:	ldr	w1, [sp, #256]
  45fad4:	mov	x0, x1
  45fad8:	lsl	x0, x0, #1
  45fadc:	add	x0, x0, x1
  45fae0:	lsl	x0, x0, #2
  45fae4:	add	x0, x0, x1
  45fae8:	lsl	x0, x0, #3
  45faec:	add	x0, x3, x0
  45faf0:	ldr	x1, [x0, #56]
  45faf4:	ldr	w0, [sp, #252]
  45faf8:	lsl	x0, x0, #3
  45fafc:	add	x0, x1, x0
  45fb00:	ldr	x0, [x0]
  45fb04:	cmp	x2, x0
  45fb08:	b.eq	45fee0 <ferror@plt+0x5e160>  // b.none
  45fb0c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45fb10:	add	x0, x0, #0x9b0
  45fb14:	ldr	x2, [x0]
  45fb18:	ldr	w1, [sp, #256]
  45fb1c:	mov	x0, x1
  45fb20:	lsl	x0, x0, #1
  45fb24:	add	x0, x0, x1
  45fb28:	lsl	x0, x0, #2
  45fb2c:	add	x0, x0, x1
  45fb30:	lsl	x0, x0, #3
  45fb34:	add	x0, x2, x0
  45fb38:	ldr	x1, [x0, #64]
  45fb3c:	ldr	w0, [sp, #252]
  45fb40:	lsl	x0, x0, #2
  45fb44:	add	x0, x1, x0
  45fb48:	ldr	w0, [x0]
  45fb4c:	str	w0, [sp, #96]
  45fb50:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45fb54:	add	x0, x0, #0x9b0
  45fb58:	ldr	x2, [x0]
  45fb5c:	ldr	w1, [sp, #256]
  45fb60:	mov	x0, x1
  45fb64:	lsl	x0, x0, #1
  45fb68:	add	x0, x0, x1
  45fb6c:	lsl	x0, x0, #2
  45fb70:	add	x0, x0, x1
  45fb74:	lsl	x0, x0, #3
  45fb78:	add	x0, x2, x0
  45fb7c:	ldr	x1, [x0, #48]
  45fb80:	ldr	w0, [sp, #252]
  45fb84:	lsl	x0, x0, #3
  45fb88:	add	x0, x1, x0
  45fb8c:	ldr	x0, [x0]
  45fb90:	str	x0, [sp, #88]
  45fb94:	ldr	x1, [sp, #144]
  45fb98:	ldr	x0, [sp, #88]
  45fb9c:	add	x0, x1, x0
  45fba0:	str	x0, [sp, #136]
  45fba4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45fba8:	add	x0, x0, #0x9b0
  45fbac:	ldr	x2, [x0]
  45fbb0:	ldr	w1, [sp, #256]
  45fbb4:	mov	x0, x1
  45fbb8:	lsl	x0, x0, #1
  45fbbc:	add	x0, x0, x1
  45fbc0:	lsl	x0, x0, #2
  45fbc4:	add	x0, x0, x1
  45fbc8:	lsl	x0, x0, #3
  45fbcc:	add	x0, x2, x0
  45fbd0:	ldr	x1, [x0, #56]
  45fbd4:	ldr	w0, [sp, #252]
  45fbd8:	lsl	x0, x0, #3
  45fbdc:	add	x0, x1, x0
  45fbe0:	ldr	x0, [x0]
  45fbe4:	str	x0, [sp, #80]
  45fbe8:	mov	x0, #0xffffffffffffffff    	// #-1
  45fbec:	ldr	x1, [sp, #80]
  45fbf0:	cmp	x1, x0
  45fbf4:	b.eq	45fc0c <ferror@plt+0x5de8c>  // b.none
  45fbf8:	ldr	x1, [sp, #144]
  45fbfc:	ldr	x0, [sp, #80]
  45fc00:	add	x0, x1, x0
  45fc04:	str	x0, [sp, #232]
  45fc08:	b	45fc10 <ferror@plt+0x5de90>
  45fc0c:	str	xzr, [sp, #232]
  45fc10:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45fc14:	add	x0, x0, #0x9b0
  45fc18:	ldr	x2, [x0]
  45fc1c:	ldr	w1, [sp, #256]
  45fc20:	mov	x0, x1
  45fc24:	lsl	x0, x0, #1
  45fc28:	add	x0, x0, x1
  45fc2c:	lsl	x0, x0, #2
  45fc30:	add	x0, x0, x1
  45fc34:	lsl	x0, x0, #3
  45fc38:	add	x0, x2, x0
  45fc3c:	ldr	x0, [x0, #24]
  45fc40:	str	x0, [sp, #72]
  45fc44:	ldr	x0, [sp, #232]
  45fc48:	cmp	x0, #0x0
  45fc4c:	b.eq	45fc98 <ferror@plt+0x5df18>  // b.none
  45fc50:	ldr	x1, [sp, #232]
  45fc54:	ldr	x0, [sp, #136]
  45fc58:	cmp	x1, x0
  45fc5c:	b.cs	45fc98 <ferror@plt+0x5df18>  // b.hs, b.nlast
  45fc60:	ldr	x0, [sp, #232]
  45fc64:	str	x0, [sp, #48]
  45fc68:	add	x0, sp, #0x30
  45fc6c:	ldr	x3, [sp, #136]
  45fc70:	ldr	w2, [sp, #256]
  45fc74:	mov	x1, x0
  45fc78:	ldr	x0, [sp, #40]
  45fc7c:	bl	45cbc4 <ferror@plt+0x5ae44>
  45fc80:	ldr	x0, [sp, #56]
  45fc84:	ldr	x1, [sp, #232]
  45fc88:	cmp	x1, x0
  45fc8c:	b.ne	45fc98 <ferror@plt+0x5df18>  // b.any
  45fc90:	ldr	x0, [sp, #48]
  45fc94:	str	x0, [sp, #56]
  45fc98:	ldr	w0, [sp, #248]
  45fc9c:	cmp	w0, #0x0
  45fca0:	b.eq	45fcb0 <ferror@plt+0x5df30>  // b.none
  45fca4:	ldr	w0, [sp, #152]
  45fca8:	cmp	w0, #0x0
  45fcac:	b.ne	45fcbc <ferror@plt+0x5df3c>  // b.any
  45fcb0:	mov	w0, #0x1                   	// #1
  45fcb4:	str	w0, [sp, #248]
  45fcb8:	b	45fd38 <ferror@plt+0x5dfb8>
  45fcbc:	ldr	x0, [sp, #56]
  45fcc0:	ldr	x1, [sp, #136]
  45fcc4:	cmp	x1, x0
  45fcc8:	b.ls	45fcfc <ferror@plt+0x5df7c>  // b.plast
  45fccc:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45fcd0:	add	x0, x0, #0x2b0
  45fcd4:	bl	401d40 <gettext@plt>
  45fcd8:	mov	x3, x0
  45fcdc:	ldr	x1, [sp, #56]
  45fce0:	ldr	x0, [sp, #144]
  45fce4:	sub	x0, x1, x0
  45fce8:	ldr	x2, [sp, #88]
  45fcec:	mov	x1, x0
  45fcf0:	mov	x0, x3
  45fcf4:	bl	46efd4 <warn@@Base>
  45fcf8:	b	45fd38 <ferror@plt+0x5dfb8>
  45fcfc:	ldr	x0, [sp, #56]
  45fd00:	ldr	x1, [sp, #136]
  45fd04:	cmp	x1, x0
  45fd08:	b.cs	45fd38 <ferror@plt+0x5dfb8>  // b.hs, b.nlast
  45fd0c:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45fd10:	add	x0, x0, #0x2e8
  45fd14:	bl	401d40 <gettext@plt>
  45fd18:	mov	x3, x0
  45fd1c:	ldr	x1, [sp, #56]
  45fd20:	ldr	x0, [sp, #144]
  45fd24:	sub	x0, x1, x0
  45fd28:	ldr	x2, [sp, #88]
  45fd2c:	mov	x1, x0
  45fd30:	mov	x0, x3
  45fd34:	bl	46efd4 <warn@@Base>
  45fd38:	ldr	x0, [sp, #136]
  45fd3c:	str	x0, [sp, #56]
  45fd40:	ldr	x0, [sp, #232]
  45fd44:	str	x0, [sp, #48]
  45fd48:	ldr	x1, [sp, #88]
  45fd4c:	ldr	x0, [sp, #112]
  45fd50:	cmp	x1, x0
  45fd54:	b.cc	45fd70 <ferror@plt+0x5dff0>  // b.lo, b.ul, b.last
  45fd58:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45fd5c:	add	x0, x0, #0x328
  45fd60:	bl	401d40 <gettext@plt>
  45fd64:	ldr	x1, [sp, #88]
  45fd68:	bl	46efd4 <warn@@Base>
  45fd6c:	b	45fee4 <ferror@plt+0x5e164>
  45fd70:	ldr	x0, [sp, #232]
  45fd74:	cmp	x0, #0x0
  45fd78:	b.eq	45fda4 <ferror@plt+0x5e024>  // b.none
  45fd7c:	ldr	x1, [sp, #80]
  45fd80:	ldr	x0, [sp, #112]
  45fd84:	cmp	x1, x0
  45fd88:	b.cc	45fda4 <ferror@plt+0x5e024>  // b.lo, b.ul, b.last
  45fd8c:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45fd90:	add	x0, x0, #0x360
  45fd94:	bl	401d40 <gettext@plt>
  45fd98:	ldr	x1, [sp, #80]
  45fd9c:	bl	46efd4 <warn@@Base>
  45fda0:	b	45fee4 <ferror@plt+0x5e164>
  45fda4:	ldr	w0, [sp, #124]
  45fda8:	cmp	w0, #0x0
  45fdac:	b.ne	45fe10 <ferror@plt+0x5e090>  // b.any
  45fdb0:	ldr	w0, [sp, #220]
  45fdb4:	cmp	w0, #0x0
  45fdb8:	b.eq	45fde4 <ferror@plt+0x5e064>  // b.none
  45fdbc:	add	x1, sp, #0x30
  45fdc0:	add	x0, sp, #0x38
  45fdc4:	ldr	w5, [sp, #96]
  45fdc8:	mov	x4, x1
  45fdcc:	ldr	x3, [sp, #88]
  45fdd0:	ldr	w2, [sp, #256]
  45fdd4:	mov	x1, x0
  45fdd8:	ldr	x0, [sp, #40]
  45fddc:	bl	45e004 <ferror@plt+0x5c284>
  45fde0:	b	45fe58 <ferror@plt+0x5e0d8>
  45fde4:	add	x1, sp, #0x30
  45fde8:	add	x0, sp, #0x38
  45fdec:	ldr	w6, [sp, #96]
  45fdf0:	mov	x5, x1
  45fdf4:	ldr	x4, [sp, #72]
  45fdf8:	ldr	x3, [sp, #88]
  45fdfc:	ldr	w2, [sp, #256]
  45fe00:	mov	x1, x0
  45fe04:	ldr	x0, [sp, #40]
  45fe08:	bl	45cdbc <ferror@plt+0x5b03c>
  45fe0c:	b	45fe58 <ferror@plt+0x5e0d8>
  45fe10:	ldr	w0, [sp, #220]
  45fe14:	cmp	w0, #0x0
  45fe18:	b.eq	45fe30 <ferror@plt+0x5e0b0>  // b.none
  45fe1c:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45fe20:	add	x0, x0, #0x3a0
  45fe24:	bl	401d40 <gettext@plt>
  45fe28:	bl	46efd4 <warn@@Base>
  45fe2c:	b	45fe58 <ferror@plt+0x5e0d8>
  45fe30:	add	x1, sp, #0x30
  45fe34:	add	x0, sp, #0x38
  45fe38:	ldr	w6, [sp, #96]
  45fe3c:	mov	x5, x1
  45fe40:	ldr	x4, [sp, #72]
  45fe44:	ldr	x3, [sp, #88]
  45fe48:	ldr	w2, [sp, #256]
  45fe4c:	mov	x1, x0
  45fe50:	ldr	x0, [sp, #40]
  45fe54:	bl	45d5f0 <ferror@plt+0x5b870>
  45fe58:	ldr	w0, [sp, #152]
  45fe5c:	cmp	w0, #0x0
  45fe60:	b.eq	45fea4 <ferror@plt+0x5e124>  // b.none
  45fe64:	ldr	x0, [sp, #232]
  45fe68:	cmp	x0, #0x0
  45fe6c:	b.eq	45fea4 <ferror@plt+0x5e124>  // b.none
  45fe70:	ldr	x0, [sp, #56]
  45fe74:	ldr	x1, [sp, #232]
  45fe78:	cmp	x1, x0
  45fe7c:	b.eq	45fea4 <ferror@plt+0x5e124>  // b.none
  45fe80:	ldr	x0, [sp, #48]
  45fe84:	ldr	x1, [sp, #136]
  45fe88:	cmp	x1, x0
  45fe8c:	b.eq	45fea4 <ferror@plt+0x5e124>  // b.none
  45fe90:	str	wzr, [sp, #152]
  45fe94:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45fe98:	add	x0, x0, #0x3c0
  45fe9c:	bl	401d40 <gettext@plt>
  45fea0:	bl	46efd4 <warn@@Base>
  45fea4:	ldr	x0, [sp, #232]
  45fea8:	cmp	x0, #0x0
  45feac:	b.eq	45fee4 <ferror@plt+0x5e164>  // b.none
  45feb0:	ldr	x0, [sp, #56]
  45feb4:	ldr	x1, [sp, #232]
  45feb8:	cmp	x1, x0
  45febc:	b.ne	45fee4 <ferror@plt+0x5e164>  // b.any
  45fec0:	ldr	x1, [sp, #48]
  45fec4:	add	x0, sp, #0x38
  45fec8:	mov	x3, x1
  45fecc:	ldr	w2, [sp, #256]
  45fed0:	mov	x1, x0
  45fed4:	ldr	x0, [sp, #40]
  45fed8:	bl	45cbc4 <ferror@plt+0x5ae44>
  45fedc:	b	45fee4 <ferror@plt+0x5e164>
  45fee0:	nop
  45fee4:	ldr	w0, [sp, #156]
  45fee8:	add	w0, w0, #0x1
  45feec:	str	w0, [sp, #156]
  45fef0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45fef4:	add	x0, x0, #0x9b0
  45fef8:	ldr	x2, [x0]
  45fefc:	ldr	w1, [sp, #256]
  45ff00:	mov	x0, x1
  45ff04:	lsl	x0, x0, #1
  45ff08:	add	x0, x0, x1
  45ff0c:	lsl	x0, x0, #2
  45ff10:	add	x0, x0, x1
  45ff14:	lsl	x0, x0, #3
  45ff18:	add	x0, x2, x0
  45ff1c:	ldr	w0, [x0, #72]
  45ff20:	ldr	w1, [sp, #156]
  45ff24:	cmp	w1, w0
  45ff28:	b.cc	45f94c <ferror@plt+0x5dbcc>  // b.lo, b.ul, b.last
  45ff2c:	ldr	w0, [sp, #256]
  45ff30:	add	w0, w0, #0x1
  45ff34:	str	w0, [sp, #256]
  45ff38:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  45ff3c:	add	x0, x0, #0x9a4
  45ff40:	ldr	w0, [x0]
  45ff44:	ldr	w1, [sp, #256]
  45ff48:	cmp	w1, w0
  45ff4c:	b.cc	45f808 <ferror@plt+0x5da88>  // b.lo, b.ul, b.last
  45ff50:	ldr	x0, [sp, #40]
  45ff54:	ldr	x1, [x0, #32]
  45ff58:	ldr	x0, [sp, #40]
  45ff5c:	ldr	x0, [x0, #48]
  45ff60:	add	x1, x1, x0
  45ff64:	ldr	x0, [sp, #56]
  45ff68:	cmp	x1, x0
  45ff6c:	b.ls	45ffd8 <ferror@plt+0x5e258>  // b.plast
  45ff70:	ldr	x0, [sp, #40]
  45ff74:	ldr	x1, [x0, #32]
  45ff78:	ldr	x0, [sp, #40]
  45ff7c:	ldr	x0, [x0, #48]
  45ff80:	add	x1, x1, x0
  45ff84:	ldr	x0, [sp, #56]
  45ff88:	sub	x0, x1, x0
  45ff8c:	mov	x2, x0
  45ff90:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45ff94:	add	x1, x0, #0x408
  45ff98:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  45ff9c:	add	x0, x0, #0x440
  45ffa0:	bl	401920 <ngettext@plt>
  45ffa4:	mov	x3, x0
  45ffa8:	ldr	x0, [sp, #40]
  45ffac:	ldr	x1, [x0, #32]
  45ffb0:	ldr	x0, [sp, #40]
  45ffb4:	ldr	x0, [x0, #48]
  45ffb8:	add	x1, x1, x0
  45ffbc:	ldr	x0, [sp, #56]
  45ffc0:	sub	x1, x1, x0
  45ffc4:	ldr	x0, [sp, #40]
  45ffc8:	ldr	x0, [x0, #16]
  45ffcc:	mov	x2, x0
  45ffd0:	mov	x0, x3
  45ffd4:	bl	46efd4 <warn@@Base>
  45ffd8:	mov	w0, #0xa                   	// #10
  45ffdc:	bl	401d20 <putchar@plt>
  45ffe0:	ldr	x0, [sp, #224]
  45ffe4:	bl	401c10 <free@plt>
  45ffe8:	mov	w0, #0x1                   	// #1
  45ffec:	ldp	x19, x20, [sp, #16]
  45fff0:	ldp	x29, x30, [sp], #288
  45fff4:	ret
  45fff8:	stp	x29, x30, [sp, #-80]!
  45fffc:	mov	x29, sp
  460000:	str	x0, [sp, #24]
  460004:	str	x1, [sp, #16]
  460008:	ldr	x0, [sp, #24]
  46000c:	ldr	x0, [x0, #32]
  460010:	str	x0, [sp, #72]
  460014:	ldr	x0, [sp, #24]
  460018:	ldr	x0, [x0, #48]
  46001c:	str	x0, [sp, #64]
  460020:	ldr	x0, [sp, #24]
  460024:	ldr	x0, [x0, #40]
  460028:	str	x0, [sp, #56]
  46002c:	ldr	x0, [sp, #64]
  460030:	cmp	x0, #0x0
  460034:	b.ne	460064 <ferror@plt+0x5e2e4>  // b.any
  460038:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  46003c:	add	x0, x0, #0xb8
  460040:	bl	401d40 <gettext@plt>
  460044:	mov	x2, x0
  460048:	ldr	x0, [sp, #24]
  46004c:	ldr	x0, [x0, #16]
  460050:	mov	x1, x0
  460054:	mov	x0, x2
  460058:	bl	401cf0 <printf@plt>
  46005c:	mov	w0, #0x0                   	// #0
  460060:	b	4601c8 <ferror@plt+0x5e448>
  460064:	mov	w1, #0x0                   	// #0
  460068:	ldr	x0, [sp, #24]
  46006c:	bl	4525b8 <ferror@plt+0x50838>
  460070:	b	4601b0 <ferror@plt+0x5e430>
  460074:	ldr	x2, [sp, #64]
  460078:	ldr	x1, [sp, #64]
  46007c:	mov	x0, #0x10                  	// #16
  460080:	cmp	x2, #0x10
  460084:	csel	x0, x1, x0, ls  // ls = plast
  460088:	str	w0, [sp, #48]
  46008c:	ldr	x1, [sp, #56]
  460090:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460094:	add	x0, x0, #0x478
  460098:	bl	401cf0 <printf@plt>
  46009c:	str	wzr, [sp, #52]
  4600a0:	b	460108 <ferror@plt+0x5e388>
  4600a4:	ldr	w1, [sp, #52]
  4600a8:	ldr	w0, [sp, #48]
  4600ac:	cmp	w1, w0
  4600b0:	b.ge	4600d8 <ferror@plt+0x5e358>  // b.tcont
  4600b4:	ldrsw	x0, [sp, #52]
  4600b8:	ldr	x1, [sp, #72]
  4600bc:	add	x0, x1, x0
  4600c0:	ldrb	w0, [x0]
  4600c4:	mov	w1, w0
  4600c8:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  4600cc:	add	x0, x0, #0x488
  4600d0:	bl	401cf0 <printf@plt>
  4600d4:	b	4600e4 <ferror@plt+0x5e364>
  4600d8:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  4600dc:	add	x0, x0, #0x490
  4600e0:	bl	401cf0 <printf@plt>
  4600e4:	ldr	w0, [sp, #52]
  4600e8:	and	w0, w0, #0x3
  4600ec:	cmp	w0, #0x3
  4600f0:	b.ne	4600fc <ferror@plt+0x5e37c>  // b.any
  4600f4:	mov	w0, #0x20                  	// #32
  4600f8:	bl	401d20 <putchar@plt>
  4600fc:	ldr	w0, [sp, #52]
  460100:	add	w0, w0, #0x1
  460104:	str	w0, [sp, #52]
  460108:	ldr	w0, [sp, #52]
  46010c:	cmp	w0, #0xf
  460110:	b.le	4600a4 <ferror@plt+0x5e324>
  460114:	str	wzr, [sp, #52]
  460118:	b	460168 <ferror@plt+0x5e3e8>
  46011c:	ldrsw	x0, [sp, #52]
  460120:	ldr	x1, [sp, #72]
  460124:	add	x0, x1, x0
  460128:	ldrb	w0, [x0]
  46012c:	str	w0, [sp, #44]
  460130:	ldr	w0, [sp, #44]
  460134:	cmp	w0, #0x1f
  460138:	b.le	460154 <ferror@plt+0x5e3d4>
  46013c:	ldr	w0, [sp, #44]
  460140:	cmp	w0, #0x7f
  460144:	b.gt	460154 <ferror@plt+0x5e3d4>
  460148:	ldr	w0, [sp, #44]
  46014c:	bl	401d20 <putchar@plt>
  460150:	b	46015c <ferror@plt+0x5e3dc>
  460154:	mov	w0, #0x2e                  	// #46
  460158:	bl	401d20 <putchar@plt>
  46015c:	ldr	w0, [sp, #52]
  460160:	add	w0, w0, #0x1
  460164:	str	w0, [sp, #52]
  460168:	ldr	w1, [sp, #52]
  46016c:	ldr	w0, [sp, #48]
  460170:	cmp	w1, w0
  460174:	b.lt	46011c <ferror@plt+0x5e39c>  // b.tstop
  460178:	mov	w0, #0xa                   	// #10
  46017c:	bl	401d20 <putchar@plt>
  460180:	ldrsw	x0, [sp, #48]
  460184:	ldr	x1, [sp, #72]
  460188:	add	x0, x1, x0
  46018c:	str	x0, [sp, #72]
  460190:	ldrsw	x0, [sp, #48]
  460194:	ldr	x1, [sp, #56]
  460198:	add	x0, x1, x0
  46019c:	str	x0, [sp, #56]
  4601a0:	ldrsw	x0, [sp, #48]
  4601a4:	ldr	x1, [sp, #64]
  4601a8:	sub	x0, x1, x0
  4601ac:	str	x0, [sp, #64]
  4601b0:	ldr	x0, [sp, #64]
  4601b4:	cmp	x0, #0x0
  4601b8:	b.ne	460074 <ferror@plt+0x5e2f4>  // b.any
  4601bc:	mov	w0, #0xa                   	// #10
  4601c0:	bl	401d20 <putchar@plt>
  4601c4:	mov	w0, #0x1                   	// #1
  4601c8:	ldp	x29, x30, [sp], #80
  4601cc:	ret
  4601d0:	stp	x29, x30, [sp, #-32]!
  4601d4:	mov	x29, sp
  4601d8:	str	x0, [sp, #24]
  4601dc:	str	x1, [sp, #16]
  4601e0:	ldr	x0, [sp, #24]
  4601e4:	ldr	w0, [x0, #56]
  4601e8:	mov	w4, #0x0                   	// #0
  4601ec:	mov	w3, #0x0                   	// #0
  4601f0:	mov	w2, w0
  4601f4:	ldr	x1, [sp, #16]
  4601f8:	ldr	x0, [sp, #24]
  4601fc:	bl	4526d8 <ferror@plt+0x50958>
  460200:	ldp	x29, x30, [sp], #32
  460204:	ret
  460208:	stp	x29, x30, [sp, #-32]!
  46020c:	mov	x29, sp
  460210:	str	x0, [sp, #24]
  460214:	str	x1, [sp, #16]
  460218:	ldr	x0, [sp, #24]
  46021c:	ldr	w0, [x0, #56]
  460220:	mov	w4, #0x1                   	// #1
  460224:	mov	w3, #0x0                   	// #0
  460228:	mov	w2, w0
  46022c:	ldr	x1, [sp, #16]
  460230:	ldr	x0, [sp, #24]
  460234:	bl	4526d8 <ferror@plt+0x50958>
  460238:	ldp	x29, x30, [sp], #32
  46023c:	ret
  460240:	stp	x29, x30, [sp, #-32]!
  460244:	mov	x29, sp
  460248:	str	x0, [sp, #24]
  46024c:	str	x1, [sp, #16]
  460250:	ldr	x0, [sp, #24]
  460254:	ldr	w0, [x0, #56]
  460258:	mov	w4, #0x1                   	// #1
  46025c:	mov	w3, #0x0                   	// #0
  460260:	mov	w2, w0
  460264:	ldr	x1, [sp, #16]
  460268:	ldr	x0, [sp, #24]
  46026c:	bl	4526d8 <ferror@plt+0x50958>
  460270:	ldp	x29, x30, [sp], #32
  460274:	ret
  460278:	stp	x29, x30, [sp, #-208]!
  46027c:	mov	x29, sp
  460280:	stp	x19, x20, [sp, #16]
  460284:	str	x21, [sp, #32]
  460288:	str	x0, [sp, #56]
  46028c:	str	x1, [sp, #48]
  460290:	ldr	x0, [sp, #56]
  460294:	ldr	x0, [x0, #32]
  460298:	str	x0, [sp, #200]
  46029c:	ldr	x0, [sp, #56]
  4602a0:	ldr	x0, [x0, #48]
  4602a4:	ldr	x1, [sp, #200]
  4602a8:	add	x0, x1, x0
  4602ac:	str	x0, [sp, #120]
  4602b0:	mov	w1, #0x0                   	// #0
  4602b4:	ldr	x0, [sp, #56]
  4602b8:	bl	4525b8 <ferror@plt+0x50838>
  4602bc:	ldr	x0, [sp, #48]
  4602c0:	bl	4545a4 <ferror@plt+0x52824>
  4602c4:	b	460cb4 <ferror@plt+0x5ef34>
  4602c8:	ldr	x0, [sp, #200]
  4602cc:	str	x0, [sp, #192]
  4602d0:	mov	w0, #0x4                   	// #4
  4602d4:	str	w0, [sp, #156]
  4602d8:	ldr	w0, [sp, #156]
  4602dc:	cmp	w0, #0x8
  4602e0:	b.ls	460314 <ferror@plt+0x5e594>  // b.plast
  4602e4:	ldr	w0, [sp, #156]
  4602e8:	mov	x2, x0
  4602ec:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4602f0:	add	x1, x0, #0xc78
  4602f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4602f8:	add	x0, x0, #0xcc8
  4602fc:	bl	401920 <ngettext@plt>
  460300:	mov	w2, #0x8                   	// #8
  460304:	ldr	w1, [sp, #156]
  460308:	bl	46eed4 <error@@Base>
  46030c:	mov	w0, #0x8                   	// #8
  460310:	str	w0, [sp, #156]
  460314:	ldr	w0, [sp, #156]
  460318:	ldr	x1, [sp, #192]
  46031c:	add	x0, x1, x0
  460320:	ldr	x1, [sp, #120]
  460324:	cmp	x1, x0
  460328:	b.hi	460354 <ferror@plt+0x5e5d4>  // b.pmore
  46032c:	ldr	x1, [sp, #192]
  460330:	ldr	x0, [sp, #120]
  460334:	cmp	x1, x0
  460338:	b.cs	460350 <ferror@plt+0x5e5d0>  // b.hs, b.nlast
  46033c:	ldr	x1, [sp, #120]
  460340:	ldr	x0, [sp, #192]
  460344:	sub	x0, x1, x0
  460348:	str	w0, [sp, #156]
  46034c:	b	460354 <ferror@plt+0x5e5d4>
  460350:	str	wzr, [sp, #156]
  460354:	ldr	w0, [sp, #156]
  460358:	cmp	w0, #0x0
  46035c:	b.eq	46036c <ferror@plt+0x5e5ec>  // b.none
  460360:	ldr	w0, [sp, #156]
  460364:	cmp	w0, #0x8
  460368:	b.ls	460374 <ferror@plt+0x5e5f4>  // b.plast
  46036c:	str	xzr, [sp, #72]
  460370:	b	460394 <ferror@plt+0x5e614>
  460374:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  460378:	add	x0, x0, #0x580
  46037c:	ldr	x2, [x0]
  460380:	ldr	w0, [sp, #156]
  460384:	mov	w1, w0
  460388:	ldr	x0, [sp, #192]
  46038c:	blr	x2
  460390:	str	x0, [sp, #72]
  460394:	ldr	x0, [sp, #192]
  460398:	add	x0, x0, #0x4
  46039c:	str	x0, [sp, #192]
  4603a0:	ldr	x1, [sp, #72]
  4603a4:	mov	x0, #0xffffffff            	// #4294967295
  4603a8:	cmp	x1, x0
  4603ac:	b.ne	460494 <ferror@plt+0x5e714>  // b.any
  4603b0:	mov	w0, #0x8                   	// #8
  4603b4:	str	w0, [sp, #152]
  4603b8:	ldr	w0, [sp, #152]
  4603bc:	cmp	w0, #0x8
  4603c0:	b.ls	4603f4 <ferror@plt+0x5e674>  // b.plast
  4603c4:	ldr	w0, [sp, #152]
  4603c8:	mov	x2, x0
  4603cc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4603d0:	add	x1, x0, #0xc78
  4603d4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4603d8:	add	x0, x0, #0xcc8
  4603dc:	bl	401920 <ngettext@plt>
  4603e0:	mov	w2, #0x8                   	// #8
  4603e4:	ldr	w1, [sp, #152]
  4603e8:	bl	46eed4 <error@@Base>
  4603ec:	mov	w0, #0x8                   	// #8
  4603f0:	str	w0, [sp, #152]
  4603f4:	ldr	w0, [sp, #152]
  4603f8:	ldr	x1, [sp, #192]
  4603fc:	add	x0, x1, x0
  460400:	ldr	x1, [sp, #120]
  460404:	cmp	x1, x0
  460408:	b.hi	460434 <ferror@plt+0x5e6b4>  // b.pmore
  46040c:	ldr	x1, [sp, #192]
  460410:	ldr	x0, [sp, #120]
  460414:	cmp	x1, x0
  460418:	b.cs	460430 <ferror@plt+0x5e6b0>  // b.hs, b.nlast
  46041c:	ldr	x1, [sp, #120]
  460420:	ldr	x0, [sp, #192]
  460424:	sub	x0, x1, x0
  460428:	str	w0, [sp, #152]
  46042c:	b	460434 <ferror@plt+0x5e6b4>
  460430:	str	wzr, [sp, #152]
  460434:	ldr	w0, [sp, #152]
  460438:	cmp	w0, #0x0
  46043c:	b.eq	46044c <ferror@plt+0x5e6cc>  // b.none
  460440:	ldr	w0, [sp, #152]
  460444:	cmp	w0, #0x8
  460448:	b.ls	460454 <ferror@plt+0x5e6d4>  // b.plast
  46044c:	str	xzr, [sp, #72]
  460450:	b	460474 <ferror@plt+0x5e6f4>
  460454:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  460458:	add	x0, x0, #0x580
  46045c:	ldr	x2, [x0]
  460460:	ldr	w0, [sp, #152]
  460464:	mov	w1, w0
  460468:	ldr	x0, [sp, #192]
  46046c:	blr	x2
  460470:	str	x0, [sp, #72]
  460474:	ldr	x0, [sp, #192]
  460478:	add	x0, x0, #0x8
  46047c:	str	x0, [sp, #192]
  460480:	mov	w0, #0x8                   	// #8
  460484:	str	w0, [sp, #164]
  460488:	mov	w0, #0xc                   	// #12
  46048c:	str	w0, [sp, #160]
  460490:	b	4604a4 <ferror@plt+0x5e724>
  460494:	mov	w0, #0x4                   	// #4
  460498:	str	w0, [sp, #164]
  46049c:	mov	w0, #0x4                   	// #4
  4604a0:	str	w0, [sp, #160]
  4604a4:	ldr	x0, [sp, #56]
  4604a8:	ldr	x0, [x0, #32]
  4604ac:	ldr	x1, [sp, #192]
  4604b0:	sub	x0, x1, x0
  4604b4:	str	x0, [sp, #112]
  4604b8:	ldr	x1, [sp, #72]
  4604bc:	ldr	x0, [sp, #112]
  4604c0:	add	x0, x1, x0
  4604c4:	ldr	x1, [sp, #112]
  4604c8:	cmp	x1, x0
  4604cc:	b.hi	4604ec <ferror@plt+0x5e76c>  // b.pmore
  4604d0:	ldr	x1, [sp, #72]
  4604d4:	ldr	x0, [sp, #112]
  4604d8:	add	x1, x1, x0
  4604dc:	ldr	x0, [sp, #56]
  4604e0:	ldr	x0, [x0, #48]
  4604e4:	cmp	x1, x0
  4604e8:	b.ls	46053c <ferror@plt+0x5e7bc>  // b.plast
  4604ec:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4604f0:	add	x0, x0, #0x700
  4604f4:	bl	401d40 <gettext@plt>
  4604f8:	mov	x21, x0
  4604fc:	ldr	x0, [sp, #56]
  460500:	ldr	x19, [x0, #16]
  460504:	ldr	w0, [sp, #160]
  460508:	ldr	x1, [sp, #112]
  46050c:	sub	x20, x1, x0
  460510:	ldr	x0, [sp, #72]
  460514:	mov	x1, x0
  460518:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46051c:	add	x0, x0, #0xd28
  460520:	bl	449984 <ferror@plt+0x47c04>
  460524:	mov	x3, x0
  460528:	mov	x2, x20
  46052c:	mov	x1, x19
  460530:	mov	x0, x21
  460534:	bl	46efd4 <warn@@Base>
  460538:	b	460ccc <ferror@plt+0x5ef4c>
  46053c:	mov	w0, #0x2                   	// #2
  460540:	str	w0, [sp, #148]
  460544:	ldr	w0, [sp, #148]
  460548:	cmp	w0, #0x2
  46054c:	b.ls	460580 <ferror@plt+0x5e800>  // b.plast
  460550:	ldr	w0, [sp, #148]
  460554:	mov	x2, x0
  460558:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46055c:	add	x1, x0, #0xc78
  460560:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  460564:	add	x0, x0, #0xcc8
  460568:	bl	401920 <ngettext@plt>
  46056c:	mov	w2, #0x2                   	// #2
  460570:	ldr	w1, [sp, #148]
  460574:	bl	46eed4 <error@@Base>
  460578:	mov	w0, #0x2                   	// #2
  46057c:	str	w0, [sp, #148]
  460580:	ldr	w0, [sp, #148]
  460584:	ldr	x1, [sp, #192]
  460588:	add	x0, x1, x0
  46058c:	ldr	x1, [sp, #120]
  460590:	cmp	x1, x0
  460594:	b.hi	4605c0 <ferror@plt+0x5e840>  // b.pmore
  460598:	ldr	x1, [sp, #192]
  46059c:	ldr	x0, [sp, #120]
  4605a0:	cmp	x1, x0
  4605a4:	b.cs	4605bc <ferror@plt+0x5e83c>  // b.hs, b.nlast
  4605a8:	ldr	x1, [sp, #120]
  4605ac:	ldr	x0, [sp, #192]
  4605b0:	sub	x0, x1, x0
  4605b4:	str	w0, [sp, #148]
  4605b8:	b	4605c0 <ferror@plt+0x5e840>
  4605bc:	str	wzr, [sp, #148]
  4605c0:	ldr	w0, [sp, #148]
  4605c4:	cmp	w0, #0x0
  4605c8:	b.eq	4605d8 <ferror@plt+0x5e858>  // b.none
  4605cc:	ldr	w0, [sp, #148]
  4605d0:	cmp	w0, #0x8
  4605d4:	b.ls	4605e0 <ferror@plt+0x5e860>  // b.plast
  4605d8:	strh	wzr, [sp, #80]
  4605dc:	b	460604 <ferror@plt+0x5e884>
  4605e0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4605e4:	add	x0, x0, #0x580
  4605e8:	ldr	x2, [x0]
  4605ec:	ldr	w0, [sp, #148]
  4605f0:	mov	w1, w0
  4605f4:	ldr	x0, [sp, #192]
  4605f8:	blr	x2
  4605fc:	and	w0, w0, #0xffff
  460600:	strh	w0, [sp, #80]
  460604:	ldr	x0, [sp, #192]
  460608:	add	x0, x0, #0x2
  46060c:	str	x0, [sp, #192]
  460610:	ldr	w0, [sp, #164]
  460614:	str	w0, [sp, #144]
  460618:	ldr	w0, [sp, #144]
  46061c:	cmp	w0, #0x8
  460620:	b.ls	460654 <ferror@plt+0x5e8d4>  // b.plast
  460624:	ldr	w0, [sp, #144]
  460628:	mov	x2, x0
  46062c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  460630:	add	x1, x0, #0xc78
  460634:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  460638:	add	x0, x0, #0xcc8
  46063c:	bl	401920 <ngettext@plt>
  460640:	mov	w2, #0x8                   	// #8
  460644:	ldr	w1, [sp, #144]
  460648:	bl	46eed4 <error@@Base>
  46064c:	mov	w0, #0x8                   	// #8
  460650:	str	w0, [sp, #144]
  460654:	ldr	w0, [sp, #144]
  460658:	ldr	x1, [sp, #192]
  46065c:	add	x0, x1, x0
  460660:	ldr	x1, [sp, #120]
  460664:	cmp	x1, x0
  460668:	b.hi	460694 <ferror@plt+0x5e914>  // b.pmore
  46066c:	ldr	x1, [sp, #192]
  460670:	ldr	x0, [sp, #120]
  460674:	cmp	x1, x0
  460678:	b.cs	460690 <ferror@plt+0x5e910>  // b.hs, b.nlast
  46067c:	ldr	x1, [sp, #120]
  460680:	ldr	x0, [sp, #192]
  460684:	sub	x0, x1, x0
  460688:	str	w0, [sp, #144]
  46068c:	b	460694 <ferror@plt+0x5e914>
  460690:	str	wzr, [sp, #144]
  460694:	ldr	w0, [sp, #144]
  460698:	cmp	w0, #0x0
  46069c:	b.eq	4606ac <ferror@plt+0x5e92c>  // b.none
  4606a0:	ldr	w0, [sp, #144]
  4606a4:	cmp	w0, #0x8
  4606a8:	b.ls	4606b4 <ferror@plt+0x5e934>  // b.plast
  4606ac:	str	xzr, [sp, #88]
  4606b0:	b	4606d4 <ferror@plt+0x5e954>
  4606b4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4606b8:	add	x0, x0, #0x580
  4606bc:	ldr	x2, [x0]
  4606c0:	ldr	w0, [sp, #144]
  4606c4:	mov	w1, w0
  4606c8:	ldr	x0, [sp, #192]
  4606cc:	blr	x2
  4606d0:	str	x0, [sp, #88]
  4606d4:	ldr	w0, [sp, #164]
  4606d8:	ldr	x1, [sp, #192]
  4606dc:	add	x0, x1, x0
  4606e0:	str	x0, [sp, #192]
  4606e4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4606e8:	add	x0, x0, #0x9a4
  4606ec:	ldr	w0, [x0]
  4606f0:	cmn	w0, #0x1
  4606f4:	b.eq	460744 <ferror@plt+0x5e9c4>  // b.none
  4606f8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4606fc:	add	x0, x0, #0x9a4
  460700:	ldr	w0, [x0]
  460704:	cmp	w0, #0x0
  460708:	b.eq	460744 <ferror@plt+0x5e9c4>  // b.none
  46070c:	ldr	x0, [sp, #88]
  460710:	bl	459c44 <ferror@plt+0x57ec4>
  460714:	cmp	x0, #0x0
  460718:	b.ne	460744 <ferror@plt+0x5e9c4>  // b.any
  46071c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  460720:	add	x0, x0, #0x6a8
  460724:	bl	401d40 <gettext@plt>
  460728:	mov	x3, x0
  46072c:	ldr	x1, [sp, #88]
  460730:	ldr	x0, [sp, #56]
  460734:	ldr	x0, [x0, #16]
  460738:	mov	x2, x0
  46073c:	mov	x0, x3
  460740:	bl	46efd4 <warn@@Base>
  460744:	mov	w0, #0x1                   	// #1
  460748:	str	w0, [sp, #140]
  46074c:	ldr	w0, [sp, #140]
  460750:	cmp	w0, #0x1
  460754:	b.ls	460788 <ferror@plt+0x5ea08>  // b.plast
  460758:	ldr	w0, [sp, #140]
  46075c:	mov	x2, x0
  460760:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  460764:	add	x1, x0, #0xc78
  460768:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46076c:	add	x0, x0, #0xcc8
  460770:	bl	401920 <ngettext@plt>
  460774:	mov	w2, #0x1                   	// #1
  460778:	ldr	w1, [sp, #140]
  46077c:	bl	46eed4 <error@@Base>
  460780:	mov	w0, #0x1                   	// #1
  460784:	str	w0, [sp, #140]
  460788:	ldr	w0, [sp, #140]
  46078c:	ldr	x1, [sp, #192]
  460790:	add	x0, x1, x0
  460794:	ldr	x1, [sp, #120]
  460798:	cmp	x1, x0
  46079c:	b.hi	4607c8 <ferror@plt+0x5ea48>  // b.pmore
  4607a0:	ldr	x1, [sp, #192]
  4607a4:	ldr	x0, [sp, #120]
  4607a8:	cmp	x1, x0
  4607ac:	b.cs	4607c4 <ferror@plt+0x5ea44>  // b.hs, b.nlast
  4607b0:	ldr	x1, [sp, #120]
  4607b4:	ldr	x0, [sp, #192]
  4607b8:	sub	x0, x1, x0
  4607bc:	str	w0, [sp, #140]
  4607c0:	b	4607c8 <ferror@plt+0x5ea48>
  4607c4:	str	wzr, [sp, #140]
  4607c8:	ldr	w0, [sp, #140]
  4607cc:	cmp	w0, #0x0
  4607d0:	b.eq	4607e0 <ferror@plt+0x5ea60>  // b.none
  4607d4:	ldr	w0, [sp, #140]
  4607d8:	cmp	w0, #0x8
  4607dc:	b.ls	4607e8 <ferror@plt+0x5ea68>  // b.plast
  4607e0:	strb	wzr, [sp, #96]
  4607e4:	b	46080c <ferror@plt+0x5ea8c>
  4607e8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4607ec:	add	x0, x0, #0x580
  4607f0:	ldr	x2, [x0]
  4607f4:	ldr	w0, [sp, #140]
  4607f8:	mov	w1, w0
  4607fc:	ldr	x0, [sp, #192]
  460800:	blr	x2
  460804:	and	w0, w0, #0xff
  460808:	strb	w0, [sp, #96]
  46080c:	ldr	x0, [sp, #192]
  460810:	add	x0, x0, #0x1
  460814:	str	x0, [sp, #192]
  460818:	mov	w0, #0x1                   	// #1
  46081c:	str	w0, [sp, #136]
  460820:	ldr	w0, [sp, #136]
  460824:	cmp	w0, #0x1
  460828:	b.ls	46085c <ferror@plt+0x5eadc>  // b.plast
  46082c:	ldr	w0, [sp, #136]
  460830:	mov	x2, x0
  460834:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  460838:	add	x1, x0, #0xc78
  46083c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  460840:	add	x0, x0, #0xcc8
  460844:	bl	401920 <ngettext@plt>
  460848:	mov	w2, #0x1                   	// #1
  46084c:	ldr	w1, [sp, #136]
  460850:	bl	46eed4 <error@@Base>
  460854:	mov	w0, #0x1                   	// #1
  460858:	str	w0, [sp, #136]
  46085c:	ldr	w0, [sp, #136]
  460860:	ldr	x1, [sp, #192]
  460864:	add	x0, x1, x0
  460868:	ldr	x1, [sp, #120]
  46086c:	cmp	x1, x0
  460870:	b.hi	46089c <ferror@plt+0x5eb1c>  // b.pmore
  460874:	ldr	x1, [sp, #192]
  460878:	ldr	x0, [sp, #120]
  46087c:	cmp	x1, x0
  460880:	b.cs	460898 <ferror@plt+0x5eb18>  // b.hs, b.nlast
  460884:	ldr	x1, [sp, #120]
  460888:	ldr	x0, [sp, #192]
  46088c:	sub	x0, x1, x0
  460890:	str	w0, [sp, #136]
  460894:	b	46089c <ferror@plt+0x5eb1c>
  460898:	str	wzr, [sp, #136]
  46089c:	ldr	w0, [sp, #136]
  4608a0:	cmp	w0, #0x0
  4608a4:	b.eq	4608b4 <ferror@plt+0x5eb34>  // b.none
  4608a8:	ldr	w0, [sp, #136]
  4608ac:	cmp	w0, #0x8
  4608b0:	b.ls	4608bc <ferror@plt+0x5eb3c>  // b.plast
  4608b4:	strb	wzr, [sp, #97]
  4608b8:	b	4608e0 <ferror@plt+0x5eb60>
  4608bc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4608c0:	add	x0, x0, #0x580
  4608c4:	ldr	x2, [x0]
  4608c8:	ldr	w0, [sp, #136]
  4608cc:	mov	w1, w0
  4608d0:	ldr	x0, [sp, #192]
  4608d4:	blr	x2
  4608d8:	and	w0, w0, #0xff
  4608dc:	strb	w0, [sp, #97]
  4608e0:	ldr	x0, [sp, #192]
  4608e4:	add	x0, x0, #0x1
  4608e8:	str	x0, [sp, #192]
  4608ec:	ldrh	w0, [sp, #80]
  4608f0:	cmp	w0, #0x2
  4608f4:	b.eq	460924 <ferror@plt+0x5eba4>  // b.none
  4608f8:	ldrh	w0, [sp, #80]
  4608fc:	cmp	w0, #0x3
  460900:	b.eq	460924 <ferror@plt+0x5eba4>  // b.none
  460904:	ldrh	w0, [sp, #80]
  460908:	cmp	w0, #0x0
  46090c:	b.eq	460cc8 <ferror@plt+0x5ef48>  // b.none
  460910:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460914:	add	x0, x0, #0x498
  460918:	bl	401d40 <gettext@plt>
  46091c:	bl	46efd4 <warn@@Base>
  460920:	b	460cc8 <ferror@plt+0x5ef48>
  460924:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460928:	add	x0, x0, #0x4d0
  46092c:	bl	401d40 <gettext@plt>
  460930:	ldr	x1, [sp, #72]
  460934:	bl	401cf0 <printf@plt>
  460938:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  46093c:	add	x0, x0, #0x4f8
  460940:	bl	401d40 <gettext@plt>
  460944:	ldrh	w1, [sp, #80]
  460948:	bl	401cf0 <printf@plt>
  46094c:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460950:	add	x0, x0, #0x518
  460954:	bl	401d40 <gettext@plt>
  460958:	mov	x2, x0
  46095c:	ldr	x0, [sp, #88]
  460960:	mov	x1, x0
  460964:	mov	x0, x2
  460968:	bl	401cf0 <printf@plt>
  46096c:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460970:	add	x0, x0, #0x540
  460974:	bl	401d40 <gettext@plt>
  460978:	ldrb	w1, [sp, #96]
  46097c:	bl	401cf0 <printf@plt>
  460980:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460984:	add	x0, x0, #0x560
  460988:	bl	401d40 <gettext@plt>
  46098c:	ldrb	w1, [sp, #97]
  460990:	bl	401cf0 <printf@plt>
  460994:	ldrb	w1, [sp, #96]
  460998:	ldrb	w0, [sp, #97]
  46099c:	add	w0, w1, w0
  4609a0:	strb	w0, [sp, #111]
  4609a4:	ldrb	w0, [sp, #111]
  4609a8:	cmp	w0, #0x0
  4609ac:	b.eq	4609bc <ferror@plt+0x5ec3c>  // b.none
  4609b0:	ldrb	w0, [sp, #111]
  4609b4:	cmp	w0, #0x8
  4609b8:	b.ls	4609e4 <ferror@plt+0x5ec64>  // b.plast
  4609bc:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  4609c0:	add	x0, x0, #0x580
  4609c4:	bl	401d40 <gettext@plt>
  4609c8:	mov	x2, x0
  4609cc:	ldr	x0, [sp, #56]
  4609d0:	ldr	x0, [x0, #16]
  4609d4:	mov	x1, x0
  4609d8:	mov	x0, x2
  4609dc:	bl	46eed4 <error@@Base>
  4609e0:	b	460ccc <ferror@plt+0x5ef4c>
  4609e4:	ldrb	w1, [sp, #111]
  4609e8:	ldrb	w0, [sp, #111]
  4609ec:	sub	w0, w0, #0x1
  4609f0:	and	w0, w1, w0
  4609f4:	cmp	w0, #0x0
  4609f8:	b.eq	460a10 <ferror@plt+0x5ec90>  // b.none
  4609fc:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460a00:	add	x0, x0, #0x5a8
  460a04:	bl	401d40 <gettext@plt>
  460a08:	bl	46efd4 <warn@@Base>
  460a0c:	b	460ccc <ferror@plt+0x5ef4c>
  460a10:	ldrb	w0, [sp, #111]
  460a14:	cmp	w0, #0x4
  460a18:	b.ls	460a30 <ferror@plt+0x5ecb0>  // b.plast
  460a1c:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460a20:	add	x0, x0, #0x5e0
  460a24:	bl	401d40 <gettext@plt>
  460a28:	bl	401cf0 <printf@plt>
  460a2c:	b	460a40 <ferror@plt+0x5ecc0>
  460a30:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460a34:	add	x0, x0, #0x600
  460a38:	bl	401d40 <gettext@plt>
  460a3c:	bl	401cf0 <printf@plt>
  460a40:	ldr	x0, [sp, #192]
  460a44:	str	x0, [sp, #184]
  460a48:	ldr	x1, [sp, #192]
  460a4c:	ldr	x0, [sp, #200]
  460a50:	sub	x0, x1, x0
  460a54:	ldrb	w1, [sp, #111]
  460a58:	lsl	w1, w1, #1
  460a5c:	sxtw	x1, w1
  460a60:	sdiv	x2, x0, x1
  460a64:	mul	x1, x2, x1
  460a68:	sub	x0, x0, x1
  460a6c:	str	w0, [sp, #104]
  460a70:	ldr	w0, [sp, #104]
  460a74:	cmp	w0, #0x0
  460a78:	b.eq	460a9c <ferror@plt+0x5ed1c>  // b.none
  460a7c:	ldrb	w0, [sp, #111]
  460a80:	lsl	w1, w0, #1
  460a84:	ldr	w0, [sp, #104]
  460a88:	sub	w0, w1, w0
  460a8c:	sxtw	x0, w0
  460a90:	ldr	x1, [sp, #184]
  460a94:	add	x0, x1, x0
  460a98:	str	x0, [sp, #184]
  460a9c:	ldr	x1, [sp, #72]
  460aa0:	ldr	w0, [sp, #160]
  460aa4:	add	x0, x1, x0
  460aa8:	ldr	x1, [sp, #200]
  460aac:	add	x0, x1, x0
  460ab0:	str	x0, [sp, #200]
  460ab4:	b	460c94 <ferror@plt+0x5ef14>
  460ab8:	ldrb	w0, [sp, #111]
  460abc:	str	w0, [sp, #132]
  460ac0:	ldr	w0, [sp, #132]
  460ac4:	cmp	w0, #0x8
  460ac8:	b.ls	460afc <ferror@plt+0x5ed7c>  // b.plast
  460acc:	ldr	w0, [sp, #132]
  460ad0:	mov	x2, x0
  460ad4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  460ad8:	add	x1, x0, #0xc78
  460adc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  460ae0:	add	x0, x0, #0xcc8
  460ae4:	bl	401920 <ngettext@plt>
  460ae8:	mov	w2, #0x8                   	// #8
  460aec:	ldr	w1, [sp, #132]
  460af0:	bl	46eed4 <error@@Base>
  460af4:	mov	w0, #0x8                   	// #8
  460af8:	str	w0, [sp, #132]
  460afc:	ldr	w0, [sp, #132]
  460b00:	ldr	x1, [sp, #184]
  460b04:	add	x0, x1, x0
  460b08:	ldr	x1, [sp, #120]
  460b0c:	cmp	x1, x0
  460b10:	b.hi	460b3c <ferror@plt+0x5edbc>  // b.pmore
  460b14:	ldr	x1, [sp, #184]
  460b18:	ldr	x0, [sp, #120]
  460b1c:	cmp	x1, x0
  460b20:	b.cs	460b38 <ferror@plt+0x5edb8>  // b.hs, b.nlast
  460b24:	ldr	x1, [sp, #120]
  460b28:	ldr	x0, [sp, #184]
  460b2c:	sub	x0, x1, x0
  460b30:	str	w0, [sp, #132]
  460b34:	b	460b3c <ferror@plt+0x5edbc>
  460b38:	str	wzr, [sp, #132]
  460b3c:	ldr	w0, [sp, #132]
  460b40:	cmp	w0, #0x0
  460b44:	b.eq	460b54 <ferror@plt+0x5edd4>  // b.none
  460b48:	ldr	w0, [sp, #132]
  460b4c:	cmp	w0, #0x8
  460b50:	b.ls	460b5c <ferror@plt+0x5eddc>  // b.plast
  460b54:	str	xzr, [sp, #168]
  460b58:	b	460b7c <ferror@plt+0x5edfc>
  460b5c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  460b60:	add	x0, x0, #0x580
  460b64:	ldr	x2, [x0]
  460b68:	ldr	w0, [sp, #132]
  460b6c:	mov	w1, w0
  460b70:	ldr	x0, [sp, #184]
  460b74:	blr	x2
  460b78:	str	x0, [sp, #168]
  460b7c:	ldrb	w0, [sp, #111]
  460b80:	ldr	x1, [sp, #184]
  460b84:	add	x0, x1, x0
  460b88:	str	x0, [sp, #184]
  460b8c:	ldrb	w0, [sp, #111]
  460b90:	str	w0, [sp, #128]
  460b94:	ldr	w0, [sp, #128]
  460b98:	cmp	w0, #0x8
  460b9c:	b.ls	460bd0 <ferror@plt+0x5ee50>  // b.plast
  460ba0:	ldr	w0, [sp, #128]
  460ba4:	mov	x2, x0
  460ba8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  460bac:	add	x1, x0, #0xc78
  460bb0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  460bb4:	add	x0, x0, #0xcc8
  460bb8:	bl	401920 <ngettext@plt>
  460bbc:	mov	w2, #0x8                   	// #8
  460bc0:	ldr	w1, [sp, #128]
  460bc4:	bl	46eed4 <error@@Base>
  460bc8:	mov	w0, #0x8                   	// #8
  460bcc:	str	w0, [sp, #128]
  460bd0:	ldr	w0, [sp, #128]
  460bd4:	ldr	x1, [sp, #184]
  460bd8:	add	x0, x1, x0
  460bdc:	ldr	x1, [sp, #120]
  460be0:	cmp	x1, x0
  460be4:	b.hi	460c10 <ferror@plt+0x5ee90>  // b.pmore
  460be8:	ldr	x1, [sp, #184]
  460bec:	ldr	x0, [sp, #120]
  460bf0:	cmp	x1, x0
  460bf4:	b.cs	460c0c <ferror@plt+0x5ee8c>  // b.hs, b.nlast
  460bf8:	ldr	x1, [sp, #120]
  460bfc:	ldr	x0, [sp, #184]
  460c00:	sub	x0, x1, x0
  460c04:	str	w0, [sp, #128]
  460c08:	b	460c10 <ferror@plt+0x5ee90>
  460c0c:	str	wzr, [sp, #128]
  460c10:	ldr	w0, [sp, #128]
  460c14:	cmp	w0, #0x0
  460c18:	b.eq	460c28 <ferror@plt+0x5eea8>  // b.none
  460c1c:	ldr	w0, [sp, #128]
  460c20:	cmp	w0, #0x8
  460c24:	b.ls	460c30 <ferror@plt+0x5eeb0>  // b.plast
  460c28:	str	xzr, [sp, #176]
  460c2c:	b	460c50 <ferror@plt+0x5eed0>
  460c30:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  460c34:	add	x0, x0, #0x580
  460c38:	ldr	x2, [x0]
  460c3c:	ldr	w0, [sp, #128]
  460c40:	mov	w1, w0
  460c44:	ldr	x0, [sp, #184]
  460c48:	blr	x2
  460c4c:	str	x0, [sp, #176]
  460c50:	ldrb	w0, [sp, #111]
  460c54:	ldr	x1, [sp, #184]
  460c58:	add	x0, x1, x0
  460c5c:	str	x0, [sp, #184]
  460c60:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460c64:	add	x0, x0, #0x618
  460c68:	bl	401cf0 <printf@plt>
  460c6c:	ldrb	w0, [sp, #111]
  460c70:	mov	w1, w0
  460c74:	ldr	x0, [sp, #168]
  460c78:	bl	4499ac <ferror@plt+0x47c2c>
  460c7c:	ldrb	w0, [sp, #111]
  460c80:	mov	w1, w0
  460c84:	ldr	x0, [sp, #176]
  460c88:	bl	4499ac <ferror@plt+0x47c2c>
  460c8c:	mov	w0, #0xa                   	// #10
  460c90:	bl	401d20 <putchar@plt>
  460c94:	ldrb	w0, [sp, #111]
  460c98:	lsl	w0, w0, #1
  460c9c:	sxtw	x0, w0
  460ca0:	ldr	x1, [sp, #184]
  460ca4:	add	x0, x1, x0
  460ca8:	ldr	x1, [sp, #200]
  460cac:	cmp	x1, x0
  460cb0:	b.cs	460ab8 <ferror@plt+0x5ed38>  // b.hs, b.nlast
  460cb4:	ldr	x1, [sp, #200]
  460cb8:	ldr	x0, [sp, #120]
  460cbc:	cmp	x1, x0
  460cc0:	b.cc	4602c8 <ferror@plt+0x5e548>  // b.lo, b.ul, b.last
  460cc4:	b	460ccc <ferror@plt+0x5ef4c>
  460cc8:	nop
  460ccc:	mov	w0, #0xa                   	// #10
  460cd0:	bl	401d20 <putchar@plt>
  460cd4:	mov	w0, #0x1                   	// #1
  460cd8:	ldp	x19, x20, [sp, #16]
  460cdc:	ldr	x21, [sp, #32]
  460ce0:	ldp	x29, x30, [sp], #208
  460ce4:	ret
  460ce8:	sub	sp, sp, #0x20
  460cec:	str	x0, [sp, #8]
  460cf0:	str	x1, [sp]
  460cf4:	ldr	x0, [sp, #8]
  460cf8:	ldr	x0, [x0]
  460cfc:	str	x0, [sp, #24]
  460d00:	ldr	x0, [sp]
  460d04:	ldr	x0, [x0]
  460d08:	str	x0, [sp, #16]
  460d0c:	ldr	x0, [sp, #24]
  460d10:	ldr	x0, [x0, #32]
  460d14:	mov	w1, w0
  460d18:	ldr	x0, [sp, #16]
  460d1c:	ldr	x0, [x0, #32]
  460d20:	sub	w0, w1, w0
  460d24:	add	sp, sp, #0x20
  460d28:	ret
  460d2c:	stp	x29, x30, [sp, #-112]!
  460d30:	mov	x29, sp
  460d34:	str	x19, [sp, #16]
  460d38:	str	x0, [sp, #40]
  460d3c:	str	x1, [sp, #32]
  460d40:	ldr	x0, [sp, #40]
  460d44:	ldr	x0, [x0, #48]
  460d48:	cmp	x0, #0x0
  460d4c:	b.ne	460d7c <ferror@plt+0x5effc>  // b.any
  460d50:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460d54:	add	x0, x0, #0xb8
  460d58:	bl	401d40 <gettext@plt>
  460d5c:	mov	x2, x0
  460d60:	ldr	x0, [sp, #40]
  460d64:	ldr	x0, [x0, #16]
  460d68:	mov	x1, x0
  460d6c:	mov	x0, x2
  460d70:	bl	401cf0 <printf@plt>
  460d74:	mov	w0, #0x0                   	// #0
  460d78:	b	461104 <ferror@plt+0x5f384>
  460d7c:	ldr	x0, [sp, #32]
  460d80:	bl	4545a4 <ferror@plt+0x52824>
  460d84:	cmp	w0, #0x0
  460d88:	b.ne	460db8 <ferror@plt+0x5f038>  // b.any
  460d8c:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460d90:	add	x0, x0, #0x160
  460d94:	bl	401d40 <gettext@plt>
  460d98:	mov	x2, x0
  460d9c:	ldr	x0, [sp, #40]
  460da0:	ldr	x0, [x0, #16]
  460da4:	mov	x1, x0
  460da8:	mov	x0, x2
  460dac:	bl	46efd4 <warn@@Base>
  460db0:	mov	w0, #0x0                   	// #0
  460db4:	b	461104 <ferror@plt+0x5f384>
  460db8:	mov	w1, #0x0                   	// #0
  460dbc:	ldr	x0, [sp, #40]
  460dc0:	bl	4525b8 <ferror@plt+0x50838>
  460dc4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  460dc8:	add	x0, x0, #0x9a4
  460dcc:	ldr	w0, [x0]
  460dd0:	add	w0, w0, #0x1
  460dd4:	mov	w0, w0
  460dd8:	mov	x1, #0x8                   	// #8
  460ddc:	bl	474760 <warn@@Base+0x578c>
  460de0:	str	x0, [sp, #80]
  460de4:	str	wzr, [sp, #96]
  460de8:	str	wzr, [sp, #100]
  460dec:	b	460f1c <ferror@plt+0x5f19c>
  460df0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  460df4:	add	x0, x0, #0x9b0
  460df8:	ldr	x2, [x0]
  460dfc:	ldr	w1, [sp, #100]
  460e00:	mov	x0, x1
  460e04:	lsl	x0, x0, #1
  460e08:	add	x0, x0, x1
  460e0c:	lsl	x0, x0, #2
  460e10:	add	x0, x0, x1
  460e14:	lsl	x0, x0, #3
  460e18:	add	x0, x2, x0
  460e1c:	ldr	x1, [x0, #32]
  460e20:	mov	x0, #0xffffffff            	// #4294967295
  460e24:	cmp	x1, x0
  460e28:	b.eq	460f10 <ferror@plt+0x5f190>  // b.none
  460e2c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  460e30:	add	x0, x0, #0x9b0
  460e34:	ldr	x2, [x0]
  460e38:	ldr	w1, [sp, #100]
  460e3c:	mov	x0, x1
  460e40:	lsl	x0, x0, #1
  460e44:	add	x0, x0, x1
  460e48:	lsl	x0, x0, #2
  460e4c:	add	x0, x0, x1
  460e50:	lsl	x0, x0, #3
  460e54:	add	x0, x2, x0
  460e58:	ldr	x1, [x0, #32]
  460e5c:	ldr	x0, [sp, #40]
  460e60:	ldr	x0, [x0, #48]
  460e64:	cmp	x1, x0
  460e68:	b.cc	460ec0 <ferror@plt+0x5f140>  // b.lo, b.ul, b.last
  460e6c:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460e70:	add	x0, x0, #0x620
  460e74:	bl	401d40 <gettext@plt>
  460e78:	mov	x3, x0
  460e7c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  460e80:	add	x0, x0, #0x9b0
  460e84:	ldr	x2, [x0]
  460e88:	ldr	w1, [sp, #100]
  460e8c:	mov	x0, x1
  460e90:	lsl	x0, x0, #1
  460e94:	add	x0, x0, x1
  460e98:	lsl	x0, x0, #2
  460e9c:	add	x0, x0, x1
  460ea0:	lsl	x0, x0, #3
  460ea4:	add	x0, x2, x0
  460ea8:	ldr	x0, [x0, #32]
  460eac:	ldr	w2, [sp, #100]
  460eb0:	mov	x1, x0
  460eb4:	mov	x0, x3
  460eb8:	bl	46efd4 <warn@@Base>
  460ebc:	b	460f10 <ferror@plt+0x5f190>
  460ec0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  460ec4:	add	x0, x0, #0x9b0
  460ec8:	ldr	x2, [x0]
  460ecc:	ldr	w1, [sp, #100]
  460ed0:	mov	x0, x1
  460ed4:	lsl	x0, x0, #1
  460ed8:	add	x0, x0, x1
  460edc:	lsl	x0, x0, #2
  460ee0:	add	x0, x0, x1
  460ee4:	lsl	x0, x0, #3
  460ee8:	mov	x3, x0
  460eec:	ldr	w0, [sp, #96]
  460ef0:	add	w1, w0, #0x1
  460ef4:	str	w1, [sp, #96]
  460ef8:	mov	w0, w0
  460efc:	lsl	x0, x0, #3
  460f00:	ldr	x1, [sp, #80]
  460f04:	add	x0, x1, x0
  460f08:	add	x1, x2, x3
  460f0c:	str	x1, [x0]
  460f10:	ldr	w0, [sp, #100]
  460f14:	add	w0, w0, #0x1
  460f18:	str	w0, [sp, #100]
  460f1c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  460f20:	add	x0, x0, #0x9a4
  460f24:	ldr	w0, [x0]
  460f28:	ldr	w1, [sp, #100]
  460f2c:	cmp	w1, w0
  460f30:	b.cc	460df0 <ferror@plt+0x5f070>  // b.lo, b.ul, b.last
  460f34:	ldr	w0, [sp, #96]
  460f38:	lsl	x0, x0, #3
  460f3c:	ldr	x1, [sp, #80]
  460f40:	add	x19, x1, x0
  460f44:	mov	x0, #0x68                  	// #104
  460f48:	bl	474714 <warn@@Base+0x5740>
  460f4c:	str	x0, [x19]
  460f50:	ldr	w0, [sp, #96]
  460f54:	lsl	x0, x0, #3
  460f58:	ldr	x1, [sp, #80]
  460f5c:	add	x0, x1, x0
  460f60:	ldr	x0, [x0]
  460f64:	ldr	x1, [sp, #40]
  460f68:	ldr	x1, [x1, #48]
  460f6c:	str	x1, [x0, #32]
  460f70:	ldr	w1, [sp, #96]
  460f74:	adrp	x0, 460000 <ferror@plt+0x5e280>
  460f78:	add	x3, x0, #0xce8
  460f7c:	mov	x2, #0x8                   	// #8
  460f80:	ldr	x0, [sp, #80]
  460f84:	bl	4019f0 <qsort@plt>
  460f88:	str	wzr, [sp, #100]
  460f8c:	b	4610e0 <ferror@plt+0x5f360>
  460f90:	ldr	w0, [sp, #100]
  460f94:	lsl	x0, x0, #3
  460f98:	ldr	x1, [sp, #80]
  460f9c:	add	x0, x1, x0
  460fa0:	ldr	x0, [x0]
  460fa4:	ldr	w0, [x0]
  460fa8:	str	w0, [sp, #76]
  460fac:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460fb0:	add	x0, x0, #0x658
  460fb4:	bl	401d40 <gettext@plt>
  460fb8:	mov	x19, x0
  460fbc:	ldr	w0, [sp, #100]
  460fc0:	lsl	x0, x0, #3
  460fc4:	ldr	x1, [sp, #80]
  460fc8:	add	x0, x1, x0
  460fcc:	ldr	x0, [x0]
  460fd0:	ldr	x0, [x0, #16]
  460fd4:	mov	x1, x0
  460fd8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  460fdc:	add	x0, x0, #0xd28
  460fe0:	bl	449984 <ferror@plt+0x47c04>
  460fe4:	mov	x1, x0
  460fe8:	mov	x0, x19
  460fec:	bl	401cf0 <printf@plt>
  460ff0:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  460ff4:	add	x0, x0, #0x680
  460ff8:	bl	401d40 <gettext@plt>
  460ffc:	bl	401cf0 <printf@plt>
  461000:	ldr	x0, [sp, #40]
  461004:	ldr	x1, [x0, #32]
  461008:	ldr	w0, [sp, #100]
  46100c:	lsl	x0, x0, #3
  461010:	ldr	x2, [sp, #80]
  461014:	add	x0, x2, x0
  461018:	ldr	x0, [x0]
  46101c:	ldr	x0, [x0, #32]
  461020:	add	x0, x1, x0
  461024:	str	x0, [sp, #104]
  461028:	ldr	x0, [sp, #40]
  46102c:	ldr	x1, [x0, #32]
  461030:	ldr	w0, [sp, #100]
  461034:	add	w0, w0, #0x1
  461038:	mov	w0, w0
  46103c:	lsl	x0, x0, #3
  461040:	ldr	x2, [sp, #80]
  461044:	add	x0, x2, x0
  461048:	ldr	x0, [x0]
  46104c:	ldr	x0, [x0, #32]
  461050:	add	x0, x1, x0
  461054:	str	x0, [sp, #64]
  461058:	str	wzr, [sp, #92]
  46105c:	b	4610c4 <ferror@plt+0x5f344>
  461060:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  461064:	add	x0, x0, #0x580
  461068:	ldr	x2, [x0]
  46106c:	ldr	w0, [sp, #76]
  461070:	mov	w1, w0
  461074:	ldr	x0, [sp, #104]
  461078:	blr	x2
  46107c:	str	x0, [sp, #56]
  461080:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  461084:	add	x0, x0, #0x690
  461088:	bl	401d40 <gettext@plt>
  46108c:	ldr	w1, [sp, #92]
  461090:	bl	401cf0 <printf@plt>
  461094:	ldr	w1, [sp, #76]
  461098:	ldr	x0, [sp, #56]
  46109c:	bl	4499ac <ferror@plt+0x47c2c>
  4610a0:	mov	w0, #0xa                   	// #10
  4610a4:	bl	401d20 <putchar@plt>
  4610a8:	ldr	w0, [sp, #76]
  4610ac:	ldr	x1, [sp, #104]
  4610b0:	add	x0, x1, x0
  4610b4:	str	x0, [sp, #104]
  4610b8:	ldr	w0, [sp, #92]
  4610bc:	add	w0, w0, #0x1
  4610c0:	str	w0, [sp, #92]
  4610c4:	ldr	x1, [sp, #104]
  4610c8:	ldr	x0, [sp, #64]
  4610cc:	cmp	x1, x0
  4610d0:	b.cc	461060 <ferror@plt+0x5f2e0>  // b.lo, b.ul, b.last
  4610d4:	ldr	w0, [sp, #100]
  4610d8:	add	w0, w0, #0x1
  4610dc:	str	w0, [sp, #100]
  4610e0:	ldr	w1, [sp, #100]
  4610e4:	ldr	w0, [sp, #96]
  4610e8:	cmp	w1, w0
  4610ec:	b.cc	460f90 <ferror@plt+0x5f210>  // b.lo, b.ul, b.last
  4610f0:	mov	w0, #0xa                   	// #10
  4610f4:	bl	401d20 <putchar@plt>
  4610f8:	ldr	x0, [sp, #80]
  4610fc:	bl	401c10 <free@plt>
  461100:	mov	w0, #0x1                   	// #1
  461104:	ldr	x19, [sp, #16]
  461108:	ldp	x29, x30, [sp], #112
  46110c:	ret
  461110:	stp	x29, x30, [sp, #-32]!
  461114:	mov	x29, sp
  461118:	str	x0, [sp, #24]
  46111c:	str	x1, [sp, #16]
  461120:	ldr	x0, [sp, #24]
  461124:	ldr	x0, [x0, #48]
  461128:	cmp	x0, #0x0
  46112c:	b.ne	46115c <ferror@plt+0x5f3dc>  // b.any
  461130:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  461134:	add	x0, x0, #0xb8
  461138:	bl	401d40 <gettext@plt>
  46113c:	mov	x2, x0
  461140:	ldr	x0, [sp, #24]
  461144:	ldr	x0, [x0, #16]
  461148:	mov	x1, x0
  46114c:	mov	x0, x2
  461150:	bl	401cf0 <printf@plt>
  461154:	mov	w0, #0x0                   	// #0
  461158:	b	461160 <ferror@plt+0x5f3e0>
  46115c:	mov	w0, #0x1                   	// #1
  461160:	ldp	x29, x30, [sp], #32
  461164:	ret
  461168:	sub	sp, sp, #0x30
  46116c:	str	x0, [sp, #8]
  461170:	str	x1, [sp]
  461174:	ldr	x0, [sp, #8]
  461178:	str	x0, [sp, #40]
  46117c:	ldr	x0, [sp]
  461180:	str	x0, [sp, #32]
  461184:	ldr	x0, [sp, #40]
  461188:	ldr	x0, [x0]
  46118c:	str	x0, [sp, #24]
  461190:	ldr	x0, [sp, #32]
  461194:	ldr	x0, [x0]
  461198:	str	x0, [sp, #16]
  46119c:	ldr	x1, [sp, #24]
  4611a0:	ldr	x0, [sp, #16]
  4611a4:	cmp	x1, x0
  4611a8:	cset	w0, hi  // hi = pmore
  4611ac:	and	w0, w0, #0xff
  4611b0:	mov	w2, w0
  4611b4:	ldr	x1, [sp, #16]
  4611b8:	ldr	x0, [sp, #24]
  4611bc:	cmp	x1, x0
  4611c0:	cset	w0, hi  // hi = pmore
  4611c4:	and	w0, w0, #0xff
  4611c8:	sub	w0, w2, w0
  4611cc:	add	sp, sp, #0x30
  4611d0:	ret
  4611d4:	stp	x29, x30, [sp, #-96]!
  4611d8:	mov	x29, sp
  4611dc:	str	x0, [sp, #56]
  4611e0:	str	x1, [sp, #48]
  4611e4:	str	w2, [sp, #44]
  4611e8:	str	x3, [sp, #32]
  4611ec:	str	x4, [sp, #24]
  4611f0:	b	461490 <ferror@plt+0x5f710>
  4611f4:	ldr	w0, [sp, #44]
  4611f8:	str	w0, [sp, #76]
  4611fc:	ldr	w0, [sp, #76]
  461200:	cmp	w0, #0x8
  461204:	b.ls	461238 <ferror@plt+0x5f4b8>  // b.plast
  461208:	ldr	w0, [sp, #76]
  46120c:	mov	x2, x0
  461210:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  461214:	add	x1, x0, #0xc78
  461218:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46121c:	add	x0, x0, #0xcc8
  461220:	bl	401920 <ngettext@plt>
  461224:	mov	w2, #0x8                   	// #8
  461228:	ldr	w1, [sp, #76]
  46122c:	bl	46eed4 <error@@Base>
  461230:	mov	w0, #0x8                   	// #8
  461234:	str	w0, [sp, #76]
  461238:	ldr	w0, [sp, #76]
  46123c:	ldr	x1, [sp, #56]
  461240:	add	x0, x1, x0
  461244:	ldr	x1, [sp, #48]
  461248:	cmp	x1, x0
  46124c:	b.hi	461278 <ferror@plt+0x5f4f8>  // b.pmore
  461250:	ldr	x1, [sp, #56]
  461254:	ldr	x0, [sp, #48]
  461258:	cmp	x1, x0
  46125c:	b.cs	461274 <ferror@plt+0x5f4f4>  // b.hs, b.nlast
  461260:	ldr	x1, [sp, #48]
  461264:	ldr	x0, [sp, #56]
  461268:	sub	x0, x1, x0
  46126c:	str	w0, [sp, #76]
  461270:	b	461278 <ferror@plt+0x5f4f8>
  461274:	str	wzr, [sp, #76]
  461278:	ldr	w0, [sp, #76]
  46127c:	cmp	w0, #0x0
  461280:	b.eq	461290 <ferror@plt+0x5f510>  // b.none
  461284:	ldr	w0, [sp, #76]
  461288:	cmp	w0, #0x8
  46128c:	b.ls	461298 <ferror@plt+0x5f518>  // b.plast
  461290:	str	xzr, [sp, #88]
  461294:	b	4612b8 <ferror@plt+0x5f538>
  461298:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46129c:	add	x0, x0, #0x580
  4612a0:	ldr	x2, [x0]
  4612a4:	ldr	w0, [sp, #76]
  4612a8:	mov	w1, w0
  4612ac:	ldr	x0, [sp, #56]
  4612b0:	blr	x2
  4612b4:	str	x0, [sp, #88]
  4612b8:	ldr	w0, [sp, #44]
  4612bc:	ldr	x1, [sp, #56]
  4612c0:	add	x0, x1, x0
  4612c4:	str	x0, [sp, #56]
  4612c8:	ldr	x1, [sp, #56]
  4612cc:	ldr	x0, [sp, #48]
  4612d0:	cmp	x1, x0
  4612d4:	b.cs	4614a4 <ferror@plt+0x5f724>  // b.hs, b.nlast
  4612d8:	ldr	w0, [sp, #44]
  4612dc:	str	w0, [sp, #72]
  4612e0:	ldr	w0, [sp, #72]
  4612e4:	ldr	x1, [sp, #56]
  4612e8:	add	x0, x1, x0
  4612ec:	ldr	x1, [sp, #48]
  4612f0:	cmp	x1, x0
  4612f4:	b.hi	461320 <ferror@plt+0x5f5a0>  // b.pmore
  4612f8:	ldr	x1, [sp, #56]
  4612fc:	ldr	x0, [sp, #48]
  461300:	cmp	x1, x0
  461304:	b.cs	46131c <ferror@plt+0x5f59c>  // b.hs, b.nlast
  461308:	ldr	x1, [sp, #48]
  46130c:	ldr	x0, [sp, #56]
  461310:	sub	x0, x1, x0
  461314:	str	w0, [sp, #72]
  461318:	b	461320 <ferror@plt+0x5f5a0>
  46131c:	str	wzr, [sp, #72]
  461320:	ldr	w0, [sp, #72]
  461324:	cmp	w0, #0x0
  461328:	b.eq	461344 <ferror@plt+0x5f5c4>  // b.none
  46132c:	ldr	w0, [sp, #72]
  461330:	mov	w1, w0
  461334:	ldr	x0, [sp, #56]
  461338:	bl	46fba8 <warn@@Base+0xbd4>
  46133c:	str	x0, [sp, #80]
  461340:	b	461348 <ferror@plt+0x5f5c8>
  461344:	str	xzr, [sp, #80]
  461348:	ldr	w0, [sp, #44]
  46134c:	ldr	x1, [sp, #56]
  461350:	add	x0, x1, x0
  461354:	str	x0, [sp, #56]
  461358:	ldr	x1, [sp, #32]
  46135c:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  461360:	add	x0, x0, #0xdf8
  461364:	bl	401cf0 <printf@plt>
  461368:	ldr	x0, [sp, #88]
  46136c:	cmp	x0, #0x0
  461370:	b.ne	461394 <ferror@plt+0x5f614>  // b.any
  461374:	ldr	x0, [sp, #80]
  461378:	cmp	x0, #0x0
  46137c:	b.ne	461394 <ferror@plt+0x5f614>  // b.any
  461380:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  461384:	add	x0, x0, #0xed8
  461388:	bl	401d40 <gettext@plt>
  46138c:	bl	401cf0 <printf@plt>
  461390:	b	4614a8 <ferror@plt+0x5f728>
  461394:	ldr	w1, [sp, #44]
  461398:	ldr	x0, [sp, #88]
  46139c:	bl	45cb78 <ferror@plt+0x5adf8>
  4613a0:	cmp	w0, #0x0
  4613a4:	b.eq	4613ec <ferror@plt+0x5f66c>  // b.none
  4613a8:	ldr	w1, [sp, #44]
  4613ac:	ldr	x0, [sp, #80]
  4613b0:	bl	45cb78 <ferror@plt+0x5adf8>
  4613b4:	cmp	w0, #0x0
  4613b8:	b.ne	4613ec <ferror@plt+0x5f66c>  // b.any
  4613bc:	ldr	x0, [sp, #80]
  4613c0:	str	x0, [sp, #24]
  4613c4:	ldr	w1, [sp, #44]
  4613c8:	ldr	x0, [sp, #88]
  4613cc:	bl	4499ac <ferror@plt+0x47c2c>
  4613d0:	ldr	w1, [sp, #44]
  4613d4:	ldr	x0, [sp, #80]
  4613d8:	bl	4499ac <ferror@plt+0x47c2c>
  4613dc:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  4613e0:	add	x0, x0, #0x698
  4613e4:	bl	401bb0 <puts@plt>
  4613e8:	b	461490 <ferror@plt+0x5f710>
  4613ec:	ldr	x1, [sp, #88]
  4613f0:	ldr	x0, [sp, #24]
  4613f4:	add	x0, x1, x0
  4613f8:	ldr	w1, [sp, #44]
  4613fc:	bl	4499ac <ferror@plt+0x47c2c>
  461400:	ldr	x1, [sp, #80]
  461404:	ldr	x0, [sp, #24]
  461408:	add	x0, x1, x0
  46140c:	ldr	w1, [sp, #44]
  461410:	bl	4499ac <ferror@plt+0x47c2c>
  461414:	ldr	x1, [sp, #88]
  461418:	ldr	x0, [sp, #80]
  46141c:	cmp	x1, x0
  461420:	b.ne	461450 <ferror@plt+0x5f6d0>  // b.any
  461424:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  461428:	add	x0, x0, #0x6a8
  46142c:	bl	401d40 <gettext@plt>
  461430:	mov	x2, x0
  461434:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  461438:	add	x0, x0, #0x708
  46143c:	ldr	x0, [x0]
  461440:	mov	x1, x0
  461444:	mov	x0, x2
  461448:	bl	401950 <fputs@plt>
  46144c:	b	461488 <ferror@plt+0x5f708>
  461450:	ldr	x1, [sp, #88]
  461454:	ldr	x0, [sp, #80]
  461458:	cmp	x1, x0
  46145c:	b.ls	461488 <ferror@plt+0x5f708>  // b.plast
  461460:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  461464:	add	x0, x0, #0x6b8
  461468:	bl	401d40 <gettext@plt>
  46146c:	mov	x2, x0
  461470:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  461474:	add	x0, x0, #0x708
  461478:	ldr	x0, [x0]
  46147c:	mov	x1, x0
  461480:	mov	x0, x2
  461484:	bl	401950 <fputs@plt>
  461488:	mov	w0, #0xa                   	// #10
  46148c:	bl	401d20 <putchar@plt>
  461490:	ldr	x1, [sp, #56]
  461494:	ldr	x0, [sp, #48]
  461498:	cmp	x1, x0
  46149c:	b.cc	4611f4 <ferror@plt+0x5f474>  // b.lo, b.ul, b.last
  4614a0:	b	4614a8 <ferror@plt+0x5f728>
  4614a4:	nop
  4614a8:	nop
  4614ac:	ldp	x29, x30, [sp], #96
  4614b0:	ret
  4614b4:	stp	x29, x30, [sp, #-192]!
  4614b8:	mov	x29, sp
  4614bc:	str	x0, [sp, #56]
  4614c0:	str	x1, [sp, #48]
  4614c4:	str	w2, [sp, #44]
  4614c8:	str	x3, [sp, #32]
  4614cc:	str	x4, [sp, #24]
  4614d0:	ldr	x0, [sp, #56]
  4614d4:	str	x0, [sp, #136]
  4614d8:	ldr	x1, [sp, #56]
  4614dc:	ldr	x0, [sp, #136]
  4614e0:	sub	x0, x1, x0
  4614e4:	mov	x1, x0
  4614e8:	ldr	x0, [sp, #32]
  4614ec:	add	x0, x0, x1
  4614f0:	str	x0, [sp, #128]
  4614f4:	mov	x0, #0xffffffffffffffff    	// #-1
  4614f8:	str	x0, [sp, #176]
  4614fc:	mov	x0, #0xffffffffffffffff    	// #-1
  461500:	str	x0, [sp, #168]
  461504:	ldr	x0, [sp, #56]
  461508:	add	x0, x0, #0x1
  46150c:	ldr	x1, [sp, #48]
  461510:	cmp	x1, x0
  461514:	b.cs	461530 <ferror@plt+0x5f7b0>  // b.hs, b.nlast
  461518:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  46151c:	add	x0, x0, #0x6c8
  461520:	bl	401d40 <gettext@plt>
  461524:	ldr	x1, [sp, #32]
  461528:	bl	46efd4 <warn@@Base>
  46152c:	b	461c28 <ferror@plt+0x5fea8>
  461530:	ldr	x1, [sp, #128]
  461534:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  461538:	add	x0, x0, #0xdf8
  46153c:	bl	401cf0 <printf@plt>
  461540:	mov	w0, #0x1                   	// #1
  461544:	str	w0, [sp, #164]
  461548:	ldr	w0, [sp, #164]
  46154c:	cmp	w0, #0x4
  461550:	b.ls	461584 <ferror@plt+0x5f804>  // b.plast
  461554:	ldr	w0, [sp, #164]
  461558:	mov	x2, x0
  46155c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  461560:	add	x1, x0, #0xc78
  461564:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  461568:	add	x0, x0, #0xcc8
  46156c:	bl	401920 <ngettext@plt>
  461570:	mov	w2, #0x4                   	// #4
  461574:	ldr	w1, [sp, #164]
  461578:	bl	46eed4 <error@@Base>
  46157c:	mov	w0, #0x4                   	// #4
  461580:	str	w0, [sp, #164]
  461584:	ldr	w0, [sp, #164]
  461588:	ldr	x1, [sp, #56]
  46158c:	add	x0, x1, x0
  461590:	ldr	x1, [sp, #48]
  461594:	cmp	x1, x0
  461598:	b.hi	4615c4 <ferror@plt+0x5f844>  // b.pmore
  46159c:	ldr	x1, [sp, #56]
  4615a0:	ldr	x0, [sp, #48]
  4615a4:	cmp	x1, x0
  4615a8:	b.cs	4615c0 <ferror@plt+0x5f840>  // b.hs, b.nlast
  4615ac:	ldr	x1, [sp, #48]
  4615b0:	ldr	x0, [sp, #56]
  4615b4:	sub	x0, x1, x0
  4615b8:	str	w0, [sp, #164]
  4615bc:	b	4615c4 <ferror@plt+0x5f844>
  4615c0:	str	wzr, [sp, #164]
  4615c4:	ldr	w0, [sp, #164]
  4615c8:	cmp	w0, #0x0
  4615cc:	b.eq	4615dc <ferror@plt+0x5f85c>  // b.none
  4615d0:	ldr	w0, [sp, #164]
  4615d4:	cmp	w0, #0x8
  4615d8:	b.ls	4615e4 <ferror@plt+0x5f864>  // b.plast
  4615dc:	str	wzr, [sp, #188]
  4615e0:	b	461604 <ferror@plt+0x5f884>
  4615e4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4615e8:	add	x0, x0, #0x580
  4615ec:	ldr	x2, [x0]
  4615f0:	ldr	w0, [sp, #164]
  4615f4:	mov	w1, w0
  4615f8:	ldr	x0, [sp, #56]
  4615fc:	blr	x2
  461600:	str	w0, [sp, #188]
  461604:	ldr	x0, [sp, #56]
  461608:	add	x0, x0, #0x1
  46160c:	str	x0, [sp, #56]
  461610:	ldr	w0, [sp, #188]
  461614:	cmp	w0, #0x7
  461618:	b.eq	46177c <ferror@plt+0x5f9fc>  // b.none
  46161c:	ldr	w0, [sp, #188]
  461620:	cmp	w0, #0x7
  461624:	b.hi	461b40 <ferror@plt+0x5fdc0>  // b.pmore
  461628:	ldr	w0, [sp, #188]
  46162c:	cmp	w0, #0x6
  461630:	b.eq	461994 <ferror@plt+0x5fc14>  // b.none
  461634:	ldr	w0, [sp, #188]
  461638:	cmp	w0, #0x6
  46163c:	b.hi	461b40 <ferror@plt+0x5fdc0>  // b.pmore
  461640:	ldr	w0, [sp, #188]
  461644:	cmp	w0, #0x5
  461648:	b.eq	461688 <ferror@plt+0x5f908>  // b.none
  46164c:	ldr	w0, [sp, #188]
  461650:	cmp	w0, #0x5
  461654:	b.hi	461b40 <ferror@plt+0x5fdc0>  // b.pmore
  461658:	ldr	w0, [sp, #188]
  46165c:	cmp	w0, #0x0
  461660:	b.eq	461674 <ferror@plt+0x5f8f4>  // b.none
  461664:	ldr	w0, [sp, #188]
  461668:	cmp	w0, #0x4
  46166c:	b.eq	4618c8 <ferror@plt+0x5fb48>  // b.none
  461670:	b	461b40 <ferror@plt+0x5fdc0>
  461674:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  461678:	add	x0, x0, #0xed8
  46167c:	bl	401d40 <gettext@plt>
  461680:	bl	401cf0 <printf@plt>
  461684:	b	461b5c <ferror@plt+0x5fddc>
  461688:	ldr	w0, [sp, #44]
  46168c:	str	w0, [sp, #160]
  461690:	ldr	w0, [sp, #160]
  461694:	cmp	w0, #0x8
  461698:	b.ls	4616cc <ferror@plt+0x5f94c>  // b.plast
  46169c:	ldr	w0, [sp, #160]
  4616a0:	mov	x2, x0
  4616a4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4616a8:	add	x1, x0, #0xc78
  4616ac:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4616b0:	add	x0, x0, #0xcc8
  4616b4:	bl	401920 <ngettext@plt>
  4616b8:	mov	w2, #0x8                   	// #8
  4616bc:	ldr	w1, [sp, #160]
  4616c0:	bl	46eed4 <error@@Base>
  4616c4:	mov	w0, #0x8                   	// #8
  4616c8:	str	w0, [sp, #160]
  4616cc:	ldr	w0, [sp, #160]
  4616d0:	ldr	x1, [sp, #56]
  4616d4:	add	x0, x1, x0
  4616d8:	ldr	x1, [sp, #48]
  4616dc:	cmp	x1, x0
  4616e0:	b.hi	46170c <ferror@plt+0x5f98c>  // b.pmore
  4616e4:	ldr	x1, [sp, #56]
  4616e8:	ldr	x0, [sp, #48]
  4616ec:	cmp	x1, x0
  4616f0:	b.cs	461708 <ferror@plt+0x5f988>  // b.hs, b.nlast
  4616f4:	ldr	x1, [sp, #48]
  4616f8:	ldr	x0, [sp, #56]
  4616fc:	sub	x0, x1, x0
  461700:	str	w0, [sp, #160]
  461704:	b	46170c <ferror@plt+0x5f98c>
  461708:	str	wzr, [sp, #160]
  46170c:	ldr	w0, [sp, #160]
  461710:	cmp	w0, #0x0
  461714:	b.eq	461724 <ferror@plt+0x5f9a4>  // b.none
  461718:	ldr	w0, [sp, #160]
  46171c:	cmp	w0, #0x8
  461720:	b.ls	46172c <ferror@plt+0x5f9ac>  // b.plast
  461724:	str	xzr, [sp, #24]
  461728:	b	46174c <ferror@plt+0x5f9cc>
  46172c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  461730:	add	x0, x0, #0x580
  461734:	ldr	x2, [x0]
  461738:	ldr	w0, [sp, #160]
  46173c:	mov	w1, w0
  461740:	ldr	x0, [sp, #56]
  461744:	blr	x2
  461748:	str	x0, [sp, #24]
  46174c:	ldr	w0, [sp, #44]
  461750:	ldr	x1, [sp, #56]
  461754:	add	x0, x1, x0
  461758:	str	x0, [sp, #56]
  46175c:	ldr	w1, [sp, #44]
  461760:	ldr	x0, [sp, #24]
  461764:	bl	4499ac <ferror@plt+0x47c2c>
  461768:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  46176c:	add	x0, x0, #0xee8
  461770:	bl	401d40 <gettext@plt>
  461774:	bl	401cf0 <printf@plt>
  461778:	b	461b5c <ferror@plt+0x5fddc>
  46177c:	ldr	w0, [sp, #44]
  461780:	str	w0, [sp, #156]
  461784:	ldr	w0, [sp, #156]
  461788:	cmp	w0, #0x8
  46178c:	b.ls	4617c0 <ferror@plt+0x5fa40>  // b.plast
  461790:	ldr	w0, [sp, #156]
  461794:	mov	x2, x0
  461798:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46179c:	add	x1, x0, #0xc78
  4617a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4617a4:	add	x0, x0, #0xcc8
  4617a8:	bl	401920 <ngettext@plt>
  4617ac:	mov	w2, #0x8                   	// #8
  4617b0:	ldr	w1, [sp, #156]
  4617b4:	bl	46eed4 <error@@Base>
  4617b8:	mov	w0, #0x8                   	// #8
  4617bc:	str	w0, [sp, #156]
  4617c0:	ldr	w0, [sp, #156]
  4617c4:	ldr	x1, [sp, #56]
  4617c8:	add	x0, x1, x0
  4617cc:	ldr	x1, [sp, #48]
  4617d0:	cmp	x1, x0
  4617d4:	b.hi	461800 <ferror@plt+0x5fa80>  // b.pmore
  4617d8:	ldr	x1, [sp, #56]
  4617dc:	ldr	x0, [sp, #48]
  4617e0:	cmp	x1, x0
  4617e4:	b.cs	4617fc <ferror@plt+0x5fa7c>  // b.hs, b.nlast
  4617e8:	ldr	x1, [sp, #48]
  4617ec:	ldr	x0, [sp, #56]
  4617f0:	sub	x0, x1, x0
  4617f4:	str	w0, [sp, #156]
  4617f8:	b	461800 <ferror@plt+0x5fa80>
  4617fc:	str	wzr, [sp, #156]
  461800:	ldr	w0, [sp, #156]
  461804:	cmp	w0, #0x0
  461808:	b.eq	461818 <ferror@plt+0x5fa98>  // b.none
  46180c:	ldr	w0, [sp, #156]
  461810:	cmp	w0, #0x8
  461814:	b.ls	461820 <ferror@plt+0x5faa0>  // b.plast
  461818:	str	xzr, [sp, #176]
  46181c:	b	461840 <ferror@plt+0x5fac0>
  461820:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  461824:	add	x0, x0, #0x580
  461828:	ldr	x2, [x0]
  46182c:	ldr	w0, [sp, #156]
  461830:	mov	w1, w0
  461834:	ldr	x0, [sp, #56]
  461838:	blr	x2
  46183c:	str	x0, [sp, #176]
  461840:	ldr	w0, [sp, #44]
  461844:	ldr	x1, [sp, #56]
  461848:	add	x0, x1, x0
  46184c:	str	x0, [sp, #56]
  461850:	add	x1, sp, #0x58
  461854:	add	x0, sp, #0x5c
  461858:	mov	x4, x1
  46185c:	mov	x3, x0
  461860:	mov	w2, #0x0                   	// #0
  461864:	ldr	x1, [sp, #48]
  461868:	ldr	x0, [sp, #56]
  46186c:	bl	449b20 <ferror@plt+0x47da0>
  461870:	str	x0, [sp, #120]
  461874:	ldr	w0, [sp, #92]
  461878:	mov	w0, w0
  46187c:	ldr	x1, [sp, #56]
  461880:	add	x0, x1, x0
  461884:	str	x0, [sp, #56]
  461888:	ldr	x0, [sp, #120]
  46188c:	str	x0, [sp, #112]
  461890:	ldr	x1, [sp, #112]
  461894:	ldr	x0, [sp, #120]
  461898:	cmp	x1, x0
  46189c:	b.eq	4618ac <ferror@plt+0x5fb2c>  // b.none
  4618a0:	ldr	w0, [sp, #88]
  4618a4:	orr	w0, w0, #0x2
  4618a8:	str	w0, [sp, #88]
  4618ac:	ldr	w0, [sp, #88]
  4618b0:	bl	449630 <ferror@plt+0x478b0>
  4618b4:	ldr	x1, [sp, #176]
  4618b8:	ldr	x0, [sp, #112]
  4618bc:	add	x0, x1, x0
  4618c0:	str	x0, [sp, #168]
  4618c4:	b	461b5c <ferror@plt+0x5fddc>
  4618c8:	add	x1, sp, #0x50
  4618cc:	add	x0, sp, #0x54
  4618d0:	mov	x4, x1
  4618d4:	mov	x3, x0
  4618d8:	mov	w2, #0x0                   	// #0
  4618dc:	ldr	x1, [sp, #48]
  4618e0:	ldr	x0, [sp, #56]
  4618e4:	bl	449b20 <ferror@plt+0x47da0>
  4618e8:	str	x0, [sp, #104]
  4618ec:	ldr	w0, [sp, #84]
  4618f0:	mov	w0, w0
  4618f4:	ldr	x1, [sp, #56]
  4618f8:	add	x0, x1, x0
  4618fc:	str	x0, [sp, #56]
  461900:	ldr	x0, [sp, #104]
  461904:	str	x0, [sp, #176]
  461908:	ldr	x1, [sp, #176]
  46190c:	ldr	x0, [sp, #104]
  461910:	cmp	x1, x0
  461914:	b.eq	461924 <ferror@plt+0x5fba4>  // b.none
  461918:	ldr	w0, [sp, #80]
  46191c:	orr	w0, w0, #0x2
  461920:	str	w0, [sp, #80]
  461924:	ldr	w0, [sp, #80]
  461928:	bl	449630 <ferror@plt+0x478b0>
  46192c:	add	x1, sp, #0x48
  461930:	add	x0, sp, #0x4c
  461934:	mov	x4, x1
  461938:	mov	x3, x0
  46193c:	mov	w2, #0x0                   	// #0
  461940:	ldr	x1, [sp, #48]
  461944:	ldr	x0, [sp, #56]
  461948:	bl	449b20 <ferror@plt+0x47da0>
  46194c:	str	x0, [sp, #96]
  461950:	ldr	w0, [sp, #76]
  461954:	mov	w0, w0
  461958:	ldr	x1, [sp, #56]
  46195c:	add	x0, x1, x0
  461960:	str	x0, [sp, #56]
  461964:	ldr	x0, [sp, #96]
  461968:	str	x0, [sp, #168]
  46196c:	ldr	x1, [sp, #168]
  461970:	ldr	x0, [sp, #96]
  461974:	cmp	x1, x0
  461978:	b.eq	461988 <ferror@plt+0x5fc08>  // b.none
  46197c:	ldr	w0, [sp, #72]
  461980:	orr	w0, w0, #0x2
  461984:	str	w0, [sp, #72]
  461988:	ldr	w0, [sp, #72]
  46198c:	bl	449630 <ferror@plt+0x478b0>
  461990:	b	461b5c <ferror@plt+0x5fddc>
  461994:	ldr	w0, [sp, #44]
  461998:	str	w0, [sp, #152]
  46199c:	ldr	w0, [sp, #152]
  4619a0:	cmp	w0, #0x8
  4619a4:	b.ls	4619d8 <ferror@plt+0x5fc58>  // b.plast
  4619a8:	ldr	w0, [sp, #152]
  4619ac:	mov	x2, x0
  4619b0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4619b4:	add	x1, x0, #0xc78
  4619b8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4619bc:	add	x0, x0, #0xcc8
  4619c0:	bl	401920 <ngettext@plt>
  4619c4:	mov	w2, #0x8                   	// #8
  4619c8:	ldr	w1, [sp, #152]
  4619cc:	bl	46eed4 <error@@Base>
  4619d0:	mov	w0, #0x8                   	// #8
  4619d4:	str	w0, [sp, #152]
  4619d8:	ldr	w0, [sp, #152]
  4619dc:	ldr	x1, [sp, #56]
  4619e0:	add	x0, x1, x0
  4619e4:	ldr	x1, [sp, #48]
  4619e8:	cmp	x1, x0
  4619ec:	b.hi	461a18 <ferror@plt+0x5fc98>  // b.pmore
  4619f0:	ldr	x1, [sp, #56]
  4619f4:	ldr	x0, [sp, #48]
  4619f8:	cmp	x1, x0
  4619fc:	b.cs	461a14 <ferror@plt+0x5fc94>  // b.hs, b.nlast
  461a00:	ldr	x1, [sp, #48]
  461a04:	ldr	x0, [sp, #56]
  461a08:	sub	x0, x1, x0
  461a0c:	str	w0, [sp, #152]
  461a10:	b	461a18 <ferror@plt+0x5fc98>
  461a14:	str	wzr, [sp, #152]
  461a18:	ldr	w0, [sp, #152]
  461a1c:	cmp	w0, #0x0
  461a20:	b.eq	461a30 <ferror@plt+0x5fcb0>  // b.none
  461a24:	ldr	w0, [sp, #152]
  461a28:	cmp	w0, #0x8
  461a2c:	b.ls	461a38 <ferror@plt+0x5fcb8>  // b.plast
  461a30:	str	xzr, [sp, #176]
  461a34:	b	461a58 <ferror@plt+0x5fcd8>
  461a38:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  461a3c:	add	x0, x0, #0x580
  461a40:	ldr	x2, [x0]
  461a44:	ldr	w0, [sp, #152]
  461a48:	mov	w1, w0
  461a4c:	ldr	x0, [sp, #56]
  461a50:	blr	x2
  461a54:	str	x0, [sp, #176]
  461a58:	ldr	w0, [sp, #44]
  461a5c:	ldr	x1, [sp, #56]
  461a60:	add	x0, x1, x0
  461a64:	str	x0, [sp, #56]
  461a68:	ldr	w0, [sp, #44]
  461a6c:	str	w0, [sp, #148]
  461a70:	ldr	w0, [sp, #148]
  461a74:	cmp	w0, #0x8
  461a78:	b.ls	461aac <ferror@plt+0x5fd2c>  // b.plast
  461a7c:	ldr	w0, [sp, #148]
  461a80:	mov	x2, x0
  461a84:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  461a88:	add	x1, x0, #0xc78
  461a8c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  461a90:	add	x0, x0, #0xcc8
  461a94:	bl	401920 <ngettext@plt>
  461a98:	mov	w2, #0x8                   	// #8
  461a9c:	ldr	w1, [sp, #148]
  461aa0:	bl	46eed4 <error@@Base>
  461aa4:	mov	w0, #0x8                   	// #8
  461aa8:	str	w0, [sp, #148]
  461aac:	ldr	w0, [sp, #148]
  461ab0:	ldr	x1, [sp, #56]
  461ab4:	add	x0, x1, x0
  461ab8:	ldr	x1, [sp, #48]
  461abc:	cmp	x1, x0
  461ac0:	b.hi	461aec <ferror@plt+0x5fd6c>  // b.pmore
  461ac4:	ldr	x1, [sp, #56]
  461ac8:	ldr	x0, [sp, #48]
  461acc:	cmp	x1, x0
  461ad0:	b.cs	461ae8 <ferror@plt+0x5fd68>  // b.hs, b.nlast
  461ad4:	ldr	x1, [sp, #48]
  461ad8:	ldr	x0, [sp, #56]
  461adc:	sub	x0, x1, x0
  461ae0:	str	w0, [sp, #148]
  461ae4:	b	461aec <ferror@plt+0x5fd6c>
  461ae8:	str	wzr, [sp, #148]
  461aec:	ldr	w0, [sp, #148]
  461af0:	cmp	w0, #0x0
  461af4:	b.eq	461b04 <ferror@plt+0x5fd84>  // b.none
  461af8:	ldr	w0, [sp, #148]
  461afc:	cmp	w0, #0x8
  461b00:	b.ls	461b0c <ferror@plt+0x5fd8c>  // b.plast
  461b04:	str	xzr, [sp, #168]
  461b08:	b	461b2c <ferror@plt+0x5fdac>
  461b0c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  461b10:	add	x0, x0, #0x580
  461b14:	ldr	x2, [x0]
  461b18:	ldr	w0, [sp, #148]
  461b1c:	mov	w1, w0
  461b20:	ldr	x0, [sp, #56]
  461b24:	blr	x2
  461b28:	str	x0, [sp, #168]
  461b2c:	ldr	w0, [sp, #44]
  461b30:	ldr	x1, [sp, #56]
  461b34:	add	x0, x1, x0
  461b38:	str	x0, [sp, #56]
  461b3c:	b	461b5c <ferror@plt+0x5fddc>
  461b40:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  461b44:	add	x0, x0, #0x700
  461b48:	bl	401d40 <gettext@plt>
  461b4c:	ldr	w1, [sp, #188]
  461b50:	bl	46eed4 <error@@Base>
  461b54:	str	wzr, [sp, #188]
  461b58:	nop
  461b5c:	ldr	w0, [sp, #188]
  461b60:	cmp	w0, #0x0
  461b64:	b.eq	461c24 <ferror@plt+0x5fea4>  // b.none
  461b68:	ldr	w0, [sp, #188]
  461b6c:	cmp	w0, #0x5
  461b70:	b.eq	461c1c <ferror@plt+0x5fe9c>  // b.none
  461b74:	ldr	x1, [sp, #176]
  461b78:	ldr	x0, [sp, #24]
  461b7c:	add	x0, x1, x0
  461b80:	ldr	w1, [sp, #44]
  461b84:	bl	4499ac <ferror@plt+0x47c2c>
  461b88:	ldr	x1, [sp, #168]
  461b8c:	ldr	x0, [sp, #24]
  461b90:	add	x0, x1, x0
  461b94:	ldr	w1, [sp, #44]
  461b98:	bl	4499ac <ferror@plt+0x47c2c>
  461b9c:	ldr	x1, [sp, #176]
  461ba0:	ldr	x0, [sp, #168]
  461ba4:	cmp	x1, x0
  461ba8:	b.ne	461bd8 <ferror@plt+0x5fe58>  // b.any
  461bac:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  461bb0:	add	x0, x0, #0x6a8
  461bb4:	bl	401d40 <gettext@plt>
  461bb8:	mov	x2, x0
  461bbc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  461bc0:	add	x0, x0, #0x708
  461bc4:	ldr	x0, [x0]
  461bc8:	mov	x1, x0
  461bcc:	mov	x0, x2
  461bd0:	bl	401950 <fputs@plt>
  461bd4:	b	461c10 <ferror@plt+0x5fe90>
  461bd8:	ldr	x1, [sp, #176]
  461bdc:	ldr	x0, [sp, #168]
  461be0:	cmp	x1, x0
  461be4:	b.ls	461c10 <ferror@plt+0x5fe90>  // b.plast
  461be8:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  461bec:	add	x0, x0, #0x6b8
  461bf0:	bl	401d40 <gettext@plt>
  461bf4:	mov	x2, x0
  461bf8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  461bfc:	add	x0, x0, #0x708
  461c00:	ldr	x0, [x0]
  461c04:	mov	x1, x0
  461c08:	mov	x0, x2
  461c0c:	bl	401950 <fputs@plt>
  461c10:	mov	w0, #0xa                   	// #10
  461c14:	bl	401d20 <putchar@plt>
  461c18:	b	4614d8 <ferror@plt+0x5f758>
  461c1c:	nop
  461c20:	b	4614d8 <ferror@plt+0x5f758>
  461c24:	nop
  461c28:	nop
  461c2c:	ldp	x29, x30, [sp], #192
  461c30:	ret
  461c34:	stp	x29, x30, [sp, #-224]!
  461c38:	mov	x29, sp
  461c3c:	str	x0, [sp, #24]
  461c40:	str	x1, [sp, #16]
  461c44:	ldr	x0, [sp, #24]
  461c48:	ldr	x0, [x0, #32]
  461c4c:	str	x0, [sp, #216]
  461c50:	ldr	x0, [sp, #216]
  461c54:	str	x0, [sp, #208]
  461c58:	ldr	x0, [sp, #24]
  461c5c:	ldr	x0, [x0, #48]
  461c60:	str	x0, [sp, #120]
  461c64:	ldr	x0, [sp, #216]
  461c68:	str	x0, [sp, #112]
  461c6c:	ldr	x1, [sp, #216]
  461c70:	ldr	x0, [sp, #120]
  461c74:	add	x0, x1, x0
  461c78:	str	x0, [sp, #104]
  461c7c:	ldr	x0, [sp, #24]
  461c80:	ldr	x2, [x0, #16]
  461c84:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  461c88:	add	x1, x0, #0x728
  461c8c:	mov	x0, x2
  461c90:	bl	401ca0 <strstr@plt>
  461c94:	cmp	x0, #0x0
  461c98:	cset	w0, ne  // ne = any
  461c9c:	and	w0, w0, #0xff
  461ca0:	str	w0, [sp, #100]
  461ca4:	strb	wzr, [sp, #191]
  461ca8:	ldr	x0, [sp, #120]
  461cac:	cmp	x0, #0x0
  461cb0:	b.ne	461ce0 <ferror@plt+0x5ff60>  // b.any
  461cb4:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  461cb8:	add	x0, x0, #0xb8
  461cbc:	bl	401d40 <gettext@plt>
  461cc0:	mov	x2, x0
  461cc4:	ldr	x0, [sp, #24]
  461cc8:	ldr	x0, [x0, #16]
  461ccc:	mov	x1, x0
  461cd0:	mov	x0, x2
  461cd4:	bl	401cf0 <printf@plt>
  461cd8:	mov	w0, #0x0                   	// #0
  461cdc:	b	46279c <ferror@plt+0x60a1c>
  461ce0:	ldr	w0, [sp, #100]
  461ce4:	cmp	w0, #0x0
  461ce8:	b.eq	46232c <ferror@plt+0x605ac>  // b.none
  461cec:	mov	w0, #0x4                   	// #4
  461cf0:	str	w0, [sp, #152]
  461cf4:	ldr	w0, [sp, #152]
  461cf8:	cmp	w0, #0x8
  461cfc:	b.ls	461d30 <ferror@plt+0x5ffb0>  // b.plast
  461d00:	ldr	w0, [sp, #152]
  461d04:	mov	x2, x0
  461d08:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  461d0c:	add	x1, x0, #0xc78
  461d10:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  461d14:	add	x0, x0, #0xcc8
  461d18:	bl	401920 <ngettext@plt>
  461d1c:	mov	w2, #0x8                   	// #8
  461d20:	ldr	w1, [sp, #152]
  461d24:	bl	46eed4 <error@@Base>
  461d28:	mov	w0, #0x8                   	// #8
  461d2c:	str	w0, [sp, #152]
  461d30:	ldr	w0, [sp, #152]
  461d34:	ldr	x1, [sp, #216]
  461d38:	add	x0, x1, x0
  461d3c:	ldr	x1, [sp, #104]
  461d40:	cmp	x1, x0
  461d44:	b.hi	461d70 <ferror@plt+0x5fff0>  // b.pmore
  461d48:	ldr	x1, [sp, #216]
  461d4c:	ldr	x0, [sp, #104]
  461d50:	cmp	x1, x0
  461d54:	b.cs	461d6c <ferror@plt+0x5ffec>  // b.hs, b.nlast
  461d58:	ldr	x1, [sp, #104]
  461d5c:	ldr	x0, [sp, #216]
  461d60:	sub	x0, x1, x0
  461d64:	str	w0, [sp, #152]
  461d68:	b	461d70 <ferror@plt+0x5fff0>
  461d6c:	str	wzr, [sp, #152]
  461d70:	ldr	w0, [sp, #152]
  461d74:	cmp	w0, #0x0
  461d78:	b.eq	461d88 <ferror@plt+0x60008>  // b.none
  461d7c:	ldr	w0, [sp, #152]
  461d80:	cmp	w0, #0x8
  461d84:	b.ls	461d90 <ferror@plt+0x60010>  // b.plast
  461d88:	str	xzr, [sp, #176]
  461d8c:	b	461db0 <ferror@plt+0x60030>
  461d90:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  461d94:	add	x0, x0, #0x580
  461d98:	ldr	x2, [x0]
  461d9c:	ldr	w0, [sp, #152]
  461da0:	mov	w1, w0
  461da4:	ldr	x0, [sp, #216]
  461da8:	blr	x2
  461dac:	str	x0, [sp, #176]
  461db0:	ldr	x0, [sp, #216]
  461db4:	add	x0, x0, #0x4
  461db8:	str	x0, [sp, #216]
  461dbc:	ldr	x1, [sp, #176]
  461dc0:	mov	x0, #0xffffffff            	// #4294967295
  461dc4:	cmp	x1, x0
  461dc8:	b.ne	461eb0 <ferror@plt+0x60130>  // b.any
  461dcc:	mov	w0, #0x8                   	// #8
  461dd0:	str	w0, [sp, #148]
  461dd4:	ldr	w0, [sp, #148]
  461dd8:	cmp	w0, #0x8
  461ddc:	b.ls	461e10 <ferror@plt+0x60090>  // b.plast
  461de0:	ldr	w0, [sp, #148]
  461de4:	mov	x2, x0
  461de8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  461dec:	add	x1, x0, #0xc78
  461df0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  461df4:	add	x0, x0, #0xcc8
  461df8:	bl	401920 <ngettext@plt>
  461dfc:	mov	w2, #0x8                   	// #8
  461e00:	ldr	w1, [sp, #148]
  461e04:	bl	46eed4 <error@@Base>
  461e08:	mov	w0, #0x8                   	// #8
  461e0c:	str	w0, [sp, #148]
  461e10:	ldr	w0, [sp, #148]
  461e14:	ldr	x1, [sp, #216]
  461e18:	add	x0, x1, x0
  461e1c:	ldr	x1, [sp, #104]
  461e20:	cmp	x1, x0
  461e24:	b.hi	461e50 <ferror@plt+0x600d0>  // b.pmore
  461e28:	ldr	x1, [sp, #216]
  461e2c:	ldr	x0, [sp, #104]
  461e30:	cmp	x1, x0
  461e34:	b.cs	461e4c <ferror@plt+0x600cc>  // b.hs, b.nlast
  461e38:	ldr	x1, [sp, #104]
  461e3c:	ldr	x0, [sp, #216]
  461e40:	sub	x0, x1, x0
  461e44:	str	w0, [sp, #148]
  461e48:	b	461e50 <ferror@plt+0x600d0>
  461e4c:	str	wzr, [sp, #148]
  461e50:	ldr	w0, [sp, #148]
  461e54:	cmp	w0, #0x0
  461e58:	b.eq	461e68 <ferror@plt+0x600e8>  // b.none
  461e5c:	ldr	w0, [sp, #148]
  461e60:	cmp	w0, #0x8
  461e64:	b.ls	461e70 <ferror@plt+0x600f0>  // b.plast
  461e68:	str	xzr, [sp, #176]
  461e6c:	b	461e90 <ferror@plt+0x60110>
  461e70:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  461e74:	add	x0, x0, #0x580
  461e78:	ldr	x2, [x0]
  461e7c:	ldr	w0, [sp, #148]
  461e80:	mov	w1, w0
  461e84:	ldr	x0, [sp, #216]
  461e88:	blr	x2
  461e8c:	str	x0, [sp, #176]
  461e90:	ldr	x0, [sp, #216]
  461e94:	add	x0, x0, #0x8
  461e98:	str	x0, [sp, #216]
  461e9c:	mov	w0, #0x8                   	// #8
  461ea0:	str	w0, [sp, #164]
  461ea4:	mov	w0, #0xc                   	// #12
  461ea8:	str	w0, [sp, #172]
  461eac:	b	461ec0 <ferror@plt+0x60140>
  461eb0:	mov	w0, #0x4                   	// #4
  461eb4:	str	w0, [sp, #164]
  461eb8:	mov	w0, #0x4                   	// #4
  461ebc:	str	w0, [sp, #172]
  461ec0:	ldr	w1, [sp, #172]
  461ec4:	ldr	x0, [sp, #176]
  461ec8:	add	x1, x1, x0
  461ecc:	ldr	x0, [sp, #24]
  461ed0:	ldr	x0, [x0, #48]
  461ed4:	cmp	x1, x0
  461ed8:	b.ls	461f4c <ferror@plt+0x601cc>  // b.plast
  461edc:	ldr	x0, [sp, #24]
  461ee0:	ldr	x0, [x0, #32]
  461ee4:	ldr	x1, [sp, #216]
  461ee8:	sub	x1, x1, x0
  461eec:	ldr	w0, [sp, #164]
  461ef0:	sub	x0, x1, x0
  461ef4:	mov	x1, x0
  461ef8:	ldr	x0, [sp, #24]
  461efc:	bl	434204 <ferror@plt+0x32484>
  461f00:	cmp	w0, #0x0
  461f04:	b.eq	461f24 <ferror@plt+0x601a4>  // b.none
  461f08:	ldr	x1, [sp, #104]
  461f0c:	ldr	x0, [sp, #216]
  461f10:	sub	x1, x1, x0
  461f14:	ldr	w0, [sp, #172]
  461f18:	sub	x0, x1, x0
  461f1c:	str	x0, [sp, #176]
  461f20:	b	461f4c <ferror@plt+0x601cc>
  461f24:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  461f28:	add	x0, x0, #0x738
  461f2c:	bl	401d40 <gettext@plt>
  461f30:	mov	x2, x0
  461f34:	ldr	x0, [sp, #176]
  461f38:	mov	x1, x0
  461f3c:	mov	x0, x2
  461f40:	bl	46efd4 <warn@@Base>
  461f44:	mov	w0, #0x0                   	// #0
  461f48:	b	46279c <ferror@plt+0x60a1c>
  461f4c:	mov	w0, #0x2                   	// #2
  461f50:	str	w0, [sp, #144]
  461f54:	ldr	w0, [sp, #144]
  461f58:	cmp	w0, #0x2
  461f5c:	b.ls	461f90 <ferror@plt+0x60210>  // b.plast
  461f60:	ldr	w0, [sp, #144]
  461f64:	mov	x2, x0
  461f68:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  461f6c:	add	x1, x0, #0xc78
  461f70:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  461f74:	add	x0, x0, #0xcc8
  461f78:	bl	401920 <ngettext@plt>
  461f7c:	mov	w2, #0x2                   	// #2
  461f80:	ldr	w1, [sp, #144]
  461f84:	bl	46eed4 <error@@Base>
  461f88:	mov	w0, #0x2                   	// #2
  461f8c:	str	w0, [sp, #144]
  461f90:	ldr	w0, [sp, #144]
  461f94:	ldr	x1, [sp, #216]
  461f98:	add	x0, x1, x0
  461f9c:	ldr	x1, [sp, #104]
  461fa0:	cmp	x1, x0
  461fa4:	b.hi	461fd0 <ferror@plt+0x60250>  // b.pmore
  461fa8:	ldr	x1, [sp, #216]
  461fac:	ldr	x0, [sp, #104]
  461fb0:	cmp	x1, x0
  461fb4:	b.cs	461fcc <ferror@plt+0x6024c>  // b.hs, b.nlast
  461fb8:	ldr	x1, [sp, #104]
  461fbc:	ldr	x0, [sp, #216]
  461fc0:	sub	x0, x1, x0
  461fc4:	str	w0, [sp, #144]
  461fc8:	b	461fd0 <ferror@plt+0x60250>
  461fcc:	str	wzr, [sp, #144]
  461fd0:	ldr	w0, [sp, #144]
  461fd4:	cmp	w0, #0x0
  461fd8:	b.eq	461fe8 <ferror@plt+0x60268>  // b.none
  461fdc:	ldr	w0, [sp, #144]
  461fe0:	cmp	w0, #0x8
  461fe4:	b.ls	461ff0 <ferror@plt+0x60270>  // b.plast
  461fe8:	strh	wzr, [sp, #158]
  461fec:	b	462010 <ferror@plt+0x60290>
  461ff0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  461ff4:	add	x0, x0, #0x580
  461ff8:	ldr	x2, [x0]
  461ffc:	ldr	w0, [sp, #144]
  462000:	mov	w1, w0
  462004:	ldr	x0, [sp, #216]
  462008:	blr	x2
  46200c:	strh	w0, [sp, #158]
  462010:	ldr	x0, [sp, #216]
  462014:	add	x0, x0, #0x2
  462018:	str	x0, [sp, #216]
  46201c:	ldrh	w0, [sp, #158]
  462020:	cmp	w0, #0x5
  462024:	b.eq	462040 <ferror@plt+0x602c0>  // b.none
  462028:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  46202c:	add	x0, x0, #0x798
  462030:	bl	401d40 <gettext@plt>
  462034:	bl	46efd4 <warn@@Base>
  462038:	mov	w0, #0x0                   	// #0
  46203c:	b	46279c <ferror@plt+0x60a1c>
  462040:	mov	w0, #0x1                   	// #1
  462044:	str	w0, [sp, #140]
  462048:	ldr	w0, [sp, #140]
  46204c:	cmp	w0, #0x1
  462050:	b.ls	462084 <ferror@plt+0x60304>  // b.plast
  462054:	ldr	w0, [sp, #140]
  462058:	mov	x2, x0
  46205c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  462060:	add	x1, x0, #0xc78
  462064:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  462068:	add	x0, x0, #0xcc8
  46206c:	bl	401920 <ngettext@plt>
  462070:	mov	w2, #0x1                   	// #1
  462074:	ldr	w1, [sp, #140]
  462078:	bl	46eed4 <error@@Base>
  46207c:	mov	w0, #0x1                   	// #1
  462080:	str	w0, [sp, #140]
  462084:	ldr	w0, [sp, #140]
  462088:	ldr	x1, [sp, #216]
  46208c:	add	x0, x1, x0
  462090:	ldr	x1, [sp, #104]
  462094:	cmp	x1, x0
  462098:	b.hi	4620c4 <ferror@plt+0x60344>  // b.pmore
  46209c:	ldr	x1, [sp, #216]
  4620a0:	ldr	x0, [sp, #104]
  4620a4:	cmp	x1, x0
  4620a8:	b.cs	4620c0 <ferror@plt+0x60340>  // b.hs, b.nlast
  4620ac:	ldr	x1, [sp, #104]
  4620b0:	ldr	x0, [sp, #216]
  4620b4:	sub	x0, x1, x0
  4620b8:	str	w0, [sp, #140]
  4620bc:	b	4620c4 <ferror@plt+0x60344>
  4620c0:	str	wzr, [sp, #140]
  4620c4:	ldr	w0, [sp, #140]
  4620c8:	cmp	w0, #0x0
  4620cc:	b.eq	4620dc <ferror@plt+0x6035c>  // b.none
  4620d0:	ldr	w0, [sp, #140]
  4620d4:	cmp	w0, #0x8
  4620d8:	b.ls	4620e4 <ferror@plt+0x60364>  // b.plast
  4620dc:	strb	wzr, [sp, #191]
  4620e0:	b	462104 <ferror@plt+0x60384>
  4620e4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4620e8:	add	x0, x0, #0x580
  4620ec:	ldr	x2, [x0]
  4620f0:	ldr	w0, [sp, #140]
  4620f4:	mov	w1, w0
  4620f8:	ldr	x0, [sp, #216]
  4620fc:	blr	x2
  462100:	strb	w0, [sp, #191]
  462104:	ldr	x0, [sp, #216]
  462108:	add	x0, x0, #0x1
  46210c:	str	x0, [sp, #216]
  462110:	mov	w0, #0x1                   	// #1
  462114:	str	w0, [sp, #136]
  462118:	ldr	w0, [sp, #136]
  46211c:	cmp	w0, #0x1
  462120:	b.ls	462154 <ferror@plt+0x603d4>  // b.plast
  462124:	ldr	w0, [sp, #136]
  462128:	mov	x2, x0
  46212c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  462130:	add	x1, x0, #0xc78
  462134:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  462138:	add	x0, x0, #0xcc8
  46213c:	bl	401920 <ngettext@plt>
  462140:	mov	w2, #0x1                   	// #1
  462144:	ldr	w1, [sp, #136]
  462148:	bl	46eed4 <error@@Base>
  46214c:	mov	w0, #0x1                   	// #1
  462150:	str	w0, [sp, #136]
  462154:	ldr	w0, [sp, #136]
  462158:	ldr	x1, [sp, #216]
  46215c:	add	x0, x1, x0
  462160:	ldr	x1, [sp, #104]
  462164:	cmp	x1, x0
  462168:	b.hi	462194 <ferror@plt+0x60414>  // b.pmore
  46216c:	ldr	x1, [sp, #216]
  462170:	ldr	x0, [sp, #104]
  462174:	cmp	x1, x0
  462178:	b.cs	462190 <ferror@plt+0x60410>  // b.hs, b.nlast
  46217c:	ldr	x1, [sp, #104]
  462180:	ldr	x0, [sp, #216]
  462184:	sub	x0, x1, x0
  462188:	str	w0, [sp, #136]
  46218c:	b	462194 <ferror@plt+0x60414>
  462190:	str	wzr, [sp, #136]
  462194:	ldr	w0, [sp, #136]
  462198:	cmp	w0, #0x0
  46219c:	b.eq	4621ac <ferror@plt+0x6042c>  // b.none
  4621a0:	ldr	w0, [sp, #136]
  4621a4:	cmp	w0, #0x8
  4621a8:	b.ls	4621b4 <ferror@plt+0x60434>  // b.plast
  4621ac:	strb	wzr, [sp, #171]
  4621b0:	b	4621d4 <ferror@plt+0x60454>
  4621b4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4621b8:	add	x0, x0, #0x580
  4621bc:	ldr	x2, [x0]
  4621c0:	ldr	w0, [sp, #136]
  4621c4:	mov	w1, w0
  4621c8:	ldr	x0, [sp, #216]
  4621cc:	blr	x2
  4621d0:	strb	w0, [sp, #171]
  4621d4:	ldr	x0, [sp, #216]
  4621d8:	add	x0, x0, #0x1
  4621dc:	str	x0, [sp, #216]
  4621e0:	ldrb	w0, [sp, #171]
  4621e4:	cmp	w0, #0x0
  4621e8:	b.eq	462220 <ferror@plt+0x604a0>  // b.none
  4621ec:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  4621f0:	add	x0, x0, #0xb20
  4621f4:	bl	401d40 <gettext@plt>
  4621f8:	mov	x3, x0
  4621fc:	ldr	x0, [sp, #24]
  462200:	ldr	x0, [x0, #16]
  462204:	ldrb	w1, [sp, #171]
  462208:	mov	w2, w1
  46220c:	mov	x1, x0
  462210:	mov	x0, x3
  462214:	bl	46efd4 <warn@@Base>
  462218:	mov	w0, #0x0                   	// #0
  46221c:	b	46279c <ferror@plt+0x60a1c>
  462220:	mov	w0, #0x4                   	// #4
  462224:	str	w0, [sp, #132]
  462228:	ldr	w0, [sp, #132]
  46222c:	cmp	w0, #0x4
  462230:	b.ls	462264 <ferror@plt+0x604e4>  // b.plast
  462234:	ldr	w0, [sp, #132]
  462238:	mov	x2, x0
  46223c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  462240:	add	x1, x0, #0xc78
  462244:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  462248:	add	x0, x0, #0xcc8
  46224c:	bl	401920 <ngettext@plt>
  462250:	mov	w2, #0x4                   	// #4
  462254:	ldr	w1, [sp, #132]
  462258:	bl	46eed4 <error@@Base>
  46225c:	mov	w0, #0x4                   	// #4
  462260:	str	w0, [sp, #132]
  462264:	ldr	w0, [sp, #132]
  462268:	ldr	x1, [sp, #216]
  46226c:	add	x0, x1, x0
  462270:	ldr	x1, [sp, #104]
  462274:	cmp	x1, x0
  462278:	b.hi	4622a4 <ferror@plt+0x60524>  // b.pmore
  46227c:	ldr	x1, [sp, #216]
  462280:	ldr	x0, [sp, #104]
  462284:	cmp	x1, x0
  462288:	b.cs	4622a0 <ferror@plt+0x60520>  // b.hs, b.nlast
  46228c:	ldr	x1, [sp, #104]
  462290:	ldr	x0, [sp, #216]
  462294:	sub	x0, x1, x0
  462298:	str	w0, [sp, #132]
  46229c:	b	4622a4 <ferror@plt+0x60524>
  4622a0:	str	wzr, [sp, #132]
  4622a4:	ldr	w0, [sp, #132]
  4622a8:	cmp	w0, #0x0
  4622ac:	b.eq	4622bc <ferror@plt+0x6053c>  // b.none
  4622b0:	ldr	w0, [sp, #132]
  4622b4:	cmp	w0, #0x8
  4622b8:	b.ls	4622c4 <ferror@plt+0x60544>  // b.plast
  4622bc:	str	wzr, [sp, #160]
  4622c0:	b	4622e4 <ferror@plt+0x60564>
  4622c4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4622c8:	add	x0, x0, #0x580
  4622cc:	ldr	x2, [x0]
  4622d0:	ldr	w0, [sp, #132]
  4622d4:	mov	w1, w0
  4622d8:	ldr	x0, [sp, #216]
  4622dc:	blr	x2
  4622e0:	str	w0, [sp, #160]
  4622e4:	ldr	x0, [sp, #216]
  4622e8:	add	x0, x0, #0x4
  4622ec:	str	x0, [sp, #216]
  4622f0:	ldr	w0, [sp, #160]
  4622f4:	cmp	w0, #0x0
  4622f8:	b.eq	46232c <ferror@plt+0x605ac>  // b.none
  4622fc:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  462300:	add	x0, x0, #0x7e0
  462304:	bl	401d40 <gettext@plt>
  462308:	mov	x3, x0
  46230c:	ldr	x0, [sp, #24]
  462310:	ldr	x0, [x0, #16]
  462314:	ldr	w2, [sp, #160]
  462318:	mov	x1, x0
  46231c:	mov	x0, x3
  462320:	bl	46efd4 <warn@@Base>
  462324:	mov	w0, #0x0                   	// #0
  462328:	b	46279c <ferror@plt+0x60a1c>
  46232c:	ldr	x0, [sp, #16]
  462330:	bl	4545a4 <ferror@plt+0x52824>
  462334:	cmp	w0, #0x0
  462338:	b.ne	462368 <ferror@plt+0x605e8>  // b.any
  46233c:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  462340:	add	x0, x0, #0x160
  462344:	bl	401d40 <gettext@plt>
  462348:	mov	x2, x0
  46234c:	ldr	x0, [sp, #24]
  462350:	ldr	x0, [x0, #16]
  462354:	mov	x1, x0
  462358:	mov	x0, x2
  46235c:	bl	46efd4 <warn@@Base>
  462360:	mov	w0, #0x0                   	// #0
  462364:	b	46279c <ferror@plt+0x60a1c>
  462368:	str	wzr, [sp, #204]
  46236c:	str	wzr, [sp, #200]
  462370:	b	4623bc <ferror@plt+0x6063c>
  462374:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  462378:	add	x0, x0, #0x9b0
  46237c:	ldr	x2, [x0]
  462380:	ldr	w1, [sp, #200]
  462384:	mov	x0, x1
  462388:	lsl	x0, x0, #1
  46238c:	add	x0, x0, x1
  462390:	lsl	x0, x0, #2
  462394:	add	x0, x0, x1
  462398:	lsl	x0, x0, #3
  46239c:	add	x0, x2, x0
  4623a0:	ldr	w0, [x0, #96]
  4623a4:	ldr	w1, [sp, #204]
  4623a8:	add	w0, w1, w0
  4623ac:	str	w0, [sp, #204]
  4623b0:	ldr	w0, [sp, #200]
  4623b4:	add	w0, w0, #0x1
  4623b8:	str	w0, [sp, #200]
  4623bc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4623c0:	add	x0, x0, #0x9a4
  4623c4:	ldr	w0, [x0]
  4623c8:	ldr	w1, [sp, #200]
  4623cc:	cmp	w1, w0
  4623d0:	b.cc	462374 <ferror@plt+0x605f4>  // b.lo, b.ul, b.last
  4623d4:	ldr	w0, [sp, #204]
  4623d8:	cmp	w0, #0x0
  4623dc:	b.ne	4623f8 <ferror@plt+0x60678>  // b.any
  4623e0:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  4623e4:	add	x0, x0, #0x820
  4623e8:	bl	401d40 <gettext@plt>
  4623ec:	bl	401cf0 <printf@plt>
  4623f0:	mov	w0, #0x1                   	// #1
  4623f4:	b	46279c <ferror@plt+0x60a1c>
  4623f8:	ldr	w0, [sp, #204]
  4623fc:	lsl	x0, x0, #4
  462400:	bl	474714 <warn@@Base+0x5740>
  462404:	str	x0, [sp, #88]
  462408:	ldr	x0, [sp, #88]
  46240c:	str	x0, [sp, #192]
  462410:	str	wzr, [sp, #200]
  462414:	b	4624b4 <ferror@plt+0x60734>
  462418:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46241c:	add	x0, x0, #0x9b0
  462420:	ldr	x2, [x0]
  462424:	ldr	w1, [sp, #200]
  462428:	mov	x0, x1
  46242c:	lsl	x0, x0, #1
  462430:	add	x0, x0, x1
  462434:	lsl	x0, x0, #2
  462438:	add	x0, x0, x1
  46243c:	lsl	x0, x0, #3
  462440:	add	x0, x2, x0
  462444:	str	x0, [sp, #32]
  462448:	str	wzr, [sp, #128]
  46244c:	b	462494 <ferror@plt+0x60714>
  462450:	ldr	x0, [sp, #32]
  462454:	ldr	x1, [x0, #88]
  462458:	ldr	w0, [sp, #128]
  46245c:	lsl	x0, x0, #3
  462460:	add	x0, x1, x0
  462464:	ldr	x1, [x0]
  462468:	ldr	x0, [sp, #192]
  46246c:	str	x1, [x0]
  462470:	ldr	x0, [sp, #192]
  462474:	ldr	x1, [sp, #32]
  462478:	str	x1, [x0, #8]
  46247c:	ldr	x0, [sp, #192]
  462480:	add	x0, x0, #0x10
  462484:	str	x0, [sp, #192]
  462488:	ldr	w0, [sp, #128]
  46248c:	add	w0, w0, #0x1
  462490:	str	w0, [sp, #128]
  462494:	ldr	x0, [sp, #32]
  462498:	ldr	w0, [x0, #96]
  46249c:	ldr	w1, [sp, #128]
  4624a0:	cmp	w1, w0
  4624a4:	b.cc	462450 <ferror@plt+0x606d0>  // b.lo, b.ul, b.last
  4624a8:	ldr	w0, [sp, #200]
  4624ac:	add	w0, w0, #0x1
  4624b0:	str	w0, [sp, #200]
  4624b4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4624b8:	add	x0, x0, #0x9a4
  4624bc:	ldr	w0, [x0]
  4624c0:	ldr	w1, [sp, #200]
  4624c4:	cmp	w1, w0
  4624c8:	b.cc	462418 <ferror@plt+0x60698>  // b.lo, b.ul, b.last
  4624cc:	ldr	w1, [sp, #204]
  4624d0:	adrp	x0, 461000 <ferror@plt+0x5f280>
  4624d4:	add	x3, x0, #0x168
  4624d8:	mov	x2, #0x10                  	// #16
  4624dc:	ldr	x0, [sp, #88]
  4624e0:	bl	4019f0 <qsort@plt>
  4624e4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4624e8:	add	x0, x0, #0x998
  4624ec:	ldr	w0, [x0]
  4624f0:	cmp	w0, #0x0
  4624f4:	b.eq	462534 <ferror@plt+0x607b4>  // b.none
  4624f8:	ldr	x0, [sp, #88]
  4624fc:	ldr	x0, [x0]
  462500:	cmp	x0, #0x0
  462504:	b.eq	462534 <ferror@plt+0x607b4>  // b.none
  462508:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  46250c:	add	x0, x0, #0x848
  462510:	bl	401d40 <gettext@plt>
  462514:	mov	x3, x0
  462518:	ldr	x0, [sp, #24]
  46251c:	ldr	x1, [x0, #16]
  462520:	ldr	x0, [sp, #88]
  462524:	ldr	x0, [x0]
  462528:	mov	x2, x0
  46252c:	mov	x0, x3
  462530:	bl	46efd4 <warn@@Base>
  462534:	mov	w1, #0x0                   	// #0
  462538:	ldr	x0, [sp, #24]
  46253c:	bl	4525b8 <ferror@plt+0x50838>
  462540:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  462544:	add	x0, x0, #0x878
  462548:	bl	401d40 <gettext@plt>
  46254c:	bl	401cf0 <printf@plt>
  462550:	str	wzr, [sp, #200]
  462554:	b	462778 <ferror@plt+0x609f8>
  462558:	ldr	w0, [sp, #200]
  46255c:	lsl	x0, x0, #4
  462560:	ldr	x1, [sp, #88]
  462564:	add	x0, x1, x0
  462568:	str	x0, [sp, #80]
  46256c:	ldr	x0, [sp, #80]
  462570:	ldr	x0, [x0, #8]
  462574:	str	x0, [sp, #72]
  462578:	ldr	w0, [sp, #100]
  46257c:	cmp	w0, #0x0
  462580:	b.eq	46258c <ferror@plt+0x6080c>  // b.none
  462584:	ldrb	w0, [sp, #191]
  462588:	b	462594 <ferror@plt+0x60814>
  46258c:	ldr	x0, [sp, #72]
  462590:	ldr	w0, [x0]
  462594:	str	w0, [sp, #68]
  462598:	ldr	x0, [sp, #80]
  46259c:	ldr	x0, [x0]
  4625a0:	str	x0, [sp, #56]
  4625a4:	ldr	x1, [sp, #112]
  4625a8:	ldr	x0, [sp, #56]
  4625ac:	add	x0, x1, x0
  4625b0:	str	x0, [sp, #48]
  4625b4:	ldr	x0, [sp, #72]
  4625b8:	ldr	x0, [x0, #24]
  4625bc:	str	x0, [sp, #40]
  4625c0:	ldr	w0, [sp, #68]
  4625c4:	cmp	w0, #0x1
  4625c8:	b.ls	4625d8 <ferror@plt+0x60858>  // b.plast
  4625cc:	ldr	w0, [sp, #68]
  4625d0:	cmp	w0, #0x8
  4625d4:	b.ls	4625f4 <ferror@plt+0x60874>  // b.plast
  4625d8:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  4625dc:	add	x0, x0, #0x898
  4625e0:	bl	401d40 <gettext@plt>
  4625e4:	ldr	x2, [sp, #56]
  4625e8:	ldr	w1, [sp, #68]
  4625ec:	bl	46efd4 <warn@@Base>
  4625f0:	b	46276c <ferror@plt+0x609ec>
  4625f4:	ldr	x1, [sp, #48]
  4625f8:	ldr	x0, [sp, #112]
  4625fc:	cmp	x1, x0
  462600:	b.cc	462614 <ferror@plt+0x60894>  // b.lo, b.ul, b.last
  462604:	ldr	x1, [sp, #48]
  462608:	ldr	x0, [sp, #104]
  46260c:	cmp	x1, x0
  462610:	b.cc	462630 <ferror@plt+0x608b0>  // b.lo, b.ul, b.last
  462614:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  462618:	add	x0, x0, #0x8d8
  46261c:	bl	401d40 <gettext@plt>
  462620:	ldr	w2, [sp, #200]
  462624:	ldr	x1, [sp, #56]
  462628:	bl	46efd4 <warn@@Base>
  46262c:	b	46276c <ferror@plt+0x609ec>
  462630:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  462634:	add	x0, x0, #0x998
  462638:	ldr	w0, [x0]
  46263c:	cmp	w0, #0x0
  462640:	b.eq	46271c <ferror@plt+0x6099c>  // b.none
  462644:	ldr	w0, [sp, #200]
  462648:	cmp	w0, #0x0
  46264c:	b.eq	46271c <ferror@plt+0x6099c>  // b.none
  462650:	ldr	x1, [sp, #216]
  462654:	ldr	x0, [sp, #48]
  462658:	cmp	x1, x0
  46265c:	b.cs	4626b0 <ferror@plt+0x60930>  // b.hs, b.nlast
  462660:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  462664:	add	x0, x0, #0x908
  462668:	bl	401d40 <gettext@plt>
  46266c:	mov	x4, x0
  462670:	ldr	x1, [sp, #216]
  462674:	ldr	x0, [sp, #112]
  462678:	sub	x0, x1, x0
  46267c:	mov	x5, x0
  462680:	ldr	x1, [sp, #48]
  462684:	ldr	x0, [sp, #112]
  462688:	sub	x0, x1, x0
  46268c:	mov	x1, x0
  462690:	ldr	x0, [sp, #24]
  462694:	ldr	x0, [x0, #16]
  462698:	mov	x3, x0
  46269c:	mov	x2, x1
  4626a0:	mov	x1, x5
  4626a4:	mov	x0, x4
  4626a8:	bl	46efd4 <warn@@Base>
  4626ac:	b	46271c <ferror@plt+0x6099c>
  4626b0:	ldr	x1, [sp, #216]
  4626b4:	ldr	x0, [sp, #48]
  4626b8:	cmp	x1, x0
  4626bc:	b.ls	46271c <ferror@plt+0x6099c>  // b.plast
  4626c0:	ldr	x1, [sp, #48]
  4626c4:	ldr	x0, [sp, #208]
  4626c8:	cmp	x1, x0
  4626cc:	b.eq	462768 <ferror@plt+0x609e8>  // b.none
  4626d0:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  4626d4:	add	x0, x0, #0x938
  4626d8:	bl	401d40 <gettext@plt>
  4626dc:	mov	x4, x0
  4626e0:	ldr	x1, [sp, #216]
  4626e4:	ldr	x0, [sp, #112]
  4626e8:	sub	x0, x1, x0
  4626ec:	mov	x5, x0
  4626f0:	ldr	x1, [sp, #48]
  4626f4:	ldr	x0, [sp, #112]
  4626f8:	sub	x0, x1, x0
  4626fc:	mov	x1, x0
  462700:	ldr	x0, [sp, #24]
  462704:	ldr	x0, [x0, #16]
  462708:	mov	x3, x0
  46270c:	mov	x2, x1
  462710:	mov	x1, x5
  462714:	mov	x0, x4
  462718:	bl	46efd4 <warn@@Base>
  46271c:	ldr	x0, [sp, #48]
  462720:	str	x0, [sp, #216]
  462724:	ldr	x0, [sp, #48]
  462728:	str	x0, [sp, #208]
  46272c:	ldr	w0, [sp, #100]
  462730:	cmp	w0, #0x0
  462734:	b.eq	462744 <ferror@plt+0x609c4>  // b.none
  462738:	adrp	x0, 461000 <ferror@plt+0x5f280>
  46273c:	add	x5, x0, #0x4b4
  462740:	b	46274c <ferror@plt+0x609cc>
  462744:	adrp	x0, 461000 <ferror@plt+0x5f280>
  462748:	add	x5, x0, #0x1d4
  46274c:	ldr	x4, [sp, #40]
  462750:	ldr	x3, [sp, #56]
  462754:	ldr	w2, [sp, #68]
  462758:	ldr	x1, [sp, #104]
  46275c:	ldr	x0, [sp, #216]
  462760:	blr	x5
  462764:	b	46276c <ferror@plt+0x609ec>
  462768:	nop
  46276c:	ldr	w0, [sp, #200]
  462770:	add	w0, w0, #0x1
  462774:	str	w0, [sp, #200]
  462778:	ldr	w1, [sp, #200]
  46277c:	ldr	w0, [sp, #204]
  462780:	cmp	w1, w0
  462784:	b.cc	462558 <ferror@plt+0x607d8>  // b.lo, b.ul, b.last
  462788:	mov	w0, #0xa                   	// #10
  46278c:	bl	401d20 <putchar@plt>
  462790:	ldr	x0, [sp, #88]
  462794:	bl	401c10 <free@plt>
  462798:	mov	w0, #0x1                   	// #1
  46279c:	ldp	x29, x30, [sp], #224
  4627a0:	ret
  4627a4:	stp	x29, x30, [sp, #-48]!
  4627a8:	mov	x29, sp
  4627ac:	str	x0, [sp, #24]
  4627b0:	str	w1, [sp, #20]
  4627b4:	ldr	x0, [sp, #24]
  4627b8:	ldr	w0, [x0, #16]
  4627bc:	str	w0, [sp, #44]
  4627c0:	ldr	x0, [sp, #24]
  4627c4:	ldr	w0, [x0, #16]
  4627c8:	ldr	w1, [sp, #20]
  4627cc:	cmp	w1, w0
  4627d0:	b.cs	4627dc <ferror@plt+0x60a5c>  // b.hs, b.nlast
  4627d4:	mov	w0, #0x0                   	// #0
  4627d8:	b	46298c <ferror@plt+0x60c0c>
  4627dc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4627e0:	add	x0, x0, #0xe48
  4627e4:	ldr	w0, [x0]
  4627e8:	cmp	w0, #0x0
  4627ec:	b.eq	462810 <ferror@plt+0x60a90>  // b.none
  4627f0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4627f4:	add	x0, x0, #0xe48
  4627f8:	ldr	w0, [x0]
  4627fc:	ldr	w1, [sp, #20]
  462800:	cmp	w1, w0
  462804:	b.ls	462810 <ferror@plt+0x60a90>  // b.plast
  462808:	mov	w0, #0xffffffff            	// #-1
  46280c:	b	46298c <ferror@plt+0x60c0c>
  462810:	ldr	w0, [sp, #20]
  462814:	add	w1, w0, #0x1
  462818:	ldr	x0, [sp, #24]
  46281c:	str	w1, [x0, #16]
  462820:	ldr	x0, [sp, #24]
  462824:	ldr	w0, [x0, #16]
  462828:	cmp	w0, #0x0
  46282c:	b.ne	462838 <ferror@plt+0x60ab8>  // b.any
  462830:	mov	w0, #0xffffffff            	// #-1
  462834:	b	46298c <ferror@plt+0x60c0c>
  462838:	ldr	x0, [sp, #24]
  46283c:	ldr	w0, [x0, #16]
  462840:	cmp	w0, #0x400
  462844:	b.ls	462880 <ferror@plt+0x60b00>  // b.plast
  462848:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46284c:	add	x0, x0, #0xe48
  462850:	ldr	w0, [x0]
  462854:	cmp	w0, #0x0
  462858:	b.ne	462880 <ferror@plt+0x60b00>  // b.any
  46285c:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  462860:	add	x0, x0, #0x970
  462864:	bl	401d40 <gettext@plt>
  462868:	ldr	w1, [sp, #20]
  46286c:	bl	46eed4 <error@@Base>
  462870:	ldr	x0, [sp, #24]
  462874:	str	wzr, [x0, #16]
  462878:	mov	w0, #0xffffffff            	// #-1
  46287c:	b	46298c <ferror@plt+0x60c0c>
  462880:	ldr	x0, [sp, #24]
  462884:	ldr	x3, [x0, #24]
  462888:	ldr	x0, [sp, #24]
  46288c:	ldr	w0, [x0, #16]
  462890:	mov	w0, w0
  462894:	mov	x2, #0x2                   	// #2
  462898:	mov	x1, x0
  46289c:	mov	x0, x3
  4628a0:	bl	46d990 <ferror@plt+0x6bc10>
  4628a4:	mov	x1, x0
  4628a8:	ldr	x0, [sp, #24]
  4628ac:	str	x1, [x0, #24]
  4628b0:	ldr	x0, [sp, #24]
  4628b4:	ldr	x3, [x0, #32]
  4628b8:	ldr	x0, [sp, #24]
  4628bc:	ldr	w0, [x0, #16]
  4628c0:	mov	w0, w0
  4628c4:	mov	x2, #0x4                   	// #4
  4628c8:	mov	x1, x0
  4628cc:	mov	x0, x3
  4628d0:	bl	46d990 <ferror@plt+0x6bc10>
  4628d4:	mov	x1, x0
  4628d8:	ldr	x0, [sp, #24]
  4628dc:	str	x1, [x0, #32]
  4628e0:	ldr	x0, [sp, #24]
  4628e4:	ldr	x0, [x0, #24]
  4628e8:	cmp	x0, #0x0
  4628ec:	b.eq	462900 <ferror@plt+0x60b80>  // b.none
  4628f0:	ldr	x0, [sp, #24]
  4628f4:	ldr	x0, [x0, #32]
  4628f8:	cmp	x0, #0x0
  4628fc:	b.ne	462974 <ferror@plt+0x60bf4>  // b.any
  462900:	adrp	x0, 4a4000 <warn@@Base+0x3502c>
  462904:	add	x0, x0, #0x998
  462908:	bl	401d40 <gettext@plt>
  46290c:	mov	x2, x0
  462910:	ldr	x0, [sp, #24]
  462914:	ldr	w0, [x0, #16]
  462918:	mov	w1, w0
  46291c:	mov	x0, x2
  462920:	bl	46eed4 <error@@Base>
  462924:	ldr	x0, [sp, #24]
  462928:	str	wzr, [x0, #16]
  46292c:	mov	w0, #0xffffffff            	// #-1
  462930:	b	46298c <ferror@plt+0x60c0c>
  462934:	ldr	x0, [sp, #24]
  462938:	ldr	x1, [x0, #24]
  46293c:	ldr	w0, [sp, #44]
  462940:	lsl	x0, x0, #1
  462944:	add	x0, x1, x0
  462948:	mov	w1, #0xffffffff            	// #-1
  46294c:	strh	w1, [x0]
  462950:	ldr	x0, [sp, #24]
  462954:	ldr	x1, [x0, #32]
  462958:	ldr	w0, [sp, #44]
  46295c:	lsl	x0, x0, #2
  462960:	add	x0, x1, x0
  462964:	str	wzr, [x0]
  462968:	ldr	w0, [sp, #44]
  46296c:	add	w0, w0, #0x1
  462970:	str	w0, [sp, #44]
  462974:	ldr	x0, [sp, #24]
  462978:	ldr	w0, [x0, #16]
  46297c:	ldr	w1, [sp, #44]
  462980:	cmp	w1, w0
  462984:	b.cc	462934 <ferror@plt+0x60bb4>  // b.lo, b.ul, b.last
  462988:	mov	w0, #0x1                   	// #1
  46298c:	ldp	x29, x30, [sp], #48
  462990:	ret
  462994:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  462998:	add	x0, x0, #0xe40
  46299c:	adrp	x1, 4a4000 <warn@@Base+0x3502c>
  4629a0:	add	x1, x1, #0xb80
  4629a4:	str	x1, [x0]
  4629a8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4629ac:	add	x0, x0, #0xe48
  4629b0:	mov	w1, #0x65                  	// #101
  4629b4:	str	w1, [x0]
  4629b8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4629bc:	add	x0, x0, #0xe38
  4629c0:	adrp	x1, 463000 <ferror@plt+0x61280>
  4629c4:	add	x1, x1, #0xfe4
  4629c8:	str	x1, [x0]
  4629cc:	nop
  4629d0:	ret
  4629d4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4629d8:	add	x0, x0, #0xe40
  4629dc:	adrp	x1, 4a4000 <warn@@Base+0x3502c>
  4629e0:	add	x1, x1, #0xea8
  4629e4:	str	x1, [x0]
  4629e8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4629ec:	add	x0, x0, #0xe48
  4629f0:	mov	w1, #0x65                  	// #101
  4629f4:	str	w1, [x0]
  4629f8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  4629fc:	add	x0, x0, #0xe38
  462a00:	adrp	x1, 463000 <ferror@plt+0x61280>
  462a04:	add	x1, x1, #0xfe4
  462a08:	str	x1, [x0]
  462a0c:	nop
  462a10:	ret
  462a14:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  462a18:	add	x0, x0, #0xe40
  462a1c:	adrp	x1, 4a5000 <warn@@Base+0x3602c>
  462a20:	add	x1, x1, #0x330
  462a24:	str	x1, [x0]
  462a28:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  462a2c:	add	x0, x0, #0xe48
  462a30:	mov	w1, #0x7e                  	// #126
  462a34:	str	w1, [x0]
  462a38:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  462a3c:	add	x0, x0, #0xe38
  462a40:	adrp	x1, 463000 <ferror@plt+0x61280>
  462a44:	add	x1, x1, #0xfe4
  462a48:	str	x1, [x0]
  462a4c:	nop
  462a50:	ret
  462a54:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  462a58:	add	x0, x0, #0xe40
  462a5c:	adrp	x1, 4a5000 <warn@@Base+0x3602c>
  462a60:	add	x1, x1, #0xab8
  462a64:	str	x1, [x0]
  462a68:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  462a6c:	add	x0, x0, #0xe48
  462a70:	mov	w1, #0x80                  	// #128
  462a74:	str	w1, [x0]
  462a78:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  462a7c:	add	x0, x0, #0xe38
  462a80:	adrp	x1, 463000 <ferror@plt+0x61280>
  462a84:	add	x1, x1, #0xfe4
  462a88:	str	x1, [x0]
  462a8c:	nop
  462a90:	ret
  462a94:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  462a98:	add	x0, x0, #0xe40
  462a9c:	adrp	x1, 4a6000 <warn@@Base+0x3702c>
  462aa0:	add	x1, x1, #0x48
  462aa4:	str	x1, [x0]
  462aa8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  462aac:	add	x0, x0, #0xe48
  462ab0:	mov	w1, #0x54                  	// #84
  462ab4:	str	w1, [x0]
  462ab8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  462abc:	add	x0, x0, #0xe38
  462ac0:	adrp	x1, 463000 <ferror@plt+0x61280>
  462ac4:	add	x1, x1, #0xfe4
  462ac8:	str	x1, [x0]
  462acc:	nop
  462ad0:	ret
  462ad4:	stp	x29, x30, [sp, #-48]!
  462ad8:	mov	x29, sp
  462adc:	str	w0, [sp, #28]
  462ae0:	str	xzr, [sp, #40]
  462ae4:	ldr	w0, [sp, #28]
  462ae8:	cmp	w0, #0x3f
  462aec:	b.hi	462b08 <ferror@plt+0x60d88>  // b.pmore
  462af0:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462af4:	add	x0, x0, #0x4a0
  462af8:	ldr	w1, [sp, #28]
  462afc:	ldr	x0, [x0, x1, lsl #3]
  462b00:	str	x0, [sp, #40]
  462b04:	b	463d94 <ferror@plt+0x62014>
  462b08:	ldr	w0, [sp, #28]
  462b0c:	cmp	w0, #0xfff
  462b10:	b.ls	463d90 <ferror@plt+0x62010>  // b.plast
  462b14:	ldr	w1, [sp, #28]
  462b18:	mov	w0, #0x1fff                	// #8191
  462b1c:	cmp	w1, w0
  462b20:	b.hi	463d90 <ferror@plt+0x62010>  // b.pmore
  462b24:	ldr	w1, [sp, #28]
  462b28:	mov	w0, #0x1f14                	// #7956
  462b2c:	cmp	w1, w0
  462b30:	b.eq	4633fc <ferror@plt+0x6167c>  // b.none
  462b34:	ldr	w1, [sp, #28]
  462b38:	mov	w0, #0x1f14                	// #7956
  462b3c:	cmp	w1, w0
  462b40:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462b44:	ldr	w1, [sp, #28]
  462b48:	mov	w0, #0x1f13                	// #7955
  462b4c:	cmp	w1, w0
  462b50:	b.eq	4633ec <ferror@plt+0x6166c>  // b.none
  462b54:	ldr	w1, [sp, #28]
  462b58:	mov	w0, #0x1f13                	// #7955
  462b5c:	cmp	w1, w0
  462b60:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462b64:	ldr	w1, [sp, #28]
  462b68:	mov	w0, #0x1f12                	// #7954
  462b6c:	cmp	w1, w0
  462b70:	b.eq	4633dc <ferror@plt+0x6165c>  // b.none
  462b74:	ldr	w1, [sp, #28]
  462b78:	mov	w0, #0x1f12                	// #7954
  462b7c:	cmp	w1, w0
  462b80:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462b84:	ldr	w1, [sp, #28]
  462b88:	mov	w0, #0x1f11                	// #7953
  462b8c:	cmp	w1, w0
  462b90:	b.eq	4633cc <ferror@plt+0x6164c>  // b.none
  462b94:	ldr	w1, [sp, #28]
  462b98:	mov	w0, #0x1f11                	// #7953
  462b9c:	cmp	w1, w0
  462ba0:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462ba4:	ldr	w1, [sp, #28]
  462ba8:	mov	w0, #0x1c9f                	// #7327
  462bac:	cmp	w1, w0
  462bb0:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462bb4:	ldr	w1, [sp, #28]
  462bb8:	mov	w0, #0x1b00                	// #6912
  462bbc:	cmp	w1, w0
  462bc0:	b.cs	462e04 <ferror@plt+0x61084>  // b.hs, b.nlast
  462bc4:	ldr	w1, [sp, #28]
  462bc8:	mov	w0, #0x17b2                	// #6066
  462bcc:	cmp	w1, w0
  462bd0:	b.eq	463c1c <ferror@plt+0x61e9c>  // b.none
  462bd4:	ldr	w1, [sp, #28]
  462bd8:	mov	w0, #0x17b2                	// #6066
  462bdc:	cmp	w1, w0
  462be0:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462be4:	ldr	w1, [sp, #28]
  462be8:	mov	w0, #0x17b1                	// #6065
  462bec:	cmp	w1, w0
  462bf0:	b.eq	463c0c <ferror@plt+0x61e8c>  // b.none
  462bf4:	ldr	w1, [sp, #28]
  462bf8:	mov	w0, #0x17b1                	// #6065
  462bfc:	cmp	w1, w0
  462c00:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462c04:	ldr	w1, [sp, #28]
  462c08:	mov	w0, #0x17b0                	// #6064
  462c0c:	cmp	w1, w0
  462c10:	b.eq	463bfc <ferror@plt+0x61e7c>  // b.none
  462c14:	ldr	w1, [sp, #28]
  462c18:	mov	w0, #0x17b0                	// #6064
  462c1c:	cmp	w1, w0
  462c20:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462c24:	ldr	w1, [sp, #28]
  462c28:	mov	w0, #0x17a3                	// #6051
  462c2c:	cmp	w1, w0
  462c30:	b.eq	463bec <ferror@plt+0x61e6c>  // b.none
  462c34:	ldr	w1, [sp, #28]
  462c38:	mov	w0, #0x17a3                	// #6051
  462c3c:	cmp	w1, w0
  462c40:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462c44:	ldr	w1, [sp, #28]
  462c48:	mov	w0, #0x17a2                	// #6050
  462c4c:	cmp	w1, w0
  462c50:	b.eq	463bdc <ferror@plt+0x61e5c>  // b.none
  462c54:	ldr	w1, [sp, #28]
  462c58:	mov	w0, #0x17a2                	// #6050
  462c5c:	cmp	w1, w0
  462c60:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462c64:	ldr	w1, [sp, #28]
  462c68:	mov	w0, #0x17a1                	// #6049
  462c6c:	cmp	w1, w0
  462c70:	b.eq	463bcc <ferror@plt+0x61e4c>  // b.none
  462c74:	ldr	w1, [sp, #28]
  462c78:	mov	w0, #0x17a1                	// #6049
  462c7c:	cmp	w1, w0
  462c80:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462c84:	ldr	w1, [sp, #28]
  462c88:	mov	w0, #0x17a0                	// #6048
  462c8c:	cmp	w1, w0
  462c90:	b.eq	463bbc <ferror@plt+0x61e3c>  // b.none
  462c94:	ldr	w1, [sp, #28]
  462c98:	mov	w0, #0x17a0                	// #6048
  462c9c:	cmp	w1, w0
  462ca0:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462ca4:	ldr	w1, [sp, #28]
  462ca8:	mov	w0, #0x13bf                	// #5055
  462cac:	cmp	w1, w0
  462cb0:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462cb4:	ldr	w1, [sp, #28]
  462cb8:	mov	w0, #0x1100                	// #4352
  462cbc:	cmp	w1, w0
  462cc0:	b.cs	462e30 <ferror@plt+0x610b0>  // b.hs, b.nlast
  462cc4:	ldr	w1, [sp, #28]
  462cc8:	mov	w0, #0x1044                	// #4164
  462ccc:	cmp	w1, w0
  462cd0:	b.eq	462ecc <ferror@plt+0x6114c>  // b.none
  462cd4:	ldr	w1, [sp, #28]
  462cd8:	mov	w0, #0x1044                	// #4164
  462cdc:	cmp	w1, w0
  462ce0:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462ce4:	ldr	w1, [sp, #28]
  462ce8:	mov	w0, #0x1043                	// #4163
  462cec:	cmp	w1, w0
  462cf0:	b.eq	462ebc <ferror@plt+0x6113c>  // b.none
  462cf4:	ldr	w1, [sp, #28]
  462cf8:	mov	w0, #0x1043                	// #4163
  462cfc:	cmp	w1, w0
  462d00:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462d04:	ldr	w1, [sp, #28]
  462d08:	mov	w0, #0x1042                	// #4162
  462d0c:	cmp	w1, w0
  462d10:	b.eq	462eac <ferror@plt+0x6112c>  // b.none
  462d14:	ldr	w1, [sp, #28]
  462d18:	mov	w0, #0x1042                	// #4162
  462d1c:	cmp	w1, w0
  462d20:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462d24:	ldr	w1, [sp, #28]
  462d28:	mov	w0, #0x1041                	// #4161
  462d2c:	cmp	w1, w0
  462d30:	b.eq	462e9c <ferror@plt+0x6111c>  // b.none
  462d34:	ldr	w1, [sp, #28]
  462d38:	mov	w0, #0x1041                	// #4161
  462d3c:	cmp	w1, w0
  462d40:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462d44:	ldr	w1, [sp, #28]
  462d48:	mov	w0, #0x1040                	// #4160
  462d4c:	cmp	w1, w0
  462d50:	b.eq	462e8c <ferror@plt+0x6110c>  // b.none
  462d54:	ldr	w1, [sp, #28]
  462d58:	mov	w0, #0x1040                	// #4160
  462d5c:	cmp	w1, w0
  462d60:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462d64:	ldr	w1, [sp, #28]
  462d68:	mov	w0, #0x1005                	// #4101
  462d6c:	cmp	w1, w0
  462d70:	b.eq	462e7c <ferror@plt+0x610fc>  // b.none
  462d74:	ldr	w1, [sp, #28]
  462d78:	mov	w0, #0x1005                	// #4101
  462d7c:	cmp	w1, w0
  462d80:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462d84:	ldr	w1, [sp, #28]
  462d88:	mov	w0, #0x1004                	// #4100
  462d8c:	cmp	w1, w0
  462d90:	b.eq	462e6c <ferror@plt+0x610ec>  // b.none
  462d94:	ldr	w1, [sp, #28]
  462d98:	mov	w0, #0x1004                	// #4100
  462d9c:	cmp	w1, w0
  462da0:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462da4:	ldr	w1, [sp, #28]
  462da8:	mov	w0, #0x1003                	// #4099
  462dac:	cmp	w1, w0
  462db0:	b.eq	462efc <ferror@plt+0x6117c>  // b.none
  462db4:	ldr	w1, [sp, #28]
  462db8:	mov	w0, #0x1003                	// #4099
  462dbc:	cmp	w1, w0
  462dc0:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462dc4:	ldr	w1, [sp, #28]
  462dc8:	mov	w0, #0x1002                	// #4098
  462dcc:	cmp	w1, w0
  462dd0:	b.eq	462eec <ferror@plt+0x6116c>  // b.none
  462dd4:	ldr	w1, [sp, #28]
  462dd8:	mov	w0, #0x1002                	// #4098
  462ddc:	cmp	w1, w0
  462de0:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462de4:	ldr	w0, [sp, #28]
  462de8:	cmp	w0, #0x1, lsl #12
  462dec:	b.eq	462e5c <ferror@plt+0x610dc>  // b.none
  462df0:	ldr	w1, [sp, #28]
  462df4:	mov	w0, #0x1001                	// #4097
  462df8:	cmp	w1, w0
  462dfc:	b.eq	462edc <ferror@plt+0x6115c>  // b.none
  462e00:	b	463d5c <ferror@plt+0x61fdc>
  462e04:	ldr	w1, [sp, #28]
  462e08:	mov	w0, #0xffffe500            	// #-6912
  462e0c:	add	w0, w1, w0
  462e10:	cmp	w0, #0x19f
  462e14:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462e18:	adrp	x1, 4a7000 <warn@@Base+0x3802c>
  462e1c:	add	x1, x1, #0x3a8
  462e20:	ldr	w0, [x1, w0, uxtw #2]
  462e24:	adr	x1, 462e30 <ferror@plt+0x610b0>
  462e28:	add	x0, x1, w0, sxtw #2
  462e2c:	br	x0
  462e30:	ldr	w1, [sp, #28]
  462e34:	mov	w0, #0xffffef00            	// #-4352
  462e38:	add	w0, w1, w0
  462e3c:	cmp	w0, #0x2bf
  462e40:	b.hi	463d5c <ferror@plt+0x61fdc>  // b.pmore
  462e44:	adrp	x1, 4a7000 <warn@@Base+0x3802c>
  462e48:	add	x1, x1, #0xa28
  462e4c:	ldr	w0, [x1, w0, uxtw #2]
  462e50:	adr	x1, 462e5c <ferror@plt+0x610dc>
  462e54:	add	x0, x1, w0, sxtw #2
  462e58:	br	x0
  462e5c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462e60:	add	x0, x0, #0x6a0
  462e64:	str	x0, [sp, #40]
  462e68:	b	463d94 <ferror@plt+0x62014>
  462e6c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462e70:	add	x0, x0, #0x6a8
  462e74:	str	x0, [sp, #40]
  462e78:	b	463d94 <ferror@plt+0x62014>
  462e7c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462e80:	add	x0, x0, #0x6b0
  462e84:	str	x0, [sp, #40]
  462e88:	b	463d94 <ferror@plt+0x62014>
  462e8c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462e90:	add	x0, x0, #0x6b8
  462e94:	str	x0, [sp, #40]
  462e98:	b	463d94 <ferror@plt+0x62014>
  462e9c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462ea0:	add	x0, x0, #0x6c8
  462ea4:	str	x0, [sp, #40]
  462ea8:	b	463d94 <ferror@plt+0x62014>
  462eac:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462eb0:	add	x0, x0, #0x6d0
  462eb4:	str	x0, [sp, #40]
  462eb8:	b	463d94 <ferror@plt+0x62014>
  462ebc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462ec0:	add	x0, x0, #0x6d8
  462ec4:	str	x0, [sp, #40]
  462ec8:	b	463d94 <ferror@plt+0x62014>
  462ecc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462ed0:	add	x0, x0, #0x6e0
  462ed4:	str	x0, [sp, #40]
  462ed8:	b	463d94 <ferror@plt+0x62014>
  462edc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462ee0:	add	x0, x0, #0x6e8
  462ee4:	str	x0, [sp, #40]
  462ee8:	b	463d94 <ferror@plt+0x62014>
  462eec:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462ef0:	add	x0, x0, #0x6f0
  462ef4:	str	x0, [sp, #40]
  462ef8:	b	463d94 <ferror@plt+0x62014>
  462efc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462f00:	add	x0, x0, #0x6f8
  462f04:	str	x0, [sp, #40]
  462f08:	b	463d94 <ferror@plt+0x62014>
  462f0c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462f10:	add	x0, x0, #0x700
  462f14:	str	x0, [sp, #40]
  462f18:	b	463d94 <ferror@plt+0x62014>
  462f1c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462f20:	add	x0, x0, #0x708
  462f24:	str	x0, [sp, #40]
  462f28:	b	463d94 <ferror@plt+0x62014>
  462f2c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462f30:	add	x0, x0, #0x710
  462f34:	str	x0, [sp, #40]
  462f38:	b	463d94 <ferror@plt+0x62014>
  462f3c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462f40:	add	x0, x0, #0x718
  462f44:	str	x0, [sp, #40]
  462f48:	b	463d94 <ferror@plt+0x62014>
  462f4c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462f50:	add	x0, x0, #0x728
  462f54:	str	x0, [sp, #40]
  462f58:	b	463d94 <ferror@plt+0x62014>
  462f5c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462f60:	add	x0, x0, #0x738
  462f64:	str	x0, [sp, #40]
  462f68:	b	463d94 <ferror@plt+0x62014>
  462f6c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462f70:	add	x0, x0, #0x748
  462f74:	str	x0, [sp, #40]
  462f78:	b	463d94 <ferror@plt+0x62014>
  462f7c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462f80:	add	x0, x0, #0x758
  462f84:	str	x0, [sp, #40]
  462f88:	b	463d94 <ferror@plt+0x62014>
  462f8c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462f90:	add	x0, x0, #0x768
  462f94:	str	x0, [sp, #40]
  462f98:	b	463d94 <ferror@plt+0x62014>
  462f9c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462fa0:	add	x0, x0, #0x778
  462fa4:	str	x0, [sp, #40]
  462fa8:	b	463d94 <ferror@plt+0x62014>
  462fac:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462fb0:	add	x0, x0, #0x788
  462fb4:	str	x0, [sp, #40]
  462fb8:	b	463d94 <ferror@plt+0x62014>
  462fbc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462fc0:	add	x0, x0, #0x798
  462fc4:	str	x0, [sp, #40]
  462fc8:	b	463d94 <ferror@plt+0x62014>
  462fcc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462fd0:	add	x0, x0, #0x7a8
  462fd4:	str	x0, [sp, #40]
  462fd8:	b	463d94 <ferror@plt+0x62014>
  462fdc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462fe0:	add	x0, x0, #0x7b8
  462fe4:	str	x0, [sp, #40]
  462fe8:	b	463d94 <ferror@plt+0x62014>
  462fec:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  462ff0:	add	x0, x0, #0x7c8
  462ff4:	str	x0, [sp, #40]
  462ff8:	b	463d94 <ferror@plt+0x62014>
  462ffc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463000:	add	x0, x0, #0x7d8
  463004:	str	x0, [sp, #40]
  463008:	b	463d94 <ferror@plt+0x62014>
  46300c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463010:	add	x0, x0, #0x7e8
  463014:	str	x0, [sp, #40]
  463018:	b	463d94 <ferror@plt+0x62014>
  46301c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463020:	add	x0, x0, #0x7f8
  463024:	str	x0, [sp, #40]
  463028:	b	463d94 <ferror@plt+0x62014>
  46302c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463030:	add	x0, x0, #0x808
  463034:	str	x0, [sp, #40]
  463038:	b	463d94 <ferror@plt+0x62014>
  46303c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463040:	add	x0, x0, #0x818
  463044:	str	x0, [sp, #40]
  463048:	b	463d94 <ferror@plt+0x62014>
  46304c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463050:	add	x0, x0, #0x828
  463054:	str	x0, [sp, #40]
  463058:	b	463d94 <ferror@plt+0x62014>
  46305c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463060:	add	x0, x0, #0x838
  463064:	str	x0, [sp, #40]
  463068:	b	463d94 <ferror@plt+0x62014>
  46306c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463070:	add	x0, x0, #0x848
  463074:	str	x0, [sp, #40]
  463078:	b	463d94 <ferror@plt+0x62014>
  46307c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463080:	add	x0, x0, #0x858
  463084:	str	x0, [sp, #40]
  463088:	b	463d94 <ferror@plt+0x62014>
  46308c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463090:	add	x0, x0, #0x868
  463094:	str	x0, [sp, #40]
  463098:	b	463d94 <ferror@plt+0x62014>
  46309c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4630a0:	add	x0, x0, #0x878
  4630a4:	str	x0, [sp, #40]
  4630a8:	b	463d94 <ferror@plt+0x62014>
  4630ac:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4630b0:	add	x0, x0, #0x888
  4630b4:	str	x0, [sp, #40]
  4630b8:	b	463d94 <ferror@plt+0x62014>
  4630bc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4630c0:	add	x0, x0, #0x898
  4630c4:	str	x0, [sp, #40]
  4630c8:	b	463d94 <ferror@plt+0x62014>
  4630cc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4630d0:	add	x0, x0, #0x8a8
  4630d4:	str	x0, [sp, #40]
  4630d8:	b	463d94 <ferror@plt+0x62014>
  4630dc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4630e0:	add	x0, x0, #0x8b8
  4630e4:	str	x0, [sp, #40]
  4630e8:	b	463d94 <ferror@plt+0x62014>
  4630ec:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4630f0:	add	x0, x0, #0x8c8
  4630f4:	str	x0, [sp, #40]
  4630f8:	b	463d94 <ferror@plt+0x62014>
  4630fc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463100:	add	x0, x0, #0x8d8
  463104:	str	x0, [sp, #40]
  463108:	b	463d94 <ferror@plt+0x62014>
  46310c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463110:	add	x0, x0, #0x8e8
  463114:	str	x0, [sp, #40]
  463118:	b	463d94 <ferror@plt+0x62014>
  46311c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463120:	add	x0, x0, #0x8f0
  463124:	str	x0, [sp, #40]
  463128:	b	463d94 <ferror@plt+0x62014>
  46312c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463130:	add	x0, x0, #0x8f8
  463134:	str	x0, [sp, #40]
  463138:	b	463d94 <ferror@plt+0x62014>
  46313c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463140:	add	x0, x0, #0x908
  463144:	str	x0, [sp, #40]
  463148:	b	463d94 <ferror@plt+0x62014>
  46314c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463150:	add	x0, x0, #0x918
  463154:	str	x0, [sp, #40]
  463158:	b	463d94 <ferror@plt+0x62014>
  46315c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463160:	add	x0, x0, #0x928
  463164:	str	x0, [sp, #40]
  463168:	b	463d94 <ferror@plt+0x62014>
  46316c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463170:	add	x0, x0, #0x938
  463174:	str	x0, [sp, #40]
  463178:	b	463d94 <ferror@plt+0x62014>
  46317c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463180:	add	x0, x0, #0x948
  463184:	str	x0, [sp, #40]
  463188:	b	463d94 <ferror@plt+0x62014>
  46318c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463190:	add	x0, x0, #0x958
  463194:	str	x0, [sp, #40]
  463198:	b	463d94 <ferror@plt+0x62014>
  46319c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4631a0:	add	x0, x0, #0x968
  4631a4:	str	x0, [sp, #40]
  4631a8:	b	463d94 <ferror@plt+0x62014>
  4631ac:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4631b0:	add	x0, x0, #0x978
  4631b4:	str	x0, [sp, #40]
  4631b8:	b	463d94 <ferror@plt+0x62014>
  4631bc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4631c0:	add	x0, x0, #0x988
  4631c4:	str	x0, [sp, #40]
  4631c8:	b	463d94 <ferror@plt+0x62014>
  4631cc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4631d0:	add	x0, x0, #0x998
  4631d4:	str	x0, [sp, #40]
  4631d8:	b	463d94 <ferror@plt+0x62014>
  4631dc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4631e0:	add	x0, x0, #0x9a8
  4631e4:	str	x0, [sp, #40]
  4631e8:	b	463d94 <ferror@plt+0x62014>
  4631ec:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4631f0:	add	x0, x0, #0x9b8
  4631f4:	str	x0, [sp, #40]
  4631f8:	b	463d94 <ferror@plt+0x62014>
  4631fc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463200:	add	x0, x0, #0x9c8
  463204:	str	x0, [sp, #40]
  463208:	b	463d94 <ferror@plt+0x62014>
  46320c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463210:	add	x0, x0, #0x9d8
  463214:	str	x0, [sp, #40]
  463218:	b	463d94 <ferror@plt+0x62014>
  46321c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463220:	add	x0, x0, #0x9e8
  463224:	str	x0, [sp, #40]
  463228:	b	463d94 <ferror@plt+0x62014>
  46322c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463230:	add	x0, x0, #0x9f8
  463234:	str	x0, [sp, #40]
  463238:	b	463d94 <ferror@plt+0x62014>
  46323c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463240:	add	x0, x0, #0xa08
  463244:	str	x0, [sp, #40]
  463248:	b	463d94 <ferror@plt+0x62014>
  46324c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463250:	add	x0, x0, #0xa18
  463254:	str	x0, [sp, #40]
  463258:	b	463d94 <ferror@plt+0x62014>
  46325c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463260:	add	x0, x0, #0xa28
  463264:	str	x0, [sp, #40]
  463268:	b	463d94 <ferror@plt+0x62014>
  46326c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463270:	add	x0, x0, #0xa38
  463274:	str	x0, [sp, #40]
  463278:	b	463d94 <ferror@plt+0x62014>
  46327c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463280:	add	x0, x0, #0xa48
  463284:	str	x0, [sp, #40]
  463288:	b	463d94 <ferror@plt+0x62014>
  46328c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463290:	add	x0, x0, #0xa58
  463294:	str	x0, [sp, #40]
  463298:	b	463d94 <ferror@plt+0x62014>
  46329c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4632a0:	add	x0, x0, #0xa68
  4632a4:	str	x0, [sp, #40]
  4632a8:	b	463d94 <ferror@plt+0x62014>
  4632ac:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4632b0:	add	x0, x0, #0xa78
  4632b4:	str	x0, [sp, #40]
  4632b8:	b	463d94 <ferror@plt+0x62014>
  4632bc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4632c0:	add	x0, x0, #0xa88
  4632c4:	str	x0, [sp, #40]
  4632c8:	b	463d94 <ferror@plt+0x62014>
  4632cc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4632d0:	add	x0, x0, #0xa98
  4632d4:	str	x0, [sp, #40]
  4632d8:	b	463d94 <ferror@plt+0x62014>
  4632dc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4632e0:	add	x0, x0, #0xaa8
  4632e4:	str	x0, [sp, #40]
  4632e8:	b	463d94 <ferror@plt+0x62014>
  4632ec:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4632f0:	add	x0, x0, #0xab8
  4632f4:	str	x0, [sp, #40]
  4632f8:	b	463d94 <ferror@plt+0x62014>
  4632fc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463300:	add	x0, x0, #0xac8
  463304:	str	x0, [sp, #40]
  463308:	b	463d94 <ferror@plt+0x62014>
  46330c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463310:	add	x0, x0, #0xad8
  463314:	str	x0, [sp, #40]
  463318:	b	463d94 <ferror@plt+0x62014>
  46331c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463320:	add	x0, x0, #0xae0
  463324:	str	x0, [sp, #40]
  463328:	b	463d94 <ferror@plt+0x62014>
  46332c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463330:	add	x0, x0, #0xae8
  463334:	str	x0, [sp, #40]
  463338:	b	463d94 <ferror@plt+0x62014>
  46333c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463340:	add	x0, x0, #0xaf0
  463344:	str	x0, [sp, #40]
  463348:	b	463d94 <ferror@plt+0x62014>
  46334c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463350:	add	x0, x0, #0xaf8
  463354:	str	x0, [sp, #40]
  463358:	b	463d94 <ferror@plt+0x62014>
  46335c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463360:	add	x0, x0, #0xb00
  463364:	str	x0, [sp, #40]
  463368:	b	463d94 <ferror@plt+0x62014>
  46336c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463370:	add	x0, x0, #0xb10
  463374:	str	x0, [sp, #40]
  463378:	b	463d94 <ferror@plt+0x62014>
  46337c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463380:	add	x0, x0, #0xb20
  463384:	str	x0, [sp, #40]
  463388:	b	463d94 <ferror@plt+0x62014>
  46338c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463390:	add	x0, x0, #0xb28
  463394:	str	x0, [sp, #40]
  463398:	b	463d94 <ferror@plt+0x62014>
  46339c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4633a0:	add	x0, x0, #0xb30
  4633a4:	str	x0, [sp, #40]
  4633a8:	b	463d94 <ferror@plt+0x62014>
  4633ac:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4633b0:	add	x0, x0, #0xb38
  4633b4:	str	x0, [sp, #40]
  4633b8:	b	463d94 <ferror@plt+0x62014>
  4633bc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4633c0:	add	x0, x0, #0xb40
  4633c4:	str	x0, [sp, #40]
  4633c8:	b	463d94 <ferror@plt+0x62014>
  4633cc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4633d0:	add	x0, x0, #0xb48
  4633d4:	str	x0, [sp, #40]
  4633d8:	b	463d94 <ferror@plt+0x62014>
  4633dc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4633e0:	add	x0, x0, #0xb58
  4633e4:	str	x0, [sp, #40]
  4633e8:	b	463d94 <ferror@plt+0x62014>
  4633ec:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4633f0:	add	x0, x0, #0xb60
  4633f4:	str	x0, [sp, #40]
  4633f8:	b	463d94 <ferror@plt+0x62014>
  4633fc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463400:	add	x0, x0, #0xb68
  463404:	str	x0, [sp, #40]
  463408:	b	463d94 <ferror@plt+0x62014>
  46340c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463410:	add	x0, x0, #0xb70
  463414:	str	x0, [sp, #40]
  463418:	b	463d94 <ferror@plt+0x62014>
  46341c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463420:	add	x0, x0, #0xb78
  463424:	str	x0, [sp, #40]
  463428:	b	463d94 <ferror@plt+0x62014>
  46342c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463430:	add	x0, x0, #0xb80
  463434:	str	x0, [sp, #40]
  463438:	b	463d94 <ferror@plt+0x62014>
  46343c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463440:	add	x0, x0, #0xb88
  463444:	str	x0, [sp, #40]
  463448:	b	463d94 <ferror@plt+0x62014>
  46344c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463450:	add	x0, x0, #0xb90
  463454:	str	x0, [sp, #40]
  463458:	b	463d94 <ferror@plt+0x62014>
  46345c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463460:	add	x0, x0, #0xb98
  463464:	str	x0, [sp, #40]
  463468:	b	463d94 <ferror@plt+0x62014>
  46346c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463470:	add	x0, x0, #0xba0
  463474:	str	x0, [sp, #40]
  463478:	b	463d94 <ferror@plt+0x62014>
  46347c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463480:	add	x0, x0, #0xbb0
  463484:	str	x0, [sp, #40]
  463488:	b	463d94 <ferror@plt+0x62014>
  46348c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463490:	add	x0, x0, #0xbc0
  463494:	str	x0, [sp, #40]
  463498:	b	463d94 <ferror@plt+0x62014>
  46349c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4634a0:	add	x0, x0, #0xbc8
  4634a4:	str	x0, [sp, #40]
  4634a8:	b	463d94 <ferror@plt+0x62014>
  4634ac:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4634b0:	add	x0, x0, #0xbd0
  4634b4:	str	x0, [sp, #40]
  4634b8:	b	463d94 <ferror@plt+0x62014>
  4634bc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4634c0:	add	x0, x0, #0xbd8
  4634c4:	str	x0, [sp, #40]
  4634c8:	b	463d94 <ferror@plt+0x62014>
  4634cc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4634d0:	add	x0, x0, #0xbe0
  4634d4:	str	x0, [sp, #40]
  4634d8:	b	463d94 <ferror@plt+0x62014>
  4634dc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4634e0:	add	x0, x0, #0xbe8
  4634e4:	str	x0, [sp, #40]
  4634e8:	b	463d94 <ferror@plt+0x62014>
  4634ec:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4634f0:	add	x0, x0, #0xbf0
  4634f4:	str	x0, [sp, #40]
  4634f8:	b	463d94 <ferror@plt+0x62014>
  4634fc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463500:	add	x0, x0, #0xbf8
  463504:	str	x0, [sp, #40]
  463508:	b	463d94 <ferror@plt+0x62014>
  46350c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463510:	add	x0, x0, #0xc00
  463514:	str	x0, [sp, #40]
  463518:	b	463d94 <ferror@plt+0x62014>
  46351c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463520:	add	x0, x0, #0xc10
  463524:	str	x0, [sp, #40]
  463528:	b	463d94 <ferror@plt+0x62014>
  46352c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463530:	add	x0, x0, #0xc20
  463534:	str	x0, [sp, #40]
  463538:	b	463d94 <ferror@plt+0x62014>
  46353c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463540:	add	x0, x0, #0xc30
  463544:	str	x0, [sp, #40]
  463548:	b	463d94 <ferror@plt+0x62014>
  46354c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463550:	add	x0, x0, #0xc40
  463554:	str	x0, [sp, #40]
  463558:	b	463d94 <ferror@plt+0x62014>
  46355c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463560:	add	x0, x0, #0xc50
  463564:	str	x0, [sp, #40]
  463568:	b	463d94 <ferror@plt+0x62014>
  46356c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463570:	add	x0, x0, #0xc60
  463574:	str	x0, [sp, #40]
  463578:	b	463d94 <ferror@plt+0x62014>
  46357c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463580:	add	x0, x0, #0xc70
  463584:	str	x0, [sp, #40]
  463588:	b	463d94 <ferror@plt+0x62014>
  46358c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463590:	add	x0, x0, #0xc80
  463594:	str	x0, [sp, #40]
  463598:	b	463d94 <ferror@plt+0x62014>
  46359c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4635a0:	add	x0, x0, #0xc90
  4635a4:	str	x0, [sp, #40]
  4635a8:	b	463d94 <ferror@plt+0x62014>
  4635ac:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4635b0:	add	x0, x0, #0xca0
  4635b4:	str	x0, [sp, #40]
  4635b8:	b	463d94 <ferror@plt+0x62014>
  4635bc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4635c0:	add	x0, x0, #0xcb0
  4635c4:	str	x0, [sp, #40]
  4635c8:	b	463d94 <ferror@plt+0x62014>
  4635cc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4635d0:	add	x0, x0, #0xcc0
  4635d4:	str	x0, [sp, #40]
  4635d8:	b	463d94 <ferror@plt+0x62014>
  4635dc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4635e0:	add	x0, x0, #0xcd0
  4635e4:	str	x0, [sp, #40]
  4635e8:	b	463d94 <ferror@plt+0x62014>
  4635ec:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4635f0:	add	x0, x0, #0xce0
  4635f4:	str	x0, [sp, #40]
  4635f8:	b	463d94 <ferror@plt+0x62014>
  4635fc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463600:	add	x0, x0, #0xcf0
  463604:	str	x0, [sp, #40]
  463608:	b	463d94 <ferror@plt+0x62014>
  46360c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463610:	add	x0, x0, #0xd00
  463614:	str	x0, [sp, #40]
  463618:	b	463d94 <ferror@plt+0x62014>
  46361c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463620:	add	x0, x0, #0xd08
  463624:	str	x0, [sp, #40]
  463628:	b	463d94 <ferror@plt+0x62014>
  46362c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463630:	add	x0, x0, #0xd18
  463634:	str	x0, [sp, #40]
  463638:	b	463d94 <ferror@plt+0x62014>
  46363c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463640:	add	x0, x0, #0xd28
  463644:	str	x0, [sp, #40]
  463648:	b	463d94 <ferror@plt+0x62014>
  46364c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463650:	add	x0, x0, #0xd38
  463654:	str	x0, [sp, #40]
  463658:	b	463d94 <ferror@plt+0x62014>
  46365c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463660:	add	x0, x0, #0xd48
  463664:	str	x0, [sp, #40]
  463668:	b	463d94 <ferror@plt+0x62014>
  46366c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463670:	add	x0, x0, #0xd58
  463674:	str	x0, [sp, #40]
  463678:	b	463d94 <ferror@plt+0x62014>
  46367c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463680:	add	x0, x0, #0xd68
  463684:	str	x0, [sp, #40]
  463688:	b	463d94 <ferror@plt+0x62014>
  46368c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463690:	add	x0, x0, #0xd78
  463694:	str	x0, [sp, #40]
  463698:	b	463d94 <ferror@plt+0x62014>
  46369c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4636a0:	add	x0, x0, #0xd88
  4636a4:	str	x0, [sp, #40]
  4636a8:	b	463d94 <ferror@plt+0x62014>
  4636ac:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4636b0:	add	x0, x0, #0xd98
  4636b4:	str	x0, [sp, #40]
  4636b8:	b	463d94 <ferror@plt+0x62014>
  4636bc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4636c0:	add	x0, x0, #0xda8
  4636c4:	str	x0, [sp, #40]
  4636c8:	b	463d94 <ferror@plt+0x62014>
  4636cc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4636d0:	add	x0, x0, #0xdb8
  4636d4:	str	x0, [sp, #40]
  4636d8:	b	463d94 <ferror@plt+0x62014>
  4636dc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4636e0:	add	x0, x0, #0xdc8
  4636e4:	str	x0, [sp, #40]
  4636e8:	b	463d94 <ferror@plt+0x62014>
  4636ec:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4636f0:	add	x0, x0, #0xdd8
  4636f4:	str	x0, [sp, #40]
  4636f8:	b	463d94 <ferror@plt+0x62014>
  4636fc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463700:	add	x0, x0, #0xde8
  463704:	str	x0, [sp, #40]
  463708:	b	463d94 <ferror@plt+0x62014>
  46370c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463710:	add	x0, x0, #0xdf8
  463714:	str	x0, [sp, #40]
  463718:	b	463d94 <ferror@plt+0x62014>
  46371c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463720:	add	x0, x0, #0xe08
  463724:	str	x0, [sp, #40]
  463728:	b	463d94 <ferror@plt+0x62014>
  46372c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463730:	add	x0, x0, #0xe18
  463734:	str	x0, [sp, #40]
  463738:	b	463d94 <ferror@plt+0x62014>
  46373c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463740:	add	x0, x0, #0xe28
  463744:	str	x0, [sp, #40]
  463748:	b	463d94 <ferror@plt+0x62014>
  46374c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463750:	add	x0, x0, #0xe38
  463754:	str	x0, [sp, #40]
  463758:	b	463d94 <ferror@plt+0x62014>
  46375c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463760:	add	x0, x0, #0xe48
  463764:	str	x0, [sp, #40]
  463768:	b	463d94 <ferror@plt+0x62014>
  46376c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463770:	add	x0, x0, #0xe58
  463774:	str	x0, [sp, #40]
  463778:	b	463d94 <ferror@plt+0x62014>
  46377c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463780:	add	x0, x0, #0xe68
  463784:	str	x0, [sp, #40]
  463788:	b	463d94 <ferror@plt+0x62014>
  46378c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463790:	add	x0, x0, #0xe78
  463794:	str	x0, [sp, #40]
  463798:	b	463d94 <ferror@plt+0x62014>
  46379c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4637a0:	add	x0, x0, #0xe88
  4637a4:	str	x0, [sp, #40]
  4637a8:	b	463d94 <ferror@plt+0x62014>
  4637ac:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4637b0:	add	x0, x0, #0xe98
  4637b4:	str	x0, [sp, #40]
  4637b8:	b	463d94 <ferror@plt+0x62014>
  4637bc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4637c0:	add	x0, x0, #0xea8
  4637c4:	str	x0, [sp, #40]
  4637c8:	b	463d94 <ferror@plt+0x62014>
  4637cc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4637d0:	add	x0, x0, #0xeb8
  4637d4:	str	x0, [sp, #40]
  4637d8:	b	463d94 <ferror@plt+0x62014>
  4637dc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4637e0:	add	x0, x0, #0xec8
  4637e4:	str	x0, [sp, #40]
  4637e8:	b	463d94 <ferror@plt+0x62014>
  4637ec:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4637f0:	add	x0, x0, #0xed8
  4637f4:	str	x0, [sp, #40]
  4637f8:	b	463d94 <ferror@plt+0x62014>
  4637fc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463800:	add	x0, x0, #0xee8
  463804:	str	x0, [sp, #40]
  463808:	b	463d94 <ferror@plt+0x62014>
  46380c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463810:	add	x0, x0, #0xef0
  463814:	str	x0, [sp, #40]
  463818:	b	463d94 <ferror@plt+0x62014>
  46381c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463820:	add	x0, x0, #0xf00
  463824:	str	x0, [sp, #40]
  463828:	b	463d94 <ferror@plt+0x62014>
  46382c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463830:	add	x0, x0, #0xf10
  463834:	str	x0, [sp, #40]
  463838:	b	463d94 <ferror@plt+0x62014>
  46383c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463840:	add	x0, x0, #0xf20
  463844:	str	x0, [sp, #40]
  463848:	b	463d94 <ferror@plt+0x62014>
  46384c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463850:	add	x0, x0, #0xf30
  463854:	str	x0, [sp, #40]
  463858:	b	463d94 <ferror@plt+0x62014>
  46385c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463860:	add	x0, x0, #0xf40
  463864:	str	x0, [sp, #40]
  463868:	b	463d94 <ferror@plt+0x62014>
  46386c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463870:	add	x0, x0, #0xf50
  463874:	str	x0, [sp, #40]
  463878:	b	463d94 <ferror@plt+0x62014>
  46387c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463880:	add	x0, x0, #0xf60
  463884:	str	x0, [sp, #40]
  463888:	b	463d94 <ferror@plt+0x62014>
  46388c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463890:	add	x0, x0, #0xf70
  463894:	str	x0, [sp, #40]
  463898:	b	463d94 <ferror@plt+0x62014>
  46389c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4638a0:	add	x0, x0, #0xf80
  4638a4:	str	x0, [sp, #40]
  4638a8:	b	463d94 <ferror@plt+0x62014>
  4638ac:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4638b0:	add	x0, x0, #0xf90
  4638b4:	str	x0, [sp, #40]
  4638b8:	b	463d94 <ferror@plt+0x62014>
  4638bc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4638c0:	add	x0, x0, #0xfa0
  4638c4:	str	x0, [sp, #40]
  4638c8:	b	463d94 <ferror@plt+0x62014>
  4638cc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4638d0:	add	x0, x0, #0xfb0
  4638d4:	str	x0, [sp, #40]
  4638d8:	b	463d94 <ferror@plt+0x62014>
  4638dc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4638e0:	add	x0, x0, #0xfc0
  4638e4:	str	x0, [sp, #40]
  4638e8:	b	463d94 <ferror@plt+0x62014>
  4638ec:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  4638f0:	add	x0, x0, #0xfd0
  4638f4:	str	x0, [sp, #40]
  4638f8:	b	463d94 <ferror@plt+0x62014>
  4638fc:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463900:	add	x0, x0, #0xfe0
  463904:	str	x0, [sp, #40]
  463908:	b	463d94 <ferror@plt+0x62014>
  46390c:	adrp	x0, 4a6000 <warn@@Base+0x3702c>
  463910:	add	x0, x0, #0xff0
  463914:	str	x0, [sp, #40]
  463918:	b	463d94 <ferror@plt+0x62014>
  46391c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463920:	add	x0, x0, #0x0
  463924:	str	x0, [sp, #40]
  463928:	b	463d94 <ferror@plt+0x62014>
  46392c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463930:	add	x0, x0, #0x10
  463934:	str	x0, [sp, #40]
  463938:	b	463d94 <ferror@plt+0x62014>
  46393c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463940:	add	x0, x0, #0x20
  463944:	str	x0, [sp, #40]
  463948:	b	463d94 <ferror@plt+0x62014>
  46394c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463950:	add	x0, x0, #0x30
  463954:	str	x0, [sp, #40]
  463958:	b	463d94 <ferror@plt+0x62014>
  46395c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463960:	add	x0, x0, #0x40
  463964:	str	x0, [sp, #40]
  463968:	b	463d94 <ferror@plt+0x62014>
  46396c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463970:	add	x0, x0, #0x50
  463974:	str	x0, [sp, #40]
  463978:	b	463d94 <ferror@plt+0x62014>
  46397c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463980:	add	x0, x0, #0x60
  463984:	str	x0, [sp, #40]
  463988:	b	463d94 <ferror@plt+0x62014>
  46398c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463990:	add	x0, x0, #0x70
  463994:	str	x0, [sp, #40]
  463998:	b	463d94 <ferror@plt+0x62014>
  46399c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  4639a0:	add	x0, x0, #0x80
  4639a4:	str	x0, [sp, #40]
  4639a8:	b	463d94 <ferror@plt+0x62014>
  4639ac:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  4639b0:	add	x0, x0, #0x90
  4639b4:	str	x0, [sp, #40]
  4639b8:	b	463d94 <ferror@plt+0x62014>
  4639bc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  4639c0:	add	x0, x0, #0xa0
  4639c4:	str	x0, [sp, #40]
  4639c8:	b	463d94 <ferror@plt+0x62014>
  4639cc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  4639d0:	add	x0, x0, #0xb0
  4639d4:	str	x0, [sp, #40]
  4639d8:	b	463d94 <ferror@plt+0x62014>
  4639dc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  4639e0:	add	x0, x0, #0xc0
  4639e4:	str	x0, [sp, #40]
  4639e8:	b	463d94 <ferror@plt+0x62014>
  4639ec:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  4639f0:	add	x0, x0, #0xd0
  4639f4:	str	x0, [sp, #40]
  4639f8:	b	463d94 <ferror@plt+0x62014>
  4639fc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463a00:	add	x0, x0, #0xe0
  463a04:	str	x0, [sp, #40]
  463a08:	b	463d94 <ferror@plt+0x62014>
  463a0c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463a10:	add	x0, x0, #0xf0
  463a14:	str	x0, [sp, #40]
  463a18:	b	463d94 <ferror@plt+0x62014>
  463a1c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463a20:	add	x0, x0, #0x100
  463a24:	str	x0, [sp, #40]
  463a28:	b	463d94 <ferror@plt+0x62014>
  463a2c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463a30:	add	x0, x0, #0x110
  463a34:	str	x0, [sp, #40]
  463a38:	b	463d94 <ferror@plt+0x62014>
  463a3c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463a40:	add	x0, x0, #0x120
  463a44:	str	x0, [sp, #40]
  463a48:	b	463d94 <ferror@plt+0x62014>
  463a4c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463a50:	add	x0, x0, #0x130
  463a54:	str	x0, [sp, #40]
  463a58:	b	463d94 <ferror@plt+0x62014>
  463a5c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463a60:	add	x0, x0, #0x140
  463a64:	str	x0, [sp, #40]
  463a68:	b	463d94 <ferror@plt+0x62014>
  463a6c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463a70:	add	x0, x0, #0x150
  463a74:	str	x0, [sp, #40]
  463a78:	b	463d94 <ferror@plt+0x62014>
  463a7c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463a80:	add	x0, x0, #0x160
  463a84:	str	x0, [sp, #40]
  463a88:	b	463d94 <ferror@plt+0x62014>
  463a8c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463a90:	add	x0, x0, #0x170
  463a94:	str	x0, [sp, #40]
  463a98:	b	463d94 <ferror@plt+0x62014>
  463a9c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463aa0:	add	x0, x0, #0x180
  463aa4:	str	x0, [sp, #40]
  463aa8:	b	463d94 <ferror@plt+0x62014>
  463aac:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463ab0:	add	x0, x0, #0x190
  463ab4:	str	x0, [sp, #40]
  463ab8:	b	463d94 <ferror@plt+0x62014>
  463abc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463ac0:	add	x0, x0, #0x1a0
  463ac4:	str	x0, [sp, #40]
  463ac8:	b	463d94 <ferror@plt+0x62014>
  463acc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463ad0:	add	x0, x0, #0x1b0
  463ad4:	str	x0, [sp, #40]
  463ad8:	b	463d94 <ferror@plt+0x62014>
  463adc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463ae0:	add	x0, x0, #0x1c0
  463ae4:	str	x0, [sp, #40]
  463ae8:	b	463d94 <ferror@plt+0x62014>
  463aec:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463af0:	add	x0, x0, #0x1d0
  463af4:	str	x0, [sp, #40]
  463af8:	b	463d94 <ferror@plt+0x62014>
  463afc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463b00:	add	x0, x0, #0x1e0
  463b04:	str	x0, [sp, #40]
  463b08:	b	463d94 <ferror@plt+0x62014>
  463b0c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463b10:	add	x0, x0, #0x1f0
  463b14:	str	x0, [sp, #40]
  463b18:	b	463d94 <ferror@plt+0x62014>
  463b1c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463b20:	add	x0, x0, #0x200
  463b24:	str	x0, [sp, #40]
  463b28:	b	463d94 <ferror@plt+0x62014>
  463b2c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463b30:	add	x0, x0, #0x210
  463b34:	str	x0, [sp, #40]
  463b38:	b	463d94 <ferror@plt+0x62014>
  463b3c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463b40:	add	x0, x0, #0x220
  463b44:	str	x0, [sp, #40]
  463b48:	b	463d94 <ferror@plt+0x62014>
  463b4c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463b50:	add	x0, x0, #0x230
  463b54:	str	x0, [sp, #40]
  463b58:	b	463d94 <ferror@plt+0x62014>
  463b5c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463b60:	add	x0, x0, #0x240
  463b64:	str	x0, [sp, #40]
  463b68:	b	463d94 <ferror@plt+0x62014>
  463b6c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463b70:	add	x0, x0, #0x250
  463b74:	str	x0, [sp, #40]
  463b78:	b	463d94 <ferror@plt+0x62014>
  463b7c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463b80:	add	x0, x0, #0x260
  463b84:	str	x0, [sp, #40]
  463b88:	b	463d94 <ferror@plt+0x62014>
  463b8c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463b90:	add	x0, x0, #0x270
  463b94:	str	x0, [sp, #40]
  463b98:	b	463d94 <ferror@plt+0x62014>
  463b9c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463ba0:	add	x0, x0, #0x280
  463ba4:	str	x0, [sp, #40]
  463ba8:	b	463d94 <ferror@plt+0x62014>
  463bac:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463bb0:	add	x0, x0, #0x290
  463bb4:	str	x0, [sp, #40]
  463bb8:	b	463d94 <ferror@plt+0x62014>
  463bbc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463bc0:	add	x0, x0, #0x2a0
  463bc4:	str	x0, [sp, #40]
  463bc8:	b	463d94 <ferror@plt+0x62014>
  463bcc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463bd0:	add	x0, x0, #0x2a8
  463bd4:	str	x0, [sp, #40]
  463bd8:	b	463d94 <ferror@plt+0x62014>
  463bdc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463be0:	add	x0, x0, #0x2b0
  463be4:	str	x0, [sp, #40]
  463be8:	b	463d94 <ferror@plt+0x62014>
  463bec:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463bf0:	add	x0, x0, #0x2b8
  463bf4:	str	x0, [sp, #40]
  463bf8:	b	463d94 <ferror@plt+0x62014>
  463bfc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463c00:	add	x0, x0, #0x2c0
  463c04:	str	x0, [sp, #40]
  463c08:	b	463d94 <ferror@plt+0x62014>
  463c0c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463c10:	add	x0, x0, #0x2c8
  463c14:	str	x0, [sp, #40]
  463c18:	b	463d94 <ferror@plt+0x62014>
  463c1c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463c20:	add	x0, x0, #0x2d0
  463c24:	str	x0, [sp, #40]
  463c28:	b	463d94 <ferror@plt+0x62014>
  463c2c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463c30:	add	x0, x0, #0x2e0
  463c34:	str	x0, [sp, #40]
  463c38:	b	463d94 <ferror@plt+0x62014>
  463c3c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463c40:	add	x0, x0, #0x2e8
  463c44:	str	x0, [sp, #40]
  463c48:	b	463d94 <ferror@plt+0x62014>
  463c4c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463c50:	add	x0, x0, #0x2f0
  463c54:	str	x0, [sp, #40]
  463c58:	b	463d94 <ferror@plt+0x62014>
  463c5c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463c60:	add	x0, x0, #0x2f8
  463c64:	str	x0, [sp, #40]
  463c68:	b	463d94 <ferror@plt+0x62014>
  463c6c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463c70:	add	x0, x0, #0x300
  463c74:	str	x0, [sp, #40]
  463c78:	b	463d94 <ferror@plt+0x62014>
  463c7c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463c80:	add	x0, x0, #0x308
  463c84:	str	x0, [sp, #40]
  463c88:	b	463d94 <ferror@plt+0x62014>
  463c8c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463c90:	add	x0, x0, #0x318
  463c94:	str	x0, [sp, #40]
  463c98:	b	463d94 <ferror@plt+0x62014>
  463c9c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463ca0:	add	x0, x0, #0x320
  463ca4:	str	x0, [sp, #40]
  463ca8:	b	463d94 <ferror@plt+0x62014>
  463cac:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463cb0:	add	x0, x0, #0x328
  463cb4:	str	x0, [sp, #40]
  463cb8:	b	463d94 <ferror@plt+0x62014>
  463cbc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463cc0:	add	x0, x0, #0x338
  463cc4:	str	x0, [sp, #40]
  463cc8:	b	463d94 <ferror@plt+0x62014>
  463ccc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463cd0:	add	x0, x0, #0x340
  463cd4:	str	x0, [sp, #40]
  463cd8:	b	463d94 <ferror@plt+0x62014>
  463cdc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463ce0:	add	x0, x0, #0x348
  463ce4:	str	x0, [sp, #40]
  463ce8:	b	463d94 <ferror@plt+0x62014>
  463cec:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463cf0:	add	x0, x0, #0x350
  463cf4:	str	x0, [sp, #40]
  463cf8:	b	463d94 <ferror@plt+0x62014>
  463cfc:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463d00:	add	x0, x0, #0x358
  463d04:	str	x0, [sp, #40]
  463d08:	b	463d94 <ferror@plt+0x62014>
  463d0c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463d10:	add	x0, x0, #0x360
  463d14:	str	x0, [sp, #40]
  463d18:	b	463d94 <ferror@plt+0x62014>
  463d1c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463d20:	add	x0, x0, #0x368
  463d24:	str	x0, [sp, #40]
  463d28:	b	463d94 <ferror@plt+0x62014>
  463d2c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463d30:	add	x0, x0, #0x370
  463d34:	str	x0, [sp, #40]
  463d38:	b	463d94 <ferror@plt+0x62014>
  463d3c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463d40:	add	x0, x0, #0x380
  463d44:	str	x0, [sp, #40]
  463d48:	b	463d94 <ferror@plt+0x62014>
  463d4c:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463d50:	add	x0, x0, #0x390
  463d54:	str	x0, [sp, #40]
  463d58:	b	463d94 <ferror@plt+0x62014>
  463d5c:	ldr	w0, [sp, #28]
  463d60:	sub	w0, w0, #0x1, lsl #12
  463d64:	mov	w3, w0
  463d68:	adrp	x0, 4a7000 <warn@@Base+0x3802c>
  463d6c:	add	x2, x0, #0x3a0
  463d70:	mov	x1, #0xa                   	// #10
  463d74:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  463d78:	add	x0, x0, #0x458
  463d7c:	bl	401a20 <snprintf@plt>
  463d80:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  463d84:	add	x0, x0, #0x458
  463d88:	str	x0, [sp, #40]
  463d8c:	b	463d94 <ferror@plt+0x62014>
  463d90:	nop
  463d94:	ldr	x0, [sp, #40]
  463d98:	ldp	x29, x30, [sp], #48
  463d9c:	ret
  463da0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  463da4:	add	x0, x0, #0xe40
  463da8:	str	xzr, [x0]
  463dac:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  463db0:	add	x0, x0, #0xe48
  463db4:	mov	w1, #0x2000                	// #8192
  463db8:	str	w1, [x0]
  463dbc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  463dc0:	add	x0, x0, #0xe38
  463dc4:	adrp	x1, 462000 <ferror@plt+0x60280>
  463dc8:	add	x1, x1, #0xad4
  463dcc:	str	x1, [x0]
  463dd0:	nop
  463dd4:	ret
  463dd8:	stp	x29, x30, [sp, #-32]!
  463ddc:	mov	x29, sp
  463de0:	str	w0, [sp, #28]
  463de4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  463de8:	add	x0, x0, #0xe38
  463dec:	str	xzr, [x0]
  463df0:	ldr	w0, [sp, #28]
  463df4:	cmp	w0, #0xf3
  463df8:	b.eq	463eac <ferror@plt+0x6212c>  // b.none
  463dfc:	ldr	w0, [sp, #28]
  463e00:	cmp	w0, #0xf3
  463e04:	b.hi	463eb4 <ferror@plt+0x62134>  // b.pmore
  463e08:	ldr	w0, [sp, #28]
  463e0c:	cmp	w0, #0xb7
  463e10:	b.eq	463e9c <ferror@plt+0x6211c>  // b.none
  463e14:	ldr	w0, [sp, #28]
  463e18:	cmp	w0, #0xb7
  463e1c:	b.hi	463eb4 <ferror@plt+0x62134>  // b.pmore
  463e20:	ldr	w0, [sp, #28]
  463e24:	cmp	w0, #0xb5
  463e28:	b.hi	463eb4 <ferror@plt+0x62134>  // b.pmore
  463e2c:	ldr	w0, [sp, #28]
  463e30:	cmp	w0, #0xb4
  463e34:	b.cs	463e94 <ferror@plt+0x62114>  // b.hs, b.nlast
  463e38:	ldr	w0, [sp, #28]
  463e3c:	cmp	w0, #0x3e
  463e40:	b.eq	463e94 <ferror@plt+0x62114>  // b.none
  463e44:	ldr	w0, [sp, #28]
  463e48:	cmp	w0, #0x3e
  463e4c:	b.hi	463eb4 <ferror@plt+0x62134>  // b.pmore
  463e50:	ldr	w0, [sp, #28]
  463e54:	cmp	w0, #0x16
  463e58:	b.eq	463ea4 <ferror@plt+0x62124>  // b.none
  463e5c:	ldr	w0, [sp, #28]
  463e60:	cmp	w0, #0x16
  463e64:	b.hi	463eb4 <ferror@plt+0x62134>  // b.pmore
  463e68:	ldr	w0, [sp, #28]
  463e6c:	cmp	w0, #0x3
  463e70:	b.eq	463e84 <ferror@plt+0x62104>  // b.none
  463e74:	ldr	w0, [sp, #28]
  463e78:	cmp	w0, #0x6
  463e7c:	b.eq	463e8c <ferror@plt+0x6210c>  // b.none
  463e80:	b	463eb4 <ferror@plt+0x62134>
  463e84:	bl	462994 <ferror@plt+0x60c14>
  463e88:	b	463eb8 <ferror@plt+0x62138>
  463e8c:	bl	4629d4 <ferror@plt+0x60c54>
  463e90:	b	463eb8 <ferror@plt+0x62138>
  463e94:	bl	462a14 <ferror@plt+0x60c94>
  463e98:	b	463eb8 <ferror@plt+0x62138>
  463e9c:	bl	462a54 <ferror@plt+0x60cd4>
  463ea0:	b	463eb8 <ferror@plt+0x62138>
  463ea4:	bl	462a94 <ferror@plt+0x60d14>
  463ea8:	b	463eb8 <ferror@plt+0x62138>
  463eac:	bl	463da0 <ferror@plt+0x62020>
  463eb0:	b	463eb8 <ferror@plt+0x62138>
  463eb4:	nop
  463eb8:	nop
  463ebc:	ldp	x29, x30, [sp], #32
  463ec0:	ret
  463ec4:	stp	x29, x30, [sp, #-32]!
  463ec8:	mov	x29, sp
  463ecc:	str	w0, [sp, #28]
  463ed0:	str	x1, [sp, #16]
  463ed4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  463ed8:	add	x0, x0, #0xe38
  463edc:	str	xzr, [x0]
  463ee0:	ldr	w0, [sp, #28]
  463ee4:	cmp	w0, #0x52
  463ee8:	b.eq	463fbc <ferror@plt+0x6223c>  // b.none
  463eec:	ldr	w0, [sp, #28]
  463ef0:	cmp	w0, #0x52
  463ef4:	b.hi	463fd4 <ferror@plt+0x62254>  // b.pmore
  463ef8:	ldr	w0, [sp, #28]
  463efc:	cmp	w0, #0x45
  463f00:	b.eq	463fc4 <ferror@plt+0x62244>  // b.none
  463f04:	ldr	w0, [sp, #28]
  463f08:	cmp	w0, #0x45
  463f0c:	b.hi	463fd4 <ferror@plt+0x62254>  // b.pmore
  463f10:	ldr	w0, [sp, #28]
  463f14:	cmp	w0, #0x42
  463f18:	b.eq	463fcc <ferror@plt+0x6224c>  // b.none
  463f1c:	ldr	w0, [sp, #28]
  463f20:	cmp	w0, #0x42
  463f24:	b.hi	463fd4 <ferror@plt+0x62254>  // b.pmore
  463f28:	ldr	w0, [sp, #28]
  463f2c:	cmp	w0, #0x8
  463f30:	b.eq	463f44 <ferror@plt+0x621c4>  // b.none
  463f34:	ldr	w0, [sp, #28]
  463f38:	cmp	w0, #0xb
  463f3c:	b.eq	463fb4 <ferror@plt+0x62234>  // b.none
  463f40:	b	463fd4 <ferror@plt+0x62254>
  463f44:	ldr	x0, [sp, #16]
  463f48:	cmp	x0, #0x90
  463f4c:	b.eq	463fa0 <ferror@plt+0x62220>  // b.none
  463f50:	ldr	x0, [sp, #16]
  463f54:	cmp	x0, #0x90
  463f58:	b.hi	463fa8 <ferror@plt+0x62228>  // b.pmore
  463f5c:	ldr	x0, [sp, #16]
  463f60:	cmp	x0, #0x88
  463f64:	b.eq	463fa0 <ferror@plt+0x62220>  // b.none
  463f68:	ldr	x0, [sp, #16]
  463f6c:	cmp	x0, #0x88
  463f70:	b.hi	463fa8 <ferror@plt+0x62228>  // b.pmore
  463f74:	ldr	x0, [sp, #16]
  463f78:	cmp	x0, #0x9
  463f7c:	b.hi	463f90 <ferror@plt+0x62210>  // b.pmore
  463f80:	ldr	x0, [sp, #16]
  463f84:	cmp	x0, #0x8
  463f88:	b.cs	463fa0 <ferror@plt+0x62220>  // b.hs, b.nlast
  463f8c:	b	463fa8 <ferror@plt+0x62228>
  463f90:	ldr	x0, [sp, #16]
  463f94:	sub	x0, x0, #0x10
  463f98:	cmp	x0, #0x1
  463f9c:	b.hi	463fa8 <ferror@plt+0x62228>  // b.pmore
  463fa0:	bl	462a14 <ferror@plt+0x60c94>
  463fa4:	b	463fb0 <ferror@plt+0x62230>
  463fa8:	bl	462994 <ferror@plt+0x60c14>
  463fac:	nop
  463fb0:	b	463fd8 <ferror@plt+0x62258>
  463fb4:	bl	4629d4 <ferror@plt+0x60c54>
  463fb8:	b	463fd8 <ferror@plt+0x62258>
  463fbc:	bl	462a54 <ferror@plt+0x60cd4>
  463fc0:	b	463fd8 <ferror@plt+0x62258>
  463fc4:	bl	462a94 <ferror@plt+0x60d14>
  463fc8:	b	463fd8 <ferror@plt+0x62258>
  463fcc:	bl	463da0 <ferror@plt+0x62020>
  463fd0:	b	463fd8 <ferror@plt+0x62258>
  463fd4:	nop
  463fd8:	nop
  463fdc:	ldp	x29, x30, [sp], #32
  463fe0:	ret
  463fe4:	sub	sp, sp, #0x10
  463fe8:	str	w0, [sp, #12]
  463fec:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  463ff0:	add	x0, x0, #0xe40
  463ff4:	ldr	x0, [x0]
  463ff8:	cmp	x0, #0x0
  463ffc:	b.eq	46405c <ferror@plt+0x622dc>  // b.none
  464000:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  464004:	add	x0, x0, #0xe48
  464008:	ldr	w0, [x0]
  46400c:	ldr	w1, [sp, #12]
  464010:	cmp	w1, w0
  464014:	b.cs	46405c <ferror@plt+0x622dc>  // b.hs, b.nlast
  464018:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46401c:	add	x0, x0, #0xe40
  464020:	ldr	x1, [x0]
  464024:	ldr	w0, [sp, #12]
  464028:	lsl	x0, x0, #3
  46402c:	add	x0, x1, x0
  464030:	ldr	x0, [x0]
  464034:	cmp	x0, #0x0
  464038:	b.eq	46405c <ferror@plt+0x622dc>  // b.none
  46403c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  464040:	add	x0, x0, #0xe40
  464044:	ldr	x1, [x0]
  464048:	ldr	w0, [sp, #12]
  46404c:	lsl	x0, x0, #3
  464050:	add	x0, x1, x0
  464054:	ldr	x0, [x0]
  464058:	b	464060 <ferror@plt+0x622e0>
  46405c:	mov	x0, #0x0                   	// #0
  464060:	add	sp, sp, #0x10
  464064:	ret
  464068:	stp	x29, x30, [sp, #-48]!
  46406c:	mov	x29, sp
  464070:	str	w0, [sp, #28]
  464074:	str	w1, [sp, #24]
  464078:	str	xzr, [sp, #40]
  46407c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  464080:	add	x0, x0, #0xe38
  464084:	ldr	x0, [x0]
  464088:	cmp	x0, #0x0
  46408c:	b.eq	4640a8 <ferror@plt+0x62328>  // b.none
  464090:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  464094:	add	x0, x0, #0xe38
  464098:	ldr	x1, [x0]
  46409c:	ldr	w0, [sp, #28]
  4640a0:	blr	x1
  4640a4:	str	x0, [sp, #40]
  4640a8:	ldr	x0, [sp, #40]
  4640ac:	cmp	x0, #0x0
  4640b0:	b.eq	4640ec <ferror@plt+0x6236c>  // b.none
  4640b4:	ldr	w0, [sp, #24]
  4640b8:	cmp	w0, #0x0
  4640bc:	b.eq	4640c8 <ferror@plt+0x62348>  // b.none
  4640c0:	ldr	x0, [sp, #40]
  4640c4:	b	464110 <ferror@plt+0x62390>
  4640c8:	ldr	x4, [sp, #40]
  4640cc:	ldr	w3, [sp, #28]
  4640d0:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4640d4:	add	x2, x0, #0x528
  4640d8:	mov	x1, #0x40                  	// #64
  4640dc:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  4640e0:	add	x0, x0, #0x468
  4640e4:	bl	401a20 <snprintf@plt>
  4640e8:	b	464108 <ferror@plt+0x62388>
  4640ec:	ldr	w3, [sp, #28]
  4640f0:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4640f4:	add	x2, x0, #0x538
  4640f8:	mov	x1, #0x40                  	// #64
  4640fc:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  464100:	add	x0, x0, #0x468
  464104:	bl	401a20 <snprintf@plt>
  464108:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  46410c:	add	x0, x0, #0x468
  464110:	ldp	x29, x30, [sp], #48
  464114:	ret
  464118:	stp	x29, x30, [sp, #-160]!
  46411c:	mov	x29, sp
  464120:	str	x0, [sp, #40]
  464124:	str	x1, [sp, #32]
  464128:	str	x2, [sp, #24]
  46412c:	ldr	x0, [sp, #24]
  464130:	ldr	w1, [x0]
  464134:	ldr	x0, [sp, #40]
  464138:	ldr	w0, [x0, #16]
  46413c:	cmp	w1, w0
  464140:	b.eq	464154 <ferror@plt+0x623d4>  // b.none
  464144:	ldr	x0, [sp, #40]
  464148:	ldr	w1, [x0, #16]
  46414c:	ldr	x0, [sp, #24]
  464150:	str	w1, [x0]
  464154:	ldr	x0, [sp, #32]
  464158:	ldr	w0, [x0]
  46415c:	cmp	w0, #0x0
  464160:	b.eq	464228 <ferror@plt+0x624a8>  // b.none
  464164:	ldr	x0, [sp, #32]
  464168:	str	wzr, [x0]
  46416c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  464170:	add	x0, x0, #0x54c
  464174:	ldr	w0, [x0]
  464178:	lsl	w1, w0, #1
  46417c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  464180:	add	x0, x0, #0x6d8
  464184:	ldr	x0, [x0]
  464188:	mov	x2, x0
  46418c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  464190:	add	x0, x0, #0x540
  464194:	bl	401cf0 <printf@plt>
  464198:	str	wzr, [sp, #156]
  46419c:	b	46420c <ferror@plt+0x6248c>
  4641a0:	ldr	x0, [sp, #40]
  4641a4:	ldr	x1, [x0, #24]
  4641a8:	ldr	w0, [sp, #156]
  4641ac:	lsl	x0, x0, #1
  4641b0:	add	x0, x1, x0
  4641b4:	ldrsh	w0, [x0]
  4641b8:	cmn	w0, #0x1
  4641bc:	b.eq	464200 <ferror@plt+0x62480>  // b.none
  4641c0:	ldr	x0, [sp, #40]
  4641c4:	ldr	w0, [x0, #88]
  4641c8:	ldr	w1, [sp, #156]
  4641cc:	cmp	w1, w0
  4641d0:	b.ne	4641e4 <ferror@plt+0x62464>  // b.any
  4641d4:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4641d8:	add	x0, x0, #0x550
  4641dc:	bl	401cf0 <printf@plt>
  4641e0:	b	464200 <ferror@plt+0x62480>
  4641e4:	mov	w1, #0x1                   	// #1
  4641e8:	ldr	w0, [sp, #156]
  4641ec:	bl	464068 <ferror@plt+0x622e8>
  4641f0:	mov	x1, x0
  4641f4:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4641f8:	add	x0, x0, #0x558
  4641fc:	bl	401cf0 <printf@plt>
  464200:	ldr	w0, [sp, #156]
  464204:	add	w0, w0, #0x1
  464208:	str	w0, [sp, #156]
  46420c:	ldr	x0, [sp, #24]
  464210:	ldr	w0, [x0]
  464214:	ldr	w1, [sp, #156]
  464218:	cmp	w1, w0
  46421c:	b.cc	4641a0 <ferror@plt+0x62420>  // b.lo, b.ul, b.last
  464220:	mov	w0, #0xa                   	// #10
  464224:	bl	401d20 <putchar@plt>
  464228:	ldr	x0, [sp, #40]
  46422c:	ldr	x2, [x0, #56]
  464230:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  464234:	add	x0, x0, #0x54c
  464238:	ldr	w0, [x0]
  46423c:	mov	w1, w0
  464240:	mov	x0, x2
  464244:	bl	4499ac <ferror@plt+0x47c2c>
  464248:	ldr	x0, [sp, #40]
  46424c:	ldrb	w0, [x0, #93]
  464250:	cmp	w0, #0x0
  464254:	b.eq	46426c <ferror@plt+0x624ec>  // b.none
  464258:	add	x0, sp, #0x38
  46425c:	mov	w1, #0x7865                	// #30821
  464260:	movk	w1, #0x70, lsl #16
  464264:	str	w1, [x0]
  464268:	b	4642a4 <ferror@plt+0x62524>
  46426c:	ldr	x0, [sp, #40]
  464270:	ldr	w0, [x0, #72]
  464274:	mov	w1, #0x1                   	// #1
  464278:	bl	464068 <ferror@plt+0x622e8>
  46427c:	mov	x1, x0
  464280:	ldr	x0, [sp, #40]
  464284:	ldr	x0, [x0, #80]
  464288:	add	x4, sp, #0x38
  46428c:	mov	w3, w0
  464290:	mov	x2, x1
  464294:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  464298:	add	x1, x0, #0x560
  46429c:	mov	x0, x4
  4642a0:	bl	4019c0 <sprintf@plt>
  4642a4:	add	x0, sp, #0x38
  4642a8:	mov	x1, x0
  4642ac:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4642b0:	add	x0, x0, #0x568
  4642b4:	bl	401cf0 <printf@plt>
  4642b8:	str	wzr, [sp, #156]
  4642bc:	b	46448c <ferror@plt+0x6270c>
  4642c0:	ldr	x0, [sp, #40]
  4642c4:	ldr	x1, [x0, #24]
  4642c8:	ldr	w0, [sp, #156]
  4642cc:	lsl	x0, x0, #1
  4642d0:	add	x0, x1, x0
  4642d4:	ldrsh	w0, [x0]
  4642d8:	cmn	w0, #0x1
  4642dc:	b.eq	464480 <ferror@plt+0x62700>  // b.none
  4642e0:	ldr	x0, [sp, #40]
  4642e4:	ldr	x1, [x0, #24]
  4642e8:	ldr	w0, [sp, #156]
  4642ec:	lsl	x0, x0, #1
  4642f0:	add	x0, x1, x0
  4642f4:	ldrsh	w0, [x0]
  4642f8:	cmp	w0, #0x80
  4642fc:	b.eq	46437c <ferror@plt+0x625fc>  // b.none
  464300:	cmp	w0, #0x80
  464304:	b.gt	464458 <ferror@plt+0x626d8>
  464308:	cmp	w0, #0x16
  46430c:	b.eq	464434 <ferror@plt+0x626b4>  // b.none
  464310:	cmp	w0, #0x16
  464314:	b.gt	464458 <ferror@plt+0x626d8>
  464318:	cmp	w0, #0x14
  46431c:	b.eq	4643b0 <ferror@plt+0x62630>  // b.none
  464320:	cmp	w0, #0x14
  464324:	b.gt	464458 <ferror@plt+0x626d8>
  464328:	cmp	w0, #0x10
  46432c:	b.eq	464420 <ferror@plt+0x626a0>  // b.none
  464330:	cmp	w0, #0x10
  464334:	b.gt	464458 <ferror@plt+0x626d8>
  464338:	cmp	w0, #0x9
  46433c:	b.eq	4643e4 <ferror@plt+0x62664>  // b.none
  464340:	cmp	w0, #0x9
  464344:	b.gt	464458 <ferror@plt+0x626d8>
  464348:	cmp	w0, #0x7
  46434c:	b.eq	46435c <ferror@plt+0x625dc>  // b.none
  464350:	cmp	w0, #0x8
  464354:	b.eq	46436c <ferror@plt+0x625ec>  // b.none
  464358:	b	464458 <ferror@plt+0x626d8>
  46435c:	add	x0, sp, #0x38
  464360:	mov	w1, #0x75                  	// #117
  464364:	strh	w1, [x0]
  464368:	b	46446c <ferror@plt+0x626ec>
  46436c:	add	x0, sp, #0x38
  464370:	mov	w1, #0x73                  	// #115
  464374:	strh	w1, [x0]
  464378:	b	46446c <ferror@plt+0x626ec>
  46437c:	ldr	x0, [sp, #40]
  464380:	ldr	x1, [x0, #32]
  464384:	ldr	w0, [sp, #156]
  464388:	lsl	x0, x0, #2
  46438c:	add	x0, x1, x0
  464390:	ldr	w0, [x0]
  464394:	add	x3, sp, #0x38
  464398:	mov	w2, w0
  46439c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4643a0:	add	x1, x0, #0x570
  4643a4:	mov	x0, x3
  4643a8:	bl	4019c0 <sprintf@plt>
  4643ac:	b	46446c <ferror@plt+0x626ec>
  4643b0:	ldr	x0, [sp, #40]
  4643b4:	ldr	x1, [x0, #32]
  4643b8:	ldr	w0, [sp, #156]
  4643bc:	lsl	x0, x0, #2
  4643c0:	add	x0, x1, x0
  4643c4:	ldr	w0, [x0]
  4643c8:	add	x3, sp, #0x38
  4643cc:	mov	w2, w0
  4643d0:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4643d4:	add	x1, x0, #0x578
  4643d8:	mov	x0, x3
  4643dc:	bl	4019c0 <sprintf@plt>
  4643e0:	b	46446c <ferror@plt+0x626ec>
  4643e4:	ldr	x0, [sp, #40]
  4643e8:	ldr	x1, [x0, #32]
  4643ec:	ldr	w0, [sp, #156]
  4643f0:	lsl	x0, x0, #2
  4643f4:	add	x0, x1, x0
  4643f8:	ldr	w0, [x0]
  4643fc:	mov	w1, #0x0                   	// #0
  464400:	bl	464068 <ferror@plt+0x622e8>
  464404:	add	x3, sp, #0x38
  464408:	mov	x2, x0
  46440c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  464410:	add	x1, x0, #0x1c8
  464414:	mov	x0, x3
  464418:	bl	4019c0 <sprintf@plt>
  46441c:	b	46446c <ferror@plt+0x626ec>
  464420:	add	x0, sp, #0x38
  464424:	mov	w1, #0x7865                	// #30821
  464428:	movk	w1, #0x70, lsl #16
  46442c:	str	w1, [x0]
  464430:	b	46446c <ferror@plt+0x626ec>
  464434:	add	x2, sp, #0x38
  464438:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  46443c:	add	x1, x0, #0x580
  464440:	mov	x0, x2
  464444:	ldr	w2, [x1]
  464448:	str	w2, [x0]
  46444c:	ldrb	w1, [x1, #4]
  464450:	strb	w1, [x0, #4]
  464454:	b	46446c <ferror@plt+0x626ec>
  464458:	add	x0, sp, #0x38
  46445c:	mov	w1, #0x2f6e                	// #12142
  464460:	movk	w1, #0x61, lsl #16
  464464:	str	w1, [x0]
  464468:	nop
  46446c:	add	x0, sp, #0x38
  464470:	mov	x1, x0
  464474:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  464478:	add	x0, x0, #0x558
  46447c:	bl	401cf0 <printf@plt>
  464480:	ldr	w0, [sp, #156]
  464484:	add	w0, w0, #0x1
  464488:	str	w0, [sp, #156]
  46448c:	ldr	x0, [sp, #40]
  464490:	ldr	w0, [x0, #16]
  464494:	ldr	w1, [sp, #156]
  464498:	cmp	w1, w0
  46449c:	b.cc	4642c0 <ferror@plt+0x62540>  // b.lo, b.ul, b.last
  4644a0:	mov	w0, #0xa                   	// #10
  4644a4:	bl	401d20 <putchar@plt>
  4644a8:	nop
  4644ac:	ldp	x29, x30, [sp], #160
  4644b0:	ret
  4644b4:	stp	x29, x30, [sp, #-224]!
  4644b8:	mov	x29, sp
  4644bc:	str	x19, [sp, #16]
  4644c0:	str	x0, [sp, #72]
  4644c4:	str	x1, [sp, #64]
  4644c8:	str	x2, [sp, #56]
  4644cc:	str	x3, [sp, #48]
  4644d0:	str	x4, [sp, #40]
  4644d4:	str	x5, [sp, #32]
  4644d8:	str	xzr, [sp, #216]
  4644dc:	str	xzr, [sp, #208]
  4644e0:	ldr	x0, [sp, #56]
  4644e4:	str	xzr, [x0]
  4644e8:	ldr	x1, [sp, #72]
  4644ec:	ldr	x0, [sp, #64]
  4644f0:	cmp	x1, x0
  4644f4:	b.cc	464500 <ferror@plt+0x62780>  // b.lo, b.ul, b.last
  4644f8:	ldr	x0, [sp, #64]
  4644fc:	b	464d50 <ferror@plt+0x62fd0>
  464500:	mov	x0, #0x60                  	// #96
  464504:	bl	474714 <warn@@Base+0x5740>
  464508:	str	x0, [sp, #168]
  46450c:	mov	x2, #0x60                  	// #96
  464510:	mov	w1, #0x0                   	// #0
  464514:	ldr	x0, [sp, #168]
  464518:	bl	401ad0 <memset@plt>
  46451c:	mov	x0, #0x2                   	// #2
  464520:	bl	474714 <warn@@Base+0x5740>
  464524:	mov	x1, x0
  464528:	ldr	x0, [sp, #168]
  46452c:	str	x1, [x0, #24]
  464530:	mov	x0, #0x4                   	// #4
  464534:	bl	474714 <warn@@Base+0x5740>
  464538:	mov	x1, x0
  46453c:	ldr	x0, [sp, #168]
  464540:	str	x1, [x0, #32]
  464544:	ldr	x0, [sp, #72]
  464548:	add	x1, x0, #0x1
  46454c:	str	x1, [sp, #72]
  464550:	ldrb	w0, [x0]
  464554:	str	w0, [sp, #164]
  464558:	ldr	x0, [sp, #168]
  46455c:	ldr	x1, [sp, #72]
  464560:	str	x1, [x0, #40]
  464564:	b	464580 <ferror@plt+0x62800>
  464568:	ldr	x0, [sp, #72]
  46456c:	add	x1, x0, #0x1
  464570:	str	x1, [sp, #72]
  464574:	ldrb	w0, [x0]
  464578:	cmp	w0, #0x0
  46457c:	b.eq	464594 <ferror@plt+0x62814>  // b.none
  464580:	ldr	x1, [sp, #72]
  464584:	ldr	x0, [sp, #64]
  464588:	cmp	x1, x0
  46458c:	b.cc	464568 <ferror@plt+0x627e8>  // b.lo, b.ul, b.last
  464590:	b	464598 <ferror@plt+0x62818>
  464594:	nop
  464598:	ldr	x1, [sp, #72]
  46459c:	ldr	x0, [sp, #64]
  4645a0:	cmp	x1, x0
  4645a4:	b.ne	4645bc <ferror@plt+0x6283c>  // b.any
  4645a8:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4645ac:	add	x0, x0, #0x588
  4645b0:	bl	401d40 <gettext@plt>
  4645b4:	bl	46efd4 <warn@@Base>
  4645b8:	b	464d2c <ferror@plt+0x62fac>
  4645bc:	ldr	x0, [sp, #168]
  4645c0:	ldr	x2, [x0, #40]
  4645c4:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4645c8:	add	x1, x0, #0x5b0
  4645cc:	mov	x0, x2
  4645d0:	bl	401bf0 <strcmp@plt>
  4645d4:	cmp	w0, #0x0
  4645d8:	b.ne	4645f8 <ferror@plt+0x62878>  // b.any
  4645dc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4645e0:	add	x0, x0, #0x54c
  4645e4:	ldr	w0, [x0]
  4645e8:	mov	w0, w0
  4645ec:	ldr	x1, [sp, #72]
  4645f0:	add	x0, x1, x0
  4645f4:	str	x0, [sp, #72]
  4645f8:	ldr	w0, [sp, #164]
  4645fc:	cmp	w0, #0x3
  464600:	b.le	464878 <ferror@plt+0x62af8>
  464604:	mov	w0, #0x1                   	// #1
  464608:	str	w0, [sp, #204]
  46460c:	ldr	w0, [sp, #204]
  464610:	cmp	w0, #0x1
  464614:	b.ls	464648 <ferror@plt+0x628c8>  // b.plast
  464618:	ldr	w0, [sp, #204]
  46461c:	mov	x2, x0
  464620:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  464624:	add	x1, x0, #0xc78
  464628:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46462c:	add	x0, x0, #0xcc8
  464630:	bl	401920 <ngettext@plt>
  464634:	mov	w2, #0x1                   	// #1
  464638:	ldr	w1, [sp, #204]
  46463c:	bl	46eed4 <error@@Base>
  464640:	mov	w0, #0x1                   	// #1
  464644:	str	w0, [sp, #204]
  464648:	ldr	w0, [sp, #204]
  46464c:	ldr	x1, [sp, #72]
  464650:	add	x0, x1, x0
  464654:	ldr	x1, [sp, #64]
  464658:	cmp	x1, x0
  46465c:	b.hi	464688 <ferror@plt+0x62908>  // b.pmore
  464660:	ldr	x1, [sp, #72]
  464664:	ldr	x0, [sp, #64]
  464668:	cmp	x1, x0
  46466c:	b.cs	464684 <ferror@plt+0x62904>  // b.hs, b.nlast
  464670:	ldr	x1, [sp, #64]
  464674:	ldr	x0, [sp, #72]
  464678:	sub	x0, x1, x0
  46467c:	str	w0, [sp, #204]
  464680:	b	464688 <ferror@plt+0x62908>
  464684:	str	wzr, [sp, #204]
  464688:	ldr	w0, [sp, #204]
  46468c:	cmp	w0, #0x0
  464690:	b.eq	4646a0 <ferror@plt+0x62920>  // b.none
  464694:	ldr	w0, [sp, #204]
  464698:	cmp	w0, #0x8
  46469c:	b.ls	4646ac <ferror@plt+0x6292c>  // b.plast
  4646a0:	ldr	x0, [sp, #168]
  4646a4:	strb	wzr, [x0, #94]
  4646a8:	b	4646d4 <ferror@plt+0x62954>
  4646ac:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4646b0:	add	x0, x0, #0x580
  4646b4:	ldr	x2, [x0]
  4646b8:	ldr	w0, [sp, #204]
  4646bc:	mov	w1, w0
  4646c0:	ldr	x0, [sp, #72]
  4646c4:	blr	x2
  4646c8:	and	w1, w0, #0xff
  4646cc:	ldr	x0, [sp, #168]
  4646d0:	strb	w1, [x0, #94]
  4646d4:	ldr	x0, [sp, #72]
  4646d8:	add	x0, x0, #0x1
  4646dc:	str	x0, [sp, #72]
  4646e0:	ldr	x0, [sp, #168]
  4646e4:	ldrb	w0, [x0, #94]
  4646e8:	cmp	w0, #0x0
  4646ec:	b.eq	464700 <ferror@plt+0x62980>  // b.none
  4646f0:	ldr	x0, [sp, #168]
  4646f4:	ldrb	w0, [x0, #94]
  4646f8:	cmp	w0, #0x8
  4646fc:	b.ls	464728 <ferror@plt+0x629a8>  // b.plast
  464700:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  464704:	add	x0, x0, #0x5b8
  464708:	bl	401d40 <gettext@plt>
  46470c:	mov	x2, x0
  464710:	ldr	x0, [sp, #168]
  464714:	ldrb	w0, [x0, #94]
  464718:	mov	w1, w0
  46471c:	mov	x0, x2
  464720:	bl	46efd4 <warn@@Base>
  464724:	b	464d2c <ferror@plt+0x62fac>
  464728:	mov	w0, #0x1                   	// #1
  46472c:	str	w0, [sp, #200]
  464730:	ldr	w0, [sp, #200]
  464734:	cmp	w0, #0x1
  464738:	b.ls	46476c <ferror@plt+0x629ec>  // b.plast
  46473c:	ldr	w0, [sp, #200]
  464740:	mov	x2, x0
  464744:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  464748:	add	x1, x0, #0xc78
  46474c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  464750:	add	x0, x0, #0xcc8
  464754:	bl	401920 <ngettext@plt>
  464758:	mov	w2, #0x1                   	// #1
  46475c:	ldr	w1, [sp, #200]
  464760:	bl	46eed4 <error@@Base>
  464764:	mov	w0, #0x1                   	// #1
  464768:	str	w0, [sp, #200]
  46476c:	ldr	w0, [sp, #200]
  464770:	ldr	x1, [sp, #72]
  464774:	add	x0, x1, x0
  464778:	ldr	x1, [sp, #64]
  46477c:	cmp	x1, x0
  464780:	b.hi	4647ac <ferror@plt+0x62a2c>  // b.pmore
  464784:	ldr	x1, [sp, #72]
  464788:	ldr	x0, [sp, #64]
  46478c:	cmp	x1, x0
  464790:	b.cs	4647a8 <ferror@plt+0x62a28>  // b.hs, b.nlast
  464794:	ldr	x1, [sp, #64]
  464798:	ldr	x0, [sp, #72]
  46479c:	sub	x0, x1, x0
  4647a0:	str	w0, [sp, #200]
  4647a4:	b	4647ac <ferror@plt+0x62a2c>
  4647a8:	str	wzr, [sp, #200]
  4647ac:	ldr	w0, [sp, #200]
  4647b0:	cmp	w0, #0x0
  4647b4:	b.eq	4647c4 <ferror@plt+0x62a44>  // b.none
  4647b8:	ldr	w0, [sp, #200]
  4647bc:	cmp	w0, #0x8
  4647c0:	b.ls	4647d0 <ferror@plt+0x62a50>  // b.plast
  4647c4:	ldr	x0, [sp, #168]
  4647c8:	strb	wzr, [x0, #95]
  4647cc:	b	4647f8 <ferror@plt+0x62a78>
  4647d0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4647d4:	add	x0, x0, #0x580
  4647d8:	ldr	x2, [x0]
  4647dc:	ldr	w0, [sp, #200]
  4647e0:	mov	w1, w0
  4647e4:	ldr	x0, [sp, #72]
  4647e8:	blr	x2
  4647ec:	and	w1, w0, #0xff
  4647f0:	ldr	x0, [sp, #168]
  4647f4:	strb	w1, [x0, #95]
  4647f8:	ldr	x0, [sp, #72]
  4647fc:	add	x0, x0, #0x1
  464800:	str	x0, [sp, #72]
  464804:	ldr	x0, [sp, #168]
  464808:	ldrb	w0, [x0, #95]
  46480c:	cmp	w0, #0x8
  464810:	b.hi	464834 <ferror@plt+0x62ab4>  // b.pmore
  464814:	ldr	x0, [sp, #168]
  464818:	ldrb	w0, [x0, #95]
  46481c:	mov	w1, w0
  464820:	ldr	x0, [sp, #168]
  464824:	ldrb	w0, [x0, #94]
  464828:	add	w0, w1, w0
  46482c:	cmp	w0, #0x8
  464830:	b.le	46485c <ferror@plt+0x62adc>
  464834:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  464838:	add	x0, x0, #0x5e0
  46483c:	bl	401d40 <gettext@plt>
  464840:	mov	x2, x0
  464844:	ldr	x0, [sp, #168]
  464848:	ldrb	w0, [x0, #95]
  46484c:	mov	w1, w0
  464850:	mov	x0, x2
  464854:	bl	46efd4 <warn@@Base>
  464858:	b	464d2c <ferror@plt+0x62fac>
  46485c:	ldr	x0, [sp, #168]
  464860:	ldrb	w0, [x0, #94]
  464864:	mov	w1, w0
  464868:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46486c:	add	x0, x0, #0x54c
  464870:	str	w1, [x0]
  464874:	b	464898 <ferror@plt+0x62b18>
  464878:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46487c:	add	x0, x0, #0x54c
  464880:	ldr	w0, [x0]
  464884:	and	w1, w0, #0xff
  464888:	ldr	x0, [sp, #168]
  46488c:	strb	w1, [x0, #94]
  464890:	ldr	x0, [sp, #168]
  464894:	strb	wzr, [x0, #95]
  464898:	add	x1, sp, #0x70
  46489c:	add	x0, sp, #0x74
  4648a0:	mov	x4, x1
  4648a4:	mov	x3, x0
  4648a8:	mov	w2, #0x0                   	// #0
  4648ac:	ldr	x1, [sp, #64]
  4648b0:	ldr	x0, [sp, #72]
  4648b4:	bl	449b20 <ferror@plt+0x47da0>
  4648b8:	str	x0, [sp, #152]
  4648bc:	ldr	w0, [sp, #116]
  4648c0:	mov	w0, w0
  4648c4:	ldr	x1, [sp, #72]
  4648c8:	add	x0, x1, x0
  4648cc:	str	x0, [sp, #72]
  4648d0:	ldr	x0, [sp, #152]
  4648d4:	mov	w1, w0
  4648d8:	ldr	x0, [sp, #168]
  4648dc:	str	w1, [x0, #48]
  4648e0:	ldr	x0, [sp, #168]
  4648e4:	ldr	w0, [x0, #48]
  4648e8:	mov	w0, w0
  4648ec:	ldr	x1, [sp, #152]
  4648f0:	cmp	x1, x0
  4648f4:	b.eq	464904 <ferror@plt+0x62b84>  // b.none
  4648f8:	ldr	w0, [sp, #112]
  4648fc:	orr	w0, w0, #0x2
  464900:	str	w0, [sp, #112]
  464904:	ldr	w0, [sp, #112]
  464908:	bl	449630 <ferror@plt+0x478b0>
  46490c:	add	x1, sp, #0x68
  464910:	add	x0, sp, #0x6c
  464914:	mov	x4, x1
  464918:	mov	x3, x0
  46491c:	mov	w2, #0x1                   	// #1
  464920:	ldr	x1, [sp, #64]
  464924:	ldr	x0, [sp, #72]
  464928:	bl	449b20 <ferror@plt+0x47da0>
  46492c:	str	x0, [sp, #144]
  464930:	ldr	w0, [sp, #108]
  464934:	mov	w0, w0
  464938:	ldr	x1, [sp, #72]
  46493c:	add	x0, x1, x0
  464940:	str	x0, [sp, #72]
  464944:	ldr	x0, [sp, #144]
  464948:	mov	w1, w0
  46494c:	ldr	x0, [sp, #168]
  464950:	str	w1, [x0, #52]
  464954:	ldr	x0, [sp, #168]
  464958:	ldr	w0, [x0, #52]
  46495c:	sxtw	x0, w0
  464960:	ldr	x1, [sp, #144]
  464964:	cmp	x1, x0
  464968:	b.eq	464978 <ferror@plt+0x62bf8>  // b.none
  46496c:	ldr	w0, [sp, #104]
  464970:	orr	w0, w0, #0x2
  464974:	str	w0, [sp, #104]
  464978:	ldr	w0, [sp, #104]
  46497c:	bl	449630 <ferror@plt+0x478b0>
  464980:	ldr	w0, [sp, #164]
  464984:	cmp	w0, #0x1
  464988:	b.ne	464a6c <ferror@plt+0x62cec>  // b.any
  46498c:	mov	w0, #0x1                   	// #1
  464990:	str	w0, [sp, #196]
  464994:	ldr	w0, [sp, #196]
  464998:	cmp	w0, #0x4
  46499c:	b.ls	4649d0 <ferror@plt+0x62c50>  // b.plast
  4649a0:	ldr	w0, [sp, #196]
  4649a4:	mov	x2, x0
  4649a8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4649ac:	add	x1, x0, #0xc78
  4649b0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4649b4:	add	x0, x0, #0xcc8
  4649b8:	bl	401920 <ngettext@plt>
  4649bc:	mov	w2, #0x4                   	// #4
  4649c0:	ldr	w1, [sp, #196]
  4649c4:	bl	46eed4 <error@@Base>
  4649c8:	mov	w0, #0x4                   	// #4
  4649cc:	str	w0, [sp, #196]
  4649d0:	ldr	w0, [sp, #196]
  4649d4:	ldr	x1, [sp, #72]
  4649d8:	add	x0, x1, x0
  4649dc:	ldr	x1, [sp, #64]
  4649e0:	cmp	x1, x0
  4649e4:	b.hi	464a10 <ferror@plt+0x62c90>  // b.pmore
  4649e8:	ldr	x1, [sp, #72]
  4649ec:	ldr	x0, [sp, #64]
  4649f0:	cmp	x1, x0
  4649f4:	b.cs	464a0c <ferror@plt+0x62c8c>  // b.hs, b.nlast
  4649f8:	ldr	x1, [sp, #64]
  4649fc:	ldr	x0, [sp, #72]
  464a00:	sub	x0, x1, x0
  464a04:	str	w0, [sp, #196]
  464a08:	b	464a10 <ferror@plt+0x62c90>
  464a0c:	str	wzr, [sp, #196]
  464a10:	ldr	w0, [sp, #196]
  464a14:	cmp	w0, #0x0
  464a18:	b.eq	464a28 <ferror@plt+0x62ca8>  // b.none
  464a1c:	ldr	w0, [sp, #196]
  464a20:	cmp	w0, #0x8
  464a24:	b.ls	464a34 <ferror@plt+0x62cb4>  // b.plast
  464a28:	ldr	x0, [sp, #168]
  464a2c:	str	wzr, [x0, #88]
  464a30:	b	464a5c <ferror@plt+0x62cdc>
  464a34:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  464a38:	add	x0, x0, #0x580
  464a3c:	ldr	x2, [x0]
  464a40:	ldr	w0, [sp, #196]
  464a44:	mov	w1, w0
  464a48:	ldr	x0, [sp, #72]
  464a4c:	blr	x2
  464a50:	mov	w1, w0
  464a54:	ldr	x0, [sp, #168]
  464a58:	str	w1, [x0, #88]
  464a5c:	ldr	x0, [sp, #72]
  464a60:	add	x0, x0, #0x1
  464a64:	str	x0, [sp, #72]
  464a68:	b	464ae0 <ferror@plt+0x62d60>
  464a6c:	add	x1, sp, #0x60
  464a70:	add	x0, sp, #0x64
  464a74:	mov	x4, x1
  464a78:	mov	x3, x0
  464a7c:	mov	w2, #0x0                   	// #0
  464a80:	ldr	x1, [sp, #64]
  464a84:	ldr	x0, [sp, #72]
  464a88:	bl	449b20 <ferror@plt+0x47da0>
  464a8c:	str	x0, [sp, #136]
  464a90:	ldr	w0, [sp, #100]
  464a94:	mov	w0, w0
  464a98:	ldr	x1, [sp, #72]
  464a9c:	add	x0, x1, x0
  464aa0:	str	x0, [sp, #72]
  464aa4:	ldr	x0, [sp, #136]
  464aa8:	mov	w1, w0
  464aac:	ldr	x0, [sp, #168]
  464ab0:	str	w1, [x0, #88]
  464ab4:	ldr	x0, [sp, #168]
  464ab8:	ldr	w0, [x0, #88]
  464abc:	mov	w0, w0
  464ac0:	ldr	x1, [sp, #136]
  464ac4:	cmp	x1, x0
  464ac8:	b.eq	464ad8 <ferror@plt+0x62d58>  // b.none
  464acc:	ldr	w0, [sp, #96]
  464ad0:	orr	w0, w0, #0x2
  464ad4:	str	w0, [sp, #96]
  464ad8:	ldr	w0, [sp, #96]
  464adc:	bl	449630 <ferror@plt+0x478b0>
  464ae0:	ldr	x0, [sp, #168]
  464ae4:	ldr	x0, [x0, #40]
  464ae8:	ldrb	w0, [x0]
  464aec:	cmp	w0, #0x7a
  464af0:	b.ne	464bd0 <ferror@plt+0x62e50>  // b.any
  464af4:	add	x1, sp, #0x58
  464af8:	add	x0, sp, #0x5c
  464afc:	mov	x4, x1
  464b00:	mov	x3, x0
  464b04:	mov	w2, #0x0                   	// #0
  464b08:	ldr	x1, [sp, #64]
  464b0c:	ldr	x0, [sp, #72]
  464b10:	bl	449b20 <ferror@plt+0x47da0>
  464b14:	str	x0, [sp, #128]
  464b18:	ldr	w0, [sp, #92]
  464b1c:	mov	w0, w0
  464b20:	ldr	x1, [sp, #72]
  464b24:	add	x0, x1, x0
  464b28:	str	x0, [sp, #72]
  464b2c:	ldr	x0, [sp, #128]
  464b30:	str	x0, [sp, #208]
  464b34:	ldr	x1, [sp, #208]
  464b38:	ldr	x0, [sp, #128]
  464b3c:	cmp	x1, x0
  464b40:	b.eq	464b50 <ferror@plt+0x62dd0>  // b.none
  464b44:	ldr	w0, [sp, #88]
  464b48:	orr	w0, w0, #0x2
  464b4c:	str	w0, [sp, #88]
  464b50:	ldr	w0, [sp, #88]
  464b54:	bl	449630 <ferror@plt+0x478b0>
  464b58:	ldr	x0, [sp, #72]
  464b5c:	str	x0, [sp, #216]
  464b60:	ldr	x1, [sp, #64]
  464b64:	ldr	x0, [sp, #72]
  464b68:	sub	x0, x1, x0
  464b6c:	mov	x1, x0
  464b70:	ldr	x0, [sp, #208]
  464b74:	cmp	x0, x1
  464b78:	b.ls	464bc0 <ferror@plt+0x62e40>  // b.plast
  464b7c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  464b80:	add	x0, x0, #0x608
  464b84:	bl	401d40 <gettext@plt>
  464b88:	mov	x19, x0
  464b8c:	ldr	x1, [sp, #208]
  464b90:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  464b94:	add	x0, x0, #0xd28
  464b98:	bl	449984 <ferror@plt+0x47c04>
  464b9c:	mov	x3, x0
  464ba0:	ldr	x1, [sp, #64]
  464ba4:	ldr	x0, [sp, #72]
  464ba8:	sub	x0, x1, x0
  464bac:	mov	x2, x0
  464bb0:	mov	x1, x3
  464bb4:	mov	x0, x19
  464bb8:	bl	46efd4 <warn@@Base>
  464bbc:	b	464d2c <ferror@plt+0x62fac>
  464bc0:	ldr	x1, [sp, #72]
  464bc4:	ldr	x0, [sp, #208]
  464bc8:	add	x0, x1, x0
  464bcc:	str	x0, [sp, #72]
  464bd0:	ldr	x0, [sp, #208]
  464bd4:	cmp	x0, #0x0
  464bd8:	b.eq	464cdc <ferror@plt+0x62f5c>  // b.none
  464bdc:	ldr	x0, [sp, #168]
  464be0:	ldr	x0, [x0, #40]
  464be4:	add	x0, x0, #0x1
  464be8:	str	x0, [sp, #184]
  464bec:	ldr	x0, [sp, #216]
  464bf0:	str	x0, [sp, #176]
  464bf4:	ldr	x1, [sp, #176]
  464bf8:	ldr	x0, [sp, #208]
  464bfc:	add	x0, x1, x0
  464c00:	str	x0, [sp, #120]
  464c04:	b	464cb4 <ferror@plt+0x62f34>
  464c08:	ldr	x0, [sp, #184]
  464c0c:	ldrb	w0, [x0]
  464c10:	cmp	w0, #0x4c
  464c14:	b.ne	464c28 <ferror@plt+0x62ea8>  // b.any
  464c18:	ldr	x0, [sp, #176]
  464c1c:	add	x0, x0, #0x1
  464c20:	str	x0, [sp, #176]
  464c24:	b	464ca8 <ferror@plt+0x62f28>
  464c28:	ldr	x0, [sp, #184]
  464c2c:	ldrb	w0, [x0]
  464c30:	cmp	w0, #0x50
  464c34:	b.ne	464c5c <ferror@plt+0x62edc>  // b.any
  464c38:	ldr	x0, [sp, #176]
  464c3c:	ldrb	w0, [x0]
  464c40:	bl	44968c <ferror@plt+0x4790c>
  464c44:	add	w0, w0, #0x1
  464c48:	mov	w0, w0
  464c4c:	ldr	x1, [sp, #176]
  464c50:	add	x0, x1, x0
  464c54:	str	x0, [sp, #176]
  464c58:	b	464ca8 <ferror@plt+0x62f28>
  464c5c:	ldr	x0, [sp, #184]
  464c60:	ldrb	w0, [x0]
  464c64:	cmp	w0, #0x52
  464c68:	b.ne	464c88 <ferror@plt+0x62f08>  // b.any
  464c6c:	ldr	x0, [sp, #176]
  464c70:	add	x1, x0, #0x1
  464c74:	str	x1, [sp, #176]
  464c78:	ldrb	w1, [x0]
  464c7c:	ldr	x0, [sp, #168]
  464c80:	strb	w1, [x0, #92]
  464c84:	b	464ca8 <ferror@plt+0x62f28>
  464c88:	ldr	x0, [sp, #184]
  464c8c:	ldrb	w0, [x0]
  464c90:	cmp	w0, #0x53
  464c94:	b.eq	464ca8 <ferror@plt+0x62f28>  // b.none
  464c98:	ldr	x0, [sp, #184]
  464c9c:	ldrb	w0, [x0]
  464ca0:	cmp	w0, #0x42
  464ca4:	b.ne	464cd8 <ferror@plt+0x62f58>  // b.any
  464ca8:	ldr	x0, [sp, #184]
  464cac:	add	x0, x0, #0x1
  464cb0:	str	x0, [sp, #184]
  464cb4:	ldr	x1, [sp, #184]
  464cb8:	ldr	x0, [sp, #64]
  464cbc:	cmp	x1, x0
  464cc0:	b.cs	464cdc <ferror@plt+0x62f5c>  // b.hs, b.nlast
  464cc4:	ldr	x1, [sp, #176]
  464cc8:	ldr	x0, [sp, #120]
  464ccc:	cmp	x1, x0
  464cd0:	b.cc	464c08 <ferror@plt+0x62e88>  // b.lo, b.ul, b.last
  464cd4:	b	464cdc <ferror@plt+0x62f5c>
  464cd8:	nop
  464cdc:	ldr	x0, [sp, #56]
  464ce0:	ldr	x1, [sp, #168]
  464ce4:	str	x1, [x0]
  464ce8:	ldr	x0, [sp, #48]
  464cec:	cmp	x0, #0x0
  464cf0:	b.eq	464d00 <ferror@plt+0x62f80>  // b.none
  464cf4:	ldr	x0, [sp, #48]
  464cf8:	ldr	w1, [sp, #164]
  464cfc:	str	w1, [x0]
  464d00:	ldr	x0, [sp, #40]
  464d04:	cmp	x0, #0x0
  464d08:	b.eq	464d24 <ferror@plt+0x62fa4>  // b.none
  464d0c:	ldr	x0, [sp, #40]
  464d10:	ldr	x1, [sp, #208]
  464d14:	str	x1, [x0]
  464d18:	ldr	x0, [sp, #32]
  464d1c:	ldr	x1, [sp, #216]
  464d20:	str	x1, [x0]
  464d24:	ldr	x0, [sp, #72]
  464d28:	b	464d50 <ferror@plt+0x62fd0>
  464d2c:	ldr	x0, [sp, #168]
  464d30:	ldr	x0, [x0, #32]
  464d34:	bl	401c10 <free@plt>
  464d38:	ldr	x0, [sp, #168]
  464d3c:	ldr	x0, [x0, #24]
  464d40:	bl	401c10 <free@plt>
  464d44:	ldr	x0, [sp, #168]
  464d48:	bl	401c10 <free@plt>
  464d4c:	ldr	x0, [sp, #64]
  464d50:	ldr	x19, [sp, #16]
  464d54:	ldp	x29, x30, [sp], #224
  464d58:	ret
  464d5c:	stp	x29, x30, [sp, #-48]!
  464d60:	mov	x29, sp
  464d64:	str	x0, [sp, #40]
  464d68:	str	x1, [sp, #32]
  464d6c:	str	x2, [sp, #24]
  464d70:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  464d74:	add	x0, x0, #0x548
  464d78:	ldr	w0, [x0]
  464d7c:	cmp	w0, #0x0
  464d80:	b.ne	464dac <ferror@plt+0x6302c>  // b.any
  464d84:	mov	x1, #0x50                  	// #80
  464d88:	ldr	x0, [sp, #40]
  464d8c:	sub	x1, x1, x0
  464d90:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  464d94:	movk	x0, #0xaaab
  464d98:	umulh	x0, x1, x0
  464d9c:	lsr	x0, x0, #1
  464da0:	ldr	x1, [sp, #24]
  464da4:	cmp	x1, x0
  464da8:	b.cs	464df4 <ferror@plt+0x63074>  // b.hs, b.nlast
  464dac:	str	xzr, [sp, #40]
  464db0:	b	464de0 <ferror@plt+0x63060>
  464db4:	ldr	x1, [sp, #32]
  464db8:	ldr	x0, [sp, #40]
  464dbc:	add	x0, x1, x0
  464dc0:	ldrb	w0, [x0]
  464dc4:	mov	w1, w0
  464dc8:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  464dcc:	add	x0, x0, #0x8
  464dd0:	bl	401cf0 <printf@plt>
  464dd4:	ldr	x0, [sp, #40]
  464dd8:	add	x0, x0, #0x1
  464ddc:	str	x0, [sp, #40]
  464de0:	ldr	x1, [sp, #40]
  464de4:	ldr	x0, [sp, #24]
  464de8:	cmp	x1, x0
  464dec:	b.cc	464db4 <ferror@plt+0x63034>  // b.lo, b.ul, b.last
  464df0:	b	464e84 <ferror@plt+0x63104>
  464df4:	str	xzr, [sp, #40]
  464df8:	b	464e70 <ferror@plt+0x630f0>
  464dfc:	ldr	x2, [sp, #40]
  464e00:	mov	x0, #0x4ec5                	// #20165
  464e04:	movk	x0, #0xc4ec, lsl #16
  464e08:	movk	x0, #0xec4e, lsl #32
  464e0c:	movk	x0, #0x4ec4, lsl #48
  464e10:	umulh	x0, x2, x0
  464e14:	lsr	x1, x0, #3
  464e18:	mov	x0, x1
  464e1c:	lsl	x0, x0, #1
  464e20:	add	x0, x0, x1
  464e24:	lsl	x0, x0, #2
  464e28:	add	x0, x0, x1
  464e2c:	lsl	x0, x0, #1
  464e30:	sub	x1, x2, x0
  464e34:	cmp	x1, #0x0
  464e38:	b.ne	464e44 <ferror@plt+0x630c4>  // b.any
  464e3c:	mov	w0, #0xa                   	// #10
  464e40:	bl	401d20 <putchar@plt>
  464e44:	ldr	x1, [sp, #32]
  464e48:	ldr	x0, [sp, #40]
  464e4c:	add	x0, x1, x0
  464e50:	ldrb	w0, [x0]
  464e54:	mov	w1, w0
  464e58:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  464e5c:	add	x0, x0, #0x8
  464e60:	bl	401cf0 <printf@plt>
  464e64:	ldr	x0, [sp, #40]
  464e68:	add	x0, x0, #0x1
  464e6c:	str	x0, [sp, #40]
  464e70:	ldr	x1, [sp, #40]
  464e74:	ldr	x0, [sp, #24]
  464e78:	cmp	x1, x0
  464e7c:	b.cc	464dfc <ferror@plt+0x6307c>  // b.lo, b.ul, b.last
  464e80:	nop
  464e84:	nop
  464e88:	ldp	x29, x30, [sp], #48
  464e8c:	ret
  464e90:	stp	x29, x30, [sp, #-48]!
  464e94:	mov	x29, sp
  464e98:	str	x0, [sp, #24]
  464e9c:	str	x1, [sp, #16]
  464ea0:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  464ea4:	add	x0, x0, #0x648
  464ea8:	bl	401d40 <gettext@plt>
  464eac:	bl	401cf0 <printf@plt>
  464eb0:	sxtw	x0, w0
  464eb4:	str	x0, [sp, #40]
  464eb8:	ldr	x2, [sp, #16]
  464ebc:	ldr	x1, [sp, #24]
  464ec0:	ldr	x0, [sp, #40]
  464ec4:	bl	464d5c <ferror@plt+0x62fdc>
  464ec8:	nop
  464ecc:	ldp	x29, x30, [sp], #48
  464ed0:	ret
  464ed4:	sub	sp, sp, #0x480
  464ed8:	stp	x29, x30, [sp]
  464edc:	mov	x29, sp
  464ee0:	stp	x19, x20, [sp, #16]
  464ee4:	str	x0, [sp, #40]
  464ee8:	str	x1, [sp, #32]
  464eec:	ldr	x0, [sp, #40]
  464ef0:	ldr	x0, [x0, #32]
  464ef4:	str	x0, [sp, #472]
  464ef8:	ldr	x1, [sp, #472]
  464efc:	ldr	x0, [sp, #40]
  464f00:	ldr	x0, [x0, #48]
  464f04:	add	x0, x1, x0
  464f08:	str	x0, [sp, #952]
  464f0c:	ldr	x0, [sp, #472]
  464f10:	str	x0, [sp, #944]
  464f14:	str	xzr, [sp, #1144]
  464f18:	str	xzr, [sp, #1136]
  464f1c:	str	xzr, [sp, #1128]
  464f20:	ldr	x0, [sp, #40]
  464f24:	ldr	x2, [x0, #16]
  464f28:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  464f2c:	add	x1, x0, #0x668
  464f30:	mov	x0, x2
  464f34:	bl	401bf0 <strcmp@plt>
  464f38:	cmp	w0, #0x0
  464f3c:	cset	w0, eq  // eq = none
  464f40:	and	w0, w0, #0xff
  464f44:	str	w0, [sp, #940]
  464f48:	str	wzr, [sp, #468]
  464f4c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  464f50:	add	x0, x0, #0x678
  464f54:	bl	401d40 <gettext@plt>
  464f58:	str	x0, [sp, #928]
  464f5c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  464f60:	add	x0, x0, #0x54c
  464f64:	ldr	w0, [x0]
  464f68:	str	w0, [sp, #924]
  464f6c:	mov	w1, #0x0                   	// #0
  464f70:	ldr	x0, [sp, #40]
  464f74:	bl	4525b8 <ferror@plt+0x50838>
  464f78:	b	469178 <ferror@plt+0x673f8>
  464f7c:	mov	w0, #0x1                   	// #1
  464f80:	str	w0, [sp, #452]
  464f84:	str	xzr, [sp, #440]
  464f88:	str	xzr, [sp, #432]
  464f8c:	ldr	w0, [sp, #924]
  464f90:	str	w0, [sp, #1092]
  464f94:	ldr	x0, [sp, #472]
  464f98:	str	x0, [sp, #912]
  464f9c:	mov	w0, #0x4                   	// #4
  464fa0:	str	w0, [sp, #1076]
  464fa4:	ldr	w0, [sp, #1076]
  464fa8:	cmp	w0, #0x8
  464fac:	b.ls	464fe0 <ferror@plt+0x63260>  // b.plast
  464fb0:	ldr	w0, [sp, #1076]
  464fb4:	mov	x2, x0
  464fb8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  464fbc:	add	x1, x0, #0xc78
  464fc0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  464fc4:	add	x0, x0, #0xcc8
  464fc8:	bl	401920 <ngettext@plt>
  464fcc:	mov	w2, #0x8                   	// #8
  464fd0:	ldr	w1, [sp, #1076]
  464fd4:	bl	46eed4 <error@@Base>
  464fd8:	mov	w0, #0x8                   	// #8
  464fdc:	str	w0, [sp, #1076]
  464fe0:	ldr	x1, [sp, #472]
  464fe4:	ldr	w0, [sp, #1076]
  464fe8:	add	x0, x1, x0
  464fec:	ldr	x1, [sp, #952]
  464ff0:	cmp	x1, x0
  464ff4:	b.hi	465020 <ferror@plt+0x632a0>  // b.pmore
  464ff8:	ldr	x0, [sp, #472]
  464ffc:	ldr	x1, [sp, #952]
  465000:	cmp	x1, x0
  465004:	b.ls	46501c <ferror@plt+0x6329c>  // b.plast
  465008:	ldr	x0, [sp, #472]
  46500c:	ldr	x1, [sp, #952]
  465010:	sub	x0, x1, x0
  465014:	str	w0, [sp, #1076]
  465018:	b	465020 <ferror@plt+0x632a0>
  46501c:	str	wzr, [sp, #1076]
  465020:	ldr	w0, [sp, #1076]
  465024:	cmp	w0, #0x0
  465028:	b.eq	465038 <ferror@plt+0x632b8>  // b.none
  46502c:	ldr	w0, [sp, #1076]
  465030:	cmp	w0, #0x8
  465034:	b.ls	465040 <ferror@plt+0x632c0>  // b.plast
  465038:	str	xzr, [sp, #1112]
  46503c:	b	46505c <ferror@plt+0x632dc>
  465040:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  465044:	add	x0, x0, #0x580
  465048:	ldr	x2, [x0]
  46504c:	ldr	x0, [sp, #472]
  465050:	ldr	w1, [sp, #1076]
  465054:	blr	x2
  465058:	str	x0, [sp, #1112]
  46505c:	ldr	x0, [sp, #472]
  465060:	add	x0, x0, #0x4
  465064:	str	x0, [sp, #472]
  465068:	ldr	x0, [sp, #1112]
  46506c:	cmp	x0, #0x0
  465070:	b.ne	4650c4 <ferror@plt+0x63344>  // b.any
  465074:	ldr	x1, [sp, #912]
  465078:	ldr	x0, [sp, #944]
  46507c:	sub	x0, x1, x0
  465080:	mov	x1, x0
  465084:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465088:	add	x0, x0, #0x688
  46508c:	bl	401cf0 <printf@plt>
  465090:	b	4650a0 <ferror@plt+0x63320>
  465094:	ldr	x0, [sp, #472]
  465098:	add	x0, x0, #0x1
  46509c:	str	x0, [sp, #472]
  4650a0:	ldr	x0, [sp, #472]
  4650a4:	ldr	x1, [sp, #952]
  4650a8:	cmp	x1, x0
  4650ac:	b.ls	469178 <ferror@plt+0x673f8>  // b.plast
  4650b0:	ldr	x0, [sp, #472]
  4650b4:	ldrb	w0, [x0]
  4650b8:	cmp	w0, #0x0
  4650bc:	b.eq	465094 <ferror@plt+0x63314>  // b.none
  4650c0:	b	469178 <ferror@plt+0x673f8>
  4650c4:	ldr	x1, [sp, #1112]
  4650c8:	mov	x0, #0xffffffff            	// #4294967295
  4650cc:	cmp	x1, x0
  4650d0:	b.ne	4651b4 <ferror@plt+0x63434>  // b.any
  4650d4:	mov	w0, #0x8                   	// #8
  4650d8:	str	w0, [sp, #1072]
  4650dc:	ldr	w0, [sp, #1072]
  4650e0:	cmp	w0, #0x8
  4650e4:	b.ls	465118 <ferror@plt+0x63398>  // b.plast
  4650e8:	ldr	w0, [sp, #1072]
  4650ec:	mov	x2, x0
  4650f0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4650f4:	add	x1, x0, #0xc78
  4650f8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4650fc:	add	x0, x0, #0xcc8
  465100:	bl	401920 <ngettext@plt>
  465104:	mov	w2, #0x8                   	// #8
  465108:	ldr	w1, [sp, #1072]
  46510c:	bl	46eed4 <error@@Base>
  465110:	mov	w0, #0x8                   	// #8
  465114:	str	w0, [sp, #1072]
  465118:	ldr	x1, [sp, #472]
  46511c:	ldr	w0, [sp, #1072]
  465120:	add	x0, x1, x0
  465124:	ldr	x1, [sp, #952]
  465128:	cmp	x1, x0
  46512c:	b.hi	465158 <ferror@plt+0x633d8>  // b.pmore
  465130:	ldr	x0, [sp, #472]
  465134:	ldr	x1, [sp, #952]
  465138:	cmp	x1, x0
  46513c:	b.ls	465154 <ferror@plt+0x633d4>  // b.plast
  465140:	ldr	x0, [sp, #472]
  465144:	ldr	x1, [sp, #952]
  465148:	sub	x0, x1, x0
  46514c:	str	w0, [sp, #1072]
  465150:	b	465158 <ferror@plt+0x633d8>
  465154:	str	wzr, [sp, #1072]
  465158:	ldr	w0, [sp, #1072]
  46515c:	cmp	w0, #0x0
  465160:	b.eq	465170 <ferror@plt+0x633f0>  // b.none
  465164:	ldr	w0, [sp, #1072]
  465168:	cmp	w0, #0x8
  46516c:	b.ls	465178 <ferror@plt+0x633f8>  // b.plast
  465170:	str	xzr, [sp, #1112]
  465174:	b	465194 <ferror@plt+0x63414>
  465178:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46517c:	add	x0, x0, #0x580
  465180:	ldr	x2, [x0]
  465184:	ldr	x0, [sp, #472]
  465188:	ldr	w1, [sp, #1072]
  46518c:	blr	x2
  465190:	str	x0, [sp, #1112]
  465194:	ldr	x0, [sp, #472]
  465198:	add	x0, x0, #0x8
  46519c:	str	x0, [sp, #472]
  4651a0:	mov	w0, #0x8                   	// #8
  4651a4:	str	w0, [sp, #1088]
  4651a8:	mov	w0, #0xc                   	// #12
  4651ac:	str	w0, [sp, #1084]
  4651b0:	b	4651c4 <ferror@plt+0x63444>
  4651b4:	mov	w0, #0x4                   	// #4
  4651b8:	str	w0, [sp, #1088]
  4651bc:	mov	w0, #0x4                   	// #4
  4651c0:	str	w0, [sp, #1084]
  4651c4:	ldr	w1, [sp, #1084]
  4651c8:	ldr	x0, [sp, #1112]
  4651cc:	add	x0, x1, x0
  4651d0:	ldr	x1, [sp, #912]
  4651d4:	add	x0, x1, x0
  4651d8:	str	x0, [sp, #1120]
  4651dc:	ldr	x1, [sp, #1120]
  4651e0:	ldr	x0, [sp, #952]
  4651e4:	cmp	x1, x0
  4651e8:	b.hi	4651fc <ferror@plt+0x6347c>  // b.pmore
  4651ec:	ldr	x0, [sp, #472]
  4651f0:	ldr	x1, [sp, #1120]
  4651f4:	cmp	x1, x0
  4651f8:	b.cs	465238 <ferror@plt+0x634b8>  // b.hs, b.nlast
  4651fc:	ldr	w2, [sp, #1088]
  465200:	ldr	x1, [sp, #1112]
  465204:	mov	x0, #0x0                   	// #0
  465208:	bl	449858 <ferror@plt+0x47ad8>
  46520c:	mov	x3, x0
  465210:	ldr	x1, [sp, #912]
  465214:	ldr	x0, [sp, #944]
  465218:	sub	x0, x1, x0
  46521c:	mov	x2, x0
  465220:	mov	x1, x3
  465224:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465228:	add	x0, x0, #0x6a8
  46522c:	bl	46efd4 <warn@@Base>
  465230:	ldr	x0, [sp, #952]
  465234:	str	x0, [sp, #1120]
  465238:	ldr	w0, [sp, #1088]
  46523c:	str	w0, [sp, #1068]
  465240:	ldr	w0, [sp, #1068]
  465244:	cmp	w0, #0x8
  465248:	b.ls	46527c <ferror@plt+0x634fc>  // b.plast
  46524c:	ldr	w0, [sp, #1068]
  465250:	mov	x2, x0
  465254:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  465258:	add	x1, x0, #0xc78
  46525c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  465260:	add	x0, x0, #0xcc8
  465264:	bl	401920 <ngettext@plt>
  465268:	mov	w2, #0x8                   	// #8
  46526c:	ldr	w1, [sp, #1068]
  465270:	bl	46eed4 <error@@Base>
  465274:	mov	w0, #0x8                   	// #8
  465278:	str	w0, [sp, #1068]
  46527c:	ldr	x1, [sp, #472]
  465280:	ldr	w0, [sp, #1068]
  465284:	add	x0, x1, x0
  465288:	ldr	x1, [sp, #952]
  46528c:	cmp	x1, x0
  465290:	b.hi	4652bc <ferror@plt+0x6353c>  // b.pmore
  465294:	ldr	x0, [sp, #472]
  465298:	ldr	x1, [sp, #952]
  46529c:	cmp	x1, x0
  4652a0:	b.ls	4652b8 <ferror@plt+0x63538>  // b.plast
  4652a4:	ldr	x0, [sp, #472]
  4652a8:	ldr	x1, [sp, #952]
  4652ac:	sub	x0, x1, x0
  4652b0:	str	w0, [sp, #1068]
  4652b4:	b	4652bc <ferror@plt+0x6353c>
  4652b8:	str	wzr, [sp, #1068]
  4652bc:	ldr	w0, [sp, #1068]
  4652c0:	cmp	w0, #0x0
  4652c4:	b.eq	4652d4 <ferror@plt+0x63554>  // b.none
  4652c8:	ldr	w0, [sp, #1068]
  4652cc:	cmp	w0, #0x8
  4652d0:	b.ls	4652dc <ferror@plt+0x6355c>  // b.plast
  4652d4:	str	xzr, [sp, #1104]
  4652d8:	b	4652f8 <ferror@plt+0x63578>
  4652dc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4652e0:	add	x0, x0, #0x580
  4652e4:	ldr	x2, [x0]
  4652e8:	ldr	x0, [sp, #472]
  4652ec:	ldr	w1, [sp, #1068]
  4652f0:	blr	x2
  4652f4:	str	x0, [sp, #1104]
  4652f8:	ldr	x1, [sp, #472]
  4652fc:	ldr	w0, [sp, #1088]
  465300:	add	x0, x1, x0
  465304:	str	x0, [sp, #472]
  465308:	ldr	w0, [sp, #940]
  46530c:	cmp	w0, #0x0
  465310:	b.eq	465328 <ferror@plt+0x635a8>  // b.none
  465314:	ldr	x0, [sp, #1104]
  465318:	cmp	x0, #0x0
  46531c:	cset	w0, eq  // eq = none
  465320:	and	w0, w0, #0xff
  465324:	b	465370 <ferror@plt+0x635f0>
  465328:	ldr	w0, [sp, #1088]
  46532c:	cmp	w0, #0x4
  465330:	b.ne	465344 <ferror@plt+0x635c4>  // b.any
  465334:	ldr	x1, [sp, #1104]
  465338:	mov	x0, #0xffffffff            	// #4294967295
  46533c:	cmp	x1, x0
  465340:	b.eq	46535c <ferror@plt+0x635dc>  // b.none
  465344:	ldr	w0, [sp, #1088]
  465348:	cmp	w0, #0x8
  46534c:	b.ne	465364 <ferror@plt+0x635e4>  // b.any
  465350:	ldr	x0, [sp, #1104]
  465354:	cmn	x0, #0x1
  465358:	b.ne	465364 <ferror@plt+0x635e4>  // b.any
  46535c:	mov	w0, #0x1                   	// #1
  465360:	b	465368 <ferror@plt+0x635e8>
  465364:	mov	w0, #0x0                   	// #0
  465368:	and	w0, w0, #0x1
  46536c:	and	w0, w0, #0xff
  465370:	cmp	w0, #0x0
  465374:	b.eq	4655b4 <ferror@plt+0x63834>  // b.none
  465378:	ldr	x0, [sp, #472]
  46537c:	add	x4, sp, #0x1b8
  465380:	add	x3, sp, #0x1b0
  465384:	add	x2, sp, #0x1ac
  465388:	add	x1, sp, #0x1c8
  46538c:	mov	x5, x4
  465390:	mov	x4, x3
  465394:	mov	x3, x2
  465398:	mov	x2, x1
  46539c:	ldr	x1, [sp, #952]
  4653a0:	bl	4644b4 <ferror@plt+0x62734>
  4653a4:	str	x0, [sp, #472]
  4653a8:	ldr	x0, [sp, #456]
  4653ac:	cmp	x0, #0x0
  4653b0:	b.eq	46918c <ferror@plt+0x6740c>  // b.none
  4653b4:	ldr	x0, [sp, #456]
  4653b8:	str	x0, [sp, #1096]
  4653bc:	ldr	x0, [sp, #1096]
  4653c0:	ldr	x1, [sp, #1144]
  4653c4:	str	x1, [x0]
  4653c8:	ldr	x0, [sp, #1096]
  4653cc:	str	x0, [sp, #1144]
  4653d0:	ldr	x0, [sp, #1096]
  4653d4:	ldr	x1, [sp, #912]
  4653d8:	str	x1, [x0, #8]
  4653dc:	ldr	w0, [sp, #468]
  4653e0:	cmp	w0, #0x0
  4653e4:	b.eq	4653f4 <ferror@plt+0x63674>  // b.none
  4653e8:	ldr	w0, [sp, #468]
  4653ec:	sub	w0, w0, #0x1
  4653f0:	b	4653f8 <ferror@plt+0x63678>
  4653f4:	mov	w0, #0x0                   	// #0
  4653f8:	str	w0, [sp, #1064]
  4653fc:	ldr	x0, [sp, #1096]
  465400:	ldr	w0, [x0, #88]
  465404:	ldr	w1, [sp, #1064]
  465408:	cmp	w1, w0
  46540c:	b.cs	46541c <ferror@plt+0x6369c>  // b.hs, b.nlast
  465410:	ldr	x0, [sp, #1096]
  465414:	ldr	w0, [x0, #88]
  465418:	str	w0, [sp, #1064]
  46541c:	ldr	w1, [sp, #1064]
  465420:	ldr	x0, [sp, #1096]
  465424:	bl	4627a4 <ferror@plt+0x60a24>
  465428:	cmp	w0, #0x0
  46542c:	b.lt	469194 <ferror@plt+0x67414>  // b.tstop
  465430:	ldr	x0, [sp, #1096]
  465434:	ldrb	w0, [x0, #92]
  465438:	cmp	w0, #0x0
  46543c:	b.eq	465450 <ferror@plt+0x636d0>  // b.none
  465440:	ldr	x0, [sp, #1096]
  465444:	ldrb	w0, [x0, #92]
  465448:	bl	44968c <ferror@plt+0x4790c>
  46544c:	str	w0, [sp, #1092]
  465450:	ldr	x1, [sp, #912]
  465454:	ldr	x0, [sp, #944]
  465458:	sub	x0, x1, x0
  46545c:	mov	x1, x0
  465460:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465464:	add	x0, x0, #0x6d0
  465468:	bl	401cf0 <printf@plt>
  46546c:	ldr	x0, [sp, #1096]
  465470:	ldrb	w0, [x0, #94]
  465474:	mov	w1, w0
  465478:	ldr	x0, [sp, #1112]
  46547c:	bl	4499ac <ferror@plt+0x47c2c>
  465480:	ldr	w1, [sp, #1088]
  465484:	ldr	x0, [sp, #1104]
  465488:	bl	4499ac <ferror@plt+0x47c2c>
  46548c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  465490:	add	x0, x0, #0x568
  465494:	ldr	w0, [x0]
  465498:	cmp	w0, #0x0
  46549c:	b.eq	4654d4 <ferror@plt+0x63754>  // b.none
  4654a0:	ldr	x0, [sp, #1096]
  4654a4:	ldr	x1, [x0, #40]
  4654a8:	ldr	x0, [sp, #1096]
  4654ac:	ldr	w2, [x0, #48]
  4654b0:	ldr	x0, [sp, #1096]
  4654b4:	ldr	w3, [x0, #52]
  4654b8:	ldr	x0, [sp, #1096]
  4654bc:	ldr	w0, [x0, #88]
  4654c0:	mov	w4, w0
  4654c4:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4654c8:	add	x0, x0, #0x6d8
  4654cc:	bl	401cf0 <printf@plt>
  4654d0:	b	4661d4 <ferror@plt+0x64454>
  4654d4:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4654d8:	add	x0, x0, #0x6f8
  4654dc:	bl	401bb0 <puts@plt>
  4654e0:	ldr	w0, [sp, #428]
  4654e4:	mov	w1, w0
  4654e8:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4654ec:	add	x0, x0, #0x700
  4654f0:	bl	401cf0 <printf@plt>
  4654f4:	ldr	x0, [sp, #1096]
  4654f8:	ldr	x0, [x0, #40]
  4654fc:	mov	x1, x0
  465500:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465504:	add	x0, x0, #0x720
  465508:	bl	401cf0 <printf@plt>
  46550c:	ldr	w0, [sp, #428]
  465510:	cmp	w0, #0x3
  465514:	b.le	465548 <ferror@plt+0x637c8>
  465518:	ldr	x0, [sp, #1096]
  46551c:	ldrb	w0, [x0, #94]
  465520:	mov	w1, w0
  465524:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465528:	add	x0, x0, #0x740
  46552c:	bl	401cf0 <printf@plt>
  465530:	ldr	x0, [sp, #1096]
  465534:	ldrb	w0, [x0, #95]
  465538:	mov	w1, w0
  46553c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465540:	add	x0, x0, #0x760
  465544:	bl	401cf0 <printf@plt>
  465548:	ldr	x0, [sp, #1096]
  46554c:	ldr	w0, [x0, #48]
  465550:	mov	w1, w0
  465554:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465558:	add	x0, x0, #0x780
  46555c:	bl	401cf0 <printf@plt>
  465560:	ldr	x0, [sp, #1096]
  465564:	ldr	w0, [x0, #52]
  465568:	mov	w1, w0
  46556c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465570:	add	x0, x0, #0x7a0
  465574:	bl	401cf0 <printf@plt>
  465578:	ldr	x0, [sp, #1096]
  46557c:	ldr	w0, [x0, #88]
  465580:	mov	w1, w0
  465584:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465588:	add	x0, x0, #0x7c0
  46558c:	bl	401cf0 <printf@plt>
  465590:	ldr	x0, [sp, #432]
  465594:	cmp	x0, #0x0
  465598:	b.eq	4655a8 <ferror@plt+0x63828>  // b.none
  46559c:	ldr	x0, [sp, #440]
  4655a0:	ldr	x1, [sp, #432]
  4655a4:	bl	464e90 <ferror@plt+0x63110>
  4655a8:	mov	w0, #0xa                   	// #10
  4655ac:	bl	401d20 <putchar@plt>
  4655b0:	b	4661d4 <ferror@plt+0x64454>
  4655b4:	ldr	w0, [sp, #940]
  4655b8:	cmp	w0, #0x0
  4655bc:	b.eq	465600 <ferror@plt+0x63880>  // b.none
  4655c0:	ldr	w0, [sp, #1088]
  4655c4:	lsl	w0, w0, #3
  4655c8:	sub	w0, w0, #0x1
  4655cc:	mov	x1, #0x1                   	// #1
  4655d0:	lsl	x0, x1, x0
  4655d4:	str	x0, [sp, #904]
  4655d8:	ldr	x1, [sp, #472]
  4655dc:	ldr	x2, [sp, #1104]
  4655e0:	ldr	x0, [sp, #904]
  4655e4:	eor	x0, x2, x0
  4655e8:	ldr	x2, [sp, #904]
  4655ec:	sub	x0, x2, x0
  4655f0:	sub	x0, x0, #0x4
  4655f4:	add	x0, x1, x0
  4655f8:	str	x0, [sp, #1056]
  4655fc:	b	465610 <ferror@plt+0x63890>
  465600:	ldr	x1, [sp, #944]
  465604:	ldr	x0, [sp, #1104]
  465608:	add	x0, x1, x0
  46560c:	str	x0, [sp, #1056]
  465610:	ldr	x1, [sp, #1056]
  465614:	ldr	x0, [sp, #912]
  465618:	cmp	x1, x0
  46561c:	b.hi	46565c <ferror@plt+0x638dc>  // b.pmore
  465620:	ldr	x0, [sp, #1144]
  465624:	str	x0, [sp, #456]
  465628:	b	46564c <ferror@plt+0x638cc>
  46562c:	ldr	x0, [sp, #456]
  465630:	ldr	x0, [x0, #8]
  465634:	ldr	x1, [sp, #1056]
  465638:	cmp	x1, x0
  46563c:	b.eq	465ab8 <ferror@plt+0x63d38>  // b.none
  465640:	ldr	x0, [sp, #456]
  465644:	ldr	x0, [x0]
  465648:	str	x0, [sp, #456]
  46564c:	ldr	x0, [sp, #456]
  465650:	cmp	x0, #0x0
  465654:	b.ne	46562c <ferror@plt+0x638ac>  // b.any
  465658:	b	465abc <ferror@plt+0x63d3c>
  46565c:	ldr	x0, [sp, #1136]
  465660:	str	x0, [sp, #456]
  465664:	b	465688 <ferror@plt+0x63908>
  465668:	ldr	x0, [sp, #456]
  46566c:	ldr	x0, [x0, #8]
  465670:	ldr	x1, [sp, #1056]
  465674:	cmp	x1, x0
  465678:	b.eq	465698 <ferror@plt+0x63918>  // b.none
  46567c:	ldr	x0, [sp, #456]
  465680:	ldr	x0, [x0]
  465684:	str	x0, [sp, #456]
  465688:	ldr	x0, [sp, #456]
  46568c:	cmp	x0, #0x0
  465690:	b.ne	465668 <ferror@plt+0x638e8>  // b.any
  465694:	b	46569c <ferror@plt+0x6391c>
  465698:	nop
  46569c:	ldr	x0, [sp, #456]
  4656a0:	cmp	x0, #0x0
  4656a4:	b.ne	465abc <ferror@plt+0x63d3c>  // b.any
  4656a8:	ldr	x0, [sp, #1056]
  4656ac:	str	x0, [sp, #1032]
  4656b0:	mov	w0, #0x4                   	// #4
  4656b4:	str	w0, [sp, #1044]
  4656b8:	mov	w0, #0x4                   	// #4
  4656bc:	str	w0, [sp, #1028]
  4656c0:	ldr	w0, [sp, #1028]
  4656c4:	cmp	w0, #0x8
  4656c8:	b.ls	4656fc <ferror@plt+0x6397c>  // b.plast
  4656cc:	ldr	w0, [sp, #1028]
  4656d0:	mov	x2, x0
  4656d4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4656d8:	add	x1, x0, #0xc78
  4656dc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4656e0:	add	x0, x0, #0xcc8
  4656e4:	bl	401920 <ngettext@plt>
  4656e8:	mov	w2, #0x8                   	// #8
  4656ec:	ldr	w1, [sp, #1028]
  4656f0:	bl	46eed4 <error@@Base>
  4656f4:	mov	w0, #0x8                   	// #8
  4656f8:	str	w0, [sp, #1028]
  4656fc:	ldr	w0, [sp, #1028]
  465700:	ldr	x1, [sp, #1032]
  465704:	add	x0, x1, x0
  465708:	ldr	x1, [sp, #952]
  46570c:	cmp	x1, x0
  465710:	b.hi	46573c <ferror@plt+0x639bc>  // b.pmore
  465714:	ldr	x1, [sp, #1032]
  465718:	ldr	x0, [sp, #952]
  46571c:	cmp	x1, x0
  465720:	b.cs	465738 <ferror@plt+0x639b8>  // b.hs, b.nlast
  465724:	ldr	x1, [sp, #952]
  465728:	ldr	x0, [sp, #1032]
  46572c:	sub	x0, x1, x0
  465730:	str	w0, [sp, #1028]
  465734:	b	46573c <ferror@plt+0x639bc>
  465738:	str	wzr, [sp, #1028]
  46573c:	ldr	w0, [sp, #1028]
  465740:	cmp	w0, #0x0
  465744:	b.eq	465754 <ferror@plt+0x639d4>  // b.none
  465748:	ldr	w0, [sp, #1028]
  46574c:	cmp	w0, #0x8
  465750:	b.ls	46575c <ferror@plt+0x639dc>  // b.plast
  465754:	str	xzr, [sp, #1112]
  465758:	b	46577c <ferror@plt+0x639fc>
  46575c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  465760:	add	x0, x0, #0x580
  465764:	ldr	x2, [x0]
  465768:	ldr	w0, [sp, #1028]
  46576c:	mov	w1, w0
  465770:	ldr	x0, [sp, #1032]
  465774:	blr	x2
  465778:	str	x0, [sp, #1112]
  46577c:	ldr	x0, [sp, #1032]
  465780:	add	x0, x0, #0x4
  465784:	str	x0, [sp, #1032]
  465788:	ldr	x1, [sp, #1112]
  46578c:	mov	x0, #0xffffffff            	// #4294967295
  465790:	cmp	x1, x0
  465794:	b.ne	465870 <ferror@plt+0x63af0>  // b.any
  465798:	mov	w0, #0x8                   	// #8
  46579c:	str	w0, [sp, #1024]
  4657a0:	ldr	w0, [sp, #1024]
  4657a4:	cmp	w0, #0x8
  4657a8:	b.ls	4657dc <ferror@plt+0x63a5c>  // b.plast
  4657ac:	ldr	w0, [sp, #1024]
  4657b0:	mov	x2, x0
  4657b4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4657b8:	add	x1, x0, #0xc78
  4657bc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4657c0:	add	x0, x0, #0xcc8
  4657c4:	bl	401920 <ngettext@plt>
  4657c8:	mov	w2, #0x8                   	// #8
  4657cc:	ldr	w1, [sp, #1024]
  4657d0:	bl	46eed4 <error@@Base>
  4657d4:	mov	w0, #0x8                   	// #8
  4657d8:	str	w0, [sp, #1024]
  4657dc:	ldr	w0, [sp, #1024]
  4657e0:	ldr	x1, [sp, #1032]
  4657e4:	add	x0, x1, x0
  4657e8:	ldr	x1, [sp, #952]
  4657ec:	cmp	x1, x0
  4657f0:	b.hi	46581c <ferror@plt+0x63a9c>  // b.pmore
  4657f4:	ldr	x1, [sp, #1032]
  4657f8:	ldr	x0, [sp, #952]
  4657fc:	cmp	x1, x0
  465800:	b.cs	465818 <ferror@plt+0x63a98>  // b.hs, b.nlast
  465804:	ldr	x1, [sp, #952]
  465808:	ldr	x0, [sp, #1032]
  46580c:	sub	x0, x1, x0
  465810:	str	w0, [sp, #1024]
  465814:	b	46581c <ferror@plt+0x63a9c>
  465818:	str	wzr, [sp, #1024]
  46581c:	ldr	w0, [sp, #1024]
  465820:	cmp	w0, #0x0
  465824:	b.eq	465834 <ferror@plt+0x63ab4>  // b.none
  465828:	ldr	w0, [sp, #1024]
  46582c:	cmp	w0, #0x8
  465830:	b.ls	46583c <ferror@plt+0x63abc>  // b.plast
  465834:	str	xzr, [sp, #1112]
  465838:	b	46585c <ferror@plt+0x63adc>
  46583c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  465840:	add	x0, x0, #0x580
  465844:	ldr	x2, [x0]
  465848:	ldr	w0, [sp, #1024]
  46584c:	mov	w1, w0
  465850:	ldr	x0, [sp, #1032]
  465854:	blr	x2
  465858:	str	x0, [sp, #1112]
  46585c:	ldr	x0, [sp, #1032]
  465860:	add	x0, x0, #0x8
  465864:	str	x0, [sp, #1032]
  465868:	mov	w0, #0x8                   	// #8
  46586c:	str	w0, [sp, #1044]
  465870:	ldr	x0, [sp, #1112]
  465874:	cmp	x0, #0x0
  465878:	b.eq	465abc <ferror@plt+0x63d3c>  // b.none
  46587c:	ldr	w0, [sp, #1044]
  465880:	str	w0, [sp, #1012]
  465884:	ldr	w0, [sp, #1012]
  465888:	cmp	w0, #0x8
  46588c:	b.ls	4658c0 <ferror@plt+0x63b40>  // b.plast
  465890:	ldr	w0, [sp, #1012]
  465894:	mov	x2, x0
  465898:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46589c:	add	x1, x0, #0xc78
  4658a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4658a4:	add	x0, x0, #0xcc8
  4658a8:	bl	401920 <ngettext@plt>
  4658ac:	mov	w2, #0x8                   	// #8
  4658b0:	ldr	w1, [sp, #1012]
  4658b4:	bl	46eed4 <error@@Base>
  4658b8:	mov	w0, #0x8                   	// #8
  4658bc:	str	w0, [sp, #1012]
  4658c0:	ldr	w0, [sp, #1012]
  4658c4:	ldr	x1, [sp, #1032]
  4658c8:	add	x0, x1, x0
  4658cc:	ldr	x1, [sp, #952]
  4658d0:	cmp	x1, x0
  4658d4:	b.hi	465900 <ferror@plt+0x63b80>  // b.pmore
  4658d8:	ldr	x1, [sp, #1032]
  4658dc:	ldr	x0, [sp, #952]
  4658e0:	cmp	x1, x0
  4658e4:	b.cs	4658fc <ferror@plt+0x63b7c>  // b.hs, b.nlast
  4658e8:	ldr	x1, [sp, #952]
  4658ec:	ldr	x0, [sp, #1032]
  4658f0:	sub	x0, x1, x0
  4658f4:	str	w0, [sp, #1012]
  4658f8:	b	465900 <ferror@plt+0x63b80>
  4658fc:	str	wzr, [sp, #1012]
  465900:	ldr	w0, [sp, #1012]
  465904:	cmp	w0, #0x0
  465908:	b.eq	465918 <ferror@plt+0x63b98>  // b.none
  46590c:	ldr	w0, [sp, #1012]
  465910:	cmp	w0, #0x8
  465914:	b.ls	465920 <ferror@plt+0x63ba0>  // b.plast
  465918:	str	xzr, [sp, #1016]
  46591c:	b	465940 <ferror@plt+0x63bc0>
  465920:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  465924:	add	x0, x0, #0x580
  465928:	ldr	x2, [x0]
  46592c:	ldr	w0, [sp, #1012]
  465930:	mov	w1, w0
  465934:	ldr	x0, [sp, #1032]
  465938:	blr	x2
  46593c:	str	x0, [sp, #1016]
  465940:	ldr	w0, [sp, #1044]
  465944:	ldr	x1, [sp, #1032]
  465948:	add	x0, x1, x0
  46594c:	str	x0, [sp, #1032]
  465950:	ldr	w0, [sp, #940]
  465954:	cmp	w0, #0x0
  465958:	b.eq	465970 <ferror@plt+0x63bf0>  // b.none
  46595c:	ldr	x0, [sp, #1016]
  465960:	cmp	x0, #0x0
  465964:	cset	w0, eq  // eq = none
  465968:	and	w0, w0, #0xff
  46596c:	b	4659b8 <ferror@plt+0x63c38>
  465970:	ldr	w0, [sp, #1044]
  465974:	cmp	w0, #0x4
  465978:	b.ne	46598c <ferror@plt+0x63c0c>  // b.any
  46597c:	ldr	x1, [sp, #1016]
  465980:	mov	x0, #0xffffffff            	// #4294967295
  465984:	cmp	x1, x0
  465988:	b.eq	4659a4 <ferror@plt+0x63c24>  // b.none
  46598c:	ldr	w0, [sp, #1044]
  465990:	cmp	w0, #0x8
  465994:	b.ne	4659ac <ferror@plt+0x63c2c>  // b.any
  465998:	ldr	x0, [sp, #1016]
  46599c:	cmn	x0, #0x1
  4659a0:	b.ne	4659ac <ferror@plt+0x63c2c>  // b.any
  4659a4:	mov	w0, #0x1                   	// #1
  4659a8:	b	4659b0 <ferror@plt+0x63c30>
  4659ac:	mov	w0, #0x0                   	// #0
  4659b0:	and	w0, w0, #0x1
  4659b4:	and	w0, w0, #0xff
  4659b8:	cmp	w0, #0x0
  4659bc:	b.eq	465abc <ferror@plt+0x63d3c>  // b.none
  4659c0:	add	x3, sp, #0x1b8
  4659c4:	add	x2, sp, #0x1b0
  4659c8:	add	x1, sp, #0x1a8
  4659cc:	add	x0, sp, #0x1c8
  4659d0:	mov	x5, x3
  4659d4:	mov	x4, x2
  4659d8:	mov	x3, x1
  4659dc:	mov	x2, x0
  4659e0:	ldr	x1, [sp, #952]
  4659e4:	ldr	x0, [sp, #1032]
  4659e8:	bl	4644b4 <ferror@plt+0x62734>
  4659ec:	ldr	x0, [sp, #456]
  4659f0:	cmp	x0, #0x0
  4659f4:	b.ne	465a0c <ferror@plt+0x63c8c>  // b.any
  4659f8:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4659fc:	add	x0, x0, #0x7e0
  465a00:	bl	401d40 <gettext@plt>
  465a04:	bl	46efd4 <warn@@Base>
  465a08:	b	469198 <ferror@plt+0x67418>
  465a0c:	ldr	x0, [sp, #456]
  465a10:	ldr	x1, [sp, #1136]
  465a14:	str	x1, [x0]
  465a18:	ldr	x0, [sp, #456]
  465a1c:	str	x0, [sp, #1136]
  465a20:	ldr	x0, [sp, #456]
  465a24:	ldr	x1, [sp, #1056]
  465a28:	str	x1, [x0, #8]
  465a2c:	ldr	w0, [sp, #468]
  465a30:	cmp	w0, #0x0
  465a34:	b.eq	465a44 <ferror@plt+0x63cc4>  // b.none
  465a38:	ldr	w0, [sp, #468]
  465a3c:	sub	w0, w0, #0x1
  465a40:	b	465a48 <ferror@plt+0x63cc8>
  465a44:	mov	w0, #0x0                   	// #0
  465a48:	str	w0, [sp, #1008]
  465a4c:	ldr	x0, [sp, #456]
  465a50:	ldr	w0, [x0, #88]
  465a54:	ldr	w1, [sp, #1008]
  465a58:	cmp	w1, w0
  465a5c:	b.cs	465a6c <ferror@plt+0x63cec>  // b.hs, b.nlast
  465a60:	ldr	x0, [sp, #456]
  465a64:	ldr	w0, [x0, #88]
  465a68:	str	w0, [sp, #1008]
  465a6c:	ldr	x0, [sp, #456]
  465a70:	ldr	w1, [sp, #1008]
  465a74:	bl	4627a4 <ferror@plt+0x60a24>
  465a78:	cmp	w0, #0x0
  465a7c:	b.ge	465a94 <ferror@plt+0x63d14>  // b.tcont
  465a80:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465a84:	add	x0, x0, #0x800
  465a88:	bl	401d40 <gettext@plt>
  465a8c:	bl	46efd4 <warn@@Base>
  465a90:	b	469198 <ferror@plt+0x67418>
  465a94:	ldr	x0, [sp, #456]
  465a98:	ldrb	w0, [x0, #92]
  465a9c:	cmp	w0, #0x0
  465aa0:	b.eq	465abc <ferror@plt+0x63d3c>  // b.none
  465aa4:	ldr	x0, [sp, #456]
  465aa8:	ldrb	w0, [x0, #92]
  465aac:	bl	44968c <ferror@plt+0x4790c>
  465ab0:	str	w0, [sp, #1092]
  465ab4:	b	465abc <ferror@plt+0x63d3c>
  465ab8:	nop
  465abc:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  465ac0:	add	x0, x0, #0x4a8
  465ac4:	str	x0, [sp, #1096]
  465ac8:	mov	x2, #0x60                  	// #96
  465acc:	mov	w1, #0x0                   	// #0
  465ad0:	ldr	x0, [sp, #1096]
  465ad4:	bl	401ad0 <memset@plt>
  465ad8:	ldr	x0, [sp, #456]
  465adc:	cmp	x0, #0x0
  465ae0:	b.ne	465bd0 <ferror@plt+0x63e50>  // b.any
  465ae4:	ldr	w2, [sp, #1088]
  465ae8:	ldr	x1, [sp, #1104]
  465aec:	mov	x0, #0x0                   	// #0
  465af0:	bl	449858 <ferror@plt+0x47ad8>
  465af4:	mov	x3, x0
  465af8:	ldr	x1, [sp, #912]
  465afc:	ldr	x0, [sp, #944]
  465b00:	sub	x0, x1, x0
  465b04:	mov	x2, x0
  465b08:	mov	x1, x3
  465b0c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465b10:	add	x0, x0, #0x818
  465b14:	bl	46efd4 <warn@@Base>
  465b18:	ldr	x0, [sp, #1096]
  465b1c:	str	wzr, [x0, #16]
  465b20:	mov	x0, #0x2                   	// #2
  465b24:	bl	474714 <warn@@Base+0x5740>
  465b28:	mov	x1, x0
  465b2c:	ldr	x0, [sp, #1096]
  465b30:	str	x1, [x0, #24]
  465b34:	mov	x0, #0x4                   	// #4
  465b38:	bl	474714 <warn@@Base+0x5740>
  465b3c:	mov	x1, x0
  465b40:	ldr	x0, [sp, #1096]
  465b44:	str	x1, [x0, #32]
  465b48:	ldr	w0, [sp, #468]
  465b4c:	cmp	w0, #0x0
  465b50:	b.eq	465b60 <ferror@plt+0x63de0>  // b.none
  465b54:	ldr	w0, [sp, #468]
  465b58:	sub	w0, w0, #0x1
  465b5c:	b	465b64 <ferror@plt+0x63de4>
  465b60:	mov	w0, #0x0                   	// #0
  465b64:	mov	w1, w0
  465b68:	ldr	x0, [sp, #1096]
  465b6c:	bl	4627a4 <ferror@plt+0x60a24>
  465b70:	cmp	w0, #0x0
  465b74:	b.ge	465b8c <ferror@plt+0x63e0c>  // b.tcont
  465b78:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465b7c:	add	x0, x0, #0x800
  465b80:	bl	401d40 <gettext@plt>
  465b84:	bl	46efd4 <warn@@Base>
  465b88:	b	469198 <ferror@plt+0x67418>
  465b8c:	ldr	x0, [sp, #1096]
  465b90:	str	x0, [sp, #456]
  465b94:	ldr	x0, [sp, #1096]
  465b98:	adrp	x1, 49f000 <warn@@Base+0x3002c>
  465b9c:	add	x1, x1, #0xbc0
  465ba0:	str	x1, [x0, #40]
  465ba4:	ldr	x0, [sp, #1096]
  465ba8:	strb	wzr, [x0, #92]
  465bac:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  465bb0:	add	x0, x0, #0x54c
  465bb4:	ldr	w0, [x0]
  465bb8:	and	w1, w0, #0xff
  465bbc:	ldr	x0, [sp, #1096]
  465bc0:	strb	w1, [x0, #94]
  465bc4:	ldr	x0, [sp, #1096]
  465bc8:	strb	wzr, [x0, #95]
  465bcc:	b	465d64 <ferror@plt+0x63fe4>
  465bd0:	ldr	x0, [sp, #456]
  465bd4:	ldr	w1, [x0, #16]
  465bd8:	ldr	x0, [sp, #1096]
  465bdc:	str	w1, [x0, #16]
  465be0:	ldr	x0, [sp, #1096]
  465be4:	ldr	w0, [x0, #16]
  465be8:	mov	w0, w0
  465bec:	mov	x1, #0x2                   	// #2
  465bf0:	bl	46d914 <ferror@plt+0x6bb94>
  465bf4:	mov	x1, x0
  465bf8:	ldr	x0, [sp, #1096]
  465bfc:	str	x1, [x0, #24]
  465c00:	ldr	x0, [sp, #1096]
  465c04:	ldr	w0, [x0, #16]
  465c08:	mov	w0, w0
  465c0c:	mov	x1, #0x4                   	// #4
  465c10:	bl	46d914 <ferror@plt+0x6bb94>
  465c14:	mov	x1, x0
  465c18:	ldr	x0, [sp, #1096]
  465c1c:	str	x1, [x0, #32]
  465c20:	ldr	x0, [sp, #1096]
  465c24:	ldr	x3, [x0, #24]
  465c28:	ldr	x0, [sp, #456]
  465c2c:	ldr	x1, [x0, #24]
  465c30:	ldr	x0, [sp, #1096]
  465c34:	ldr	w0, [x0, #16]
  465c38:	mov	w0, w0
  465c3c:	lsl	x0, x0, #1
  465c40:	mov	x2, x0
  465c44:	mov	x0, x3
  465c48:	bl	401900 <memcpy@plt>
  465c4c:	ldr	x0, [sp, #1096]
  465c50:	ldr	x3, [x0, #32]
  465c54:	ldr	x0, [sp, #456]
  465c58:	ldr	x1, [x0, #32]
  465c5c:	ldr	x0, [sp, #1096]
  465c60:	ldr	w0, [x0, #16]
  465c64:	mov	w0, w0
  465c68:	lsl	x0, x0, #2
  465c6c:	mov	x2, x0
  465c70:	mov	x0, x3
  465c74:	bl	401900 <memcpy@plt>
  465c78:	ldr	x0, [sp, #456]
  465c7c:	ldr	x1, [x0, #40]
  465c80:	ldr	x0, [sp, #1096]
  465c84:	str	x1, [x0, #40]
  465c88:	ldr	x0, [sp, #456]
  465c8c:	ldrb	w1, [x0, #94]
  465c90:	ldr	x0, [sp, #1096]
  465c94:	strb	w1, [x0, #94]
  465c98:	ldr	x0, [sp, #456]
  465c9c:	ldrb	w0, [x0, #94]
  465ca0:	mov	w1, w0
  465ca4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  465ca8:	add	x0, x0, #0x54c
  465cac:	str	w1, [x0]
  465cb0:	ldr	x0, [sp, #456]
  465cb4:	ldrb	w1, [x0, #95]
  465cb8:	ldr	x0, [sp, #1096]
  465cbc:	strb	w1, [x0, #95]
  465cc0:	ldr	x0, [sp, #456]
  465cc4:	ldr	w1, [x0, #48]
  465cc8:	ldr	x0, [sp, #1096]
  465ccc:	str	w1, [x0, #48]
  465cd0:	ldr	x0, [sp, #456]
  465cd4:	ldr	w1, [x0, #52]
  465cd8:	ldr	x0, [sp, #1096]
  465cdc:	str	w1, [x0, #52]
  465ce0:	ldr	x0, [sp, #456]
  465ce4:	ldr	w1, [x0, #72]
  465ce8:	ldr	x0, [sp, #1096]
  465cec:	str	w1, [x0, #72]
  465cf0:	ldr	x0, [sp, #456]
  465cf4:	ldr	x1, [x0, #80]
  465cf8:	ldr	x0, [sp, #1096]
  465cfc:	str	x1, [x0, #80]
  465d00:	ldr	x0, [sp, #456]
  465d04:	ldr	w1, [x0, #88]
  465d08:	ldr	x0, [sp, #1096]
  465d0c:	str	w1, [x0, #88]
  465d10:	ldr	w0, [sp, #468]
  465d14:	cmp	w0, #0x0
  465d18:	b.eq	465d28 <ferror@plt+0x63fa8>  // b.none
  465d1c:	ldr	w0, [sp, #468]
  465d20:	sub	w0, w0, #0x1
  465d24:	b	465d2c <ferror@plt+0x63fac>
  465d28:	mov	w0, #0x0                   	// #0
  465d2c:	mov	w1, w0
  465d30:	ldr	x0, [sp, #1096]
  465d34:	bl	4627a4 <ferror@plt+0x60a24>
  465d38:	cmp	w0, #0x0
  465d3c:	b.ge	465d54 <ferror@plt+0x63fd4>  // b.tcont
  465d40:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465d44:	add	x0, x0, #0x800
  465d48:	bl	401d40 <gettext@plt>
  465d4c:	bl	46efd4 <warn@@Base>
  465d50:	b	469198 <ferror@plt+0x67418>
  465d54:	ldr	x0, [sp, #456]
  465d58:	ldrb	w1, [x0, #92]
  465d5c:	ldr	x0, [sp, #1096]
  465d60:	strb	w1, [x0, #92]
  465d64:	ldr	x0, [sp, #1096]
  465d68:	ldrb	w0, [x0, #92]
  465d6c:	cmp	w0, #0x0
  465d70:	b.eq	465d84 <ferror@plt+0x64004>  // b.none
  465d74:	ldr	x0, [sp, #1096]
  465d78:	ldrb	w0, [x0, #92]
  465d7c:	bl	44968c <ferror@plt+0x4790c>
  465d80:	str	w0, [sp, #1092]
  465d84:	str	xzr, [sp, #1048]
  465d88:	ldr	x0, [sp, #1096]
  465d8c:	ldrb	w0, [x0, #95]
  465d90:	cmp	w0, #0x0
  465d94:	b.eq	465eb4 <ferror@plt+0x64134>  // b.none
  465d98:	ldr	x0, [sp, #1096]
  465d9c:	ldrb	w0, [x0, #95]
  465da0:	cmp	w0, #0x8
  465da4:	b.ls	465dd8 <ferror@plt+0x64058>  // b.plast
  465da8:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  465dac:	add	x0, x0, #0x848
  465db0:	bl	401d40 <gettext@plt>
  465db4:	mov	x2, x0
  465db8:	ldr	x0, [sp, #1096]
  465dbc:	ldrb	w0, [x0, #95]
  465dc0:	mov	w1, w0
  465dc4:	mov	x0, x2
  465dc8:	bl	46efd4 <warn@@Base>
  465dcc:	ldr	x0, [sp, #1096]
  465dd0:	mov	w1, #0x4                   	// #4
  465dd4:	strb	w1, [x0, #95]
  465dd8:	ldr	x0, [sp, #1096]
  465ddc:	ldrb	w0, [x0, #95]
  465de0:	str	w0, [sp, #1004]
  465de4:	ldr	w0, [sp, #1004]
  465de8:	cmp	w0, #0x8
  465dec:	b.ls	465e20 <ferror@plt+0x640a0>  // b.plast
  465df0:	ldr	w0, [sp, #1004]
  465df4:	mov	x2, x0
  465df8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  465dfc:	add	x1, x0, #0xc78
  465e00:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  465e04:	add	x0, x0, #0xcc8
  465e08:	bl	401920 <ngettext@plt>
  465e0c:	mov	w2, #0x8                   	// #8
  465e10:	ldr	w1, [sp, #1004]
  465e14:	bl	46eed4 <error@@Base>
  465e18:	mov	w0, #0x8                   	// #8
  465e1c:	str	w0, [sp, #1004]
  465e20:	ldr	x1, [sp, #472]
  465e24:	ldr	w0, [sp, #1004]
  465e28:	add	x0, x1, x0
  465e2c:	ldr	x1, [sp, #952]
  465e30:	cmp	x1, x0
  465e34:	b.hi	465e60 <ferror@plt+0x640e0>  // b.pmore
  465e38:	ldr	x0, [sp, #472]
  465e3c:	ldr	x1, [sp, #952]
  465e40:	cmp	x1, x0
  465e44:	b.ls	465e5c <ferror@plt+0x640dc>  // b.plast
  465e48:	ldr	x0, [sp, #472]
  465e4c:	ldr	x1, [sp, #952]
  465e50:	sub	x0, x1, x0
  465e54:	str	w0, [sp, #1004]
  465e58:	b	465e60 <ferror@plt+0x640e0>
  465e5c:	str	wzr, [sp, #1004]
  465e60:	ldr	w0, [sp, #1004]
  465e64:	cmp	w0, #0x0
  465e68:	b.eq	465e78 <ferror@plt+0x640f8>  // b.none
  465e6c:	ldr	w0, [sp, #1004]
  465e70:	cmp	w0, #0x8
  465e74:	b.ls	465e80 <ferror@plt+0x64100>  // b.plast
  465e78:	str	xzr, [sp, #1048]
  465e7c:	b	465e9c <ferror@plt+0x6411c>
  465e80:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  465e84:	add	x0, x0, #0x580
  465e88:	ldr	x2, [x0]
  465e8c:	ldr	x0, [sp, #472]
  465e90:	ldr	w1, [sp, #1004]
  465e94:	blr	x2
  465e98:	str	x0, [sp, #1048]
  465e9c:	ldr	x1, [sp, #472]
  465ea0:	ldr	x0, [sp, #1096]
  465ea4:	ldrb	w0, [x0, #95]
  465ea8:	and	x0, x0, #0xff
  465eac:	add	x0, x1, x0
  465eb0:	str	x0, [sp, #472]
  465eb4:	ldr	x0, [sp, #1096]
  465eb8:	ldrb	w0, [x0, #92]
  465ebc:	mov	w1, w0
  465ec0:	add	x0, sp, #0x1d8
  465ec4:	ldr	x3, [sp, #952]
  465ec8:	ldr	x2, [sp, #40]
  465ecc:	bl	4496e8 <ferror@plt+0x47968>
  465ed0:	mov	x1, x0
  465ed4:	ldr	x0, [sp, #1096]
  465ed8:	str	x1, [x0, #56]
  465edc:	ldr	w0, [sp, #1092]
  465ee0:	str	w0, [sp, #1000]
  465ee4:	ldr	w0, [sp, #1000]
  465ee8:	cmp	w0, #0x8
  465eec:	b.ls	465f20 <ferror@plt+0x641a0>  // b.plast
  465ef0:	ldr	w0, [sp, #1000]
  465ef4:	mov	x2, x0
  465ef8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  465efc:	add	x1, x0, #0xc78
  465f00:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  465f04:	add	x0, x0, #0xcc8
  465f08:	bl	401920 <ngettext@plt>
  465f0c:	mov	w2, #0x8                   	// #8
  465f10:	ldr	w1, [sp, #1000]
  465f14:	bl	46eed4 <error@@Base>
  465f18:	mov	w0, #0x8                   	// #8
  465f1c:	str	w0, [sp, #1000]
  465f20:	ldr	x1, [sp, #472]
  465f24:	ldr	w0, [sp, #1000]
  465f28:	add	x0, x1, x0
  465f2c:	ldr	x1, [sp, #952]
  465f30:	cmp	x1, x0
  465f34:	b.hi	465f60 <ferror@plt+0x641e0>  // b.pmore
  465f38:	ldr	x0, [sp, #472]
  465f3c:	ldr	x1, [sp, #952]
  465f40:	cmp	x1, x0
  465f44:	b.ls	465f5c <ferror@plt+0x641dc>  // b.plast
  465f48:	ldr	x0, [sp, #472]
  465f4c:	ldr	x1, [sp, #952]
  465f50:	sub	x0, x1, x0
  465f54:	str	w0, [sp, #1000]
  465f58:	b	465f60 <ferror@plt+0x641e0>
  465f5c:	str	wzr, [sp, #1000]
  465f60:	ldr	w0, [sp, #1000]
  465f64:	cmp	w0, #0x0
  465f68:	b.eq	465f78 <ferror@plt+0x641f8>  // b.none
  465f6c:	ldr	w0, [sp, #1000]
  465f70:	cmp	w0, #0x8
  465f74:	b.ls	465f84 <ferror@plt+0x64204>  // b.plast
  465f78:	ldr	x0, [sp, #1096]
  465f7c:	str	xzr, [x0, #64]
  465f80:	b	465fa8 <ferror@plt+0x64228>
  465f84:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  465f88:	add	x0, x0, #0x580
  465f8c:	ldr	x2, [x0]
  465f90:	ldr	x0, [sp, #472]
  465f94:	ldr	w1, [sp, #1000]
  465f98:	blr	x2
  465f9c:	mov	x1, x0
  465fa0:	ldr	x0, [sp, #1096]
  465fa4:	str	x1, [x0, #64]
  465fa8:	ldr	x1, [sp, #472]
  465fac:	ldr	w0, [sp, #1092]
  465fb0:	add	x0, x1, x0
  465fb4:	str	x0, [sp, #472]
  465fb8:	ldr	x0, [sp, #456]
  465fbc:	ldr	x0, [x0, #40]
  465fc0:	ldrb	w0, [x0]
  465fc4:	cmp	w0, #0x7a
  465fc8:	b.ne	4660b8 <ferror@plt+0x64338>  // b.any
  465fcc:	ldr	x0, [sp, #472]
  465fd0:	add	x2, sp, #0x1a0
  465fd4:	add	x1, sp, #0x1a4
  465fd8:	mov	x4, x2
  465fdc:	mov	x3, x1
  465fe0:	mov	w2, #0x0                   	// #0
  465fe4:	ldr	x1, [sp, #952]
  465fe8:	bl	449b20 <ferror@plt+0x47da0>
  465fec:	str	x0, [sp, #896]
  465ff0:	ldr	x1, [sp, #472]
  465ff4:	ldr	w0, [sp, #420]
  465ff8:	mov	w0, w0
  465ffc:	add	x0, x1, x0
  466000:	str	x0, [sp, #472]
  466004:	ldr	x0, [sp, #896]
  466008:	str	x0, [sp, #432]
  46600c:	ldr	x0, [sp, #432]
  466010:	ldr	x1, [sp, #896]
  466014:	cmp	x1, x0
  466018:	b.eq	466028 <ferror@plt+0x642a8>  // b.none
  46601c:	ldr	w0, [sp, #416]
  466020:	orr	w0, w0, #0x2
  466024:	str	w0, [sp, #416]
  466028:	ldr	w0, [sp, #416]
  46602c:	bl	449630 <ferror@plt+0x478b0>
  466030:	ldr	x0, [sp, #472]
  466034:	str	x0, [sp, #440]
  466038:	ldr	x0, [sp, #472]
  46603c:	ldr	x1, [sp, #952]
  466040:	sub	x0, x1, x0
  466044:	mov	x1, x0
  466048:	ldr	x0, [sp, #432]
  46604c:	cmp	x1, x0
  466050:	b.cs	4660a8 <ferror@plt+0x64328>  // b.hs, b.nlast
  466054:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  466058:	add	x0, x0, #0x608
  46605c:	bl	401d40 <gettext@plt>
  466060:	mov	x19, x0
  466064:	ldr	x0, [sp, #432]
  466068:	mov	x1, x0
  46606c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  466070:	add	x0, x0, #0xd28
  466074:	bl	449984 <ferror@plt+0x47c04>
  466078:	mov	x3, x0
  46607c:	ldr	x0, [sp, #472]
  466080:	ldr	x1, [sp, #952]
  466084:	sub	x0, x1, x0
  466088:	mov	x2, x0
  46608c:	mov	x1, x3
  466090:	mov	x0, x19
  466094:	bl	46efd4 <warn@@Base>
  466098:	ldr	x0, [sp, #952]
  46609c:	str	x0, [sp, #472]
  4660a0:	str	xzr, [sp, #440]
  4660a4:	str	xzr, [sp, #432]
  4660a8:	ldr	x1, [sp, #472]
  4660ac:	ldr	x0, [sp, #432]
  4660b0:	add	x0, x1, x0
  4660b4:	str	x0, [sp, #472]
  4660b8:	ldr	x1, [sp, #912]
  4660bc:	ldr	x0, [sp, #944]
  4660c0:	sub	x0, x1, x0
  4660c4:	mov	x20, x0
  4660c8:	ldr	x0, [sp, #1096]
  4660cc:	ldrb	w0, [x0, #94]
  4660d0:	mov	w2, w0
  4660d4:	ldr	x1, [sp, #1112]
  4660d8:	mov	x0, #0x0                   	// #0
  4660dc:	bl	449858 <ferror@plt+0x47ad8>
  4660e0:	mov	x19, x0
  4660e4:	ldr	w2, [sp, #1088]
  4660e8:	ldr	x1, [sp, #1104]
  4660ec:	mov	x0, #0x0                   	// #0
  4660f0:	bl	449858 <ferror@plt+0x47ad8>
  4660f4:	mov	x2, x0
  4660f8:	ldr	x0, [sp, #456]
  4660fc:	ldr	x1, [x0, #8]
  466100:	ldr	x0, [sp, #944]
  466104:	sub	x0, x1, x0
  466108:	mov	x4, x0
  46610c:	mov	x3, x2
  466110:	mov	x2, x19
  466114:	mov	x1, x20
  466118:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  46611c:	add	x0, x0, #0x880
  466120:	bl	401cf0 <printf@plt>
  466124:	ldr	x0, [sp, #1096]
  466128:	ldrb	w0, [x0, #95]
  46612c:	cmp	w0, #0x0
  466130:	b.eq	466144 <ferror@plt+0x643c4>  // b.none
  466134:	ldr	x1, [sp, #1048]
  466138:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  46613c:	add	x0, x0, #0x8a0
  466140:	bl	401cf0 <printf@plt>
  466144:	ldr	x0, [sp, #1096]
  466148:	ldr	x1, [x0, #56]
  46614c:	ldr	x0, [sp, #1096]
  466150:	ldrb	w0, [x0, #94]
  466154:	mov	w2, w0
  466158:	mov	x0, #0x0                   	// #0
  46615c:	bl	449858 <ferror@plt+0x47ad8>
  466160:	mov	x19, x0
  466164:	ldr	x0, [sp, #1096]
  466168:	ldr	x1, [x0, #56]
  46616c:	ldr	x0, [sp, #1096]
  466170:	ldr	x0, [x0, #64]
  466174:	add	x1, x1, x0
  466178:	ldr	x0, [sp, #1096]
  46617c:	ldrb	w0, [x0, #94]
  466180:	mov	w2, w0
  466184:	mov	x0, #0x0                   	// #0
  466188:	bl	449858 <ferror@plt+0x47ad8>
  46618c:	mov	x2, x0
  466190:	mov	x1, x19
  466194:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  466198:	add	x0, x0, #0x8a8
  46619c:	bl	401cf0 <printf@plt>
  4661a0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4661a4:	add	x0, x0, #0x568
  4661a8:	ldr	w0, [x0]
  4661ac:	cmp	w0, #0x0
  4661b0:	b.ne	4661d4 <ferror@plt+0x64454>  // b.any
  4661b4:	ldr	x0, [sp, #432]
  4661b8:	cmp	x0, #0x0
  4661bc:	b.eq	4661d4 <ferror@plt+0x64454>  // b.none
  4661c0:	ldr	x0, [sp, #440]
  4661c4:	ldr	x1, [sp, #432]
  4661c8:	bl	464e90 <ferror@plt+0x63110>
  4661cc:	mov	w0, #0xa                   	// #10
  4661d0:	bl	401d20 <putchar@plt>
  4661d4:	ldr	x0, [sp, #472]
  4661d8:	str	x0, [sp, #888]
  4661dc:	b	466ba8 <ferror@plt+0x64e28>
  4661e0:	ldr	x0, [sp, #472]
  4661e4:	add	x1, x0, #0x1
  4661e8:	str	x1, [sp, #472]
  4661ec:	ldrb	w0, [x0]
  4661f0:	str	w0, [sp, #996]
  4661f4:	ldr	w0, [sp, #996]
  4661f8:	and	w0, w0, #0x3f
  4661fc:	str	w0, [sp, #588]
  466200:	ldr	w0, [sp, #996]
  466204:	and	w0, w0, #0xc0
  466208:	cmp	w0, #0x0
  46620c:	b.eq	46621c <ferror@plt+0x6449c>  // b.none
  466210:	ldr	w0, [sp, #996]
  466214:	and	w0, w0, #0xc0
  466218:	str	w0, [sp, #996]
  46621c:	ldr	w0, [sp, #996]
  466220:	sub	w0, w0, #0x1
  466224:	cmp	w0, #0xbf
  466228:	b.hi	466ba4 <ferror@plt+0x64e24>  // b.pmore
  46622c:	adrp	x1, 4a8000 <warn@@Base+0x3902c>
  466230:	add	x1, x1, #0xe64
  466234:	ldr	w0, [x1, w0, uxtw #2]
  466238:	adr	x1, 466244 <ferror@plt+0x644c4>
  46623c:	add	x0, x1, w0, sxtw #2
  466240:	br	x0
  466244:	ldr	x0, [sp, #472]
  466248:	add	x1, sp, #0x19c
  46624c:	mov	x4, #0x0                   	// #0
  466250:	mov	x3, x1
  466254:	mov	w2, #0x0                   	// #0
  466258:	ldr	x1, [sp, #952]
  46625c:	bl	449b20 <ferror@plt+0x47da0>
  466260:	ldr	x1, [sp, #472]
  466264:	ldr	w0, [sp, #412]
  466268:	mov	w0, w0
  46626c:	add	x0, x1, x0
  466270:	str	x0, [sp, #472]
  466274:	ldr	w1, [sp, #588]
  466278:	ldr	x0, [sp, #1096]
  46627c:	bl	4627a4 <ferror@plt+0x60a24>
  466280:	cmp	w0, #0x0
  466284:	b.lt	466ba8 <ferror@plt+0x64e28>  // b.tstop
  466288:	ldr	x0, [sp, #1096]
  46628c:	ldr	x1, [x0, #24]
  466290:	ldr	w0, [sp, #588]
  466294:	lsl	x0, x0, #1
  466298:	add	x0, x1, x0
  46629c:	mov	w1, #0x7                   	// #7
  4662a0:	strh	w1, [x0]
  4662a4:	b	466ba8 <ferror@plt+0x64e28>
  4662a8:	ldr	w1, [sp, #588]
  4662ac:	ldr	x0, [sp, #1096]
  4662b0:	bl	4627a4 <ferror@plt+0x60a24>
  4662b4:	cmp	w0, #0x0
  4662b8:	b.lt	466ba8 <ferror@plt+0x64e28>  // b.tstop
  4662bc:	ldr	x0, [sp, #1096]
  4662c0:	ldr	x1, [x0, #24]
  4662c4:	ldr	w0, [sp, #588]
  4662c8:	lsl	x0, x0, #1
  4662cc:	add	x0, x1, x0
  4662d0:	mov	w1, #0x7                   	// #7
  4662d4:	strh	w1, [x0]
  4662d8:	b	466ba8 <ferror@plt+0x64e28>
  4662dc:	ldr	x1, [sp, #472]
  4662e0:	ldr	w0, [sp, #1092]
  4662e4:	add	x0, x1, x0
  4662e8:	str	x0, [sp, #472]
  4662ec:	b	466ba8 <ferror@plt+0x64e28>
  4662f0:	ldr	x0, [sp, #472]
  4662f4:	add	x0, x0, #0x1
  4662f8:	str	x0, [sp, #472]
  4662fc:	b	466ba8 <ferror@plt+0x64e28>
  466300:	ldr	x0, [sp, #472]
  466304:	add	x0, x0, #0x2
  466308:	str	x0, [sp, #472]
  46630c:	b	466ba8 <ferror@plt+0x64e28>
  466310:	ldr	x0, [sp, #472]
  466314:	add	x0, x0, #0x4
  466318:	str	x0, [sp, #472]
  46631c:	b	466ba8 <ferror@plt+0x64e28>
  466320:	ldr	x0, [sp, #472]
  466324:	add	x2, sp, #0x194
  466328:	add	x1, sp, #0x198
  46632c:	mov	x4, x2
  466330:	mov	x3, x1
  466334:	mov	w2, #0x0                   	// #0
  466338:	ldr	x1, [sp, #952]
  46633c:	bl	449b20 <ferror@plt+0x47da0>
  466340:	str	x0, [sp, #480]
  466344:	ldr	x1, [sp, #472]
  466348:	ldr	w0, [sp, #408]
  46634c:	mov	w0, w0
  466350:	add	x0, x1, x0
  466354:	str	x0, [sp, #472]
  466358:	ldr	x0, [sp, #480]
  46635c:	str	w0, [sp, #572]
  466360:	ldr	w0, [sp, #572]
  466364:	ldr	x1, [sp, #480]
  466368:	cmp	x1, x0
  46636c:	b.eq	46637c <ferror@plt+0x645fc>  // b.none
  466370:	ldr	w0, [sp, #404]
  466374:	orr	w0, w0, #0x2
  466378:	str	w0, [sp, #404]
  46637c:	ldr	w0, [sp, #404]
  466380:	bl	449630 <ferror@plt+0x478b0>
  466384:	ldr	x0, [sp, #472]
  466388:	add	x1, sp, #0x190
  46638c:	mov	x4, #0x0                   	// #0
  466390:	mov	x3, x1
  466394:	mov	w2, #0x0                   	// #0
  466398:	ldr	x1, [sp, #952]
  46639c:	bl	449b20 <ferror@plt+0x47da0>
  4663a0:	ldr	x1, [sp, #472]
  4663a4:	ldr	w0, [sp, #400]
  4663a8:	mov	w0, w0
  4663ac:	add	x0, x1, x0
  4663b0:	str	x0, [sp, #472]
  4663b4:	ldr	w1, [sp, #572]
  4663b8:	ldr	x0, [sp, #1096]
  4663bc:	bl	4627a4 <ferror@plt+0x60a24>
  4663c0:	cmp	w0, #0x0
  4663c4:	b.lt	466ba8 <ferror@plt+0x64e28>  // b.tstop
  4663c8:	ldr	x0, [sp, #1096]
  4663cc:	ldr	x1, [x0, #24]
  4663d0:	ldr	w0, [sp, #572]
  4663d4:	lsl	x0, x0, #1
  4663d8:	add	x0, x1, x0
  4663dc:	mov	w1, #0x7                   	// #7
  4663e0:	strh	w1, [x0]
  4663e4:	b	466ba8 <ferror@plt+0x64e28>
  4663e8:	ldr	x0, [sp, #472]
  4663ec:	add	x2, sp, #0x188
  4663f0:	add	x1, sp, #0x18c
  4663f4:	mov	x4, x2
  4663f8:	mov	x3, x1
  4663fc:	mov	w2, #0x0                   	// #0
  466400:	ldr	x1, [sp, #952]
  466404:	bl	449b20 <ferror@plt+0x47da0>
  466408:	str	x0, [sp, #488]
  46640c:	ldr	x1, [sp, #472]
  466410:	ldr	w0, [sp, #396]
  466414:	mov	w0, w0
  466418:	add	x0, x1, x0
  46641c:	str	x0, [sp, #472]
  466420:	ldr	x0, [sp, #488]
  466424:	str	w0, [sp, #572]
  466428:	ldr	w0, [sp, #572]
  46642c:	ldr	x1, [sp, #488]
  466430:	cmp	x1, x0
  466434:	b.eq	466444 <ferror@plt+0x646c4>  // b.none
  466438:	ldr	w0, [sp, #392]
  46643c:	orr	w0, w0, #0x2
  466440:	str	w0, [sp, #392]
  466444:	ldr	w0, [sp, #392]
  466448:	bl	449630 <ferror@plt+0x478b0>
  46644c:	ldr	w1, [sp, #572]
  466450:	ldr	x0, [sp, #1096]
  466454:	bl	4627a4 <ferror@plt+0x60a24>
  466458:	cmp	w0, #0x0
  46645c:	b.lt	466ba8 <ferror@plt+0x64e28>  // b.tstop
  466460:	ldr	x0, [sp, #1096]
  466464:	ldr	x1, [x0, #24]
  466468:	ldr	w0, [sp, #572]
  46646c:	lsl	x0, x0, #1
  466470:	add	x0, x1, x0
  466474:	mov	w1, #0x7                   	// #7
  466478:	strh	w1, [x0]
  46647c:	b	466ba8 <ferror@plt+0x64e28>
  466480:	ldr	x0, [sp, #472]
  466484:	add	x2, sp, #0x180
  466488:	add	x1, sp, #0x184
  46648c:	mov	x4, x2
  466490:	mov	x3, x1
  466494:	mov	w2, #0x0                   	// #0
  466498:	ldr	x1, [sp, #952]
  46649c:	bl	449b20 <ferror@plt+0x47da0>
  4664a0:	str	x0, [sp, #496]
  4664a4:	ldr	x1, [sp, #472]
  4664a8:	ldr	w0, [sp, #388]
  4664ac:	mov	w0, w0
  4664b0:	add	x0, x1, x0
  4664b4:	str	x0, [sp, #472]
  4664b8:	ldr	x0, [sp, #496]
  4664bc:	str	w0, [sp, #572]
  4664c0:	ldr	w0, [sp, #572]
  4664c4:	ldr	x1, [sp, #496]
  4664c8:	cmp	x1, x0
  4664cc:	b.eq	4664dc <ferror@plt+0x6475c>  // b.none
  4664d0:	ldr	w0, [sp, #384]
  4664d4:	orr	w0, w0, #0x2
  4664d8:	str	w0, [sp, #384]
  4664dc:	ldr	w0, [sp, #384]
  4664e0:	bl	449630 <ferror@plt+0x478b0>
  4664e4:	ldr	w1, [sp, #572]
  4664e8:	ldr	x0, [sp, #1096]
  4664ec:	bl	4627a4 <ferror@plt+0x60a24>
  4664f0:	cmp	w0, #0x0
  4664f4:	b.lt	466ba8 <ferror@plt+0x64e28>  // b.tstop
  4664f8:	ldr	x0, [sp, #1096]
  4664fc:	ldr	x1, [x0, #24]
  466500:	ldr	w0, [sp, #572]
  466504:	lsl	x0, x0, #1
  466508:	add	x0, x1, x0
  46650c:	mov	w1, #0x7                   	// #7
  466510:	strh	w1, [x0]
  466514:	b	466ba8 <ferror@plt+0x64e28>
  466518:	ldr	x0, [sp, #472]
  46651c:	add	x2, sp, #0x178
  466520:	add	x1, sp, #0x17c
  466524:	mov	x4, x2
  466528:	mov	x3, x1
  46652c:	mov	w2, #0x0                   	// #0
  466530:	ldr	x1, [sp, #952]
  466534:	bl	449b20 <ferror@plt+0x47da0>
  466538:	str	x0, [sp, #504]
  46653c:	ldr	x1, [sp, #472]
  466540:	ldr	w0, [sp, #380]
  466544:	mov	w0, w0
  466548:	add	x0, x1, x0
  46654c:	str	x0, [sp, #472]
  466550:	ldr	x0, [sp, #504]
  466554:	str	w0, [sp, #572]
  466558:	ldr	w0, [sp, #572]
  46655c:	ldr	x1, [sp, #504]
  466560:	cmp	x1, x0
  466564:	b.eq	466574 <ferror@plt+0x647f4>  // b.none
  466568:	ldr	w0, [sp, #376]
  46656c:	orr	w0, w0, #0x2
  466570:	str	w0, [sp, #376]
  466574:	ldr	w0, [sp, #376]
  466578:	bl	449630 <ferror@plt+0x478b0>
  46657c:	ldr	w1, [sp, #572]
  466580:	ldr	x0, [sp, #1096]
  466584:	bl	4627a4 <ferror@plt+0x60a24>
  466588:	cmp	w0, #0x0
  46658c:	b.lt	466ba8 <ferror@plt+0x64e28>  // b.tstop
  466590:	ldr	x0, [sp, #1096]
  466594:	ldr	x1, [x0, #24]
  466598:	ldr	w0, [sp, #572]
  46659c:	lsl	x0, x0, #1
  4665a0:	add	x0, x1, x0
  4665a4:	mov	w1, #0x7                   	// #7
  4665a8:	strh	w1, [x0]
  4665ac:	b	466ba8 <ferror@plt+0x64e28>
  4665b0:	ldr	x0, [sp, #472]
  4665b4:	add	x2, sp, #0x170
  4665b8:	add	x1, sp, #0x174
  4665bc:	mov	x4, x2
  4665c0:	mov	x3, x1
  4665c4:	mov	w2, #0x0                   	// #0
  4665c8:	ldr	x1, [sp, #952]
  4665cc:	bl	449b20 <ferror@plt+0x47da0>
  4665d0:	str	x0, [sp, #512]
  4665d4:	ldr	x1, [sp, #472]
  4665d8:	ldr	w0, [sp, #372]
  4665dc:	mov	w0, w0
  4665e0:	add	x0, x1, x0
  4665e4:	str	x0, [sp, #472]
  4665e8:	ldr	x0, [sp, #512]
  4665ec:	str	w0, [sp, #572]
  4665f0:	ldr	w0, [sp, #572]
  4665f4:	ldr	x1, [sp, #512]
  4665f8:	cmp	x1, x0
  4665fc:	b.eq	46660c <ferror@plt+0x6488c>  // b.none
  466600:	ldr	w0, [sp, #368]
  466604:	orr	w0, w0, #0x2
  466608:	str	w0, [sp, #368]
  46660c:	ldr	w0, [sp, #368]
  466610:	bl	449630 <ferror@plt+0x478b0>
  466614:	ldr	x0, [sp, #472]
  466618:	add	x1, sp, #0x16c
  46661c:	mov	x4, #0x0                   	// #0
  466620:	mov	x3, x1
  466624:	mov	w2, #0x0                   	// #0
  466628:	ldr	x1, [sp, #952]
  46662c:	bl	449b20 <ferror@plt+0x47da0>
  466630:	ldr	x1, [sp, #472]
  466634:	ldr	w0, [sp, #364]
  466638:	mov	w0, w0
  46663c:	add	x0, x1, x0
  466640:	str	x0, [sp, #472]
  466644:	ldr	w1, [sp, #572]
  466648:	ldr	x0, [sp, #1096]
  46664c:	bl	4627a4 <ferror@plt+0x60a24>
  466650:	cmp	w0, #0x0
  466654:	b.lt	466ba8 <ferror@plt+0x64e28>  // b.tstop
  466658:	ldr	x0, [sp, #1096]
  46665c:	ldr	x1, [x0, #24]
  466660:	ldr	w0, [sp, #572]
  466664:	lsl	x0, x0, #1
  466668:	add	x0, x1, x0
  46666c:	mov	w1, #0x7                   	// #7
  466670:	strh	w1, [x0]
  466674:	b	466ba8 <ferror@plt+0x64e28>
  466678:	ldr	x0, [sp, #472]
  46667c:	add	x1, sp, #0x168
  466680:	mov	x4, #0x0                   	// #0
  466684:	mov	x3, x1
  466688:	mov	w2, #0x0                   	// #0
  46668c:	ldr	x1, [sp, #952]
  466690:	bl	449b20 <ferror@plt+0x47da0>
  466694:	ldr	x1, [sp, #472]
  466698:	ldr	w0, [sp, #360]
  46669c:	mov	w0, w0
  4666a0:	add	x0, x1, x0
  4666a4:	str	x0, [sp, #472]
  4666a8:	ldr	x0, [sp, #472]
  4666ac:	add	x1, sp, #0x164
  4666b0:	mov	x4, #0x0                   	// #0
  4666b4:	mov	x3, x1
  4666b8:	mov	w2, #0x0                   	// #0
  4666bc:	ldr	x1, [sp, #952]
  4666c0:	bl	449b20 <ferror@plt+0x47da0>
  4666c4:	ldr	x1, [sp, #472]
  4666c8:	ldr	w0, [sp, #356]
  4666cc:	mov	w0, w0
  4666d0:	add	x0, x1, x0
  4666d4:	str	x0, [sp, #472]
  4666d8:	b	466ba8 <ferror@plt+0x64e28>
  4666dc:	ldr	x0, [sp, #472]
  4666e0:	add	x1, sp, #0x160
  4666e4:	mov	x4, #0x0                   	// #0
  4666e8:	mov	x3, x1
  4666ec:	mov	w2, #0x0                   	// #0
  4666f0:	ldr	x1, [sp, #952]
  4666f4:	bl	449b20 <ferror@plt+0x47da0>
  4666f8:	ldr	x1, [sp, #472]
  4666fc:	ldr	w0, [sp, #352]
  466700:	mov	w0, w0
  466704:	add	x0, x1, x0
  466708:	str	x0, [sp, #472]
  46670c:	b	466ba8 <ferror@plt+0x64e28>
  466710:	ldr	x0, [sp, #472]
  466714:	add	x1, sp, #0x15c
  466718:	mov	x4, #0x0                   	// #0
  46671c:	mov	x3, x1
  466720:	mov	w2, #0x0                   	// #0
  466724:	ldr	x1, [sp, #952]
  466728:	bl	449b20 <ferror@plt+0x47da0>
  46672c:	ldr	x1, [sp, #472]
  466730:	ldr	w0, [sp, #348]
  466734:	mov	w0, w0
  466738:	add	x0, x1, x0
  46673c:	str	x0, [sp, #472]
  466740:	b	466ba8 <ferror@plt+0x64e28>
  466744:	ldr	x0, [sp, #472]
  466748:	add	x2, sp, #0x154
  46674c:	add	x1, sp, #0x158
  466750:	mov	x4, x2
  466754:	mov	x3, x1
  466758:	mov	w2, #0x0                   	// #0
  46675c:	ldr	x1, [sp, #952]
  466760:	bl	449b20 <ferror@plt+0x47da0>
  466764:	str	x0, [sp, #520]
  466768:	ldr	x1, [sp, #472]
  46676c:	ldr	w0, [sp, #344]
  466770:	mov	w0, w0
  466774:	add	x0, x1, x0
  466778:	str	x0, [sp, #472]
  46677c:	ldr	x0, [sp, #520]
  466780:	str	x0, [sp, #536]
  466784:	ldr	x1, [sp, #536]
  466788:	ldr	x0, [sp, #520]
  46678c:	cmp	x1, x0
  466790:	b.eq	4667a0 <ferror@plt+0x64a20>  // b.none
  466794:	ldr	w0, [sp, #340]
  466798:	orr	w0, w0, #0x2
  46679c:	str	w0, [sp, #340]
  4667a0:	ldr	w0, [sp, #340]
  4667a4:	bl	449630 <ferror@plt+0x478b0>
  4667a8:	ldr	x1, [sp, #472]
  4667ac:	ldr	x0, [sp, #536]
  4667b0:	add	x0, x1, x0
  4667b4:	str	x0, [sp, #528]
  4667b8:	ldr	x0, [sp, #472]
  4667bc:	ldr	x1, [sp, #528]
  4667c0:	cmp	x1, x0
  4667c4:	b.cs	4667e8 <ferror@plt+0x64a68>  // b.hs, b.nlast
  4667c8:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4667cc:	add	x0, x0, #0x8b0
  4667d0:	bl	401d40 <gettext@plt>
  4667d4:	ldr	x1, [sp, #536]
  4667d8:	bl	46efd4 <warn@@Base>
  4667dc:	ldr	x0, [sp, #1120]
  4667e0:	str	x0, [sp, #472]
  4667e4:	b	466ba8 <ferror@plt+0x64e28>
  4667e8:	ldr	x0, [sp, #528]
  4667ec:	str	x0, [sp, #472]
  4667f0:	b	466ba8 <ferror@plt+0x64e28>
  4667f4:	ldr	x0, [sp, #472]
  4667f8:	add	x2, sp, #0x14c
  4667fc:	add	x1, sp, #0x150
  466800:	mov	x4, x2
  466804:	mov	x3, x1
  466808:	mov	w2, #0x0                   	// #0
  46680c:	ldr	x1, [sp, #952]
  466810:	bl	449b20 <ferror@plt+0x47da0>
  466814:	str	x0, [sp, #552]
  466818:	ldr	x1, [sp, #472]
  46681c:	ldr	w0, [sp, #336]
  466820:	mov	w0, w0
  466824:	add	x0, x1, x0
  466828:	str	x0, [sp, #472]
  46682c:	ldr	x0, [sp, #552]
  466830:	str	w0, [sp, #572]
  466834:	ldr	w0, [sp, #572]
  466838:	ldr	x1, [sp, #552]
  46683c:	cmp	x1, x0
  466840:	b.eq	466850 <ferror@plt+0x64ad0>  // b.none
  466844:	ldr	w0, [sp, #332]
  466848:	orr	w0, w0, #0x2
  46684c:	str	w0, [sp, #332]
  466850:	ldr	w0, [sp, #332]
  466854:	bl	449630 <ferror@plt+0x478b0>
  466858:	ldr	x0, [sp, #472]
  46685c:	add	x2, sp, #0x144
  466860:	add	x1, sp, #0x148
  466864:	mov	x4, x2
  466868:	mov	x3, x1
  46686c:	mov	w2, #0x0                   	// #0
  466870:	ldr	x1, [sp, #952]
  466874:	bl	449b20 <ferror@plt+0x47da0>
  466878:	str	x0, [sp, #544]
  46687c:	ldr	x1, [sp, #472]
  466880:	ldr	w0, [sp, #328]
  466884:	mov	w0, w0
  466888:	add	x0, x1, x0
  46688c:	str	x0, [sp, #472]
  466890:	ldr	x0, [sp, #544]
  466894:	str	x0, [sp, #536]
  466898:	ldr	x1, [sp, #536]
  46689c:	ldr	x0, [sp, #544]
  4668a0:	cmp	x1, x0
  4668a4:	b.eq	4668b4 <ferror@plt+0x64b34>  // b.none
  4668a8:	ldr	w0, [sp, #324]
  4668ac:	orr	w0, w0, #0x2
  4668b0:	str	w0, [sp, #324]
  4668b4:	ldr	w0, [sp, #324]
  4668b8:	bl	449630 <ferror@plt+0x478b0>
  4668bc:	ldr	x1, [sp, #472]
  4668c0:	ldr	x0, [sp, #536]
  4668c4:	add	x0, x1, x0
  4668c8:	str	x0, [sp, #528]
  4668cc:	ldr	x0, [sp, #472]
  4668d0:	ldr	x1, [sp, #528]
  4668d4:	cmp	x1, x0
  4668d8:	b.cs	4668fc <ferror@plt+0x64b7c>  // b.hs, b.nlast
  4668dc:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4668e0:	add	x0, x0, #0x8d8
  4668e4:	bl	401d40 <gettext@plt>
  4668e8:	ldr	x1, [sp, #536]
  4668ec:	bl	46efd4 <warn@@Base>
  4668f0:	ldr	x0, [sp, #1120]
  4668f4:	str	x0, [sp, #472]
  4668f8:	b	466904 <ferror@plt+0x64b84>
  4668fc:	ldr	x0, [sp, #528]
  466900:	str	x0, [sp, #472]
  466904:	ldr	w1, [sp, #572]
  466908:	ldr	x0, [sp, #1096]
  46690c:	bl	4627a4 <ferror@plt+0x60a24>
  466910:	cmp	w0, #0x0
  466914:	b.lt	466ba8 <ferror@plt+0x64e28>  // b.tstop
  466918:	ldr	x0, [sp, #1096]
  46691c:	ldr	x1, [x0, #24]
  466920:	ldr	w0, [sp, #572]
  466924:	lsl	x0, x0, #1
  466928:	add	x0, x1, x0
  46692c:	mov	w1, #0x7                   	// #7
  466930:	strh	w1, [x0]
  466934:	b	466ba8 <ferror@plt+0x64e28>
  466938:	ldr	x0, [sp, #472]
  46693c:	add	x2, sp, #0x13c
  466940:	add	x1, sp, #0x140
  466944:	mov	x4, x2
  466948:	mov	x3, x1
  46694c:	mov	w2, #0x0                   	// #0
  466950:	ldr	x1, [sp, #952]
  466954:	bl	449b20 <ferror@plt+0x47da0>
  466958:	str	x0, [sp, #560]
  46695c:	ldr	x1, [sp, #472]
  466960:	ldr	w0, [sp, #320]
  466964:	mov	w0, w0
  466968:	add	x0, x1, x0
  46696c:	str	x0, [sp, #472]
  466970:	ldr	x0, [sp, #560]
  466974:	str	w0, [sp, #572]
  466978:	ldr	w0, [sp, #572]
  46697c:	ldr	x1, [sp, #560]
  466980:	cmp	x1, x0
  466984:	b.eq	466994 <ferror@plt+0x64c14>  // b.none
  466988:	ldr	w0, [sp, #316]
  46698c:	orr	w0, w0, #0x2
  466990:	str	w0, [sp, #316]
  466994:	ldr	w0, [sp, #316]
  466998:	bl	449630 <ferror@plt+0x478b0>
  46699c:	ldr	x0, [sp, #472]
  4669a0:	add	x1, sp, #0x138
  4669a4:	mov	x4, #0x0                   	// #0
  4669a8:	mov	x3, x1
  4669ac:	mov	w2, #0x1                   	// #1
  4669b0:	ldr	x1, [sp, #952]
  4669b4:	bl	449b20 <ferror@plt+0x47da0>
  4669b8:	ldr	x1, [sp, #472]
  4669bc:	ldr	w0, [sp, #312]
  4669c0:	mov	w0, w0
  4669c4:	add	x0, x1, x0
  4669c8:	str	x0, [sp, #472]
  4669cc:	ldr	w1, [sp, #572]
  4669d0:	ldr	x0, [sp, #1096]
  4669d4:	bl	4627a4 <ferror@plt+0x60a24>
  4669d8:	cmp	w0, #0x0
  4669dc:	b.lt	466ba8 <ferror@plt+0x64e28>  // b.tstop
  4669e0:	ldr	x0, [sp, #1096]
  4669e4:	ldr	x1, [x0, #24]
  4669e8:	ldr	w0, [sp, #572]
  4669ec:	lsl	x0, x0, #1
  4669f0:	add	x0, x1, x0
  4669f4:	mov	w1, #0x7                   	// #7
  4669f8:	strh	w1, [x0]
  4669fc:	b	466ba8 <ferror@plt+0x64e28>
  466a00:	ldr	x0, [sp, #472]
  466a04:	add	x1, sp, #0x134
  466a08:	mov	x4, #0x0                   	// #0
  466a0c:	mov	x3, x1
  466a10:	mov	w2, #0x0                   	// #0
  466a14:	ldr	x1, [sp, #952]
  466a18:	bl	449b20 <ferror@plt+0x47da0>
  466a1c:	ldr	x1, [sp, #472]
  466a20:	ldr	w0, [sp, #308]
  466a24:	mov	w0, w0
  466a28:	add	x0, x1, x0
  466a2c:	str	x0, [sp, #472]
  466a30:	ldr	x0, [sp, #472]
  466a34:	add	x1, sp, #0x130
  466a38:	mov	x4, #0x0                   	// #0
  466a3c:	mov	x3, x1
  466a40:	mov	w2, #0x1                   	// #1
  466a44:	ldr	x1, [sp, #952]
  466a48:	bl	449b20 <ferror@plt+0x47da0>
  466a4c:	ldr	x1, [sp, #472]
  466a50:	ldr	w0, [sp, #304]
  466a54:	mov	w0, w0
  466a58:	add	x0, x1, x0
  466a5c:	str	x0, [sp, #472]
  466a60:	b	466ba8 <ferror@plt+0x64e28>
  466a64:	ldr	x0, [sp, #472]
  466a68:	add	x1, sp, #0x12c
  466a6c:	mov	x4, #0x0                   	// #0
  466a70:	mov	x3, x1
  466a74:	mov	w2, #0x1                   	// #1
  466a78:	ldr	x1, [sp, #952]
  466a7c:	bl	449b20 <ferror@plt+0x47da0>
  466a80:	ldr	x1, [sp, #472]
  466a84:	ldr	w0, [sp, #300]
  466a88:	mov	w0, w0
  466a8c:	add	x0, x1, x0
  466a90:	str	x0, [sp, #472]
  466a94:	b	466ba8 <ferror@plt+0x64e28>
  466a98:	ldr	x0, [sp, #472]
  466a9c:	add	x0, x0, #0x8
  466aa0:	str	x0, [sp, #472]
  466aa4:	b	466ba8 <ferror@plt+0x64e28>
  466aa8:	ldr	x0, [sp, #472]
  466aac:	add	x1, sp, #0x128
  466ab0:	mov	x4, #0x0                   	// #0
  466ab4:	mov	x3, x1
  466ab8:	mov	w2, #0x0                   	// #0
  466abc:	ldr	x1, [sp, #952]
  466ac0:	bl	449b20 <ferror@plt+0x47da0>
  466ac4:	ldr	x1, [sp, #472]
  466ac8:	ldr	w0, [sp, #296]
  466acc:	mov	w0, w0
  466ad0:	add	x0, x1, x0
  466ad4:	str	x0, [sp, #472]
  466ad8:	b	466ba8 <ferror@plt+0x64e28>
  466adc:	ldr	x0, [sp, #472]
  466ae0:	add	x2, sp, #0x120
  466ae4:	add	x1, sp, #0x124
  466ae8:	mov	x4, x2
  466aec:	mov	x3, x1
  466af0:	mov	w2, #0x0                   	// #0
  466af4:	ldr	x1, [sp, #952]
  466af8:	bl	449b20 <ferror@plt+0x47da0>
  466afc:	str	x0, [sp, #576]
  466b00:	ldr	x1, [sp, #472]
  466b04:	ldr	w0, [sp, #292]
  466b08:	mov	w0, w0
  466b0c:	add	x0, x1, x0
  466b10:	str	x0, [sp, #472]
  466b14:	ldr	x0, [sp, #576]
  466b18:	str	w0, [sp, #572]
  466b1c:	ldr	w0, [sp, #572]
  466b20:	ldr	x1, [sp, #576]
  466b24:	cmp	x1, x0
  466b28:	b.eq	466b38 <ferror@plt+0x64db8>  // b.none
  466b2c:	ldr	w0, [sp, #288]
  466b30:	orr	w0, w0, #0x2
  466b34:	str	w0, [sp, #288]
  466b38:	ldr	w0, [sp, #288]
  466b3c:	bl	449630 <ferror@plt+0x478b0>
  466b40:	ldr	x0, [sp, #472]
  466b44:	add	x1, sp, #0x11c
  466b48:	mov	x4, #0x0                   	// #0
  466b4c:	mov	x3, x1
  466b50:	mov	w2, #0x0                   	// #0
  466b54:	ldr	x1, [sp, #952]
  466b58:	bl	449b20 <ferror@plt+0x47da0>
  466b5c:	ldr	x1, [sp, #472]
  466b60:	ldr	w0, [sp, #284]
  466b64:	mov	w0, w0
  466b68:	add	x0, x1, x0
  466b6c:	str	x0, [sp, #472]
  466b70:	ldr	w1, [sp, #572]
  466b74:	ldr	x0, [sp, #1096]
  466b78:	bl	4627a4 <ferror@plt+0x60a24>
  466b7c:	cmp	w0, #0x0
  466b80:	b.lt	466ba8 <ferror@plt+0x64e28>  // b.tstop
  466b84:	ldr	x0, [sp, #1096]
  466b88:	ldr	x1, [x0, #24]
  466b8c:	ldr	w0, [sp, #572]
  466b90:	lsl	x0, x0, #1
  466b94:	add	x0, x1, x0
  466b98:	mov	w1, #0x7                   	// #7
  466b9c:	strh	w1, [x0]
  466ba0:	b	466ba8 <ferror@plt+0x64e28>
  466ba4:	nop
  466ba8:	ldr	x0, [sp, #472]
  466bac:	ldr	x1, [sp, #1120]
  466bb0:	cmp	x1, x0
  466bb4:	b.hi	4661e0 <ferror@plt+0x64460>  // b.pmore
  466bb8:	ldr	x0, [sp, #888]
  466bbc:	str	x0, [sp, #472]
  466bc0:	mov	w0, #0x1                   	// #1
  466bc4:	str	w0, [sp, #1080]
  466bc8:	b	4690b8 <ferror@plt+0x67338>
  466bcc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  466bd0:	add	x0, x0, #0xbc0
  466bd4:	str	x0, [sp, #976]
  466bd8:	ldr	x0, [sp, #472]
  466bdc:	add	x1, x0, #0x1
  466be0:	str	x1, [sp, #472]
  466be4:	ldrb	w0, [x0]
  466be8:	str	w0, [sp, #992]
  466bec:	ldr	w0, [sp, #992]
  466bf0:	and	w0, w0, #0x3f
  466bf4:	str	w0, [sp, #884]
  466bf8:	ldr	w0, [sp, #992]
  466bfc:	and	w0, w0, #0xc0
  466c00:	cmp	w0, #0x0
  466c04:	b.eq	466c14 <ferror@plt+0x64e94>  // b.none
  466c08:	ldr	w0, [sp, #992]
  466c0c:	and	w0, w0, #0xc0
  466c10:	str	w0, [sp, #992]
  466c14:	ldr	w0, [sp, #992]
  466c18:	cmp	w0, #0x0
  466c1c:	b.eq	466c24 <ferror@plt+0x64ea4>  // b.none
  466c20:	str	wzr, [sp, #1080]
  466c24:	ldr	w0, [sp, #992]
  466c28:	cmp	w0, #0xc0
  466c2c:	b.hi	46906c <ferror@plt+0x672ec>  // b.pmore
  466c30:	adrp	x1, 4a9000 <warn@@Base+0x3a02c>
  466c34:	add	x1, x1, #0x164
  466c38:	ldr	w0, [x1, w0, uxtw #2]
  466c3c:	adr	x1, 466c48 <ferror@plt+0x64ec8>
  466c40:	add	x0, x1, w0, sxtw #2
  466c44:	br	x0
  466c48:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  466c4c:	add	x0, x0, #0x568
  466c50:	ldr	w0, [x0]
  466c54:	cmp	w0, #0x0
  466c58:	b.eq	466c78 <ferror@plt+0x64ef8>  // b.none
  466c5c:	add	x1, sp, #0x1d4
  466c60:	add	x0, sp, #0x1c4
  466c64:	mov	x2, x1
  466c68:	mov	x1, x0
  466c6c:	ldr	x0, [sp, #1096]
  466c70:	bl	464118 <ferror@plt+0x62398>
  466c74:	b	466cd0 <ferror@plt+0x64f50>
  466c78:	ldr	x0, [sp, #1096]
  466c7c:	ldr	w1, [x0, #48]
  466c80:	ldr	w0, [sp, #884]
  466c84:	mul	w19, w1, w0
  466c88:	ldr	x0, [sp, #1096]
  466c8c:	ldr	x1, [x0, #56]
  466c90:	ldr	x0, [sp, #1096]
  466c94:	ldr	w2, [x0, #48]
  466c98:	ldr	w0, [sp, #884]
  466c9c:	mul	w0, w2, w0
  466ca0:	mov	w0, w0
  466ca4:	add	x1, x1, x0
  466ca8:	ldr	x0, [sp, #1096]
  466cac:	ldrb	w0, [x0, #94]
  466cb0:	mov	w2, w0
  466cb4:	mov	x0, #0x0                   	// #0
  466cb8:	bl	449858 <ferror@plt+0x47ad8>
  466cbc:	mov	x2, x0
  466cc0:	mov	w1, w19
  466cc4:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  466cc8:	add	x0, x0, #0x900
  466ccc:	bl	401cf0 <printf@plt>
  466cd0:	ldr	x0, [sp, #1096]
  466cd4:	ldr	x1, [x0, #56]
  466cd8:	ldr	x0, [sp, #1096]
  466cdc:	ldr	w2, [x0, #48]
  466ce0:	ldr	w0, [sp, #884]
  466ce4:	mul	w0, w2, w0
  466ce8:	mov	w0, w0
  466cec:	add	x1, x1, x0
  466cf0:	ldr	x0, [sp, #1096]
  466cf4:	str	x1, [x0, #56]
  466cf8:	b	4690b8 <ferror@plt+0x67338>
  466cfc:	ldr	x0, [sp, #472]
  466d00:	add	x2, sp, #0x114
  466d04:	add	x1, sp, #0x118
  466d08:	mov	x4, x2
  466d0c:	mov	x3, x1
  466d10:	mov	w2, #0x0                   	// #0
  466d14:	ldr	x1, [sp, #952]
  466d18:	bl	449b20 <ferror@plt+0x47da0>
  466d1c:	str	x0, [sp, #872]
  466d20:	ldr	x1, [sp, #472]
  466d24:	ldr	w0, [sp, #280]
  466d28:	mov	w0, w0
  466d2c:	add	x0, x1, x0
  466d30:	str	x0, [sp, #472]
  466d34:	ldr	x0, [sp, #872]
  466d38:	str	x0, [sp, #864]
  466d3c:	ldr	x1, [sp, #864]
  466d40:	ldr	x0, [sp, #872]
  466d44:	cmp	x1, x0
  466d48:	b.eq	466d58 <ferror@plt+0x64fd8>  // b.none
  466d4c:	ldr	w0, [sp, #276]
  466d50:	orr	w0, w0, #0x2
  466d54:	str	w0, [sp, #276]
  466d58:	ldr	w0, [sp, #276]
  466d5c:	bl	449630 <ferror@plt+0x478b0>
  466d60:	ldr	x0, [sp, #1096]
  466d64:	ldr	w0, [x0, #16]
  466d68:	ldr	w1, [sp, #884]
  466d6c:	cmp	w1, w0
  466d70:	b.cc	466d7c <ferror@plt+0x64ffc>  // b.lo, b.ul, b.last
  466d74:	ldr	x0, [sp, #928]
  466d78:	str	x0, [sp, #976]
  466d7c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  466d80:	add	x0, x0, #0x568
  466d84:	ldr	w0, [x0]
  466d88:	cmp	w0, #0x0
  466d8c:	b.eq	466da0 <ferror@plt+0x65020>  // b.none
  466d90:	ldr	x0, [sp, #976]
  466d94:	ldrb	w0, [x0]
  466d98:	cmp	w0, #0x0
  466d9c:	b.eq	466dd8 <ferror@plt+0x65058>  // b.none
  466da0:	mov	w1, #0x0                   	// #0
  466da4:	ldr	w0, [sp, #884]
  466da8:	bl	464068 <ferror@plt+0x622e8>
  466dac:	mov	x2, x0
  466db0:	ldr	x0, [sp, #1096]
  466db4:	ldr	w0, [x0, #52]
  466db8:	sxtw	x1, w0
  466dbc:	ldr	x0, [sp, #864]
  466dc0:	mul	x0, x1, x0
  466dc4:	mov	x3, x0
  466dc8:	ldr	x1, [sp, #976]
  466dcc:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  466dd0:	add	x0, x0, #0x920
  466dd4:	bl	401cf0 <printf@plt>
  466dd8:	ldr	x0, [sp, #976]
  466ddc:	ldrb	w0, [x0]
  466de0:	cmp	w0, #0x0
  466de4:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  466de8:	ldr	x0, [sp, #1096]
  466dec:	ldr	x1, [x0, #24]
  466df0:	ldr	w0, [sp, #884]
  466df4:	lsl	x0, x0, #1
  466df8:	add	x0, x1, x0
  466dfc:	mov	w1, #0x80                  	// #128
  466e00:	strh	w1, [x0]
  466e04:	ldr	x0, [sp, #1096]
  466e08:	ldr	w0, [x0, #52]
  466e0c:	sxtw	x0, w0
  466e10:	mov	w1, w0
  466e14:	ldr	x0, [sp, #864]
  466e18:	mul	w2, w1, w0
  466e1c:	ldr	x0, [sp, #1096]
  466e20:	ldr	x1, [x0, #32]
  466e24:	ldr	w0, [sp, #884]
  466e28:	lsl	x0, x0, #2
  466e2c:	add	x0, x1, x0
  466e30:	mov	w1, w2
  466e34:	str	w1, [x0]
  466e38:	b	4690b8 <ferror@plt+0x67338>
  466e3c:	ldr	x0, [sp, #1096]
  466e40:	ldr	w0, [x0, #16]
  466e44:	ldr	w1, [sp, #884]
  466e48:	cmp	w1, w0
  466e4c:	b.cc	466e58 <ferror@plt+0x650d8>  // b.lo, b.ul, b.last
  466e50:	ldr	x0, [sp, #928]
  466e54:	str	x0, [sp, #976]
  466e58:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  466e5c:	add	x0, x0, #0x568
  466e60:	ldr	w0, [x0]
  466e64:	cmp	w0, #0x0
  466e68:	b.eq	466e7c <ferror@plt+0x650fc>  // b.none
  466e6c:	ldr	x0, [sp, #976]
  466e70:	ldrb	w0, [x0]
  466e74:	cmp	w0, #0x0
  466e78:	b.eq	466e9c <ferror@plt+0x6511c>  // b.none
  466e7c:	mov	w1, #0x0                   	// #0
  466e80:	ldr	w0, [sp, #884]
  466e84:	bl	464068 <ferror@plt+0x622e8>
  466e88:	mov	x2, x0
  466e8c:	ldr	x1, [sp, #976]
  466e90:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  466e94:	add	x0, x0, #0x948
  466e98:	bl	401cf0 <printf@plt>
  466e9c:	ldr	x0, [sp, #976]
  466ea0:	ldrb	w0, [x0]
  466ea4:	cmp	w0, #0x0
  466ea8:	b.eq	466eb0 <ferror@plt+0x65130>  // b.none
  466eac:	b	4690b8 <ferror@plt+0x67338>
  466eb0:	ldr	x0, [sp, #456]
  466eb4:	ldr	w0, [x0, #16]
  466eb8:	ldr	w1, [sp, #884]
  466ebc:	cmp	w1, w0
  466ec0:	b.cs	466ef8 <ferror@plt+0x65178>  // b.hs, b.nlast
  466ec4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  466ec8:	add	x0, x0, #0x568
  466ecc:	ldr	w0, [x0]
  466ed0:	cmp	w0, #0x0
  466ed4:	b.eq	466f30 <ferror@plt+0x651b0>  // b.none
  466ed8:	ldr	x0, [sp, #456]
  466edc:	ldr	x1, [x0, #24]
  466ee0:	ldr	w0, [sp, #884]
  466ee4:	lsl	x0, x0, #1
  466ee8:	add	x0, x1, x0
  466eec:	ldrsh	w0, [x0]
  466ef0:	cmn	w0, #0x1
  466ef4:	b.ne	466f30 <ferror@plt+0x651b0>  // b.any
  466ef8:	ldr	x0, [sp, #1096]
  466efc:	ldr	x1, [x0, #24]
  466f00:	ldr	w0, [sp, #884]
  466f04:	lsl	x0, x0, #1
  466f08:	add	x0, x1, x0
  466f0c:	mov	w1, #0x7                   	// #7
  466f10:	strh	w1, [x0]
  466f14:	ldr	x0, [sp, #1096]
  466f18:	ldr	x1, [x0, #32]
  466f1c:	ldr	w0, [sp, #884]
  466f20:	lsl	x0, x0, #2
  466f24:	add	x0, x1, x0
  466f28:	str	wzr, [x0]
  466f2c:	b	466f90 <ferror@plt+0x65210>
  466f30:	ldr	x0, [sp, #456]
  466f34:	ldr	x1, [x0, #24]
  466f38:	ldr	w0, [sp, #884]
  466f3c:	lsl	x0, x0, #1
  466f40:	add	x1, x1, x0
  466f44:	ldr	x0, [sp, #1096]
  466f48:	ldr	x2, [x0, #24]
  466f4c:	ldr	w0, [sp, #884]
  466f50:	lsl	x0, x0, #1
  466f54:	add	x0, x2, x0
  466f58:	ldrsh	w1, [x1]
  466f5c:	strh	w1, [x0]
  466f60:	ldr	x0, [sp, #456]
  466f64:	ldr	x1, [x0, #32]
  466f68:	ldr	w0, [sp, #884]
  466f6c:	lsl	x0, x0, #2
  466f70:	add	x1, x1, x0
  466f74:	ldr	x0, [sp, #1096]
  466f78:	ldr	x2, [x0, #32]
  466f7c:	ldr	w0, [sp, #884]
  466f80:	lsl	x0, x0, #2
  466f84:	add	x0, x2, x0
  466f88:	ldr	w1, [x1]
  466f8c:	str	w1, [x0]
  466f90:	b	4690b8 <ferror@plt+0x67338>
  466f94:	ldr	x0, [sp, #1096]
  466f98:	ldrb	w0, [x0, #92]
  466f9c:	mov	w1, w0
  466fa0:	add	x0, sp, #0x1d8
  466fa4:	ldr	x3, [sp, #1120]
  466fa8:	ldr	x2, [sp, #40]
  466fac:	bl	4496e8 <ferror@plt+0x47968>
  466fb0:	str	x0, [sp, #592]
  466fb4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  466fb8:	add	x0, x0, #0x568
  466fbc:	ldr	w0, [x0]
  466fc0:	cmp	w0, #0x0
  466fc4:	b.eq	466fe4 <ferror@plt+0x65264>  // b.none
  466fc8:	add	x1, sp, #0x1d4
  466fcc:	add	x0, sp, #0x1c4
  466fd0:	mov	x2, x1
  466fd4:	mov	x1, x0
  466fd8:	ldr	x0, [sp, #1096]
  466fdc:	bl	464118 <ferror@plt+0x62398>
  466fe0:	b	46700c <ferror@plt+0x6528c>
  466fe4:	ldr	x0, [sp, #1096]
  466fe8:	ldrb	w0, [x0, #94]
  466fec:	mov	w2, w0
  466ff0:	ldr	x1, [sp, #592]
  466ff4:	mov	x0, #0x0                   	// #0
  466ff8:	bl	449858 <ferror@plt+0x47ad8>
  466ffc:	mov	x1, x0
  467000:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  467004:	add	x0, x0, #0x960
  467008:	bl	401cf0 <printf@plt>
  46700c:	ldr	x0, [sp, #1096]
  467010:	ldr	x1, [sp, #592]
  467014:	str	x1, [x0, #56]
  467018:	b	4690b8 <ferror@plt+0x67338>
  46701c:	mov	w0, #0x1                   	// #1
  467020:	str	w0, [sp, #972]
  467024:	ldr	w0, [sp, #972]
  467028:	cmp	w0, #0x8
  46702c:	b.ls	467060 <ferror@plt+0x652e0>  // b.plast
  467030:	ldr	w0, [sp, #972]
  467034:	mov	x2, x0
  467038:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46703c:	add	x1, x0, #0xc78
  467040:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  467044:	add	x0, x0, #0xcc8
  467048:	bl	401920 <ngettext@plt>
  46704c:	mov	w2, #0x8                   	// #8
  467050:	ldr	w1, [sp, #972]
  467054:	bl	46eed4 <error@@Base>
  467058:	mov	w0, #0x8                   	// #8
  46705c:	str	w0, [sp, #972]
  467060:	ldr	x1, [sp, #472]
  467064:	ldr	w0, [sp, #972]
  467068:	add	x0, x1, x0
  46706c:	ldr	x1, [sp, #952]
  467070:	cmp	x1, x0
  467074:	b.hi	4670a0 <ferror@plt+0x65320>  // b.pmore
  467078:	ldr	x0, [sp, #472]
  46707c:	ldr	x1, [sp, #952]
  467080:	cmp	x1, x0
  467084:	b.ls	46709c <ferror@plt+0x6531c>  // b.plast
  467088:	ldr	x0, [sp, #472]
  46708c:	ldr	x1, [sp, #952]
  467090:	sub	x0, x1, x0
  467094:	str	w0, [sp, #972]
  467098:	b	4670a0 <ferror@plt+0x65320>
  46709c:	str	wzr, [sp, #972]
  4670a0:	ldr	w0, [sp, #972]
  4670a4:	cmp	w0, #0x0
  4670a8:	b.eq	4670b8 <ferror@plt+0x65338>  // b.none
  4670ac:	ldr	w0, [sp, #972]
  4670b0:	cmp	w0, #0x8
  4670b4:	b.ls	4670c0 <ferror@plt+0x65340>  // b.plast
  4670b8:	str	xzr, [sp, #984]
  4670bc:	b	4670dc <ferror@plt+0x6535c>
  4670c0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4670c4:	add	x0, x0, #0x580
  4670c8:	ldr	x2, [x0]
  4670cc:	ldr	x0, [sp, #472]
  4670d0:	ldr	w1, [sp, #972]
  4670d4:	blr	x2
  4670d8:	str	x0, [sp, #984]
  4670dc:	ldr	x0, [sp, #472]
  4670e0:	add	x0, x0, #0x1
  4670e4:	str	x0, [sp, #472]
  4670e8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4670ec:	add	x0, x0, #0x568
  4670f0:	ldr	w0, [x0]
  4670f4:	cmp	w0, #0x0
  4670f8:	b.eq	467118 <ferror@plt+0x65398>  // b.none
  4670fc:	add	x1, sp, #0x1d4
  467100:	add	x0, sp, #0x1c4
  467104:	mov	x2, x1
  467108:	mov	x1, x0
  46710c:	ldr	x0, [sp, #1096]
  467110:	bl	464118 <ferror@plt+0x62398>
  467114:	b	467174 <ferror@plt+0x653f4>
  467118:	ldr	x0, [sp, #1096]
  46711c:	ldr	w0, [x0, #48]
  467120:	mov	w1, w0
  467124:	ldr	x0, [sp, #984]
  467128:	mul	x19, x1, x0
  46712c:	ldr	x0, [sp, #1096]
  467130:	ldr	x1, [x0, #56]
  467134:	ldr	x0, [sp, #1096]
  467138:	ldr	w0, [x0, #48]
  46713c:	mov	w2, w0
  467140:	ldr	x0, [sp, #984]
  467144:	mul	x0, x2, x0
  467148:	add	x1, x1, x0
  46714c:	ldr	x0, [sp, #1096]
  467150:	ldrb	w0, [x0, #94]
  467154:	mov	w2, w0
  467158:	mov	x0, #0x0                   	// #0
  46715c:	bl	449858 <ferror@plt+0x47ad8>
  467160:	mov	x2, x0
  467164:	mov	x1, x19
  467168:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  46716c:	add	x0, x0, #0x978
  467170:	bl	401cf0 <printf@plt>
  467174:	ldr	x0, [sp, #1096]
  467178:	ldr	x1, [x0, #56]
  46717c:	ldr	x0, [sp, #1096]
  467180:	ldr	w0, [x0, #48]
  467184:	mov	w2, w0
  467188:	ldr	x0, [sp, #984]
  46718c:	mul	x0, x2, x0
  467190:	add	x1, x1, x0
  467194:	ldr	x0, [sp, #1096]
  467198:	str	x1, [x0, #56]
  46719c:	b	4690b8 <ferror@plt+0x67338>
  4671a0:	mov	w0, #0x2                   	// #2
  4671a4:	str	w0, [sp, #968]
  4671a8:	ldr	w0, [sp, #968]
  4671ac:	cmp	w0, #0x8
  4671b0:	b.ls	4671e4 <ferror@plt+0x65464>  // b.plast
  4671b4:	ldr	w0, [sp, #968]
  4671b8:	mov	x2, x0
  4671bc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4671c0:	add	x1, x0, #0xc78
  4671c4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4671c8:	add	x0, x0, #0xcc8
  4671cc:	bl	401920 <ngettext@plt>
  4671d0:	mov	w2, #0x8                   	// #8
  4671d4:	ldr	w1, [sp, #968]
  4671d8:	bl	46eed4 <error@@Base>
  4671dc:	mov	w0, #0x8                   	// #8
  4671e0:	str	w0, [sp, #968]
  4671e4:	ldr	x1, [sp, #472]
  4671e8:	ldr	w0, [sp, #968]
  4671ec:	add	x0, x1, x0
  4671f0:	ldr	x1, [sp, #1120]
  4671f4:	cmp	x1, x0
  4671f8:	b.hi	467224 <ferror@plt+0x654a4>  // b.pmore
  4671fc:	ldr	x0, [sp, #472]
  467200:	ldr	x1, [sp, #1120]
  467204:	cmp	x1, x0
  467208:	b.ls	467220 <ferror@plt+0x654a0>  // b.plast
  46720c:	ldr	x0, [sp, #472]
  467210:	ldr	x1, [sp, #1120]
  467214:	sub	x0, x1, x0
  467218:	str	w0, [sp, #968]
  46721c:	b	467224 <ferror@plt+0x654a4>
  467220:	str	wzr, [sp, #968]
  467224:	ldr	w0, [sp, #968]
  467228:	cmp	w0, #0x0
  46722c:	b.eq	46723c <ferror@plt+0x654bc>  // b.none
  467230:	ldr	w0, [sp, #968]
  467234:	cmp	w0, #0x8
  467238:	b.ls	467244 <ferror@plt+0x654c4>  // b.plast
  46723c:	str	xzr, [sp, #984]
  467240:	b	467260 <ferror@plt+0x654e0>
  467244:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  467248:	add	x0, x0, #0x580
  46724c:	ldr	x2, [x0]
  467250:	ldr	x0, [sp, #472]
  467254:	ldr	w1, [sp, #968]
  467258:	blr	x2
  46725c:	str	x0, [sp, #984]
  467260:	ldr	x0, [sp, #472]
  467264:	add	x0, x0, #0x2
  467268:	str	x0, [sp, #472]
  46726c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  467270:	add	x0, x0, #0x568
  467274:	ldr	w0, [x0]
  467278:	cmp	w0, #0x0
  46727c:	b.eq	46729c <ferror@plt+0x6551c>  // b.none
  467280:	add	x1, sp, #0x1d4
  467284:	add	x0, sp, #0x1c4
  467288:	mov	x2, x1
  46728c:	mov	x1, x0
  467290:	ldr	x0, [sp, #1096]
  467294:	bl	464118 <ferror@plt+0x62398>
  467298:	b	4672f8 <ferror@plt+0x65578>
  46729c:	ldr	x0, [sp, #1096]
  4672a0:	ldr	w0, [x0, #48]
  4672a4:	mov	w1, w0
  4672a8:	ldr	x0, [sp, #984]
  4672ac:	mul	x19, x1, x0
  4672b0:	ldr	x0, [sp, #1096]
  4672b4:	ldr	x1, [x0, #56]
  4672b8:	ldr	x0, [sp, #1096]
  4672bc:	ldr	w0, [x0, #48]
  4672c0:	mov	w2, w0
  4672c4:	ldr	x0, [sp, #984]
  4672c8:	mul	x0, x2, x0
  4672cc:	add	x1, x1, x0
  4672d0:	ldr	x0, [sp, #1096]
  4672d4:	ldrb	w0, [x0, #94]
  4672d8:	mov	w2, w0
  4672dc:	mov	x0, #0x0                   	// #0
  4672e0:	bl	449858 <ferror@plt+0x47ad8>
  4672e4:	mov	x2, x0
  4672e8:	mov	x1, x19
  4672ec:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4672f0:	add	x0, x0, #0x9a0
  4672f4:	bl	401cf0 <printf@plt>
  4672f8:	ldr	x0, [sp, #1096]
  4672fc:	ldr	x1, [x0, #56]
  467300:	ldr	x0, [sp, #1096]
  467304:	ldr	w0, [x0, #48]
  467308:	mov	w2, w0
  46730c:	ldr	x0, [sp, #984]
  467310:	mul	x0, x2, x0
  467314:	add	x1, x1, x0
  467318:	ldr	x0, [sp, #1096]
  46731c:	str	x1, [x0, #56]
  467320:	b	4690b8 <ferror@plt+0x67338>
  467324:	mov	w0, #0x4                   	// #4
  467328:	str	w0, [sp, #964]
  46732c:	ldr	w0, [sp, #964]
  467330:	cmp	w0, #0x8
  467334:	b.ls	467368 <ferror@plt+0x655e8>  // b.plast
  467338:	ldr	w0, [sp, #964]
  46733c:	mov	x2, x0
  467340:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  467344:	add	x1, x0, #0xc78
  467348:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46734c:	add	x0, x0, #0xcc8
  467350:	bl	401920 <ngettext@plt>
  467354:	mov	w2, #0x8                   	// #8
  467358:	ldr	w1, [sp, #964]
  46735c:	bl	46eed4 <error@@Base>
  467360:	mov	w0, #0x8                   	// #8
  467364:	str	w0, [sp, #964]
  467368:	ldr	x1, [sp, #472]
  46736c:	ldr	w0, [sp, #964]
  467370:	add	x0, x1, x0
  467374:	ldr	x1, [sp, #1120]
  467378:	cmp	x1, x0
  46737c:	b.hi	4673a8 <ferror@plt+0x65628>  // b.pmore
  467380:	ldr	x0, [sp, #472]
  467384:	ldr	x1, [sp, #1120]
  467388:	cmp	x1, x0
  46738c:	b.ls	4673a4 <ferror@plt+0x65624>  // b.plast
  467390:	ldr	x0, [sp, #472]
  467394:	ldr	x1, [sp, #1120]
  467398:	sub	x0, x1, x0
  46739c:	str	w0, [sp, #964]
  4673a0:	b	4673a8 <ferror@plt+0x65628>
  4673a4:	str	wzr, [sp, #964]
  4673a8:	ldr	w0, [sp, #964]
  4673ac:	cmp	w0, #0x0
  4673b0:	b.eq	4673c0 <ferror@plt+0x65640>  // b.none
  4673b4:	ldr	w0, [sp, #964]
  4673b8:	cmp	w0, #0x8
  4673bc:	b.ls	4673c8 <ferror@plt+0x65648>  // b.plast
  4673c0:	str	xzr, [sp, #984]
  4673c4:	b	4673e4 <ferror@plt+0x65664>
  4673c8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4673cc:	add	x0, x0, #0x580
  4673d0:	ldr	x2, [x0]
  4673d4:	ldr	x0, [sp, #472]
  4673d8:	ldr	w1, [sp, #964]
  4673dc:	blr	x2
  4673e0:	str	x0, [sp, #984]
  4673e4:	ldr	x0, [sp, #472]
  4673e8:	add	x0, x0, #0x4
  4673ec:	str	x0, [sp, #472]
  4673f0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4673f4:	add	x0, x0, #0x568
  4673f8:	ldr	w0, [x0]
  4673fc:	cmp	w0, #0x0
  467400:	b.eq	467420 <ferror@plt+0x656a0>  // b.none
  467404:	add	x1, sp, #0x1d4
  467408:	add	x0, sp, #0x1c4
  46740c:	mov	x2, x1
  467410:	mov	x1, x0
  467414:	ldr	x0, [sp, #1096]
  467418:	bl	464118 <ferror@plt+0x62398>
  46741c:	b	46747c <ferror@plt+0x656fc>
  467420:	ldr	x0, [sp, #1096]
  467424:	ldr	w0, [x0, #48]
  467428:	mov	w1, w0
  46742c:	ldr	x0, [sp, #984]
  467430:	mul	x19, x1, x0
  467434:	ldr	x0, [sp, #1096]
  467438:	ldr	x1, [x0, #56]
  46743c:	ldr	x0, [sp, #1096]
  467440:	ldr	w0, [x0, #48]
  467444:	mov	w2, w0
  467448:	ldr	x0, [sp, #984]
  46744c:	mul	x0, x2, x0
  467450:	add	x1, x1, x0
  467454:	ldr	x0, [sp, #1096]
  467458:	ldrb	w0, [x0, #94]
  46745c:	mov	w2, w0
  467460:	mov	x0, #0x0                   	// #0
  467464:	bl	449858 <ferror@plt+0x47ad8>
  467468:	mov	x2, x0
  46746c:	mov	x1, x19
  467470:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  467474:	add	x0, x0, #0x9c8
  467478:	bl	401cf0 <printf@plt>
  46747c:	ldr	x0, [sp, #1096]
  467480:	ldr	x1, [x0, #56]
  467484:	ldr	x0, [sp, #1096]
  467488:	ldr	w0, [x0, #48]
  46748c:	mov	w2, w0
  467490:	ldr	x0, [sp, #984]
  467494:	mul	x0, x2, x0
  467498:	add	x1, x1, x0
  46749c:	ldr	x0, [sp, #1096]
  4674a0:	str	x1, [x0, #56]
  4674a4:	b	4690b8 <ferror@plt+0x67338>
  4674a8:	ldr	x0, [sp, #472]
  4674ac:	add	x2, sp, #0x10c
  4674b0:	add	x1, sp, #0x110
  4674b4:	mov	x4, x2
  4674b8:	mov	x3, x1
  4674bc:	mov	w2, #0x0                   	// #0
  4674c0:	ldr	x1, [sp, #952]
  4674c4:	bl	449b20 <ferror@plt+0x47da0>
  4674c8:	str	x0, [sp, #608]
  4674cc:	ldr	x1, [sp, #472]
  4674d0:	ldr	w0, [sp, #272]
  4674d4:	mov	w0, w0
  4674d8:	add	x0, x1, x0
  4674dc:	str	x0, [sp, #472]
  4674e0:	ldr	x0, [sp, #608]
  4674e4:	str	w0, [sp, #852]
  4674e8:	ldr	w0, [sp, #852]
  4674ec:	ldr	x1, [sp, #608]
  4674f0:	cmp	x1, x0
  4674f4:	b.eq	467504 <ferror@plt+0x65784>  // b.none
  4674f8:	ldr	w0, [sp, #268]
  4674fc:	orr	w0, w0, #0x2
  467500:	str	w0, [sp, #268]
  467504:	ldr	w0, [sp, #268]
  467508:	bl	449630 <ferror@plt+0x478b0>
  46750c:	ldr	x0, [sp, #472]
  467510:	add	x2, sp, #0x104
  467514:	add	x1, sp, #0x108
  467518:	mov	x4, x2
  46751c:	mov	x3, x1
  467520:	mov	w2, #0x0                   	// #0
  467524:	ldr	x1, [sp, #952]
  467528:	bl	449b20 <ferror@plt+0x47da0>
  46752c:	str	x0, [sp, #600]
  467530:	ldr	x1, [sp, #472]
  467534:	ldr	w0, [sp, #264]
  467538:	mov	w0, w0
  46753c:	add	x0, x1, x0
  467540:	str	x0, [sp, #472]
  467544:	ldr	x0, [sp, #600]
  467548:	str	x0, [sp, #864]
  46754c:	ldr	x1, [sp, #864]
  467550:	ldr	x0, [sp, #600]
  467554:	cmp	x1, x0
  467558:	b.eq	467568 <ferror@plt+0x657e8>  // b.none
  46755c:	ldr	w0, [sp, #260]
  467560:	orr	w0, w0, #0x2
  467564:	str	w0, [sp, #260]
  467568:	ldr	w0, [sp, #260]
  46756c:	bl	449630 <ferror@plt+0x478b0>
  467570:	ldr	x0, [sp, #1096]
  467574:	ldr	w0, [x0, #16]
  467578:	ldr	w1, [sp, #852]
  46757c:	cmp	w1, w0
  467580:	b.cc	46758c <ferror@plt+0x6580c>  // b.lo, b.ul, b.last
  467584:	ldr	x0, [sp, #928]
  467588:	str	x0, [sp, #976]
  46758c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  467590:	add	x0, x0, #0x568
  467594:	ldr	w0, [x0]
  467598:	cmp	w0, #0x0
  46759c:	b.eq	4675b0 <ferror@plt+0x65830>  // b.none
  4675a0:	ldr	x0, [sp, #976]
  4675a4:	ldrb	w0, [x0]
  4675a8:	cmp	w0, #0x0
  4675ac:	b.eq	4675e8 <ferror@plt+0x65868>  // b.none
  4675b0:	mov	w1, #0x0                   	// #0
  4675b4:	ldr	w0, [sp, #852]
  4675b8:	bl	464068 <ferror@plt+0x622e8>
  4675bc:	mov	x2, x0
  4675c0:	ldr	x0, [sp, #1096]
  4675c4:	ldr	w0, [x0, #52]
  4675c8:	sxtw	x1, w0
  4675cc:	ldr	x0, [sp, #864]
  4675d0:	mul	x0, x1, x0
  4675d4:	mov	x3, x0
  4675d8:	ldr	x1, [sp, #976]
  4675dc:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4675e0:	add	x0, x0, #0x9f0
  4675e4:	bl	401cf0 <printf@plt>
  4675e8:	ldr	x0, [sp, #976]
  4675ec:	ldrb	w0, [x0]
  4675f0:	cmp	w0, #0x0
  4675f4:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  4675f8:	ldr	x0, [sp, #1096]
  4675fc:	ldr	x1, [x0, #24]
  467600:	ldr	w0, [sp, #852]
  467604:	lsl	x0, x0, #1
  467608:	add	x0, x1, x0
  46760c:	mov	w1, #0x80                  	// #128
  467610:	strh	w1, [x0]
  467614:	ldr	x0, [sp, #1096]
  467618:	ldr	w0, [x0, #52]
  46761c:	sxtw	x0, w0
  467620:	mov	w1, w0
  467624:	ldr	x0, [sp, #864]
  467628:	mul	w2, w1, w0
  46762c:	ldr	x0, [sp, #1096]
  467630:	ldr	x1, [x0, #32]
  467634:	ldr	w0, [sp, #852]
  467638:	lsl	x0, x0, #2
  46763c:	add	x0, x1, x0
  467640:	mov	w1, w2
  467644:	str	w1, [x0]
  467648:	b	4690b8 <ferror@plt+0x67338>
  46764c:	ldr	x0, [sp, #472]
  467650:	add	x2, sp, #0xfc
  467654:	add	x1, sp, #0x100
  467658:	mov	x4, x2
  46765c:	mov	x3, x1
  467660:	mov	w2, #0x0                   	// #0
  467664:	ldr	x1, [sp, #952]
  467668:	bl	449b20 <ferror@plt+0x47da0>
  46766c:	str	x0, [sp, #768]
  467670:	ldr	x1, [sp, #472]
  467674:	ldr	w0, [sp, #256]
  467678:	mov	w0, w0
  46767c:	add	x0, x1, x0
  467680:	str	x0, [sp, #472]
  467684:	ldr	x0, [sp, #768]
  467688:	str	w0, [sp, #852]
  46768c:	ldr	w0, [sp, #852]
  467690:	ldr	x1, [sp, #768]
  467694:	cmp	x1, x0
  467698:	b.eq	4676a8 <ferror@plt+0x65928>  // b.none
  46769c:	ldr	w0, [sp, #252]
  4676a0:	orr	w0, w0, #0x2
  4676a4:	str	w0, [sp, #252]
  4676a8:	ldr	w0, [sp, #252]
  4676ac:	bl	449630 <ferror@plt+0x478b0>
  4676b0:	ldr	x0, [sp, #472]
  4676b4:	add	x2, sp, #0xf4
  4676b8:	add	x1, sp, #0xf8
  4676bc:	mov	x4, x2
  4676c0:	mov	x3, x1
  4676c4:	mov	w2, #0x0                   	// #0
  4676c8:	ldr	x1, [sp, #952]
  4676cc:	bl	449b20 <ferror@plt+0x47da0>
  4676d0:	str	x0, [sp, #760]
  4676d4:	ldr	x1, [sp, #472]
  4676d8:	ldr	w0, [sp, #248]
  4676dc:	mov	w0, w0
  4676e0:	add	x0, x1, x0
  4676e4:	str	x0, [sp, #472]
  4676e8:	ldr	x0, [sp, #760]
  4676ec:	str	x0, [sp, #864]
  4676f0:	ldr	x1, [sp, #864]
  4676f4:	ldr	x0, [sp, #760]
  4676f8:	cmp	x1, x0
  4676fc:	b.eq	46770c <ferror@plt+0x6598c>  // b.none
  467700:	ldr	w0, [sp, #244]
  467704:	orr	w0, w0, #0x2
  467708:	str	w0, [sp, #244]
  46770c:	ldr	w0, [sp, #244]
  467710:	bl	449630 <ferror@plt+0x478b0>
  467714:	ldr	x0, [sp, #1096]
  467718:	ldr	w0, [x0, #16]
  46771c:	ldr	w1, [sp, #852]
  467720:	cmp	w1, w0
  467724:	b.cc	467730 <ferror@plt+0x659b0>  // b.lo, b.ul, b.last
  467728:	ldr	x0, [sp, #928]
  46772c:	str	x0, [sp, #976]
  467730:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  467734:	add	x0, x0, #0x568
  467738:	ldr	w0, [x0]
  46773c:	cmp	w0, #0x0
  467740:	b.eq	467754 <ferror@plt+0x659d4>  // b.none
  467744:	ldr	x0, [sp, #976]
  467748:	ldrb	w0, [x0]
  46774c:	cmp	w0, #0x0
  467750:	b.eq	46778c <ferror@plt+0x65a0c>  // b.none
  467754:	mov	w1, #0x0                   	// #0
  467758:	ldr	w0, [sp, #852]
  46775c:	bl	464068 <ferror@plt+0x622e8>
  467760:	mov	x2, x0
  467764:	ldr	x0, [sp, #1096]
  467768:	ldr	w0, [x0, #52]
  46776c:	sxtw	x1, w0
  467770:	ldr	x0, [sp, #864]
  467774:	mul	x0, x1, x0
  467778:	mov	x3, x0
  46777c:	ldr	x1, [sp, #976]
  467780:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  467784:	add	x0, x0, #0xa20
  467788:	bl	401cf0 <printf@plt>
  46778c:	ldr	x0, [sp, #976]
  467790:	ldrb	w0, [x0]
  467794:	cmp	w0, #0x0
  467798:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  46779c:	ldr	x0, [sp, #1096]
  4677a0:	ldr	x1, [x0, #24]
  4677a4:	ldr	w0, [sp, #852]
  4677a8:	lsl	x0, x0, #1
  4677ac:	add	x0, x1, x0
  4677b0:	mov	w1, #0x14                  	// #20
  4677b4:	strh	w1, [x0]
  4677b8:	ldr	x0, [sp, #1096]
  4677bc:	ldr	w0, [x0, #52]
  4677c0:	sxtw	x0, w0
  4677c4:	mov	w1, w0
  4677c8:	ldr	x0, [sp, #864]
  4677cc:	mul	w2, w1, w0
  4677d0:	ldr	x0, [sp, #1096]
  4677d4:	ldr	x1, [x0, #32]
  4677d8:	ldr	w0, [sp, #852]
  4677dc:	lsl	x0, x0, #2
  4677e0:	add	x0, x1, x0
  4677e4:	mov	w1, w2
  4677e8:	str	w1, [x0]
  4677ec:	b	4690b8 <ferror@plt+0x67338>
  4677f0:	ldr	x0, [sp, #472]
  4677f4:	add	x2, sp, #0xec
  4677f8:	add	x1, sp, #0xf0
  4677fc:	mov	x4, x2
  467800:	mov	x3, x1
  467804:	mov	w2, #0x0                   	// #0
  467808:	ldr	x1, [sp, #952]
  46780c:	bl	449b20 <ferror@plt+0x47da0>
  467810:	str	x0, [sp, #616]
  467814:	ldr	x1, [sp, #472]
  467818:	ldr	w0, [sp, #240]
  46781c:	mov	w0, w0
  467820:	add	x0, x1, x0
  467824:	str	x0, [sp, #472]
  467828:	ldr	x0, [sp, #616]
  46782c:	str	w0, [sp, #852]
  467830:	ldr	w0, [sp, #852]
  467834:	ldr	x1, [sp, #616]
  467838:	cmp	x1, x0
  46783c:	b.eq	46784c <ferror@plt+0x65acc>  // b.none
  467840:	ldr	w0, [sp, #236]
  467844:	orr	w0, w0, #0x2
  467848:	str	w0, [sp, #236]
  46784c:	ldr	w0, [sp, #236]
  467850:	bl	449630 <ferror@plt+0x478b0>
  467854:	ldr	x0, [sp, #1096]
  467858:	ldr	w0, [x0, #16]
  46785c:	ldr	w1, [sp, #852]
  467860:	cmp	w1, w0
  467864:	b.cc	467870 <ferror@plt+0x65af0>  // b.lo, b.ul, b.last
  467868:	ldr	x0, [sp, #928]
  46786c:	str	x0, [sp, #976]
  467870:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  467874:	add	x0, x0, #0x568
  467878:	ldr	w0, [x0]
  46787c:	cmp	w0, #0x0
  467880:	b.eq	467894 <ferror@plt+0x65b14>  // b.none
  467884:	ldr	x0, [sp, #976]
  467888:	ldrb	w0, [x0]
  46788c:	cmp	w0, #0x0
  467890:	b.eq	4678b4 <ferror@plt+0x65b34>  // b.none
  467894:	mov	w1, #0x0                   	// #0
  467898:	ldr	w0, [sp, #852]
  46789c:	bl	464068 <ferror@plt+0x622e8>
  4678a0:	mov	x2, x0
  4678a4:	ldr	x1, [sp, #976]
  4678a8:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4678ac:	add	x0, x0, #0xa48
  4678b0:	bl	401cf0 <printf@plt>
  4678b4:	ldr	x0, [sp, #976]
  4678b8:	ldrb	w0, [x0]
  4678bc:	cmp	w0, #0x0
  4678c0:	b.eq	4678c8 <ferror@plt+0x65b48>  // b.none
  4678c4:	b	4690b8 <ferror@plt+0x67338>
  4678c8:	ldr	x0, [sp, #456]
  4678cc:	ldr	w0, [x0, #16]
  4678d0:	ldr	w1, [sp, #852]
  4678d4:	cmp	w1, w0
  4678d8:	b.cc	467914 <ferror@plt+0x65b94>  // b.lo, b.ul, b.last
  4678dc:	ldr	x0, [sp, #1096]
  4678e0:	ldr	x1, [x0, #24]
  4678e4:	ldr	w0, [sp, #852]
  4678e8:	lsl	x0, x0, #1
  4678ec:	add	x0, x1, x0
  4678f0:	mov	w1, #0x7                   	// #7
  4678f4:	strh	w1, [x0]
  4678f8:	ldr	x0, [sp, #1096]
  4678fc:	ldr	x1, [x0, #32]
  467900:	ldr	w0, [sp, #852]
  467904:	lsl	x0, x0, #2
  467908:	add	x0, x1, x0
  46790c:	str	wzr, [x0]
  467910:	b	4690b8 <ferror@plt+0x67338>
  467914:	ldr	x0, [sp, #456]
  467918:	ldr	x1, [x0, #24]
  46791c:	ldr	w0, [sp, #852]
  467920:	lsl	x0, x0, #1
  467924:	add	x1, x1, x0
  467928:	ldr	x0, [sp, #1096]
  46792c:	ldr	x2, [x0, #24]
  467930:	ldr	w0, [sp, #852]
  467934:	lsl	x0, x0, #1
  467938:	add	x0, x2, x0
  46793c:	ldrsh	w1, [x1]
  467940:	strh	w1, [x0]
  467944:	ldr	x0, [sp, #456]
  467948:	ldr	x1, [x0, #32]
  46794c:	ldr	w0, [sp, #852]
  467950:	lsl	x0, x0, #2
  467954:	add	x1, x1, x0
  467958:	ldr	x0, [sp, #1096]
  46795c:	ldr	x2, [x0, #32]
  467960:	ldr	w0, [sp, #852]
  467964:	lsl	x0, x0, #2
  467968:	add	x0, x2, x0
  46796c:	ldr	w1, [x1]
  467970:	str	w1, [x0]
  467974:	b	4690b8 <ferror@plt+0x67338>
  467978:	ldr	x0, [sp, #472]
  46797c:	add	x2, sp, #0xe4
  467980:	add	x1, sp, #0xe8
  467984:	mov	x4, x2
  467988:	mov	x3, x1
  46798c:	mov	w2, #0x0                   	// #0
  467990:	ldr	x1, [sp, #952]
  467994:	bl	449b20 <ferror@plt+0x47da0>
  467998:	str	x0, [sp, #624]
  46799c:	ldr	x1, [sp, #472]
  4679a0:	ldr	w0, [sp, #232]
  4679a4:	mov	w0, w0
  4679a8:	add	x0, x1, x0
  4679ac:	str	x0, [sp, #472]
  4679b0:	ldr	x0, [sp, #624]
  4679b4:	str	w0, [sp, #852]
  4679b8:	ldr	w0, [sp, #852]
  4679bc:	ldr	x1, [sp, #624]
  4679c0:	cmp	x1, x0
  4679c4:	b.eq	4679d4 <ferror@plt+0x65c54>  // b.none
  4679c8:	ldr	w0, [sp, #228]
  4679cc:	orr	w0, w0, #0x2
  4679d0:	str	w0, [sp, #228]
  4679d4:	ldr	w0, [sp, #228]
  4679d8:	bl	449630 <ferror@plt+0x478b0>
  4679dc:	ldr	x0, [sp, #1096]
  4679e0:	ldr	w0, [x0, #16]
  4679e4:	ldr	w1, [sp, #852]
  4679e8:	cmp	w1, w0
  4679ec:	b.cc	4679f8 <ferror@plt+0x65c78>  // b.lo, b.ul, b.last
  4679f0:	ldr	x0, [sp, #928]
  4679f4:	str	x0, [sp, #976]
  4679f8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4679fc:	add	x0, x0, #0x568
  467a00:	ldr	w0, [x0]
  467a04:	cmp	w0, #0x0
  467a08:	b.eq	467a1c <ferror@plt+0x65c9c>  // b.none
  467a0c:	ldr	x0, [sp, #976]
  467a10:	ldrb	w0, [x0]
  467a14:	cmp	w0, #0x0
  467a18:	b.eq	467a3c <ferror@plt+0x65cbc>  // b.none
  467a1c:	mov	w1, #0x0                   	// #0
  467a20:	ldr	w0, [sp, #852]
  467a24:	bl	464068 <ferror@plt+0x622e8>
  467a28:	mov	x2, x0
  467a2c:	ldr	x1, [sp, #976]
  467a30:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  467a34:	add	x0, x0, #0xa70
  467a38:	bl	401cf0 <printf@plt>
  467a3c:	ldr	x0, [sp, #976]
  467a40:	ldrb	w0, [x0]
  467a44:	cmp	w0, #0x0
  467a48:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  467a4c:	ldr	x0, [sp, #1096]
  467a50:	ldr	x1, [x0, #24]
  467a54:	ldr	w0, [sp, #852]
  467a58:	lsl	x0, x0, #1
  467a5c:	add	x0, x1, x0
  467a60:	mov	w1, #0x7                   	// #7
  467a64:	strh	w1, [x0]
  467a68:	ldr	x0, [sp, #1096]
  467a6c:	ldr	x1, [x0, #32]
  467a70:	ldr	w0, [sp, #852]
  467a74:	lsl	x0, x0, #2
  467a78:	add	x0, x1, x0
  467a7c:	str	wzr, [x0]
  467a80:	b	4690b8 <ferror@plt+0x67338>
  467a84:	ldr	x0, [sp, #472]
  467a88:	add	x2, sp, #0xdc
  467a8c:	add	x1, sp, #0xe0
  467a90:	mov	x4, x2
  467a94:	mov	x3, x1
  467a98:	mov	w2, #0x0                   	// #0
  467a9c:	ldr	x1, [sp, #952]
  467aa0:	bl	449b20 <ferror@plt+0x47da0>
  467aa4:	str	x0, [sp, #632]
  467aa8:	ldr	x1, [sp, #472]
  467aac:	ldr	w0, [sp, #224]
  467ab0:	mov	w0, w0
  467ab4:	add	x0, x1, x0
  467ab8:	str	x0, [sp, #472]
  467abc:	ldr	x0, [sp, #632]
  467ac0:	str	w0, [sp, #852]
  467ac4:	ldr	w0, [sp, #852]
  467ac8:	ldr	x1, [sp, #632]
  467acc:	cmp	x1, x0
  467ad0:	b.eq	467ae0 <ferror@plt+0x65d60>  // b.none
  467ad4:	ldr	w0, [sp, #220]
  467ad8:	orr	w0, w0, #0x2
  467adc:	str	w0, [sp, #220]
  467ae0:	ldr	w0, [sp, #220]
  467ae4:	bl	449630 <ferror@plt+0x478b0>
  467ae8:	ldr	x0, [sp, #1096]
  467aec:	ldr	w0, [x0, #16]
  467af0:	ldr	w1, [sp, #852]
  467af4:	cmp	w1, w0
  467af8:	b.cc	467b04 <ferror@plt+0x65d84>  // b.lo, b.ul, b.last
  467afc:	ldr	x0, [sp, #928]
  467b00:	str	x0, [sp, #976]
  467b04:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  467b08:	add	x0, x0, #0x568
  467b0c:	ldr	w0, [x0]
  467b10:	cmp	w0, #0x0
  467b14:	b.eq	467b28 <ferror@plt+0x65da8>  // b.none
  467b18:	ldr	x0, [sp, #976]
  467b1c:	ldrb	w0, [x0]
  467b20:	cmp	w0, #0x0
  467b24:	b.eq	467b48 <ferror@plt+0x65dc8>  // b.none
  467b28:	mov	w1, #0x0                   	// #0
  467b2c:	ldr	w0, [sp, #852]
  467b30:	bl	464068 <ferror@plt+0x622e8>
  467b34:	mov	x2, x0
  467b38:	ldr	x1, [sp, #976]
  467b3c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  467b40:	add	x0, x0, #0xa90
  467b44:	bl	401cf0 <printf@plt>
  467b48:	ldr	x0, [sp, #976]
  467b4c:	ldrb	w0, [x0]
  467b50:	cmp	w0, #0x0
  467b54:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  467b58:	ldr	x0, [sp, #1096]
  467b5c:	ldr	x1, [x0, #24]
  467b60:	ldr	w0, [sp, #852]
  467b64:	lsl	x0, x0, #1
  467b68:	add	x0, x1, x0
  467b6c:	mov	w1, #0x8                   	// #8
  467b70:	strh	w1, [x0]
  467b74:	ldr	x0, [sp, #1096]
  467b78:	ldr	x1, [x0, #32]
  467b7c:	ldr	w0, [sp, #852]
  467b80:	lsl	x0, x0, #2
  467b84:	add	x0, x1, x0
  467b88:	str	wzr, [x0]
  467b8c:	b	4690b8 <ferror@plt+0x67338>
  467b90:	ldr	x0, [sp, #472]
  467b94:	add	x2, sp, #0xd4
  467b98:	add	x1, sp, #0xd8
  467b9c:	mov	x4, x2
  467ba0:	mov	x3, x1
  467ba4:	mov	w2, #0x0                   	// #0
  467ba8:	ldr	x1, [sp, #952]
  467bac:	bl	449b20 <ferror@plt+0x47da0>
  467bb0:	str	x0, [sp, #648]
  467bb4:	ldr	x1, [sp, #472]
  467bb8:	ldr	w0, [sp, #216]
  467bbc:	mov	w0, w0
  467bc0:	add	x0, x1, x0
  467bc4:	str	x0, [sp, #472]
  467bc8:	ldr	x0, [sp, #648]
  467bcc:	str	w0, [sp, #852]
  467bd0:	ldr	w0, [sp, #852]
  467bd4:	ldr	x1, [sp, #648]
  467bd8:	cmp	x1, x0
  467bdc:	b.eq	467bec <ferror@plt+0x65e6c>  // b.none
  467be0:	ldr	w0, [sp, #212]
  467be4:	orr	w0, w0, #0x2
  467be8:	str	w0, [sp, #212]
  467bec:	ldr	w0, [sp, #212]
  467bf0:	bl	449630 <ferror@plt+0x478b0>
  467bf4:	ldr	x0, [sp, #472]
  467bf8:	add	x2, sp, #0xcc
  467bfc:	add	x1, sp, #0xd0
  467c00:	mov	x4, x2
  467c04:	mov	x3, x1
  467c08:	mov	w2, #0x0                   	// #0
  467c0c:	ldr	x1, [sp, #952]
  467c10:	bl	449b20 <ferror@plt+0x47da0>
  467c14:	str	x0, [sp, #640]
  467c18:	ldr	x1, [sp, #472]
  467c1c:	ldr	w0, [sp, #208]
  467c20:	mov	w0, w0
  467c24:	add	x0, x1, x0
  467c28:	str	x0, [sp, #472]
  467c2c:	ldr	x0, [sp, #640]
  467c30:	str	x0, [sp, #864]
  467c34:	ldr	x1, [sp, #864]
  467c38:	ldr	x0, [sp, #640]
  467c3c:	cmp	x1, x0
  467c40:	b.eq	467c50 <ferror@plt+0x65ed0>  // b.none
  467c44:	ldr	w0, [sp, #204]
  467c48:	orr	w0, w0, #0x2
  467c4c:	str	w0, [sp, #204]
  467c50:	ldr	w0, [sp, #204]
  467c54:	bl	449630 <ferror@plt+0x478b0>
  467c58:	ldr	x0, [sp, #1096]
  467c5c:	ldr	w0, [x0, #16]
  467c60:	ldr	w1, [sp, #852]
  467c64:	cmp	w1, w0
  467c68:	b.cc	467c74 <ferror@plt+0x65ef4>  // b.lo, b.ul, b.last
  467c6c:	ldr	x0, [sp, #928]
  467c70:	str	x0, [sp, #976]
  467c74:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  467c78:	add	x0, x0, #0x568
  467c7c:	ldr	w0, [x0]
  467c80:	cmp	w0, #0x0
  467c84:	b.eq	467c98 <ferror@plt+0x65f18>  // b.none
  467c88:	ldr	x0, [sp, #976]
  467c8c:	ldrb	w0, [x0]
  467c90:	cmp	w0, #0x0
  467c94:	b.eq	467cc8 <ferror@plt+0x65f48>  // b.none
  467c98:	mov	w1, #0x0                   	// #0
  467c9c:	ldr	w0, [sp, #852]
  467ca0:	bl	464068 <ferror@plt+0x622e8>
  467ca4:	mov	x2, x0
  467ca8:	ldr	x1, [sp, #976]
  467cac:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  467cb0:	add	x0, x0, #0xab0
  467cb4:	bl	401cf0 <printf@plt>
  467cb8:	ldr	x0, [sp, #864]
  467cbc:	mov	w1, #0x0                   	// #0
  467cc0:	bl	464068 <ferror@plt+0x622e8>
  467cc4:	bl	401bb0 <puts@plt>
  467cc8:	ldr	x0, [sp, #976]
  467ccc:	ldrb	w0, [x0]
  467cd0:	cmp	w0, #0x0
  467cd4:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  467cd8:	ldr	x0, [sp, #1096]
  467cdc:	ldr	x1, [x0, #24]
  467ce0:	ldr	w0, [sp, #852]
  467ce4:	lsl	x0, x0, #1
  467ce8:	add	x0, x1, x0
  467cec:	mov	w1, #0x9                   	// #9
  467cf0:	strh	w1, [x0]
  467cf4:	ldr	x0, [sp, #1096]
  467cf8:	ldr	x1, [x0, #32]
  467cfc:	ldr	w0, [sp, #852]
  467d00:	lsl	x0, x0, #2
  467d04:	add	x0, x1, x0
  467d08:	ldr	x1, [sp, #864]
  467d0c:	str	w1, [x0]
  467d10:	b	4690b8 <ferror@plt+0x67338>
  467d14:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  467d18:	add	x0, x0, #0x568
  467d1c:	ldr	w0, [x0]
  467d20:	cmp	w0, #0x0
  467d24:	b.ne	467d34 <ferror@plt+0x65fb4>  // b.any
  467d28:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  467d2c:	add	x0, x0, #0xad0
  467d30:	bl	401bb0 <puts@plt>
  467d34:	mov	x0, #0x60                  	// #96
  467d38:	bl	474714 <warn@@Base+0x5740>
  467d3c:	str	x0, [sp, #656]
  467d40:	ldr	x0, [sp, #1096]
  467d44:	ldr	x1, [x0, #80]
  467d48:	ldr	x0, [sp, #656]
  467d4c:	str	x1, [x0, #80]
  467d50:	ldr	x0, [sp, #1096]
  467d54:	ldr	w1, [x0, #72]
  467d58:	ldr	x0, [sp, #656]
  467d5c:	str	w1, [x0, #72]
  467d60:	ldr	x0, [sp, #1096]
  467d64:	ldr	w1, [x0, #88]
  467d68:	ldr	x0, [sp, #656]
  467d6c:	str	w1, [x0, #88]
  467d70:	ldr	x0, [sp, #1096]
  467d74:	ldrb	w1, [x0, #93]
  467d78:	ldr	x0, [sp, #656]
  467d7c:	strb	w1, [x0, #93]
  467d80:	ldr	x0, [sp, #1096]
  467d84:	ldr	w1, [x0, #16]
  467d88:	ldr	x0, [sp, #656]
  467d8c:	str	w1, [x0, #16]
  467d90:	ldr	x0, [sp, #656]
  467d94:	ldr	w0, [x0, #16]
  467d98:	mov	w0, w0
  467d9c:	mov	x1, #0x2                   	// #2
  467da0:	bl	46d914 <ferror@plt+0x6bb94>
  467da4:	mov	x1, x0
  467da8:	ldr	x0, [sp, #656]
  467dac:	str	x1, [x0, #24]
  467db0:	ldr	x0, [sp, #656]
  467db4:	ldr	w0, [x0, #16]
  467db8:	mov	w0, w0
  467dbc:	mov	x1, #0x4                   	// #4
  467dc0:	bl	46d914 <ferror@plt+0x6bb94>
  467dc4:	mov	x1, x0
  467dc8:	ldr	x0, [sp, #656]
  467dcc:	str	x1, [x0, #32]
  467dd0:	ldr	x0, [sp, #656]
  467dd4:	ldr	x3, [x0, #24]
  467dd8:	ldr	x0, [sp, #1096]
  467ddc:	ldr	x1, [x0, #24]
  467de0:	ldr	x0, [sp, #656]
  467de4:	ldr	w0, [x0, #16]
  467de8:	mov	w0, w0
  467dec:	lsl	x0, x0, #1
  467df0:	mov	x2, x0
  467df4:	mov	x0, x3
  467df8:	bl	401900 <memcpy@plt>
  467dfc:	ldr	x0, [sp, #656]
  467e00:	ldr	x3, [x0, #32]
  467e04:	ldr	x0, [sp, #1096]
  467e08:	ldr	x1, [x0, #32]
  467e0c:	ldr	x0, [sp, #656]
  467e10:	ldr	w0, [x0, #16]
  467e14:	mov	w0, w0
  467e18:	lsl	x0, x0, #2
  467e1c:	mov	x2, x0
  467e20:	mov	x0, x3
  467e24:	bl	401900 <memcpy@plt>
  467e28:	ldr	x0, [sp, #656]
  467e2c:	ldr	x1, [sp, #1128]
  467e30:	str	x1, [x0]
  467e34:	ldr	x0, [sp, #656]
  467e38:	str	x0, [sp, #1128]
  467e3c:	b	4690b8 <ferror@plt+0x67338>
  467e40:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  467e44:	add	x0, x0, #0x568
  467e48:	ldr	w0, [x0]
  467e4c:	cmp	w0, #0x0
  467e50:	b.ne	467e60 <ferror@plt+0x660e0>  // b.any
  467e54:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  467e58:	add	x0, x0, #0xae8
  467e5c:	bl	401bb0 <puts@plt>
  467e60:	ldr	x0, [sp, #1128]
  467e64:	str	x0, [sp, #656]
  467e68:	ldr	x0, [sp, #656]
  467e6c:	cmp	x0, #0x0
  467e70:	b.eq	467f78 <ferror@plt+0x661f8>  // b.none
  467e74:	ldr	x0, [sp, #656]
  467e78:	ldr	x0, [x0]
  467e7c:	str	x0, [sp, #1128]
  467e80:	ldr	x0, [sp, #656]
  467e84:	ldr	x1, [x0, #80]
  467e88:	ldr	x0, [sp, #1096]
  467e8c:	str	x1, [x0, #80]
  467e90:	ldr	x0, [sp, #656]
  467e94:	ldr	w1, [x0, #72]
  467e98:	ldr	x0, [sp, #1096]
  467e9c:	str	w1, [x0, #72]
  467ea0:	ldr	x0, [sp, #656]
  467ea4:	ldr	w1, [x0, #88]
  467ea8:	ldr	x0, [sp, #1096]
  467eac:	str	w1, [x0, #88]
  467eb0:	ldr	x0, [sp, #656]
  467eb4:	ldrb	w1, [x0, #93]
  467eb8:	ldr	x0, [sp, #1096]
  467ebc:	strb	w1, [x0, #93]
  467ec0:	ldr	x0, [sp, #656]
  467ec4:	ldr	w0, [x0, #16]
  467ec8:	sub	w0, w0, #0x1
  467ecc:	mov	w1, w0
  467ed0:	ldr	x0, [sp, #1096]
  467ed4:	bl	4627a4 <ferror@plt+0x60a24>
  467ed8:	cmp	w0, #0x0
  467edc:	b.ge	467efc <ferror@plt+0x6617c>  // b.tcont
  467ee0:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  467ee4:	add	x0, x0, #0xb00
  467ee8:	bl	401d40 <gettext@plt>
  467eec:	bl	46efd4 <warn@@Base>
  467ef0:	ldr	x0, [sp, #1096]
  467ef4:	str	wzr, [x0, #16]
  467ef8:	b	4690b8 <ferror@plt+0x67338>
  467efc:	ldr	x0, [sp, #1096]
  467f00:	ldr	x3, [x0, #24]
  467f04:	ldr	x0, [sp, #656]
  467f08:	ldr	x1, [x0, #24]
  467f0c:	ldr	x0, [sp, #656]
  467f10:	ldr	w0, [x0, #16]
  467f14:	mov	w0, w0
  467f18:	lsl	x0, x0, #1
  467f1c:	mov	x2, x0
  467f20:	mov	x0, x3
  467f24:	bl	401900 <memcpy@plt>
  467f28:	ldr	x0, [sp, #1096]
  467f2c:	ldr	x3, [x0, #32]
  467f30:	ldr	x0, [sp, #656]
  467f34:	ldr	x1, [x0, #32]
  467f38:	ldr	x0, [sp, #656]
  467f3c:	ldr	w0, [x0, #16]
  467f40:	mov	w0, w0
  467f44:	lsl	x0, x0, #2
  467f48:	mov	x2, x0
  467f4c:	mov	x0, x3
  467f50:	bl	401900 <memcpy@plt>
  467f54:	ldr	x0, [sp, #656]
  467f58:	ldr	x0, [x0, #24]
  467f5c:	bl	401c10 <free@plt>
  467f60:	ldr	x0, [sp, #656]
  467f64:	ldr	x0, [x0, #32]
  467f68:	bl	401c10 <free@plt>
  467f6c:	ldr	x0, [sp, #656]
  467f70:	bl	401c10 <free@plt>
  467f74:	b	4690b8 <ferror@plt+0x67338>
  467f78:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  467f7c:	add	x0, x0, #0x568
  467f80:	ldr	w0, [x0]
  467f84:	cmp	w0, #0x0
  467f88:	b.eq	4690b8 <ferror@plt+0x67338>  // b.none
  467f8c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  467f90:	add	x0, x0, #0xb30
  467f94:	bl	401bb0 <puts@plt>
  467f98:	b	4690b8 <ferror@plt+0x67338>
  467f9c:	ldr	x0, [sp, #472]
  467fa0:	add	x2, sp, #0xc4
  467fa4:	add	x1, sp, #0xc8
  467fa8:	mov	x4, x2
  467fac:	mov	x3, x1
  467fb0:	mov	w2, #0x0                   	// #0
  467fb4:	ldr	x1, [sp, #952]
  467fb8:	bl	449b20 <ferror@plt+0x47da0>
  467fbc:	str	x0, [sp, #672]
  467fc0:	ldr	x1, [sp, #472]
  467fc4:	ldr	w0, [sp, #200]
  467fc8:	mov	w0, w0
  467fcc:	add	x0, x1, x0
  467fd0:	str	x0, [sp, #472]
  467fd4:	ldr	x0, [sp, #672]
  467fd8:	mov	w1, w0
  467fdc:	ldr	x0, [sp, #1096]
  467fe0:	str	w1, [x0, #72]
  467fe4:	ldr	x0, [sp, #1096]
  467fe8:	ldr	w0, [x0, #72]
  467fec:	mov	w0, w0
  467ff0:	ldr	x1, [sp, #672]
  467ff4:	cmp	x1, x0
  467ff8:	b.eq	468008 <ferror@plt+0x66288>  // b.none
  467ffc:	ldr	w0, [sp, #196]
  468000:	orr	w0, w0, #0x2
  468004:	str	w0, [sp, #196]
  468008:	ldr	w0, [sp, #196]
  46800c:	bl	449630 <ferror@plt+0x478b0>
  468010:	ldr	x0, [sp, #472]
  468014:	add	x2, sp, #0xbc
  468018:	add	x1, sp, #0xc0
  46801c:	mov	x4, x2
  468020:	mov	x3, x1
  468024:	mov	w2, #0x0                   	// #0
  468028:	ldr	x1, [sp, #952]
  46802c:	bl	449b20 <ferror@plt+0x47da0>
  468030:	str	x0, [sp, #664]
  468034:	ldr	x1, [sp, #472]
  468038:	ldr	w0, [sp, #192]
  46803c:	mov	w0, w0
  468040:	add	x0, x1, x0
  468044:	str	x0, [sp, #472]
  468048:	ldr	x0, [sp, #1096]
  46804c:	ldr	x1, [sp, #664]
  468050:	str	x1, [x0, #80]
  468054:	ldr	x0, [sp, #1096]
  468058:	ldr	x0, [x0, #80]
  46805c:	ldr	x1, [sp, #664]
  468060:	cmp	x1, x0
  468064:	b.eq	468074 <ferror@plt+0x662f4>  // b.none
  468068:	ldr	w0, [sp, #188]
  46806c:	orr	w0, w0, #0x2
  468070:	str	w0, [sp, #188]
  468074:	ldr	w0, [sp, #188]
  468078:	bl	449630 <ferror@plt+0x478b0>
  46807c:	ldr	x0, [sp, #1096]
  468080:	strb	wzr, [x0, #93]
  468084:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  468088:	add	x0, x0, #0x568
  46808c:	ldr	w0, [x0]
  468090:	cmp	w0, #0x0
  468094:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  468098:	ldr	x0, [sp, #1096]
  46809c:	ldr	w0, [x0, #72]
  4680a0:	mov	w1, #0x0                   	// #0
  4680a4:	bl	464068 <ferror@plt+0x622e8>
  4680a8:	mov	x1, x0
  4680ac:	ldr	x0, [sp, #1096]
  4680b0:	ldr	x0, [x0, #80]
  4680b4:	mov	w2, w0
  4680b8:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4680bc:	add	x0, x0, #0xb50
  4680c0:	bl	401cf0 <printf@plt>
  4680c4:	b	4690b8 <ferror@plt+0x67338>
  4680c8:	ldr	x0, [sp, #472]
  4680cc:	add	x2, sp, #0xb4
  4680d0:	add	x1, sp, #0xb8
  4680d4:	mov	x4, x2
  4680d8:	mov	x3, x1
  4680dc:	mov	w2, #0x0                   	// #0
  4680e0:	ldr	x1, [sp, #952]
  4680e4:	bl	449b20 <ferror@plt+0x47da0>
  4680e8:	str	x0, [sp, #680]
  4680ec:	ldr	x1, [sp, #472]
  4680f0:	ldr	w0, [sp, #184]
  4680f4:	mov	w0, w0
  4680f8:	add	x0, x1, x0
  4680fc:	str	x0, [sp, #472]
  468100:	ldr	x0, [sp, #680]
  468104:	mov	w1, w0
  468108:	ldr	x0, [sp, #1096]
  46810c:	str	w1, [x0, #72]
  468110:	ldr	x0, [sp, #1096]
  468114:	ldr	w0, [x0, #72]
  468118:	mov	w0, w0
  46811c:	ldr	x1, [sp, #680]
  468120:	cmp	x1, x0
  468124:	b.eq	468134 <ferror@plt+0x663b4>  // b.none
  468128:	ldr	w0, [sp, #180]
  46812c:	orr	w0, w0, #0x2
  468130:	str	w0, [sp, #180]
  468134:	ldr	w0, [sp, #180]
  468138:	bl	449630 <ferror@plt+0x478b0>
  46813c:	ldr	x0, [sp, #1096]
  468140:	strb	wzr, [x0, #93]
  468144:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  468148:	add	x0, x0, #0x568
  46814c:	ldr	w0, [x0]
  468150:	cmp	w0, #0x0
  468154:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  468158:	ldr	x0, [sp, #1096]
  46815c:	ldr	w0, [x0, #72]
  468160:	mov	w1, #0x0                   	// #0
  468164:	bl	464068 <ferror@plt+0x622e8>
  468168:	mov	x1, x0
  46816c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468170:	add	x0, x0, #0xb70
  468174:	bl	401cf0 <printf@plt>
  468178:	b	4690b8 <ferror@plt+0x67338>
  46817c:	ldr	x0, [sp, #472]
  468180:	add	x2, sp, #0xac
  468184:	add	x1, sp, #0xb0
  468188:	mov	x4, x2
  46818c:	mov	x3, x1
  468190:	mov	w2, #0x0                   	// #0
  468194:	ldr	x1, [sp, #952]
  468198:	bl	449b20 <ferror@plt+0x47da0>
  46819c:	str	x0, [sp, #688]
  4681a0:	ldr	x1, [sp, #472]
  4681a4:	ldr	w0, [sp, #176]
  4681a8:	mov	w0, w0
  4681ac:	add	x0, x1, x0
  4681b0:	str	x0, [sp, #472]
  4681b4:	ldr	x0, [sp, #1096]
  4681b8:	ldr	x1, [sp, #688]
  4681bc:	str	x1, [x0, #80]
  4681c0:	ldr	x0, [sp, #1096]
  4681c4:	ldr	x0, [x0, #80]
  4681c8:	ldr	x1, [sp, #688]
  4681cc:	cmp	x1, x0
  4681d0:	b.eq	4681e0 <ferror@plt+0x66460>  // b.none
  4681d4:	ldr	w0, [sp, #172]
  4681d8:	orr	w0, w0, #0x2
  4681dc:	str	w0, [sp, #172]
  4681e0:	ldr	w0, [sp, #172]
  4681e4:	bl	449630 <ferror@plt+0x478b0>
  4681e8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4681ec:	add	x0, x0, #0x568
  4681f0:	ldr	w0, [x0]
  4681f4:	cmp	w0, #0x0
  4681f8:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  4681fc:	ldr	x0, [sp, #1096]
  468200:	ldr	x0, [x0, #80]
  468204:	mov	w1, w0
  468208:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  46820c:	add	x0, x0, #0xb90
  468210:	bl	401cf0 <printf@plt>
  468214:	b	4690b8 <ferror@plt+0x67338>
  468218:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46821c:	add	x0, x0, #0x568
  468220:	ldr	w0, [x0]
  468224:	cmp	w0, #0x0
  468228:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  46822c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468230:	add	x0, x0, #0xbb0
  468234:	bl	401bb0 <puts@plt>
  468238:	b	4690b8 <ferror@plt+0x67338>
  46823c:	ldr	x0, [sp, #472]
  468240:	add	x2, sp, #0xa4
  468244:	add	x1, sp, #0xa8
  468248:	mov	x4, x2
  46824c:	mov	x3, x1
  468250:	mov	w2, #0x0                   	// #0
  468254:	ldr	x1, [sp, #952]
  468258:	bl	449b20 <ferror@plt+0x47da0>
  46825c:	str	x0, [sp, #696]
  468260:	ldr	x1, [sp, #472]
  468264:	ldr	w0, [sp, #168]
  468268:	mov	w0, w0
  46826c:	add	x0, x1, x0
  468270:	str	x0, [sp, #472]
  468274:	ldr	x0, [sp, #696]
  468278:	str	x0, [sp, #816]
  46827c:	ldr	x1, [sp, #816]
  468280:	ldr	x0, [sp, #696]
  468284:	cmp	x1, x0
  468288:	b.eq	468298 <ferror@plt+0x66518>  // b.none
  46828c:	ldr	w0, [sp, #164]
  468290:	orr	w0, w0, #0x2
  468294:	str	w0, [sp, #164]
  468298:	ldr	w0, [sp, #164]
  46829c:	bl	449630 <ferror@plt+0x478b0>
  4682a0:	ldr	x0, [sp, #472]
  4682a4:	ldr	x1, [sp, #1120]
  4682a8:	cmp	x1, x0
  4682ac:	b.ls	4682cc <ferror@plt+0x6654c>  // b.plast
  4682b0:	ldr	x0, [sp, #472]
  4682b4:	ldr	x1, [sp, #1120]
  4682b8:	sub	x0, x1, x0
  4682bc:	mov	x1, x0
  4682c0:	ldr	x0, [sp, #816]
  4682c4:	cmp	x0, x1
  4682c8:	b.ls	4682e4 <ferror@plt+0x66564>  // b.plast
  4682cc:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4682d0:	add	x0, x0, #0xbc0
  4682d4:	bl	401d40 <gettext@plt>
  4682d8:	ldr	x1, [sp, #816]
  4682dc:	bl	401cf0 <printf@plt>
  4682e0:	b	4690b8 <ferror@plt+0x67338>
  4682e4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4682e8:	add	x0, x0, #0x568
  4682ec:	ldr	w0, [x0]
  4682f0:	cmp	w0, #0x0
  4682f4:	b.ne	468340 <ferror@plt+0x665c0>  // b.any
  4682f8:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4682fc:	add	x0, x0, #0xbf0
  468300:	bl	401cf0 <printf@plt>
  468304:	ldr	x7, [sp, #472]
  468308:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46830c:	add	x0, x0, #0x54c
  468310:	ldr	w0, [x0]
  468314:	ldr	x6, [sp, #40]
  468318:	mov	x5, #0x0                   	// #0
  46831c:	ldr	x4, [sp, #816]
  468320:	mov	w3, #0xffffffff            	// #-1
  468324:	mov	w2, #0x0                   	// #0
  468328:	mov	w1, w0
  46832c:	mov	x0, x7
  468330:	bl	44b550 <ferror@plt+0x497d0>
  468334:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468338:	add	x0, x0, #0xc10
  46833c:	bl	401bb0 <puts@plt>
  468340:	ldr	x0, [sp, #1096]
  468344:	mov	w1, #0x1                   	// #1
  468348:	strb	w1, [x0, #93]
  46834c:	ldr	x1, [sp, #472]
  468350:	ldr	x0, [sp, #816]
  468354:	add	x0, x1, x0
  468358:	str	x0, [sp, #472]
  46835c:	b	4690b8 <ferror@plt+0x67338>
  468360:	ldr	x0, [sp, #472]
  468364:	add	x2, sp, #0x9c
  468368:	add	x1, sp, #0xa0
  46836c:	mov	x4, x2
  468370:	mov	x3, x1
  468374:	mov	w2, #0x0                   	// #0
  468378:	ldr	x1, [sp, #952]
  46837c:	bl	449b20 <ferror@plt+0x47da0>
  468380:	str	x0, [sp, #712]
  468384:	ldr	x1, [sp, #472]
  468388:	ldr	w0, [sp, #160]
  46838c:	mov	w0, w0
  468390:	add	x0, x1, x0
  468394:	str	x0, [sp, #472]
  468398:	ldr	x0, [sp, #712]
  46839c:	str	w0, [sp, #852]
  4683a0:	ldr	w0, [sp, #852]
  4683a4:	ldr	x1, [sp, #712]
  4683a8:	cmp	x1, x0
  4683ac:	b.eq	4683bc <ferror@plt+0x6663c>  // b.none
  4683b0:	ldr	w0, [sp, #156]
  4683b4:	orr	w0, w0, #0x2
  4683b8:	str	w0, [sp, #156]
  4683bc:	ldr	w0, [sp, #156]
  4683c0:	bl	449630 <ferror@plt+0x478b0>
  4683c4:	ldr	x0, [sp, #472]
  4683c8:	add	x2, sp, #0x94
  4683cc:	add	x1, sp, #0x98
  4683d0:	mov	x4, x2
  4683d4:	mov	x3, x1
  4683d8:	mov	w2, #0x0                   	// #0
  4683dc:	ldr	x1, [sp, #952]
  4683e0:	bl	449b20 <ferror@plt+0x47da0>
  4683e4:	str	x0, [sp, #704]
  4683e8:	ldr	x1, [sp, #472]
  4683ec:	ldr	w0, [sp, #152]
  4683f0:	mov	w0, w0
  4683f4:	add	x0, x1, x0
  4683f8:	str	x0, [sp, #472]
  4683fc:	ldr	x0, [sp, #704]
  468400:	str	x0, [sp, #816]
  468404:	ldr	x1, [sp, #816]
  468408:	ldr	x0, [sp, #704]
  46840c:	cmp	x1, x0
  468410:	b.eq	468420 <ferror@plt+0x666a0>  // b.none
  468414:	ldr	w0, [sp, #148]
  468418:	orr	w0, w0, #0x2
  46841c:	str	w0, [sp, #148]
  468420:	ldr	w0, [sp, #148]
  468424:	bl	449630 <ferror@plt+0x478b0>
  468428:	ldr	x0, [sp, #1096]
  46842c:	ldr	w0, [x0, #16]
  468430:	ldr	w1, [sp, #852]
  468434:	cmp	w1, w0
  468438:	b.cc	468444 <ferror@plt+0x666c4>  // b.lo, b.ul, b.last
  46843c:	ldr	x0, [sp, #928]
  468440:	str	x0, [sp, #976]
  468444:	ldr	x1, [sp, #472]
  468448:	ldr	x0, [sp, #816]
  46844c:	add	x0, x1, x0
  468450:	str	x0, [sp, #792]
  468454:	ldr	x0, [sp, #472]
  468458:	ldr	x1, [sp, #1120]
  46845c:	cmp	x1, x0
  468460:	b.ls	468484 <ferror@plt+0x66704>  // b.plast
  468464:	ldr	x1, [sp, #792]
  468468:	ldr	x0, [sp, #1120]
  46846c:	cmp	x1, x0
  468470:	b.hi	468484 <ferror@plt+0x66704>  // b.pmore
  468474:	ldr	x0, [sp, #472]
  468478:	ldr	x1, [sp, #792]
  46847c:	cmp	x1, x0
  468480:	b.cs	46849c <ferror@plt+0x6671c>  // b.hs, b.nlast
  468484:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468488:	add	x0, x0, #0xc18
  46848c:	bl	401d40 <gettext@plt>
  468490:	ldr	x1, [sp, #816]
  468494:	bl	401cf0 <printf@plt>
  468498:	b	4690b8 <ferror@plt+0x67338>
  46849c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4684a0:	add	x0, x0, #0x568
  4684a4:	ldr	w0, [x0]
  4684a8:	cmp	w0, #0x0
  4684ac:	b.eq	4684c0 <ferror@plt+0x66740>  // b.none
  4684b0:	ldr	x0, [sp, #976]
  4684b4:	ldrb	w0, [x0]
  4684b8:	cmp	w0, #0x0
  4684bc:	b.eq	46851c <ferror@plt+0x6679c>  // b.none
  4684c0:	mov	w1, #0x0                   	// #0
  4684c4:	ldr	w0, [sp, #852]
  4684c8:	bl	464068 <ferror@plt+0x622e8>
  4684cc:	mov	x2, x0
  4684d0:	ldr	x1, [sp, #976]
  4684d4:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4684d8:	add	x0, x0, #0xc40
  4684dc:	bl	401cf0 <printf@plt>
  4684e0:	ldr	x7, [sp, #472]
  4684e4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4684e8:	add	x0, x0, #0x54c
  4684ec:	ldr	w0, [x0]
  4684f0:	ldr	x6, [sp, #40]
  4684f4:	mov	x5, #0x0                   	// #0
  4684f8:	ldr	x4, [sp, #816]
  4684fc:	mov	w3, #0xffffffff            	// #-1
  468500:	mov	w2, #0x0                   	// #0
  468504:	mov	w1, w0
  468508:	mov	x0, x7
  46850c:	bl	44b550 <ferror@plt+0x497d0>
  468510:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468514:	add	x0, x0, #0xc10
  468518:	bl	401bb0 <puts@plt>
  46851c:	ldr	x0, [sp, #976]
  468520:	ldrb	w0, [x0]
  468524:	cmp	w0, #0x0
  468528:	b.ne	468548 <ferror@plt+0x667c8>  // b.any
  46852c:	ldr	x0, [sp, #1096]
  468530:	ldr	x1, [x0, #24]
  468534:	ldr	w0, [sp, #852]
  468538:	lsl	x0, x0, #1
  46853c:	add	x0, x1, x0
  468540:	mov	w1, #0x10                  	// #16
  468544:	strh	w1, [x0]
  468548:	ldr	x0, [sp, #792]
  46854c:	str	x0, [sp, #472]
  468550:	b	4690b8 <ferror@plt+0x67338>
  468554:	ldr	x0, [sp, #472]
  468558:	add	x2, sp, #0x8c
  46855c:	add	x1, sp, #0x90
  468560:	mov	x4, x2
  468564:	mov	x3, x1
  468568:	mov	w2, #0x0                   	// #0
  46856c:	ldr	x1, [sp, #952]
  468570:	bl	449b20 <ferror@plt+0x47da0>
  468574:	str	x0, [sp, #808]
  468578:	ldr	x1, [sp, #472]
  46857c:	ldr	w0, [sp, #144]
  468580:	mov	w0, w0
  468584:	add	x0, x1, x0
  468588:	str	x0, [sp, #472]
  46858c:	ldr	x0, [sp, #808]
  468590:	str	w0, [sp, #852]
  468594:	ldr	w0, [sp, #852]
  468598:	ldr	x1, [sp, #808]
  46859c:	cmp	x1, x0
  4685a0:	b.eq	4685b0 <ferror@plt+0x66830>  // b.none
  4685a4:	ldr	w0, [sp, #140]
  4685a8:	orr	w0, w0, #0x2
  4685ac:	str	w0, [sp, #140]
  4685b0:	ldr	w0, [sp, #140]
  4685b4:	bl	449630 <ferror@plt+0x478b0>
  4685b8:	ldr	x0, [sp, #472]
  4685bc:	add	x2, sp, #0x84
  4685c0:	add	x1, sp, #0x88
  4685c4:	mov	x4, x2
  4685c8:	mov	x3, x1
  4685cc:	mov	w2, #0x0                   	// #0
  4685d0:	ldr	x1, [sp, #952]
  4685d4:	bl	449b20 <ferror@plt+0x47da0>
  4685d8:	str	x0, [sp, #800]
  4685dc:	ldr	x1, [sp, #472]
  4685e0:	ldr	w0, [sp, #136]
  4685e4:	mov	w0, w0
  4685e8:	add	x0, x1, x0
  4685ec:	str	x0, [sp, #472]
  4685f0:	ldr	x0, [sp, #800]
  4685f4:	str	x0, [sp, #816]
  4685f8:	ldr	x1, [sp, #816]
  4685fc:	ldr	x0, [sp, #800]
  468600:	cmp	x1, x0
  468604:	b.eq	468614 <ferror@plt+0x66894>  // b.none
  468608:	ldr	w0, [sp, #132]
  46860c:	orr	w0, w0, #0x2
  468610:	str	w0, [sp, #132]
  468614:	ldr	w0, [sp, #132]
  468618:	bl	449630 <ferror@plt+0x478b0>
  46861c:	ldr	x0, [sp, #1096]
  468620:	ldr	w0, [x0, #16]
  468624:	ldr	w1, [sp, #852]
  468628:	cmp	w1, w0
  46862c:	b.cc	468638 <ferror@plt+0x668b8>  // b.lo, b.ul, b.last
  468630:	ldr	x0, [sp, #928]
  468634:	str	x0, [sp, #976]
  468638:	ldr	x1, [sp, #472]
  46863c:	ldr	x0, [sp, #816]
  468640:	add	x0, x1, x0
  468644:	str	x0, [sp, #792]
  468648:	ldr	x0, [sp, #472]
  46864c:	ldr	x1, [sp, #1120]
  468650:	cmp	x1, x0
  468654:	b.ls	468678 <ferror@plt+0x668f8>  // b.plast
  468658:	ldr	x1, [sp, #792]
  46865c:	ldr	x0, [sp, #1120]
  468660:	cmp	x1, x0
  468664:	b.hi	468678 <ferror@plt+0x668f8>  // b.pmore
  468668:	ldr	x0, [sp, #472]
  46866c:	ldr	x1, [sp, #792]
  468670:	cmp	x1, x0
  468674:	b.cs	46868c <ferror@plt+0x6690c>  // b.hs, b.nlast
  468678:	ldr	x1, [sp, #816]
  46867c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468680:	add	x0, x0, #0xc60
  468684:	bl	401cf0 <printf@plt>
  468688:	b	4690b8 <ferror@plt+0x67338>
  46868c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  468690:	add	x0, x0, #0x568
  468694:	ldr	w0, [x0]
  468698:	cmp	w0, #0x0
  46869c:	b.eq	4686b0 <ferror@plt+0x66930>  // b.none
  4686a0:	ldr	x0, [sp, #976]
  4686a4:	ldrb	w0, [x0]
  4686a8:	cmp	w0, #0x0
  4686ac:	b.eq	46870c <ferror@plt+0x6698c>  // b.none
  4686b0:	mov	w1, #0x0                   	// #0
  4686b4:	ldr	w0, [sp, #852]
  4686b8:	bl	464068 <ferror@plt+0x622e8>
  4686bc:	mov	x2, x0
  4686c0:	ldr	x1, [sp, #976]
  4686c4:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4686c8:	add	x0, x0, #0xc90
  4686cc:	bl	401cf0 <printf@plt>
  4686d0:	ldr	x7, [sp, #472]
  4686d4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4686d8:	add	x0, x0, #0x54c
  4686dc:	ldr	w0, [x0]
  4686e0:	ldr	x6, [sp, #40]
  4686e4:	mov	x5, #0x0                   	// #0
  4686e8:	ldr	x4, [sp, #816]
  4686ec:	mov	w3, #0xffffffff            	// #-1
  4686f0:	mov	w2, #0x0                   	// #0
  4686f4:	mov	w1, w0
  4686f8:	mov	x0, x7
  4686fc:	bl	44b550 <ferror@plt+0x497d0>
  468700:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468704:	add	x0, x0, #0xc10
  468708:	bl	401bb0 <puts@plt>
  46870c:	ldr	x0, [sp, #976]
  468710:	ldrb	w0, [x0]
  468714:	cmp	w0, #0x0
  468718:	b.ne	468738 <ferror@plt+0x669b8>  // b.any
  46871c:	ldr	x0, [sp, #1096]
  468720:	ldr	x1, [x0, #24]
  468724:	ldr	w0, [sp, #852]
  468728:	lsl	x0, x0, #1
  46872c:	add	x0, x1, x0
  468730:	mov	w1, #0x16                  	// #22
  468734:	strh	w1, [x0]
  468738:	ldr	x0, [sp, #792]
  46873c:	str	x0, [sp, #472]
  468740:	b	4690b8 <ferror@plt+0x67338>
  468744:	ldr	x0, [sp, #472]
  468748:	add	x2, sp, #0x7c
  46874c:	add	x1, sp, #0x80
  468750:	mov	x4, x2
  468754:	mov	x3, x1
  468758:	mov	w2, #0x0                   	// #0
  46875c:	ldr	x1, [sp, #952]
  468760:	bl	449b20 <ferror@plt+0x47da0>
  468764:	str	x0, [sp, #728]
  468768:	ldr	x1, [sp, #472]
  46876c:	ldr	w0, [sp, #128]
  468770:	mov	w0, w0
  468774:	add	x0, x1, x0
  468778:	str	x0, [sp, #472]
  46877c:	ldr	x0, [sp, #728]
  468780:	str	w0, [sp, #852]
  468784:	ldr	w0, [sp, #852]
  468788:	ldr	x1, [sp, #728]
  46878c:	cmp	x1, x0
  468790:	b.eq	4687a0 <ferror@plt+0x66a20>  // b.none
  468794:	ldr	w0, [sp, #124]
  468798:	orr	w0, w0, #0x2
  46879c:	str	w0, [sp, #124]
  4687a0:	ldr	w0, [sp, #124]
  4687a4:	bl	449630 <ferror@plt+0x478b0>
  4687a8:	ldr	x0, [sp, #472]
  4687ac:	add	x2, sp, #0x74
  4687b0:	add	x1, sp, #0x78
  4687b4:	mov	x4, x2
  4687b8:	mov	x3, x1
  4687bc:	mov	w2, #0x1                   	// #1
  4687c0:	ldr	x1, [sp, #952]
  4687c4:	bl	449b20 <ferror@plt+0x47da0>
  4687c8:	str	x0, [sp, #720]
  4687cc:	ldr	x1, [sp, #472]
  4687d0:	ldr	w0, [sp, #120]
  4687d4:	mov	w0, w0
  4687d8:	add	x0, x1, x0
  4687dc:	str	x0, [sp, #472]
  4687e0:	ldr	x0, [sp, #720]
  4687e4:	str	x0, [sp, #832]
  4687e8:	ldr	x1, [sp, #832]
  4687ec:	ldr	x0, [sp, #720]
  4687f0:	cmp	x1, x0
  4687f4:	b.eq	468804 <ferror@plt+0x66a84>  // b.none
  4687f8:	ldr	w0, [sp, #116]
  4687fc:	orr	w0, w0, #0x2
  468800:	str	w0, [sp, #116]
  468804:	ldr	w0, [sp, #116]
  468808:	bl	449630 <ferror@plt+0x478b0>
  46880c:	ldr	w1, [sp, #852]
  468810:	ldr	x0, [sp, #1096]
  468814:	bl	4627a4 <ferror@plt+0x60a24>
  468818:	cmp	w0, #0x0
  46881c:	b.ge	468828 <ferror@plt+0x66aa8>  // b.tcont
  468820:	ldr	x0, [sp, #928]
  468824:	str	x0, [sp, #976]
  468828:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46882c:	add	x0, x0, #0x568
  468830:	ldr	w0, [x0]
  468834:	cmp	w0, #0x0
  468838:	b.eq	46884c <ferror@plt+0x66acc>  // b.none
  46883c:	ldr	x0, [sp, #976]
  468840:	ldrb	w0, [x0]
  468844:	cmp	w0, #0x0
  468848:	b.eq	468884 <ferror@plt+0x66b04>  // b.none
  46884c:	mov	w1, #0x0                   	// #0
  468850:	ldr	w0, [sp, #852]
  468854:	bl	464068 <ferror@plt+0x622e8>
  468858:	mov	x2, x0
  46885c:	ldr	x0, [sp, #1096]
  468860:	ldr	w0, [x0, #52]
  468864:	sxtw	x1, w0
  468868:	ldr	x0, [sp, #832]
  46886c:	mul	x0, x1, x0
  468870:	mov	x3, x0
  468874:	ldr	x1, [sp, #976]
  468878:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  46887c:	add	x0, x0, #0xcb0
  468880:	bl	401cf0 <printf@plt>
  468884:	ldr	x0, [sp, #976]
  468888:	ldrb	w0, [x0]
  46888c:	cmp	w0, #0x0
  468890:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  468894:	ldr	x0, [sp, #1096]
  468898:	ldr	x1, [x0, #24]
  46889c:	ldr	w0, [sp, #852]
  4688a0:	lsl	x0, x0, #1
  4688a4:	add	x0, x1, x0
  4688a8:	mov	w1, #0x80                  	// #128
  4688ac:	strh	w1, [x0]
  4688b0:	ldr	x0, [sp, #1096]
  4688b4:	ldr	w0, [x0, #52]
  4688b8:	mov	w1, w0
  4688bc:	ldr	x0, [sp, #832]
  4688c0:	mul	w2, w1, w0
  4688c4:	ldr	x0, [sp, #1096]
  4688c8:	ldr	x1, [x0, #32]
  4688cc:	ldr	w0, [sp, #852]
  4688d0:	lsl	x0, x0, #2
  4688d4:	add	x0, x1, x0
  4688d8:	mov	w1, w2
  4688dc:	str	w1, [x0]
  4688e0:	b	4690b8 <ferror@plt+0x67338>
  4688e4:	ldr	x0, [sp, #472]
  4688e8:	add	x2, sp, #0x6c
  4688ec:	add	x1, sp, #0x70
  4688f0:	mov	x4, x2
  4688f4:	mov	x3, x1
  4688f8:	mov	w2, #0x0                   	// #0
  4688fc:	ldr	x1, [sp, #952]
  468900:	bl	449b20 <ferror@plt+0x47da0>
  468904:	str	x0, [sp, #784]
  468908:	ldr	x1, [sp, #472]
  46890c:	ldr	w0, [sp, #112]
  468910:	mov	w0, w0
  468914:	add	x0, x1, x0
  468918:	str	x0, [sp, #472]
  46891c:	ldr	x0, [sp, #784]
  468920:	str	w0, [sp, #852]
  468924:	ldr	w0, [sp, #852]
  468928:	ldr	x1, [sp, #784]
  46892c:	cmp	x1, x0
  468930:	b.eq	468940 <ferror@plt+0x66bc0>  // b.none
  468934:	ldr	w0, [sp, #108]
  468938:	orr	w0, w0, #0x2
  46893c:	str	w0, [sp, #108]
  468940:	ldr	w0, [sp, #108]
  468944:	bl	449630 <ferror@plt+0x478b0>
  468948:	ldr	x0, [sp, #472]
  46894c:	add	x2, sp, #0x64
  468950:	add	x1, sp, #0x68
  468954:	mov	x4, x2
  468958:	mov	x3, x1
  46895c:	mov	w2, #0x1                   	// #1
  468960:	ldr	x1, [sp, #952]
  468964:	bl	449b20 <ferror@plt+0x47da0>
  468968:	str	x0, [sp, #776]
  46896c:	ldr	x1, [sp, #472]
  468970:	ldr	w0, [sp, #104]
  468974:	mov	w0, w0
  468978:	add	x0, x1, x0
  46897c:	str	x0, [sp, #472]
  468980:	ldr	x0, [sp, #776]
  468984:	str	x0, [sp, #832]
  468988:	ldr	x1, [sp, #832]
  46898c:	ldr	x0, [sp, #776]
  468990:	cmp	x1, x0
  468994:	b.eq	4689a4 <ferror@plt+0x66c24>  // b.none
  468998:	ldr	w0, [sp, #100]
  46899c:	orr	w0, w0, #0x2
  4689a0:	str	w0, [sp, #100]
  4689a4:	ldr	w0, [sp, #100]
  4689a8:	bl	449630 <ferror@plt+0x478b0>
  4689ac:	ldr	w1, [sp, #852]
  4689b0:	ldr	x0, [sp, #1096]
  4689b4:	bl	4627a4 <ferror@plt+0x60a24>
  4689b8:	cmp	w0, #0x0
  4689bc:	b.ge	4689c8 <ferror@plt+0x66c48>  // b.tcont
  4689c0:	ldr	x0, [sp, #928]
  4689c4:	str	x0, [sp, #976]
  4689c8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4689cc:	add	x0, x0, #0x568
  4689d0:	ldr	w0, [x0]
  4689d4:	cmp	w0, #0x0
  4689d8:	b.eq	4689ec <ferror@plt+0x66c6c>  // b.none
  4689dc:	ldr	x0, [sp, #976]
  4689e0:	ldrb	w0, [x0]
  4689e4:	cmp	w0, #0x0
  4689e8:	b.eq	468a24 <ferror@plt+0x66ca4>  // b.none
  4689ec:	mov	w1, #0x0                   	// #0
  4689f0:	ldr	w0, [sp, #852]
  4689f4:	bl	464068 <ferror@plt+0x622e8>
  4689f8:	mov	x2, x0
  4689fc:	ldr	x0, [sp, #1096]
  468a00:	ldr	w0, [x0, #52]
  468a04:	sxtw	x1, w0
  468a08:	ldr	x0, [sp, #832]
  468a0c:	mul	x0, x1, x0
  468a10:	mov	x3, x0
  468a14:	ldr	x1, [sp, #976]
  468a18:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468a1c:	add	x0, x0, #0xce0
  468a20:	bl	401cf0 <printf@plt>
  468a24:	ldr	x0, [sp, #976]
  468a28:	ldrb	w0, [x0]
  468a2c:	cmp	w0, #0x0
  468a30:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  468a34:	ldr	x0, [sp, #1096]
  468a38:	ldr	x1, [x0, #24]
  468a3c:	ldr	w0, [sp, #852]
  468a40:	lsl	x0, x0, #1
  468a44:	add	x0, x1, x0
  468a48:	mov	w1, #0x14                  	// #20
  468a4c:	strh	w1, [x0]
  468a50:	ldr	x0, [sp, #1096]
  468a54:	ldr	w0, [x0, #52]
  468a58:	mov	w1, w0
  468a5c:	ldr	x0, [sp, #832]
  468a60:	mul	w2, w1, w0
  468a64:	ldr	x0, [sp, #1096]
  468a68:	ldr	x1, [x0, #32]
  468a6c:	ldr	w0, [sp, #852]
  468a70:	lsl	x0, x0, #2
  468a74:	add	x0, x1, x0
  468a78:	mov	w1, w2
  468a7c:	str	w1, [x0]
  468a80:	b	4690b8 <ferror@plt+0x67338>
  468a84:	ldr	x0, [sp, #472]
  468a88:	add	x2, sp, #0x5c
  468a8c:	add	x1, sp, #0x60
  468a90:	mov	x4, x2
  468a94:	mov	x3, x1
  468a98:	mov	w2, #0x0                   	// #0
  468a9c:	ldr	x1, [sp, #952]
  468aa0:	bl	449b20 <ferror@plt+0x47da0>
  468aa4:	str	x0, [sp, #744]
  468aa8:	ldr	x1, [sp, #472]
  468aac:	ldr	w0, [sp, #96]
  468ab0:	mov	w0, w0
  468ab4:	add	x0, x1, x0
  468ab8:	str	x0, [sp, #472]
  468abc:	ldr	x0, [sp, #744]
  468ac0:	mov	w1, w0
  468ac4:	ldr	x0, [sp, #1096]
  468ac8:	str	w1, [x0, #72]
  468acc:	ldr	x0, [sp, #1096]
  468ad0:	ldr	w0, [x0, #72]
  468ad4:	mov	w0, w0
  468ad8:	ldr	x1, [sp, #744]
  468adc:	cmp	x1, x0
  468ae0:	b.eq	468af0 <ferror@plt+0x66d70>  // b.none
  468ae4:	ldr	w0, [sp, #92]
  468ae8:	orr	w0, w0, #0x2
  468aec:	str	w0, [sp, #92]
  468af0:	ldr	w0, [sp, #92]
  468af4:	bl	449630 <ferror@plt+0x478b0>
  468af8:	ldr	x0, [sp, #472]
  468afc:	add	x2, sp, #0x54
  468b00:	add	x1, sp, #0x58
  468b04:	mov	x4, x2
  468b08:	mov	x3, x1
  468b0c:	mov	w2, #0x0                   	// #0
  468b10:	ldr	x1, [sp, #952]
  468b14:	bl	449b20 <ferror@plt+0x47da0>
  468b18:	str	x0, [sp, #736]
  468b1c:	ldr	x1, [sp, #472]
  468b20:	ldr	w0, [sp, #88]
  468b24:	mov	w0, w0
  468b28:	add	x0, x1, x0
  468b2c:	str	x0, [sp, #472]
  468b30:	ldr	x0, [sp, #1096]
  468b34:	ldr	x1, [sp, #736]
  468b38:	str	x1, [x0, #80]
  468b3c:	ldr	x0, [sp, #1096]
  468b40:	ldr	x0, [x0, #80]
  468b44:	ldr	x1, [sp, #736]
  468b48:	cmp	x1, x0
  468b4c:	b.eq	468b5c <ferror@plt+0x66ddc>  // b.none
  468b50:	ldr	w0, [sp, #84]
  468b54:	orr	w0, w0, #0x2
  468b58:	str	w0, [sp, #84]
  468b5c:	ldr	w0, [sp, #84]
  468b60:	bl	449630 <ferror@plt+0x478b0>
  468b64:	ldr	x0, [sp, #1096]
  468b68:	ldr	x1, [x0, #80]
  468b6c:	ldr	x0, [sp, #1096]
  468b70:	ldr	w0, [x0, #52]
  468b74:	sxtw	x0, w0
  468b78:	mul	x1, x1, x0
  468b7c:	ldr	x0, [sp, #1096]
  468b80:	str	x1, [x0, #80]
  468b84:	ldr	x0, [sp, #1096]
  468b88:	strb	wzr, [x0, #93]
  468b8c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  468b90:	add	x0, x0, #0x568
  468b94:	ldr	w0, [x0]
  468b98:	cmp	w0, #0x0
  468b9c:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  468ba0:	ldr	x0, [sp, #1096]
  468ba4:	ldr	w0, [x0, #72]
  468ba8:	mov	w1, #0x0                   	// #0
  468bac:	bl	464068 <ferror@plt+0x622e8>
  468bb0:	mov	x1, x0
  468bb4:	ldr	x0, [sp, #1096]
  468bb8:	ldr	x0, [x0, #80]
  468bbc:	mov	w2, w0
  468bc0:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468bc4:	add	x0, x0, #0xd10
  468bc8:	bl	401cf0 <printf@plt>
  468bcc:	b	4690b8 <ferror@plt+0x67338>
  468bd0:	ldr	x0, [sp, #472]
  468bd4:	add	x2, sp, #0x4c
  468bd8:	add	x1, sp, #0x50
  468bdc:	mov	x4, x2
  468be0:	mov	x3, x1
  468be4:	mov	w2, #0x0                   	// #0
  468be8:	ldr	x1, [sp, #952]
  468bec:	bl	449b20 <ferror@plt+0x47da0>
  468bf0:	str	x0, [sp, #752]
  468bf4:	ldr	x1, [sp, #472]
  468bf8:	ldr	w0, [sp, #80]
  468bfc:	mov	w0, w0
  468c00:	add	x0, x1, x0
  468c04:	str	x0, [sp, #472]
  468c08:	ldr	x0, [sp, #1096]
  468c0c:	ldr	x1, [sp, #752]
  468c10:	str	x1, [x0, #80]
  468c14:	ldr	x0, [sp, #1096]
  468c18:	ldr	x0, [x0, #80]
  468c1c:	ldr	x1, [sp, #752]
  468c20:	cmp	x1, x0
  468c24:	b.eq	468c34 <ferror@plt+0x66eb4>  // b.none
  468c28:	ldr	w0, [sp, #76]
  468c2c:	orr	w0, w0, #0x2
  468c30:	str	w0, [sp, #76]
  468c34:	ldr	w0, [sp, #76]
  468c38:	bl	449630 <ferror@plt+0x478b0>
  468c3c:	ldr	x0, [sp, #1096]
  468c40:	ldr	x1, [x0, #80]
  468c44:	ldr	x0, [sp, #1096]
  468c48:	ldr	w0, [x0, #52]
  468c4c:	sxtw	x0, w0
  468c50:	mul	x1, x1, x0
  468c54:	ldr	x0, [sp, #1096]
  468c58:	str	x1, [x0, #80]
  468c5c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  468c60:	add	x0, x0, #0x568
  468c64:	ldr	w0, [x0]
  468c68:	cmp	w0, #0x0
  468c6c:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  468c70:	ldr	x0, [sp, #1096]
  468c74:	ldr	x0, [x0, #80]
  468c78:	mov	w1, w0
  468c7c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468c80:	add	x0, x0, #0xd30
  468c84:	bl	401cf0 <printf@plt>
  468c88:	b	4690b8 <ferror@plt+0x67338>
  468c8c:	mov	w0, #0x8                   	// #8
  468c90:	str	w0, [sp, #960]
  468c94:	ldr	w0, [sp, #960]
  468c98:	cmp	w0, #0x8
  468c9c:	b.ls	468cd0 <ferror@plt+0x66f50>  // b.plast
  468ca0:	ldr	w0, [sp, #960]
  468ca4:	mov	x2, x0
  468ca8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  468cac:	add	x1, x0, #0xc78
  468cb0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  468cb4:	add	x0, x0, #0xcc8
  468cb8:	bl	401920 <ngettext@plt>
  468cbc:	mov	w2, #0x8                   	// #8
  468cc0:	ldr	w1, [sp, #960]
  468cc4:	bl	46eed4 <error@@Base>
  468cc8:	mov	w0, #0x8                   	// #8
  468ccc:	str	w0, [sp, #960]
  468cd0:	ldr	x1, [sp, #472]
  468cd4:	ldr	w0, [sp, #960]
  468cd8:	add	x0, x1, x0
  468cdc:	ldr	x1, [sp, #1120]
  468ce0:	cmp	x1, x0
  468ce4:	b.hi	468d10 <ferror@plt+0x66f90>  // b.pmore
  468ce8:	ldr	x0, [sp, #472]
  468cec:	ldr	x1, [sp, #1120]
  468cf0:	cmp	x1, x0
  468cf4:	b.ls	468d0c <ferror@plt+0x66f8c>  // b.plast
  468cf8:	ldr	x0, [sp, #472]
  468cfc:	ldr	x1, [sp, #1120]
  468d00:	sub	x0, x1, x0
  468d04:	str	w0, [sp, #960]
  468d08:	b	468d10 <ferror@plt+0x66f90>
  468d0c:	str	wzr, [sp, #960]
  468d10:	ldr	w0, [sp, #960]
  468d14:	cmp	w0, #0x0
  468d18:	b.eq	468d28 <ferror@plt+0x66fa8>  // b.none
  468d1c:	ldr	w0, [sp, #960]
  468d20:	cmp	w0, #0x8
  468d24:	b.ls	468d30 <ferror@plt+0x66fb0>  // b.plast
  468d28:	str	xzr, [sp, #984]
  468d2c:	b	468d4c <ferror@plt+0x66fcc>
  468d30:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  468d34:	add	x0, x0, #0x580
  468d38:	ldr	x2, [x0]
  468d3c:	ldr	x0, [sp, #472]
  468d40:	ldr	w1, [sp, #960]
  468d44:	blr	x2
  468d48:	str	x0, [sp, #984]
  468d4c:	ldr	x0, [sp, #472]
  468d50:	add	x0, x0, #0x8
  468d54:	str	x0, [sp, #472]
  468d58:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  468d5c:	add	x0, x0, #0x568
  468d60:	ldr	w0, [x0]
  468d64:	cmp	w0, #0x0
  468d68:	b.eq	468d88 <ferror@plt+0x67008>  // b.none
  468d6c:	add	x1, sp, #0x1d4
  468d70:	add	x0, sp, #0x1c4
  468d74:	mov	x2, x1
  468d78:	mov	x1, x0
  468d7c:	ldr	x0, [sp, #1096]
  468d80:	bl	464118 <ferror@plt+0x62398>
  468d84:	b	468de4 <ferror@plt+0x67064>
  468d88:	ldr	x0, [sp, #1096]
  468d8c:	ldr	w0, [x0, #48]
  468d90:	mov	w1, w0
  468d94:	ldr	x0, [sp, #984]
  468d98:	mul	x19, x1, x0
  468d9c:	ldr	x0, [sp, #1096]
  468da0:	ldr	x1, [x0, #56]
  468da4:	ldr	x0, [sp, #1096]
  468da8:	ldr	w0, [x0, #48]
  468dac:	mov	w2, w0
  468db0:	ldr	x0, [sp, #984]
  468db4:	mul	x0, x2, x0
  468db8:	add	x1, x1, x0
  468dbc:	ldr	x0, [sp, #1096]
  468dc0:	ldrb	w0, [x0, #94]
  468dc4:	mov	w2, w0
  468dc8:	mov	x0, #0x0                   	// #0
  468dcc:	bl	449858 <ferror@plt+0x47ad8>
  468dd0:	mov	x2, x0
  468dd4:	mov	x1, x19
  468dd8:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468ddc:	add	x0, x0, #0xd50
  468de0:	bl	401cf0 <printf@plt>
  468de4:	ldr	x0, [sp, #1096]
  468de8:	ldr	x1, [x0, #56]
  468dec:	ldr	x0, [sp, #1096]
  468df0:	ldr	w0, [x0, #48]
  468df4:	mov	w2, w0
  468df8:	ldr	x0, [sp, #984]
  468dfc:	mul	x0, x2, x0
  468e00:	add	x1, x1, x0
  468e04:	ldr	x0, [sp, #1096]
  468e08:	str	x1, [x0, #56]
  468e0c:	b	4690b8 <ferror@plt+0x67338>
  468e10:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  468e14:	add	x0, x0, #0x568
  468e18:	ldr	w0, [x0]
  468e1c:	cmp	w0, #0x0
  468e20:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  468e24:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468e28:	add	x0, x0, #0xd78
  468e2c:	bl	401bb0 <puts@plt>
  468e30:	b	4690b8 <ferror@plt+0x67338>
  468e34:	ldr	x0, [sp, #472]
  468e38:	add	x2, sp, #0x44
  468e3c:	add	x1, sp, #0x48
  468e40:	mov	x4, x2
  468e44:	mov	x3, x1
  468e48:	mov	w2, #0x0                   	// #0
  468e4c:	ldr	x1, [sp, #952]
  468e50:	bl	449b20 <ferror@plt+0x47da0>
  468e54:	str	x0, [sp, #824]
  468e58:	ldr	x1, [sp, #472]
  468e5c:	ldr	w0, [sp, #72]
  468e60:	mov	w0, w0
  468e64:	add	x0, x1, x0
  468e68:	str	x0, [sp, #472]
  468e6c:	ldr	x0, [sp, #824]
  468e70:	str	x0, [sp, #816]
  468e74:	ldr	x1, [sp, #816]
  468e78:	ldr	x0, [sp, #824]
  468e7c:	cmp	x1, x0
  468e80:	b.eq	468e90 <ferror@plt+0x67110>  // b.none
  468e84:	ldr	w0, [sp, #68]
  468e88:	orr	w0, w0, #0x2
  468e8c:	str	w0, [sp, #68]
  468e90:	ldr	w0, [sp, #68]
  468e94:	bl	449630 <ferror@plt+0x478b0>
  468e98:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  468e9c:	add	x0, x0, #0x568
  468ea0:	ldr	w0, [x0]
  468ea4:	cmp	w0, #0x0
  468ea8:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  468eac:	ldr	x1, [sp, #816]
  468eb0:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  468eb4:	add	x0, x0, #0xd98
  468eb8:	bl	401cf0 <printf@plt>
  468ebc:	b	4690b8 <ferror@plt+0x67338>
  468ec0:	ldr	x0, [sp, #472]
  468ec4:	add	x2, sp, #0x3c
  468ec8:	add	x1, sp, #0x40
  468ecc:	mov	x4, x2
  468ed0:	mov	x3, x1
  468ed4:	mov	w2, #0x0                   	// #0
  468ed8:	ldr	x1, [sp, #952]
  468edc:	bl	449b20 <ferror@plt+0x47da0>
  468ee0:	str	x0, [sp, #856]
  468ee4:	ldr	x1, [sp, #472]
  468ee8:	ldr	w0, [sp, #64]
  468eec:	mov	w0, w0
  468ef0:	add	x0, x1, x0
  468ef4:	str	x0, [sp, #472]
  468ef8:	ldr	x0, [sp, #856]
  468efc:	str	w0, [sp, #852]
  468f00:	ldr	w0, [sp, #852]
  468f04:	ldr	x1, [sp, #856]
  468f08:	cmp	x1, x0
  468f0c:	b.eq	468f1c <ferror@plt+0x6719c>  // b.none
  468f10:	ldr	w0, [sp, #60]
  468f14:	orr	w0, w0, #0x2
  468f18:	str	w0, [sp, #60]
  468f1c:	ldr	w0, [sp, #60]
  468f20:	bl	449630 <ferror@plt+0x478b0>
  468f24:	ldr	x0, [sp, #472]
  468f28:	add	x2, sp, #0x34
  468f2c:	add	x1, sp, #0x38
  468f30:	mov	x4, x2
  468f34:	mov	x3, x1
  468f38:	mov	w2, #0x1                   	// #1
  468f3c:	ldr	x1, [sp, #952]
  468f40:	bl	449b20 <ferror@plt+0x47da0>
  468f44:	str	x0, [sp, #840]
  468f48:	ldr	x1, [sp, #472]
  468f4c:	ldr	w0, [sp, #56]
  468f50:	mov	w0, w0
  468f54:	add	x0, x1, x0
  468f58:	str	x0, [sp, #472]
  468f5c:	ldr	x0, [sp, #840]
  468f60:	str	x0, [sp, #832]
  468f64:	ldr	x1, [sp, #832]
  468f68:	ldr	x0, [sp, #840]
  468f6c:	cmp	x1, x0
  468f70:	b.eq	468f80 <ferror@plt+0x67200>  // b.none
  468f74:	ldr	w0, [sp, #52]
  468f78:	orr	w0, w0, #0x2
  468f7c:	str	w0, [sp, #52]
  468f80:	ldr	w0, [sp, #52]
  468f84:	bl	449630 <ferror@plt+0x478b0>
  468f88:	ldr	x0, [sp, #832]
  468f8c:	neg	x0, x0
  468f90:	str	x0, [sp, #832]
  468f94:	ldr	w1, [sp, #852]
  468f98:	ldr	x0, [sp, #1096]
  468f9c:	bl	4627a4 <ferror@plt+0x60a24>
  468fa0:	cmp	w0, #0x0
  468fa4:	b.ge	468fb0 <ferror@plt+0x67230>  // b.tcont
  468fa8:	ldr	x0, [sp, #928]
  468fac:	str	x0, [sp, #976]
  468fb0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  468fb4:	add	x0, x0, #0x568
  468fb8:	ldr	w0, [x0]
  468fbc:	cmp	w0, #0x0
  468fc0:	b.eq	468fd4 <ferror@plt+0x67254>  // b.none
  468fc4:	ldr	x0, [sp, #976]
  468fc8:	ldrb	w0, [x0]
  468fcc:	cmp	w0, #0x0
  468fd0:	b.eq	46900c <ferror@plt+0x6728c>  // b.none
  468fd4:	mov	w1, #0x0                   	// #0
  468fd8:	ldr	w0, [sp, #852]
  468fdc:	bl	464068 <ferror@plt+0x622e8>
  468fe0:	mov	x2, x0
  468fe4:	ldr	x0, [sp, #1096]
  468fe8:	ldr	w0, [x0, #52]
  468fec:	sxtw	x1, w0
  468ff0:	ldr	x0, [sp, #832]
  468ff4:	mul	x0, x1, x0
  468ff8:	mov	x3, x0
  468ffc:	ldr	x1, [sp, #976]
  469000:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  469004:	add	x0, x0, #0xdb8
  469008:	bl	401cf0 <printf@plt>
  46900c:	ldr	x0, [sp, #976]
  469010:	ldrb	w0, [x0]
  469014:	cmp	w0, #0x0
  469018:	b.ne	4690b8 <ferror@plt+0x67338>  // b.any
  46901c:	ldr	x0, [sp, #1096]
  469020:	ldr	x1, [x0, #24]
  469024:	ldr	w0, [sp, #852]
  469028:	lsl	x0, x0, #1
  46902c:	add	x0, x1, x0
  469030:	mov	w1, #0x80                  	// #128
  469034:	strh	w1, [x0]
  469038:	ldr	x0, [sp, #1096]
  46903c:	ldr	w0, [x0, #52]
  469040:	mov	w1, w0
  469044:	ldr	x0, [sp, #832]
  469048:	mul	w2, w1, w0
  46904c:	ldr	x0, [sp, #1096]
  469050:	ldr	x1, [x0, #32]
  469054:	ldr	w0, [sp, #852]
  469058:	lsl	x0, x0, #2
  46905c:	add	x0, x1, x0
  469060:	mov	w1, w2
  469064:	str	w1, [x0]
  469068:	b	4690b8 <ferror@plt+0x67338>
  46906c:	ldr	w0, [sp, #992]
  469070:	cmp	w0, #0x1b
  469074:	b.ls	46909c <ferror@plt+0x6731c>  // b.plast
  469078:	ldr	w0, [sp, #992]
  46907c:	cmp	w0, #0x3f
  469080:	b.hi	46909c <ferror@plt+0x6731c>  // b.pmore
  469084:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  469088:	add	x0, x0, #0xdf0
  46908c:	bl	401d40 <gettext@plt>
  469090:	ldr	w1, [sp, #992]
  469094:	bl	401cf0 <printf@plt>
  469098:	b	4690b0 <ferror@plt+0x67330>
  46909c:	adrp	x0, 4a8000 <warn@@Base+0x3902c>
  4690a0:	add	x0, x0, #0xe20
  4690a4:	bl	401d40 <gettext@plt>
  4690a8:	ldr	w1, [sp, #992]
  4690ac:	bl	46efd4 <warn@@Base>
  4690b0:	ldr	x0, [sp, #1120]
  4690b4:	str	x0, [sp, #472]
  4690b8:	ldr	x0, [sp, #472]
  4690bc:	ldr	x1, [sp, #1120]
  4690c0:	cmp	x1, x0
  4690c4:	b.hi	466bcc <ferror@plt+0x64e4c>  // b.pmore
  4690c8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4690cc:	add	x0, x0, #0x568
  4690d0:	ldr	w0, [x0]
  4690d4:	cmp	w0, #0x0
  4690d8:	b.eq	469100 <ferror@plt+0x67380>  // b.none
  4690dc:	ldr	w0, [sp, #1080]
  4690e0:	cmp	w0, #0x0
  4690e4:	b.ne	469100 <ferror@plt+0x67380>  // b.any
  4690e8:	add	x1, sp, #0x1d4
  4690ec:	add	x0, sp, #0x1c4
  4690f0:	mov	x2, x1
  4690f4:	mov	x1, x0
  4690f8:	ldr	x0, [sp, #1096]
  4690fc:	bl	464118 <ferror@plt+0x62398>
  469100:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  469104:	add	x0, x0, #0x4a8
  469108:	ldr	x0, [x0, #24]
  46910c:	cmp	x0, #0x0
  469110:	b.eq	469130 <ferror@plt+0x673b0>  // b.none
  469114:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  469118:	add	x0, x0, #0x4a8
  46911c:	ldr	x0, [x0, #24]
  469120:	bl	401c10 <free@plt>
  469124:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  469128:	add	x0, x0, #0x4a8
  46912c:	str	xzr, [x0, #24]
  469130:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  469134:	add	x0, x0, #0x4a8
  469138:	ldr	x0, [x0, #32]
  46913c:	cmp	x0, #0x0
  469140:	b.eq	469160 <ferror@plt+0x673e0>  // b.none
  469144:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  469148:	add	x0, x0, #0x4a8
  46914c:	ldr	x0, [x0, #32]
  469150:	bl	401c10 <free@plt>
  469154:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  469158:	add	x0, x0, #0x4a8
  46915c:	str	xzr, [x0, #32]
  469160:	ldr	x0, [sp, #1120]
  469164:	str	x0, [sp, #472]
  469168:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46916c:	add	x0, x0, #0x54c
  469170:	ldr	w1, [sp, #924]
  469174:	str	w1, [x0]
  469178:	ldr	x0, [sp, #472]
  46917c:	ldr	x1, [sp, #952]
  469180:	cmp	x1, x0
  469184:	b.hi	464f7c <ferror@plt+0x631fc>  // b.pmore
  469188:	b	469198 <ferror@plt+0x67418>
  46918c:	nop
  469190:	b	469198 <ferror@plt+0x67418>
  469194:	nop
  469198:	mov	w0, #0xa                   	// #10
  46919c:	bl	401d20 <putchar@plt>
  4691a0:	b	4691e0 <ferror@plt+0x67460>
  4691a4:	ldr	x0, [sp, #1128]
  4691a8:	str	x0, [sp, #656]
  4691ac:	ldr	x0, [sp, #656]
  4691b0:	ldr	x0, [x0]
  4691b4:	str	x0, [sp, #1128]
  4691b8:	ldr	x0, [sp, #656]
  4691bc:	ldr	x0, [x0, #24]
  4691c0:	bl	401c10 <free@plt>
  4691c4:	ldr	x0, [sp, #656]
  4691c8:	ldr	x0, [x0, #32]
  4691cc:	bl	401c10 <free@plt>
  4691d0:	ldr	x0, [sp, #656]
  4691d4:	str	xzr, [x0]
  4691d8:	ldr	x0, [sp, #656]
  4691dc:	bl	401c10 <free@plt>
  4691e0:	ldr	x0, [sp, #1128]
  4691e4:	cmp	x0, #0x0
  4691e8:	b.ne	4691a4 <ferror@plt+0x67424>  // b.any
  4691ec:	b	46922c <ferror@plt+0x674ac>
  4691f0:	ldr	x0, [sp, #1144]
  4691f4:	str	x0, [sp, #656]
  4691f8:	ldr	x0, [sp, #656]
  4691fc:	ldr	x0, [x0]
  469200:	str	x0, [sp, #1144]
  469204:	ldr	x0, [sp, #656]
  469208:	ldr	x0, [x0, #24]
  46920c:	bl	401c10 <free@plt>
  469210:	ldr	x0, [sp, #656]
  469214:	ldr	x0, [x0, #32]
  469218:	bl	401c10 <free@plt>
  46921c:	ldr	x0, [sp, #656]
  469220:	str	xzr, [x0]
  469224:	ldr	x0, [sp, #656]
  469228:	bl	401c10 <free@plt>
  46922c:	ldr	x0, [sp, #1144]
  469230:	cmp	x0, #0x0
  469234:	b.ne	4691f0 <ferror@plt+0x67470>  // b.any
  469238:	b	469278 <ferror@plt+0x674f8>
  46923c:	ldr	x0, [sp, #1136]
  469240:	str	x0, [sp, #656]
  469244:	ldr	x0, [sp, #656]
  469248:	ldr	x0, [x0]
  46924c:	str	x0, [sp, #1136]
  469250:	ldr	x0, [sp, #656]
  469254:	ldr	x0, [x0, #24]
  469258:	bl	401c10 <free@plt>
  46925c:	ldr	x0, [sp, #656]
  469260:	ldr	x0, [x0, #32]
  469264:	bl	401c10 <free@plt>
  469268:	ldr	x0, [sp, #656]
  46926c:	str	xzr, [x0]
  469270:	ldr	x0, [sp, #656]
  469274:	bl	401c10 <free@plt>
  469278:	ldr	x0, [sp, #1136]
  46927c:	cmp	x0, #0x0
  469280:	b.ne	46923c <ferror@plt+0x674bc>  // b.any
  469284:	mov	w0, #0x1                   	// #1
  469288:	ldp	x19, x20, [sp, #16]
  46928c:	ldp	x29, x30, [sp]
  469290:	add	sp, sp, #0x480
  469294:	ret
  469298:	sub	sp, sp, #0x2e0
  46929c:	stp	x29, x30, [sp, #64]
  4692a0:	add	x29, sp, #0x40
  4692a4:	stp	x19, x20, [sp, #80]
  4692a8:	str	x21, [sp, #96]
  4692ac:	str	x0, [sp, #120]
  4692b0:	str	x1, [sp, #112]
  4692b4:	ldr	x0, [sp, #120]
  4692b8:	ldr	x0, [x0, #32]
  4692bc:	str	x0, [sp, #728]
  4692c0:	ldr	x0, [sp, #120]
  4692c4:	ldr	x1, [x0, #32]
  4692c8:	ldr	x0, [sp, #120]
  4692cc:	ldr	x0, [x0, #48]
  4692d0:	add	x0, x1, x0
  4692d4:	str	x0, [sp, #408]
  4692d8:	mov	w1, #0x0                   	// #0
  4692dc:	ldr	x0, [sp, #120]
  4692e0:	bl	4525b8 <ferror@plt+0x50838>
  4692e4:	ldr	x1, [sp, #112]
  4692e8:	mov	w0, #0xa                   	// #10
  4692ec:	bl	452454 <ferror@plt+0x506d4>
  4692f0:	b	46aef8 <ferror@plt+0x69178>
  4692f4:	ldr	x0, [sp, #728]
  4692f8:	str	x0, [sp, #400]
  4692fc:	mov	w0, #0x4                   	// #4
  469300:	str	w0, [sp, #672]
  469304:	ldr	w0, [sp, #672]
  469308:	cmp	w0, #0x8
  46930c:	b.ls	469340 <ferror@plt+0x675c0>  // b.plast
  469310:	ldr	w0, [sp, #672]
  469314:	mov	x2, x0
  469318:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46931c:	add	x1, x0, #0xc78
  469320:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469324:	add	x0, x0, #0xcc8
  469328:	bl	401920 <ngettext@plt>
  46932c:	mov	w2, #0x8                   	// #8
  469330:	ldr	w1, [sp, #672]
  469334:	bl	46eed4 <error@@Base>
  469338:	mov	w0, #0x8                   	// #8
  46933c:	str	w0, [sp, #672]
  469340:	ldr	w0, [sp, #672]
  469344:	ldr	x1, [sp, #728]
  469348:	add	x0, x1, x0
  46934c:	ldr	x1, [sp, #408]
  469350:	cmp	x1, x0
  469354:	b.hi	469380 <ferror@plt+0x67600>  // b.pmore
  469358:	ldr	x1, [sp, #728]
  46935c:	ldr	x0, [sp, #408]
  469360:	cmp	x1, x0
  469364:	b.cs	46937c <ferror@plt+0x675fc>  // b.hs, b.nlast
  469368:	ldr	x1, [sp, #408]
  46936c:	ldr	x0, [sp, #728]
  469370:	sub	x0, x1, x0
  469374:	str	w0, [sp, #672]
  469378:	b	469380 <ferror@plt+0x67600>
  46937c:	str	wzr, [sp, #672]
  469380:	ldr	w0, [sp, #672]
  469384:	cmp	w0, #0x0
  469388:	b.eq	469398 <ferror@plt+0x67618>  // b.none
  46938c:	ldr	w0, [sp, #672]
  469390:	cmp	w0, #0x8
  469394:	b.ls	4693a0 <ferror@plt+0x67620>  // b.plast
  469398:	str	xzr, [sp, #720]
  46939c:	b	4693c0 <ferror@plt+0x67640>
  4693a0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4693a4:	add	x0, x0, #0x580
  4693a8:	ldr	x2, [x0]
  4693ac:	ldr	w0, [sp, #672]
  4693b0:	mov	w1, w0
  4693b4:	ldr	x0, [sp, #728]
  4693b8:	blr	x2
  4693bc:	str	x0, [sp, #720]
  4693c0:	ldr	x0, [sp, #728]
  4693c4:	add	x0, x0, #0x4
  4693c8:	str	x0, [sp, #728]
  4693cc:	ldr	x1, [sp, #720]
  4693d0:	mov	x0, #0xffffffff            	// #4294967295
  4693d4:	cmp	x1, x0
  4693d8:	b.ne	4694b8 <ferror@plt+0x67738>  // b.any
  4693dc:	mov	w0, #0x8                   	// #8
  4693e0:	str	w0, [sp, #668]
  4693e4:	ldr	w0, [sp, #668]
  4693e8:	cmp	w0, #0x8
  4693ec:	b.ls	469420 <ferror@plt+0x676a0>  // b.plast
  4693f0:	ldr	w0, [sp, #668]
  4693f4:	mov	x2, x0
  4693f8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4693fc:	add	x1, x0, #0xc78
  469400:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469404:	add	x0, x0, #0xcc8
  469408:	bl	401920 <ngettext@plt>
  46940c:	mov	w2, #0x8                   	// #8
  469410:	ldr	w1, [sp, #668]
  469414:	bl	46eed4 <error@@Base>
  469418:	mov	w0, #0x8                   	// #8
  46941c:	str	w0, [sp, #668]
  469420:	ldr	w0, [sp, #668]
  469424:	ldr	x1, [sp, #728]
  469428:	add	x0, x1, x0
  46942c:	ldr	x1, [sp, #408]
  469430:	cmp	x1, x0
  469434:	b.hi	469460 <ferror@plt+0x676e0>  // b.pmore
  469438:	ldr	x1, [sp, #728]
  46943c:	ldr	x0, [sp, #408]
  469440:	cmp	x1, x0
  469444:	b.cs	46945c <ferror@plt+0x676dc>  // b.hs, b.nlast
  469448:	ldr	x1, [sp, #408]
  46944c:	ldr	x0, [sp, #728]
  469450:	sub	x0, x1, x0
  469454:	str	w0, [sp, #668]
  469458:	b	469460 <ferror@plt+0x676e0>
  46945c:	str	wzr, [sp, #668]
  469460:	ldr	w0, [sp, #668]
  469464:	cmp	w0, #0x0
  469468:	b.eq	469478 <ferror@plt+0x676f8>  // b.none
  46946c:	ldr	w0, [sp, #668]
  469470:	cmp	w0, #0x8
  469474:	b.ls	469480 <ferror@plt+0x67700>  // b.plast
  469478:	str	xzr, [sp, #720]
  46947c:	b	4694a0 <ferror@plt+0x67720>
  469480:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  469484:	add	x0, x0, #0x580
  469488:	ldr	x2, [x0]
  46948c:	ldr	w0, [sp, #668]
  469490:	mov	w1, w0
  469494:	ldr	x0, [sp, #728]
  469498:	blr	x2
  46949c:	str	x0, [sp, #720]
  4694a0:	ldr	x0, [sp, #728]
  4694a4:	add	x0, x0, #0x8
  4694a8:	str	x0, [sp, #728]
  4694ac:	mov	w0, #0x8                   	// #8
  4694b0:	str	w0, [sp, #716]
  4694b4:	b	4694c0 <ferror@plt+0x67740>
  4694b8:	mov	w0, #0x4                   	// #4
  4694bc:	str	w0, [sp, #716]
  4694c0:	ldr	x1, [sp, #728]
  4694c4:	ldr	x0, [sp, #720]
  4694c8:	add	x0, x1, x0
  4694cc:	str	x0, [sp, #392]
  4694d0:	ldr	x0, [sp, #120]
  4694d4:	ldr	x0, [x0, #32]
  4694d8:	ldr	x1, [sp, #728]
  4694dc:	sub	x0, x1, x0
  4694e0:	str	x0, [sp, #384]
  4694e4:	ldr	x1, [sp, #384]
  4694e8:	ldr	x0, [sp, #720]
  4694ec:	add	x0, x1, x0
  4694f0:	ldr	x1, [sp, #384]
  4694f4:	cmp	x1, x0
  4694f8:	b.hi	469518 <ferror@plt+0x67798>  // b.pmore
  4694fc:	ldr	x1, [sp, #384]
  469500:	ldr	x0, [sp, #720]
  469504:	add	x1, x1, x0
  469508:	ldr	x0, [sp, #120]
  46950c:	ldr	x0, [x0, #48]
  469510:	cmp	x1, x0
  469514:	b.ls	469570 <ferror@plt+0x677f0>  // b.plast
  469518:	adrp	x0, 4a2000 <warn@@Base+0x3302c>
  46951c:	add	x0, x0, #0x700
  469520:	bl	401d40 <gettext@plt>
  469524:	mov	x20, x0
  469528:	ldr	x0, [sp, #120]
  46952c:	ldr	x19, [x0, #16]
  469530:	ldr	x0, [sp, #120]
  469534:	ldr	x0, [x0, #32]
  469538:	ldr	x1, [sp, #400]
  46953c:	sub	x0, x1, x0
  469540:	mov	x21, x0
  469544:	ldr	x1, [sp, #720]
  469548:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46954c:	add	x0, x0, #0xd28
  469550:	bl	449984 <ferror@plt+0x47c04>
  469554:	mov	x3, x0
  469558:	mov	x2, x21
  46955c:	mov	x1, x19
  469560:	mov	x0, x20
  469564:	bl	46efd4 <warn@@Base>
  469568:	mov	w0, #0x0                   	// #0
  46956c:	b	46af0c <ferror@plt+0x6918c>
  469570:	mov	w0, #0x2                   	// #2
  469574:	str	w0, [sp, #664]
  469578:	ldr	w0, [sp, #664]
  46957c:	cmp	w0, #0x2
  469580:	b.ls	4695b4 <ferror@plt+0x67834>  // b.plast
  469584:	ldr	w0, [sp, #664]
  469588:	mov	x2, x0
  46958c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469590:	add	x1, x0, #0xc78
  469594:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469598:	add	x0, x0, #0xcc8
  46959c:	bl	401920 <ngettext@plt>
  4695a0:	mov	w2, #0x2                   	// #2
  4695a4:	ldr	w1, [sp, #664]
  4695a8:	bl	46eed4 <error@@Base>
  4695ac:	mov	w0, #0x2                   	// #2
  4695b0:	str	w0, [sp, #664]
  4695b4:	ldr	w0, [sp, #664]
  4695b8:	ldr	x1, [sp, #728]
  4695bc:	add	x0, x1, x0
  4695c0:	ldr	x1, [sp, #392]
  4695c4:	cmp	x1, x0
  4695c8:	b.hi	4695f4 <ferror@plt+0x67874>  // b.pmore
  4695cc:	ldr	x1, [sp, #728]
  4695d0:	ldr	x0, [sp, #392]
  4695d4:	cmp	x1, x0
  4695d8:	b.cs	4695f0 <ferror@plt+0x67870>  // b.hs, b.nlast
  4695dc:	ldr	x1, [sp, #392]
  4695e0:	ldr	x0, [sp, #728]
  4695e4:	sub	x0, x1, x0
  4695e8:	str	w0, [sp, #664]
  4695ec:	b	4695f4 <ferror@plt+0x67874>
  4695f0:	str	wzr, [sp, #664]
  4695f4:	ldr	w0, [sp, #664]
  4695f8:	cmp	w0, #0x0
  4695fc:	b.eq	46960c <ferror@plt+0x6788c>  // b.none
  469600:	ldr	w0, [sp, #664]
  469604:	cmp	w0, #0x8
  469608:	b.ls	469614 <ferror@plt+0x67894>  // b.plast
  46960c:	strh	wzr, [sp, #714]
  469610:	b	469634 <ferror@plt+0x678b4>
  469614:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  469618:	add	x0, x0, #0x580
  46961c:	ldr	x2, [x0]
  469620:	ldr	w0, [sp, #664]
  469624:	mov	w1, w0
  469628:	ldr	x0, [sp, #728]
  46962c:	blr	x2
  469630:	strh	w0, [sp, #714]
  469634:	ldr	x0, [sp, #728]
  469638:	add	x0, x0, #0x2
  46963c:	str	x0, [sp, #728]
  469640:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  469644:	add	x0, x0, #0x468
  469648:	bl	401d40 <gettext@plt>
  46964c:	mov	x2, x0
  469650:	ldrh	w0, [sp, #714]
  469654:	mov	x1, x0
  469658:	mov	x0, x2
  46965c:	bl	401cf0 <printf@plt>
  469660:	ldrh	w0, [sp, #714]
  469664:	cmp	w0, #0x5
  469668:	b.eq	469684 <ferror@plt+0x67904>  // b.none
  46966c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  469670:	add	x0, x0, #0x478
  469674:	bl	401d40 <gettext@plt>
  469678:	bl	46efd4 <warn@@Base>
  46967c:	mov	w0, #0x0                   	// #0
  469680:	b	46af0c <ferror@plt+0x6918c>
  469684:	mov	w0, #0x2                   	// #2
  469688:	str	w0, [sp, #660]
  46968c:	ldr	w0, [sp, #660]
  469690:	cmp	w0, #0x2
  469694:	b.ls	4696c8 <ferror@plt+0x67948>  // b.plast
  469698:	ldr	w0, [sp, #660]
  46969c:	mov	x2, x0
  4696a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4696a4:	add	x1, x0, #0xc78
  4696a8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4696ac:	add	x0, x0, #0xcc8
  4696b0:	bl	401920 <ngettext@plt>
  4696b4:	mov	w2, #0x2                   	// #2
  4696b8:	ldr	w1, [sp, #660]
  4696bc:	bl	46eed4 <error@@Base>
  4696c0:	mov	w0, #0x2                   	// #2
  4696c4:	str	w0, [sp, #660]
  4696c8:	ldr	w0, [sp, #660]
  4696cc:	ldr	x1, [sp, #728]
  4696d0:	add	x0, x1, x0
  4696d4:	ldr	x1, [sp, #392]
  4696d8:	cmp	x1, x0
  4696dc:	b.hi	469708 <ferror@plt+0x67988>  // b.pmore
  4696e0:	ldr	x1, [sp, #728]
  4696e4:	ldr	x0, [sp, #392]
  4696e8:	cmp	x1, x0
  4696ec:	b.cs	469704 <ferror@plt+0x67984>  // b.hs, b.nlast
  4696f0:	ldr	x1, [sp, #392]
  4696f4:	ldr	x0, [sp, #728]
  4696f8:	sub	x0, x1, x0
  4696fc:	str	w0, [sp, #660]
  469700:	b	469708 <ferror@plt+0x67988>
  469704:	str	wzr, [sp, #660]
  469708:	ldr	w0, [sp, #660]
  46970c:	cmp	w0, #0x0
  469710:	b.eq	469720 <ferror@plt+0x679a0>  // b.none
  469714:	ldr	w0, [sp, #660]
  469718:	cmp	w0, #0x8
  46971c:	b.ls	469728 <ferror@plt+0x679a8>  // b.plast
  469720:	strh	wzr, [sp, #712]
  469724:	b	469748 <ferror@plt+0x679c8>
  469728:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46972c:	add	x0, x0, #0x580
  469730:	ldr	x2, [x0]
  469734:	ldr	w0, [sp, #660]
  469738:	mov	w1, w0
  46973c:	ldr	x0, [sp, #728]
  469740:	blr	x2
  469744:	strh	w0, [sp, #712]
  469748:	ldr	x0, [sp, #728]
  46974c:	add	x0, x0, #0x2
  469750:	str	x0, [sp, #728]
  469754:	ldrh	w0, [sp, #712]
  469758:	cmp	w0, #0x0
  46975c:	b.eq	469780 <ferror@plt+0x67a00>  // b.none
  469760:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  469764:	add	x0, x0, #0x4b8
  469768:	bl	401d40 <gettext@plt>
  46976c:	mov	x2, x0
  469770:	ldrh	w0, [sp, #712]
  469774:	mov	w1, w0
  469778:	mov	x0, x2
  46977c:	bl	46efd4 <warn@@Base>
  469780:	mov	w0, #0x4                   	// #4
  469784:	str	w0, [sp, #656]
  469788:	ldr	w0, [sp, #656]
  46978c:	cmp	w0, #0x4
  469790:	b.ls	4697c4 <ferror@plt+0x67a44>  // b.plast
  469794:	ldr	w0, [sp, #656]
  469798:	mov	x2, x0
  46979c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4697a0:	add	x1, x0, #0xc78
  4697a4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  4697a8:	add	x0, x0, #0xcc8
  4697ac:	bl	401920 <ngettext@plt>
  4697b0:	mov	w2, #0x4                   	// #4
  4697b4:	ldr	w1, [sp, #656]
  4697b8:	bl	46eed4 <error@@Base>
  4697bc:	mov	w0, #0x4                   	// #4
  4697c0:	str	w0, [sp, #656]
  4697c4:	ldr	w0, [sp, #656]
  4697c8:	ldr	x1, [sp, #728]
  4697cc:	add	x0, x1, x0
  4697d0:	ldr	x1, [sp, #392]
  4697d4:	cmp	x1, x0
  4697d8:	b.hi	469804 <ferror@plt+0x67a84>  // b.pmore
  4697dc:	ldr	x1, [sp, #728]
  4697e0:	ldr	x0, [sp, #392]
  4697e4:	cmp	x1, x0
  4697e8:	b.cs	469800 <ferror@plt+0x67a80>  // b.hs, b.nlast
  4697ec:	ldr	x1, [sp, #392]
  4697f0:	ldr	x0, [sp, #728]
  4697f4:	sub	x0, x1, x0
  4697f8:	str	w0, [sp, #656]
  4697fc:	b	469804 <ferror@plt+0x67a84>
  469800:	str	wzr, [sp, #656]
  469804:	ldr	w0, [sp, #656]
  469808:	cmp	w0, #0x0
  46980c:	b.eq	46981c <ferror@plt+0x67a9c>  // b.none
  469810:	ldr	w0, [sp, #656]
  469814:	cmp	w0, #0x8
  469818:	b.ls	469824 <ferror@plt+0x67aa4>  // b.plast
  46981c:	str	wzr, [sp, #708]
  469820:	b	469844 <ferror@plt+0x67ac4>
  469824:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  469828:	add	x0, x0, #0x580
  46982c:	ldr	x2, [x0]
  469830:	ldr	w0, [sp, #656]
  469834:	mov	w1, w0
  469838:	ldr	x0, [sp, #728]
  46983c:	blr	x2
  469840:	str	w0, [sp, #708]
  469844:	ldr	x0, [sp, #728]
  469848:	add	x0, x0, #0x4
  46984c:	str	x0, [sp, #728]
  469850:	ldr	w0, [sp, #708]
  469854:	cmp	w0, #0x0
  469858:	b.ne	46986c <ferror@plt+0x67aec>  // b.any
  46985c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  469860:	add	x0, x0, #0x4f0
  469864:	bl	401d40 <gettext@plt>
  469868:	bl	46efd4 <warn@@Base>
  46986c:	mov	w0, #0x4                   	// #4
  469870:	str	w0, [sp, #652]
  469874:	ldr	w0, [sp, #652]
  469878:	cmp	w0, #0x4
  46987c:	b.ls	4698b0 <ferror@plt+0x67b30>  // b.plast
  469880:	ldr	w0, [sp, #652]
  469884:	mov	x2, x0
  469888:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46988c:	add	x1, x0, #0xc78
  469890:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469894:	add	x0, x0, #0xcc8
  469898:	bl	401920 <ngettext@plt>
  46989c:	mov	w2, #0x4                   	// #4
  4698a0:	ldr	w1, [sp, #652]
  4698a4:	bl	46eed4 <error@@Base>
  4698a8:	mov	w0, #0x4                   	// #4
  4698ac:	str	w0, [sp, #652]
  4698b0:	ldr	w0, [sp, #652]
  4698b4:	ldr	x1, [sp, #728]
  4698b8:	add	x0, x1, x0
  4698bc:	ldr	x1, [sp, #392]
  4698c0:	cmp	x1, x0
  4698c4:	b.hi	4698f0 <ferror@plt+0x67b70>  // b.pmore
  4698c8:	ldr	x1, [sp, #728]
  4698cc:	ldr	x0, [sp, #392]
  4698d0:	cmp	x1, x0
  4698d4:	b.cs	4698ec <ferror@plt+0x67b6c>  // b.hs, b.nlast
  4698d8:	ldr	x1, [sp, #392]
  4698dc:	ldr	x0, [sp, #728]
  4698e0:	sub	x0, x1, x0
  4698e4:	str	w0, [sp, #652]
  4698e8:	b	4698f0 <ferror@plt+0x67b70>
  4698ec:	str	wzr, [sp, #652]
  4698f0:	ldr	w0, [sp, #652]
  4698f4:	cmp	w0, #0x0
  4698f8:	b.eq	469908 <ferror@plt+0x67b88>  // b.none
  4698fc:	ldr	w0, [sp, #652]
  469900:	cmp	w0, #0x8
  469904:	b.ls	469910 <ferror@plt+0x67b90>  // b.plast
  469908:	str	wzr, [sp, #704]
  46990c:	b	469930 <ferror@plt+0x67bb0>
  469910:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  469914:	add	x0, x0, #0x580
  469918:	ldr	x2, [x0]
  46991c:	ldr	w0, [sp, #652]
  469920:	mov	w1, w0
  469924:	ldr	x0, [sp, #728]
  469928:	blr	x2
  46992c:	str	w0, [sp, #704]
  469930:	ldr	x0, [sp, #728]
  469934:	add	x0, x0, #0x4
  469938:	str	x0, [sp, #728]
  46993c:	mov	w0, #0x4                   	// #4
  469940:	str	w0, [sp, #648]
  469944:	ldr	w0, [sp, #648]
  469948:	cmp	w0, #0x4
  46994c:	b.ls	469980 <ferror@plt+0x67c00>  // b.plast
  469950:	ldr	w0, [sp, #648]
  469954:	mov	x2, x0
  469958:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46995c:	add	x1, x0, #0xc78
  469960:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469964:	add	x0, x0, #0xcc8
  469968:	bl	401920 <ngettext@plt>
  46996c:	mov	w2, #0x4                   	// #4
  469970:	ldr	w1, [sp, #648]
  469974:	bl	46eed4 <error@@Base>
  469978:	mov	w0, #0x4                   	// #4
  46997c:	str	w0, [sp, #648]
  469980:	ldr	w0, [sp, #648]
  469984:	ldr	x1, [sp, #728]
  469988:	add	x0, x1, x0
  46998c:	ldr	x1, [sp, #392]
  469990:	cmp	x1, x0
  469994:	b.hi	4699c0 <ferror@plt+0x67c40>  // b.pmore
  469998:	ldr	x1, [sp, #728]
  46999c:	ldr	x0, [sp, #392]
  4699a0:	cmp	x1, x0
  4699a4:	b.cs	4699bc <ferror@plt+0x67c3c>  // b.hs, b.nlast
  4699a8:	ldr	x1, [sp, #392]
  4699ac:	ldr	x0, [sp, #728]
  4699b0:	sub	x0, x1, x0
  4699b4:	str	w0, [sp, #648]
  4699b8:	b	4699c0 <ferror@plt+0x67c40>
  4699bc:	str	wzr, [sp, #648]
  4699c0:	ldr	w0, [sp, #648]
  4699c4:	cmp	w0, #0x0
  4699c8:	b.eq	4699d8 <ferror@plt+0x67c58>  // b.none
  4699cc:	ldr	w0, [sp, #648]
  4699d0:	cmp	w0, #0x8
  4699d4:	b.ls	4699e0 <ferror@plt+0x67c60>  // b.plast
  4699d8:	str	wzr, [sp, #700]
  4699dc:	b	469a00 <ferror@plt+0x67c80>
  4699e0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  4699e4:	add	x0, x0, #0x580
  4699e8:	ldr	x2, [x0]
  4699ec:	ldr	w0, [sp, #648]
  4699f0:	mov	w1, w0
  4699f4:	ldr	x0, [sp, #728]
  4699f8:	blr	x2
  4699fc:	str	w0, [sp, #700]
  469a00:	ldr	x0, [sp, #728]
  469a04:	add	x0, x0, #0x4
  469a08:	str	x0, [sp, #728]
  469a0c:	mov	w0, #0x4                   	// #4
  469a10:	str	w0, [sp, #644]
  469a14:	ldr	w0, [sp, #644]
  469a18:	cmp	w0, #0x4
  469a1c:	b.ls	469a50 <ferror@plt+0x67cd0>  // b.plast
  469a20:	ldr	w0, [sp, #644]
  469a24:	mov	x2, x0
  469a28:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469a2c:	add	x1, x0, #0xc78
  469a30:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469a34:	add	x0, x0, #0xcc8
  469a38:	bl	401920 <ngettext@plt>
  469a3c:	mov	w2, #0x4                   	// #4
  469a40:	ldr	w1, [sp, #644]
  469a44:	bl	46eed4 <error@@Base>
  469a48:	mov	w0, #0x4                   	// #4
  469a4c:	str	w0, [sp, #644]
  469a50:	ldr	w0, [sp, #644]
  469a54:	ldr	x1, [sp, #728]
  469a58:	add	x0, x1, x0
  469a5c:	ldr	x1, [sp, #392]
  469a60:	cmp	x1, x0
  469a64:	b.hi	469a90 <ferror@plt+0x67d10>  // b.pmore
  469a68:	ldr	x1, [sp, #728]
  469a6c:	ldr	x0, [sp, #392]
  469a70:	cmp	x1, x0
  469a74:	b.cs	469a8c <ferror@plt+0x67d0c>  // b.hs, b.nlast
  469a78:	ldr	x1, [sp, #392]
  469a7c:	ldr	x0, [sp, #728]
  469a80:	sub	x0, x1, x0
  469a84:	str	w0, [sp, #644]
  469a88:	b	469a90 <ferror@plt+0x67d10>
  469a8c:	str	wzr, [sp, #644]
  469a90:	ldr	w0, [sp, #644]
  469a94:	cmp	w0, #0x0
  469a98:	b.eq	469aa8 <ferror@plt+0x67d28>  // b.none
  469a9c:	ldr	w0, [sp, #644]
  469aa0:	cmp	w0, #0x8
  469aa4:	b.ls	469ab0 <ferror@plt+0x67d30>  // b.plast
  469aa8:	str	wzr, [sp, #696]
  469aac:	b	469ad0 <ferror@plt+0x67d50>
  469ab0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  469ab4:	add	x0, x0, #0x580
  469ab8:	ldr	x2, [x0]
  469abc:	ldr	w0, [sp, #644]
  469ac0:	mov	w1, w0
  469ac4:	ldr	x0, [sp, #728]
  469ac8:	blr	x2
  469acc:	str	w0, [sp, #696]
  469ad0:	ldr	x0, [sp, #728]
  469ad4:	add	x0, x0, #0x4
  469ad8:	str	x0, [sp, #728]
  469adc:	mov	w0, #0x4                   	// #4
  469ae0:	str	w0, [sp, #640]
  469ae4:	ldr	w0, [sp, #640]
  469ae8:	cmp	w0, #0x4
  469aec:	b.ls	469b20 <ferror@plt+0x67da0>  // b.plast
  469af0:	ldr	w0, [sp, #640]
  469af4:	mov	x2, x0
  469af8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469afc:	add	x1, x0, #0xc78
  469b00:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469b04:	add	x0, x0, #0xcc8
  469b08:	bl	401920 <ngettext@plt>
  469b0c:	mov	w2, #0x4                   	// #4
  469b10:	ldr	w1, [sp, #640]
  469b14:	bl	46eed4 <error@@Base>
  469b18:	mov	w0, #0x4                   	// #4
  469b1c:	str	w0, [sp, #640]
  469b20:	ldr	w0, [sp, #640]
  469b24:	ldr	x1, [sp, #728]
  469b28:	add	x0, x1, x0
  469b2c:	ldr	x1, [sp, #392]
  469b30:	cmp	x1, x0
  469b34:	b.hi	469b60 <ferror@plt+0x67de0>  // b.pmore
  469b38:	ldr	x1, [sp, #728]
  469b3c:	ldr	x0, [sp, #392]
  469b40:	cmp	x1, x0
  469b44:	b.cs	469b5c <ferror@plt+0x67ddc>  // b.hs, b.nlast
  469b48:	ldr	x1, [sp, #392]
  469b4c:	ldr	x0, [sp, #728]
  469b50:	sub	x0, x1, x0
  469b54:	str	w0, [sp, #640]
  469b58:	b	469b60 <ferror@plt+0x67de0>
  469b5c:	str	wzr, [sp, #640]
  469b60:	ldr	w0, [sp, #640]
  469b64:	cmp	w0, #0x0
  469b68:	b.eq	469b78 <ferror@plt+0x67df8>  // b.none
  469b6c:	ldr	w0, [sp, #640]
  469b70:	cmp	w0, #0x8
  469b74:	b.ls	469b80 <ferror@plt+0x67e00>  // b.plast
  469b78:	str	wzr, [sp, #692]
  469b7c:	b	469ba0 <ferror@plt+0x67e20>
  469b80:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  469b84:	add	x0, x0, #0x580
  469b88:	ldr	x2, [x0]
  469b8c:	ldr	w0, [sp, #640]
  469b90:	mov	w1, w0
  469b94:	ldr	x0, [sp, #728]
  469b98:	blr	x2
  469b9c:	str	w0, [sp, #692]
  469ba0:	ldr	x0, [sp, #728]
  469ba4:	add	x0, x0, #0x4
  469ba8:	str	x0, [sp, #728]
  469bac:	mov	w0, #0x4                   	// #4
  469bb0:	str	w0, [sp, #636]
  469bb4:	ldr	w0, [sp, #636]
  469bb8:	cmp	w0, #0x4
  469bbc:	b.ls	469bf0 <ferror@plt+0x67e70>  // b.plast
  469bc0:	ldr	w0, [sp, #636]
  469bc4:	mov	x2, x0
  469bc8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469bcc:	add	x1, x0, #0xc78
  469bd0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469bd4:	add	x0, x0, #0xcc8
  469bd8:	bl	401920 <ngettext@plt>
  469bdc:	mov	w2, #0x4                   	// #4
  469be0:	ldr	w1, [sp, #636]
  469be4:	bl	46eed4 <error@@Base>
  469be8:	mov	w0, #0x4                   	// #4
  469bec:	str	w0, [sp, #636]
  469bf0:	ldr	w0, [sp, #636]
  469bf4:	ldr	x1, [sp, #728]
  469bf8:	add	x0, x1, x0
  469bfc:	ldr	x1, [sp, #392]
  469c00:	cmp	x1, x0
  469c04:	b.hi	469c30 <ferror@plt+0x67eb0>  // b.pmore
  469c08:	ldr	x1, [sp, #728]
  469c0c:	ldr	x0, [sp, #392]
  469c10:	cmp	x1, x0
  469c14:	b.cs	469c2c <ferror@plt+0x67eac>  // b.hs, b.nlast
  469c18:	ldr	x1, [sp, #392]
  469c1c:	ldr	x0, [sp, #728]
  469c20:	sub	x0, x1, x0
  469c24:	str	w0, [sp, #636]
  469c28:	b	469c30 <ferror@plt+0x67eb0>
  469c2c:	str	wzr, [sp, #636]
  469c30:	ldr	w0, [sp, #636]
  469c34:	cmp	w0, #0x0
  469c38:	b.eq	469c48 <ferror@plt+0x67ec8>  // b.none
  469c3c:	ldr	w0, [sp, #636]
  469c40:	cmp	w0, #0x8
  469c44:	b.ls	469c50 <ferror@plt+0x67ed0>  // b.plast
  469c48:	str	wzr, [sp, #688]
  469c4c:	b	469c70 <ferror@plt+0x67ef0>
  469c50:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  469c54:	add	x0, x0, #0x580
  469c58:	ldr	x2, [x0]
  469c5c:	ldr	w0, [sp, #636]
  469c60:	mov	w1, w0
  469c64:	ldr	x0, [sp, #728]
  469c68:	blr	x2
  469c6c:	str	w0, [sp, #688]
  469c70:	ldr	x0, [sp, #728]
  469c74:	add	x0, x0, #0x4
  469c78:	str	x0, [sp, #728]
  469c7c:	mov	w0, #0x4                   	// #4
  469c80:	str	w0, [sp, #632]
  469c84:	ldr	w0, [sp, #632]
  469c88:	cmp	w0, #0x4
  469c8c:	b.ls	469cc0 <ferror@plt+0x67f40>  // b.plast
  469c90:	ldr	w0, [sp, #632]
  469c94:	mov	x2, x0
  469c98:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469c9c:	add	x1, x0, #0xc78
  469ca0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469ca4:	add	x0, x0, #0xcc8
  469ca8:	bl	401920 <ngettext@plt>
  469cac:	mov	w2, #0x4                   	// #4
  469cb0:	ldr	w1, [sp, #632]
  469cb4:	bl	46eed4 <error@@Base>
  469cb8:	mov	w0, #0x4                   	// #4
  469cbc:	str	w0, [sp, #632]
  469cc0:	ldr	w0, [sp, #632]
  469cc4:	ldr	x1, [sp, #728]
  469cc8:	add	x0, x1, x0
  469ccc:	ldr	x1, [sp, #392]
  469cd0:	cmp	x1, x0
  469cd4:	b.hi	469d00 <ferror@plt+0x67f80>  // b.pmore
  469cd8:	ldr	x1, [sp, #728]
  469cdc:	ldr	x0, [sp, #392]
  469ce0:	cmp	x1, x0
  469ce4:	b.cs	469cfc <ferror@plt+0x67f7c>  // b.hs, b.nlast
  469ce8:	ldr	x1, [sp, #392]
  469cec:	ldr	x0, [sp, #728]
  469cf0:	sub	x0, x1, x0
  469cf4:	str	w0, [sp, #632]
  469cf8:	b	469d00 <ferror@plt+0x67f80>
  469cfc:	str	wzr, [sp, #632]
  469d00:	ldr	w0, [sp, #632]
  469d04:	cmp	w0, #0x0
  469d08:	b.eq	469d18 <ferror@plt+0x67f98>  // b.none
  469d0c:	ldr	w0, [sp, #632]
  469d10:	cmp	w0, #0x8
  469d14:	b.ls	469d20 <ferror@plt+0x67fa0>  // b.plast
  469d18:	str	wzr, [sp, #684]
  469d1c:	b	469d40 <ferror@plt+0x67fc0>
  469d20:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  469d24:	add	x0, x0, #0x580
  469d28:	ldr	x2, [x0]
  469d2c:	ldr	w0, [sp, #632]
  469d30:	mov	w1, w0
  469d34:	ldr	x0, [sp, #728]
  469d38:	blr	x2
  469d3c:	str	w0, [sp, #684]
  469d40:	ldr	x0, [sp, #728]
  469d44:	add	x0, x0, #0x4
  469d48:	str	x0, [sp, #728]
  469d4c:	ldr	w0, [sp, #684]
  469d50:	and	w0, w0, #0x3
  469d54:	cmp	w0, #0x0
  469d58:	b.eq	469d88 <ferror@plt+0x68008>  // b.none
  469d5c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  469d60:	add	x0, x0, #0x528
  469d64:	bl	401d40 <gettext@plt>
  469d68:	ldr	w1, [sp, #684]
  469d6c:	bl	46efd4 <warn@@Base>
  469d70:	ldr	w0, [sp, #684]
  469d74:	neg	w0, w0
  469d78:	and	w0, w0, #0x3
  469d7c:	ldr	w1, [sp, #684]
  469d80:	add	w0, w1, w0
  469d84:	str	w0, [sp, #684]
  469d88:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  469d8c:	add	x0, x0, #0x580
  469d90:	bl	401d40 <gettext@plt>
  469d94:	bl	401cf0 <printf@plt>
  469d98:	mov	w0, #0x1                   	// #1
  469d9c:	str	w0, [sp, #676]
  469da0:	ldr	x0, [sp, #728]
  469da4:	str	x0, [sp, #376]
  469da8:	str	wzr, [sp, #680]
  469dac:	b	469ed0 <ferror@plt+0x68150>
  469db0:	mov	w0, #0x1                   	// #1
  469db4:	str	w0, [sp, #624]
  469db8:	ldr	w0, [sp, #624]
  469dbc:	cmp	w0, #0x1
  469dc0:	b.ls	469df4 <ferror@plt+0x68074>  // b.plast
  469dc4:	ldr	w0, [sp, #624]
  469dc8:	mov	x2, x0
  469dcc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469dd0:	add	x1, x0, #0xc78
  469dd4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469dd8:	add	x0, x0, #0xcc8
  469ddc:	bl	401920 <ngettext@plt>
  469de0:	mov	w2, #0x1                   	// #1
  469de4:	ldr	w1, [sp, #624]
  469de8:	bl	46eed4 <error@@Base>
  469dec:	mov	w0, #0x1                   	// #1
  469df0:	str	w0, [sp, #624]
  469df4:	ldr	w0, [sp, #624]
  469df8:	ldr	x1, [sp, #728]
  469dfc:	add	x0, x1, x0
  469e00:	ldr	x1, [sp, #392]
  469e04:	cmp	x1, x0
  469e08:	b.hi	469e34 <ferror@plt+0x680b4>  // b.pmore
  469e0c:	ldr	x1, [sp, #728]
  469e10:	ldr	x0, [sp, #392]
  469e14:	cmp	x1, x0
  469e18:	b.cs	469e30 <ferror@plt+0x680b0>  // b.hs, b.nlast
  469e1c:	ldr	x1, [sp, #392]
  469e20:	ldr	x0, [sp, #728]
  469e24:	sub	x0, x1, x0
  469e28:	str	w0, [sp, #624]
  469e2c:	b	469e34 <ferror@plt+0x680b4>
  469e30:	str	wzr, [sp, #624]
  469e34:	ldr	w0, [sp, #624]
  469e38:	cmp	w0, #0x0
  469e3c:	b.eq	469e4c <ferror@plt+0x680cc>  // b.none
  469e40:	ldr	w0, [sp, #624]
  469e44:	cmp	w0, #0x8
  469e48:	b.ls	469e54 <ferror@plt+0x680d4>  // b.plast
  469e4c:	strb	wzr, [sp, #631]
  469e50:	b	469e74 <ferror@plt+0x680f4>
  469e54:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  469e58:	add	x0, x0, #0x580
  469e5c:	ldr	x2, [x0]
  469e60:	ldr	w0, [sp, #624]
  469e64:	mov	w1, w0
  469e68:	ldr	x0, [sp, #728]
  469e6c:	blr	x2
  469e70:	strb	w0, [sp, #631]
  469e74:	ldr	x0, [sp, #728]
  469e78:	add	x0, x0, #0x1
  469e7c:	str	x0, [sp, #728]
  469e80:	ldrb	w0, [sp, #631]
  469e84:	mov	w1, w0
  469e88:	adrp	x0, 4a0000 <warn@@Base+0x3102c>
  469e8c:	add	x0, x0, #0x8
  469e90:	bl	401cf0 <printf@plt>
  469e94:	ldrb	w0, [sp, #631]
  469e98:	cmp	w0, #0x0
  469e9c:	b.eq	469ec4 <ferror@plt+0x68144>  // b.none
  469ea0:	ldrb	w1, [sp, #631]
  469ea4:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  469ea8:	add	x0, x0, #0x758
  469eac:	sxtw	x1, w1
  469eb0:	ldrh	w0, [x0, x1, lsl #1]
  469eb4:	and	w0, w0, #0x10
  469eb8:	cmp	w0, #0x0
  469ebc:	b.ne	469ec4 <ferror@plt+0x68144>  // b.any
  469ec0:	str	wzr, [sp, #676]
  469ec4:	ldr	w0, [sp, #680]
  469ec8:	add	w0, w0, #0x1
  469ecc:	str	w0, [sp, #680]
  469ed0:	ldr	w1, [sp, #680]
  469ed4:	ldr	w0, [sp, #684]
  469ed8:	cmp	w1, w0
  469edc:	b.cc	469db0 <ferror@plt+0x68030>  // b.lo, b.ul, b.last
  469ee0:	ldr	w0, [sp, #676]
  469ee4:	cmp	w0, #0x0
  469ee8:	b.eq	469f54 <ferror@plt+0x681d4>  // b.none
  469eec:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  469ef0:	add	x0, x0, #0x598
  469ef4:	bl	401cf0 <printf@plt>
  469ef8:	str	wzr, [sp, #680]
  469efc:	b	469f20 <ferror@plt+0x681a0>
  469f00:	ldr	w0, [sp, #680]
  469f04:	ldr	x1, [sp, #376]
  469f08:	add	x0, x1, x0
  469f0c:	ldrb	w0, [x0]
  469f10:	bl	401d20 <putchar@plt>
  469f14:	ldr	w0, [sp, #680]
  469f18:	add	w0, w0, #0x1
  469f1c:	str	w0, [sp, #680]
  469f20:	ldr	w1, [sp, #680]
  469f24:	ldr	w0, [sp, #684]
  469f28:	cmp	w1, w0
  469f2c:	b.cs	469f48 <ferror@plt+0x681c8>  // b.hs, b.nlast
  469f30:	ldr	w0, [sp, #680]
  469f34:	ldr	x1, [sp, #376]
  469f38:	add	x0, x1, x0
  469f3c:	ldrb	w0, [x0]
  469f40:	cmp	w0, #0x0
  469f44:	b.ne	469f00 <ferror@plt+0x68180>  // b.any
  469f48:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  469f4c:	add	x0, x0, #0x5a0
  469f50:	bl	401cf0 <printf@plt>
  469f54:	mov	w0, #0xa                   	// #10
  469f58:	bl	401d20 <putchar@plt>
  469f5c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  469f60:	add	x0, x0, #0x5a8
  469f64:	bl	401d40 <gettext@plt>
  469f68:	bl	401cf0 <printf@plt>
  469f6c:	str	wzr, [sp, #680]
  469f70:	b	46a06c <ferror@plt+0x682ec>
  469f74:	ldr	w0, [sp, #716]
  469f78:	str	w0, [sp, #612]
  469f7c:	ldr	w0, [sp, #612]
  469f80:	cmp	w0, #0x8
  469f84:	b.ls	469fb8 <ferror@plt+0x68238>  // b.plast
  469f88:	ldr	w0, [sp, #612]
  469f8c:	mov	x2, x0
  469f90:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469f94:	add	x1, x0, #0xc78
  469f98:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  469f9c:	add	x0, x0, #0xcc8
  469fa0:	bl	401920 <ngettext@plt>
  469fa4:	mov	w2, #0x8                   	// #8
  469fa8:	ldr	w1, [sp, #612]
  469fac:	bl	46eed4 <error@@Base>
  469fb0:	mov	w0, #0x8                   	// #8
  469fb4:	str	w0, [sp, #612]
  469fb8:	ldr	w0, [sp, #612]
  469fbc:	ldr	x1, [sp, #728]
  469fc0:	add	x0, x1, x0
  469fc4:	ldr	x1, [sp, #392]
  469fc8:	cmp	x1, x0
  469fcc:	b.hi	469ff8 <ferror@plt+0x68278>  // b.pmore
  469fd0:	ldr	x1, [sp, #728]
  469fd4:	ldr	x0, [sp, #392]
  469fd8:	cmp	x1, x0
  469fdc:	b.cs	469ff4 <ferror@plt+0x68274>  // b.hs, b.nlast
  469fe0:	ldr	x1, [sp, #392]
  469fe4:	ldr	x0, [sp, #728]
  469fe8:	sub	x0, x1, x0
  469fec:	str	w0, [sp, #612]
  469ff0:	b	469ff8 <ferror@plt+0x68278>
  469ff4:	str	wzr, [sp, #612]
  469ff8:	ldr	w0, [sp, #612]
  469ffc:	cmp	w0, #0x0
  46a000:	b.eq	46a010 <ferror@plt+0x68290>  // b.none
  46a004:	ldr	w0, [sp, #612]
  46a008:	cmp	w0, #0x8
  46a00c:	b.ls	46a018 <ferror@plt+0x68298>  // b.plast
  46a010:	str	xzr, [sp, #616]
  46a014:	b	46a038 <ferror@plt+0x682b8>
  46a018:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46a01c:	add	x0, x0, #0x580
  46a020:	ldr	x2, [x0]
  46a024:	ldr	w0, [sp, #612]
  46a028:	mov	w1, w0
  46a02c:	ldr	x0, [sp, #728]
  46a030:	blr	x2
  46a034:	str	x0, [sp, #616]
  46a038:	ldr	w0, [sp, #716]
  46a03c:	ldr	x1, [sp, #728]
  46a040:	add	x0, x1, x0
  46a044:	str	x0, [sp, #728]
  46a048:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a04c:	add	x0, x0, #0x5b8
  46a050:	bl	401d40 <gettext@plt>
  46a054:	ldr	x2, [sp, #616]
  46a058:	ldr	w1, [sp, #680]
  46a05c:	bl	401cf0 <printf@plt>
  46a060:	ldr	w0, [sp, #680]
  46a064:	add	w0, w0, #0x1
  46a068:	str	w0, [sp, #680]
  46a06c:	ldr	w1, [sp, #680]
  46a070:	ldr	w0, [sp, #708]
  46a074:	cmp	w1, w0
  46a078:	b.cc	469f74 <ferror@plt+0x681f4>  // b.lo, b.ul, b.last
  46a07c:	mov	w0, #0xa                   	// #10
  46a080:	bl	401d20 <putchar@plt>
  46a084:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a088:	add	x0, x0, #0x5c8
  46a08c:	bl	401d40 <gettext@plt>
  46a090:	bl	401cf0 <printf@plt>
  46a094:	str	wzr, [sp, #680]
  46a098:	b	46a194 <ferror@plt+0x68414>
  46a09c:	ldr	w0, [sp, #716]
  46a0a0:	str	w0, [sp, #596]
  46a0a4:	ldr	w0, [sp, #596]
  46a0a8:	cmp	w0, #0x8
  46a0ac:	b.ls	46a0e0 <ferror@plt+0x68360>  // b.plast
  46a0b0:	ldr	w0, [sp, #596]
  46a0b4:	mov	x2, x0
  46a0b8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46a0bc:	add	x1, x0, #0xc78
  46a0c0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46a0c4:	add	x0, x0, #0xcc8
  46a0c8:	bl	401920 <ngettext@plt>
  46a0cc:	mov	w2, #0x8                   	// #8
  46a0d0:	ldr	w1, [sp, #596]
  46a0d4:	bl	46eed4 <error@@Base>
  46a0d8:	mov	w0, #0x8                   	// #8
  46a0dc:	str	w0, [sp, #596]
  46a0e0:	ldr	w0, [sp, #596]
  46a0e4:	ldr	x1, [sp, #728]
  46a0e8:	add	x0, x1, x0
  46a0ec:	ldr	x1, [sp, #392]
  46a0f0:	cmp	x1, x0
  46a0f4:	b.hi	46a120 <ferror@plt+0x683a0>  // b.pmore
  46a0f8:	ldr	x1, [sp, #728]
  46a0fc:	ldr	x0, [sp, #392]
  46a100:	cmp	x1, x0
  46a104:	b.cs	46a11c <ferror@plt+0x6839c>  // b.hs, b.nlast
  46a108:	ldr	x1, [sp, #392]
  46a10c:	ldr	x0, [sp, #728]
  46a110:	sub	x0, x1, x0
  46a114:	str	w0, [sp, #596]
  46a118:	b	46a120 <ferror@plt+0x683a0>
  46a11c:	str	wzr, [sp, #596]
  46a120:	ldr	w0, [sp, #596]
  46a124:	cmp	w0, #0x0
  46a128:	b.eq	46a138 <ferror@plt+0x683b8>  // b.none
  46a12c:	ldr	w0, [sp, #596]
  46a130:	cmp	w0, #0x8
  46a134:	b.ls	46a140 <ferror@plt+0x683c0>  // b.plast
  46a138:	str	xzr, [sp, #600]
  46a13c:	b	46a160 <ferror@plt+0x683e0>
  46a140:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46a144:	add	x0, x0, #0x580
  46a148:	ldr	x2, [x0]
  46a14c:	ldr	w0, [sp, #596]
  46a150:	mov	w1, w0
  46a154:	ldr	x0, [sp, #728]
  46a158:	blr	x2
  46a15c:	str	x0, [sp, #600]
  46a160:	ldr	w0, [sp, #716]
  46a164:	ldr	x1, [sp, #728]
  46a168:	add	x0, x1, x0
  46a16c:	str	x0, [sp, #728]
  46a170:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a174:	add	x0, x0, #0x5b8
  46a178:	bl	401d40 <gettext@plt>
  46a17c:	ldr	x2, [sp, #600]
  46a180:	ldr	w1, [sp, #680]
  46a184:	bl	401cf0 <printf@plt>
  46a188:	ldr	w0, [sp, #680]
  46a18c:	add	w0, w0, #0x1
  46a190:	str	w0, [sp, #680]
  46a194:	ldr	w1, [sp, #680]
  46a198:	ldr	w0, [sp, #704]
  46a19c:	cmp	w1, w0
  46a1a0:	b.cc	46a09c <ferror@plt+0x6831c>  // b.lo, b.ul, b.last
  46a1a4:	mov	w0, #0xa                   	// #10
  46a1a8:	bl	401d20 <putchar@plt>
  46a1ac:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a1b0:	add	x0, x0, #0x5d8
  46a1b4:	bl	401d40 <gettext@plt>
  46a1b8:	bl	401cf0 <printf@plt>
  46a1bc:	str	wzr, [sp, #680]
  46a1c0:	b	46a2c8 <ferror@plt+0x68548>
  46a1c4:	mov	w0, #0x8                   	// #8
  46a1c8:	str	w0, [sp, #580]
  46a1cc:	ldr	w0, [sp, #580]
  46a1d0:	cmp	w0, #0x8
  46a1d4:	b.ls	46a208 <ferror@plt+0x68488>  // b.plast
  46a1d8:	ldr	w0, [sp, #580]
  46a1dc:	mov	x2, x0
  46a1e0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46a1e4:	add	x1, x0, #0xc78
  46a1e8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46a1ec:	add	x0, x0, #0xcc8
  46a1f0:	bl	401920 <ngettext@plt>
  46a1f4:	mov	w2, #0x8                   	// #8
  46a1f8:	ldr	w1, [sp, #580]
  46a1fc:	bl	46eed4 <error@@Base>
  46a200:	mov	w0, #0x8                   	// #8
  46a204:	str	w0, [sp, #580]
  46a208:	ldr	w0, [sp, #580]
  46a20c:	ldr	x1, [sp, #728]
  46a210:	add	x0, x1, x0
  46a214:	ldr	x1, [sp, #392]
  46a218:	cmp	x1, x0
  46a21c:	b.hi	46a248 <ferror@plt+0x684c8>  // b.pmore
  46a220:	ldr	x1, [sp, #728]
  46a224:	ldr	x0, [sp, #392]
  46a228:	cmp	x1, x0
  46a22c:	b.cs	46a244 <ferror@plt+0x684c4>  // b.hs, b.nlast
  46a230:	ldr	x1, [sp, #392]
  46a234:	ldr	x0, [sp, #728]
  46a238:	sub	x0, x1, x0
  46a23c:	str	w0, [sp, #580]
  46a240:	b	46a248 <ferror@plt+0x684c8>
  46a244:	str	wzr, [sp, #580]
  46a248:	ldr	w0, [sp, #580]
  46a24c:	cmp	w0, #0x0
  46a250:	b.eq	46a260 <ferror@plt+0x684e0>  // b.none
  46a254:	ldr	w0, [sp, #580]
  46a258:	cmp	w0, #0x8
  46a25c:	b.ls	46a268 <ferror@plt+0x684e8>  // b.plast
  46a260:	str	xzr, [sp, #584]
  46a264:	b	46a288 <ferror@plt+0x68508>
  46a268:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46a26c:	add	x0, x0, #0x580
  46a270:	ldr	x2, [x0]
  46a274:	ldr	w0, [sp, #580]
  46a278:	mov	w1, w0
  46a27c:	ldr	x0, [sp, #728]
  46a280:	blr	x2
  46a284:	str	x0, [sp, #584]
  46a288:	ldr	x0, [sp, #728]
  46a28c:	add	x0, x0, #0x8
  46a290:	str	x0, [sp, #728]
  46a294:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a298:	add	x0, x0, #0x5f0
  46a29c:	bl	401d40 <gettext@plt>
  46a2a0:	ldr	w1, [sp, #680]
  46a2a4:	bl	401cf0 <printf@plt>
  46a2a8:	mov	w1, #0x8                   	// #8
  46a2ac:	ldr	x0, [sp, #584]
  46a2b0:	bl	4499ac <ferror@plt+0x47c2c>
  46a2b4:	mov	w0, #0xa                   	// #10
  46a2b8:	bl	401d20 <putchar@plt>
  46a2bc:	ldr	w0, [sp, #680]
  46a2c0:	add	w0, w0, #0x1
  46a2c4:	str	w0, [sp, #680]
  46a2c8:	ldr	w1, [sp, #680]
  46a2cc:	ldr	w0, [sp, #700]
  46a2d0:	cmp	w1, w0
  46a2d4:	b.cc	46a1c4 <ferror@plt+0x68444>  // b.lo, b.ul, b.last
  46a2d8:	mov	w0, #0xa                   	// #10
  46a2dc:	bl	401d20 <putchar@plt>
  46a2e0:	ldr	x0, [sp, #728]
  46a2e4:	str	x0, [sp, #368]
  46a2e8:	ldr	w0, [sp, #696]
  46a2ec:	lsl	x0, x0, #2
  46a2f0:	ldr	x1, [sp, #728]
  46a2f4:	add	x0, x1, x0
  46a2f8:	str	x0, [sp, #728]
  46a2fc:	ldr	x0, [sp, #728]
  46a300:	str	x0, [sp, #360]
  46a304:	ldr	w0, [sp, #692]
  46a308:	lsl	x0, x0, #2
  46a30c:	ldr	x1, [sp, #728]
  46a310:	add	x0, x1, x0
  46a314:	str	x0, [sp, #728]
  46a318:	ldr	x0, [sp, #728]
  46a31c:	str	x0, [sp, #352]
  46a320:	ldr	w1, [sp, #692]
  46a324:	ldr	w0, [sp, #716]
  46a328:	mul	w0, w1, w0
  46a32c:	mov	w0, w0
  46a330:	ldr	x1, [sp, #728]
  46a334:	add	x0, x1, x0
  46a338:	str	x0, [sp, #728]
  46a33c:	ldr	x0, [sp, #728]
  46a340:	str	x0, [sp, #344]
  46a344:	ldr	w1, [sp, #692]
  46a348:	ldr	w0, [sp, #716]
  46a34c:	mul	w0, w1, w0
  46a350:	mov	w0, w0
  46a354:	ldr	x1, [sp, #728]
  46a358:	add	x0, x1, x0
  46a35c:	str	x0, [sp, #728]
  46a360:	ldr	x0, [sp, #728]
  46a364:	str	x0, [sp, #336]
  46a368:	ldr	w0, [sp, #688]
  46a36c:	ldr	x1, [sp, #728]
  46a370:	add	x0, x1, x0
  46a374:	str	x0, [sp, #728]
  46a378:	ldr	x0, [sp, #728]
  46a37c:	str	x0, [sp, #328]
  46a380:	ldr	x0, [sp, #728]
  46a384:	str	x0, [sp, #320]
  46a388:	ldr	x1, [sp, #728]
  46a38c:	ldr	x0, [sp, #392]
  46a390:	cmp	x1, x0
  46a394:	b.ls	46a3f0 <ferror@plt+0x68670>  // b.plast
  46a398:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a39c:	add	x0, x0, #0x5f8
  46a3a0:	bl	401d40 <gettext@plt>
  46a3a4:	mov	x5, x0
  46a3a8:	ldr	x0, [sp, #120]
  46a3ac:	ldr	x0, [x0, #32]
  46a3b0:	ldr	x1, [sp, #728]
  46a3b4:	sub	x4, x1, x0
  46a3b8:	ldr	x0, [sp, #120]
  46a3bc:	ldr	x0, [x0, #32]
  46a3c0:	ldr	x1, [sp, #392]
  46a3c4:	sub	x2, x1, x0
  46a3c8:	ldr	x0, [sp, #120]
  46a3cc:	ldr	x0, [x0, #32]
  46a3d0:	ldr	x1, [sp, #400]
  46a3d4:	sub	x0, x1, x0
  46a3d8:	mov	x3, x0
  46a3dc:	mov	x1, x4
  46a3e0:	mov	x0, x5
  46a3e4:	bl	46efd4 <warn@@Base>
  46a3e8:	mov	w0, #0x0                   	// #0
  46a3ec:	b	46af0c <ferror@plt+0x6918c>
  46a3f0:	str	xzr, [sp, #568]
  46a3f4:	str	xzr, [sp, #560]
  46a3f8:	b	46a438 <ferror@plt+0x686b8>
  46a3fc:	ldr	x0, [sp, #560]
  46a400:	lsl	x0, x0, #2
  46a404:	ldr	x1, [sp, #368]
  46a408:	add	x0, x1, x0
  46a40c:	ldr	w0, [x0]
  46a410:	str	w0, [sp, #200]
  46a414:	ldr	w0, [sp, #200]
  46a418:	cmp	w0, #0x0
  46a41c:	b.eq	46a42c <ferror@plt+0x686ac>  // b.none
  46a420:	ldr	x0, [sp, #568]
  46a424:	add	x0, x0, #0x1
  46a428:	str	x0, [sp, #568]
  46a42c:	ldr	x0, [sp, #560]
  46a430:	add	x0, x0, #0x1
  46a434:	str	x0, [sp, #560]
  46a438:	ldr	w0, [sp, #696]
  46a43c:	ldr	x1, [sp, #560]
  46a440:	cmp	x1, x0
  46a444:	b.cc	46a3fc <ferror@plt+0x6867c>  // b.lo, b.ul, b.last
  46a448:	ldr	w0, [sp, #696]
  46a44c:	mov	x2, x0
  46a450:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a454:	add	x1, x0, #0x650
  46a458:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a45c:	add	x0, x0, #0x670
  46a460:	bl	401920 <ngettext@plt>
  46a464:	mov	x3, x0
  46a468:	ldr	w0, [sp, #696]
  46a46c:	mov	x2, x0
  46a470:	ldr	x1, [sp, #568]
  46a474:	mov	x0, x3
  46a478:	bl	401cf0 <printf@plt>
  46a47c:	str	wzr, [sp, #556]
  46a480:	str	xzr, [sp, #544]
  46a484:	str	xzr, [sp, #536]
  46a488:	str	xzr, [sp, #528]
  46a48c:	str	xzr, [sp, #520]
  46a490:	b	46a53c <ferror@plt+0x687bc>
  46a494:	ldr	x0, [sp, #520]
  46a498:	lsl	x0, x0, #2
  46a49c:	ldr	x1, [sp, #360]
  46a4a0:	add	x0, x1, x0
  46a4a4:	ldr	w0, [x0]
  46a4a8:	str	w0, [sp, #204]
  46a4ac:	ldr	x0, [sp, #520]
  46a4b0:	cmp	x0, #0x0
  46a4b4:	b.eq	46a528 <ferror@plt+0x687a8>  // b.none
  46a4b8:	ldr	w0, [sp, #556]
  46a4bc:	ldr	w1, [sp, #696]
  46a4c0:	udiv	w2, w0, w1
  46a4c4:	ldr	w1, [sp, #696]
  46a4c8:	mul	w1, w2, w1
  46a4cc:	sub	w1, w0, w1
  46a4d0:	ldr	w0, [sp, #204]
  46a4d4:	ldr	w2, [sp, #696]
  46a4d8:	udiv	w3, w0, w2
  46a4dc:	ldr	w2, [sp, #696]
  46a4e0:	mul	w2, w3, w2
  46a4e4:	sub	w0, w0, w2
  46a4e8:	cmp	w1, w0
  46a4ec:	b.ne	46a524 <ferror@plt+0x687a4>  // b.any
  46a4f0:	ldr	x0, [sp, #544]
  46a4f4:	add	x0, x0, #0x1
  46a4f8:	str	x0, [sp, #544]
  46a4fc:	ldr	x0, [sp, #528]
  46a500:	add	x0, x0, #0x1
  46a504:	str	x0, [sp, #528]
  46a508:	ldr	x0, [sp, #536]
  46a50c:	ldr	x2, [sp, #528]
  46a510:	ldr	x1, [sp, #528]
  46a514:	cmp	x2, x0
  46a518:	csel	x0, x1, x0, cs  // cs = hs, nlast
  46a51c:	str	x0, [sp, #536]
  46a520:	b	46a528 <ferror@plt+0x687a8>
  46a524:	str	xzr, [sp, #528]
  46a528:	ldr	w0, [sp, #204]
  46a52c:	str	w0, [sp, #556]
  46a530:	ldr	x0, [sp, #520]
  46a534:	add	x0, x0, #0x1
  46a538:	str	x0, [sp, #520]
  46a53c:	ldr	w0, [sp, #692]
  46a540:	ldr	x1, [sp, #520]
  46a544:	cmp	x1, x0
  46a548:	b.cc	46a494 <ferror@plt+0x68714>  // b.lo, b.ul, b.last
  46a54c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a550:	add	x0, x0, #0x690
  46a554:	bl	401d40 <gettext@plt>
  46a558:	mov	x4, x0
  46a55c:	ldr	w0, [sp, #692]
  46a560:	ldr	x3, [sp, #536]
  46a564:	ldr	x2, [sp, #544]
  46a568:	mov	x1, x0
  46a56c:	mov	x0, x4
  46a570:	bl	401cf0 <printf@plt>
  46a574:	ldr	w1, [sp, #692]
  46a578:	ldr	x2, [sp, #568]
  46a57c:	ldr	x0, [sp, #544]
  46a580:	add	x0, x2, x0
  46a584:	cmp	x1, x0
  46a588:	b.eq	46a5ac <ferror@plt+0x6882c>  // b.none
  46a58c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46a590:	add	x3, x0, #0xcc0
  46a594:	mov	w2, #0x2308                	// #8968
  46a598:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  46a59c:	add	x1, x0, #0x250
  46a5a0:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a5a4:	add	x0, x0, #0x6e0
  46a5a8:	bl	401d00 <__assert_fail@plt>
  46a5ac:	str	xzr, [sp, #512]
  46a5b0:	str	xzr, [sp, #504]
  46a5b4:	str	xzr, [sp, #496]
  46a5b8:	ldr	x0, [sp, #336]
  46a5bc:	str	x0, [sp, #488]
  46a5c0:	add	x1, sp, #0xc0
  46a5c4:	add	x0, sp, #0xc4
  46a5c8:	mov	x4, x1
  46a5cc:	mov	x3, x0
  46a5d0:	mov	w2, #0x0                   	// #0
  46a5d4:	ldr	x1, [sp, #328]
  46a5d8:	ldr	x0, [sp, #488]
  46a5dc:	bl	449b20 <ferror@plt+0x47da0>
  46a5e0:	str	x0, [sp, #312]
  46a5e4:	ldr	w0, [sp, #196]
  46a5e8:	mov	w0, w0
  46a5ec:	ldr	x1, [sp, #488]
  46a5f0:	add	x0, x1, x0
  46a5f4:	str	x0, [sp, #488]
  46a5f8:	ldr	x0, [sp, #312]
  46a5fc:	str	x0, [sp, #304]
  46a600:	ldr	x1, [sp, #304]
  46a604:	ldr	x0, [sp, #312]
  46a608:	cmp	x1, x0
  46a60c:	b.eq	46a61c <ferror@plt+0x6889c>  // b.none
  46a610:	ldr	w0, [sp, #192]
  46a614:	orr	w0, w0, #0x2
  46a618:	str	w0, [sp, #192]
  46a61c:	ldr	w0, [sp, #192]
  46a620:	bl	449630 <ferror@plt+0x478b0>
  46a624:	ldr	x0, [sp, #304]
  46a628:	cmp	x0, #0x0
  46a62c:	b.eq	46a870 <ferror@plt+0x68af0>  // b.none
  46a630:	ldr	x1, [sp, #504]
  46a634:	ldr	x0, [sp, #496]
  46a638:	cmp	x1, x0
  46a63c:	b.ne	46a670 <ferror@plt+0x688f0>  // b.any
  46a640:	ldr	x0, [sp, #496]
  46a644:	lsl	x0, x0, #1
  46a648:	mov	x1, #0x100                 	// #256
  46a64c:	cmp	x0, #0x100
  46a650:	csel	x0, x0, x1, cs  // cs = hs, nlast
  46a654:	str	x0, [sp, #496]
  46a658:	ldr	x0, [sp, #496]
  46a65c:	lsl	x0, x0, #4
  46a660:	mov	x1, x0
  46a664:	ldr	x0, [sp, #512]
  46a668:	bl	4747d0 <warn@@Base+0x57fc>
  46a66c:	str	x0, [sp, #512]
  46a670:	ldr	x1, [sp, #504]
  46a674:	ldr	x0, [sp, #496]
  46a678:	cmp	x1, x0
  46a67c:	b.cc	46a6a0 <ferror@plt+0x68920>  // b.lo, b.ul, b.last
  46a680:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46a684:	add	x3, x0, #0xcc0
  46a688:	mov	w2, #0x2323                	// #8995
  46a68c:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  46a690:	add	x1, x0, #0x250
  46a694:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a698:	add	x0, x0, #0x710
  46a69c:	bl	401d00 <__assert_fail@plt>
  46a6a0:	ldr	x0, [sp, #512]
  46a6a4:	str	x0, [sp, #480]
  46a6a8:	b	46a704 <ferror@plt+0x68984>
  46a6ac:	ldr	x0, [sp, #480]
  46a6b0:	ldr	x0, [x0]
  46a6b4:	ldr	x1, [sp, #304]
  46a6b8:	cmp	x1, x0
  46a6bc:	b.ne	46a6f8 <ferror@plt+0x68978>  // b.any
  46a6c0:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a6c4:	add	x0, x0, #0x740
  46a6c8:	bl	401d40 <gettext@plt>
  46a6cc:	mov	x4, x0
  46a6d0:	ldr	x3, [sp, #304]
  46a6d4:	ldr	x0, [sp, #120]
  46a6d8:	ldr	x0, [x0, #32]
  46a6dc:	ldr	x1, [sp, #400]
  46a6e0:	sub	x0, x1, x0
  46a6e4:	mov	x2, x0
  46a6e8:	mov	x1, x3
  46a6ec:	mov	x0, x4
  46a6f0:	bl	46efd4 <warn@@Base>
  46a6f4:	b	46a720 <ferror@plt+0x689a0>
  46a6f8:	ldr	x0, [sp, #480]
  46a6fc:	add	x0, x0, #0x10
  46a700:	str	x0, [sp, #480]
  46a704:	ldr	x0, [sp, #504]
  46a708:	lsl	x0, x0, #4
  46a70c:	ldr	x1, [sp, #512]
  46a710:	add	x0, x1, x0
  46a714:	ldr	x1, [sp, #480]
  46a718:	cmp	x1, x0
  46a71c:	b.cc	46a6ac <ferror@plt+0x6892c>  // b.lo, b.ul, b.last
  46a720:	ldr	x0, [sp, #504]
  46a724:	add	x1, x0, #0x1
  46a728:	str	x1, [sp, #504]
  46a72c:	lsl	x0, x0, #4
  46a730:	ldr	x1, [sp, #512]
  46a734:	add	x0, x1, x0
  46a738:	str	x0, [sp, #480]
  46a73c:	ldr	x0, [sp, #480]
  46a740:	ldr	x1, [sp, #304]
  46a744:	str	x1, [x0]
  46a748:	ldr	x0, [sp, #480]
  46a74c:	ldr	x1, [sp, #488]
  46a750:	str	x1, [x0, #8]
  46a754:	add	x0, sp, #0xbc
  46a758:	mov	x4, #0x0                   	// #0
  46a75c:	mov	x3, x0
  46a760:	mov	w2, #0x0                   	// #0
  46a764:	ldr	x1, [sp, #328]
  46a768:	ldr	x0, [sp, #488]
  46a76c:	bl	449b20 <ferror@plt+0x47da0>
  46a770:	ldr	w0, [sp, #188]
  46a774:	mov	w0, w0
  46a778:	ldr	x1, [sp, #488]
  46a77c:	add	x0, x1, x0
  46a780:	str	x0, [sp, #488]
  46a784:	add	x1, sp, #0xb4
  46a788:	add	x0, sp, #0xb8
  46a78c:	mov	x4, x1
  46a790:	mov	x3, x0
  46a794:	mov	w2, #0x0                   	// #0
  46a798:	ldr	x1, [sp, #328]
  46a79c:	ldr	x0, [sp, #488]
  46a7a0:	bl	449b20 <ferror@plt+0x47da0>
  46a7a4:	str	x0, [sp, #296]
  46a7a8:	ldr	w0, [sp, #184]
  46a7ac:	mov	w0, w0
  46a7b0:	ldr	x1, [sp, #488]
  46a7b4:	add	x0, x1, x0
  46a7b8:	str	x0, [sp, #488]
  46a7bc:	ldr	x0, [sp, #296]
  46a7c0:	str	x0, [sp, #288]
  46a7c4:	ldr	x1, [sp, #288]
  46a7c8:	ldr	x0, [sp, #296]
  46a7cc:	cmp	x1, x0
  46a7d0:	b.eq	46a7e0 <ferror@plt+0x68a60>  // b.none
  46a7d4:	ldr	w0, [sp, #180]
  46a7d8:	orr	w0, w0, #0x2
  46a7dc:	str	w0, [sp, #180]
  46a7e0:	ldr	w0, [sp, #180]
  46a7e4:	bl	449630 <ferror@plt+0x478b0>
  46a7e8:	add	x1, sp, #0xac
  46a7ec:	add	x0, sp, #0xb0
  46a7f0:	mov	x4, x1
  46a7f4:	mov	x3, x0
  46a7f8:	mov	w2, #0x0                   	// #0
  46a7fc:	ldr	x1, [sp, #328]
  46a800:	ldr	x0, [sp, #488]
  46a804:	bl	449b20 <ferror@plt+0x47da0>
  46a808:	str	x0, [sp, #280]
  46a80c:	ldr	w0, [sp, #176]
  46a810:	mov	w0, w0
  46a814:	ldr	x1, [sp, #488]
  46a818:	add	x0, x1, x0
  46a81c:	str	x0, [sp, #488]
  46a820:	ldr	x0, [sp, #280]
  46a824:	str	x0, [sp, #272]
  46a828:	ldr	x1, [sp, #272]
  46a82c:	ldr	x0, [sp, #280]
  46a830:	cmp	x1, x0
  46a834:	b.eq	46a844 <ferror@plt+0x68ac4>  // b.none
  46a838:	ldr	w0, [sp, #172]
  46a83c:	orr	w0, w0, #0x2
  46a840:	str	w0, [sp, #172]
  46a844:	ldr	w0, [sp, #172]
  46a848:	bl	449630 <ferror@plt+0x478b0>
  46a84c:	ldr	x0, [sp, #288]
  46a850:	cmp	x0, #0x0
  46a854:	b.ne	46a784 <ferror@plt+0x68a04>  // b.any
  46a858:	ldr	x0, [sp, #272]
  46a85c:	cmp	x0, #0x0
  46a860:	b.eq	46a868 <ferror@plt+0x68ae8>  // b.none
  46a864:	b	46a784 <ferror@plt+0x68a04>
  46a868:	nop
  46a86c:	b	46a5c0 <ferror@plt+0x68840>
  46a870:	nop
  46a874:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46a878:	add	x0, x0, #0x788
  46a87c:	bl	401d40 <gettext@plt>
  46a880:	bl	401cf0 <printf@plt>
  46a884:	str	wzr, [sp, #476]
  46a888:	b	46aed8 <ferror@plt+0x69158>
  46a88c:	ldr	w0, [sp, #716]
  46a890:	str	w0, [sp, #452]
  46a894:	ldr	w0, [sp, #452]
  46a898:	cmp	w0, #0x8
  46a89c:	b.ls	46a8d0 <ferror@plt+0x68b50>  // b.plast
  46a8a0:	ldr	w0, [sp, #452]
  46a8a4:	mov	x2, x0
  46a8a8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46a8ac:	add	x1, x0, #0xc78
  46a8b0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46a8b4:	add	x0, x0, #0xcc8
  46a8b8:	bl	401920 <ngettext@plt>
  46a8bc:	mov	w2, #0x8                   	// #8
  46a8c0:	ldr	w1, [sp, #452]
  46a8c4:	bl	46eed4 <error@@Base>
  46a8c8:	mov	w0, #0x8                   	// #8
  46a8cc:	str	w0, [sp, #452]
  46a8d0:	ldr	w1, [sp, #476]
  46a8d4:	ldr	w0, [sp, #716]
  46a8d8:	mul	w0, w1, w0
  46a8dc:	mov	w1, w0
  46a8e0:	ldr	w0, [sp, #452]
  46a8e4:	add	x0, x1, x0
  46a8e8:	ldr	x1, [sp, #352]
  46a8ec:	add	x0, x1, x0
  46a8f0:	ldr	x1, [sp, #392]
  46a8f4:	cmp	x1, x0
  46a8f8:	b.hi	46a94c <ferror@plt+0x68bcc>  // b.pmore
  46a8fc:	ldr	w1, [sp, #476]
  46a900:	ldr	w0, [sp, #716]
  46a904:	mul	w0, w1, w0
  46a908:	mov	w0, w0
  46a90c:	ldr	x1, [sp, #352]
  46a910:	add	x0, x1, x0
  46a914:	ldr	x1, [sp, #392]
  46a918:	cmp	x1, x0
  46a91c:	b.ls	46a948 <ferror@plt+0x68bc8>  // b.plast
  46a920:	ldr	w1, [sp, #476]
  46a924:	ldr	w0, [sp, #716]
  46a928:	mul	w0, w1, w0
  46a92c:	mov	w0, w0
  46a930:	ldr	x1, [sp, #352]
  46a934:	add	x0, x1, x0
  46a938:	ldr	x1, [sp, #392]
  46a93c:	sub	x0, x1, x0
  46a940:	str	w0, [sp, #452]
  46a944:	b	46a94c <ferror@plt+0x68bcc>
  46a948:	str	wzr, [sp, #452]
  46a94c:	ldr	w0, [sp, #452]
  46a950:	cmp	w0, #0x0
  46a954:	b.eq	46a964 <ferror@plt+0x68be4>  // b.none
  46a958:	ldr	w0, [sp, #452]
  46a95c:	cmp	w0, #0x8
  46a960:	b.ls	46a96c <ferror@plt+0x68bec>  // b.plast
  46a964:	str	xzr, [sp, #464]
  46a968:	b	46a99c <ferror@plt+0x68c1c>
  46a96c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46a970:	add	x0, x0, #0x580
  46a974:	ldr	x2, [x0]
  46a978:	ldr	w1, [sp, #476]
  46a97c:	ldr	w0, [sp, #716]
  46a980:	mul	w0, w1, w0
  46a984:	mov	w0, w0
  46a988:	ldr	x1, [sp, #352]
  46a98c:	add	x0, x1, x0
  46a990:	ldr	w1, [sp, #452]
  46a994:	blr	x2
  46a998:	str	x0, [sp, #464]
  46a99c:	ldr	w0, [sp, #716]
  46a9a0:	str	w0, [sp, #448]
  46a9a4:	ldr	w0, [sp, #448]
  46a9a8:	cmp	w0, #0x8
  46a9ac:	b.ls	46a9e0 <ferror@plt+0x68c60>  // b.plast
  46a9b0:	ldr	w0, [sp, #448]
  46a9b4:	mov	x2, x0
  46a9b8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46a9bc:	add	x1, x0, #0xc78
  46a9c0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46a9c4:	add	x0, x0, #0xcc8
  46a9c8:	bl	401920 <ngettext@plt>
  46a9cc:	mov	w2, #0x8                   	// #8
  46a9d0:	ldr	w1, [sp, #448]
  46a9d4:	bl	46eed4 <error@@Base>
  46a9d8:	mov	w0, #0x8                   	// #8
  46a9dc:	str	w0, [sp, #448]
  46a9e0:	ldr	w1, [sp, #476]
  46a9e4:	ldr	w0, [sp, #716]
  46a9e8:	mul	w0, w1, w0
  46a9ec:	mov	w1, w0
  46a9f0:	ldr	w0, [sp, #448]
  46a9f4:	add	x0, x1, x0
  46a9f8:	ldr	x1, [sp, #344]
  46a9fc:	add	x0, x1, x0
  46aa00:	ldr	x1, [sp, #392]
  46aa04:	cmp	x1, x0
  46aa08:	b.hi	46aa5c <ferror@plt+0x68cdc>  // b.pmore
  46aa0c:	ldr	w1, [sp, #476]
  46aa10:	ldr	w0, [sp, #716]
  46aa14:	mul	w0, w1, w0
  46aa18:	mov	w0, w0
  46aa1c:	ldr	x1, [sp, #344]
  46aa20:	add	x0, x1, x0
  46aa24:	ldr	x1, [sp, #392]
  46aa28:	cmp	x1, x0
  46aa2c:	b.ls	46aa58 <ferror@plt+0x68cd8>  // b.plast
  46aa30:	ldr	w1, [sp, #476]
  46aa34:	ldr	w0, [sp, #716]
  46aa38:	mul	w0, w1, w0
  46aa3c:	mov	w0, w0
  46aa40:	ldr	x1, [sp, #344]
  46aa44:	add	x0, x1, x0
  46aa48:	ldr	x1, [sp, #392]
  46aa4c:	sub	x0, x1, x0
  46aa50:	str	w0, [sp, #448]
  46aa54:	b	46aa5c <ferror@plt+0x68cdc>
  46aa58:	str	wzr, [sp, #448]
  46aa5c:	ldr	w0, [sp, #448]
  46aa60:	cmp	w0, #0x0
  46aa64:	b.eq	46aa74 <ferror@plt+0x68cf4>  // b.none
  46aa68:	ldr	w0, [sp, #448]
  46aa6c:	cmp	w0, #0x8
  46aa70:	b.ls	46aa7c <ferror@plt+0x68cfc>  // b.plast
  46aa74:	str	xzr, [sp, #456]
  46aa78:	b	46aaac <ferror@plt+0x68d2c>
  46aa7c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46aa80:	add	x0, x0, #0x580
  46aa84:	ldr	x2, [x0]
  46aa88:	ldr	w1, [sp, #476]
  46aa8c:	ldr	w0, [sp, #716]
  46aa90:	mul	w0, w1, w0
  46aa94:	mov	w0, w0
  46aa98:	ldr	x1, [sp, #344]
  46aa9c:	add	x0, x1, x0
  46aaa0:	ldr	w1, [sp, #448]
  46aaa4:	blr	x2
  46aaa8:	str	x0, [sp, #456]
  46aaac:	ldr	w0, [sp, #476]
  46aab0:	lsl	x0, x0, #2
  46aab4:	ldr	x1, [sp, #360]
  46aab8:	add	x0, x1, x0
  46aabc:	ldr	w19, [x0]
  46aac0:	ldr	x0, [sp, #464]
  46aac4:	bl	44a838 <ferror@plt+0x48ab8>
  46aac8:	mov	x3, x0
  46aacc:	mov	w2, w19
  46aad0:	ldr	w1, [sp, #476]
  46aad4:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46aad8:	add	x0, x0, #0x798
  46aadc:	bl	401cf0 <printf@plt>
  46aae0:	ldr	x1, [sp, #320]
  46aae4:	ldr	x0, [sp, #456]
  46aae8:	add	x0, x1, x0
  46aaec:	str	x0, [sp, #440]
  46aaf0:	mov	w0, #0xfffffffe            	// #-2
  46aaf4:	str	w0, [sp, #436]
  46aaf8:	mov	x0, #0xffffffffffffffff    	// #-1
  46aafc:	str	x0, [sp, #424]
  46ab00:	add	x1, sp, #0xa4
  46ab04:	add	x0, sp, #0xa8
  46ab08:	mov	x4, x1
  46ab0c:	mov	x3, x0
  46ab10:	mov	w2, #0x0                   	// #0
  46ab14:	ldr	x1, [sp, #392]
  46ab18:	ldr	x0, [sp, #440]
  46ab1c:	bl	449b20 <ferror@plt+0x47da0>
  46ab20:	str	x0, [sp, #264]
  46ab24:	ldr	w0, [sp, #168]
  46ab28:	mov	w0, w0
  46ab2c:	ldr	x1, [sp, #440]
  46ab30:	add	x0, x1, x0
  46ab34:	str	x0, [sp, #440]
  46ab38:	ldr	x0, [sp, #264]
  46ab3c:	str	x0, [sp, #256]
  46ab40:	ldr	x1, [sp, #256]
  46ab44:	ldr	x0, [sp, #264]
  46ab48:	cmp	x1, x0
  46ab4c:	b.eq	46ab5c <ferror@plt+0x68ddc>  // b.none
  46ab50:	ldr	w0, [sp, #164]
  46ab54:	orr	w0, w0, #0x2
  46ab58:	str	w0, [sp, #164]
  46ab5c:	ldr	w0, [sp, #164]
  46ab60:	bl	449630 <ferror@plt+0x478b0>
  46ab64:	ldr	w0, [sp, #436]
  46ab68:	cmn	w0, #0x1
  46ab6c:	b.ne	46ab90 <ferror@plt+0x68e10>  // b.any
  46ab70:	ldr	x0, [sp, #256]
  46ab74:	str	x0, [sp, #424]
  46ab78:	str	wzr, [sp, #436]
  46ab7c:	ldr	x1, [sp, #320]
  46ab80:	ldr	x0, [sp, #456]
  46ab84:	add	x0, x1, x0
  46ab88:	str	x0, [sp, #440]
  46ab8c:	b	46aea0 <ferror@plt+0x69120>
  46ab90:	ldr	x0, [sp, #256]
  46ab94:	cmp	x0, #0x0
  46ab98:	b.eq	46aea4 <ferror@plt+0x69124>  // b.none
  46ab9c:	ldr	w0, [sp, #436]
  46aba0:	cmp	w0, #0x0
  46aba4:	b.lt	46abe8 <ferror@plt+0x68e68>  // b.tstop
  46aba8:	ldr	w0, [sp, #436]
  46abac:	cmp	w0, #0x0
  46abb0:	b.ne	46abcc <ferror@plt+0x68e4c>  // b.any
  46abb4:	ldr	x0, [sp, #424]
  46abb8:	cmp	x0, #0x0
  46abbc:	b.ne	46abcc <ferror@plt+0x68e4c>  // b.any
  46abc0:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46abc4:	add	x0, x0, #0x7a8
  46abc8:	b	46abd4 <ferror@plt+0x68e54>
  46abcc:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46abd0:	add	x0, x0, #0x7b0
  46abd4:	ldr	x2, [sp, #256]
  46abd8:	mov	x1, x0
  46abdc:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46abe0:	add	x0, x0, #0x7b8
  46abe4:	bl	401cf0 <printf@plt>
  46abe8:	ldr	x0, [sp, #512]
  46abec:	str	x0, [sp, #416]
  46abf0:	b	46ac14 <ferror@plt+0x68e94>
  46abf4:	ldr	x0, [sp, #416]
  46abf8:	ldr	x0, [x0]
  46abfc:	ldr	x1, [sp, #256]
  46ac00:	cmp	x1, x0
  46ac04:	b.eq	46ac34 <ferror@plt+0x68eb4>  // b.none
  46ac08:	ldr	x0, [sp, #416]
  46ac0c:	add	x0, x0, #0x10
  46ac10:	str	x0, [sp, #416]
  46ac14:	ldr	x0, [sp, #504]
  46ac18:	lsl	x0, x0, #4
  46ac1c:	ldr	x1, [sp, #512]
  46ac20:	add	x0, x1, x0
  46ac24:	ldr	x1, [sp, #416]
  46ac28:	cmp	x1, x0
  46ac2c:	b.cc	46abf4 <ferror@plt+0x68e74>  // b.lo, b.ul, b.last
  46ac30:	b	46ac38 <ferror@plt+0x68eb8>
  46ac34:	nop
  46ac38:	ldr	x0, [sp, #504]
  46ac3c:	lsl	x0, x0, #4
  46ac40:	ldr	x1, [sp, #512]
  46ac44:	add	x0, x1, x0
  46ac48:	ldr	x1, [sp, #416]
  46ac4c:	cmp	x1, x0
  46ac50:	b.cc	46ac8c <ferror@plt+0x68f0c>  // b.lo, b.ul, b.last
  46ac54:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46ac58:	add	x0, x0, #0x7c0
  46ac5c:	bl	401d40 <gettext@plt>
  46ac60:	mov	x4, x0
  46ac64:	ldr	x3, [sp, #256]
  46ac68:	ldr	x0, [sp, #120]
  46ac6c:	ldr	x0, [x0, #32]
  46ac70:	ldr	x1, [sp, #400]
  46ac74:	sub	x0, x1, x0
  46ac78:	mov	x2, x0
  46ac7c:	mov	x1, x3
  46ac80:	mov	x0, x4
  46ac84:	bl	46efd4 <warn@@Base>
  46ac88:	b	46aea8 <ferror@plt+0x69128>
  46ac8c:	ldr	x0, [sp, #416]
  46ac90:	ldr	x0, [x0, #8]
  46ac94:	str	x0, [sp, #488]
  46ac98:	add	x1, sp, #0x9c
  46ac9c:	add	x0, sp, #0xa0
  46aca0:	mov	x4, x1
  46aca4:	mov	x3, x0
  46aca8:	mov	w2, #0x0                   	// #0
  46acac:	ldr	x1, [sp, #328]
  46acb0:	ldr	x0, [sp, #488]
  46acb4:	bl	449b20 <ferror@plt+0x47da0>
  46acb8:	str	x0, [sp, #248]
  46acbc:	ldr	w0, [sp, #160]
  46acc0:	mov	w0, w0
  46acc4:	ldr	x1, [sp, #488]
  46acc8:	add	x0, x1, x0
  46accc:	str	x0, [sp, #488]
  46acd0:	ldr	x0, [sp, #248]
  46acd4:	str	x0, [sp, #240]
  46acd8:	ldr	x1, [sp, #240]
  46acdc:	ldr	x0, [sp, #248]
  46ace0:	cmp	x1, x0
  46ace4:	b.eq	46acf4 <ferror@plt+0x68f74>  // b.none
  46ace8:	ldr	w0, [sp, #156]
  46acec:	orr	w0, w0, #0x2
  46acf0:	str	w0, [sp, #156]
  46acf4:	ldr	w0, [sp, #156]
  46acf8:	bl	449630 <ferror@plt+0x478b0>
  46acfc:	ldr	w0, [sp, #436]
  46ad00:	cmp	w0, #0x0
  46ad04:	b.lt	46ad20 <ferror@plt+0x68fa0>  // b.tstop
  46ad08:	ldr	x0, [sp, #240]
  46ad0c:	bl	44b2e8 <ferror@plt+0x49568>
  46ad10:	mov	x1, x0
  46ad14:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46ad18:	add	x0, x0, #0x808
  46ad1c:	bl	401cf0 <printf@plt>
  46ad20:	add	x1, sp, #0x94
  46ad24:	add	x0, sp, #0x98
  46ad28:	mov	x4, x1
  46ad2c:	mov	x3, x0
  46ad30:	mov	w2, #0x0                   	// #0
  46ad34:	ldr	x1, [sp, #328]
  46ad38:	ldr	x0, [sp, #488]
  46ad3c:	bl	449b20 <ferror@plt+0x47da0>
  46ad40:	str	x0, [sp, #232]
  46ad44:	ldr	w0, [sp, #152]
  46ad48:	mov	w0, w0
  46ad4c:	ldr	x1, [sp, #488]
  46ad50:	add	x0, x1, x0
  46ad54:	str	x0, [sp, #488]
  46ad58:	ldr	x0, [sp, #232]
  46ad5c:	str	x0, [sp, #224]
  46ad60:	ldr	x1, [sp, #224]
  46ad64:	ldr	x0, [sp, #232]
  46ad68:	cmp	x1, x0
  46ad6c:	b.eq	46ad7c <ferror@plt+0x68ffc>  // b.none
  46ad70:	ldr	w0, [sp, #148]
  46ad74:	orr	w0, w0, #0x2
  46ad78:	str	w0, [sp, #148]
  46ad7c:	ldr	w0, [sp, #148]
  46ad80:	bl	449630 <ferror@plt+0x478b0>
  46ad84:	add	x1, sp, #0x8c
  46ad88:	add	x0, sp, #0x90
  46ad8c:	mov	x4, x1
  46ad90:	mov	x3, x0
  46ad94:	mov	w2, #0x0                   	// #0
  46ad98:	ldr	x1, [sp, #328]
  46ad9c:	ldr	x0, [sp, #488]
  46ada0:	bl	449b20 <ferror@plt+0x47da0>
  46ada4:	str	x0, [sp, #216]
  46ada8:	ldr	w0, [sp, #144]
  46adac:	mov	w0, w0
  46adb0:	ldr	x1, [sp, #488]
  46adb4:	add	x0, x1, x0
  46adb8:	str	x0, [sp, #488]
  46adbc:	ldr	x0, [sp, #216]
  46adc0:	str	x0, [sp, #208]
  46adc4:	ldr	x1, [sp, #208]
  46adc8:	ldr	x0, [sp, #216]
  46adcc:	cmp	x1, x0
  46add0:	b.eq	46ade0 <ferror@plt+0x69060>  // b.none
  46add4:	ldr	w0, [sp, #140]
  46add8:	orr	w0, w0, #0x2
  46addc:	str	w0, [sp, #140]
  46ade0:	ldr	w0, [sp, #140]
  46ade4:	bl	449630 <ferror@plt+0x478b0>
  46ade8:	ldr	x0, [sp, #224]
  46adec:	cmp	x0, #0x0
  46adf0:	b.ne	46ae00 <ferror@plt+0x69080>  // b.any
  46adf4:	ldr	x0, [sp, #208]
  46adf8:	cmp	x0, #0x0
  46adfc:	b.eq	46ae90 <ferror@plt+0x69110>  // b.none
  46ae00:	ldr	w0, [sp, #436]
  46ae04:	cmp	w0, #0x0
  46ae08:	b.lt	46ae24 <ferror@plt+0x690a4>  // b.tstop
  46ae0c:	ldr	x0, [sp, #224]
  46ae10:	bl	44b408 <ferror@plt+0x49688>
  46ae14:	mov	x1, x0
  46ae18:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46ae1c:	add	x0, x0, #0x808
  46ae20:	bl	401cf0 <printf@plt>
  46ae24:	ldr	w0, [sp, #716]
  46ae28:	ldrh	w1, [sp, #714]
  46ae2c:	ldr	w2, [sp, #436]
  46ae30:	lsr	w2, w2, #31
  46ae34:	and	w2, w2, #0xff
  46ae38:	mov	w3, w2
  46ae3c:	mov	w2, #0xffffffff            	// #-1
  46ae40:	str	w2, [sp, #56]
  46ae44:	mov	w2, #0x3d                  	// #61
  46ae48:	strb	w2, [sp, #48]
  46ae4c:	str	xzr, [sp, #40]
  46ae50:	str	xzr, [sp, #32]
  46ae54:	str	w3, [sp, #24]
  46ae58:	str	xzr, [sp, #16]
  46ae5c:	str	w1, [sp, #8]
  46ae60:	str	x0, [sp]
  46ae64:	mov	x7, #0x0                   	// #0
  46ae68:	mov	x6, #0x0                   	// #0
  46ae6c:	ldr	x5, [sp, #392]
  46ae70:	ldr	x4, [sp, #440]
  46ae74:	ldr	x3, [sp, #400]
  46ae78:	mov	x2, #0x0                   	// #0
  46ae7c:	ldr	x1, [sp, #208]
  46ae80:	mov	x0, #0x0                   	// #0
  46ae84:	bl	44f4f0 <ferror@plt+0x4d770>
  46ae88:	str	x0, [sp, #440]
  46ae8c:	b	46ad20 <ferror@plt+0x68fa0>
  46ae90:	nop
  46ae94:	ldr	w0, [sp, #436]
  46ae98:	add	w0, w0, #0x1
  46ae9c:	str	w0, [sp, #436]
  46aea0:	b	46ab00 <ferror@plt+0x68d80>
  46aea4:	nop
  46aea8:	ldr	w0, [sp, #436]
  46aeac:	cmp	w0, #0x0
  46aeb0:	b.gt	46aec4 <ferror@plt+0x69144>
  46aeb4:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46aeb8:	add	x0, x0, #0x810
  46aebc:	bl	401d40 <gettext@plt>
  46aec0:	bl	401cf0 <printf@plt>
  46aec4:	mov	w0, #0xa                   	// #10
  46aec8:	bl	401d20 <putchar@plt>
  46aecc:	ldr	w0, [sp, #476]
  46aed0:	add	w0, w0, #0x1
  46aed4:	str	w0, [sp, #476]
  46aed8:	ldr	w1, [sp, #476]
  46aedc:	ldr	w0, [sp, #692]
  46aee0:	cmp	w1, w0
  46aee4:	b.cc	46a88c <ferror@plt+0x68b0c>  // b.lo, b.ul, b.last
  46aee8:	ldr	x0, [sp, #512]
  46aeec:	bl	401c10 <free@plt>
  46aef0:	ldr	x0, [sp, #392]
  46aef4:	str	x0, [sp, #728]
  46aef8:	ldr	x1, [sp, #728]
  46aefc:	ldr	x0, [sp, #408]
  46af00:	cmp	x1, x0
  46af04:	b.cc	4692f4 <ferror@plt+0x67574>  // b.lo, b.ul, b.last
  46af08:	mov	w0, #0x1                   	// #1
  46af0c:	ldp	x19, x20, [sp, #80]
  46af10:	ldr	x21, [sp, #96]
  46af14:	ldp	x29, x30, [sp, #64]
  46af18:	add	sp, sp, #0x2e0
  46af1c:	ret
  46af20:	stp	x29, x30, [sp, #-80]!
  46af24:	mov	x29, sp
  46af28:	str	x0, [sp, #24]
  46af2c:	str	x1, [sp, #16]
  46af30:	mov	w1, #0x0                   	// #0
  46af34:	ldr	x0, [sp, #24]
  46af38:	bl	4525b8 <ferror@plt+0x50838>
  46af3c:	ldr	x0, [sp, #24]
  46af40:	ldr	x0, [x0, #32]
  46af44:	str	x0, [sp, #72]
  46af48:	ldr	x0, [sp, #24]
  46af4c:	ldr	x0, [x0, #48]
  46af50:	mov	x1, x0
  46af54:	ldr	x0, [sp, #72]
  46af58:	bl	401980 <strnlen@plt>
  46af5c:	str	w0, [sp, #68]
  46af60:	ldr	w1, [sp, #68]
  46af64:	ldr	x0, [sp, #24]
  46af68:	ldr	x0, [x0, #48]
  46af6c:	cmp	x1, x0
  46af70:	b.ne	46af8c <ferror@plt+0x6920c>  // b.any
  46af74:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46af78:	add	x0, x0, #0x820
  46af7c:	bl	401d40 <gettext@plt>
  46af80:	bl	46efd4 <warn@@Base>
  46af84:	mov	w0, #0x0                   	// #0
  46af88:	b	46b158 <ferror@plt+0x693d8>
  46af8c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46af90:	add	x0, x0, #0x850
  46af94:	bl	401d40 <gettext@plt>
  46af98:	ldr	x1, [sp, #72]
  46af9c:	bl	401cf0 <printf@plt>
  46afa0:	ldr	x0, [sp, #24]
  46afa4:	ldr	x3, [x0, #16]
  46afa8:	mov	x2, #0xe                   	// #14
  46afac:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46afb0:	add	x1, x0, #0x870
  46afb4:	mov	x0, x3
  46afb8:	bl	401a90 <strncmp@plt>
  46afbc:	cmp	w0, #0x0
  46afc0:	b.ne	46b0a4 <ferror@plt+0x69324>  // b.any
  46afc4:	ldr	w0, [sp, #68]
  46afc8:	add	w0, w0, #0x1
  46afcc:	str	w0, [sp, #36]
  46afd0:	ldr	w0, [sp, #36]
  46afd4:	add	w0, w0, #0x3
  46afd8:	and	w0, w0, #0xfffffffc
  46afdc:	str	w0, [sp, #36]
  46afe0:	ldr	w0, [sp, #36]
  46afe4:	add	w0, w0, #0x4
  46afe8:	mov	w1, w0
  46afec:	ldr	x0, [sp, #24]
  46aff0:	ldr	x0, [x0, #48]
  46aff4:	cmp	x1, x0
  46aff8:	b.ls	46b014 <ferror@plt+0x69294>  // b.plast
  46affc:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b000:	add	x0, x0, #0x880
  46b004:	bl	401d40 <gettext@plt>
  46b008:	bl	46efd4 <warn@@Base>
  46b00c:	mov	w0, #0x0                   	// #0
  46b010:	b	46b158 <ferror@plt+0x693d8>
  46b014:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46b018:	add	x0, x0, #0x580
  46b01c:	ldr	x2, [x0]
  46b020:	ldr	w0, [sp, #36]
  46b024:	ldr	x1, [sp, #72]
  46b028:	add	x0, x1, x0
  46b02c:	mov	w1, #0x4                   	// #4
  46b030:	blr	x2
  46b034:	str	w0, [sp, #32]
  46b038:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b03c:	add	x0, x0, #0x8a0
  46b040:	bl	401d40 <gettext@plt>
  46b044:	ldr	w1, [sp, #32]
  46b048:	bl	401cf0 <printf@plt>
  46b04c:	ldr	w0, [sp, #36]
  46b050:	add	w0, w0, #0x4
  46b054:	mov	w1, w0
  46b058:	ldr	x0, [sp, #24]
  46b05c:	ldr	x0, [x0, #48]
  46b060:	cmp	x1, x0
  46b064:	b.cs	46b14c <ferror@plt+0x693cc>  // b.hs, b.nlast
  46b068:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b06c:	add	x0, x0, #0x8b8
  46b070:	bl	401d40 <gettext@plt>
  46b074:	mov	x2, x0
  46b078:	ldr	x0, [sp, #24]
  46b07c:	ldr	x1, [x0, #48]
  46b080:	ldr	w0, [sp, #36]
  46b084:	add	w0, w0, #0x4
  46b088:	mov	w0, w0
  46b08c:	sub	x0, x1, x0
  46b090:	mov	x1, x0
  46b094:	mov	x0, x2
  46b098:	bl	46efd4 <warn@@Base>
  46b09c:	mov	w0, #0x0                   	// #0
  46b0a0:	b	46b158 <ferror@plt+0x693d8>
  46b0a4:	ldr	x0, [sp, #24]
  46b0a8:	ldr	x1, [x0, #32]
  46b0ac:	ldr	w0, [sp, #68]
  46b0b0:	add	x0, x0, #0x1
  46b0b4:	add	x0, x1, x0
  46b0b8:	str	x0, [sp, #56]
  46b0bc:	ldr	x0, [sp, #24]
  46b0c0:	ldr	x1, [x0, #48]
  46b0c4:	ldr	w0, [sp, #68]
  46b0c8:	add	w0, w0, #0x1
  46b0cc:	mov	w0, w0
  46b0d0:	sub	x0, x1, x0
  46b0d4:	str	x0, [sp, #48]
  46b0d8:	ldr	x0, [sp, #48]
  46b0dc:	cmp	x0, #0x13
  46b0e0:	b.hi	46b10c <ferror@plt+0x6938c>  // b.pmore
  46b0e4:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b0e8:	add	x0, x0, #0x8f8
  46b0ec:	bl	401d40 <gettext@plt>
  46b0f0:	mov	x2, x0
  46b0f4:	ldr	x0, [sp, #48]
  46b0f8:	mov	x1, x0
  46b0fc:	mov	x0, x2
  46b100:	bl	46efd4 <warn@@Base>
  46b104:	mov	w0, #0x0                   	// #0
  46b108:	b	46b158 <ferror@plt+0x693d8>
  46b10c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b110:	add	x0, x0, #0x920
  46b114:	bl	401d40 <gettext@plt>
  46b118:	mov	x2, x0
  46b11c:	ldr	x0, [sp, #48]
  46b120:	mov	x1, x0
  46b124:	mov	x0, x2
  46b128:	bl	401cf0 <printf@plt>
  46b12c:	sxtw	x0, w0
  46b130:	str	x0, [sp, #40]
  46b134:	ldr	x2, [sp, #48]
  46b138:	ldr	x1, [sp, #56]
  46b13c:	ldr	x0, [sp, #40]
  46b140:	bl	464d5c <ferror@plt+0x62fdc>
  46b144:	mov	w0, #0xa                   	// #10
  46b148:	bl	401d20 <putchar@plt>
  46b14c:	mov	w0, #0xa                   	// #10
  46b150:	bl	401d20 <putchar@plt>
  46b154:	mov	w0, #0x1                   	// #1
  46b158:	ldp	x29, x30, [sp], #80
  46b15c:	ret
  46b160:	stp	x29, x30, [sp, #-240]!
  46b164:	mov	x29, sp
  46b168:	str	x19, [sp, #16]
  46b16c:	str	x0, [sp, #40]
  46b170:	str	x1, [sp, #32]
  46b174:	ldr	x0, [sp, #40]
  46b178:	ldr	x0, [x0, #32]
  46b17c:	str	x0, [sp, #224]
  46b180:	mov	w1, #0x0                   	// #0
  46b184:	ldr	x0, [sp, #40]
  46b188:	bl	4525b8 <ferror@plt+0x50838>
  46b18c:	ldr	x0, [sp, #40]
  46b190:	ldr	x0, [x0, #48]
  46b194:	cmp	x0, #0x17
  46b198:	b.hi	46b1c8 <ferror@plt+0x69448>  // b.pmore
  46b19c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b1a0:	add	x0, x0, #0x940
  46b1a4:	bl	401d40 <gettext@plt>
  46b1a8:	mov	x2, x0
  46b1ac:	ldr	x0, [sp, #40]
  46b1b0:	ldr	x0, [x0, #16]
  46b1b4:	mov	x1, x0
  46b1b8:	mov	x0, x2
  46b1bc:	bl	46efd4 <warn@@Base>
  46b1c0:	mov	w0, #0x0                   	// #0
  46b1c4:	b	46bb90 <ferror@plt+0x69e10>
  46b1c8:	mov	w1, #0x4                   	// #4
  46b1cc:	ldr	x0, [sp, #224]
  46b1d0:	bl	46f3b0 <warn@@Base+0x3dc>
  46b1d4:	str	w0, [sp, #220]
  46b1d8:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b1dc:	add	x0, x0, #0x468
  46b1e0:	bl	401d40 <gettext@plt>
  46b1e4:	mov	x2, x0
  46b1e8:	ldr	w0, [sp, #220]
  46b1ec:	mov	x1, x0
  46b1f0:	mov	x0, x2
  46b1f4:	bl	401cf0 <printf@plt>
  46b1f8:	ldr	w0, [sp, #220]
  46b1fc:	cmp	w0, #0x2
  46b200:	b.ls	46b210 <ferror@plt+0x69490>  // b.plast
  46b204:	ldr	w0, [sp, #220]
  46b208:	cmp	w0, #0x8
  46b20c:	b.ls	46b238 <ferror@plt+0x694b8>  // b.plast
  46b210:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b214:	add	x0, x0, #0x968
  46b218:	bl	401d40 <gettext@plt>
  46b21c:	mov	x2, x0
  46b220:	ldr	w0, [sp, #220]
  46b224:	mov	x1, x0
  46b228:	mov	x0, x2
  46b22c:	bl	46efd4 <warn@@Base>
  46b230:	mov	w0, #0x0                   	// #0
  46b234:	b	46bb90 <ferror@plt+0x69e10>
  46b238:	ldr	w0, [sp, #220]
  46b23c:	cmp	w0, #0x3
  46b240:	b.hi	46b254 <ferror@plt+0x694d4>  // b.pmore
  46b244:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b248:	add	x0, x0, #0x988
  46b24c:	bl	401d40 <gettext@plt>
  46b250:	bl	46efd4 <warn@@Base>
  46b254:	ldr	w0, [sp, #220]
  46b258:	cmp	w0, #0x4
  46b25c:	b.hi	46b270 <ferror@plt+0x694f0>  // b.pmore
  46b260:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b264:	add	x0, x0, #0x9c0
  46b268:	bl	401d40 <gettext@plt>
  46b26c:	bl	46efd4 <warn@@Base>
  46b270:	ldr	w0, [sp, #220]
  46b274:	cmp	w0, #0x5
  46b278:	b.hi	46b28c <ferror@plt+0x6950c>  // b.pmore
  46b27c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b280:	add	x0, x0, #0x9f8
  46b284:	bl	401d40 <gettext@plt>
  46b288:	bl	46efd4 <warn@@Base>
  46b28c:	ldr	w0, [sp, #220]
  46b290:	cmp	w0, #0x6
  46b294:	b.hi	46b2a8 <ferror@plt+0x69528>  // b.pmore
  46b298:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b29c:	add	x0, x0, #0xa28
  46b2a0:	bl	401d40 <gettext@plt>
  46b2a4:	bl	46efd4 <warn@@Base>
  46b2a8:	ldr	x0, [sp, #224]
  46b2ac:	add	x0, x0, #0x4
  46b2b0:	mov	w1, #0x4                   	// #4
  46b2b4:	bl	46f3b0 <warn@@Base+0x3dc>
  46b2b8:	str	w0, [sp, #216]
  46b2bc:	ldr	x0, [sp, #224]
  46b2c0:	add	x0, x0, #0x8
  46b2c4:	mov	w1, #0x4                   	// #4
  46b2c8:	bl	46f3b0 <warn@@Base+0x3dc>
  46b2cc:	str	w0, [sp, #212]
  46b2d0:	ldr	x0, [sp, #224]
  46b2d4:	add	x0, x0, #0xc
  46b2d8:	mov	w1, #0x4                   	// #4
  46b2dc:	bl	46f3b0 <warn@@Base+0x3dc>
  46b2e0:	str	w0, [sp, #208]
  46b2e4:	ldr	x0, [sp, #224]
  46b2e8:	add	x0, x0, #0x10
  46b2ec:	mov	w1, #0x4                   	// #4
  46b2f0:	bl	46f3b0 <warn@@Base+0x3dc>
  46b2f4:	str	w0, [sp, #204]
  46b2f8:	ldr	x0, [sp, #224]
  46b2fc:	add	x0, x0, #0x14
  46b300:	mov	w1, #0x4                   	// #4
  46b304:	bl	46f3b0 <warn@@Base+0x3dc>
  46b308:	str	w0, [sp, #200]
  46b30c:	ldr	w1, [sp, #216]
  46b310:	ldr	x0, [sp, #40]
  46b314:	ldr	x0, [x0, #48]
  46b318:	cmp	x1, x0
  46b31c:	b.hi	46b370 <ferror@plt+0x695f0>  // b.pmore
  46b320:	ldr	w1, [sp, #212]
  46b324:	ldr	x0, [sp, #40]
  46b328:	ldr	x0, [x0, #48]
  46b32c:	cmp	x1, x0
  46b330:	b.hi	46b370 <ferror@plt+0x695f0>  // b.pmore
  46b334:	ldr	w1, [sp, #208]
  46b338:	ldr	x0, [sp, #40]
  46b33c:	ldr	x0, [x0, #48]
  46b340:	cmp	x1, x0
  46b344:	b.hi	46b370 <ferror@plt+0x695f0>  // b.pmore
  46b348:	ldr	w1, [sp, #204]
  46b34c:	ldr	x0, [sp, #40]
  46b350:	ldr	x0, [x0, #48]
  46b354:	cmp	x1, x0
  46b358:	b.hi	46b370 <ferror@plt+0x695f0>  // b.pmore
  46b35c:	ldr	w1, [sp, #200]
  46b360:	ldr	x0, [sp, #40]
  46b364:	ldr	x0, [x0, #48]
  46b368:	cmp	x1, x0
  46b36c:	b.ls	46b39c <ferror@plt+0x6961c>  // b.plast
  46b370:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b374:	add	x0, x0, #0xa58
  46b378:	bl	401d40 <gettext@plt>
  46b37c:	mov	x2, x0
  46b380:	ldr	x0, [sp, #40]
  46b384:	ldr	x0, [x0, #16]
  46b388:	mov	x1, x0
  46b38c:	mov	x0, x2
  46b390:	bl	46efd4 <warn@@Base>
  46b394:	mov	w0, #0x0                   	// #0
  46b398:	b	46bb90 <ferror@plt+0x69e10>
  46b39c:	ldr	w1, [sp, #212]
  46b3a0:	ldr	w0, [sp, #216]
  46b3a4:	cmp	w1, w0
  46b3a8:	b.cs	46b3cc <ferror@plt+0x6964c>  // b.hs, b.nlast
  46b3ac:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b3b0:	add	x0, x0, #0xa80
  46b3b4:	bl	401d40 <gettext@plt>
  46b3b8:	ldr	w2, [sp, #216]
  46b3bc:	ldr	w1, [sp, #212]
  46b3c0:	bl	46efd4 <warn@@Base>
  46b3c4:	mov	w0, #0x0                   	// #0
  46b3c8:	b	46bb90 <ferror@plt+0x69e10>
  46b3cc:	ldr	w1, [sp, #212]
  46b3d0:	ldr	w0, [sp, #216]
  46b3d4:	sub	w0, w1, w0
  46b3d8:	lsr	w0, w0, #3
  46b3dc:	str	w0, [sp, #196]
  46b3e0:	ldr	w1, [sp, #208]
  46b3e4:	ldr	w0, [sp, #212]
  46b3e8:	cmp	w1, w0
  46b3ec:	b.cs	46b410 <ferror@plt+0x69690>  // b.hs, b.nlast
  46b3f0:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b3f4:	add	x0, x0, #0xab0
  46b3f8:	bl	401d40 <gettext@plt>
  46b3fc:	ldr	w2, [sp, #212]
  46b400:	ldr	w1, [sp, #208]
  46b404:	bl	46efd4 <warn@@Base>
  46b408:	mov	w0, #0x0                   	// #0
  46b40c:	b	46bb90 <ferror@plt+0x69e10>
  46b410:	ldr	w1, [sp, #208]
  46b414:	ldr	w0, [sp, #212]
  46b418:	sub	w0, w1, w0
  46b41c:	lsr	w0, w0, #3
  46b420:	str	w0, [sp, #192]
  46b424:	ldr	w1, [sp, #204]
  46b428:	ldr	w0, [sp, #208]
  46b42c:	cmp	w1, w0
  46b430:	b.cs	46b454 <ferror@plt+0x696d4>  // b.hs, b.nlast
  46b434:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b438:	add	x0, x0, #0xae8
  46b43c:	bl	401d40 <gettext@plt>
  46b440:	ldr	w2, [sp, #208]
  46b444:	ldr	w1, [sp, #204]
  46b448:	bl	46efd4 <warn@@Base>
  46b44c:	mov	w0, #0x0                   	// #0
  46b450:	b	46bb90 <ferror@plt+0x69e10>
  46b454:	ldr	w1, [sp, #204]
  46b458:	ldr	w0, [sp, #208]
  46b45c:	sub	w0, w1, w0
  46b460:	str	w0, [sp, #188]
  46b464:	ldr	w1, [sp, #200]
  46b468:	ldr	w0, [sp, #204]
  46b46c:	cmp	w1, w0
  46b470:	b.cs	46b494 <ferror@plt+0x69714>  // b.hs, b.nlast
  46b474:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b478:	add	x0, x0, #0xb30
  46b47c:	bl	401d40 <gettext@plt>
  46b480:	ldr	w2, [sp, #204]
  46b484:	ldr	w1, [sp, #200]
  46b488:	bl	46efd4 <warn@@Base>
  46b48c:	mov	w0, #0x0                   	// #0
  46b490:	b	46bb90 <ferror@plt+0x69e10>
  46b494:	ldr	w1, [sp, #200]
  46b498:	ldr	w0, [sp, #204]
  46b49c:	sub	w0, w1, w0
  46b4a0:	lsr	w0, w0, #3
  46b4a4:	str	w0, [sp, #184]
  46b4a8:	ldr	w0, [sp, #216]
  46b4ac:	ldr	x1, [sp, #224]
  46b4b0:	add	x0, x1, x0
  46b4b4:	str	x0, [sp, #176]
  46b4b8:	ldr	w0, [sp, #212]
  46b4bc:	ldr	x1, [sp, #224]
  46b4c0:	add	x0, x1, x0
  46b4c4:	str	x0, [sp, #168]
  46b4c8:	ldr	w0, [sp, #208]
  46b4cc:	ldr	x1, [sp, #224]
  46b4d0:	add	x0, x1, x0
  46b4d4:	str	x0, [sp, #160]
  46b4d8:	ldr	w0, [sp, #204]
  46b4dc:	ldr	x1, [sp, #224]
  46b4e0:	add	x0, x1, x0
  46b4e4:	str	x0, [sp, #152]
  46b4e8:	ldr	w0, [sp, #200]
  46b4ec:	ldr	x1, [sp, #224]
  46b4f0:	add	x0, x1, x0
  46b4f4:	str	x0, [sp, #144]
  46b4f8:	ldr	w0, [sp, #188]
  46b4fc:	ldr	x1, [sp, #160]
  46b500:	add	x1, x1, x0
  46b504:	ldr	x0, [sp, #40]
  46b508:	ldr	x2, [x0, #32]
  46b50c:	ldr	x0, [sp, #40]
  46b510:	ldr	x0, [x0, #48]
  46b514:	add	x0, x2, x0
  46b518:	cmp	x1, x0
  46b51c:	b.ls	46b538 <ferror@plt+0x697b8>  // b.plast
  46b520:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b524:	add	x0, x0, #0xb78
  46b528:	bl	401d40 <gettext@plt>
  46b52c:	bl	46efd4 <warn@@Base>
  46b530:	mov	w0, #0x0                   	// #0
  46b534:	b	46bb90 <ferror@plt+0x69e10>
  46b538:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b53c:	add	x0, x0, #0xba8
  46b540:	bl	401d40 <gettext@plt>
  46b544:	bl	401cf0 <printf@plt>
  46b548:	str	wzr, [sp, #236]
  46b54c:	b	46b5dc <ferror@plt+0x6985c>
  46b550:	ldr	w0, [sp, #236]
  46b554:	lsl	w0, w0, #3
  46b558:	mov	w0, w0
  46b55c:	ldr	x1, [sp, #176]
  46b560:	add	x0, x1, x0
  46b564:	mov	w1, #0x8                   	// #8
  46b568:	bl	46f3b0 <warn@@Base+0x3dc>
  46b56c:	str	x0, [sp, #56]
  46b570:	ldr	w0, [sp, #236]
  46b574:	lsl	w0, w0, #3
  46b578:	mov	w0, w0
  46b57c:	add	x0, x0, #0x8
  46b580:	ldr	x1, [sp, #176]
  46b584:	add	x0, x1, x0
  46b588:	mov	w1, #0x8                   	// #8
  46b58c:	bl	46f3b0 <warn@@Base+0x3dc>
  46b590:	str	x0, [sp, #48]
  46b594:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b598:	add	x0, x0, #0xbb8
  46b59c:	bl	401d40 <gettext@plt>
  46b5a0:	mov	x5, x0
  46b5a4:	ldr	w0, [sp, #236]
  46b5a8:	lsr	w4, w0, #1
  46b5ac:	ldr	x1, [sp, #56]
  46b5b0:	ldr	x0, [sp, #48]
  46b5b4:	add	x0, x1, x0
  46b5b8:	sub	x0, x0, #0x1
  46b5bc:	mov	x3, x0
  46b5c0:	ldr	x2, [sp, #56]
  46b5c4:	mov	w1, w4
  46b5c8:	mov	x0, x5
  46b5cc:	bl	401cf0 <printf@plt>
  46b5d0:	ldr	w0, [sp, #236]
  46b5d4:	add	w0, w0, #0x2
  46b5d8:	str	w0, [sp, #236]
  46b5dc:	ldr	w1, [sp, #236]
  46b5e0:	ldr	w0, [sp, #196]
  46b5e4:	cmp	w1, w0
  46b5e8:	b.cc	46b550 <ferror@plt+0x697d0>  // b.lo, b.ul, b.last
  46b5ec:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b5f0:	add	x0, x0, #0xbd0
  46b5f4:	bl	401d40 <gettext@plt>
  46b5f8:	bl	401cf0 <printf@plt>
  46b5fc:	str	wzr, [sp, #236]
  46b600:	b	46b6c8 <ferror@plt+0x69948>
  46b604:	ldr	w0, [sp, #236]
  46b608:	lsl	w0, w0, #3
  46b60c:	mov	w0, w0
  46b610:	ldr	x1, [sp, #168]
  46b614:	add	x0, x1, x0
  46b618:	mov	w1, #0x8                   	// #8
  46b61c:	bl	46f3b0 <warn@@Base+0x3dc>
  46b620:	str	x0, [sp, #80]
  46b624:	ldr	w0, [sp, #236]
  46b628:	lsl	w0, w0, #3
  46b62c:	mov	w0, w0
  46b630:	add	x0, x0, #0x8
  46b634:	ldr	x1, [sp, #168]
  46b638:	add	x0, x1, x0
  46b63c:	mov	w1, #0x8                   	// #8
  46b640:	bl	46f3b0 <warn@@Base+0x3dc>
  46b644:	str	x0, [sp, #72]
  46b648:	ldr	w0, [sp, #236]
  46b64c:	lsl	w0, w0, #3
  46b650:	mov	w0, w0
  46b654:	add	x0, x0, #0x10
  46b658:	ldr	x1, [sp, #168]
  46b65c:	add	x0, x1, x0
  46b660:	mov	w1, #0x8                   	// #8
  46b664:	bl	46f3b0 <warn@@Base+0x3dc>
  46b668:	str	x0, [sp, #64]
  46b66c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b670:	add	x0, x0, #0xbe0
  46b674:	bl	401d40 <gettext@plt>
  46b678:	mov	x4, x0
  46b67c:	ldr	w1, [sp, #236]
  46b680:	mov	w0, #0xaaab                	// #43691
  46b684:	movk	w0, #0xaaaa, lsl #16
  46b688:	umull	x0, w1, w0
  46b68c:	lsr	x0, x0, #32
  46b690:	lsr	w0, w0, #1
  46b694:	ldr	x3, [sp, #72]
  46b698:	ldr	x2, [sp, #80]
  46b69c:	mov	w1, w0
  46b6a0:	mov	x0, x4
  46b6a4:	bl	401cf0 <printf@plt>
  46b6a8:	mov	w1, #0x8                   	// #8
  46b6ac:	ldr	x0, [sp, #64]
  46b6b0:	bl	4499ac <ferror@plt+0x47c2c>
  46b6b4:	mov	w0, #0xa                   	// #10
  46b6b8:	bl	401d20 <putchar@plt>
  46b6bc:	ldr	w0, [sp, #236]
  46b6c0:	add	w0, w0, #0x3
  46b6c4:	str	w0, [sp, #236]
  46b6c8:	ldr	w1, [sp, #236]
  46b6cc:	ldr	w0, [sp, #192]
  46b6d0:	cmp	w1, w0
  46b6d4:	b.cc	46b604 <ferror@plt+0x69884>  // b.lo, b.ul, b.last
  46b6d8:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b6dc:	add	x0, x0, #0xbf8
  46b6e0:	bl	401d40 <gettext@plt>
  46b6e4:	bl	401cf0 <printf@plt>
  46b6e8:	str	wzr, [sp, #236]
  46b6ec:	b	46b784 <ferror@plt+0x69a04>
  46b6f0:	ldr	w0, [sp, #236]
  46b6f4:	ldr	x1, [sp, #160]
  46b6f8:	add	x0, x1, x0
  46b6fc:	mov	w1, #0x8                   	// #8
  46b700:	bl	46f3b0 <warn@@Base+0x3dc>
  46b704:	str	x0, [sp, #136]
  46b708:	ldr	w0, [sp, #236]
  46b70c:	add	x0, x0, #0x8
  46b710:	ldr	x1, [sp, #160]
  46b714:	add	x0, x1, x0
  46b718:	mov	w1, #0x8                   	// #8
  46b71c:	bl	46f3b0 <warn@@Base+0x3dc>
  46b720:	str	x0, [sp, #128]
  46b724:	ldr	w0, [sp, #236]
  46b728:	add	x0, x0, #0x10
  46b72c:	ldr	x1, [sp, #160]
  46b730:	add	x0, x1, x0
  46b734:	mov	w1, #0x4                   	// #4
  46b738:	bl	46f3b0 <warn@@Base+0x3dc>
  46b73c:	str	w0, [sp, #124]
  46b740:	mov	w1, #0x8                   	// #8
  46b744:	ldr	x0, [sp, #136]
  46b748:	bl	4499ac <ferror@plt+0x47c2c>
  46b74c:	mov	w1, #0x8                   	// #8
  46b750:	ldr	x0, [sp, #128]
  46b754:	bl	4499ac <ferror@plt+0x47c2c>
  46b758:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b75c:	add	x0, x0, #0xc10
  46b760:	bl	401d40 <gettext@plt>
  46b764:	mov	x2, x0
  46b768:	ldr	w0, [sp, #124]
  46b76c:	mov	x1, x0
  46b770:	mov	x0, x2
  46b774:	bl	401cf0 <printf@plt>
  46b778:	ldr	w0, [sp, #236]
  46b77c:	add	w0, w0, #0x14
  46b780:	str	w0, [sp, #236]
  46b784:	ldr	w1, [sp, #236]
  46b788:	ldr	w0, [sp, #188]
  46b78c:	cmp	w1, w0
  46b790:	b.cs	46b7a8 <ferror@plt+0x69a28>  // b.hs, b.nlast
  46b794:	ldr	w0, [sp, #188]
  46b798:	sub	w0, w0, #0x14
  46b79c:	ldr	w1, [sp, #236]
  46b7a0:	cmp	w1, w0
  46b7a4:	b.ls	46b6f0 <ferror@plt+0x69970>  // b.plast
  46b7a8:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b7ac:	add	x0, x0, #0x788
  46b7b0:	bl	401d40 <gettext@plt>
  46b7b4:	bl	401cf0 <printf@plt>
  46b7b8:	str	wzr, [sp, #236]
  46b7bc:	b	46bb7c <ferror@plt+0x69dfc>
  46b7c0:	ldr	w0, [sp, #236]
  46b7c4:	lsl	w0, w0, #3
  46b7c8:	mov	w0, w0
  46b7cc:	ldr	x1, [sp, #152]
  46b7d0:	add	x0, x1, x0
  46b7d4:	mov	w1, #0x4                   	// #4
  46b7d8:	bl	46f3b0 <warn@@Base+0x3dc>
  46b7dc:	str	w0, [sp, #120]
  46b7e0:	ldr	w0, [sp, #236]
  46b7e4:	lsl	w0, w0, #3
  46b7e8:	mov	w0, w0
  46b7ec:	add	x0, x0, #0x4
  46b7f0:	ldr	x1, [sp, #152]
  46b7f4:	add	x0, x1, x0
  46b7f8:	mov	w1, #0x4                   	// #4
  46b7fc:	bl	46f3b0 <warn@@Base+0x3dc>
  46b800:	str	w0, [sp, #116]
  46b804:	ldr	w0, [sp, #120]
  46b808:	cmp	w0, #0x0
  46b80c:	b.ne	46b81c <ferror@plt+0x69a9c>  // b.any
  46b810:	ldr	w0, [sp, #116]
  46b814:	cmp	w0, #0x0
  46b818:	b.eq	46bb70 <ferror@plt+0x69df0>  // b.none
  46b81c:	ldr	w0, [sp, #120]
  46b820:	ldr	x1, [sp, #144]
  46b824:	add	x0, x1, x0
  46b828:	str	x0, [sp, #104]
  46b82c:	ldr	x1, [sp, #104]
  46b830:	ldr	x0, [sp, #144]
  46b834:	cmp	x1, x0
  46b838:	b.cc	46b85c <ferror@plt+0x69adc>  // b.lo, b.ul, b.last
  46b83c:	ldr	x0, [sp, #40]
  46b840:	ldr	x1, [x0, #32]
  46b844:	ldr	x0, [sp, #40]
  46b848:	ldr	x0, [x0, #48]
  46b84c:	add	x0, x1, x0
  46b850:	ldr	x1, [sp, #104]
  46b854:	cmp	x1, x0
  46b858:	b.cc	46b890 <ferror@plt+0x69b10>  // b.lo, b.ul, b.last
  46b85c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b860:	add	x0, x0, #0xc18
  46b864:	bl	401d40 <gettext@plt>
  46b868:	ldr	w2, [sp, #120]
  46b86c:	ldr	w1, [sp, #236]
  46b870:	bl	401cf0 <printf@plt>
  46b874:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b878:	add	x0, x0, #0xc38
  46b87c:	bl	401d40 <gettext@plt>
  46b880:	ldr	w2, [sp, #236]
  46b884:	ldr	w1, [sp, #120]
  46b888:	bl	46efd4 <warn@@Base>
  46b88c:	b	46b8d0 <ferror@plt+0x69b50>
  46b890:	ldr	x0, [sp, #40]
  46b894:	ldr	x0, [x0, #48]
  46b898:	mov	w2, w0
  46b89c:	ldr	w1, [sp, #200]
  46b8a0:	ldr	w0, [sp, #120]
  46b8a4:	add	w0, w1, w0
  46b8a8:	sub	w0, w2, w0
  46b8ac:	mov	w2, w0
  46b8b0:	ldr	w0, [sp, #120]
  46b8b4:	ldr	x1, [sp, #144]
  46b8b8:	add	x0, x1, x0
  46b8bc:	mov	x3, x0
  46b8c0:	ldr	w1, [sp, #236]
  46b8c4:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b8c8:	add	x0, x0, #0xc78
  46b8cc:	bl	401cf0 <printf@plt>
  46b8d0:	ldr	w0, [sp, #116]
  46b8d4:	ldr	x1, [sp, #144]
  46b8d8:	add	x0, x1, x0
  46b8dc:	str	x0, [sp, #104]
  46b8e0:	ldr	x1, [sp, #104]
  46b8e4:	ldr	x0, [sp, #144]
  46b8e8:	cmp	x1, x0
  46b8ec:	b.cc	46b914 <ferror@plt+0x69b94>  // b.lo, b.ul, b.last
  46b8f0:	ldr	x0, [sp, #40]
  46b8f4:	ldr	x1, [x0, #32]
  46b8f8:	ldr	x0, [sp, #40]
  46b8fc:	ldr	x0, [x0, #48]
  46b900:	sub	x0, x0, #0x3
  46b904:	add	x0, x1, x0
  46b908:	ldr	x1, [sp, #104]
  46b90c:	cmp	x1, x0
  46b910:	b.cc	46b944 <ferror@plt+0x69bc4>  // b.lo, b.ul, b.last
  46b914:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b918:	add	x0, x0, #0xc88
  46b91c:	bl	401d40 <gettext@plt>
  46b920:	ldr	w1, [sp, #116]
  46b924:	bl	401cf0 <printf@plt>
  46b928:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b92c:	add	x0, x0, #0xca8
  46b930:	bl	401d40 <gettext@plt>
  46b934:	ldr	w2, [sp, #236]
  46b938:	ldr	w1, [sp, #116]
  46b93c:	bl	46efd4 <warn@@Base>
  46b940:	b	46bb70 <ferror@plt+0x69df0>
  46b944:	mov	w1, #0x4                   	// #4
  46b948:	ldr	x0, [sp, #104]
  46b94c:	bl	46f3b0 <warn@@Base+0x3dc>
  46b950:	str	w0, [sp, #100]
  46b954:	ldr	w1, [sp, #116]
  46b958:	ldr	w0, [sp, #100]
  46b95c:	lsl	w0, w0, #2
  46b960:	mov	w0, w0
  46b964:	add	x0, x1, x0
  46b968:	add	x0, x0, #0x4
  46b96c:	ldr	x1, [sp, #144]
  46b970:	add	x0, x1, x0
  46b974:	str	x0, [sp, #104]
  46b978:	ldr	w0, [sp, #100]
  46b97c:	lsl	w0, w0, #2
  46b980:	ldr	w1, [sp, #100]
  46b984:	cmp	w1, w0
  46b988:	b.hi	46b9bc <ferror@plt+0x69c3c>  // b.pmore
  46b98c:	ldr	x0, [sp, #40]
  46b990:	ldr	x1, [x0, #32]
  46b994:	ldr	x0, [sp, #40]
  46b998:	ldr	x0, [x0, #48]
  46b99c:	add	x0, x1, x0
  46b9a0:	ldr	x1, [sp, #104]
  46b9a4:	cmp	x1, x0
  46b9a8:	b.cs	46b9bc <ferror@plt+0x69c3c>  // b.hs, b.nlast
  46b9ac:	ldr	x1, [sp, #104]
  46b9b0:	ldr	x0, [sp, #144]
  46b9b4:	cmp	x1, x0
  46b9b8:	b.cs	46b9e8 <ferror@plt+0x69c68>  // b.hs, b.nlast
  46b9bc:	ldr	w1, [sp, #100]
  46b9c0:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b9c4:	add	x0, x0, #0xcf0
  46b9c8:	bl	401cf0 <printf@plt>
  46b9cc:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46b9d0:	add	x0, x0, #0xd10
  46b9d4:	bl	401d40 <gettext@plt>
  46b9d8:	ldr	w2, [sp, #236]
  46b9dc:	ldr	w1, [sp, #100]
  46b9e0:	bl	46efd4 <warn@@Base>
  46b9e4:	b	46bb70 <ferror@plt+0x69df0>
  46b9e8:	ldr	w0, [sp, #100]
  46b9ec:	cmp	w0, #0x1
  46b9f0:	b.ls	46b9fc <ferror@plt+0x69c7c>  // b.plast
  46b9f4:	mov	w0, #0xa                   	// #10
  46b9f8:	bl	401d20 <putchar@plt>
  46b9fc:	str	wzr, [sp, #232]
  46ba00:	b	46bb4c <ferror@plt+0x69dcc>
  46ba04:	ldr	w1, [sp, #116]
  46ba08:	ldr	w0, [sp, #232]
  46ba0c:	lsl	w0, w0, #2
  46ba10:	mov	w0, w0
  46ba14:	add	x0, x1, x0
  46ba18:	add	x0, x0, #0x4
  46ba1c:	ldr	x1, [sp, #144]
  46ba20:	add	x0, x1, x0
  46ba24:	mov	w1, #0x4                   	// #4
  46ba28:	bl	46f3b0 <warn@@Base+0x3dc>
  46ba2c:	str	w0, [sp, #96]
  46ba30:	ldr	w0, [sp, #96]
  46ba34:	lsr	w0, w0, #31
  46ba38:	str	w0, [sp, #92]
  46ba3c:	ldr	w0, [sp, #96]
  46ba40:	lsr	w0, w0, #28
  46ba44:	and	w0, w0, #0x7
  46ba48:	str	w0, [sp, #88]
  46ba4c:	ldr	w0, [sp, #96]
  46ba50:	and	w0, w0, #0xffffff
  46ba54:	str	w0, [sp, #96]
  46ba58:	ldr	w0, [sp, #196]
  46ba5c:	lsr	w0, w0, #1
  46ba60:	ldr	w1, [sp, #96]
  46ba64:	cmp	w1, w0
  46ba68:	b.cc	46bab0 <ferror@plt+0x69d30>  // b.lo, b.ul, b.last
  46ba6c:	ldr	w0, [sp, #100]
  46ba70:	cmp	w0, #0x1
  46ba74:	b.ls	46ba80 <ferror@plt+0x69d00>  // b.plast
  46ba78:	mov	w0, #0x9                   	// #9
  46ba7c:	b	46ba84 <ferror@plt+0x69d04>
  46ba80:	mov	w0, #0x20                  	// #32
  46ba84:	ldr	w1, [sp, #196]
  46ba88:	lsr	w1, w1, #1
  46ba8c:	ldr	w2, [sp, #96]
  46ba90:	sub	w1, w2, w1
  46ba94:	mov	w1, w1
  46ba98:	mov	x2, x1
  46ba9c:	mov	w1, w0
  46baa0:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46baa4:	add	x0, x0, #0xd48
  46baa8:	bl	401cf0 <printf@plt>
  46baac:	b	46bae0 <ferror@plt+0x69d60>
  46bab0:	ldr	w0, [sp, #100]
  46bab4:	cmp	w0, #0x1
  46bab8:	b.ls	46bac4 <ferror@plt+0x69d44>  // b.plast
  46babc:	mov	w0, #0x9                   	// #9
  46bac0:	b	46bac8 <ferror@plt+0x69d48>
  46bac4:	mov	w0, #0x20                  	// #32
  46bac8:	ldr	w1, [sp, #96]
  46bacc:	mov	x2, x1
  46bad0:	mov	w1, w0
  46bad4:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46bad8:	add	x0, x0, #0xd50
  46badc:	bl	401cf0 <printf@plt>
  46bae0:	ldr	w0, [sp, #92]
  46bae4:	cmp	w0, #0x0
  46bae8:	b.eq	46bb00 <ferror@plt+0x69d80>  // b.none
  46baec:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46baf0:	add	x0, x0, #0xd58
  46baf4:	bl	401d40 <gettext@plt>
  46baf8:	mov	x19, x0
  46bafc:	b	46bb10 <ferror@plt+0x69d90>
  46bb00:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46bb04:	add	x0, x0, #0xd60
  46bb08:	bl	401d40 <gettext@plt>
  46bb0c:	mov	x19, x0
  46bb10:	ldr	w0, [sp, #88]
  46bb14:	bl	459d0c <ferror@plt+0x57f8c>
  46bb18:	mov	x2, x0
  46bb1c:	mov	x1, x19
  46bb20:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46bb24:	add	x0, x0, #0xd68
  46bb28:	bl	401cf0 <printf@plt>
  46bb2c:	ldr	w0, [sp, #100]
  46bb30:	cmp	w0, #0x1
  46bb34:	b.ls	46bb40 <ferror@plt+0x69dc0>  // b.plast
  46bb38:	mov	w0, #0xa                   	// #10
  46bb3c:	bl	401d20 <putchar@plt>
  46bb40:	ldr	w0, [sp, #232]
  46bb44:	add	w0, w0, #0x1
  46bb48:	str	w0, [sp, #232]
  46bb4c:	ldr	w1, [sp, #232]
  46bb50:	ldr	w0, [sp, #100]
  46bb54:	cmp	w1, w0
  46bb58:	b.cc	46ba04 <ferror@plt+0x69c84>  // b.lo, b.ul, b.last
  46bb5c:	ldr	w0, [sp, #100]
  46bb60:	cmp	w0, #0x1
  46bb64:	b.hi	46bb70 <ferror@plt+0x69df0>  // b.pmore
  46bb68:	mov	w0, #0xa                   	// #10
  46bb6c:	bl	401d20 <putchar@plt>
  46bb70:	ldr	w0, [sp, #236]
  46bb74:	add	w0, w0, #0x1
  46bb78:	str	w0, [sp, #236]
  46bb7c:	ldr	w1, [sp, #236]
  46bb80:	ldr	w0, [sp, #184]
  46bb84:	cmp	w1, w0
  46bb88:	b.cc	46b7c0 <ferror@plt+0x69a40>  // b.lo, b.ul, b.last
  46bb8c:	mov	w0, #0x1                   	// #1
  46bb90:	ldr	x19, [sp, #16]
  46bb94:	ldp	x29, x30, [sp], #240
  46bb98:	ret
  46bb9c:	stp	x29, x30, [sp, #-32]!
  46bba0:	mov	x29, sp
  46bba4:	str	w0, [sp, #28]
  46bba8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bbac:	add	x0, x0, #0x9c8
  46bbb0:	ldr	x0, [x0]
  46bbb4:	cmp	x0, #0x0
  46bbb8:	b.ne	46bc04 <ferror@plt+0x69e84>  // b.any
  46bbbc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bbc0:	add	x0, x0, #0x9d0
  46bbc4:	ldr	w1, [sp, #28]
  46bbc8:	str	w1, [x0]
  46bbcc:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bbd0:	add	x0, x0, #0x9d4
  46bbd4:	str	wzr, [x0]
  46bbd8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bbdc:	add	x0, x0, #0x9d0
  46bbe0:	ldr	w0, [x0]
  46bbe4:	mov	w0, w0
  46bbe8:	mov	x1, #0x4                   	// #4
  46bbec:	bl	46d914 <ferror@plt+0x6bb94>
  46bbf0:	mov	x1, x0
  46bbf4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bbf8:	add	x0, x0, #0x9c8
  46bbfc:	str	x1, [x0]
  46bc00:	b	46bc60 <ferror@plt+0x69ee0>
  46bc04:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bc08:	add	x0, x0, #0x9d4
  46bc0c:	ldr	w1, [x0]
  46bc10:	ldr	w0, [sp, #28]
  46bc14:	add	w1, w1, w0
  46bc18:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bc1c:	add	x0, x0, #0x9d0
  46bc20:	str	w1, [x0]
  46bc24:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bc28:	add	x0, x0, #0x9c8
  46bc2c:	ldr	x3, [x0]
  46bc30:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bc34:	add	x0, x0, #0x9d0
  46bc38:	ldr	w0, [x0]
  46bc3c:	mov	w0, w0
  46bc40:	mov	x2, #0x4                   	// #4
  46bc44:	mov	x1, x0
  46bc48:	mov	x0, x3
  46bc4c:	bl	46d990 <ferror@plt+0x6bc10>
  46bc50:	mov	x1, x0
  46bc54:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bc58:	add	x0, x0, #0x9c8
  46bc5c:	str	x1, [x0]
  46bc60:	nop
  46bc64:	ldp	x29, x30, [sp], #32
  46bc68:	ret
  46bc6c:	stp	x29, x30, [sp, #-32]!
  46bc70:	mov	x29, sp
  46bc74:	str	w0, [sp, #28]
  46bc78:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bc7c:	add	x0, x0, #0x9d4
  46bc80:	ldr	w1, [x0]
  46bc84:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bc88:	add	x0, x0, #0x9d0
  46bc8c:	ldr	w0, [x0]
  46bc90:	cmp	w1, w0
  46bc94:	b.cc	46bcac <ferror@plt+0x69f2c>  // b.lo, b.ul, b.last
  46bc98:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46bc9c:	add	x0, x0, #0xd78
  46bca0:	bl	401d40 <gettext@plt>
  46bca4:	bl	46eed4 <error@@Base>
  46bca8:	b	46bce8 <ferror@plt+0x69f68>
  46bcac:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bcb0:	add	x0, x0, #0x9c8
  46bcb4:	ldr	x1, [x0]
  46bcb8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bcbc:	add	x0, x0, #0x9d4
  46bcc0:	ldr	w0, [x0]
  46bcc4:	add	w3, w0, #0x1
  46bcc8:	adrp	x2, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bccc:	add	x2, x2, #0x9d4
  46bcd0:	str	w3, [x2]
  46bcd4:	mov	w0, w0
  46bcd8:	lsl	x0, x0, #2
  46bcdc:	add	x0, x1, x0
  46bce0:	ldr	w1, [sp, #28]
  46bce4:	str	w1, [x0]
  46bce8:	ldp	x29, x30, [sp], #32
  46bcec:	ret
  46bcf0:	stp	x29, x30, [sp, #-16]!
  46bcf4:	mov	x29, sp
  46bcf8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bcfc:	add	x0, x0, #0x9d4
  46bd00:	ldr	w1, [x0]
  46bd04:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bd08:	add	x0, x0, #0x9d0
  46bd0c:	ldr	w0, [x0]
  46bd10:	cmp	w1, w0
  46bd14:	b.cc	46bd2c <ferror@plt+0x69fac>  // b.lo, b.ul, b.last
  46bd18:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46bd1c:	add	x0, x0, #0xd78
  46bd20:	bl	401d40 <gettext@plt>
  46bd24:	bl	46eed4 <error@@Base>
  46bd28:	b	46bd64 <ferror@plt+0x69fe4>
  46bd2c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bd30:	add	x0, x0, #0x9c8
  46bd34:	ldr	x1, [x0]
  46bd38:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bd3c:	add	x0, x0, #0x9d4
  46bd40:	ldr	w0, [x0]
  46bd44:	add	w3, w0, #0x1
  46bd48:	adrp	x2, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46bd4c:	add	x2, x2, #0x9d4
  46bd50:	str	w3, [x2]
  46bd54:	mov	w0, w0
  46bd58:	lsl	x0, x0, #2
  46bd5c:	add	x0, x1, x0
  46bd60:	str	wzr, [x0]
  46bd64:	ldp	x29, x30, [sp], #16
  46bd68:	ret
  46bd6c:	stp	x29, x30, [sp, #-32]!
  46bd70:	mov	x29, sp
  46bd74:	str	w0, [sp, #28]
  46bd78:	ldr	w0, [sp, #28]
  46bd7c:	cmp	w0, #0x8
  46bd80:	b.eq	46be78 <ferror@plt+0x6a0f8>  // b.none
  46bd84:	ldr	w0, [sp, #28]
  46bd88:	cmp	w0, #0x8
  46bd8c:	b.hi	46be84 <ferror@plt+0x6a104>  // b.pmore
  46bd90:	ldr	w0, [sp, #28]
  46bd94:	cmp	w0, #0x7
  46bd98:	b.eq	46be6c <ferror@plt+0x6a0ec>  // b.none
  46bd9c:	ldr	w0, [sp, #28]
  46bda0:	cmp	w0, #0x7
  46bda4:	b.hi	46be84 <ferror@plt+0x6a104>  // b.pmore
  46bda8:	ldr	w0, [sp, #28]
  46bdac:	cmp	w0, #0x6
  46bdb0:	b.eq	46be60 <ferror@plt+0x6a0e0>  // b.none
  46bdb4:	ldr	w0, [sp, #28]
  46bdb8:	cmp	w0, #0x6
  46bdbc:	b.hi	46be84 <ferror@plt+0x6a104>  // b.pmore
  46bdc0:	ldr	w0, [sp, #28]
  46bdc4:	cmp	w0, #0x5
  46bdc8:	b.eq	46be54 <ferror@plt+0x6a0d4>  // b.none
  46bdcc:	ldr	w0, [sp, #28]
  46bdd0:	cmp	w0, #0x5
  46bdd4:	b.hi	46be84 <ferror@plt+0x6a104>  // b.pmore
  46bdd8:	ldr	w0, [sp, #28]
  46bddc:	cmp	w0, #0x4
  46bde0:	b.eq	46be48 <ferror@plt+0x6a0c8>  // b.none
  46bde4:	ldr	w0, [sp, #28]
  46bde8:	cmp	w0, #0x4
  46bdec:	b.hi	46be84 <ferror@plt+0x6a104>  // b.pmore
  46bdf0:	ldr	w0, [sp, #28]
  46bdf4:	cmp	w0, #0x3
  46bdf8:	b.eq	46be3c <ferror@plt+0x6a0bc>  // b.none
  46bdfc:	ldr	w0, [sp, #28]
  46be00:	cmp	w0, #0x3
  46be04:	b.hi	46be84 <ferror@plt+0x6a104>  // b.pmore
  46be08:	ldr	w0, [sp, #28]
  46be0c:	cmp	w0, #0x1
  46be10:	b.eq	46be24 <ferror@plt+0x6a0a4>  // b.none
  46be14:	ldr	w0, [sp, #28]
  46be18:	cmp	w0, #0x2
  46be1c:	b.eq	46be30 <ferror@plt+0x6a0b0>  // b.none
  46be20:	b	46be84 <ferror@plt+0x6a104>
  46be24:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46be28:	add	x0, x0, #0xdb0
  46be2c:	b	46beac <ferror@plt+0x6a12c>
  46be30:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46be34:	add	x0, x0, #0xdb8
  46be38:	b	46beac <ferror@plt+0x6a12c>
  46be3c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46be40:	add	x0, x0, #0xdc0
  46be44:	b	46beac <ferror@plt+0x6a12c>
  46be48:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46be4c:	add	x0, x0, #0xdc8
  46be50:	b	46beac <ferror@plt+0x6a12c>
  46be54:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46be58:	add	x0, x0, #0xdd0
  46be5c:	b	46beac <ferror@plt+0x6a12c>
  46be60:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46be64:	add	x0, x0, #0xdd8
  46be68:	b	46beac <ferror@plt+0x6a12c>
  46be6c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46be70:	add	x0, x0, #0xde0
  46be74:	b	46beac <ferror@plt+0x6a12c>
  46be78:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46be7c:	add	x0, x0, #0xde8
  46be80:	b	46beac <ferror@plt+0x6a12c>
  46be84:	nop
  46be88:	ldr	w3, [sp, #28]
  46be8c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46be90:	add	x2, x0, #0xdf0
  46be94:	mov	x1, #0x10                  	// #16
  46be98:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  46be9c:	add	x0, x0, #0x508
  46bea0:	bl	401a20 <snprintf@plt>
  46bea4:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  46bea8:	add	x0, x0, #0x508
  46beac:	ldp	x29, x30, [sp], #32
  46beb0:	ret
  46beb4:	stp	x29, x30, [sp, #-352]!
  46beb8:	mov	x29, sp
  46bebc:	str	x19, [sp, #16]
  46bec0:	str	x0, [sp, #40]
  46bec4:	str	w1, [sp, #36]
  46bec8:	ldr	x0, [sp, #40]
  46becc:	ldr	x0, [x0, #32]
  46bed0:	str	x0, [sp, #192]
  46bed4:	ldr	x0, [sp, #40]
  46bed8:	ldr	x0, [x0, #48]
  46bedc:	ldr	x1, [sp, #192]
  46bee0:	add	x0, x1, x0
  46bee4:	str	x0, [sp, #184]
  46bee8:	str	wzr, [sp, #328]
  46beec:	ldr	x0, [sp, #192]
  46bef0:	cmp	x0, #0x0
  46bef4:	b.ne	46bf24 <ferror@plt+0x6a1a4>  // b.any
  46bef8:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46befc:	add	x0, x0, #0xdf8
  46bf00:	bl	401d40 <gettext@plt>
  46bf04:	mov	x2, x0
  46bf08:	ldr	x0, [sp, #40]
  46bf0c:	ldr	x0, [x0, #16]
  46bf10:	mov	x1, x0
  46bf14:	mov	x0, x2
  46bf18:	bl	46efd4 <warn@@Base>
  46bf1c:	mov	w0, #0x0                   	// #0
  46bf20:	b	46d6a0 <ferror@plt+0x6b920>
  46bf24:	ldr	x0, [sp, #40]
  46bf28:	ldr	x0, [x0, #48]
  46bf2c:	cmp	x0, #0x17
  46bf30:	b.hi	46bf60 <ferror@plt+0x6a1e0>  // b.pmore
  46bf34:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46bf38:	add	x0, x0, #0xe10
  46bf3c:	bl	401d40 <gettext@plt>
  46bf40:	mov	x2, x0
  46bf44:	ldr	x0, [sp, #40]
  46bf48:	ldr	x0, [x0, #16]
  46bf4c:	mov	x1, x0
  46bf50:	mov	x0, x2
  46bf54:	bl	46efd4 <warn@@Base>
  46bf58:	mov	w0, #0x0                   	// #0
  46bf5c:	b	46d6a0 <ferror@plt+0x6b920>
  46bf60:	mov	w0, #0x4                   	// #4
  46bf64:	str	w0, [sp, #308]
  46bf68:	ldr	w0, [sp, #308]
  46bf6c:	cmp	w0, #0x4
  46bf70:	b.ls	46bfa4 <ferror@plt+0x6a224>  // b.plast
  46bf74:	ldr	w0, [sp, #308]
  46bf78:	mov	x2, x0
  46bf7c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46bf80:	add	x1, x0, #0xc78
  46bf84:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46bf88:	add	x0, x0, #0xcc8
  46bf8c:	bl	401920 <ngettext@plt>
  46bf90:	mov	w2, #0x4                   	// #4
  46bf94:	ldr	w1, [sp, #308]
  46bf98:	bl	46eed4 <error@@Base>
  46bf9c:	mov	w0, #0x4                   	// #4
  46bfa0:	str	w0, [sp, #308]
  46bfa4:	ldr	w0, [sp, #308]
  46bfa8:	ldr	x1, [sp, #192]
  46bfac:	add	x0, x1, x0
  46bfb0:	ldr	x1, [sp, #184]
  46bfb4:	cmp	x1, x0
  46bfb8:	b.hi	46bfe4 <ferror@plt+0x6a264>  // b.pmore
  46bfbc:	ldr	x1, [sp, #192]
  46bfc0:	ldr	x0, [sp, #184]
  46bfc4:	cmp	x1, x0
  46bfc8:	b.cs	46bfe0 <ferror@plt+0x6a260>  // b.hs, b.nlast
  46bfcc:	ldr	x1, [sp, #184]
  46bfd0:	ldr	x0, [sp, #192]
  46bfd4:	sub	x0, x1, x0
  46bfd8:	str	w0, [sp, #308]
  46bfdc:	b	46bfe4 <ferror@plt+0x6a264>
  46bfe0:	str	wzr, [sp, #308]
  46bfe4:	ldr	w0, [sp, #308]
  46bfe8:	cmp	w0, #0x0
  46bfec:	b.eq	46bffc <ferror@plt+0x6a27c>  // b.none
  46bff0:	ldr	w0, [sp, #308]
  46bff4:	cmp	w0, #0x8
  46bff8:	b.ls	46c004 <ferror@plt+0x6a284>  // b.plast
  46bffc:	str	wzr, [sp, #332]
  46c000:	b	46c024 <ferror@plt+0x6a2a4>
  46c004:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46c008:	add	x0, x0, #0x580
  46c00c:	ldr	x2, [x0]
  46c010:	ldr	w0, [sp, #308]
  46c014:	mov	w1, w0
  46c018:	ldr	x0, [sp, #192]
  46c01c:	blr	x2
  46c020:	str	w0, [sp, #332]
  46c024:	ldr	w0, [sp, #332]
  46c028:	cmp	w0, #0x1
  46c02c:	b.ls	46c100 <ferror@plt+0x6a380>  // b.plast
  46c030:	mov	w0, #0x4                   	// #4
  46c034:	str	w0, [sp, #304]
  46c038:	ldr	w0, [sp, #304]
  46c03c:	cmp	w0, #0x4
  46c040:	b.ls	46c074 <ferror@plt+0x6a2f4>  // b.plast
  46c044:	ldr	w0, [sp, #304]
  46c048:	mov	x2, x0
  46c04c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46c050:	add	x1, x0, #0xc78
  46c054:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46c058:	add	x0, x0, #0xcc8
  46c05c:	bl	401920 <ngettext@plt>
  46c060:	mov	w2, #0x4                   	// #4
  46c064:	ldr	w1, [sp, #304]
  46c068:	bl	46eed4 <error@@Base>
  46c06c:	mov	w0, #0x4                   	// #4
  46c070:	str	w0, [sp, #304]
  46c074:	ldr	w0, [sp, #304]
  46c078:	add	x0, x0, #0x4
  46c07c:	ldr	x1, [sp, #192]
  46c080:	add	x0, x1, x0
  46c084:	ldr	x1, [sp, #184]
  46c088:	cmp	x1, x0
  46c08c:	b.hi	46c0c0 <ferror@plt+0x6a340>  // b.pmore
  46c090:	ldr	x0, [sp, #192]
  46c094:	add	x0, x0, #0x4
  46c098:	ldr	x1, [sp, #184]
  46c09c:	cmp	x1, x0
  46c0a0:	b.ls	46c0bc <ferror@plt+0x6a33c>  // b.plast
  46c0a4:	ldr	x0, [sp, #192]
  46c0a8:	add	x0, x0, #0x4
  46c0ac:	ldr	x1, [sp, #184]
  46c0b0:	sub	x0, x1, x0
  46c0b4:	str	w0, [sp, #304]
  46c0b8:	b	46c0c0 <ferror@plt+0x6a340>
  46c0bc:	str	wzr, [sp, #304]
  46c0c0:	ldr	w0, [sp, #304]
  46c0c4:	cmp	w0, #0x0
  46c0c8:	b.eq	46c0d8 <ferror@plt+0x6a358>  // b.none
  46c0cc:	ldr	w0, [sp, #304]
  46c0d0:	cmp	w0, #0x8
  46c0d4:	b.ls	46c0e0 <ferror@plt+0x6a360>  // b.plast
  46c0d8:	str	wzr, [sp, #328]
  46c0dc:	b	46c100 <ferror@plt+0x6a380>
  46c0e0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46c0e4:	add	x0, x0, #0x580
  46c0e8:	ldr	x2, [x0]
  46c0ec:	ldr	x0, [sp, #192]
  46c0f0:	add	x0, x0, #0x4
  46c0f4:	ldr	w1, [sp, #304]
  46c0f8:	blr	x2
  46c0fc:	str	w0, [sp, #328]
  46c100:	mov	w0, #0x4                   	// #4
  46c104:	str	w0, [sp, #300]
  46c108:	ldr	w0, [sp, #300]
  46c10c:	cmp	w0, #0x4
  46c110:	b.ls	46c144 <ferror@plt+0x6a3c4>  // b.plast
  46c114:	ldr	w0, [sp, #300]
  46c118:	mov	x2, x0
  46c11c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46c120:	add	x1, x0, #0xc78
  46c124:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46c128:	add	x0, x0, #0xcc8
  46c12c:	bl	401920 <ngettext@plt>
  46c130:	mov	w2, #0x4                   	// #4
  46c134:	ldr	w1, [sp, #300]
  46c138:	bl	46eed4 <error@@Base>
  46c13c:	mov	w0, #0x4                   	// #4
  46c140:	str	w0, [sp, #300]
  46c144:	ldr	w0, [sp, #300]
  46c148:	add	x0, x0, #0x8
  46c14c:	ldr	x1, [sp, #192]
  46c150:	add	x0, x1, x0
  46c154:	ldr	x1, [sp, #184]
  46c158:	cmp	x1, x0
  46c15c:	b.hi	46c190 <ferror@plt+0x6a410>  // b.pmore
  46c160:	ldr	x0, [sp, #192]
  46c164:	add	x0, x0, #0x8
  46c168:	ldr	x1, [sp, #184]
  46c16c:	cmp	x1, x0
  46c170:	b.ls	46c18c <ferror@plt+0x6a40c>  // b.plast
  46c174:	ldr	x0, [sp, #192]
  46c178:	add	x0, x0, #0x8
  46c17c:	ldr	x1, [sp, #184]
  46c180:	sub	x0, x1, x0
  46c184:	str	w0, [sp, #300]
  46c188:	b	46c190 <ferror@plt+0x6a410>
  46c18c:	str	wzr, [sp, #300]
  46c190:	ldr	w0, [sp, #300]
  46c194:	cmp	w0, #0x0
  46c198:	b.eq	46c1a8 <ferror@plt+0x6a428>  // b.none
  46c19c:	ldr	w0, [sp, #300]
  46c1a0:	cmp	w0, #0x8
  46c1a4:	b.ls	46c1b0 <ferror@plt+0x6a430>  // b.plast
  46c1a8:	str	wzr, [sp, #324]
  46c1ac:	b	46c1d0 <ferror@plt+0x6a450>
  46c1b0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46c1b4:	add	x0, x0, #0x580
  46c1b8:	ldr	x2, [x0]
  46c1bc:	ldr	x0, [sp, #192]
  46c1c0:	add	x0, x0, #0x8
  46c1c4:	ldr	w1, [sp, #300]
  46c1c8:	blr	x2
  46c1cc:	str	w0, [sp, #324]
  46c1d0:	mov	w0, #0x4                   	// #4
  46c1d4:	str	w0, [sp, #296]
  46c1d8:	ldr	w0, [sp, #296]
  46c1dc:	cmp	w0, #0x4
  46c1e0:	b.ls	46c214 <ferror@plt+0x6a494>  // b.plast
  46c1e4:	ldr	w0, [sp, #296]
  46c1e8:	mov	x2, x0
  46c1ec:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46c1f0:	add	x1, x0, #0xc78
  46c1f4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46c1f8:	add	x0, x0, #0xcc8
  46c1fc:	bl	401920 <ngettext@plt>
  46c200:	mov	w2, #0x4                   	// #4
  46c204:	ldr	w1, [sp, #296]
  46c208:	bl	46eed4 <error@@Base>
  46c20c:	mov	w0, #0x4                   	// #4
  46c210:	str	w0, [sp, #296]
  46c214:	ldr	w0, [sp, #296]
  46c218:	add	x0, x0, #0xc
  46c21c:	ldr	x1, [sp, #192]
  46c220:	add	x0, x1, x0
  46c224:	ldr	x1, [sp, #184]
  46c228:	cmp	x1, x0
  46c22c:	b.hi	46c260 <ferror@plt+0x6a4e0>  // b.pmore
  46c230:	ldr	x0, [sp, #192]
  46c234:	add	x0, x0, #0xc
  46c238:	ldr	x1, [sp, #184]
  46c23c:	cmp	x1, x0
  46c240:	b.ls	46c25c <ferror@plt+0x6a4dc>  // b.plast
  46c244:	ldr	x0, [sp, #192]
  46c248:	add	x0, x0, #0xc
  46c24c:	ldr	x1, [sp, #184]
  46c250:	sub	x0, x1, x0
  46c254:	str	w0, [sp, #296]
  46c258:	b	46c260 <ferror@plt+0x6a4e0>
  46c25c:	str	wzr, [sp, #296]
  46c260:	ldr	w0, [sp, #296]
  46c264:	cmp	w0, #0x0
  46c268:	b.eq	46c278 <ferror@plt+0x6a4f8>  // b.none
  46c26c:	ldr	w0, [sp, #296]
  46c270:	cmp	w0, #0x8
  46c274:	b.ls	46c280 <ferror@plt+0x6a500>  // b.plast
  46c278:	str	wzr, [sp, #320]
  46c27c:	b	46c2a0 <ferror@plt+0x6a520>
  46c280:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46c284:	add	x0, x0, #0x580
  46c288:	ldr	x2, [x0]
  46c28c:	ldr	x0, [sp, #192]
  46c290:	add	x0, x0, #0xc
  46c294:	ldr	w1, [sp, #296]
  46c298:	blr	x2
  46c29c:	str	w0, [sp, #320]
  46c2a0:	ldr	x0, [sp, #192]
  46c2a4:	add	x0, x0, #0x10
  46c2a8:	str	x0, [sp, #344]
  46c2ac:	ldr	w0, [sp, #320]
  46c2b0:	lsl	x0, x0, #3
  46c2b4:	ldr	x1, [sp, #344]
  46c2b8:	add	x0, x1, x0
  46c2bc:	str	x0, [sp, #336]
  46c2c0:	ldr	w0, [sp, #320]
  46c2c4:	lsl	x0, x0, #2
  46c2c8:	ldr	x1, [sp, #336]
  46c2cc:	add	x0, x1, x0
  46c2d0:	str	x0, [sp, #176]
  46c2d4:	ldr	w0, [sp, #36]
  46c2d8:	cmp	w0, #0x0
  46c2dc:	b.eq	46c348 <ferror@plt+0x6a5c8>  // b.none
  46c2e0:	mov	w1, #0x0                   	// #0
  46c2e4:	ldr	x0, [sp, #40]
  46c2e8:	bl	4525b8 <ferror@plt+0x50838>
  46c2ec:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c2f0:	add	x0, x0, #0xe48
  46c2f4:	bl	401d40 <gettext@plt>
  46c2f8:	ldr	w1, [sp, #332]
  46c2fc:	bl	401cf0 <printf@plt>
  46c300:	ldr	w0, [sp, #332]
  46c304:	cmp	w0, #0x1
  46c308:	b.ls	46c320 <ferror@plt+0x6a5a0>  // b.plast
  46c30c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c310:	add	x0, x0, #0xe68
  46c314:	bl	401d40 <gettext@plt>
  46c318:	ldr	w1, [sp, #328]
  46c31c:	bl	401cf0 <printf@plt>
  46c320:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c324:	add	x0, x0, #0xe88
  46c328:	bl	401d40 <gettext@plt>
  46c32c:	ldr	w1, [sp, #324]
  46c330:	bl	401cf0 <printf@plt>
  46c334:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c338:	add	x0, x0, #0xea8
  46c33c:	bl	401d40 <gettext@plt>
  46c340:	ldr	w1, [sp, #320]
  46c344:	bl	401cf0 <printf@plt>
  46c348:	ldr	x1, [sp, #344]
  46c34c:	ldr	x0, [sp, #192]
  46c350:	cmp	x1, x0
  46c354:	b.cc	46c3a8 <ferror@plt+0x6a628>  // b.lo, b.ul, b.last
  46c358:	ldr	x1, [sp, #344]
  46c35c:	ldr	x0, [sp, #184]
  46c360:	cmp	x1, x0
  46c364:	b.hi	46c3a8 <ferror@plt+0x6a628>  // b.pmore
  46c368:	ldr	x1, [sp, #336]
  46c36c:	ldr	x0, [sp, #344]
  46c370:	cmp	x1, x0
  46c374:	b.cc	46c3a8 <ferror@plt+0x6a628>  // b.lo, b.ul, b.last
  46c378:	ldr	x1, [sp, #336]
  46c37c:	ldr	x0, [sp, #184]
  46c380:	cmp	x1, x0
  46c384:	b.hi	46c3a8 <ferror@plt+0x6a628>  // b.pmore
  46c388:	ldr	x1, [sp, #176]
  46c38c:	ldr	x0, [sp, #336]
  46c390:	cmp	x1, x0
  46c394:	b.cc	46c3a8 <ferror@plt+0x6a628>  // b.lo, b.ul, b.last
  46c398:	ldr	x1, [sp, #176]
  46c39c:	ldr	x0, [sp, #184]
  46c3a0:	cmp	x1, x0
  46c3a4:	b.ls	46c3e8 <ferror@plt+0x6a668>  // b.plast
  46c3a8:	ldr	w0, [sp, #320]
  46c3ac:	mov	x2, x0
  46c3b0:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c3b4:	add	x1, x0, #0xec8
  46c3b8:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c3bc:	add	x0, x0, #0xef0
  46c3c0:	bl	401920 <ngettext@plt>
  46c3c4:	mov	x3, x0
  46c3c8:	ldr	x0, [sp, #40]
  46c3cc:	ldr	x0, [x0, #16]
  46c3d0:	ldr	w2, [sp, #320]
  46c3d4:	mov	x1, x0
  46c3d8:	mov	x0, x3
  46c3dc:	bl	46efd4 <warn@@Base>
  46c3e0:	mov	w0, #0x0                   	// #0
  46c3e4:	b	46d6a0 <ferror@plt+0x6b920>
  46c3e8:	ldr	w0, [sp, #332]
  46c3ec:	cmp	w0, #0x1
  46c3f0:	b.ne	46c75c <ferror@plt+0x6a9dc>  // b.any
  46c3f4:	ldr	w0, [sp, #36]
  46c3f8:	cmp	w0, #0x0
  46c3fc:	b.ne	46c420 <ferror@plt+0x6a6a0>  // b.any
  46c400:	ldr	x1, [sp, #184]
  46c404:	ldr	x0, [sp, #176]
  46c408:	sub	x0, x1, x0
  46c40c:	add	x1, x0, #0x3
  46c410:	cmp	x0, #0x0
  46c414:	csel	x0, x1, x0, lt  // lt = tstop
  46c418:	asr	x0, x0, #2
  46c41c:	bl	46bb9c <ferror@plt+0x69e1c>
  46c420:	str	wzr, [sp, #316]
  46c424:	b	46c748 <ferror@plt+0x6a9c8>
  46c428:	ldr	x0, [sp, #344]
  46c42c:	add	x0, x0, #0x8
  46c430:	ldr	x1, [sp, #184]
  46c434:	cmp	x1, x0
  46c438:	b.cc	46c458 <ferror@plt+0x6a6d8>  // b.lo, b.ul, b.last
  46c43c:	add	x1, sp, #0x70
  46c440:	add	x0, sp, #0x78
  46c444:	mov	x2, x1
  46c448:	mov	x1, x0
  46c44c:	ldr	x0, [sp, #344]
  46c450:	bl	46fc90 <warn@@Base+0xcbc>
  46c454:	b	46c464 <ferror@plt+0x6a6e4>
  46c458:	str	xzr, [sp, #120]
  46c45c:	ldr	x0, [sp, #120]
  46c460:	str	x0, [sp, #112]
  46c464:	ldr	x0, [sp, #120]
  46c468:	cmp	x0, #0x0
  46c46c:	b.ne	46c47c <ferror@plt+0x6a6fc>  // b.any
  46c470:	ldr	x0, [sp, #112]
  46c474:	cmp	x0, #0x0
  46c478:	b.eq	46c724 <ferror@plt+0x6a9a4>  // b.none
  46c47c:	mov	w0, #0x4                   	// #4
  46c480:	str	w0, [sp, #280]
  46c484:	ldr	w0, [sp, #280]
  46c488:	cmp	w0, #0x4
  46c48c:	b.ls	46c4c0 <ferror@plt+0x6a740>  // b.plast
  46c490:	ldr	w0, [sp, #280]
  46c494:	mov	x2, x0
  46c498:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46c49c:	add	x1, x0, #0xc78
  46c4a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46c4a4:	add	x0, x0, #0xcc8
  46c4a8:	bl	401920 <ngettext@plt>
  46c4ac:	mov	w2, #0x4                   	// #4
  46c4b0:	ldr	w1, [sp, #280]
  46c4b4:	bl	46eed4 <error@@Base>
  46c4b8:	mov	w0, #0x4                   	// #4
  46c4bc:	str	w0, [sp, #280]
  46c4c0:	ldr	w0, [sp, #280]
  46c4c4:	ldr	x1, [sp, #336]
  46c4c8:	add	x0, x1, x0
  46c4cc:	ldr	x1, [sp, #184]
  46c4d0:	cmp	x1, x0
  46c4d4:	b.hi	46c500 <ferror@plt+0x6a780>  // b.pmore
  46c4d8:	ldr	x1, [sp, #336]
  46c4dc:	ldr	x0, [sp, #184]
  46c4e0:	cmp	x1, x0
  46c4e4:	b.cs	46c4fc <ferror@plt+0x6a77c>  // b.hs, b.nlast
  46c4e8:	ldr	x1, [sp, #184]
  46c4ec:	ldr	x0, [sp, #336]
  46c4f0:	sub	x0, x1, x0
  46c4f4:	str	w0, [sp, #280]
  46c4f8:	b	46c500 <ferror@plt+0x6a780>
  46c4fc:	str	wzr, [sp, #280]
  46c500:	ldr	w0, [sp, #280]
  46c504:	cmp	w0, #0x0
  46c508:	b.eq	46c518 <ferror@plt+0x6a798>  // b.none
  46c50c:	ldr	w0, [sp, #280]
  46c510:	cmp	w0, #0x8
  46c514:	b.ls	46c520 <ferror@plt+0x6a7a0>  // b.plast
  46c518:	str	wzr, [sp, #312]
  46c51c:	b	46c540 <ferror@plt+0x6a7c0>
  46c520:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46c524:	add	x0, x0, #0x580
  46c528:	ldr	x2, [x0]
  46c52c:	ldr	w0, [sp, #280]
  46c530:	mov	w1, w0
  46c534:	ldr	x0, [sp, #336]
  46c538:	blr	x2
  46c53c:	str	w0, [sp, #312]
  46c540:	ldr	w0, [sp, #312]
  46c544:	lsl	w0, w0, #2
  46c548:	mov	w0, w0
  46c54c:	ldr	x1, [sp, #176]
  46c550:	add	x0, x1, x0
  46c554:	str	x0, [sp, #288]
  46c558:	ldr	x1, [sp, #288]
  46c55c:	ldr	x0, [sp, #176]
  46c560:	cmp	x1, x0
  46c564:	b.cs	46c580 <ferror@plt+0x6a800>  // b.hs, b.nlast
  46c568:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c56c:	add	x0, x0, #0xf18
  46c570:	bl	401d40 <gettext@plt>
  46c574:	bl	46efd4 <warn@@Base>
  46c578:	mov	w0, #0x0                   	// #0
  46c57c:	b	46d6a0 <ferror@plt+0x6b920>
  46c580:	ldr	w0, [sp, #36]
  46c584:	cmp	w0, #0x0
  46c588:	b.eq	46c5c0 <ferror@plt+0x6a840>  // b.none
  46c58c:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c590:	add	x0, x0, #0xf50
  46c594:	bl	401d40 <gettext@plt>
  46c598:	mov	x19, x0
  46c59c:	ldr	x0, [sp, #120]
  46c5a0:	ldr	x1, [sp, #112]
  46c5a4:	add	x2, sp, #0x30
  46c5a8:	mov	w3, #0x40                  	// #64
  46c5ac:	bl	449a84 <ferror@plt+0x47d04>
  46c5b0:	mov	x2, x0
  46c5b4:	ldr	w1, [sp, #316]
  46c5b8:	mov	x0, x19
  46c5bc:	bl	401cf0 <printf@plt>
  46c5c0:	ldr	x1, [sp, #288]
  46c5c4:	ldr	x0, [sp, #184]
  46c5c8:	cmp	x1, x0
  46c5cc:	b.cc	46c5fc <ferror@plt+0x6a87c>  // b.lo, b.ul, b.last
  46c5d0:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c5d4:	add	x0, x0, #0xf78
  46c5d8:	bl	401d40 <gettext@plt>
  46c5dc:	mov	x2, x0
  46c5e0:	ldr	x0, [sp, #40]
  46c5e4:	ldr	x0, [x0, #16]
  46c5e8:	mov	x1, x0
  46c5ec:	mov	x0, x2
  46c5f0:	bl	46efd4 <warn@@Base>
  46c5f4:	mov	w0, #0x0                   	// #0
  46c5f8:	b	46d6a0 <ferror@plt+0x6b920>
  46c5fc:	mov	w0, #0x4                   	// #4
  46c600:	str	w0, [sp, #276]
  46c604:	ldr	w0, [sp, #276]
  46c608:	cmp	w0, #0x4
  46c60c:	b.ls	46c640 <ferror@plt+0x6a8c0>  // b.plast
  46c610:	ldr	w0, [sp, #276]
  46c614:	mov	x2, x0
  46c618:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46c61c:	add	x1, x0, #0xc78
  46c620:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46c624:	add	x0, x0, #0xcc8
  46c628:	bl	401920 <ngettext@plt>
  46c62c:	mov	w2, #0x4                   	// #4
  46c630:	ldr	w1, [sp, #276]
  46c634:	bl	46eed4 <error@@Base>
  46c638:	mov	w0, #0x4                   	// #4
  46c63c:	str	w0, [sp, #276]
  46c640:	ldr	w0, [sp, #276]
  46c644:	ldr	x1, [sp, #288]
  46c648:	add	x0, x1, x0
  46c64c:	ldr	x1, [sp, #184]
  46c650:	cmp	x1, x0
  46c654:	b.hi	46c680 <ferror@plt+0x6a900>  // b.pmore
  46c658:	ldr	x1, [sp, #288]
  46c65c:	ldr	x0, [sp, #184]
  46c660:	cmp	x1, x0
  46c664:	b.cs	46c67c <ferror@plt+0x6a8fc>  // b.hs, b.nlast
  46c668:	ldr	x1, [sp, #184]
  46c66c:	ldr	x0, [sp, #288]
  46c670:	sub	x0, x1, x0
  46c674:	str	w0, [sp, #276]
  46c678:	b	46c680 <ferror@plt+0x6a900>
  46c67c:	str	wzr, [sp, #276]
  46c680:	ldr	w0, [sp, #276]
  46c684:	cmp	w0, #0x0
  46c688:	b.eq	46c698 <ferror@plt+0x6a918>  // b.none
  46c68c:	ldr	w0, [sp, #276]
  46c690:	cmp	w0, #0x8
  46c694:	b.ls	46c6a0 <ferror@plt+0x6a920>  // b.plast
  46c698:	str	wzr, [sp, #284]
  46c69c:	b	46c6c0 <ferror@plt+0x6a940>
  46c6a0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46c6a4:	add	x0, x0, #0x580
  46c6a8:	ldr	x2, [x0]
  46c6ac:	ldr	w0, [sp, #276]
  46c6b0:	mov	w1, w0
  46c6b4:	ldr	x0, [sp, #288]
  46c6b8:	blr	x2
  46c6bc:	str	w0, [sp, #284]
  46c6c0:	ldr	w0, [sp, #284]
  46c6c4:	cmp	w0, #0x0
  46c6c8:	b.eq	46c704 <ferror@plt+0x6a984>  // b.none
  46c6cc:	ldr	w0, [sp, #36]
  46c6d0:	cmp	w0, #0x0
  46c6d4:	b.eq	46c6ec <ferror@plt+0x6a96c>  // b.none
  46c6d8:	ldr	w1, [sp, #284]
  46c6dc:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c6e0:	add	x0, x0, #0xfa0
  46c6e4:	bl	401cf0 <printf@plt>
  46c6e8:	b	46c6f4 <ferror@plt+0x6a974>
  46c6ec:	ldr	w0, [sp, #284]
  46c6f0:	bl	46bc6c <ferror@plt+0x69eec>
  46c6f4:	ldr	x0, [sp, #288]
  46c6f8:	add	x0, x0, #0x4
  46c6fc:	str	x0, [sp, #288]
  46c700:	b	46c5c0 <ferror@plt+0x6a840>
  46c704:	nop
  46c708:	ldr	w0, [sp, #36]
  46c70c:	cmp	w0, #0x0
  46c710:	b.eq	46c720 <ferror@plt+0x6a9a0>  // b.none
  46c714:	mov	w0, #0xa                   	// #10
  46c718:	bl	401d20 <putchar@plt>
  46c71c:	b	46c724 <ferror@plt+0x6a9a4>
  46c720:	bl	46bcf0 <ferror@plt+0x69f70>
  46c724:	ldr	x0, [sp, #344]
  46c728:	add	x0, x0, #0x8
  46c72c:	str	x0, [sp, #344]
  46c730:	ldr	x0, [sp, #336]
  46c734:	add	x0, x0, #0x4
  46c738:	str	x0, [sp, #336]
  46c73c:	ldr	w0, [sp, #316]
  46c740:	add	w0, w0, #0x1
  46c744:	str	w0, [sp, #316]
  46c748:	ldr	w1, [sp, #316]
  46c74c:	ldr	w0, [sp, #320]
  46c750:	cmp	w1, w0
  46c754:	b.cc	46c428 <ferror@plt+0x6a6a8>  // b.lo, b.ul, b.last
  46c758:	b	46d688 <ferror@plt+0x6b908>
  46c75c:	ldr	w0, [sp, #332]
  46c760:	cmp	w0, #0x2
  46c764:	b.ne	46d668 <ferror@plt+0x6b8e8>  // b.any
  46c768:	ldr	x0, [sp, #344]
  46c76c:	str	x0, [sp, #256]
  46c770:	ldr	x0, [sp, #336]
  46c774:	str	x0, [sp, #248]
  46c778:	ldr	w0, [sp, #328]
  46c77c:	lsl	x0, x0, #2
  46c780:	ldr	x1, [sp, #176]
  46c784:	add	x0, x1, x0
  46c788:	str	x0, [sp, #168]
  46c78c:	ldr	w1, [sp, #324]
  46c790:	ldr	w0, [sp, #328]
  46c794:	mul	x0, x1, x0
  46c798:	lsl	x0, x0, #2
  46c79c:	ldr	x1, [sp, #168]
  46c7a0:	add	x0, x1, x0
  46c7a4:	str	x0, [sp, #160]
  46c7a8:	ldr	w1, [sp, #324]
  46c7ac:	ldr	w0, [sp, #328]
  46c7b0:	mul	x0, x1, x0
  46c7b4:	lsl	x0, x0, #2
  46c7b8:	ldr	x1, [sp, #160]
  46c7bc:	add	x0, x1, x0
  46c7c0:	str	x0, [sp, #152]
  46c7c4:	str	xzr, [sp, #240]
  46c7c8:	ldr	x0, [sp, #40]
  46c7cc:	ldr	x2, [x0, #16]
  46c7d0:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c7d4:	add	x1, x0, #0xfa8
  46c7d8:	mov	x0, x2
  46c7dc:	bl	401bf0 <strcmp@plt>
  46c7e0:	cmp	w0, #0x0
  46c7e4:	cset	w0, eq  // eq = none
  46c7e8:	and	w0, w0, #0xff
  46c7ec:	str	w0, [sp, #148]
  46c7f0:	ldr	w0, [sp, #328]
  46c7f4:	cmp	w0, #0x0
  46c7f8:	b.eq	46c8b0 <ferror@plt+0x6ab30>  // b.none
  46c7fc:	ldr	w1, [sp, #324]
  46c800:	ldr	w0, [sp, #328]
  46c804:	mul	x0, x1, x0
  46c808:	lsl	x1, x0, #2
  46c80c:	ldr	w0, [sp, #328]
  46c810:	lsl	x0, x0, #2
  46c814:	udiv	x1, x1, x0
  46c818:	ldr	w0, [sp, #324]
  46c81c:	cmp	x1, x0
  46c820:	b.ne	46c884 <ferror@plt+0x6ab04>  // b.any
  46c824:	ldr	x1, [sp, #168]
  46c828:	ldr	x0, [sp, #176]
  46c82c:	cmp	x1, x0
  46c830:	b.cc	46c884 <ferror@plt+0x6ab04>  // b.lo, b.ul, b.last
  46c834:	ldr	x1, [sp, #168]
  46c838:	ldr	x0, [sp, #184]
  46c83c:	cmp	x1, x0
  46c840:	b.hi	46c884 <ferror@plt+0x6ab04>  // b.pmore
  46c844:	ldr	x1, [sp, #160]
  46c848:	ldr	x0, [sp, #168]
  46c84c:	cmp	x1, x0
  46c850:	b.cc	46c884 <ferror@plt+0x6ab04>  // b.lo, b.ul, b.last
  46c854:	ldr	x1, [sp, #160]
  46c858:	ldr	x0, [sp, #184]
  46c85c:	cmp	x1, x0
  46c860:	b.hi	46c884 <ferror@plt+0x6ab04>  // b.pmore
  46c864:	ldr	x1, [sp, #152]
  46c868:	ldr	x0, [sp, #160]
  46c86c:	cmp	x1, x0
  46c870:	b.cc	46c884 <ferror@plt+0x6ab04>  // b.lo, b.ul, b.last
  46c874:	ldr	x1, [sp, #152]
  46c878:	ldr	x0, [sp, #184]
  46c87c:	cmp	x1, x0
  46c880:	b.ls	46c8b0 <ferror@plt+0x6ab30>  // b.plast
  46c884:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c888:	add	x0, x0, #0xfb8
  46c88c:	bl	401d40 <gettext@plt>
  46c890:	mov	x2, x0
  46c894:	ldr	x0, [sp, #40]
  46c898:	ldr	x0, [x0, #16]
  46c89c:	mov	x1, x0
  46c8a0:	mov	x0, x2
  46c8a4:	bl	46efd4 <warn@@Base>
  46c8a8:	mov	w0, #0x0                   	// #0
  46c8ac:	b	46d6a0 <ferror@plt+0x6b920>
  46c8b0:	ldr	w0, [sp, #36]
  46c8b4:	cmp	w0, #0x0
  46c8b8:	b.eq	46c908 <ferror@plt+0x6ab88>  // b.none
  46c8bc:	adrp	x0, 4a9000 <warn@@Base+0x3a02c>
  46c8c0:	add	x0, x0, #0xff0
  46c8c4:	bl	401d40 <gettext@plt>
  46c8c8:	bl	401cf0 <printf@plt>
  46c8cc:	ldr	w0, [sp, #148]
  46c8d0:	cmp	w0, #0x0
  46c8d4:	b.eq	46c8e8 <ferror@plt+0x6ab68>  // b.none
  46c8d8:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46c8dc:	add	x0, x0, #0x0
  46c8e0:	bl	401d40 <gettext@plt>
  46c8e4:	b	46c8f4 <ferror@plt+0x6ab74>
  46c8e8:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46c8ec:	add	x0, x0, #0x10
  46c8f0:	bl	401d40 <gettext@plt>
  46c8f4:	mov	x1, x0
  46c8f8:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46c8fc:	add	x0, x0, #0x18
  46c900:	bl	401cf0 <printf@plt>
  46c904:	b	46c990 <ferror@plt+0x6ac10>
  46c908:	ldr	w0, [sp, #148]
  46c90c:	cmp	w0, #0x0
  46c910:	b.eq	46c954 <ferror@plt+0x6abd4>  // b.none
  46c914:	ldr	w1, [sp, #324]
  46c918:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46c91c:	add	x0, x0, #0x9dc
  46c920:	str	w1, [x0]
  46c924:	ldr	w0, [sp, #324]
  46c928:	mov	x1, #0x88                  	// #136
  46c92c:	bl	46da04 <ferror@plt+0x6bc84>
  46c930:	mov	x1, x0
  46c934:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46c938:	add	x0, x0, #0x9e8
  46c93c:	str	x1, [x0]
  46c940:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46c944:	add	x0, x0, #0x9e8
  46c948:	ldr	x0, [x0]
  46c94c:	str	x0, [sp, #240]
  46c950:	b	46c990 <ferror@plt+0x6ac10>
  46c954:	ldr	w1, [sp, #324]
  46c958:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46c95c:	add	x0, x0, #0x9d8
  46c960:	str	w1, [x0]
  46c964:	ldr	w0, [sp, #324]
  46c968:	mov	x1, #0x88                  	// #136
  46c96c:	bl	46da04 <ferror@plt+0x6bc84>
  46c970:	mov	x1, x0
  46c974:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46c978:	add	x0, x0, #0x9e0
  46c97c:	str	x1, [x0]
  46c980:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46c984:	add	x0, x0, #0x9e0
  46c988:	ldr	x0, [x0]
  46c98c:	str	x0, [sp, #240]
  46c990:	ldr	w0, [sp, #36]
  46c994:	cmp	w0, #0x0
  46c998:	b.eq	46cae0 <ferror@plt+0x6ad60>  // b.none
  46c99c:	str	wzr, [sp, #312]
  46c9a0:	b	46cac8 <ferror@plt+0x6ad48>
  46c9a4:	mov	w0, #0x4                   	// #4
  46c9a8:	str	w0, [sp, #232]
  46c9ac:	ldr	w0, [sp, #232]
  46c9b0:	cmp	w0, #0x4
  46c9b4:	b.ls	46c9e8 <ferror@plt+0x6ac68>  // b.plast
  46c9b8:	ldr	w0, [sp, #232]
  46c9bc:	mov	x2, x0
  46c9c0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46c9c4:	add	x1, x0, #0xc78
  46c9c8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46c9cc:	add	x0, x0, #0xcc8
  46c9d0:	bl	401920 <ngettext@plt>
  46c9d4:	mov	w2, #0x4                   	// #4
  46c9d8:	ldr	w1, [sp, #232]
  46c9dc:	bl	46eed4 <error@@Base>
  46c9e0:	mov	w0, #0x4                   	// #4
  46c9e4:	str	w0, [sp, #232]
  46c9e8:	ldr	w0, [sp, #312]
  46c9ec:	lsl	w0, w0, #2
  46c9f0:	mov	w1, w0
  46c9f4:	ldr	w0, [sp, #232]
  46c9f8:	add	x0, x1, x0
  46c9fc:	ldr	x1, [sp, #176]
  46ca00:	add	x0, x1, x0
  46ca04:	ldr	x1, [sp, #184]
  46ca08:	cmp	x1, x0
  46ca0c:	b.hi	46ca58 <ferror@plt+0x6acd8>  // b.pmore
  46ca10:	ldr	w0, [sp, #312]
  46ca14:	lsl	w0, w0, #2
  46ca18:	mov	w0, w0
  46ca1c:	ldr	x1, [sp, #176]
  46ca20:	add	x0, x1, x0
  46ca24:	ldr	x1, [sp, #184]
  46ca28:	cmp	x1, x0
  46ca2c:	b.ls	46ca54 <ferror@plt+0x6acd4>  // b.plast
  46ca30:	ldr	w0, [sp, #312]
  46ca34:	lsl	w0, w0, #2
  46ca38:	mov	w0, w0
  46ca3c:	ldr	x1, [sp, #176]
  46ca40:	add	x0, x1, x0
  46ca44:	ldr	x1, [sp, #184]
  46ca48:	sub	x0, x1, x0
  46ca4c:	str	w0, [sp, #232]
  46ca50:	b	46ca58 <ferror@plt+0x6acd8>
  46ca54:	str	wzr, [sp, #232]
  46ca58:	ldr	w0, [sp, #232]
  46ca5c:	cmp	w0, #0x0
  46ca60:	b.eq	46ca70 <ferror@plt+0x6acf0>  // b.none
  46ca64:	ldr	w0, [sp, #232]
  46ca68:	cmp	w0, #0x8
  46ca6c:	b.ls	46ca78 <ferror@plt+0x6acf8>  // b.plast
  46ca70:	str	wzr, [sp, #268]
  46ca74:	b	46caa4 <ferror@plt+0x6ad24>
  46ca78:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ca7c:	add	x0, x0, #0x580
  46ca80:	ldr	x2, [x0]
  46ca84:	ldr	w0, [sp, #312]
  46ca88:	lsl	w0, w0, #2
  46ca8c:	mov	w0, w0
  46ca90:	ldr	x1, [sp, #176]
  46ca94:	add	x0, x1, x0
  46ca98:	ldr	w1, [sp, #232]
  46ca9c:	blr	x2
  46caa0:	str	w0, [sp, #268]
  46caa4:	ldr	w0, [sp, #268]
  46caa8:	bl	46bd6c <ferror@plt+0x69fec>
  46caac:	mov	x1, x0
  46cab0:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46cab4:	add	x0, x0, #0x28
  46cab8:	bl	401cf0 <printf@plt>
  46cabc:	ldr	w0, [sp, #312]
  46cac0:	add	w0, w0, #0x1
  46cac4:	str	w0, [sp, #312]
  46cac8:	ldr	w1, [sp, #312]
  46cacc:	ldr	w0, [sp, #328]
  46cad0:	cmp	w1, w0
  46cad4:	b.cc	46c9a4 <ferror@plt+0x6ac24>  // b.lo, b.ul, b.last
  46cad8:	mov	w0, #0xa                   	// #10
  46cadc:	bl	401d20 <putchar@plt>
  46cae0:	str	wzr, [sp, #316]
  46cae4:	b	46d024 <ferror@plt+0x6b2a4>
  46cae8:	ldr	x0, [sp, #256]
  46caec:	add	x0, x0, #0x8
  46caf0:	ldr	x1, [sp, #184]
  46caf4:	cmp	x1, x0
  46caf8:	b.cc	46cb18 <ferror@plt+0x6ad98>  // b.lo, b.ul, b.last
  46cafc:	add	x1, sp, #0x70
  46cb00:	add	x0, sp, #0x78
  46cb04:	mov	x2, x1
  46cb08:	mov	x1, x0
  46cb0c:	ldr	x0, [sp, #256]
  46cb10:	bl	46fc90 <warn@@Base+0xcbc>
  46cb14:	b	46cb24 <ferror@plt+0x6ada4>
  46cb18:	str	xzr, [sp, #120]
  46cb1c:	ldr	x0, [sp, #120]
  46cb20:	str	x0, [sp, #112]
  46cb24:	mov	w0, #0x4                   	// #4
  46cb28:	str	w0, [sp, #228]
  46cb2c:	ldr	w0, [sp, #228]
  46cb30:	cmp	w0, #0x4
  46cb34:	b.ls	46cb68 <ferror@plt+0x6ade8>  // b.plast
  46cb38:	ldr	w0, [sp, #228]
  46cb3c:	mov	x2, x0
  46cb40:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46cb44:	add	x1, x0, #0xc78
  46cb48:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46cb4c:	add	x0, x0, #0xcc8
  46cb50:	bl	401920 <ngettext@plt>
  46cb54:	mov	w2, #0x4                   	// #4
  46cb58:	ldr	w1, [sp, #228]
  46cb5c:	bl	46eed4 <error@@Base>
  46cb60:	mov	w0, #0x4                   	// #4
  46cb64:	str	w0, [sp, #228]
  46cb68:	ldr	w0, [sp, #228]
  46cb6c:	ldr	x1, [sp, #248]
  46cb70:	add	x0, x1, x0
  46cb74:	ldr	x1, [sp, #184]
  46cb78:	cmp	x1, x0
  46cb7c:	b.hi	46cba8 <ferror@plt+0x6ae28>  // b.pmore
  46cb80:	ldr	x1, [sp, #248]
  46cb84:	ldr	x0, [sp, #184]
  46cb88:	cmp	x1, x0
  46cb8c:	b.cs	46cba4 <ferror@plt+0x6ae24>  // b.hs, b.nlast
  46cb90:	ldr	x1, [sp, #184]
  46cb94:	ldr	x0, [sp, #248]
  46cb98:	sub	x0, x1, x0
  46cb9c:	str	w0, [sp, #228]
  46cba0:	b	46cba8 <ferror@plt+0x6ae28>
  46cba4:	str	wzr, [sp, #228]
  46cba8:	ldr	w0, [sp, #228]
  46cbac:	cmp	w0, #0x0
  46cbb0:	b.eq	46cbc0 <ferror@plt+0x6ae40>  // b.none
  46cbb4:	ldr	w0, [sp, #228]
  46cbb8:	cmp	w0, #0x8
  46cbbc:	b.ls	46cbc8 <ferror@plt+0x6ae48>  // b.plast
  46cbc0:	str	wzr, [sp, #236]
  46cbc4:	b	46cbe8 <ferror@plt+0x6ae68>
  46cbc8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46cbcc:	add	x0, x0, #0x580
  46cbd0:	ldr	x2, [x0]
  46cbd4:	ldr	w0, [sp, #228]
  46cbd8:	mov	w1, w0
  46cbdc:	ldr	x0, [sp, #248]
  46cbe0:	blr	x2
  46cbe4:	str	w0, [sp, #236]
  46cbe8:	ldr	w0, [sp, #236]
  46cbec:	cmp	w0, #0x0
  46cbf0:	b.eq	46d000 <ferror@plt+0x6b280>  // b.none
  46cbf4:	ldr	w1, [sp, #236]
  46cbf8:	ldr	w0, [sp, #324]
  46cbfc:	cmp	w1, w0
  46cc00:	b.ls	46cc24 <ferror@plt+0x6aea4>  // b.plast
  46cc04:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46cc08:	add	x0, x0, #0x30
  46cc0c:	bl	401d40 <gettext@plt>
  46cc10:	ldr	w2, [sp, #324]
  46cc14:	ldr	w1, [sp, #236]
  46cc18:	bl	46efd4 <warn@@Base>
  46cc1c:	mov	w0, #0x0                   	// #0
  46cc20:	b	46d6a0 <ferror@plt+0x6b920>
  46cc24:	ldr	w0, [sp, #36]
  46cc28:	cmp	w0, #0x0
  46cc2c:	b.ne	46cca4 <ferror@plt+0x6af24>  // b.any
  46cc30:	mov	x0, #0x8                   	// #8
  46cc34:	str	x0, [sp, #128]
  46cc38:	ldr	x1, [sp, #256]
  46cc3c:	ldr	x0, [sp, #128]
  46cc40:	add	x0, x1, x0
  46cc44:	ldr	x1, [sp, #184]
  46cc48:	cmp	x1, x0
  46cc4c:	b.ls	46cc88 <ferror@plt+0x6af08>  // b.plast
  46cc50:	ldr	w0, [sp, #236]
  46cc54:	sub	w0, w0, #0x1
  46cc58:	mov	w1, w0
  46cc5c:	mov	x0, x1
  46cc60:	lsl	x0, x0, #4
  46cc64:	add	x0, x0, x1
  46cc68:	lsl	x0, x0, #3
  46cc6c:	mov	x1, x0
  46cc70:	ldr	x0, [sp, #240]
  46cc74:	add	x0, x0, x1
  46cc78:	ldr	x2, [sp, #128]
  46cc7c:	ldr	x1, [sp, #256]
  46cc80:	bl	401900 <memcpy@plt>
  46cc84:	b	46cca4 <ferror@plt+0x6af24>
  46cc88:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46cc8c:	add	x0, x0, #0x70
  46cc90:	bl	401d40 <gettext@plt>
  46cc94:	ldr	x1, [sp, #256]
  46cc98:	bl	46efd4 <warn@@Base>
  46cc9c:	mov	w0, #0x0                   	// #0
  46cca0:	b	46d6a0 <ferror@plt+0x6b920>
  46cca4:	ldr	w0, [sp, #236]
  46cca8:	sub	w1, w0, #0x1
  46ccac:	ldr	w0, [sp, #328]
  46ccb0:	mul	w0, w1, w0
  46ccb4:	lsl	w0, w0, #2
  46ccb8:	mov	w0, w0
  46ccbc:	ldr	x1, [sp, #168]
  46ccc0:	add	x0, x1, x0
  46ccc4:	str	x0, [sp, #136]
  46ccc8:	ldr	x1, [sp, #136]
  46cccc:	ldr	x0, [sp, #168]
  46ccd0:	cmp	x1, x0
  46ccd4:	b.cc	46cce8 <ferror@plt+0x6af68>  // b.lo, b.ul, b.last
  46ccd8:	ldr	x1, [sp, #136]
  46ccdc:	ldr	x0, [sp, #184]
  46cce0:	cmp	x1, x0
  46cce4:	b.ls	46cd08 <ferror@plt+0x6af88>  // b.plast
  46cce8:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46ccec:	add	x0, x0, #0xa8
  46ccf0:	bl	401d40 <gettext@plt>
  46ccf4:	ldr	w2, [sp, #328]
  46ccf8:	ldr	w1, [sp, #236]
  46ccfc:	bl	46efd4 <warn@@Base>
  46cd00:	mov	w0, #0x0                   	// #0
  46cd04:	b	46d6a0 <ferror@plt+0x6b920>
  46cd08:	ldr	w0, [sp, #36]
  46cd0c:	cmp	w0, #0x0
  46cd10:	b.eq	46cd48 <ferror@plt+0x6afc8>  // b.none
  46cd14:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46cd18:	add	x0, x0, #0xe8
  46cd1c:	bl	401d40 <gettext@plt>
  46cd20:	mov	x19, x0
  46cd24:	ldr	x0, [sp, #120]
  46cd28:	ldr	x1, [sp, #112]
  46cd2c:	add	x2, sp, #0x30
  46cd30:	mov	w3, #0x40                  	// #64
  46cd34:	bl	449a84 <ferror@plt+0x47d04>
  46cd38:	mov	x2, x0
  46cd3c:	ldr	w1, [sp, #316]
  46cd40:	mov	x0, x19
  46cd44:	bl	401cf0 <printf@plt>
  46cd48:	str	wzr, [sp, #312]
  46cd4c:	b	46cfdc <ferror@plt+0x6b25c>
  46cd50:	mov	w0, #0x4                   	// #4
  46cd54:	str	w0, [sp, #224]
  46cd58:	ldr	w0, [sp, #224]
  46cd5c:	cmp	w0, #0x4
  46cd60:	b.ls	46cd94 <ferror@plt+0x6b014>  // b.plast
  46cd64:	ldr	w0, [sp, #224]
  46cd68:	mov	x2, x0
  46cd6c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46cd70:	add	x1, x0, #0xc78
  46cd74:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46cd78:	add	x0, x0, #0xcc8
  46cd7c:	bl	401920 <ngettext@plt>
  46cd80:	mov	w2, #0x4                   	// #4
  46cd84:	ldr	w1, [sp, #224]
  46cd88:	bl	46eed4 <error@@Base>
  46cd8c:	mov	w0, #0x4                   	// #4
  46cd90:	str	w0, [sp, #224]
  46cd94:	ldr	w0, [sp, #312]
  46cd98:	lsl	w0, w0, #2
  46cd9c:	mov	w1, w0
  46cda0:	ldr	w0, [sp, #224]
  46cda4:	add	x0, x1, x0
  46cda8:	ldr	x1, [sp, #136]
  46cdac:	add	x0, x1, x0
  46cdb0:	ldr	x1, [sp, #184]
  46cdb4:	cmp	x1, x0
  46cdb8:	b.hi	46ce04 <ferror@plt+0x6b084>  // b.pmore
  46cdbc:	ldr	w0, [sp, #312]
  46cdc0:	lsl	w0, w0, #2
  46cdc4:	mov	w0, w0
  46cdc8:	ldr	x1, [sp, #136]
  46cdcc:	add	x0, x1, x0
  46cdd0:	ldr	x1, [sp, #184]
  46cdd4:	cmp	x1, x0
  46cdd8:	b.ls	46ce00 <ferror@plt+0x6b080>  // b.plast
  46cddc:	ldr	w0, [sp, #312]
  46cde0:	lsl	w0, w0, #2
  46cde4:	mov	w0, w0
  46cde8:	ldr	x1, [sp, #136]
  46cdec:	add	x0, x1, x0
  46cdf0:	ldr	x1, [sp, #184]
  46cdf4:	sub	x0, x1, x0
  46cdf8:	str	w0, [sp, #224]
  46cdfc:	b	46ce04 <ferror@plt+0x6b084>
  46ce00:	str	wzr, [sp, #224]
  46ce04:	ldr	w0, [sp, #224]
  46ce08:	cmp	w0, #0x0
  46ce0c:	b.eq	46ce1c <ferror@plt+0x6b09c>  // b.none
  46ce10:	ldr	w0, [sp, #224]
  46ce14:	cmp	w0, #0x8
  46ce18:	b.ls	46ce24 <ferror@plt+0x6b0a4>  // b.plast
  46ce1c:	str	wzr, [sp, #272]
  46ce20:	b	46ce50 <ferror@plt+0x6b0d0>
  46ce24:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ce28:	add	x0, x0, #0x580
  46ce2c:	ldr	x2, [x0]
  46ce30:	ldr	w0, [sp, #312]
  46ce34:	lsl	w0, w0, #2
  46ce38:	mov	w0, w0
  46ce3c:	ldr	x1, [sp, #136]
  46ce40:	add	x0, x1, x0
  46ce44:	ldr	w1, [sp, #224]
  46ce48:	blr	x2
  46ce4c:	str	w0, [sp, #272]
  46ce50:	ldr	w0, [sp, #36]
  46ce54:	cmp	w0, #0x0
  46ce58:	b.eq	46ce70 <ferror@plt+0x6b0f0>  // b.none
  46ce5c:	ldr	w1, [sp, #272]
  46ce60:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46ce64:	add	x0, x0, #0xf8
  46ce68:	bl	401cf0 <printf@plt>
  46ce6c:	b	46cfd0 <ferror@plt+0x6b250>
  46ce70:	mov	w0, #0x4                   	// #4
  46ce74:	str	w0, [sp, #220]
  46ce78:	ldr	w0, [sp, #220]
  46ce7c:	cmp	w0, #0x4
  46ce80:	b.ls	46ceb4 <ferror@plt+0x6b134>  // b.plast
  46ce84:	ldr	w0, [sp, #220]
  46ce88:	mov	x2, x0
  46ce8c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46ce90:	add	x1, x0, #0xc78
  46ce94:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46ce98:	add	x0, x0, #0xcc8
  46ce9c:	bl	401920 <ngettext@plt>
  46cea0:	mov	w2, #0x4                   	// #4
  46cea4:	ldr	w1, [sp, #220]
  46cea8:	bl	46eed4 <error@@Base>
  46ceac:	mov	w0, #0x4                   	// #4
  46ceb0:	str	w0, [sp, #220]
  46ceb4:	ldr	w0, [sp, #312]
  46ceb8:	lsl	w0, w0, #2
  46cebc:	mov	w1, w0
  46cec0:	ldr	w0, [sp, #220]
  46cec4:	add	x0, x1, x0
  46cec8:	ldr	x1, [sp, #176]
  46cecc:	add	x0, x1, x0
  46ced0:	ldr	x1, [sp, #184]
  46ced4:	cmp	x1, x0
  46ced8:	b.hi	46cf24 <ferror@plt+0x6b1a4>  // b.pmore
  46cedc:	ldr	w0, [sp, #312]
  46cee0:	lsl	w0, w0, #2
  46cee4:	mov	w0, w0
  46cee8:	ldr	x1, [sp, #176]
  46ceec:	add	x0, x1, x0
  46cef0:	ldr	x1, [sp, #184]
  46cef4:	cmp	x1, x0
  46cef8:	b.ls	46cf20 <ferror@plt+0x6b1a0>  // b.plast
  46cefc:	ldr	w0, [sp, #312]
  46cf00:	lsl	w0, w0, #2
  46cf04:	mov	w0, w0
  46cf08:	ldr	x1, [sp, #176]
  46cf0c:	add	x0, x1, x0
  46cf10:	ldr	x1, [sp, #184]
  46cf14:	sub	x0, x1, x0
  46cf18:	str	w0, [sp, #220]
  46cf1c:	b	46cf24 <ferror@plt+0x6b1a4>
  46cf20:	str	wzr, [sp, #220]
  46cf24:	ldr	w0, [sp, #220]
  46cf28:	cmp	w0, #0x0
  46cf2c:	b.eq	46cf3c <ferror@plt+0x6b1bc>  // b.none
  46cf30:	ldr	w0, [sp, #220]
  46cf34:	cmp	w0, #0x8
  46cf38:	b.ls	46cf44 <ferror@plt+0x6b1c4>  // b.plast
  46cf3c:	str	wzr, [sp, #268]
  46cf40:	b	46cf70 <ferror@plt+0x6b1f0>
  46cf44:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46cf48:	add	x0, x0, #0x580
  46cf4c:	ldr	x2, [x0]
  46cf50:	ldr	w0, [sp, #312]
  46cf54:	lsl	w0, w0, #2
  46cf58:	mov	w0, w0
  46cf5c:	ldr	x1, [sp, #176]
  46cf60:	add	x0, x1, x0
  46cf64:	ldr	w1, [sp, #220]
  46cf68:	blr	x2
  46cf6c:	str	w0, [sp, #268]
  46cf70:	ldr	w0, [sp, #268]
  46cf74:	cmp	w0, #0x7
  46cf78:	b.ls	46cf94 <ferror@plt+0x6b214>  // b.plast
  46cf7c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46cf80:	add	x0, x0, #0x100
  46cf84:	bl	401d40 <gettext@plt>
  46cf88:	ldr	w1, [sp, #268]
  46cf8c:	bl	46efd4 <warn@@Base>
  46cf90:	b	46cfd0 <ferror@plt+0x6b250>
  46cf94:	ldr	w0, [sp, #236]
  46cf98:	sub	w0, w0, #0x1
  46cf9c:	mov	w1, w0
  46cfa0:	mov	x0, x1
  46cfa4:	lsl	x0, x0, #4
  46cfa8:	add	x0, x0, x1
  46cfac:	lsl	x0, x0, #3
  46cfb0:	mov	x1, x0
  46cfb4:	ldr	x0, [sp, #240]
  46cfb8:	add	x2, x0, x1
  46cfbc:	ldr	w1, [sp, #272]
  46cfc0:	ldr	w0, [sp, #268]
  46cfc4:	lsl	x0, x0, #3
  46cfc8:	add	x0, x2, x0
  46cfcc:	str	x1, [x0, #8]
  46cfd0:	ldr	w0, [sp, #312]
  46cfd4:	add	w0, w0, #0x1
  46cfd8:	str	w0, [sp, #312]
  46cfdc:	ldr	w1, [sp, #312]
  46cfe0:	ldr	w0, [sp, #328]
  46cfe4:	cmp	w1, w0
  46cfe8:	b.cc	46cd50 <ferror@plt+0x6afd0>  // b.lo, b.ul, b.last
  46cfec:	ldr	w0, [sp, #36]
  46cff0:	cmp	w0, #0x0
  46cff4:	b.eq	46d000 <ferror@plt+0x6b280>  // b.none
  46cff8:	mov	w0, #0xa                   	// #10
  46cffc:	bl	401d20 <putchar@plt>
  46d000:	ldr	x0, [sp, #256]
  46d004:	add	x0, x0, #0x8
  46d008:	str	x0, [sp, #256]
  46d00c:	ldr	x0, [sp, #248]
  46d010:	add	x0, x0, #0x4
  46d014:	str	x0, [sp, #248]
  46d018:	ldr	w0, [sp, #316]
  46d01c:	add	w0, w0, #0x1
  46d020:	str	w0, [sp, #316]
  46d024:	ldr	w1, [sp, #316]
  46d028:	ldr	w0, [sp, #320]
  46d02c:	cmp	w1, w0
  46d030:	b.cc	46cae8 <ferror@plt+0x6ad68>  // b.lo, b.ul, b.last
  46d034:	ldr	x0, [sp, #344]
  46d038:	str	x0, [sp, #256]
  46d03c:	ldr	x0, [sp, #336]
  46d040:	str	x0, [sp, #248]
  46d044:	ldr	w0, [sp, #36]
  46d048:	cmp	w0, #0x0
  46d04c:	b.eq	46d0a0 <ferror@plt+0x6b320>  // b.none
  46d050:	mov	w0, #0xa                   	// #10
  46d054:	bl	401d20 <putchar@plt>
  46d058:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46d05c:	add	x0, x0, #0x130
  46d060:	bl	401d40 <gettext@plt>
  46d064:	bl	401cf0 <printf@plt>
  46d068:	ldr	w0, [sp, #148]
  46d06c:	cmp	w0, #0x0
  46d070:	b.eq	46d084 <ferror@plt+0x6b304>  // b.none
  46d074:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46d078:	add	x0, x0, #0x0
  46d07c:	bl	401d40 <gettext@plt>
  46d080:	b	46d090 <ferror@plt+0x6b310>
  46d084:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46d088:	add	x0, x0, #0x10
  46d08c:	bl	401d40 <gettext@plt>
  46d090:	mov	x1, x0
  46d094:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46d098:	add	x0, x0, #0x18
  46d09c:	bl	401cf0 <printf@plt>
  46d0a0:	str	wzr, [sp, #312]
  46d0a4:	b	46d1d8 <ferror@plt+0x6b458>
  46d0a8:	mov	w0, #0x4                   	// #4
  46d0ac:	str	w0, [sp, #216]
  46d0b0:	ldr	w0, [sp, #216]
  46d0b4:	cmp	w0, #0x4
  46d0b8:	b.ls	46d0ec <ferror@plt+0x6b36c>  // b.plast
  46d0bc:	ldr	w0, [sp, #216]
  46d0c0:	mov	x2, x0
  46d0c4:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46d0c8:	add	x1, x0, #0xc78
  46d0cc:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46d0d0:	add	x0, x0, #0xcc8
  46d0d4:	bl	401920 <ngettext@plt>
  46d0d8:	mov	w2, #0x4                   	// #4
  46d0dc:	ldr	w1, [sp, #216]
  46d0e0:	bl	46eed4 <error@@Base>
  46d0e4:	mov	w0, #0x4                   	// #4
  46d0e8:	str	w0, [sp, #216]
  46d0ec:	ldr	w0, [sp, #312]
  46d0f0:	lsl	w0, w0, #2
  46d0f4:	mov	w1, w0
  46d0f8:	ldr	w0, [sp, #216]
  46d0fc:	add	x0, x1, x0
  46d100:	ldr	x1, [sp, #176]
  46d104:	add	x0, x1, x0
  46d108:	ldr	x1, [sp, #184]
  46d10c:	cmp	x1, x0
  46d110:	b.hi	46d15c <ferror@plt+0x6b3dc>  // b.pmore
  46d114:	ldr	w0, [sp, #312]
  46d118:	lsl	w0, w0, #2
  46d11c:	mov	w0, w0
  46d120:	ldr	x1, [sp, #176]
  46d124:	add	x0, x1, x0
  46d128:	ldr	x1, [sp, #184]
  46d12c:	cmp	x1, x0
  46d130:	b.ls	46d158 <ferror@plt+0x6b3d8>  // b.plast
  46d134:	ldr	w0, [sp, #312]
  46d138:	lsl	w0, w0, #2
  46d13c:	mov	w0, w0
  46d140:	ldr	x1, [sp, #176]
  46d144:	add	x0, x1, x0
  46d148:	ldr	x1, [sp, #184]
  46d14c:	sub	x0, x1, x0
  46d150:	str	w0, [sp, #216]
  46d154:	b	46d15c <ferror@plt+0x6b3dc>
  46d158:	str	wzr, [sp, #216]
  46d15c:	ldr	w0, [sp, #216]
  46d160:	cmp	w0, #0x0
  46d164:	b.eq	46d174 <ferror@plt+0x6b3f4>  // b.none
  46d168:	ldr	w0, [sp, #216]
  46d16c:	cmp	w0, #0x8
  46d170:	b.ls	46d17c <ferror@plt+0x6b3fc>  // b.plast
  46d174:	str	wzr, [sp, #272]
  46d178:	b	46d1a8 <ferror@plt+0x6b428>
  46d17c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46d180:	add	x0, x0, #0x580
  46d184:	ldr	x2, [x0]
  46d188:	ldr	w0, [sp, #312]
  46d18c:	lsl	w0, w0, #2
  46d190:	mov	w0, w0
  46d194:	ldr	x1, [sp, #176]
  46d198:	add	x0, x1, x0
  46d19c:	ldr	w1, [sp, #216]
  46d1a0:	blr	x2
  46d1a4:	str	w0, [sp, #272]
  46d1a8:	ldr	w0, [sp, #36]
  46d1ac:	cmp	w0, #0x0
  46d1b0:	b.eq	46d1cc <ferror@plt+0x6b44c>  // b.none
  46d1b4:	ldr	w0, [sp, #272]
  46d1b8:	bl	46bd6c <ferror@plt+0x69fec>
  46d1bc:	mov	x1, x0
  46d1c0:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46d1c4:	add	x0, x0, #0x28
  46d1c8:	bl	401cf0 <printf@plt>
  46d1cc:	ldr	w0, [sp, #312]
  46d1d0:	add	w0, w0, #0x1
  46d1d4:	str	w0, [sp, #312]
  46d1d8:	ldr	w1, [sp, #312]
  46d1dc:	ldr	w0, [sp, #328]
  46d1e0:	cmp	w1, w0
  46d1e4:	b.cc	46d0a8 <ferror@plt+0x6b328>  // b.lo, b.ul, b.last
  46d1e8:	ldr	w0, [sp, #36]
  46d1ec:	cmp	w0, #0x0
  46d1f0:	b.eq	46d1fc <ferror@plt+0x6b47c>  // b.none
  46d1f4:	mov	w0, #0xa                   	// #10
  46d1f8:	bl	401d20 <putchar@plt>
  46d1fc:	str	wzr, [sp, #316]
  46d200:	b	46d654 <ferror@plt+0x6b8d4>
  46d204:	ldr	x0, [sp, #256]
  46d208:	add	x0, x0, #0x8
  46d20c:	ldr	x1, [sp, #184]
  46d210:	cmp	x1, x0
  46d214:	b.cc	46d234 <ferror@plt+0x6b4b4>  // b.lo, b.ul, b.last
  46d218:	add	x1, sp, #0x70
  46d21c:	add	x0, sp, #0x78
  46d220:	mov	x2, x1
  46d224:	mov	x1, x0
  46d228:	ldr	x0, [sp, #256]
  46d22c:	bl	46fc90 <warn@@Base+0xcbc>
  46d230:	b	46d240 <ferror@plt+0x6b4c0>
  46d234:	str	xzr, [sp, #120]
  46d238:	ldr	x0, [sp, #120]
  46d23c:	str	x0, [sp, #112]
  46d240:	mov	w0, #0x4                   	// #4
  46d244:	str	w0, [sp, #212]
  46d248:	ldr	w0, [sp, #212]
  46d24c:	cmp	w0, #0x4
  46d250:	b.ls	46d284 <ferror@plt+0x6b504>  // b.plast
  46d254:	ldr	w0, [sp, #212]
  46d258:	mov	x2, x0
  46d25c:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46d260:	add	x1, x0, #0xc78
  46d264:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46d268:	add	x0, x0, #0xcc8
  46d26c:	bl	401920 <ngettext@plt>
  46d270:	mov	w2, #0x4                   	// #4
  46d274:	ldr	w1, [sp, #212]
  46d278:	bl	46eed4 <error@@Base>
  46d27c:	mov	w0, #0x4                   	// #4
  46d280:	str	w0, [sp, #212]
  46d284:	ldr	w0, [sp, #212]
  46d288:	ldr	x1, [sp, #248]
  46d28c:	add	x0, x1, x0
  46d290:	ldr	x1, [sp, #184]
  46d294:	cmp	x1, x0
  46d298:	b.hi	46d2c4 <ferror@plt+0x6b544>  // b.pmore
  46d29c:	ldr	x1, [sp, #248]
  46d2a0:	ldr	x0, [sp, #184]
  46d2a4:	cmp	x1, x0
  46d2a8:	b.cs	46d2c0 <ferror@plt+0x6b540>  // b.hs, b.nlast
  46d2ac:	ldr	x1, [sp, #184]
  46d2b0:	ldr	x0, [sp, #248]
  46d2b4:	sub	x0, x1, x0
  46d2b8:	str	w0, [sp, #212]
  46d2bc:	b	46d2c4 <ferror@plt+0x6b544>
  46d2c0:	str	wzr, [sp, #212]
  46d2c4:	ldr	w0, [sp, #212]
  46d2c8:	cmp	w0, #0x0
  46d2cc:	b.eq	46d2dc <ferror@plt+0x6b55c>  // b.none
  46d2d0:	ldr	w0, [sp, #212]
  46d2d4:	cmp	w0, #0x8
  46d2d8:	b.ls	46d2e4 <ferror@plt+0x6b564>  // b.plast
  46d2dc:	str	wzr, [sp, #236]
  46d2e0:	b	46d304 <ferror@plt+0x6b584>
  46d2e4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46d2e8:	add	x0, x0, #0x580
  46d2ec:	ldr	x2, [x0]
  46d2f0:	ldr	w0, [sp, #212]
  46d2f4:	mov	w1, w0
  46d2f8:	ldr	x0, [sp, #248]
  46d2fc:	blr	x2
  46d300:	str	w0, [sp, #236]
  46d304:	ldr	w0, [sp, #236]
  46d308:	cmp	w0, #0x0
  46d30c:	b.eq	46d630 <ferror@plt+0x6b8b0>  // b.none
  46d310:	ldr	w0, [sp, #236]
  46d314:	sub	w1, w0, #0x1
  46d318:	ldr	w0, [sp, #328]
  46d31c:	mul	w0, w1, w0
  46d320:	lsl	w0, w0, #2
  46d324:	mov	w0, w0
  46d328:	ldr	x1, [sp, #160]
  46d32c:	add	x0, x1, x0
  46d330:	str	x0, [sp, #136]
  46d334:	ldr	w0, [sp, #36]
  46d338:	cmp	w0, #0x0
  46d33c:	b.eq	46d374 <ferror@plt+0x6b5f4>  // b.none
  46d340:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46d344:	add	x0, x0, #0xe8
  46d348:	bl	401d40 <gettext@plt>
  46d34c:	mov	x19, x0
  46d350:	ldr	x0, [sp, #120]
  46d354:	ldr	x1, [sp, #112]
  46d358:	add	x2, sp, #0x30
  46d35c:	mov	w3, #0x40                  	// #64
  46d360:	bl	449a84 <ferror@plt+0x47d04>
  46d364:	mov	x2, x0
  46d368:	ldr	w1, [sp, #316]
  46d36c:	mov	x0, x19
  46d370:	bl	401cf0 <printf@plt>
  46d374:	str	wzr, [sp, #312]
  46d378:	b	46d60c <ferror@plt+0x6b88c>
  46d37c:	mov	w0, #0x4                   	// #4
  46d380:	str	w0, [sp, #208]
  46d384:	ldr	w0, [sp, #208]
  46d388:	cmp	w0, #0x4
  46d38c:	b.ls	46d3c0 <ferror@plt+0x6b640>  // b.plast
  46d390:	ldr	w0, [sp, #208]
  46d394:	mov	x2, x0
  46d398:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46d39c:	add	x1, x0, #0xc78
  46d3a0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46d3a4:	add	x0, x0, #0xcc8
  46d3a8:	bl	401920 <ngettext@plt>
  46d3ac:	mov	w2, #0x4                   	// #4
  46d3b0:	ldr	w1, [sp, #208]
  46d3b4:	bl	46eed4 <error@@Base>
  46d3b8:	mov	w0, #0x4                   	// #4
  46d3bc:	str	w0, [sp, #208]
  46d3c0:	ldr	w0, [sp, #312]
  46d3c4:	lsl	w0, w0, #2
  46d3c8:	mov	w1, w0
  46d3cc:	ldr	w0, [sp, #208]
  46d3d0:	add	x0, x1, x0
  46d3d4:	ldr	x1, [sp, #136]
  46d3d8:	add	x0, x1, x0
  46d3dc:	ldr	x1, [sp, #184]
  46d3e0:	cmp	x1, x0
  46d3e4:	b.hi	46d430 <ferror@plt+0x6b6b0>  // b.pmore
  46d3e8:	ldr	w0, [sp, #312]
  46d3ec:	lsl	w0, w0, #2
  46d3f0:	mov	w0, w0
  46d3f4:	ldr	x1, [sp, #136]
  46d3f8:	add	x0, x1, x0
  46d3fc:	ldr	x1, [sp, #184]
  46d400:	cmp	x1, x0
  46d404:	b.ls	46d42c <ferror@plt+0x6b6ac>  // b.plast
  46d408:	ldr	w0, [sp, #312]
  46d40c:	lsl	w0, w0, #2
  46d410:	mov	w0, w0
  46d414:	ldr	x1, [sp, #136]
  46d418:	add	x0, x1, x0
  46d41c:	ldr	x1, [sp, #184]
  46d420:	sub	x0, x1, x0
  46d424:	str	w0, [sp, #208]
  46d428:	b	46d430 <ferror@plt+0x6b6b0>
  46d42c:	str	wzr, [sp, #208]
  46d430:	ldr	w0, [sp, #208]
  46d434:	cmp	w0, #0x0
  46d438:	b.eq	46d448 <ferror@plt+0x6b6c8>  // b.none
  46d43c:	ldr	w0, [sp, #208]
  46d440:	cmp	w0, #0x8
  46d444:	b.ls	46d450 <ferror@plt+0x6b6d0>  // b.plast
  46d448:	str	wzr, [sp, #272]
  46d44c:	b	46d47c <ferror@plt+0x6b6fc>
  46d450:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46d454:	add	x0, x0, #0x580
  46d458:	ldr	x2, [x0]
  46d45c:	ldr	w0, [sp, #312]
  46d460:	lsl	w0, w0, #2
  46d464:	mov	w0, w0
  46d468:	ldr	x1, [sp, #136]
  46d46c:	add	x0, x1, x0
  46d470:	ldr	w1, [sp, #208]
  46d474:	blr	x2
  46d478:	str	w0, [sp, #272]
  46d47c:	ldr	w0, [sp, #36]
  46d480:	cmp	w0, #0x0
  46d484:	b.eq	46d49c <ferror@plt+0x6b71c>  // b.none
  46d488:	ldr	w1, [sp, #272]
  46d48c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46d490:	add	x0, x0, #0xf8
  46d494:	bl	401cf0 <printf@plt>
  46d498:	b	46d600 <ferror@plt+0x6b880>
  46d49c:	mov	w0, #0x4                   	// #4
  46d4a0:	str	w0, [sp, #204]
  46d4a4:	ldr	w0, [sp, #204]
  46d4a8:	cmp	w0, #0x4
  46d4ac:	b.ls	46d4e0 <ferror@plt+0x6b760>  // b.plast
  46d4b0:	ldr	w0, [sp, #204]
  46d4b4:	mov	x2, x0
  46d4b8:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46d4bc:	add	x1, x0, #0xc78
  46d4c0:	adrp	x0, 49f000 <warn@@Base+0x3002c>
  46d4c4:	add	x0, x0, #0xcc8
  46d4c8:	bl	401920 <ngettext@plt>
  46d4cc:	mov	w2, #0x4                   	// #4
  46d4d0:	ldr	w1, [sp, #204]
  46d4d4:	bl	46eed4 <error@@Base>
  46d4d8:	mov	w0, #0x4                   	// #4
  46d4dc:	str	w0, [sp, #204]
  46d4e0:	ldr	w0, [sp, #312]
  46d4e4:	lsl	w0, w0, #2
  46d4e8:	mov	w1, w0
  46d4ec:	ldr	w0, [sp, #204]
  46d4f0:	add	x0, x1, x0
  46d4f4:	ldr	x1, [sp, #176]
  46d4f8:	add	x0, x1, x0
  46d4fc:	ldr	x1, [sp, #184]
  46d500:	cmp	x1, x0
  46d504:	b.hi	46d550 <ferror@plt+0x6b7d0>  // b.pmore
  46d508:	ldr	w0, [sp, #312]
  46d50c:	lsl	w0, w0, #2
  46d510:	mov	w0, w0
  46d514:	ldr	x1, [sp, #176]
  46d518:	add	x0, x1, x0
  46d51c:	ldr	x1, [sp, #184]
  46d520:	cmp	x1, x0
  46d524:	b.ls	46d54c <ferror@plt+0x6b7cc>  // b.plast
  46d528:	ldr	w0, [sp, #312]
  46d52c:	lsl	w0, w0, #2
  46d530:	mov	w0, w0
  46d534:	ldr	x1, [sp, #176]
  46d538:	add	x0, x1, x0
  46d53c:	ldr	x1, [sp, #184]
  46d540:	sub	x0, x1, x0
  46d544:	str	w0, [sp, #204]
  46d548:	b	46d550 <ferror@plt+0x6b7d0>
  46d54c:	str	wzr, [sp, #204]
  46d550:	ldr	w0, [sp, #204]
  46d554:	cmp	w0, #0x0
  46d558:	b.eq	46d568 <ferror@plt+0x6b7e8>  // b.none
  46d55c:	ldr	w0, [sp, #204]
  46d560:	cmp	w0, #0x8
  46d564:	b.ls	46d570 <ferror@plt+0x6b7f0>  // b.plast
  46d568:	str	wzr, [sp, #268]
  46d56c:	b	46d59c <ferror@plt+0x6b81c>
  46d570:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46d574:	add	x0, x0, #0x580
  46d578:	ldr	x2, [x0]
  46d57c:	ldr	w0, [sp, #312]
  46d580:	lsl	w0, w0, #2
  46d584:	mov	w0, w0
  46d588:	ldr	x1, [sp, #176]
  46d58c:	add	x0, x1, x0
  46d590:	ldr	w1, [sp, #204]
  46d594:	blr	x2
  46d598:	str	w0, [sp, #268]
  46d59c:	ldr	w0, [sp, #268]
  46d5a0:	cmp	w0, #0x7
  46d5a4:	b.ls	46d5c0 <ferror@plt+0x6b840>  // b.plast
  46d5a8:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46d5ac:	add	x0, x0, #0x100
  46d5b0:	bl	401d40 <gettext@plt>
  46d5b4:	ldr	w1, [sp, #268]
  46d5b8:	bl	46efd4 <warn@@Base>
  46d5bc:	b	46d600 <ferror@plt+0x6b880>
  46d5c0:	ldr	w0, [sp, #236]
  46d5c4:	sub	w0, w0, #0x1
  46d5c8:	mov	w1, w0
  46d5cc:	mov	x0, x1
  46d5d0:	lsl	x0, x0, #4
  46d5d4:	add	x0, x0, x1
  46d5d8:	lsl	x0, x0, #3
  46d5dc:	mov	x1, x0
  46d5e0:	ldr	x0, [sp, #240]
  46d5e4:	add	x2, x0, x1
  46d5e8:	ldr	w1, [sp, #272]
  46d5ec:	ldr	w0, [sp, #268]
  46d5f0:	add	x0, x0, #0x8
  46d5f4:	lsl	x0, x0, #3
  46d5f8:	add	x0, x2, x0
  46d5fc:	str	x1, [x0, #8]
  46d600:	ldr	w0, [sp, #312]
  46d604:	add	w0, w0, #0x1
  46d608:	str	w0, [sp, #312]
  46d60c:	ldr	w1, [sp, #312]
  46d610:	ldr	w0, [sp, #328]
  46d614:	cmp	w1, w0
  46d618:	b.cc	46d37c <ferror@plt+0x6b5fc>  // b.lo, b.ul, b.last
  46d61c:	ldr	w0, [sp, #36]
  46d620:	cmp	w0, #0x0
  46d624:	b.eq	46d630 <ferror@plt+0x6b8b0>  // b.none
  46d628:	mov	w0, #0xa                   	// #10
  46d62c:	bl	401d20 <putchar@plt>
  46d630:	ldr	x0, [sp, #256]
  46d634:	add	x0, x0, #0x8
  46d638:	str	x0, [sp, #256]
  46d63c:	ldr	x0, [sp, #248]
  46d640:	add	x0, x0, #0x4
  46d644:	str	x0, [sp, #248]
  46d648:	ldr	w0, [sp, #316]
  46d64c:	add	w0, w0, #0x1
  46d650:	str	w0, [sp, #316]
  46d654:	ldr	w1, [sp, #316]
  46d658:	ldr	w0, [sp, #320]
  46d65c:	cmp	w1, w0
  46d660:	b.cc	46d204 <ferror@plt+0x6b484>  // b.lo, b.ul, b.last
  46d664:	b	46d688 <ferror@plt+0x6b908>
  46d668:	ldr	w0, [sp, #36]
  46d66c:	cmp	w0, #0x0
  46d670:	b.eq	46d688 <ferror@plt+0x6b908>  // b.none
  46d674:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46d678:	add	x0, x0, #0x140
  46d67c:	bl	401d40 <gettext@plt>
  46d680:	ldr	w1, [sp, #332]
  46d684:	bl	401cf0 <printf@plt>
  46d688:	ldr	w0, [sp, #36]
  46d68c:	cmp	w0, #0x0
  46d690:	b.eq	46d69c <ferror@plt+0x6b91c>  // b.none
  46d694:	mov	w0, #0xa                   	// #10
  46d698:	bl	401d20 <putchar@plt>
  46d69c:	mov	w0, #0x1                   	// #1
  46d6a0:	ldr	x19, [sp, #16]
  46d6a4:	ldp	x29, x30, [sp], #352
  46d6a8:	ret
  46d6ac:	stp	x29, x30, [sp, #-32]!
  46d6b0:	mov	x29, sp
  46d6b4:	str	x0, [sp, #24]
  46d6b8:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46d6bc:	add	x0, x0, #0x6e0
  46d6c0:	ldr	w0, [x0]
  46d6c4:	cmn	w0, #0x1
  46d6c8:	b.ne	46d74c <ferror@plt+0x6b9cc>  // b.any
  46d6cc:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46d6d0:	add	x0, x0, #0x6e0
  46d6d4:	mov	w1, #0x1                   	// #1
  46d6d8:	str	w1, [x0]
  46d6dc:	ldr	x1, [sp, #24]
  46d6e0:	mov	w0, #0x26                  	// #38
  46d6e4:	bl	452454 <ferror@plt+0x506d4>
  46d6e8:	cmp	w0, #0x0
  46d6ec:	b.eq	46d714 <ferror@plt+0x6b994>  // b.none
  46d6f0:	mov	w1, #0x0                   	// #0
  46d6f4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46d6f8:	add	x0, x0, #0x4a8
  46d6fc:	bl	46beb4 <ferror@plt+0x6a134>
  46d700:	cmp	w0, #0x0
  46d704:	b.ne	46d714 <ferror@plt+0x6b994>  // b.any
  46d708:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46d70c:	add	x0, x0, #0x6e0
  46d710:	str	wzr, [x0]
  46d714:	ldr	x1, [sp, #24]
  46d718:	mov	w0, #0x27                  	// #39
  46d71c:	bl	452454 <ferror@plt+0x506d4>
  46d720:	cmp	w0, #0x0
  46d724:	b.eq	46d74c <ferror@plt+0x6b9cc>  // b.none
  46d728:	mov	w1, #0x0                   	// #0
  46d72c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46d730:	add	x0, x0, #0x518
  46d734:	bl	46beb4 <ferror@plt+0x6a134>
  46d738:	cmp	w0, #0x0
  46d73c:	b.ne	46d74c <ferror@plt+0x6b9cc>  // b.any
  46d740:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46d744:	add	x0, x0, #0x6e0
  46d748:	str	wzr, [x0]
  46d74c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46d750:	add	x0, x0, #0x6e0
  46d754:	ldr	w0, [x0]
  46d758:	ldp	x29, x30, [sp], #32
  46d75c:	ret
  46d760:	stp	x29, x30, [sp, #-48]!
  46d764:	mov	x29, sp
  46d768:	str	x0, [sp, #24]
  46d76c:	str	w1, [sp, #20]
  46d770:	ldr	x0, [sp, #24]
  46d774:	bl	46d6ac <ferror@plt+0x6b92c>
  46d778:	cmp	w0, #0x0
  46d77c:	b.ne	46d788 <ferror@plt+0x6ba08>  // b.any
  46d780:	mov	x0, #0x0                   	// #0
  46d784:	b	46d860 <ferror@plt+0x6bae0>
  46d788:	str	wzr, [sp, #44]
  46d78c:	b	46d7c4 <ferror@plt+0x6ba44>
  46d790:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46d794:	add	x0, x0, #0x9c8
  46d798:	ldr	x1, [x0]
  46d79c:	ldr	w0, [sp, #44]
  46d7a0:	lsl	x0, x0, #2
  46d7a4:	add	x0, x1, x0
  46d7a8:	ldr	w0, [x0]
  46d7ac:	ldr	w1, [sp, #20]
  46d7b0:	cmp	w1, w0
  46d7b4:	b.eq	46d7e0 <ferror@plt+0x6ba60>  // b.none
  46d7b8:	ldr	w0, [sp, #44]
  46d7bc:	add	w0, w0, #0x1
  46d7c0:	str	w0, [sp, #44]
  46d7c4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46d7c8:	add	x0, x0, #0x9d4
  46d7cc:	ldr	w0, [x0]
  46d7d0:	ldr	w1, [sp, #44]
  46d7d4:	cmp	w1, w0
  46d7d8:	b.cc	46d790 <ferror@plt+0x6ba10>  // b.lo, b.ul, b.last
  46d7dc:	b	46d7e4 <ferror@plt+0x6ba64>
  46d7e0:	nop
  46d7e4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46d7e8:	add	x0, x0, #0x9d4
  46d7ec:	ldr	w0, [x0]
  46d7f0:	ldr	w1, [sp, #44]
  46d7f4:	cmp	w1, w0
  46d7f8:	b.cc	46d810 <ferror@plt+0x6ba90>  // b.lo, b.ul, b.last
  46d7fc:	mov	x0, #0x0                   	// #0
  46d800:	b	46d860 <ferror@plt+0x6bae0>
  46d804:	ldr	w0, [sp, #44]
  46d808:	sub	w0, w0, #0x1
  46d80c:	str	w0, [sp, #44]
  46d810:	ldr	w0, [sp, #44]
  46d814:	cmp	w0, #0x0
  46d818:	b.eq	46d848 <ferror@plt+0x6bac8>  // b.none
  46d81c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46d820:	add	x0, x0, #0x9c8
  46d824:	ldr	x1, [x0]
  46d828:	ldr	w0, [sp, #44]
  46d82c:	sub	w0, w0, #0x1
  46d830:	mov	w0, w0
  46d834:	lsl	x0, x0, #2
  46d838:	add	x0, x1, x0
  46d83c:	ldr	w0, [x0]
  46d840:	cmp	w0, #0x0
  46d844:	b.ne	46d804 <ferror@plt+0x6ba84>  // b.any
  46d848:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46d84c:	add	x0, x0, #0x9c8
  46d850:	ldr	x1, [x0]
  46d854:	ldr	w0, [sp, #44]
  46d858:	lsl	x0, x0, #2
  46d85c:	add	x0, x1, x0
  46d860:	ldp	x29, x30, [sp], #48
  46d864:	ret
  46d868:	stp	x29, x30, [sp, #-32]!
  46d86c:	mov	x29, sp
  46d870:	str	x0, [sp, #24]
  46d874:	str	x1, [sp, #16]
  46d878:	mov	w1, #0x1                   	// #1
  46d87c:	ldr	x0, [sp, #24]
  46d880:	bl	46beb4 <ferror@plt+0x6a134>
  46d884:	ldp	x29, x30, [sp], #32
  46d888:	ret
  46d88c:	stp	x29, x30, [sp, #-32]!
  46d890:	mov	x29, sp
  46d894:	str	x0, [sp, #24]
  46d898:	str	x1, [sp, #16]
  46d89c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46d8a0:	add	x0, x0, #0x160
  46d8a4:	bl	401d40 <gettext@plt>
  46d8a8:	mov	x2, x0
  46d8ac:	ldr	x0, [sp, #24]
  46d8b0:	ldr	x0, [x0, #16]
  46d8b4:	mov	x1, x0
  46d8b8:	mov	x0, x2
  46d8bc:	bl	401cf0 <printf@plt>
  46d8c0:	mov	w0, #0x1                   	// #1
  46d8c4:	ldp	x29, x30, [sp], #32
  46d8c8:	ret
  46d8cc:	stp	x29, x30, [sp, #-32]!
  46d8d0:	mov	x29, sp
  46d8d4:	str	x0, [sp, #24]
  46d8d8:	str	x1, [sp, #16]
  46d8dc:	mov	x1, #0xffffffffffffffff    	// #-1
  46d8e0:	ldr	x0, [sp, #16]
  46d8e4:	udiv	x0, x1, x0
  46d8e8:	ldr	x1, [sp, #24]
  46d8ec:	cmp	x1, x0
  46d8f0:	b.cc	46d8fc <ferror@plt+0x6bb7c>  // b.lo, b.ul, b.last
  46d8f4:	mov	x0, #0x0                   	// #0
  46d8f8:	b	46d90c <ferror@plt+0x6bb8c>
  46d8fc:	ldr	x1, [sp, #24]
  46d900:	ldr	x0, [sp, #16]
  46d904:	mul	x0, x1, x0
  46d908:	bl	474714 <warn@@Base+0x5740>
  46d90c:	ldp	x29, x30, [sp], #32
  46d910:	ret
  46d914:	stp	x29, x30, [sp, #-48]!
  46d918:	mov	x29, sp
  46d91c:	str	x19, [sp, #16]
  46d920:	str	x0, [sp, #40]
  46d924:	str	x1, [sp, #32]
  46d928:	mov	x1, #0xffffffffffffffff    	// #-1
  46d92c:	ldr	x0, [sp, #32]
  46d930:	udiv	x0, x1, x0
  46d934:	ldr	x1, [sp, #40]
  46d938:	cmp	x1, x0
  46d93c:	b.cc	46d974 <ferror@plt+0x6bbf4>  // b.lo, b.ul, b.last
  46d940:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46d944:	add	x0, x0, #0x6f0
  46d948:	ldr	x19, [x0]
  46d94c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46d950:	add	x0, x0, #0x1a8
  46d954:	bl	401d40 <gettext@plt>
  46d958:	mov	x1, x0
  46d95c:	ldr	x0, [sp, #40]
  46d960:	mov	x2, x0
  46d964:	mov	x0, x19
  46d968:	bl	401d60 <fprintf@plt>
  46d96c:	mov	w0, #0x1                   	// #1
  46d970:	bl	4745bc <warn@@Base+0x55e8>
  46d974:	ldr	x1, [sp, #40]
  46d978:	ldr	x0, [sp, #32]
  46d97c:	mul	x0, x1, x0
  46d980:	bl	474714 <warn@@Base+0x5740>
  46d984:	ldr	x19, [sp, #16]
  46d988:	ldp	x29, x30, [sp], #48
  46d98c:	ret
  46d990:	stp	x29, x30, [sp, #-48]!
  46d994:	mov	x29, sp
  46d998:	str	x0, [sp, #40]
  46d99c:	str	x1, [sp, #32]
  46d9a0:	str	x2, [sp, #24]
  46d9a4:	mov	x1, #0xffffffffffffffff    	// #-1
  46d9a8:	ldr	x0, [sp, #24]
  46d9ac:	udiv	x0, x1, x0
  46d9b0:	ldr	x1, [sp, #32]
  46d9b4:	cmp	x1, x0
  46d9b8:	b.cc	46d9e4 <ferror@plt+0x6bc64>  // b.lo, b.ul, b.last
  46d9bc:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46d9c0:	add	x0, x0, #0x1f8
  46d9c4:	bl	401d40 <gettext@plt>
  46d9c8:	mov	x2, x0
  46d9cc:	ldr	x0, [sp, #32]
  46d9d0:	mov	x1, x0
  46d9d4:	mov	x0, x2
  46d9d8:	bl	46eed4 <error@@Base>
  46d9dc:	mov	w0, #0x1                   	// #1
  46d9e0:	bl	4745bc <warn@@Base+0x55e8>
  46d9e4:	ldr	x1, [sp, #32]
  46d9e8:	ldr	x0, [sp, #24]
  46d9ec:	mul	x0, x1, x0
  46d9f0:	mov	x1, x0
  46d9f4:	ldr	x0, [sp, #40]
  46d9f8:	bl	4747d0 <warn@@Base+0x57fc>
  46d9fc:	ldp	x29, x30, [sp], #48
  46da00:	ret
  46da04:	stp	x29, x30, [sp, #-32]!
  46da08:	mov	x29, sp
  46da0c:	str	x0, [sp, #24]
  46da10:	str	x1, [sp, #16]
  46da14:	mov	x1, #0xffffffffffffffff    	// #-1
  46da18:	ldr	x0, [sp, #16]
  46da1c:	udiv	x0, x1, x0
  46da20:	ldr	x1, [sp, #24]
  46da24:	cmp	x1, x0
  46da28:	b.cc	46da54 <ferror@plt+0x6bcd4>  // b.lo, b.ul, b.last
  46da2c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46da30:	add	x0, x0, #0x248
  46da34:	bl	401d40 <gettext@plt>
  46da38:	mov	x2, x0
  46da3c:	ldr	x0, [sp, #24]
  46da40:	mov	x1, x0
  46da44:	mov	x0, x2
  46da48:	bl	46eed4 <error@@Base>
  46da4c:	mov	w0, #0x1                   	// #1
  46da50:	bl	4745bc <warn@@Base+0x55e8>
  46da54:	ldr	x1, [sp, #16]
  46da58:	ldr	x0, [sp, #24]
  46da5c:	bl	474760 <warn@@Base+0x578c>
  46da60:	ldp	x29, x30, [sp], #32
  46da64:	ret
  46da68:	sub	sp, sp, #0x30
  46da6c:	str	x0, [sp, #24]
  46da70:	str	x1, [sp, #16]
  46da74:	str	x2, [sp, #8]
  46da78:	ldr	x0, [sp, #24]
  46da7c:	mvn	x0, x0
  46da80:	and	x0, x0, #0xffffffff
  46da84:	str	x0, [sp, #24]
  46da88:	ldr	x1, [sp, #16]
  46da8c:	ldr	x0, [sp, #8]
  46da90:	add	x0, x1, x0
  46da94:	str	x0, [sp, #40]
  46da98:	b	46dadc <ferror@plt+0x6bd5c>
  46da9c:	ldr	x0, [sp, #16]
  46daa0:	ldrb	w0, [x0]
  46daa4:	and	x1, x0, #0xff
  46daa8:	ldr	x0, [sp, #24]
  46daac:	eor	x0, x1, x0
  46dab0:	and	x1, x0, #0xff
  46dab4:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46dab8:	add	x0, x0, #0xcd8
  46dabc:	ldr	x1, [x0, x1, lsl #3]
  46dac0:	ldr	x0, [sp, #24]
  46dac4:	lsr	x0, x0, #8
  46dac8:	eor	x0, x1, x0
  46dacc:	str	x0, [sp, #24]
  46dad0:	ldr	x0, [sp, #16]
  46dad4:	add	x0, x0, #0x1
  46dad8:	str	x0, [sp, #16]
  46dadc:	ldr	x1, [sp, #16]
  46dae0:	ldr	x0, [sp, #40]
  46dae4:	cmp	x1, x0
  46dae8:	b.cc	46da9c <ferror@plt+0x6bd1c>  // b.lo, b.ul, b.last
  46daec:	ldr	x0, [sp, #24]
  46daf0:	mvn	x0, x0
  46daf4:	and	x0, x0, #0xffffffff
  46daf8:	add	sp, sp, #0x30
  46dafc:	ret
  46db00:	stp	x29, x30, [sp, #-64]!
  46db04:	mov	x29, sp
  46db08:	str	x0, [sp, #24]
  46db0c:	str	x1, [sp, #16]
  46db10:	str	xzr, [sp, #56]
  46db14:	ldr	x0, [sp, #24]
  46db18:	bl	445fe0 <ferror@plt+0x44260>
  46db1c:	str	x0, [sp, #48]
  46db20:	ldr	x0, [sp, #48]
  46db24:	cmp	x0, #0x0
  46db28:	b.ne	46db34 <ferror@plt+0x6bdb4>  // b.any
  46db2c:	mov	w0, #0x0                   	// #0
  46db30:	b	46dbfc <ferror@plt+0x6be7c>
  46db34:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46db38:	add	x1, x0, #0x2a0
  46db3c:	ldr	x0, [sp, #24]
  46db40:	bl	401a60 <fopen@plt>
  46db44:	str	x0, [sp, #40]
  46db48:	ldr	x0, [sp, #40]
  46db4c:	cmp	x0, #0x0
  46db50:	b.ne	46db90 <ferror@plt+0x6be10>  // b.any
  46db54:	ldr	x0, [sp, #48]
  46db58:	bl	445e58 <ferror@plt+0x440d8>
  46db5c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46db60:	add	x0, x0, #0x2a8
  46db64:	bl	401d40 <gettext@plt>
  46db68:	ldr	x1, [sp, #24]
  46db6c:	bl	46efd4 <warn@@Base>
  46db70:	mov	w0, #0x0                   	// #0
  46db74:	b	46dbfc <ferror@plt+0x6be7c>
  46db78:	ldr	x2, [sp, #32]
  46db7c:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  46db80:	add	x1, x0, #0x518
  46db84:	ldr	x0, [sp, #56]
  46db88:	bl	46da68 <ferror@plt+0x6bce8>
  46db8c:	str	x0, [sp, #56]
  46db90:	ldr	x3, [sp, #40]
  46db94:	mov	x2, #0x2000                	// #8192
  46db98:	mov	x1, #0x1                   	// #1
  46db9c:	adrp	x0, 4cb000 <stdout@@GLIBC_2.17+0x28f8>
  46dba0:	add	x0, x0, #0x518
  46dba4:	bl	401c00 <fread@plt>
  46dba8:	str	x0, [sp, #32]
  46dbac:	ldr	x0, [sp, #32]
  46dbb0:	cmp	x0, #0x0
  46dbb4:	b.ne	46db78 <ferror@plt+0x6bdf8>  // b.any
  46dbb8:	ldr	x0, [sp, #40]
  46dbbc:	bl	401a50 <fclose@plt>
  46dbc0:	ldr	x0, [sp, #16]
  46dbc4:	ldr	x0, [x0]
  46dbc8:	ldr	x1, [sp, #56]
  46dbcc:	cmp	x1, x0
  46dbd0:	b.eq	46dbf8 <ferror@plt+0x6be78>  // b.none
  46dbd4:	ldr	x0, [sp, #48]
  46dbd8:	bl	445e58 <ferror@plt+0x440d8>
  46dbdc:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46dbe0:	add	x0, x0, #0x2d8
  46dbe4:	bl	401d40 <gettext@plt>
  46dbe8:	ldr	x1, [sp, #24]
  46dbec:	bl	46efd4 <warn@@Base>
  46dbf0:	mov	w0, #0x0                   	// #0
  46dbf4:	b	46dbfc <ferror@plt+0x6be7c>
  46dbf8:	mov	w0, #0x1                   	// #1
  46dbfc:	ldp	x29, x30, [sp], #64
  46dc00:	ret
  46dc04:	stp	x29, x30, [sp, #-64]!
  46dc08:	mov	x29, sp
  46dc0c:	str	x0, [sp, #24]
  46dc10:	str	x1, [sp, #16]
  46dc14:	ldr	x0, [sp, #16]
  46dc18:	str	x0, [sp, #56]
  46dc1c:	ldr	x0, [sp, #24]
  46dc20:	ldr	x0, [x0, #32]
  46dc24:	str	x0, [sp, #48]
  46dc28:	ldr	x0, [sp, #24]
  46dc2c:	ldr	x0, [x0, #48]
  46dc30:	mov	x1, x0
  46dc34:	ldr	x0, [sp, #48]
  46dc38:	bl	401980 <strnlen@plt>
  46dc3c:	add	w0, w0, #0x1
  46dc40:	str	w0, [sp, #44]
  46dc44:	ldr	w0, [sp, #44]
  46dc48:	add	w0, w0, #0x3
  46dc4c:	and	w0, w0, #0xfffffffc
  46dc50:	str	w0, [sp, #44]
  46dc54:	ldr	w0, [sp, #44]
  46dc58:	add	w0, w0, #0x4
  46dc5c:	mov	w1, w0
  46dc60:	ldr	x0, [sp, #24]
  46dc64:	ldr	x0, [x0, #48]
  46dc68:	cmp	x1, x0
  46dc6c:	b.ls	46dc78 <ferror@plt+0x6bef8>  // b.plast
  46dc70:	mov	x0, #0x0                   	// #0
  46dc74:	b	46dcac <ferror@plt+0x6bf2c>
  46dc78:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46dc7c:	add	x0, x0, #0x580
  46dc80:	ldr	x2, [x0]
  46dc84:	ldr	x0, [sp, #24]
  46dc88:	ldr	x1, [x0, #32]
  46dc8c:	ldr	w0, [sp, #44]
  46dc90:	add	x0, x1, x0
  46dc94:	mov	w1, #0x4                   	// #4
  46dc98:	blr	x2
  46dc9c:	mov	x1, x0
  46dca0:	ldr	x0, [sp, #56]
  46dca4:	str	x1, [x0]
  46dca8:	ldr	x0, [sp, #48]
  46dcac:	ldp	x29, x30, [sp], #64
  46dcb0:	ret
  46dcb4:	stp	x29, x30, [sp, #-48]!
  46dcb8:	mov	x29, sp
  46dcbc:	str	x0, [sp, #24]
  46dcc0:	str	x1, [sp, #16]
  46dcc4:	ldr	x0, [sp, #24]
  46dcc8:	bl	445fe0 <ferror@plt+0x44260>
  46dccc:	str	x0, [sp, #40]
  46dcd0:	ldr	x0, [sp, #40]
  46dcd4:	cmp	x0, #0x0
  46dcd8:	b.ne	46dce4 <ferror@plt+0x6bf64>  // b.any
  46dcdc:	mov	w0, #0x0                   	// #0
  46dce0:	b	46dce8 <ferror@plt+0x6bf68>
  46dce4:	mov	w0, #0x1                   	// #1
  46dce8:	ldp	x29, x30, [sp], #48
  46dcec:	ret
  46dcf0:	stp	x29, x30, [sp, #-64]!
  46dcf4:	mov	x29, sp
  46dcf8:	str	x0, [sp, #24]
  46dcfc:	str	x1, [sp, #16]
  46dd00:	ldr	x0, [sp, #24]
  46dd04:	ldr	x0, [x0, #32]
  46dd08:	str	x0, [sp, #56]
  46dd0c:	ldr	x0, [sp, #24]
  46dd10:	ldr	x0, [x0, #48]
  46dd14:	mov	x1, x0
  46dd18:	ldr	x0, [sp, #56]
  46dd1c:	bl	401980 <strnlen@plt>
  46dd20:	add	x0, x0, #0x1
  46dd24:	str	x0, [sp, #48]
  46dd28:	ldr	x0, [sp, #24]
  46dd2c:	ldr	x0, [x0, #48]
  46dd30:	ldr	x1, [sp, #48]
  46dd34:	cmp	x1, x0
  46dd38:	b.cc	46dd44 <ferror@plt+0x6bfc4>  // b.lo, b.ul, b.last
  46dd3c:	mov	x0, #0x0                   	// #0
  46dd40:	b	46ddc4 <ferror@plt+0x6c044>
  46dd44:	ldr	x0, [sp, #24]
  46dd48:	ldr	x1, [x0, #48]
  46dd4c:	ldr	x0, [sp, #48]
  46dd50:	sub	x0, x1, x0
  46dd54:	str	x0, [sp, #40]
  46dd58:	ldr	x0, [sp, #40]
  46dd5c:	cmp	x0, #0x13
  46dd60:	b.hi	46dd6c <ferror@plt+0x6bfec>  // b.pmore
  46dd64:	mov	x0, #0x0                   	// #0
  46dd68:	b	46ddc4 <ferror@plt+0x6c044>
  46dd6c:	mov	x1, #0x10                  	// #16
  46dd70:	mov	x0, #0x1                   	// #1
  46dd74:	bl	401ae0 <calloc@plt>
  46dd78:	str	x0, [sp, #32]
  46dd7c:	ldr	x0, [sp, #32]
  46dd80:	cmp	x0, #0x0
  46dd84:	b.ne	46dd90 <ferror@plt+0x6c010>  // b.any
  46dd88:	mov	x0, #0x0                   	// #0
  46dd8c:	b	46ddc4 <ferror@plt+0x6c044>
  46dd90:	ldr	x0, [sp, #32]
  46dd94:	ldr	x1, [sp, #40]
  46dd98:	str	x1, [x0]
  46dd9c:	ldr	x0, [sp, #24]
  46dda0:	ldr	x1, [x0, #32]
  46dda4:	ldr	x0, [sp, #48]
  46dda8:	add	x1, x1, x0
  46ddac:	ldr	x0, [sp, #32]
  46ddb0:	str	x1, [x0, #8]
  46ddb4:	ldr	x0, [sp, #16]
  46ddb8:	ldr	x1, [sp, #32]
  46ddbc:	str	x1, [x0]
  46ddc0:	ldr	x0, [sp, #56]
  46ddc4:	ldp	x29, x30, [sp], #64
  46ddc8:	ret
  46ddcc:	stp	x29, x30, [sp, #-48]!
  46ddd0:	mov	x29, sp
  46ddd4:	str	x0, [sp, #24]
  46ddd8:	str	x1, [sp, #16]
  46dddc:	mov	x0, #0x18                  	// #24
  46dde0:	bl	474714 <warn@@Base+0x5740>
  46dde4:	str	x0, [sp, #40]
  46dde8:	ldr	x0, [sp, #40]
  46ddec:	ldr	x1, [sp, #24]
  46ddf0:	str	x1, [x0, #8]
  46ddf4:	ldr	x0, [sp, #40]
  46ddf8:	ldr	x1, [sp, #16]
  46ddfc:	str	x1, [x0]
  46de00:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46de04:	add	x0, x0, #0x990
  46de08:	ldr	x1, [x0]
  46de0c:	ldr	x0, [sp, #40]
  46de10:	str	x1, [x0, #16]
  46de14:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46de18:	add	x0, x0, #0x990
  46de1c:	ldr	x1, [sp, #40]
  46de20:	str	x1, [x0]
  46de24:	nop
  46de28:	ldp	x29, x30, [sp], #48
  46de2c:	ret
  46de30:	stp	x29, x30, [sp, #-112]!
  46de34:	mov	x29, sp
  46de38:	str	x0, [sp, #56]
  46de3c:	str	x1, [sp, #48]
  46de40:	str	x2, [sp, #40]
  46de44:	str	x3, [sp, #32]
  46de48:	str	x4, [sp, #24]
  46de4c:	str	x5, [sp, #16]
  46de50:	ldr	x2, [sp, #40]
  46de54:	ldr	x1, [sp, #24]
  46de58:	ldr	x0, [sp, #48]
  46de5c:	blr	x2
  46de60:	str	x0, [sp, #96]
  46de64:	ldr	x0, [sp, #96]
  46de68:	cmp	x0, #0x0
  46de6c:	b.ne	46deb8 <ferror@plt+0x6c138>  // b.any
  46de70:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46de74:	add	x0, x0, #0x320
  46de78:	bl	401d40 <gettext@plt>
  46de7c:	mov	x2, x0
  46de80:	ldr	x0, [sp, #48]
  46de84:	ldr	x0, [x0, #16]
  46de88:	cmp	x0, #0x0
  46de8c:	b.eq	46de9c <ferror@plt+0x6c11c>  // b.none
  46de90:	ldr	x0, [sp, #48]
  46de94:	ldr	x0, [x0, #16]
  46de98:	b	46dea4 <ferror@plt+0x6c124>
  46de9c:	ldr	x0, [sp, #48]
  46dea0:	ldr	x0, [x0]
  46dea4:	mov	x1, x0
  46dea8:	mov	x0, x2
  46deac:	bl	46efd4 <warn@@Base>
  46deb0:	mov	x0, #0x0                   	// #0
  46deb4:	b	46e378 <ferror@plt+0x6c5f8>
  46deb8:	ldr	x0, [sp, #56]
  46debc:	bl	474568 <warn@@Base+0x5594>
  46dec0:	str	x0, [sp, #88]
  46dec4:	ldr	x0, [sp, #88]
  46dec8:	bl	401940 <strlen@plt>
  46decc:	str	x0, [sp, #104]
  46ded0:	b	46defc <ferror@plt+0x6c17c>
  46ded4:	ldr	x0, [sp, #104]
  46ded8:	sub	x0, x0, #0x1
  46dedc:	ldr	x1, [sp, #88]
  46dee0:	add	x0, x1, x0
  46dee4:	ldrb	w0, [x0]
  46dee8:	cmp	w0, #0x2f
  46deec:	b.eq	46df0c <ferror@plt+0x6c18c>  // b.none
  46def0:	ldr	x0, [sp, #104]
  46def4:	sub	x0, x0, #0x1
  46def8:	str	x0, [sp, #104]
  46defc:	ldr	x0, [sp, #104]
  46df00:	cmp	x0, #0x0
  46df04:	b.ne	46ded4 <ferror@plt+0x6c154>  // b.any
  46df08:	b	46df10 <ferror@plt+0x6c190>
  46df0c:	nop
  46df10:	ldr	x1, [sp, #88]
  46df14:	ldr	x0, [sp, #104]
  46df18:	add	x0, x1, x0
  46df1c:	strb	wzr, [x0]
  46df20:	ldr	x0, [sp, #96]
  46df24:	bl	401940 <strlen@plt>
  46df28:	mov	x1, x0
  46df2c:	ldr	x0, [sp, #104]
  46df30:	add	x0, x1, x0
  46df34:	add	x0, x0, #0x33
  46df38:	bl	401a70 <malloc@plt>
  46df3c:	str	x0, [sp, #80]
  46df40:	ldr	x0, [sp, #80]
  46df44:	cmp	x0, #0x0
  46df48:	b.ne	46df6c <ferror@plt+0x6c1ec>  // b.any
  46df4c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46df50:	add	x0, x0, #0x340
  46df54:	bl	401d40 <gettext@plt>
  46df58:	bl	46efd4 <warn@@Base>
  46df5c:	ldr	x0, [sp, #88]
  46df60:	bl	401c10 <free@plt>
  46df64:	mov	x0, #0x0                   	// #0
  46df68:	b	46e378 <ferror@plt+0x6c5f8>
  46df6c:	ldr	x2, [sp, #96]
  46df70:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  46df74:	add	x1, x0, #0x1c8
  46df78:	ldr	x0, [sp, #80]
  46df7c:	bl	4019c0 <sprintf@plt>
  46df80:	ldr	x2, [sp, #32]
  46df84:	ldr	x1, [sp, #24]
  46df88:	ldr	x0, [sp, #80]
  46df8c:	blr	x2
  46df90:	cmp	w0, #0x0
  46df94:	b.ne	46e2d0 <ferror@plt+0x6c550>  // b.any
  46df98:	ldr	x2, [sp, #96]
  46df9c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46dfa0:	add	x1, x0, #0x350
  46dfa4:	ldr	x0, [sp, #80]
  46dfa8:	bl	4019c0 <sprintf@plt>
  46dfac:	ldr	x2, [sp, #32]
  46dfb0:	ldr	x1, [sp, #24]
  46dfb4:	ldr	x0, [sp, #80]
  46dfb8:	blr	x2
  46dfbc:	cmp	w0, #0x0
  46dfc0:	b.ne	46e2d8 <ferror@plt+0x6c558>  // b.any
  46dfc4:	ldr	x3, [sp, #96]
  46dfc8:	ldr	x2, [sp, #88]
  46dfcc:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  46dfd0:	add	x1, x0, #0xa88
  46dfd4:	ldr	x0, [sp, #80]
  46dfd8:	bl	4019c0 <sprintf@plt>
  46dfdc:	ldr	x2, [sp, #32]
  46dfe0:	ldr	x1, [sp, #24]
  46dfe4:	ldr	x0, [sp, #80]
  46dfe8:	blr	x2
  46dfec:	cmp	w0, #0x0
  46dff0:	b.ne	46e2e0 <ferror@plt+0x6c560>  // b.any
  46dff4:	ldr	x3, [sp, #96]
  46dff8:	ldr	x2, [sp, #88]
  46dffc:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e000:	add	x1, x0, #0x360
  46e004:	ldr	x0, [sp, #80]
  46e008:	bl	4019c0 <sprintf@plt>
  46e00c:	ldr	x2, [sp, #32]
  46e010:	ldr	x1, [sp, #24]
  46e014:	ldr	x0, [sp, #80]
  46e018:	blr	x2
  46e01c:	cmp	w0, #0x0
  46e020:	b.ne	46e2e8 <ferror@plt+0x6c568>  // b.any
  46e024:	ldr	x3, [sp, #96]
  46e028:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e02c:	add	x2, x0, #0x370
  46e030:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e034:	add	x1, x0, #0x380
  46e038:	ldr	x0, [sp, #80]
  46e03c:	bl	4019c0 <sprintf@plt>
  46e040:	ldr	x2, [sp, #32]
  46e044:	ldr	x1, [sp, #24]
  46e048:	ldr	x0, [sp, #80]
  46e04c:	blr	x2
  46e050:	cmp	w0, #0x0
  46e054:	b.ne	46e2f0 <ferror@plt+0x6c570>  // b.any
  46e058:	ldr	x4, [sp, #96]
  46e05c:	ldr	x3, [sp, #88]
  46e060:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e064:	add	x2, x0, #0x370
  46e068:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e06c:	add	x1, x0, #0x388
  46e070:	ldr	x0, [sp, #80]
  46e074:	bl	4019c0 <sprintf@plt>
  46e078:	ldr	x2, [sp, #32]
  46e07c:	ldr	x1, [sp, #24]
  46e080:	ldr	x0, [sp, #80]
  46e084:	blr	x2
  46e088:	cmp	w0, #0x0
  46e08c:	b.ne	46e2f8 <ferror@plt+0x6c578>  // b.any
  46e090:	ldr	x3, [sp, #96]
  46e094:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e098:	add	x2, x0, #0x398
  46e09c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e0a0:	add	x1, x0, #0x380
  46e0a4:	ldr	x0, [sp, #80]
  46e0a8:	bl	4019c0 <sprintf@plt>
  46e0ac:	ldr	x2, [sp, #32]
  46e0b0:	ldr	x1, [sp, #24]
  46e0b4:	ldr	x0, [sp, #80]
  46e0b8:	blr	x2
  46e0bc:	cmp	w0, #0x0
  46e0c0:	b.ne	46e300 <ferror@plt+0x6c580>  // b.any
  46e0c4:	ldr	x2, [sp, #80]
  46e0c8:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e0cc:	add	x1, x0, #0x3b0
  46e0d0:	mov	x0, x2
  46e0d4:	ldr	x2, [x1]
  46e0d8:	str	x2, [x0]
  46e0dc:	ldur	w1, [x1, #7]
  46e0e0:	stur	w1, [x0, #7]
  46e0e4:	mov	x0, #0x9                   	// #9
  46e0e8:	str	x0, [sp, #72]
  46e0ec:	ldr	x0, [sp, #72]
  46e0f0:	cmp	x0, #0x0
  46e0f4:	b.eq	46e130 <ferror@plt+0x6c3b0>  // b.none
  46e0f8:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e0fc:	add	x1, x0, #0x3b0
  46e100:	ldr	x0, [sp, #72]
  46e104:	add	x0, x1, x0
  46e108:	ldrb	w0, [x0]
  46e10c:	cmp	w0, #0x2f
  46e110:	b.eq	46e130 <ferror@plt+0x6c3b0>  // b.none
  46e114:	ldr	x0, [sp, #80]
  46e118:	bl	401940 <strlen@plt>
  46e11c:	mov	x1, x0
  46e120:	ldr	x0, [sp, #80]
  46e124:	add	x0, x0, x1
  46e128:	mov	w1, #0x2f                  	// #47
  46e12c:	strh	w1, [x0]
  46e130:	ldr	x1, [sp, #96]
  46e134:	ldr	x0, [sp, #80]
  46e138:	bl	401ac0 <strcat@plt>
  46e13c:	ldr	x2, [sp, #32]
  46e140:	ldr	x1, [sp, #24]
  46e144:	ldr	x0, [sp, #80]
  46e148:	blr	x2
  46e14c:	cmp	w0, #0x0
  46e150:	b.ne	46e308 <ferror@plt+0x6c588>  // b.any
  46e154:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e158:	add	x0, x0, #0x3c0
  46e15c:	bl	401d40 <gettext@plt>
  46e160:	ldr	x1, [sp, #96]
  46e164:	bl	46efd4 <warn@@Base>
  46e168:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e16c:	add	x0, x0, #0x3f0
  46e170:	bl	401d40 <gettext@plt>
  46e174:	ldr	x1, [sp, #80]
  46e178:	bl	46efd4 <warn@@Base>
  46e17c:	ldr	x3, [sp, #96]
  46e180:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e184:	add	x2, x0, #0x398
  46e188:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e18c:	add	x1, x0, #0x380
  46e190:	ldr	x0, [sp, #80]
  46e194:	bl	4019c0 <sprintf@plt>
  46e198:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e19c:	add	x0, x0, #0x3f0
  46e1a0:	bl	401d40 <gettext@plt>
  46e1a4:	ldr	x1, [sp, #80]
  46e1a8:	bl	46efd4 <warn@@Base>
  46e1ac:	ldr	x4, [sp, #96]
  46e1b0:	ldr	x3, [sp, #88]
  46e1b4:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e1b8:	add	x2, x0, #0x370
  46e1bc:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e1c0:	add	x1, x0, #0x388
  46e1c4:	ldr	x0, [sp, #80]
  46e1c8:	bl	4019c0 <sprintf@plt>
  46e1cc:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e1d0:	add	x0, x0, #0x3f0
  46e1d4:	bl	401d40 <gettext@plt>
  46e1d8:	ldr	x1, [sp, #80]
  46e1dc:	bl	46efd4 <warn@@Base>
  46e1e0:	ldr	x3, [sp, #96]
  46e1e4:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e1e8:	add	x2, x0, #0x370
  46e1ec:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e1f0:	add	x1, x0, #0x380
  46e1f4:	ldr	x0, [sp, #80]
  46e1f8:	bl	4019c0 <sprintf@plt>
  46e1fc:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e200:	add	x0, x0, #0x3f0
  46e204:	bl	401d40 <gettext@plt>
  46e208:	ldr	x1, [sp, #80]
  46e20c:	bl	46efd4 <warn@@Base>
  46e210:	ldr	x3, [sp, #96]
  46e214:	ldr	x2, [sp, #88]
  46e218:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e21c:	add	x1, x0, #0x360
  46e220:	ldr	x0, [sp, #80]
  46e224:	bl	4019c0 <sprintf@plt>
  46e228:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e22c:	add	x0, x0, #0x3f0
  46e230:	bl	401d40 <gettext@plt>
  46e234:	ldr	x1, [sp, #80]
  46e238:	bl	46efd4 <warn@@Base>
  46e23c:	ldr	x3, [sp, #96]
  46e240:	ldr	x2, [sp, #88]
  46e244:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  46e248:	add	x1, x0, #0xa88
  46e24c:	ldr	x0, [sp, #80]
  46e250:	bl	4019c0 <sprintf@plt>
  46e254:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e258:	add	x0, x0, #0x3f0
  46e25c:	bl	401d40 <gettext@plt>
  46e260:	ldr	x1, [sp, #80]
  46e264:	bl	46efd4 <warn@@Base>
  46e268:	ldr	x2, [sp, #96]
  46e26c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e270:	add	x1, x0, #0x350
  46e274:	ldr	x0, [sp, #80]
  46e278:	bl	4019c0 <sprintf@plt>
  46e27c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e280:	add	x0, x0, #0x3f0
  46e284:	bl	401d40 <gettext@plt>
  46e288:	ldr	x1, [sp, #80]
  46e28c:	bl	46efd4 <warn@@Base>
  46e290:	ldr	x2, [sp, #96]
  46e294:	adrp	x0, 4a1000 <warn@@Base+0x3202c>
  46e298:	add	x1, x0, #0x1c8
  46e29c:	ldr	x0, [sp, #80]
  46e2a0:	bl	4019c0 <sprintf@plt>
  46e2a4:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e2a8:	add	x0, x0, #0x3f0
  46e2ac:	bl	401d40 <gettext@plt>
  46e2b0:	ldr	x1, [sp, #80]
  46e2b4:	bl	46efd4 <warn@@Base>
  46e2b8:	ldr	x0, [sp, #88]
  46e2bc:	bl	401c10 <free@plt>
  46e2c0:	ldr	x0, [sp, #80]
  46e2c4:	bl	401c10 <free@plt>
  46e2c8:	mov	x0, #0x0                   	// #0
  46e2cc:	b	46e378 <ferror@plt+0x6c5f8>
  46e2d0:	nop
  46e2d4:	b	46e30c <ferror@plt+0x6c58c>
  46e2d8:	nop
  46e2dc:	b	46e30c <ferror@plt+0x6c58c>
  46e2e0:	nop
  46e2e4:	b	46e30c <ferror@plt+0x6c58c>
  46e2e8:	nop
  46e2ec:	b	46e30c <ferror@plt+0x6c58c>
  46e2f0:	nop
  46e2f4:	b	46e30c <ferror@plt+0x6c58c>
  46e2f8:	nop
  46e2fc:	b	46e30c <ferror@plt+0x6c58c>
  46e300:	nop
  46e304:	b	46e30c <ferror@plt+0x6c58c>
  46e308:	nop
  46e30c:	ldr	x0, [sp, #88]
  46e310:	bl	401c10 <free@plt>
  46e314:	ldr	x0, [sp, #80]
  46e318:	bl	445fe0 <ferror@plt+0x44260>
  46e31c:	str	x0, [sp, #64]
  46e320:	ldr	x0, [sp, #64]
  46e324:	cmp	x0, #0x0
  46e328:	b.ne	46e350 <ferror@plt+0x6c5d0>  // b.any
  46e32c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e330:	add	x0, x0, #0x400
  46e334:	bl	401d40 <gettext@plt>
  46e338:	ldr	x1, [sp, #80]
  46e33c:	bl	46efd4 <warn@@Base>
  46e340:	ldr	x0, [sp, #80]
  46e344:	bl	401c10 <free@plt>
  46e348:	mov	x0, #0x0                   	// #0
  46e34c:	b	46e378 <ferror@plt+0x6c5f8>
  46e350:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e354:	add	x0, x0, #0x428
  46e358:	bl	401d40 <gettext@plt>
  46e35c:	ldr	x2, [sp, #80]
  46e360:	ldr	x1, [sp, #56]
  46e364:	bl	401cf0 <printf@plt>
  46e368:	ldr	x1, [sp, #64]
  46e36c:	ldr	x0, [sp, #80]
  46e370:	bl	46ddcc <ferror@plt+0x6c04c>
  46e374:	ldr	x0, [sp, #64]
  46e378:	ldp	x29, x30, [sp], #112
  46e37c:	ret
  46e380:	stp	x29, x30, [sp, #-64]!
  46e384:	mov	x29, sp
  46e388:	str	x0, [sp, #40]
  46e38c:	str	x1, [sp, #32]
  46e390:	str	x2, [sp, #24]
  46e394:	str	x3, [sp, #16]
  46e398:	mov	x3, #0x0                   	// #0
  46e39c:	ldr	x2, [sp, #32]
  46e3a0:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  46e3a4:	add	x1, x0, #0xb98
  46e3a8:	ldr	x0, [sp, #24]
  46e3ac:	bl	471d6c <warn@@Base+0x2d98>
  46e3b0:	str	x0, [sp, #56]
  46e3b4:	ldr	x0, [sp, #56]
  46e3b8:	cmp	x0, #0x0
  46e3bc:	b.ne	46e3d8 <ferror@plt+0x6c658>  // b.any
  46e3c0:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e3c4:	add	x0, x0, #0x458
  46e3c8:	bl	401d40 <gettext@plt>
  46e3cc:	bl	46efd4 <warn@@Base>
  46e3d0:	mov	x0, #0x0                   	// #0
  46e3d4:	b	46e43c <ferror@plt+0x6c6bc>
  46e3d8:	ldr	x0, [sp, #56]
  46e3dc:	bl	445fe0 <ferror@plt+0x44260>
  46e3e0:	str	x0, [sp, #48]
  46e3e4:	ldr	x0, [sp, #48]
  46e3e8:	cmp	x0, #0x0
  46e3ec:	b.ne	46e414 <ferror@plt+0x6c694>  // b.any
  46e3f0:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e3f4:	add	x0, x0, #0x480
  46e3f8:	bl	401d40 <gettext@plt>
  46e3fc:	ldr	x1, [sp, #56]
  46e400:	bl	46efd4 <warn@@Base>
  46e404:	ldr	x0, [sp, #56]
  46e408:	bl	401c10 <free@plt>
  46e40c:	mov	x0, #0x0                   	// #0
  46e410:	b	46e43c <ferror@plt+0x6c6bc>
  46e414:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e418:	add	x0, x0, #0x4a0
  46e41c:	bl	401d40 <gettext@plt>
  46e420:	ldr	x2, [sp, #56]
  46e424:	ldr	x1, [sp, #40]
  46e428:	bl	401cf0 <printf@plt>
  46e42c:	ldr	x1, [sp, #48]
  46e430:	ldr	x0, [sp, #56]
  46e434:	bl	46ddcc <ferror@plt+0x6c04c>
  46e438:	ldr	x0, [sp, #48]
  46e43c:	ldp	x29, x30, [sp], #64
  46e440:	ret
  46e444:	stp	x29, x30, [sp, #-96]!
  46e448:	mov	x29, sp
  46e44c:	str	x19, [sp, #16]
  46e450:	str	x0, [sp, #40]
  46e454:	str	x1, [sp, #32]
  46e458:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46e45c:	add	x0, x0, #0x53c
  46e460:	ldr	w0, [x0]
  46e464:	cmp	w0, #0x0
  46e468:	b.ne	46e488 <ferror@plt+0x6c708>  // b.any
  46e46c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46e470:	add	x0, x0, #0x56c
  46e474:	ldr	w0, [x0]
  46e478:	cmp	w0, #0x0
  46e47c:	b.ne	46e488 <ferror@plt+0x6c708>  // b.any
  46e480:	mov	w0, #0x0                   	// #0
  46e484:	b	46e780 <ferror@plt+0x6ca00>
  46e488:	ldr	x1, [sp, #40]
  46e48c:	mov	w0, #0xa                   	// #10
  46e490:	bl	436654 <ferror@plt+0x348d4>
  46e494:	cmp	w0, #0x0
  46e498:	b.eq	46e6b8 <ferror@plt+0x6c938>  // b.none
  46e49c:	ldr	x1, [sp, #40]
  46e4a0:	mov	w0, #0x0                   	// #0
  46e4a4:	bl	436654 <ferror@plt+0x348d4>
  46e4a8:	cmp	w0, #0x0
  46e4ac:	b.eq	46e6b8 <ferror@plt+0x6c938>  // b.none
  46e4b0:	ldr	x1, [sp, #40]
  46e4b4:	mov	w0, #0x3                   	// #3
  46e4b8:	bl	436654 <ferror@plt+0x348d4>
  46e4bc:	cmp	w0, #0x0
  46e4c0:	b.eq	46e6b8 <ferror@plt+0x6c938>  // b.none
  46e4c4:	bl	44e1b8 <ferror@plt+0x4c438>
  46e4c8:	mov	w4, #0x0                   	// #0
  46e4cc:	mov	w3, #0x1                   	// #1
  46e4d0:	mov	w2, #0x0                   	// #0
  46e4d4:	ldr	x1, [sp, #40]
  46e4d8:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  46e4dc:	add	x0, x0, #0x558
  46e4e0:	bl	4526d8 <ferror@plt+0x50958>
  46e4e4:	cmp	w0, #0x0
  46e4e8:	b.eq	46e6b8 <ferror@plt+0x6c938>  // b.none
  46e4ec:	str	wzr, [sp, #92]
  46e4f0:	str	xzr, [sp, #72]
  46e4f4:	str	xzr, [sp, #64]
  46e4f8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e4fc:	add	x0, x0, #0x9b8
  46e500:	ldr	x0, [x0]
  46e504:	str	x0, [sp, #80]
  46e508:	b	46e6ac <ferror@plt+0x6c92c>
  46e50c:	ldr	x0, [sp, #80]
  46e510:	ldr	w0, [x0]
  46e514:	cmp	w0, #0x2
  46e518:	b.eq	46e678 <ferror@plt+0x6c8f8>  // b.none
  46e51c:	cmp	w0, #0x2
  46e520:	b.hi	46e688 <ferror@plt+0x6c908>  // b.pmore
  46e524:	cmp	w0, #0x0
  46e528:	b.eq	46e538 <ferror@plt+0x6c7b8>  // b.none
  46e52c:	cmp	w0, #0x1
  46e530:	b.eq	46e668 <ferror@plt+0x6c8e8>  // b.none
  46e534:	b	46e688 <ferror@plt+0x6c908>
  46e538:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46e53c:	add	x0, x0, #0x56c
  46e540:	ldr	w0, [x0]
  46e544:	cmp	w0, #0x0
  46e548:	b.eq	46e634 <ferror@plt+0x6c8b4>  // b.none
  46e54c:	ldr	w0, [sp, #92]
  46e550:	cmp	w0, #0x0
  46e554:	b.ne	46e588 <ferror@plt+0x6c808>  // b.any
  46e558:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e55c:	add	x0, x0, #0x4d0
  46e560:	bl	401d40 <gettext@plt>
  46e564:	mov	x2, x0
  46e568:	adrp	x0, 4c7000 <warn@@Base+0x5802c>
  46e56c:	add	x0, x0, #0x408
  46e570:	ldr	x0, [x0, #336]
  46e574:	mov	x1, x0
  46e578:	mov	x0, x2
  46e57c:	bl	401cf0 <printf@plt>
  46e580:	mov	w0, #0x1                   	// #1
  46e584:	str	w0, [sp, #92]
  46e588:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e58c:	add	x0, x0, #0x508
  46e590:	bl	401d40 <gettext@plt>
  46e594:	mov	x2, x0
  46e598:	ldr	x0, [sp, #80]
  46e59c:	ldr	x0, [x0, #8]
  46e5a0:	mov	x1, x0
  46e5a4:	mov	x0, x2
  46e5a8:	bl	401cf0 <printf@plt>
  46e5ac:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e5b0:	add	x0, x0, #0x520
  46e5b4:	bl	401d40 <gettext@plt>
  46e5b8:	mov	x19, x0
  46e5bc:	ldr	x0, [sp, #72]
  46e5c0:	cmp	x0, #0x0
  46e5c4:	b.ne	46e5d8 <ferror@plt+0x6c858>  // b.any
  46e5c8:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e5cc:	add	x0, x0, #0x538
  46e5d0:	bl	401d40 <gettext@plt>
  46e5d4:	b	46e5dc <ferror@plt+0x6c85c>
  46e5d8:	ldr	x0, [sp, #72]
  46e5dc:	mov	x1, x0
  46e5e0:	mov	x0, x19
  46e5e4:	bl	401cf0 <printf@plt>
  46e5e8:	ldr	x0, [sp, #64]
  46e5ec:	cmp	x0, #0x0
  46e5f0:	b.eq	46e618 <ferror@plt+0x6c898>  // b.none
  46e5f4:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e5f8:	add	x0, x0, #0x548
  46e5fc:	bl	401d40 <gettext@plt>
  46e600:	bl	401cf0 <printf@plt>
  46e604:	sxtw	x0, w0
  46e608:	mov	x2, #0x8                   	// #8
  46e60c:	ldr	x1, [sp, #64]
  46e610:	bl	464d5c <ferror@plt+0x62fdc>
  46e614:	b	46e628 <ferror@plt+0x6c8a8>
  46e618:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e61c:	add	x0, x0, #0x558
  46e620:	bl	401d40 <gettext@plt>
  46e624:	bl	401cf0 <printf@plt>
  46e628:	adrp	x0, 4a3000 <warn@@Base+0x3402c>
  46e62c:	add	x0, x0, #0xa80
  46e630:	bl	401bb0 <puts@plt>
  46e634:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46e638:	add	x0, x0, #0x53c
  46e63c:	ldr	w0, [x0]
  46e640:	cmp	w0, #0x0
  46e644:	b.eq	46e69c <ferror@plt+0x6c91c>  // b.none
  46e648:	ldr	x0, [sp, #80]
  46e64c:	ldr	x0, [x0, #8]
  46e650:	ldr	x3, [sp, #64]
  46e654:	ldr	x2, [sp, #72]
  46e658:	mov	x1, x0
  46e65c:	ldr	x0, [sp, #32]
  46e660:	bl	46e380 <ferror@plt+0x6c600>
  46e664:	b	46e69c <ferror@plt+0x6c91c>
  46e668:	ldr	x0, [sp, #80]
  46e66c:	ldr	x0, [x0, #8]
  46e670:	str	x0, [sp, #72]
  46e674:	b	46e6a0 <ferror@plt+0x6c920>
  46e678:	ldr	x0, [sp, #80]
  46e67c:	ldr	x0, [x0, #8]
  46e680:	str	x0, [sp, #64]
  46e684:	b	46e6a0 <ferror@plt+0x6c920>
  46e688:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46e68c:	add	x0, x0, #0x570
  46e690:	bl	401d40 <gettext@plt>
  46e694:	bl	46eed4 <error@@Base>
  46e698:	b	46e6a0 <ferror@plt+0x6c920>
  46e69c:	nop
  46e6a0:	ldr	x0, [sp, #80]
  46e6a4:	ldr	x0, [x0, #16]
  46e6a8:	str	x0, [sp, #80]
  46e6ac:	ldr	x0, [sp, #80]
  46e6b0:	cmp	x0, #0x0
  46e6b4:	b.ne	46e50c <ferror@plt+0x6c78c>  // b.any
  46e6b8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46e6bc:	add	x0, x0, #0x53c
  46e6c0:	ldr	w0, [x0]
  46e6c4:	cmp	w0, #0x0
  46e6c8:	b.ne	46e6d4 <ferror@plt+0x6c954>  // b.any
  46e6cc:	mov	w0, #0x0                   	// #0
  46e6d0:	b	46e780 <ferror@plt+0x6ca00>
  46e6d4:	ldr	x1, [sp, #40]
  46e6d8:	mov	w0, #0x29                  	// #41
  46e6dc:	bl	436654 <ferror@plt+0x348d4>
  46e6e0:	cmp	w0, #0x0
  46e6e4:	b.eq	46e714 <ferror@plt+0x6c994>  // b.none
  46e6e8:	add	x0, sp, #0x38
  46e6ec:	ldr	x5, [sp, #40]
  46e6f0:	mov	x4, x0
  46e6f4:	adrp	x0, 46d000 <ferror@plt+0x6b280>
  46e6f8:	add	x3, x0, #0xcb4
  46e6fc:	adrp	x0, 46d000 <ferror@plt+0x6b280>
  46e700:	add	x2, x0, #0xcf0
  46e704:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46e708:	add	x1, x0, #0x5f8
  46e70c:	ldr	x0, [sp, #32]
  46e710:	bl	46de30 <ferror@plt+0x6c0b0>
  46e714:	ldr	x1, [sp, #40]
  46e718:	mov	w0, #0x28                  	// #40
  46e71c:	bl	436654 <ferror@plt+0x348d4>
  46e720:	cmp	w0, #0x0
  46e724:	b.eq	46e754 <ferror@plt+0x6c9d4>  // b.none
  46e728:	add	x0, sp, #0x30
  46e72c:	ldr	x5, [sp, #40]
  46e730:	mov	x4, x0
  46e734:	adrp	x0, 46d000 <ferror@plt+0x6b280>
  46e738:	add	x3, x0, #0xb00
  46e73c:	adrp	x0, 46d000 <ferror@plt+0x6b280>
  46e740:	add	x2, x0, #0xc04
  46e744:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46e748:	add	x1, x0, #0x588
  46e74c:	ldr	x0, [sp, #32]
  46e750:	bl	46de30 <ferror@plt+0x6c0b0>
  46e754:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e758:	add	x0, x0, #0x990
  46e75c:	ldr	x0, [x0]
  46e760:	cmp	x0, #0x0
  46e764:	b.eq	46e770 <ferror@plt+0x6c9f0>  // b.none
  46e768:	mov	w0, #0x1                   	// #1
  46e76c:	b	46e780 <ferror@plt+0x6ca00>
  46e770:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46e774:	add	x0, x0, #0x53c
  46e778:	str	wzr, [x0]
  46e77c:	mov	w0, #0x0                   	// #0
  46e780:	ldr	x19, [sp, #16]
  46e784:	ldp	x29, x30, [sp], #96
  46e788:	ret
  46e78c:	stp	x29, x30, [sp, #-48]!
  46e790:	mov	x29, sp
  46e794:	bl	44ad94 <ferror@plt+0x49014>
  46e798:	str	wzr, [sp, #44]
  46e79c:	b	46e7b4 <ferror@plt+0x6ca34>
  46e7a0:	ldr	w0, [sp, #44]
  46e7a4:	bl	43686c <ferror@plt+0x34aec>
  46e7a8:	ldr	w0, [sp, #44]
  46e7ac:	add	w0, w0, #0x1
  46e7b0:	str	w0, [sp, #44]
  46e7b4:	ldr	w0, [sp, #44]
  46e7b8:	cmp	w0, #0x2a
  46e7bc:	b.ls	46e7a0 <ferror@plt+0x6ca20>  // b.plast
  46e7c0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e7c4:	add	x0, x0, #0x9b0
  46e7c8:	ldr	x0, [x0]
  46e7cc:	cmp	x0, #0x0
  46e7d0:	b.eq	46e960 <ferror@plt+0x6cbe0>  // b.none
  46e7d4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e7d8:	add	x0, x0, #0x9a4
  46e7dc:	ldr	w0, [x0]
  46e7e0:	cmn	w0, #0x1
  46e7e4:	b.eq	46e920 <ferror@plt+0x6cba0>  // b.none
  46e7e8:	str	wzr, [sp, #44]
  46e7ec:	b	46e908 <ferror@plt+0x6cb88>
  46e7f0:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e7f4:	add	x0, x0, #0x9b0
  46e7f8:	ldr	x2, [x0]
  46e7fc:	ldr	w1, [sp, #44]
  46e800:	mov	x0, x1
  46e804:	lsl	x0, x0, #1
  46e808:	add	x0, x0, x1
  46e80c:	lsl	x0, x0, #2
  46e810:	add	x0, x0, x1
  46e814:	lsl	x0, x0, #3
  46e818:	add	x0, x2, x0
  46e81c:	ldr	w0, [x0, #76]
  46e820:	cmp	w0, #0x0
  46e824:	b.ne	46e890 <ferror@plt+0x6cb10>  // b.any
  46e828:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e82c:	add	x0, x0, #0x9b0
  46e830:	ldr	x2, [x0]
  46e834:	ldr	w1, [sp, #44]
  46e838:	mov	x0, x1
  46e83c:	lsl	x0, x0, #1
  46e840:	add	x0, x0, x1
  46e844:	lsl	x0, x0, #2
  46e848:	add	x0, x0, x1
  46e84c:	lsl	x0, x0, #3
  46e850:	add	x0, x2, x0
  46e854:	ldr	x0, [x0, #48]
  46e858:	bl	401c10 <free@plt>
  46e85c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e860:	add	x0, x0, #0x9b0
  46e864:	ldr	x2, [x0]
  46e868:	ldr	w1, [sp, #44]
  46e86c:	mov	x0, x1
  46e870:	lsl	x0, x0, #1
  46e874:	add	x0, x0, x1
  46e878:	lsl	x0, x0, #2
  46e87c:	add	x0, x0, x1
  46e880:	lsl	x0, x0, #3
  46e884:	add	x0, x2, x0
  46e888:	ldr	x0, [x0, #64]
  46e88c:	bl	401c10 <free@plt>
  46e890:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e894:	add	x0, x0, #0x9b0
  46e898:	ldr	x2, [x0]
  46e89c:	ldr	w1, [sp, #44]
  46e8a0:	mov	x0, x1
  46e8a4:	lsl	x0, x0, #1
  46e8a8:	add	x0, x0, x1
  46e8ac:	lsl	x0, x0, #2
  46e8b0:	add	x0, x0, x1
  46e8b4:	lsl	x0, x0, #3
  46e8b8:	add	x0, x2, x0
  46e8bc:	ldr	w0, [x0, #100]
  46e8c0:	cmp	w0, #0x0
  46e8c4:	b.ne	46e8fc <ferror@plt+0x6cb7c>  // b.any
  46e8c8:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e8cc:	add	x0, x0, #0x9b0
  46e8d0:	ldr	x2, [x0]
  46e8d4:	ldr	w1, [sp, #44]
  46e8d8:	mov	x0, x1
  46e8dc:	lsl	x0, x0, #1
  46e8e0:	add	x0, x0, x1
  46e8e4:	lsl	x0, x0, #2
  46e8e8:	add	x0, x0, x1
  46e8ec:	lsl	x0, x0, #3
  46e8f0:	add	x0, x2, x0
  46e8f4:	ldr	x0, [x0, #88]
  46e8f8:	bl	401c10 <free@plt>
  46e8fc:	ldr	w0, [sp, #44]
  46e900:	add	w0, w0, #0x1
  46e904:	str	w0, [sp, #44]
  46e908:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e90c:	add	x0, x0, #0x9a4
  46e910:	ldr	w0, [x0]
  46e914:	ldr	w1, [sp, #44]
  46e918:	cmp	w1, w0
  46e91c:	b.cc	46e7f0 <ferror@plt+0x6ca70>  // b.lo, b.ul, b.last
  46e920:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e924:	add	x0, x0, #0x9b0
  46e928:	ldr	x0, [x0]
  46e92c:	bl	401c10 <free@plt>
  46e930:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e934:	add	x0, x0, #0x9b0
  46e938:	str	xzr, [x0]
  46e93c:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e940:	add	x0, x0, #0x9a4
  46e944:	str	wzr, [x0]
  46e948:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e94c:	add	x0, x0, #0x9a4
  46e950:	ldr	w1, [x0]
  46e954:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e958:	add	x0, x0, #0x9a8
  46e95c:	str	w1, [x0]
  46e960:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e964:	add	x0, x0, #0x990
  46e968:	ldr	x0, [x0]
  46e96c:	str	x0, [sp, #32]
  46e970:	b	46e9a8 <ferror@plt+0x6cc28>
  46e974:	ldr	x0, [sp, #32]
  46e978:	ldr	x0, [x0]
  46e97c:	bl	445e58 <ferror@plt+0x440d8>
  46e980:	ldr	x0, [sp, #32]
  46e984:	ldr	x0, [x0, #8]
  46e988:	bl	401c10 <free@plt>
  46e98c:	ldr	x0, [sp, #32]
  46e990:	ldr	x0, [x0, #16]
  46e994:	str	x0, [sp, #24]
  46e998:	ldr	x0, [sp, #32]
  46e99c:	bl	401c10 <free@plt>
  46e9a0:	ldr	x0, [sp, #24]
  46e9a4:	str	x0, [sp, #32]
  46e9a8:	ldr	x0, [sp, #32]
  46e9ac:	cmp	x0, #0x0
  46e9b0:	b.ne	46e974 <ferror@plt+0x6cbf4>  // b.any
  46e9b4:	adrp	x0, 4ca000 <stdout@@GLIBC_2.17+0x18f8>
  46e9b8:	add	x0, x0, #0x990
  46e9bc:	str	xzr, [x0]
  46e9c0:	bl	44e1b8 <ferror@plt+0x4c438>
  46e9c4:	nop
  46e9c8:	ldp	x29, x30, [sp], #48
  46e9cc:	ret
  46e9d0:	stp	x29, x30, [sp, #-64]!
  46e9d4:	mov	x29, sp
  46e9d8:	str	x0, [sp, #24]
  46e9dc:	ldr	x0, [sp, #24]
  46e9e0:	str	x0, [sp, #56]
  46e9e4:	b	46eb2c <ferror@plt+0x6cdac>
  46e9e8:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46e9ec:	add	x0, x0, #0x5b8
  46e9f0:	str	x0, [sp, #48]
  46e9f4:	b	46eac0 <ferror@plt+0x6cd40>
  46e9f8:	ldr	x0, [sp, #48]
  46e9fc:	ldr	x0, [x0]
  46ea00:	bl	401940 <strlen@plt>
  46ea04:	str	x0, [sp, #40]
  46ea08:	ldr	x0, [sp, #48]
  46ea0c:	ldr	x0, [x0]
  46ea10:	ldr	x2, [sp, #40]
  46ea14:	mov	x1, x0
  46ea18:	ldr	x0, [sp, #56]
  46ea1c:	bl	401a90 <strncmp@plt>
  46ea20:	cmp	w0, #0x0
  46ea24:	b.ne	46eab4 <ferror@plt+0x6cd34>  // b.any
  46ea28:	ldr	x1, [sp, #56]
  46ea2c:	ldr	x0, [sp, #40]
  46ea30:	add	x0, x1, x0
  46ea34:	ldrb	w0, [x0]
  46ea38:	cmp	w0, #0x2c
  46ea3c:	b.eq	46ea58 <ferror@plt+0x6ccd8>  // b.none
  46ea40:	ldr	x1, [sp, #56]
  46ea44:	ldr	x0, [sp, #40]
  46ea48:	add	x0, x1, x0
  46ea4c:	ldrb	w0, [x0]
  46ea50:	cmp	w0, #0x0
  46ea54:	b.ne	46eab4 <ferror@plt+0x6cd34>  // b.any
  46ea58:	ldr	x0, [sp, #48]
  46ea5c:	ldr	x0, [x0, #8]
  46ea60:	ldr	w2, [x0]
  46ea64:	ldr	x0, [sp, #48]
  46ea68:	ldr	w1, [x0, #16]
  46ea6c:	ldr	x0, [sp, #48]
  46ea70:	ldr	x0, [x0, #8]
  46ea74:	orr	w1, w2, w1
  46ea78:	str	w1, [x0]
  46ea7c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ea80:	add	x0, x0, #0x568
  46ea84:	ldr	w0, [x0]
  46ea88:	cmp	w0, #0x0
  46ea8c:	b.eq	46eaa0 <ferror@plt+0x6cd20>  // b.none
  46ea90:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ea94:	add	x0, x0, #0x52c
  46ea98:	mov	w1, #0x1                   	// #1
  46ea9c:	str	w1, [x0]
  46eaa0:	ldr	x1, [sp, #56]
  46eaa4:	ldr	x0, [sp, #40]
  46eaa8:	add	x0, x1, x0
  46eaac:	str	x0, [sp, #56]
  46eab0:	b	46ead0 <ferror@plt+0x6cd50>
  46eab4:	ldr	x0, [sp, #48]
  46eab8:	add	x0, x0, #0x18
  46eabc:	str	x0, [sp, #48]
  46eac0:	ldr	x0, [sp, #48]
  46eac4:	ldr	x0, [x0]
  46eac8:	cmp	x0, #0x0
  46eacc:	b.ne	46e9f8 <ferror@plt+0x6cc78>  // b.any
  46ead0:	ldr	x0, [sp, #48]
  46ead4:	ldr	x0, [x0]
  46ead8:	cmp	x0, #0x0
  46eadc:	b.ne	46eb10 <ferror@plt+0x6cd90>  // b.any
  46eae0:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46eae4:	add	x0, x0, #0x590
  46eae8:	bl	401d40 <gettext@plt>
  46eaec:	ldr	x1, [sp, #56]
  46eaf0:	bl	46efd4 <warn@@Base>
  46eaf4:	mov	w1, #0x2c                  	// #44
  46eaf8:	ldr	x0, [sp, #56]
  46eafc:	bl	401c40 <strchr@plt>
  46eb00:	str	x0, [sp, #56]
  46eb04:	ldr	x0, [sp, #56]
  46eb08:	cmp	x0, #0x0
  46eb0c:	b.eq	46eb40 <ferror@plt+0x6cdc0>  // b.none
  46eb10:	ldr	x0, [sp, #56]
  46eb14:	ldrb	w0, [x0]
  46eb18:	cmp	w0, #0x2c
  46eb1c:	b.ne	46eb2c <ferror@plt+0x6cdac>  // b.any
  46eb20:	ldr	x0, [sp, #56]
  46eb24:	add	x0, x0, #0x1
  46eb28:	str	x0, [sp, #56]
  46eb2c:	ldr	x0, [sp, #56]
  46eb30:	ldrb	w0, [x0]
  46eb34:	cmp	w0, #0x0
  46eb38:	b.ne	46e9e8 <ferror@plt+0x6cc68>  // b.any
  46eb3c:	b	46eb44 <ferror@plt+0x6cdc4>
  46eb40:	nop
  46eb44:	nop
  46eb48:	ldp	x29, x30, [sp], #64
  46eb4c:	ret
  46eb50:	stp	x29, x30, [sp, #-48]!
  46eb54:	mov	x29, sp
  46eb58:	str	x0, [sp, #24]
  46eb5c:	str	wzr, [sp, #44]
  46eb60:	b	46ed74 <ferror@plt+0x6cff4>
  46eb64:	ldr	w0, [sp, #44]
  46eb68:	add	w1, w0, #0x1
  46eb6c:	str	w1, [sp, #44]
  46eb70:	mov	w0, w0
  46eb74:	ldr	x1, [sp, #24]
  46eb78:	add	x0, x1, x0
  46eb7c:	ldrb	w0, [x0]
  46eb80:	sub	w0, w0, #0x41
  46eb84:	cmp	w0, #0x34
  46eb88:	b.hi	46ed5c <ferror@plt+0x6cfdc>  // b.pmore
  46eb8c:	adrp	x1, 4aa000 <warn@@Base+0x3b02c>
  46eb90:	add	x1, x1, #0x5b0
  46eb94:	ldr	w0, [x1, w0, uxtw #2]
  46eb98:	adr	x1, 46eba4 <ferror@plt+0x6ce24>
  46eb9c:	add	x0, x1, w0, sxtw #2
  46eba0:	br	x0
  46eba4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46eba8:	add	x0, x0, #0x540
  46ebac:	mov	w1, #0x1                   	// #1
  46ebb0:	str	w1, [x0]
  46ebb4:	b	46ed74 <ferror@plt+0x6cff4>
  46ebb8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ebbc:	add	x0, x0, #0x538
  46ebc0:	mov	w1, #0x1                   	// #1
  46ebc4:	str	w1, [x0]
  46ebc8:	b	46ed74 <ferror@plt+0x6cff4>
  46ebcc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ebd0:	add	x0, x0, #0x574
  46ebd4:	mov	w1, #0x1                   	// #1
  46ebd8:	str	w1, [x0]
  46ebdc:	b	46ed74 <ferror@plt+0x6cff4>
  46ebe0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ebe4:	add	x0, x0, #0x568
  46ebe8:	mov	w1, #0x1                   	// #1
  46ebec:	str	w1, [x0]
  46ebf0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ebf4:	add	x0, x0, #0x52c
  46ebf8:	mov	w1, #0x1                   	// #1
  46ebfc:	str	w1, [x0]
  46ec00:	b	46ed74 <ferror@plt+0x6cff4>
  46ec04:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ec08:	add	x0, x0, #0x570
  46ec0c:	mov	w1, #0x1                   	// #1
  46ec10:	str	w1, [x0]
  46ec14:	b	46ed74 <ferror@plt+0x6cff4>
  46ec18:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ec1c:	add	x0, x0, #0x524
  46ec20:	mov	w1, #0x1                   	// #1
  46ec24:	str	w1, [x0]
  46ec28:	b	46ed74 <ferror@plt+0x6cff4>
  46ec2c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ec30:	add	x0, x0, #0x53c
  46ec34:	mov	w1, #0x1                   	// #1
  46ec38:	str	w1, [x0]
  46ec3c:	b	46ed74 <ferror@plt+0x6cff4>
  46ec40:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ec44:	add	x0, x0, #0x56c
  46ec48:	mov	w1, #0x1                   	// #1
  46ec4c:	str	w1, [x0]
  46ec50:	b	46ed74 <ferror@plt+0x6cff4>
  46ec54:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ec58:	add	x0, x0, #0x554
  46ec5c:	ldr	w0, [x0]
  46ec60:	orr	w1, w0, #0x1
  46ec64:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ec68:	add	x0, x0, #0x554
  46ec6c:	str	w1, [x0]
  46ec70:	b	46ed74 <ferror@plt+0x6cff4>
  46ec74:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ec78:	add	x0, x0, #0x554
  46ec7c:	ldr	w0, [x0]
  46ec80:	orr	w1, w0, #0x2
  46ec84:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ec88:	add	x0, x0, #0x554
  46ec8c:	str	w1, [x0]
  46ec90:	b	46ed74 <ferror@plt+0x6cff4>
  46ec94:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ec98:	add	x0, x0, #0x564
  46ec9c:	mov	w1, #0x1                   	// #1
  46eca0:	str	w1, [x0]
  46eca4:	b	46ed74 <ferror@plt+0x6cff4>
  46eca8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ecac:	add	x0, x0, #0x534
  46ecb0:	mov	w1, #0x1                   	// #1
  46ecb4:	str	w1, [x0]
  46ecb8:	b	46ed74 <ferror@plt+0x6cff4>
  46ecbc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ecc0:	add	x0, x0, #0x530
  46ecc4:	mov	w1, #0x1                   	// #1
  46ecc8:	str	w1, [x0]
  46eccc:	b	46ed74 <ferror@plt+0x6cff4>
  46ecd0:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ecd4:	add	x0, x0, #0x558
  46ecd8:	mov	w1, #0x1                   	// #1
  46ecdc:	str	w1, [x0]
  46ece0:	b	46ed74 <ferror@plt+0x6cff4>
  46ece4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ece8:	add	x0, x0, #0x528
  46ecec:	mov	w1, #0x1                   	// #1
  46ecf0:	str	w1, [x0]
  46ecf4:	b	46ed74 <ferror@plt+0x6cff4>
  46ecf8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ecfc:	add	x0, x0, #0x520
  46ed00:	mov	w1, #0x1                   	// #1
  46ed04:	str	w1, [x0]
  46ed08:	b	46ed74 <ferror@plt+0x6cff4>
  46ed0c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ed10:	add	x0, x0, #0x544
  46ed14:	mov	w1, #0x1                   	// #1
  46ed18:	str	w1, [x0]
  46ed1c:	b	46ed74 <ferror@plt+0x6cff4>
  46ed20:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ed24:	add	x0, x0, #0x560
  46ed28:	mov	w1, #0x1                   	// #1
  46ed2c:	str	w1, [x0]
  46ed30:	b	46ed74 <ferror@plt+0x6cff4>
  46ed34:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ed38:	add	x0, x0, #0x55c
  46ed3c:	mov	w1, #0x1                   	// #1
  46ed40:	str	w1, [x0]
  46ed44:	b	46ed74 <ferror@plt+0x6cff4>
  46ed48:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ed4c:	add	x0, x0, #0x550
  46ed50:	mov	w1, #0x1                   	// #1
  46ed54:	str	w1, [x0]
  46ed58:	b	46ed74 <ferror@plt+0x6cff4>
  46ed5c:	adrp	x0, 4aa000 <warn@@Base+0x3b02c>
  46ed60:	add	x0, x0, #0x590
  46ed64:	bl	401d40 <gettext@plt>
  46ed68:	ldr	x1, [sp, #24]
  46ed6c:	bl	46efd4 <warn@@Base>
  46ed70:	nop
  46ed74:	ldr	w0, [sp, #44]
  46ed78:	ldr	x1, [sp, #24]
  46ed7c:	add	x0, x1, x0
  46ed80:	ldrb	w0, [x0]
  46ed84:	cmp	w0, #0x0
  46ed88:	b.ne	46eb64 <ferror@plt+0x6cde4>  // b.any
  46ed8c:	nop
  46ed90:	nop
  46ed94:	ldp	x29, x30, [sp], #48
  46ed98:	ret
  46ed9c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46eda0:	add	x0, x0, #0x524
  46eda4:	mov	w1, #0x1                   	// #1
  46eda8:	str	w1, [x0]
  46edac:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46edb0:	add	x0, x0, #0x538
  46edb4:	mov	w1, #0x1                   	// #1
  46edb8:	str	w1, [x0]
  46edbc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46edc0:	add	x0, x0, #0x554
  46edc4:	mov	w1, #0x1                   	// #1
  46edc8:	str	w1, [x0]
  46edcc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46edd0:	add	x0, x0, #0x530
  46edd4:	mov	w1, #0x1                   	// #1
  46edd8:	str	w1, [x0]
  46eddc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ede0:	add	x0, x0, #0x560
  46ede4:	mov	w1, #0x1                   	// #1
  46ede8:	str	w1, [x0]
  46edec:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46edf0:	add	x0, x0, #0x528
  46edf4:	mov	w1, #0x1                   	// #1
  46edf8:	str	w1, [x0]
  46edfc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ee00:	add	x0, x0, #0x558
  46ee04:	mov	w1, #0x1                   	// #1
  46ee08:	str	w1, [x0]
  46ee0c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ee10:	add	x0, x0, #0x52c
  46ee14:	mov	w1, #0x1                   	// #1
  46ee18:	str	w1, [x0]
  46ee1c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ee20:	add	x0, x0, #0x564
  46ee24:	mov	w1, #0x1                   	// #1
  46ee28:	str	w1, [x0]
  46ee2c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ee30:	add	x0, x0, #0x520
  46ee34:	mov	w1, #0x1                   	// #1
  46ee38:	str	w1, [x0]
  46ee3c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ee40:	add	x0, x0, #0x534
  46ee44:	mov	w1, #0x1                   	// #1
  46ee48:	str	w1, [x0]
  46ee4c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ee50:	add	x0, x0, #0x570
  46ee54:	mov	w1, #0x1                   	// #1
  46ee58:	str	w1, [x0]
  46ee5c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ee60:	add	x0, x0, #0x55c
  46ee64:	mov	w1, #0x1                   	// #1
  46ee68:	str	w1, [x0]
  46ee6c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ee70:	add	x0, x0, #0x550
  46ee74:	mov	w1, #0x1                   	// #1
  46ee78:	str	w1, [x0]
  46ee7c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ee80:	add	x0, x0, #0x544
  46ee84:	mov	w1, #0x1                   	// #1
  46ee88:	str	w1, [x0]
  46ee8c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46ee90:	add	x0, x0, #0x540
  46ee94:	mov	w1, #0x1                   	// #1
  46ee98:	str	w1, [x0]
  46ee9c:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46eea0:	add	x0, x0, #0x574
  46eea4:	mov	w1, #0x1                   	// #1
  46eea8:	str	w1, [x0]
  46eeac:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46eeb0:	add	x0, x0, #0x53c
  46eeb4:	mov	w1, #0x1                   	// #1
  46eeb8:	str	w1, [x0]
  46eebc:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46eec0:	add	x0, x0, #0x56c
  46eec4:	mov	w1, #0x1                   	// #1
  46eec8:	str	w1, [x0]
  46eecc:	nop
  46eed0:	ret

000000000046eed4 <error@@Base>:
  46eed4:	stp	x29, x30, [sp, #-304]!
  46eed8:	mov	x29, sp
  46eedc:	str	x19, [sp, #16]
  46eee0:	str	x0, [sp, #72]
  46eee4:	str	x1, [sp, #248]
  46eee8:	str	x2, [sp, #256]
  46eeec:	str	x3, [sp, #264]
  46eef0:	str	x4, [sp, #272]
  46eef4:	str	x5, [sp, #280]
  46eef8:	str	x6, [sp, #288]
  46eefc:	str	x7, [sp, #296]
  46ef00:	str	q0, [sp, #112]
  46ef04:	str	q1, [sp, #128]
  46ef08:	str	q2, [sp, #144]
  46ef0c:	str	q3, [sp, #160]
  46ef10:	str	q4, [sp, #176]
  46ef14:	str	q5, [sp, #192]
  46ef18:	str	q6, [sp, #208]
  46ef1c:	str	q7, [sp, #224]
  46ef20:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46ef24:	add	x0, x0, #0x708
  46ef28:	ldr	x0, [x0]
  46ef2c:	bl	401c70 <fflush@plt>
  46ef30:	add	x0, sp, #0x130
  46ef34:	str	x0, [sp, #80]
  46ef38:	add	x0, sp, #0x130
  46ef3c:	str	x0, [sp, #88]
  46ef40:	add	x0, sp, #0xf0
  46ef44:	str	x0, [sp, #96]
  46ef48:	mov	w0, #0xffffffc8            	// #-56
  46ef4c:	str	w0, [sp, #104]
  46ef50:	mov	w0, #0xffffff80            	// #-128
  46ef54:	str	w0, [sp, #108]
  46ef58:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46ef5c:	add	x0, x0, #0x6f0
  46ef60:	ldr	x19, [x0]
  46ef64:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46ef68:	add	x0, x0, #0x7f8
  46ef6c:	bl	401d40 <gettext@plt>
  46ef70:	mov	x1, x0
  46ef74:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  46ef78:	add	x0, x0, #0x260
  46ef7c:	ldr	x0, [x0]
  46ef80:	mov	x2, x0
  46ef84:	mov	x0, x19
  46ef88:	bl	401d60 <fprintf@plt>
  46ef8c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46ef90:	add	x0, x0, #0x6f0
  46ef94:	ldr	x4, [x0]
  46ef98:	add	x2, sp, #0x20
  46ef9c:	add	x3, sp, #0x50
  46efa0:	ldp	x0, x1, [x3]
  46efa4:	stp	x0, x1, [x2]
  46efa8:	ldp	x0, x1, [x3, #16]
  46efac:	stp	x0, x1, [x2, #16]
  46efb0:	add	x0, sp, #0x20
  46efb4:	mov	x2, x0
  46efb8:	ldr	x1, [sp, #72]
  46efbc:	mov	x0, x4
  46efc0:	bl	401ce0 <vfprintf@plt>
  46efc4:	nop
  46efc8:	ldr	x19, [sp, #16]
  46efcc:	ldp	x29, x30, [sp], #304
  46efd0:	ret

000000000046efd4 <warn@@Base>:
  46efd4:	stp	x29, x30, [sp, #-304]!
  46efd8:	mov	x29, sp
  46efdc:	str	x19, [sp, #16]
  46efe0:	str	x0, [sp, #72]
  46efe4:	str	x1, [sp, #248]
  46efe8:	str	x2, [sp, #256]
  46efec:	str	x3, [sp, #264]
  46eff0:	str	x4, [sp, #272]
  46eff4:	str	x5, [sp, #280]
  46eff8:	str	x6, [sp, #288]
  46effc:	str	x7, [sp, #296]
  46f000:	str	q0, [sp, #112]
  46f004:	str	q1, [sp, #128]
  46f008:	str	q2, [sp, #144]
  46f00c:	str	q3, [sp, #160]
  46f010:	str	q4, [sp, #176]
  46f014:	str	q5, [sp, #192]
  46f018:	str	q6, [sp, #208]
  46f01c:	str	q7, [sp, #224]
  46f020:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46f024:	add	x0, x0, #0x708
  46f028:	ldr	x0, [x0]
  46f02c:	bl	401c70 <fflush@plt>
  46f030:	add	x0, sp, #0x130
  46f034:	str	x0, [sp, #80]
  46f038:	add	x0, sp, #0x130
  46f03c:	str	x0, [sp, #88]
  46f040:	add	x0, sp, #0xf0
  46f044:	str	x0, [sp, #96]
  46f048:	mov	w0, #0xffffffc8            	// #-56
  46f04c:	str	w0, [sp, #104]
  46f050:	mov	w0, #0xffffff80            	// #-128
  46f054:	str	w0, [sp, #108]
  46f058:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46f05c:	add	x0, x0, #0x6f0
  46f060:	ldr	x19, [x0]
  46f064:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46f068:	add	x0, x0, #0x808
  46f06c:	bl	401d40 <gettext@plt>
  46f070:	mov	x1, x0
  46f074:	adrp	x0, 4c6000 <warn@@Base+0x5702c>
  46f078:	add	x0, x0, #0x260
  46f07c:	ldr	x0, [x0]
  46f080:	mov	x2, x0
  46f084:	mov	x0, x19
  46f088:	bl	401d60 <fprintf@plt>
  46f08c:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  46f090:	add	x0, x0, #0x6f0
  46f094:	ldr	x4, [x0]
  46f098:	add	x2, sp, #0x20
  46f09c:	add	x3, sp, #0x50
  46f0a0:	ldp	x0, x1, [x3]
  46f0a4:	stp	x0, x1, [x2]
  46f0a8:	ldp	x0, x1, [x3, #16]
  46f0ac:	stp	x0, x1, [x2, #16]
  46f0b0:	add	x0, sp, #0x20
  46f0b4:	mov	x2, x0
  46f0b8:	ldr	x1, [sp, #72]
  46f0bc:	mov	x0, x4
  46f0c0:	bl	401ce0 <vfprintf@plt>
  46f0c4:	nop
  46f0c8:	ldr	x19, [sp, #16]
  46f0cc:	ldp	x29, x30, [sp], #304
  46f0d0:	ret
  46f0d4:	stp	x29, x30, [sp, #-48]!
  46f0d8:	mov	x29, sp
  46f0dc:	str	x0, [sp, #40]
  46f0e0:	str	x1, [sp, #32]
  46f0e4:	str	w2, [sp, #28]
  46f0e8:	ldr	w0, [sp, #28]
  46f0ec:	cmp	w0, #0x8
  46f0f0:	b.eq	46f14c <warn@@Base+0x178>  // b.none
  46f0f4:	ldr	w0, [sp, #28]
  46f0f8:	cmp	w0, #0x8
  46f0fc:	b.gt	46f208 <warn@@Base+0x234>
  46f100:	ldr	w0, [sp, #28]
  46f104:	cmp	w0, #0x4
  46f108:	b.eq	46f1ac <warn@@Base+0x1d8>  // b.none
  46f10c:	ldr	w0, [sp, #28]
  46f110:	cmp	w0, #0x4
  46f114:	b.gt	46f208 <warn@@Base+0x234>
  46f118:	ldr	w0, [sp, #28]
  46f11c:	cmp	w0, #0x3
  46f120:	b.eq	46f1c4 <warn@@Base+0x1f0>  // b.none
  46f124:	ldr	w0, [sp, #28]
  46f128:	cmp	w0, #0x3
  46f12c:	b.gt	46f208 <warn@@Base+0x234>
  46f130:	ldr	w0, [sp, #28]
  46f134:	cmp	w0, #0x1
  46f138:	b.eq	46f1f4 <warn@@Base+0x220>  // b.none
  46f13c:	ldr	w0, [sp, #28]
  46f140:	cmp	w0, #0x2
  46f144:	b.eq	46f1dc <warn@@Base+0x208>  // b.none
  46f148:	b	46f208 <warn@@Base+0x234>
  46f14c:	ldr	x0, [sp, #32]
  46f150:	lsr	x1, x0, #56
  46f154:	ldr	x0, [sp, #40]
  46f158:	add	x0, x0, #0x7
  46f15c:	and	w1, w1, #0xff
  46f160:	strb	w1, [x0]
  46f164:	ldr	x0, [sp, #32]
  46f168:	lsr	x1, x0, #48
  46f16c:	ldr	x0, [sp, #40]
  46f170:	add	x0, x0, #0x6
  46f174:	and	w1, w1, #0xff
  46f178:	strb	w1, [x0]
  46f17c:	ldr	x0, [sp, #32]
  46f180:	lsr	x1, x0, #40
  46f184:	ldr	x0, [sp, #40]
  46f188:	add	x0, x0, #0x5
  46f18c:	and	w1, w1, #0xff
  46f190:	strb	w1, [x0]
  46f194:	ldr	x0, [sp, #32]
  46f198:	lsr	x1, x0, #32
  46f19c:	ldr	x0, [sp, #40]
  46f1a0:	add	x0, x0, #0x4
  46f1a4:	and	w1, w1, #0xff
  46f1a8:	strb	w1, [x0]
  46f1ac:	ldr	x0, [sp, #32]
  46f1b0:	lsr	x1, x0, #24
  46f1b4:	ldr	x0, [sp, #40]
  46f1b8:	add	x0, x0, #0x3
  46f1bc:	and	w1, w1, #0xff
  46f1c0:	strb	w1, [x0]
  46f1c4:	ldr	x0, [sp, #32]
  46f1c8:	lsr	x1, x0, #16
  46f1cc:	ldr	x0, [sp, #40]
  46f1d0:	add	x0, x0, #0x2
  46f1d4:	and	w1, w1, #0xff
  46f1d8:	strb	w1, [x0]
  46f1dc:	ldr	x0, [sp, #32]
  46f1e0:	lsr	x1, x0, #8
  46f1e4:	ldr	x0, [sp, #40]
  46f1e8:	add	x0, x0, #0x1
  46f1ec:	and	w1, w1, #0xff
  46f1f0:	strb	w1, [x0]
  46f1f4:	ldr	x0, [sp, #32]
  46f1f8:	and	w1, w0, #0xff
  46f1fc:	ldr	x0, [sp, #40]
  46f200:	strb	w1, [x0]
  46f204:	b	46f220 <warn@@Base+0x24c>
  46f208:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46f20c:	add	x0, x0, #0x818
  46f210:	bl	401d40 <gettext@plt>
  46f214:	ldr	w1, [sp, #28]
  46f218:	bl	46eed4 <error@@Base>
  46f21c:	bl	401b80 <abort@plt>
  46f220:	nop
  46f224:	ldp	x29, x30, [sp], #48
  46f228:	ret
  46f22c:	stp	x29, x30, [sp, #-48]!
  46f230:	mov	x29, sp
  46f234:	str	x0, [sp, #40]
  46f238:	str	x1, [sp, #32]
  46f23c:	str	w2, [sp, #28]
  46f240:	ldr	w0, [sp, #28]
  46f244:	cmp	w0, #0x8
  46f248:	b.eq	46f2a4 <warn@@Base+0x2d0>  // b.none
  46f24c:	ldr	w0, [sp, #28]
  46f250:	cmp	w0, #0x8
  46f254:	b.gt	46f38c <warn@@Base+0x3b8>
  46f258:	ldr	w0, [sp, #28]
  46f25c:	cmp	w0, #0x4
  46f260:	b.eq	46f318 <warn@@Base+0x344>  // b.none
  46f264:	ldr	w0, [sp, #28]
  46f268:	cmp	w0, #0x4
  46f26c:	b.gt	46f38c <warn@@Base+0x3b8>
  46f270:	ldr	w0, [sp, #28]
  46f274:	cmp	w0, #0x3
  46f278:	b.eq	46f338 <warn@@Base+0x364>  // b.none
  46f27c:	ldr	w0, [sp, #28]
  46f280:	cmp	w0, #0x3
  46f284:	b.gt	46f38c <warn@@Base+0x3b8>
  46f288:	ldr	w0, [sp, #28]
  46f28c:	cmp	w0, #0x1
  46f290:	b.eq	46f378 <warn@@Base+0x3a4>  // b.none
  46f294:	ldr	w0, [sp, #28]
  46f298:	cmp	w0, #0x2
  46f29c:	b.eq	46f358 <warn@@Base+0x384>  // b.none
  46f2a0:	b	46f38c <warn@@Base+0x3b8>
  46f2a4:	ldr	x0, [sp, #40]
  46f2a8:	add	x0, x0, #0x7
  46f2ac:	ldr	x1, [sp, #32]
  46f2b0:	and	w1, w1, #0xff
  46f2b4:	strb	w1, [x0]
  46f2b8:	ldr	x0, [sp, #32]
  46f2bc:	lsr	x1, x0, #8
  46f2c0:	ldr	x0, [sp, #40]
  46f2c4:	add	x0, x0, #0x6
  46f2c8:	and	w1, w1, #0xff
  46f2cc:	strb	w1, [x0]
  46f2d0:	ldr	x0, [sp, #32]
  46f2d4:	lsr	x1, x0, #16
  46f2d8:	ldr	x0, [sp, #40]
  46f2dc:	add	x0, x0, #0x5
  46f2e0:	and	w1, w1, #0xff
  46f2e4:	strb	w1, [x0]
  46f2e8:	ldr	x0, [sp, #32]
  46f2ec:	lsr	x1, x0, #24
  46f2f0:	ldr	x0, [sp, #40]
  46f2f4:	add	x0, x0, #0x4
  46f2f8:	and	w1, w1, #0xff
  46f2fc:	strb	w1, [x0]
  46f300:	ldr	x0, [sp, #32]
  46f304:	lsr	x0, x0, #16
  46f308:	str	x0, [sp, #32]
  46f30c:	ldr	x0, [sp, #32]
  46f310:	lsr	x0, x0, #16
  46f314:	str	x0, [sp, #32]
  46f318:	ldr	x0, [sp, #40]
  46f31c:	add	x0, x0, #0x3
  46f320:	ldr	x1, [sp, #32]
  46f324:	and	w1, w1, #0xff
  46f328:	strb	w1, [x0]
  46f32c:	ldr	x0, [sp, #32]
  46f330:	lsr	x0, x0, #8
  46f334:	str	x0, [sp, #32]
  46f338:	ldr	x0, [sp, #40]
  46f33c:	add	x0, x0, #0x2
  46f340:	ldr	x1, [sp, #32]
  46f344:	and	w1, w1, #0xff
  46f348:	strb	w1, [x0]
  46f34c:	ldr	x0, [sp, #32]
  46f350:	lsr	x0, x0, #8
  46f354:	str	x0, [sp, #32]
  46f358:	ldr	x0, [sp, #40]
  46f35c:	add	x0, x0, #0x1
  46f360:	ldr	x1, [sp, #32]
  46f364:	and	w1, w1, #0xff
  46f368:	strb	w1, [x0]
  46f36c:	ldr	x0, [sp, #32]
  46f370:	lsr	x0, x0, #8
  46f374:	str	x0, [sp, #32]
  46f378:	ldr	x0, [sp, #32]
  46f37c:	and	w1, w0, #0xff
  46f380:	ldr	x0, [sp, #40]
  46f384:	strb	w1, [x0]
  46f388:	b	46f3a4 <warn@@Base+0x3d0>
  46f38c:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46f390:	add	x0, x0, #0x818
  46f394:	bl	401d40 <gettext@plt>
  46f398:	ldr	w1, [sp, #28]
  46f39c:	bl	46eed4 <error@@Base>
  46f3a0:	bl	401b80 <abort@plt>
  46f3a4:	nop
  46f3a8:	ldp	x29, x30, [sp], #48
  46f3ac:	ret
  46f3b0:	stp	x29, x30, [sp, #-32]!
  46f3b4:	mov	x29, sp
  46f3b8:	str	x0, [sp, #24]
  46f3bc:	str	w1, [sp, #20]
  46f3c0:	ldr	w0, [sp, #20]
  46f3c4:	cmp	w0, #0x8
  46f3c8:	b.eq	46f6d4 <warn@@Base+0x700>  // b.none
  46f3cc:	ldr	w0, [sp, #20]
  46f3d0:	cmp	w0, #0x8
  46f3d4:	b.gt	46f78c <warn@@Base+0x7b8>
  46f3d8:	ldr	w0, [sp, #20]
  46f3dc:	cmp	w0, #0x7
  46f3e0:	b.eq	46f634 <warn@@Base+0x660>  // b.none
  46f3e4:	ldr	w0, [sp, #20]
  46f3e8:	cmp	w0, #0x7
  46f3ec:	b.gt	46f78c <warn@@Base+0x7b8>
  46f3f0:	ldr	w0, [sp, #20]
  46f3f4:	cmp	w0, #0x6
  46f3f8:	b.eq	46f5ac <warn@@Base+0x5d8>  // b.none
  46f3fc:	ldr	w0, [sp, #20]
  46f400:	cmp	w0, #0x6
  46f404:	b.gt	46f78c <warn@@Base+0x7b8>
  46f408:	ldr	w0, [sp, #20]
  46f40c:	cmp	w0, #0x5
  46f410:	b.eq	46f53c <warn@@Base+0x568>  // b.none
  46f414:	ldr	w0, [sp, #20]
  46f418:	cmp	w0, #0x5
  46f41c:	b.gt	46f78c <warn@@Base+0x7b8>
  46f420:	ldr	w0, [sp, #20]
  46f424:	cmp	w0, #0x4
  46f428:	b.eq	46f4e4 <warn@@Base+0x510>  // b.none
  46f42c:	ldr	w0, [sp, #20]
  46f430:	cmp	w0, #0x4
  46f434:	b.gt	46f78c <warn@@Base+0x7b8>
  46f438:	ldr	w0, [sp, #20]
  46f43c:	cmp	w0, #0x3
  46f440:	b.eq	46f4a4 <warn@@Base+0x4d0>  // b.none
  46f444:	ldr	w0, [sp, #20]
  46f448:	cmp	w0, #0x3
  46f44c:	b.gt	46f78c <warn@@Base+0x7b8>
  46f450:	ldr	w0, [sp, #20]
  46f454:	cmp	w0, #0x1
  46f458:	b.eq	46f46c <warn@@Base+0x498>  // b.none
  46f45c:	ldr	w0, [sp, #20]
  46f460:	cmp	w0, #0x2
  46f464:	b.eq	46f47c <warn@@Base+0x4a8>  // b.none
  46f468:	b	46f78c <warn@@Base+0x7b8>
  46f46c:	ldr	x0, [sp, #24]
  46f470:	ldrb	w0, [x0]
  46f474:	and	x0, x0, #0xff
  46f478:	b	46f7a4 <warn@@Base+0x7d0>
  46f47c:	ldr	x0, [sp, #24]
  46f480:	ldrb	w0, [x0]
  46f484:	mov	w1, w0
  46f488:	ldr	x0, [sp, #24]
  46f48c:	add	x0, x0, #0x1
  46f490:	ldrb	w0, [x0]
  46f494:	lsl	w0, w0, #8
  46f498:	orr	w0, w1, w0
  46f49c:	mov	w0, w0
  46f4a0:	b	46f7a4 <warn@@Base+0x7d0>
  46f4a4:	ldr	x0, [sp, #24]
  46f4a8:	ldrb	w0, [x0]
  46f4ac:	and	x1, x0, #0xff
  46f4b0:	ldr	x0, [sp, #24]
  46f4b4:	add	x0, x0, #0x1
  46f4b8:	ldrb	w0, [x0]
  46f4bc:	and	x0, x0, #0xff
  46f4c0:	lsl	x0, x0, #8
  46f4c4:	orr	x1, x1, x0
  46f4c8:	ldr	x0, [sp, #24]
  46f4cc:	add	x0, x0, #0x2
  46f4d0:	ldrb	w0, [x0]
  46f4d4:	and	x0, x0, #0xff
  46f4d8:	lsl	x0, x0, #16
  46f4dc:	orr	x0, x1, x0
  46f4e0:	b	46f7a4 <warn@@Base+0x7d0>
  46f4e4:	ldr	x0, [sp, #24]
  46f4e8:	ldrb	w0, [x0]
  46f4ec:	and	x1, x0, #0xff
  46f4f0:	ldr	x0, [sp, #24]
  46f4f4:	add	x0, x0, #0x1
  46f4f8:	ldrb	w0, [x0]
  46f4fc:	and	x0, x0, #0xff
  46f500:	lsl	x0, x0, #8
  46f504:	orr	x1, x1, x0
  46f508:	ldr	x0, [sp, #24]
  46f50c:	add	x0, x0, #0x2
  46f510:	ldrb	w0, [x0]
  46f514:	and	x0, x0, #0xff
  46f518:	lsl	x0, x0, #16
  46f51c:	orr	x1, x1, x0
  46f520:	ldr	x0, [sp, #24]
  46f524:	add	x0, x0, #0x3
  46f528:	ldrb	w0, [x0]
  46f52c:	and	x0, x0, #0xff
  46f530:	lsl	x0, x0, #24
  46f534:	orr	x0, x1, x0
  46f538:	b	46f7a4 <warn@@Base+0x7d0>
  46f53c:	ldr	x0, [sp, #24]
  46f540:	ldrb	w0, [x0]
  46f544:	and	x1, x0, #0xff
  46f548:	ldr	x0, [sp, #24]
  46f54c:	add	x0, x0, #0x1
  46f550:	ldrb	w0, [x0]
  46f554:	and	x0, x0, #0xff
  46f558:	lsl	x0, x0, #8
  46f55c:	orr	x1, x1, x0
  46f560:	ldr	x0, [sp, #24]
  46f564:	add	x0, x0, #0x2
  46f568:	ldrb	w0, [x0]
  46f56c:	and	x0, x0, #0xff
  46f570:	lsl	x0, x0, #16
  46f574:	orr	x1, x1, x0
  46f578:	ldr	x0, [sp, #24]
  46f57c:	add	x0, x0, #0x3
  46f580:	ldrb	w0, [x0]
  46f584:	and	x0, x0, #0xff
  46f588:	lsl	x0, x0, #24
  46f58c:	orr	x1, x1, x0
  46f590:	ldr	x0, [sp, #24]
  46f594:	add	x0, x0, #0x4
  46f598:	ldrb	w0, [x0]
  46f59c:	and	x0, x0, #0xff
  46f5a0:	lsl	x0, x0, #32
  46f5a4:	orr	x0, x1, x0
  46f5a8:	b	46f7a4 <warn@@Base+0x7d0>
  46f5ac:	ldr	x0, [sp, #24]
  46f5b0:	ldrb	w0, [x0]
  46f5b4:	and	x1, x0, #0xff
  46f5b8:	ldr	x0, [sp, #24]
  46f5bc:	add	x0, x0, #0x1
  46f5c0:	ldrb	w0, [x0]
  46f5c4:	and	x0, x0, #0xff
  46f5c8:	lsl	x0, x0, #8
  46f5cc:	orr	x1, x1, x0
  46f5d0:	ldr	x0, [sp, #24]
  46f5d4:	add	x0, x0, #0x2
  46f5d8:	ldrb	w0, [x0]
  46f5dc:	and	x0, x0, #0xff
  46f5e0:	lsl	x0, x0, #16
  46f5e4:	orr	x1, x1, x0
  46f5e8:	ldr	x0, [sp, #24]
  46f5ec:	add	x0, x0, #0x3
  46f5f0:	ldrb	w0, [x0]
  46f5f4:	and	x0, x0, #0xff
  46f5f8:	lsl	x0, x0, #24
  46f5fc:	orr	x1, x1, x0
  46f600:	ldr	x0, [sp, #24]
  46f604:	add	x0, x0, #0x4
  46f608:	ldrb	w0, [x0]
  46f60c:	and	x0, x0, #0xff
  46f610:	lsl	x0, x0, #32
  46f614:	orr	x1, x1, x0
  46f618:	ldr	x0, [sp, #24]
  46f61c:	add	x0, x0, #0x5
  46f620:	ldrb	w0, [x0]
  46f624:	and	x0, x0, #0xff
  46f628:	lsl	x0, x0, #40
  46f62c:	orr	x0, x1, x0
  46f630:	b	46f7a4 <warn@@Base+0x7d0>
  46f634:	ldr	x0, [sp, #24]
  46f638:	ldrb	w0, [x0]
  46f63c:	and	x1, x0, #0xff
  46f640:	ldr	x0, [sp, #24]
  46f644:	add	x0, x0, #0x1
  46f648:	ldrb	w0, [x0]
  46f64c:	and	x0, x0, #0xff
  46f650:	lsl	x0, x0, #8
  46f654:	orr	x1, x1, x0
  46f658:	ldr	x0, [sp, #24]
  46f65c:	add	x0, x0, #0x2
  46f660:	ldrb	w0, [x0]
  46f664:	and	x0, x0, #0xff
  46f668:	lsl	x0, x0, #16
  46f66c:	orr	x1, x1, x0
  46f670:	ldr	x0, [sp, #24]
  46f674:	add	x0, x0, #0x3
  46f678:	ldrb	w0, [x0]
  46f67c:	and	x0, x0, #0xff
  46f680:	lsl	x0, x0, #24
  46f684:	orr	x1, x1, x0
  46f688:	ldr	x0, [sp, #24]
  46f68c:	add	x0, x0, #0x4
  46f690:	ldrb	w0, [x0]
  46f694:	and	x0, x0, #0xff
  46f698:	lsl	x0, x0, #32
  46f69c:	orr	x1, x1, x0
  46f6a0:	ldr	x0, [sp, #24]
  46f6a4:	add	x0, x0, #0x5
  46f6a8:	ldrb	w0, [x0]
  46f6ac:	and	x0, x0, #0xff
  46f6b0:	lsl	x0, x0, #40
  46f6b4:	orr	x1, x1, x0
  46f6b8:	ldr	x0, [sp, #24]
  46f6bc:	add	x0, x0, #0x6
  46f6c0:	ldrb	w0, [x0]
  46f6c4:	and	x0, x0, #0xff
  46f6c8:	lsl	x0, x0, #48
  46f6cc:	orr	x0, x1, x0
  46f6d0:	b	46f7a4 <warn@@Base+0x7d0>
  46f6d4:	ldr	x0, [sp, #24]
  46f6d8:	ldrb	w0, [x0]
  46f6dc:	and	x1, x0, #0xff
  46f6e0:	ldr	x0, [sp, #24]
  46f6e4:	add	x0, x0, #0x1
  46f6e8:	ldrb	w0, [x0]
  46f6ec:	and	x0, x0, #0xff
  46f6f0:	lsl	x0, x0, #8
  46f6f4:	orr	x1, x1, x0
  46f6f8:	ldr	x0, [sp, #24]
  46f6fc:	add	x0, x0, #0x2
  46f700:	ldrb	w0, [x0]
  46f704:	and	x0, x0, #0xff
  46f708:	lsl	x0, x0, #16
  46f70c:	orr	x1, x1, x0
  46f710:	ldr	x0, [sp, #24]
  46f714:	add	x0, x0, #0x3
  46f718:	ldrb	w0, [x0]
  46f71c:	and	x0, x0, #0xff
  46f720:	lsl	x0, x0, #24
  46f724:	orr	x1, x1, x0
  46f728:	ldr	x0, [sp, #24]
  46f72c:	add	x0, x0, #0x4
  46f730:	ldrb	w0, [x0]
  46f734:	and	x0, x0, #0xff
  46f738:	lsl	x0, x0, #32
  46f73c:	orr	x1, x1, x0
  46f740:	ldr	x0, [sp, #24]
  46f744:	add	x0, x0, #0x5
  46f748:	ldrb	w0, [x0]
  46f74c:	and	x0, x0, #0xff
  46f750:	lsl	x0, x0, #40
  46f754:	orr	x1, x1, x0
  46f758:	ldr	x0, [sp, #24]
  46f75c:	add	x0, x0, #0x6
  46f760:	ldrb	w0, [x0]
  46f764:	and	x0, x0, #0xff
  46f768:	lsl	x0, x0, #48
  46f76c:	orr	x1, x1, x0
  46f770:	ldr	x0, [sp, #24]
  46f774:	add	x0, x0, #0x7
  46f778:	ldrb	w0, [x0]
  46f77c:	and	x0, x0, #0xff
  46f780:	lsl	x0, x0, #56
  46f784:	orr	x0, x1, x0
  46f788:	b	46f7a4 <warn@@Base+0x7d0>
  46f78c:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46f790:	add	x0, x0, #0x818
  46f794:	bl	401d40 <gettext@plt>
  46f798:	ldr	w1, [sp, #20]
  46f79c:	bl	46eed4 <error@@Base>
  46f7a0:	bl	401b80 <abort@plt>
  46f7a4:	ldp	x29, x30, [sp], #32
  46f7a8:	ret
  46f7ac:	stp	x29, x30, [sp, #-32]!
  46f7b0:	mov	x29, sp
  46f7b4:	str	x0, [sp, #24]
  46f7b8:	str	w1, [sp, #20]
  46f7bc:	ldr	w0, [sp, #20]
  46f7c0:	cmp	w0, #0x8
  46f7c4:	b.eq	46fad0 <warn@@Base+0xafc>  // b.none
  46f7c8:	ldr	w0, [sp, #20]
  46f7cc:	cmp	w0, #0x8
  46f7d0:	b.gt	46fb88 <warn@@Base+0xbb4>
  46f7d4:	ldr	w0, [sp, #20]
  46f7d8:	cmp	w0, #0x7
  46f7dc:	b.eq	46fa30 <warn@@Base+0xa5c>  // b.none
  46f7e0:	ldr	w0, [sp, #20]
  46f7e4:	cmp	w0, #0x7
  46f7e8:	b.gt	46fb88 <warn@@Base+0xbb4>
  46f7ec:	ldr	w0, [sp, #20]
  46f7f0:	cmp	w0, #0x6
  46f7f4:	b.eq	46f9a8 <warn@@Base+0x9d4>  // b.none
  46f7f8:	ldr	w0, [sp, #20]
  46f7fc:	cmp	w0, #0x6
  46f800:	b.gt	46fb88 <warn@@Base+0xbb4>
  46f804:	ldr	w0, [sp, #20]
  46f808:	cmp	w0, #0x5
  46f80c:	b.eq	46f938 <warn@@Base+0x964>  // b.none
  46f810:	ldr	w0, [sp, #20]
  46f814:	cmp	w0, #0x5
  46f818:	b.gt	46fb88 <warn@@Base+0xbb4>
  46f81c:	ldr	w0, [sp, #20]
  46f820:	cmp	w0, #0x4
  46f824:	b.eq	46f8e0 <warn@@Base+0x90c>  // b.none
  46f828:	ldr	w0, [sp, #20]
  46f82c:	cmp	w0, #0x4
  46f830:	b.gt	46fb88 <warn@@Base+0xbb4>
  46f834:	ldr	w0, [sp, #20]
  46f838:	cmp	w0, #0x3
  46f83c:	b.eq	46f8a0 <warn@@Base+0x8cc>  // b.none
  46f840:	ldr	w0, [sp, #20]
  46f844:	cmp	w0, #0x3
  46f848:	b.gt	46fb88 <warn@@Base+0xbb4>
  46f84c:	ldr	w0, [sp, #20]
  46f850:	cmp	w0, #0x1
  46f854:	b.eq	46f868 <warn@@Base+0x894>  // b.none
  46f858:	ldr	w0, [sp, #20]
  46f85c:	cmp	w0, #0x2
  46f860:	b.eq	46f878 <warn@@Base+0x8a4>  // b.none
  46f864:	b	46fb88 <warn@@Base+0xbb4>
  46f868:	ldr	x0, [sp, #24]
  46f86c:	ldrb	w0, [x0]
  46f870:	and	x0, x0, #0xff
  46f874:	b	46fba0 <warn@@Base+0xbcc>
  46f878:	ldr	x0, [sp, #24]
  46f87c:	add	x0, x0, #0x1
  46f880:	ldrb	w0, [x0]
  46f884:	mov	w1, w0
  46f888:	ldr	x0, [sp, #24]
  46f88c:	ldrb	w0, [x0]
  46f890:	lsl	w0, w0, #8
  46f894:	orr	w0, w1, w0
  46f898:	mov	w0, w0
  46f89c:	b	46fba0 <warn@@Base+0xbcc>
  46f8a0:	ldr	x0, [sp, #24]
  46f8a4:	add	x0, x0, #0x2
  46f8a8:	ldrb	w0, [x0]
  46f8ac:	and	x1, x0, #0xff
  46f8b0:	ldr	x0, [sp, #24]
  46f8b4:	add	x0, x0, #0x1
  46f8b8:	ldrb	w0, [x0]
  46f8bc:	and	x0, x0, #0xff
  46f8c0:	lsl	x0, x0, #8
  46f8c4:	orr	x1, x1, x0
  46f8c8:	ldr	x0, [sp, #24]
  46f8cc:	ldrb	w0, [x0]
  46f8d0:	and	x0, x0, #0xff
  46f8d4:	lsl	x0, x0, #16
  46f8d8:	orr	x0, x1, x0
  46f8dc:	b	46fba0 <warn@@Base+0xbcc>
  46f8e0:	ldr	x0, [sp, #24]
  46f8e4:	add	x0, x0, #0x3
  46f8e8:	ldrb	w0, [x0]
  46f8ec:	and	x1, x0, #0xff
  46f8f0:	ldr	x0, [sp, #24]
  46f8f4:	add	x0, x0, #0x2
  46f8f8:	ldrb	w0, [x0]
  46f8fc:	and	x0, x0, #0xff
  46f900:	lsl	x0, x0, #8
  46f904:	orr	x1, x1, x0
  46f908:	ldr	x0, [sp, #24]
  46f90c:	add	x0, x0, #0x1
  46f910:	ldrb	w0, [x0]
  46f914:	and	x0, x0, #0xff
  46f918:	lsl	x0, x0, #16
  46f91c:	orr	x1, x1, x0
  46f920:	ldr	x0, [sp, #24]
  46f924:	ldrb	w0, [x0]
  46f928:	and	x0, x0, #0xff
  46f92c:	lsl	x0, x0, #24
  46f930:	orr	x0, x1, x0
  46f934:	b	46fba0 <warn@@Base+0xbcc>
  46f938:	ldr	x0, [sp, #24]
  46f93c:	add	x0, x0, #0x4
  46f940:	ldrb	w0, [x0]
  46f944:	and	x1, x0, #0xff
  46f948:	ldr	x0, [sp, #24]
  46f94c:	add	x0, x0, #0x3
  46f950:	ldrb	w0, [x0]
  46f954:	and	x0, x0, #0xff
  46f958:	lsl	x0, x0, #8
  46f95c:	orr	x1, x1, x0
  46f960:	ldr	x0, [sp, #24]
  46f964:	add	x0, x0, #0x2
  46f968:	ldrb	w0, [x0]
  46f96c:	and	x0, x0, #0xff
  46f970:	lsl	x0, x0, #16
  46f974:	orr	x1, x1, x0
  46f978:	ldr	x0, [sp, #24]
  46f97c:	add	x0, x0, #0x1
  46f980:	ldrb	w0, [x0]
  46f984:	and	x0, x0, #0xff
  46f988:	lsl	x0, x0, #24
  46f98c:	orr	x1, x1, x0
  46f990:	ldr	x0, [sp, #24]
  46f994:	ldrb	w0, [x0]
  46f998:	and	x0, x0, #0xff
  46f99c:	lsl	x0, x0, #32
  46f9a0:	orr	x0, x1, x0
  46f9a4:	b	46fba0 <warn@@Base+0xbcc>
  46f9a8:	ldr	x0, [sp, #24]
  46f9ac:	add	x0, x0, #0x5
  46f9b0:	ldrb	w0, [x0]
  46f9b4:	and	x1, x0, #0xff
  46f9b8:	ldr	x0, [sp, #24]
  46f9bc:	add	x0, x0, #0x4
  46f9c0:	ldrb	w0, [x0]
  46f9c4:	and	x0, x0, #0xff
  46f9c8:	lsl	x0, x0, #8
  46f9cc:	orr	x1, x1, x0
  46f9d0:	ldr	x0, [sp, #24]
  46f9d4:	add	x0, x0, #0x3
  46f9d8:	ldrb	w0, [x0]
  46f9dc:	and	x0, x0, #0xff
  46f9e0:	lsl	x0, x0, #16
  46f9e4:	orr	x1, x1, x0
  46f9e8:	ldr	x0, [sp, #24]
  46f9ec:	add	x0, x0, #0x2
  46f9f0:	ldrb	w0, [x0]
  46f9f4:	and	x0, x0, #0xff
  46f9f8:	lsl	x0, x0, #24
  46f9fc:	orr	x1, x1, x0
  46fa00:	ldr	x0, [sp, #24]
  46fa04:	add	x0, x0, #0x1
  46fa08:	ldrb	w0, [x0]
  46fa0c:	and	x0, x0, #0xff
  46fa10:	lsl	x0, x0, #32
  46fa14:	orr	x1, x1, x0
  46fa18:	ldr	x0, [sp, #24]
  46fa1c:	ldrb	w0, [x0]
  46fa20:	and	x0, x0, #0xff
  46fa24:	lsl	x0, x0, #40
  46fa28:	orr	x0, x1, x0
  46fa2c:	b	46fba0 <warn@@Base+0xbcc>
  46fa30:	ldr	x0, [sp, #24]
  46fa34:	add	x0, x0, #0x6
  46fa38:	ldrb	w0, [x0]
  46fa3c:	and	x1, x0, #0xff
  46fa40:	ldr	x0, [sp, #24]
  46fa44:	add	x0, x0, #0x5
  46fa48:	ldrb	w0, [x0]
  46fa4c:	and	x0, x0, #0xff
  46fa50:	lsl	x0, x0, #8
  46fa54:	orr	x1, x1, x0
  46fa58:	ldr	x0, [sp, #24]
  46fa5c:	add	x0, x0, #0x4
  46fa60:	ldrb	w0, [x0]
  46fa64:	and	x0, x0, #0xff
  46fa68:	lsl	x0, x0, #16
  46fa6c:	orr	x1, x1, x0
  46fa70:	ldr	x0, [sp, #24]
  46fa74:	add	x0, x0, #0x3
  46fa78:	ldrb	w0, [x0]
  46fa7c:	and	x0, x0, #0xff
  46fa80:	lsl	x0, x0, #24
  46fa84:	orr	x1, x1, x0
  46fa88:	ldr	x0, [sp, #24]
  46fa8c:	add	x0, x0, #0x2
  46fa90:	ldrb	w0, [x0]
  46fa94:	and	x0, x0, #0xff
  46fa98:	lsl	x0, x0, #32
  46fa9c:	orr	x1, x1, x0
  46faa0:	ldr	x0, [sp, #24]
  46faa4:	add	x0, x0, #0x1
  46faa8:	ldrb	w0, [x0]
  46faac:	and	x0, x0, #0xff
  46fab0:	lsl	x0, x0, #40
  46fab4:	orr	x1, x1, x0
  46fab8:	ldr	x0, [sp, #24]
  46fabc:	ldrb	w0, [x0]
  46fac0:	and	x0, x0, #0xff
  46fac4:	lsl	x0, x0, #48
  46fac8:	orr	x0, x1, x0
  46facc:	b	46fba0 <warn@@Base+0xbcc>
  46fad0:	ldr	x0, [sp, #24]
  46fad4:	add	x0, x0, #0x7
  46fad8:	ldrb	w0, [x0]
  46fadc:	and	x1, x0, #0xff
  46fae0:	ldr	x0, [sp, #24]
  46fae4:	add	x0, x0, #0x6
  46fae8:	ldrb	w0, [x0]
  46faec:	and	x0, x0, #0xff
  46faf0:	lsl	x0, x0, #8
  46faf4:	orr	x1, x1, x0
  46faf8:	ldr	x0, [sp, #24]
  46fafc:	add	x0, x0, #0x5
  46fb00:	ldrb	w0, [x0]
  46fb04:	and	x0, x0, #0xff
  46fb08:	lsl	x0, x0, #16
  46fb0c:	orr	x1, x1, x0
  46fb10:	ldr	x0, [sp, #24]
  46fb14:	add	x0, x0, #0x4
  46fb18:	ldrb	w0, [x0]
  46fb1c:	and	x0, x0, #0xff
  46fb20:	lsl	x0, x0, #24
  46fb24:	orr	x1, x1, x0
  46fb28:	ldr	x0, [sp, #24]
  46fb2c:	add	x0, x0, #0x3
  46fb30:	ldrb	w0, [x0]
  46fb34:	and	x0, x0, #0xff
  46fb38:	lsl	x0, x0, #32
  46fb3c:	orr	x1, x1, x0
  46fb40:	ldr	x0, [sp, #24]
  46fb44:	add	x0, x0, #0x2
  46fb48:	ldrb	w0, [x0]
  46fb4c:	and	x0, x0, #0xff
  46fb50:	lsl	x0, x0, #40
  46fb54:	orr	x1, x1, x0
  46fb58:	ldr	x0, [sp, #24]
  46fb5c:	add	x0, x0, #0x1
  46fb60:	ldrb	w0, [x0]
  46fb64:	and	x0, x0, #0xff
  46fb68:	lsl	x0, x0, #48
  46fb6c:	orr	x1, x1, x0
  46fb70:	ldr	x0, [sp, #24]
  46fb74:	ldrb	w0, [x0]
  46fb78:	and	x0, x0, #0xff
  46fb7c:	lsl	x0, x0, #56
  46fb80:	orr	x0, x1, x0
  46fb84:	b	46fba0 <warn@@Base+0xbcc>
  46fb88:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46fb8c:	add	x0, x0, #0x818
  46fb90:	bl	401d40 <gettext@plt>
  46fb94:	ldr	w1, [sp, #20]
  46fb98:	bl	46eed4 <error@@Base>
  46fb9c:	bl	401b80 <abort@plt>
  46fba0:	ldp	x29, x30, [sp], #32
  46fba4:	ret
  46fba8:	stp	x29, x30, [sp, #-48]!
  46fbac:	mov	x29, sp
  46fbb0:	str	x0, [sp, #24]
  46fbb4:	str	w1, [sp, #20]
  46fbb8:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46fbbc:	add	x0, x0, #0x580
  46fbc0:	ldr	x2, [x0]
  46fbc4:	ldr	w1, [sp, #20]
  46fbc8:	ldr	x0, [sp, #24]
  46fbcc:	blr	x2
  46fbd0:	str	x0, [sp, #40]
  46fbd4:	ldr	w0, [sp, #20]
  46fbd8:	cmp	w0, #0x8
  46fbdc:	b.gt	46fc84 <warn@@Base+0xcb0>
  46fbe0:	ldr	w0, [sp, #20]
  46fbe4:	cmp	w0, #0x5
  46fbe8:	b.ge	46fc7c <warn@@Base+0xca8>  // b.tcont
  46fbec:	ldr	w0, [sp, #20]
  46fbf0:	cmp	w0, #0x4
  46fbf4:	b.eq	46fc68 <warn@@Base+0xc94>  // b.none
  46fbf8:	ldr	w0, [sp, #20]
  46fbfc:	cmp	w0, #0x4
  46fc00:	b.gt	46fc84 <warn@@Base+0xcb0>
  46fc04:	ldr	w0, [sp, #20]
  46fc08:	cmp	w0, #0x3
  46fc0c:	b.eq	46fc58 <warn@@Base+0xc84>  // b.none
  46fc10:	ldr	w0, [sp, #20]
  46fc14:	cmp	w0, #0x3
  46fc18:	b.gt	46fc84 <warn@@Base+0xcb0>
  46fc1c:	ldr	w0, [sp, #20]
  46fc20:	cmp	w0, #0x1
  46fc24:	b.eq	46fc38 <warn@@Base+0xc64>  // b.none
  46fc28:	ldr	w0, [sp, #20]
  46fc2c:	cmp	w0, #0x2
  46fc30:	b.eq	46fc48 <warn@@Base+0xc74>  // b.none
  46fc34:	b	46fc84 <warn@@Base+0xcb0>
  46fc38:	ldr	x0, [sp, #40]
  46fc3c:	eor	x0, x0, #0x80
  46fc40:	sub	x0, x0, #0x80
  46fc44:	b	46fc88 <warn@@Base+0xcb4>
  46fc48:	ldr	x0, [sp, #40]
  46fc4c:	eor	x0, x0, #0x8000
  46fc50:	sub	x0, x0, #0x8, lsl #12
  46fc54:	b	46fc88 <warn@@Base+0xcb4>
  46fc58:	ldr	x0, [sp, #40]
  46fc5c:	eor	x0, x0, #0x800000
  46fc60:	sub	x0, x0, #0x800, lsl #12
  46fc64:	b	46fc88 <warn@@Base+0xcb4>
  46fc68:	ldr	x0, [sp, #40]
  46fc6c:	eor	x1, x0, #0x80000000
  46fc70:	mov	x0, #0xffffffff80000000    	// #-2147483648
  46fc74:	add	x0, x1, x0
  46fc78:	b	46fc88 <warn@@Base+0xcb4>
  46fc7c:	ldr	x0, [sp, #40]
  46fc80:	b	46fc88 <warn@@Base+0xcb4>
  46fc84:	bl	401b80 <abort@plt>
  46fc88:	ldp	x29, x30, [sp], #48
  46fc8c:	ret
  46fc90:	stp	x29, x30, [sp, #-48]!
  46fc94:	mov	x29, sp
  46fc98:	str	x0, [sp, #40]
  46fc9c:	str	x1, [sp, #32]
  46fca0:	str	x2, [sp, #24]
  46fca4:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  46fca8:	add	x0, x0, #0x580
  46fcac:	ldr	x1, [x0]
  46fcb0:	adrp	x0, 46f000 <warn@@Base+0x2c>
  46fcb4:	add	x0, x0, #0x7ac
  46fcb8:	cmp	x1, x0
  46fcbc:	b.ne	46fcf8 <warn@@Base+0xd24>  // b.any
  46fcc0:	mov	w1, #0x4                   	// #4
  46fcc4:	ldr	x0, [sp, #40]
  46fcc8:	bl	46f7ac <warn@@Base+0x7d8>
  46fccc:	mov	x1, x0
  46fcd0:	ldr	x0, [sp, #32]
  46fcd4:	str	x1, [x0]
  46fcd8:	ldr	x0, [sp, #40]
  46fcdc:	add	x0, x0, #0x4
  46fce0:	mov	w1, #0x4                   	// #4
  46fce4:	bl	46f7ac <warn@@Base+0x7d8>
  46fce8:	mov	x1, x0
  46fcec:	ldr	x0, [sp, #24]
  46fcf0:	str	x1, [x0]
  46fcf4:	b	46fd30 <warn@@Base+0xd5c>
  46fcf8:	ldr	x0, [sp, #40]
  46fcfc:	add	x0, x0, #0x4
  46fd00:	mov	w1, #0x4                   	// #4
  46fd04:	bl	46f3b0 <warn@@Base+0x3dc>
  46fd08:	mov	x1, x0
  46fd0c:	ldr	x0, [sp, #32]
  46fd10:	str	x1, [x0]
  46fd14:	mov	w1, #0x4                   	// #4
  46fd18:	ldr	x0, [sp, #40]
  46fd1c:	bl	46f3b0 <warn@@Base+0x3dc>
  46fd20:	mov	x1, x0
  46fd24:	ldr	x0, [sp, #24]
  46fd28:	str	x1, [x0]
  46fd2c:	nop
  46fd30:	ldp	x29, x30, [sp], #48
  46fd34:	ret
  46fd38:	stp	x29, x30, [sp, #-80]!
  46fd3c:	mov	x29, sp
  46fd40:	str	x0, [sp, #40]
  46fd44:	str	x1, [sp, #32]
  46fd48:	str	x2, [sp, #24]
  46fd4c:	ldr	x0, [sp, #40]
  46fd50:	bl	47454c <warn@@Base+0x5578>
  46fd54:	str	x0, [sp, #64]
  46fd58:	ldr	x0, [sp, #32]
  46fd5c:	ldrb	w0, [x0]
  46fd60:	cmp	w0, #0x2f
  46fd64:	b.eq	46fd78 <warn@@Base+0xda4>  // b.none
  46fd68:	ldr	x1, [sp, #64]
  46fd6c:	ldr	x0, [sp, #40]
  46fd70:	cmp	x1, x0
  46fd74:	b.ne	46fdec <warn@@Base+0xe18>  // b.any
  46fd78:	ldr	x0, [sp, #24]
  46fd7c:	add	x0, x0, #0x1
  46fd80:	str	x0, [sp, #48]
  46fd84:	ldr	x0, [sp, #48]
  46fd88:	cmp	x0, #0x0
  46fd8c:	b.ne	46fd98 <warn@@Base+0xdc4>  // b.any
  46fd90:	mov	x0, #0x0                   	// #0
  46fd94:	b	46fec0 <warn@@Base+0xeec>
  46fd98:	ldr	x0, [sp, #48]
  46fd9c:	bl	401a70 <malloc@plt>
  46fda0:	str	x0, [sp, #72]
  46fda4:	ldr	x0, [sp, #72]
  46fda8:	cmp	x0, #0x0
  46fdac:	b.ne	46fdc8 <warn@@Base+0xdf4>  // b.any
  46fdb0:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46fdb4:	add	x0, x0, #0x838
  46fdb8:	bl	401d40 <gettext@plt>
  46fdbc:	bl	46eed4 <error@@Base>
  46fdc0:	mov	x0, #0x0                   	// #0
  46fdc4:	b	46fec0 <warn@@Base+0xeec>
  46fdc8:	ldr	x2, [sp, #24]
  46fdcc:	ldr	x1, [sp, #32]
  46fdd0:	ldr	x0, [sp, #72]
  46fdd4:	bl	401900 <memcpy@plt>
  46fdd8:	ldr	x1, [sp, #72]
  46fddc:	ldr	x0, [sp, #24]
  46fde0:	add	x0, x1, x0
  46fde4:	strb	wzr, [x0]
  46fde8:	b	46febc <warn@@Base+0xee8>
  46fdec:	ldr	x1, [sp, #64]
  46fdf0:	ldr	x0, [sp, #40]
  46fdf4:	sub	x0, x1, x0
  46fdf8:	str	x0, [sp, #56]
  46fdfc:	ldr	x1, [sp, #56]
  46fe00:	ldr	x0, [sp, #24]
  46fe04:	add	x0, x1, x0
  46fe08:	add	x0, x0, #0x1
  46fe0c:	str	x0, [sp, #48]
  46fe10:	ldr	x1, [sp, #48]
  46fe14:	ldr	x0, [sp, #56]
  46fe18:	cmp	x1, x0
  46fe1c:	b.cc	46fe30 <warn@@Base+0xe5c>  // b.lo, b.ul, b.last
  46fe20:	ldr	x1, [sp, #48]
  46fe24:	ldr	x0, [sp, #24]
  46fe28:	cmp	x1, x0
  46fe2c:	b.cs	46fe4c <warn@@Base+0xe78>  // b.hs, b.nlast
  46fe30:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46fe34:	add	x0, x0, #0x848
  46fe38:	bl	401d40 <gettext@plt>
  46fe3c:	ldr	x1, [sp, #24]
  46fe40:	bl	46eed4 <error@@Base>
  46fe44:	mov	x0, #0x0                   	// #0
  46fe48:	b	46fec0 <warn@@Base+0xeec>
  46fe4c:	ldr	x0, [sp, #48]
  46fe50:	bl	401a70 <malloc@plt>
  46fe54:	str	x0, [sp, #72]
  46fe58:	ldr	x0, [sp, #72]
  46fe5c:	cmp	x0, #0x0
  46fe60:	b.ne	46fe7c <warn@@Base+0xea8>  // b.any
  46fe64:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46fe68:	add	x0, x0, #0x838
  46fe6c:	bl	401d40 <gettext@plt>
  46fe70:	bl	46eed4 <error@@Base>
  46fe74:	mov	x0, #0x0                   	// #0
  46fe78:	b	46fec0 <warn@@Base+0xeec>
  46fe7c:	ldr	x2, [sp, #56]
  46fe80:	ldr	x1, [sp, #40]
  46fe84:	ldr	x0, [sp, #72]
  46fe88:	bl	401900 <memcpy@plt>
  46fe8c:	ldr	x1, [sp, #72]
  46fe90:	ldr	x0, [sp, #56]
  46fe94:	add	x0, x1, x0
  46fe98:	ldr	x2, [sp, #24]
  46fe9c:	ldr	x1, [sp, #32]
  46fea0:	bl	401900 <memcpy@plt>
  46fea4:	ldr	x1, [sp, #56]
  46fea8:	ldr	x0, [sp, #24]
  46feac:	add	x0, x1, x0
  46feb0:	ldr	x1, [sp, #72]
  46feb4:	add	x0, x1, x0
  46feb8:	strb	wzr, [x0]
  46febc:	ldr	x0, [sp, #72]
  46fec0:	ldp	x29, x30, [sp], #80
  46fec4:	ret
  46fec8:	stp	x29, x30, [sp, #-96]!
  46fecc:	mov	x29, sp
  46fed0:	str	x19, [sp, #16]
  46fed4:	str	x0, [sp, #40]
  46fed8:	str	w1, [sp, #36]
  46fedc:	str	w2, [sp, #32]
  46fee0:	ldr	x0, [sp, #40]
  46fee4:	ldrb	w0, [x0, #146]
  46fee8:	strb	w0, [sp, #87]
  46feec:	ldr	x0, [sp, #40]
  46fef0:	strb	wzr, [x0, #146]
  46fef4:	ldr	x0, [sp, #40]
  46fef8:	add	x0, x0, #0x88
  46fefc:	mov	w2, #0xa                   	// #10
  46ff00:	mov	x1, #0x0                   	// #0
  46ff04:	bl	401930 <strtoul@plt>
  46ff08:	str	x0, [sp, #72]
  46ff0c:	ldr	x0, [sp, #40]
  46ff10:	ldrb	w1, [sp, #87]
  46ff14:	strb	w1, [x0, #146]
  46ff18:	ldr	x0, [sp, #72]
  46ff1c:	cmp	x0, #0x0
  46ff20:	b.ge	46ff54 <warn@@Base+0xf80>  // b.tcont
  46ff24:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46ff28:	add	x0, x0, #0x880
  46ff2c:	bl	401d40 <gettext@plt>
  46ff30:	mov	x3, x0
  46ff34:	ldr	x0, [sp, #40]
  46ff38:	ldr	x0, [x0]
  46ff3c:	ldr	x2, [sp, #72]
  46ff40:	mov	x1, x0
  46ff44:	mov	x0, x3
  46ff48:	bl	46eed4 <error@@Base>
  46ff4c:	mov	w0, #0x0                   	// #0
  46ff50:	b	470400 <warn@@Base+0x142c>
  46ff54:	ldr	x0, [sp, #72]
  46ff58:	add	x0, x0, #0x1
  46ff5c:	and	x0, x0, #0xfffffffffffffffe
  46ff60:	str	x0, [sp, #72]
  46ff64:	ldr	x0, [sp, #40]
  46ff68:	ldr	x1, [x0, #72]
  46ff6c:	ldr	x0, [sp, #72]
  46ff70:	add	x0, x1, x0
  46ff74:	add	x1, x0, #0x3c
  46ff78:	ldr	x0, [sp, #40]
  46ff7c:	str	x1, [x0, #72]
  46ff80:	ldr	w0, [sp, #32]
  46ff84:	cmp	w0, #0x0
  46ff88:	b.ne	46ffd4 <warn@@Base+0x1000>  // b.any
  46ff8c:	ldr	x0, [sp, #40]
  46ff90:	ldr	x0, [x0, #8]
  46ff94:	ldr	x1, [sp, #72]
  46ff98:	mov	w2, #0x1                   	// #1
  46ff9c:	bl	401b70 <fseek@plt>
  46ffa0:	cmp	w0, #0x0
  46ffa4:	b.eq	470390 <warn@@Base+0x13bc>  // b.none
  46ffa8:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46ffac:	add	x0, x0, #0x8a8
  46ffb0:	bl	401d40 <gettext@plt>
  46ffb4:	mov	x2, x0
  46ffb8:	ldr	x0, [sp, #40]
  46ffbc:	ldr	x0, [x0]
  46ffc0:	mov	x1, x0
  46ffc4:	mov	x0, x2
  46ffc8:	bl	46eed4 <error@@Base>
  46ffcc:	mov	w0, #0x0                   	// #0
  46ffd0:	b	470400 <warn@@Base+0x142c>
  46ffd4:	ldr	w0, [sp, #36]
  46ffd8:	cmp	w0, #0x8
  46ffdc:	b.ls	470000 <warn@@Base+0x102c>  // b.plast
  46ffe0:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46ffe4:	add	x3, x0, #0xe10
  46ffe8:	mov	w2, #0x1f9                 	// #505
  46ffec:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46fff0:	add	x1, x0, #0x8d8
  46fff4:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  46fff8:	add	x0, x0, #0x8f8
  46fffc:	bl	401d00 <__assert_fail@plt>
  470000:	ldr	w0, [sp, #36]
  470004:	ldr	x1, [sp, #72]
  470008:	cmp	x1, x0
  47000c:	b.cs	47003c <warn@@Base+0x1068>  // b.hs, b.nlast
  470010:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470014:	add	x0, x0, #0x928
  470018:	bl	401d40 <gettext@plt>
  47001c:	mov	x2, x0
  470020:	ldr	x0, [sp, #40]
  470024:	ldr	x0, [x0]
  470028:	mov	x1, x0
  47002c:	mov	x0, x2
  470030:	bl	46eed4 <error@@Base>
  470034:	mov	w0, #0x0                   	// #0
  470038:	b	470400 <warn@@Base+0x142c>
  47003c:	ldr	w1, [sp, #36]
  470040:	ldr	x0, [sp, #40]
  470044:	ldr	x2, [x0, #8]
  470048:	add	x0, sp, #0x30
  47004c:	mov	x3, x2
  470050:	mov	x2, x1
  470054:	mov	x1, #0x1                   	// #1
  470058:	bl	401c00 <fread@plt>
  47005c:	str	x0, [sp, #64]
  470060:	ldr	w0, [sp, #36]
  470064:	ldr	x1, [sp, #64]
  470068:	cmp	x1, x0
  47006c:	b.eq	47009c <warn@@Base+0x10c8>  // b.none
  470070:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470074:	add	x0, x0, #0x948
  470078:	bl	401d40 <gettext@plt>
  47007c:	mov	x2, x0
  470080:	ldr	x0, [sp, #40]
  470084:	ldr	x0, [x0]
  470088:	mov	x1, x0
  47008c:	mov	x0, x2
  470090:	bl	46eed4 <error@@Base>
  470094:	mov	w0, #0x0                   	// #0
  470098:	b	470400 <warn@@Base+0x142c>
  47009c:	ldr	w1, [sp, #36]
  4700a0:	add	x0, sp, #0x30
  4700a4:	bl	46f7ac <warn@@Base+0x7d8>
  4700a8:	mov	x1, x0
  4700ac:	ldr	x0, [sp, #40]
  4700b0:	str	x1, [x0, #16]
  4700b4:	ldr	w0, [sp, #36]
  4700b8:	ldr	x1, [sp, #72]
  4700bc:	sub	x0, x1, x0
  4700c0:	str	x0, [sp, #72]
  4700c4:	ldr	x0, [sp, #40]
  4700c8:	ldr	x1, [x0, #16]
  4700cc:	ldr	w0, [sp, #36]
  4700d0:	mul	x0, x1, x0
  4700d4:	ldr	x1, [sp, #72]
  4700d8:	cmp	x1, x0
  4700dc:	b.cc	4700f4 <warn@@Base+0x1120>  // b.lo, b.ul, b.last
  4700e0:	ldr	x0, [sp, #40]
  4700e4:	ldr	x0, [x0, #16]
  4700e8:	ldr	x1, [sp, #72]
  4700ec:	cmp	x1, x0
  4700f0:	b.cs	470130 <warn@@Base+0x115c>  // b.hs, b.nlast
  4700f4:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  4700f8:	add	x0, x0, #0x970
  4700fc:	bl	401d40 <gettext@plt>
  470100:	mov	x5, x0
  470104:	ldr	x0, [sp, #40]
  470108:	ldr	x1, [x0]
  47010c:	ldr	x0, [sp, #40]
  470110:	ldr	x0, [x0, #16]
  470114:	ldr	x4, [sp, #72]
  470118:	ldr	w3, [sp, #36]
  47011c:	mov	x2, x0
  470120:	mov	x0, x5
  470124:	bl	46eed4 <error@@Base>
  470128:	mov	w0, #0x0                   	// #0
  47012c:	b	470400 <warn@@Base+0x142c>
  470130:	ldr	x0, [sp, #40]
  470134:	ldr	x1, [x0, #16]
  470138:	ldr	w0, [sp, #36]
  47013c:	mul	x0, x1, x0
  470140:	bl	401a70 <malloc@plt>
  470144:	str	x0, [sp, #56]
  470148:	ldr	x0, [sp, #56]
  47014c:	cmp	x0, #0x0
  470150:	b.ne	47016c <warn@@Base+0x1198>  // b.any
  470154:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470158:	add	x0, x0, #0x9d8
  47015c:	bl	401d40 <gettext@plt>
  470160:	bl	46eed4 <error@@Base>
  470164:	mov	w0, #0x0                   	// #0
  470168:	b	470400 <warn@@Base+0x142c>
  47016c:	ldr	w1, [sp, #36]
  470170:	ldr	x0, [sp, #40]
  470174:	ldr	x2, [x0, #16]
  470178:	ldr	x0, [sp, #40]
  47017c:	ldr	x0, [x0, #8]
  470180:	mov	x3, x0
  470184:	ldr	x0, [sp, #56]
  470188:	bl	401c00 <fread@plt>
  47018c:	str	x0, [sp, #64]
  470190:	ldr	x0, [sp, #40]
  470194:	ldr	x0, [x0, #16]
  470198:	ldr	x1, [sp, #64]
  47019c:	cmp	x1, x0
  4701a0:	b.eq	4701d8 <warn@@Base+0x1204>  // b.none
  4701a4:	ldr	x0, [sp, #56]
  4701a8:	bl	401c10 <free@plt>
  4701ac:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  4701b0:	add	x0, x0, #0x948
  4701b4:	bl	401d40 <gettext@plt>
  4701b8:	mov	x2, x0
  4701bc:	ldr	x0, [sp, #40]
  4701c0:	ldr	x0, [x0]
  4701c4:	mov	x1, x0
  4701c8:	mov	x0, x2
  4701cc:	bl	46eed4 <error@@Base>
  4701d0:	mov	w0, #0x0                   	// #0
  4701d4:	b	470400 <warn@@Base+0x142c>
  4701d8:	ldr	x0, [sp, #40]
  4701dc:	ldr	x1, [x0, #16]
  4701e0:	ldr	w0, [sp, #36]
  4701e4:	mul	x0, x1, x0
  4701e8:	ldr	x1, [sp, #72]
  4701ec:	sub	x0, x1, x0
  4701f0:	str	x0, [sp, #72]
  4701f4:	ldr	x0, [sp, #40]
  4701f8:	ldr	x0, [x0, #16]
  4701fc:	lsl	x0, x0, #3
  470200:	bl	401a70 <malloc@plt>
  470204:	mov	x1, x0
  470208:	ldr	x0, [sp, #40]
  47020c:	str	x1, [x0, #24]
  470210:	ldr	x0, [sp, #40]
  470214:	ldr	x0, [x0, #24]
  470218:	cmp	x0, #0x0
  47021c:	b.ne	470240 <warn@@Base+0x126c>  // b.any
  470220:	ldr	x0, [sp, #56]
  470224:	bl	401c10 <free@plt>
  470228:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  47022c:	add	x0, x0, #0xa18
  470230:	bl	401d40 <gettext@plt>
  470234:	bl	46eed4 <error@@Base>
  470238:	mov	w0, #0x0                   	// #0
  47023c:	b	470400 <warn@@Base+0x142c>
  470240:	str	xzr, [sp, #88]
  470244:	b	470290 <warn@@Base+0x12bc>
  470248:	ldr	w1, [sp, #36]
  47024c:	ldr	x0, [sp, #88]
  470250:	mul	x0, x1, x0
  470254:	ldr	x1, [sp, #56]
  470258:	add	x2, x1, x0
  47025c:	ldr	w3, [sp, #36]
  470260:	ldr	x0, [sp, #40]
  470264:	ldr	x1, [x0, #24]
  470268:	ldr	x0, [sp, #88]
  47026c:	lsl	x0, x0, #3
  470270:	add	x19, x1, x0
  470274:	mov	w1, w3
  470278:	mov	x0, x2
  47027c:	bl	46f7ac <warn@@Base+0x7d8>
  470280:	str	x0, [x19]
  470284:	ldr	x0, [sp, #88]
  470288:	add	x0, x0, #0x1
  47028c:	str	x0, [sp, #88]
  470290:	ldr	x0, [sp, #40]
  470294:	ldr	x0, [x0, #16]
  470298:	ldr	x1, [sp, #88]
  47029c:	cmp	x1, x0
  4702a0:	b.cc	470248 <warn@@Base+0x1274>  // b.lo, b.ul, b.last
  4702a4:	ldr	x0, [sp, #56]
  4702a8:	bl	401c10 <free@plt>
  4702ac:	ldr	x0, [sp, #72]
  4702b0:	cmp	x0, #0x0
  4702b4:	b.ne	4702e4 <warn@@Base+0x1310>  // b.any
  4702b8:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  4702bc:	add	x0, x0, #0xa60
  4702c0:	bl	401d40 <gettext@plt>
  4702c4:	mov	x2, x0
  4702c8:	ldr	x0, [sp, #40]
  4702cc:	ldr	x0, [x0]
  4702d0:	mov	x1, x0
  4702d4:	mov	x0, x2
  4702d8:	bl	46eed4 <error@@Base>
  4702dc:	mov	w0, #0x0                   	// #0
  4702e0:	b	470400 <warn@@Base+0x142c>
  4702e4:	ldr	x0, [sp, #72]
  4702e8:	bl	401a70 <malloc@plt>
  4702ec:	mov	x1, x0
  4702f0:	ldr	x0, [sp, #40]
  4702f4:	str	x1, [x0, #32]
  4702f8:	ldr	x0, [sp, #40]
  4702fc:	ldr	x0, [x0, #32]
  470300:	cmp	x0, #0x0
  470304:	b.ne	470320 <warn@@Base+0x134c>  // b.any
  470308:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  47030c:	add	x0, x0, #0xa90
  470310:	bl	401d40 <gettext@plt>
  470314:	bl	46eed4 <error@@Base>
  470318:	mov	w0, #0x0                   	// #0
  47031c:	b	470400 <warn@@Base+0x142c>
  470320:	ldr	x0, [sp, #40]
  470324:	ldr	x1, [sp, #72]
  470328:	str	x1, [x0, #40]
  47032c:	ldr	x0, [sp, #40]
  470330:	ldr	x4, [x0, #32]
  470334:	ldr	x0, [sp, #40]
  470338:	ldr	x0, [x0, #8]
  47033c:	mov	x3, x0
  470340:	ldr	x2, [sp, #72]
  470344:	mov	x1, #0x1                   	// #1
  470348:	mov	x0, x4
  47034c:	bl	401c00 <fread@plt>
  470350:	str	x0, [sp, #64]
  470354:	ldr	x1, [sp, #64]
  470358:	ldr	x0, [sp, #72]
  47035c:	cmp	x1, x0
  470360:	b.eq	470390 <warn@@Base+0x13bc>  // b.none
  470364:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470368:	add	x0, x0, #0xad0
  47036c:	bl	401d40 <gettext@plt>
  470370:	mov	x2, x0
  470374:	ldr	x0, [sp, #40]
  470378:	ldr	x0, [x0]
  47037c:	mov	x1, x0
  470380:	mov	x0, x2
  470384:	bl	46eed4 <error@@Base>
  470388:	mov	w0, #0x0                   	// #0
  47038c:	b	470400 <warn@@Base+0x142c>
  470390:	ldr	x0, [sp, #40]
  470394:	add	x4, x0, #0x58
  470398:	ldr	x0, [sp, #40]
  47039c:	ldr	x0, [x0, #8]
  4703a0:	mov	x3, x0
  4703a4:	mov	x2, #0x3c                  	// #60
  4703a8:	mov	x1, #0x1                   	// #1
  4703ac:	mov	x0, x4
  4703b0:	bl	401c00 <fread@plt>
  4703b4:	str	x0, [sp, #64]
  4703b8:	ldr	x0, [sp, #64]
  4703bc:	cmp	x0, #0x3c
  4703c0:	b.eq	4703fc <warn@@Base+0x1428>  // b.none
  4703c4:	ldr	x0, [sp, #64]
  4703c8:	cmp	x0, #0x0
  4703cc:	b.eq	4703fc <warn@@Base+0x1428>  // b.none
  4703d0:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  4703d4:	add	x0, x0, #0xb00
  4703d8:	bl	401d40 <gettext@plt>
  4703dc:	mov	x2, x0
  4703e0:	ldr	x0, [sp, #40]
  4703e4:	ldr	x0, [x0]
  4703e8:	mov	x1, x0
  4703ec:	mov	x0, x2
  4703f0:	bl	46eed4 <error@@Base>
  4703f4:	mov	w0, #0x0                   	// #0
  4703f8:	b	470400 <warn@@Base+0x142c>
  4703fc:	mov	w0, #0x1                   	// #1
  470400:	ldr	x19, [sp, #16]
  470404:	ldp	x29, x30, [sp], #96
  470408:	ret
  47040c:	stp	x29, x30, [sp, #-64]!
  470410:	mov	x29, sp
  470414:	str	x0, [sp, #40]
  470418:	str	x1, [sp, #32]
  47041c:	str	x2, [sp, #24]
  470420:	str	w3, [sp, #20]
  470424:	str	w4, [sp, #16]
  470428:	ldr	x0, [sp, #32]
  47042c:	bl	401b30 <strdup@plt>
  470430:	mov	x1, x0
  470434:	ldr	x0, [sp, #40]
  470438:	str	x1, [x0]
  47043c:	ldr	x0, [sp, #40]
  470440:	ldr	x1, [sp, #24]
  470444:	str	x1, [x0, #8]
  470448:	ldr	x0, [sp, #40]
  47044c:	str	xzr, [x0, #16]
  470450:	ldr	x0, [sp, #40]
  470454:	str	xzr, [x0, #24]
  470458:	ldr	x0, [sp, #40]
  47045c:	str	xzr, [x0, #32]
  470460:	ldr	x0, [sp, #40]
  470464:	str	xzr, [x0, #40]
  470468:	ldr	x0, [sp, #40]
  47046c:	str	xzr, [x0, #48]
  470470:	ldr	x0, [sp, #40]
  470474:	str	xzr, [x0, #56]
  470478:	ldr	x0, [sp, #40]
  47047c:	str	xzr, [x0, #64]
  470480:	ldr	x0, [sp, #40]
  470484:	ldr	w1, [sp, #20]
  470488:	str	w1, [x0, #80]
  47048c:	ldr	x0, [sp, #40]
  470490:	str	wzr, [x0, #84]
  470494:	ldr	x0, [sp, #40]
  470498:	mov	x1, #0x8                   	// #8
  47049c:	str	x1, [x0, #72]
  4704a0:	mov	w2, #0x0                   	// #0
  4704a4:	mov	x1, #0x8                   	// #8
  4704a8:	ldr	x0, [sp, #24]
  4704ac:	bl	401b70 <fseek@plt>
  4704b0:	cmp	w0, #0x0
  4704b4:	b.eq	4704d4 <warn@@Base+0x1500>  // b.none
  4704b8:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  4704bc:	add	x0, x0, #0xb40
  4704c0:	bl	401d40 <gettext@plt>
  4704c4:	ldr	x1, [sp, #32]
  4704c8:	bl	46eed4 <error@@Base>
  4704cc:	mov	w0, #0x1                   	// #1
  4704d0:	b	4707bc <warn@@Base+0x17e8>
  4704d4:	ldr	x0, [sp, #40]
  4704d8:	add	x0, x0, #0x58
  4704dc:	ldr	x3, [sp, #24]
  4704e0:	mov	x2, #0x3c                  	// #60
  4704e4:	mov	x1, #0x1                   	// #1
  4704e8:	bl	401c00 <fread@plt>
  4704ec:	str	x0, [sp, #56]
  4704f0:	ldr	x0, [sp, #56]
  4704f4:	cmp	x0, #0x3c
  4704f8:	b.eq	47052c <warn@@Base+0x1558>  // b.none
  4704fc:	ldr	x0, [sp, #56]
  470500:	cmp	x0, #0x0
  470504:	b.ne	470510 <warn@@Base+0x153c>  // b.any
  470508:	mov	w0, #0x0                   	// #0
  47050c:	b	4707bc <warn@@Base+0x17e8>
  470510:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470514:	add	x0, x0, #0xb70
  470518:	bl	401d40 <gettext@plt>
  47051c:	ldr	x1, [sp, #32]
  470520:	bl	46eed4 <error@@Base>
  470524:	mov	w0, #0x1                   	// #1
  470528:	b	4707bc <warn@@Base+0x17e8>
  47052c:	ldr	x0, [sp, #40]
  470530:	add	x3, x0, #0x58
  470534:	mov	x2, #0x10                  	// #16
  470538:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  47053c:	add	x1, x0, #0xb98
  470540:	mov	x0, x3
  470544:	bl	401a90 <strncmp@plt>
  470548:	cmp	w0, #0x0
  47054c:	b.ne	470570 <warn@@Base+0x159c>  // b.any
  470550:	ldr	w2, [sp, #16]
  470554:	mov	w1, #0x4                   	// #4
  470558:	ldr	x0, [sp, #40]
  47055c:	bl	46fec8 <warn@@Base+0xef4>
  470560:	cmp	w0, #0x0
  470564:	b.ne	4705e0 <warn@@Base+0x160c>  // b.any
  470568:	mov	w0, #0x1                   	// #1
  47056c:	b	4707bc <warn@@Base+0x17e8>
  470570:	ldr	x0, [sp, #40]
  470574:	add	x3, x0, #0x58
  470578:	mov	x2, #0x10                  	// #16
  47057c:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470580:	add	x1, x0, #0xbb0
  470584:	mov	x0, x3
  470588:	bl	401a90 <strncmp@plt>
  47058c:	cmp	w0, #0x0
  470590:	b.ne	4705c0 <warn@@Base+0x15ec>  // b.any
  470594:	ldr	x0, [sp, #40]
  470598:	mov	w1, #0x1                   	// #1
  47059c:	str	w1, [x0, #84]
  4705a0:	ldr	w2, [sp, #16]
  4705a4:	mov	w1, #0x8                   	// #8
  4705a8:	ldr	x0, [sp, #40]
  4705ac:	bl	46fec8 <warn@@Base+0xef4>
  4705b0:	cmp	w0, #0x0
  4705b4:	b.ne	4705e0 <warn@@Base+0x160c>  // b.any
  4705b8:	mov	w0, #0x1                   	// #1
  4705bc:	b	4707bc <warn@@Base+0x17e8>
  4705c0:	ldr	w0, [sp, #16]
  4705c4:	cmp	w0, #0x0
  4705c8:	b.eq	4705e0 <warn@@Base+0x160c>  // b.none
  4705cc:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  4705d0:	add	x0, x0, #0xbc8
  4705d4:	bl	401d40 <gettext@plt>
  4705d8:	ldr	x1, [sp, #32]
  4705dc:	bl	401cf0 <printf@plt>
  4705e0:	ldr	x0, [sp, #40]
  4705e4:	add	x3, x0, #0x58
  4705e8:	mov	x2, #0x10                  	// #16
  4705ec:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  4705f0:	add	x1, x0, #0xbe8
  4705f4:	mov	x0, x3
  4705f8:	bl	401a90 <strncmp@plt>
  4705fc:	cmp	w0, #0x0
  470600:	b.ne	4707b8 <warn@@Base+0x17e4>  // b.any
  470604:	ldr	x0, [sp, #40]
  470608:	ldrb	w0, [x0, #146]
  47060c:	strb	w0, [sp, #55]
  470610:	ldr	x0, [sp, #40]
  470614:	strb	wzr, [x0, #146]
  470618:	ldr	x0, [sp, #40]
  47061c:	add	x0, x0, #0x88
  470620:	mov	w2, #0xa                   	// #10
  470624:	mov	x1, #0x0                   	// #0
  470628:	bl	401930 <strtoul@plt>
  47062c:	mov	x1, x0
  470630:	ldr	x0, [sp, #40]
  470634:	str	x1, [x0, #56]
  470638:	ldr	x0, [sp, #40]
  47063c:	ldrb	w1, [sp, #55]
  470640:	strb	w1, [x0, #146]
  470644:	ldr	x0, [sp, #40]
  470648:	ldr	x0, [x0, #56]
  47064c:	cmp	x0, #0x7
  470650:	b.hi	470684 <warn@@Base+0x16b0>  // b.pmore
  470654:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470658:	add	x0, x0, #0xc00
  47065c:	bl	401d40 <gettext@plt>
  470660:	mov	x3, x0
  470664:	ldr	x0, [sp, #40]
  470668:	ldr	x0, [x0, #56]
  47066c:	mov	x2, x0
  470670:	ldr	x1, [sp, #32]
  470674:	mov	x0, x3
  470678:	bl	46eed4 <error@@Base>
  47067c:	mov	w0, #0x1                   	// #1
  470680:	b	4707bc <warn@@Base+0x17e8>
  470684:	ldr	x0, [sp, #40]
  470688:	ldr	x0, [x0, #56]
  47068c:	cmp	x0, #0x0
  470690:	b.ge	4706c4 <warn@@Base+0x16f0>  // b.tcont
  470694:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470698:	add	x0, x0, #0xc30
  47069c:	bl	401d40 <gettext@plt>
  4706a0:	mov	x3, x0
  4706a4:	ldr	x0, [sp, #40]
  4706a8:	ldr	x0, [x0, #56]
  4706ac:	mov	x2, x0
  4706b0:	ldr	x1, [sp, #32]
  4706b4:	mov	x0, x3
  4706b8:	bl	46eed4 <error@@Base>
  4706bc:	mov	w0, #0x1                   	// #1
  4706c0:	b	4707bc <warn@@Base+0x17e8>
  4706c4:	ldr	x0, [sp, #40]
  4706c8:	ldr	x1, [x0, #72]
  4706cc:	ldr	x0, [sp, #40]
  4706d0:	ldr	x0, [x0, #56]
  4706d4:	add	x0, x1, x0
  4706d8:	add	x1, x0, #0x3c
  4706dc:	ldr	x0, [sp, #40]
  4706e0:	str	x1, [x0, #72]
  4706e4:	ldr	x0, [sp, #40]
  4706e8:	ldr	x0, [x0, #56]
  4706ec:	add	x0, x0, #0x1
  4706f0:	bl	401a70 <malloc@plt>
  4706f4:	mov	x1, x0
  4706f8:	ldr	x0, [sp, #40]
  4706fc:	str	x1, [x0, #48]
  470700:	ldr	x0, [sp, #40]
  470704:	ldr	x0, [x0, #48]
  470708:	cmp	x0, #0x0
  47070c:	b.ne	470728 <warn@@Base+0x1754>  // b.any
  470710:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470714:	add	x0, x0, #0xc60
  470718:	bl	401d40 <gettext@plt>
  47071c:	bl	46eed4 <error@@Base>
  470720:	mov	w0, #0x1                   	// #1
  470724:	b	4707bc <warn@@Base+0x17e8>
  470728:	ldr	x0, [sp, #40]
  47072c:	ldr	x4, [x0, #48]
  470730:	ldr	x0, [sp, #40]
  470734:	ldr	x0, [x0, #56]
  470738:	ldr	x3, [sp, #24]
  47073c:	mov	x2, #0x1                   	// #1
  470740:	mov	x1, x0
  470744:	mov	x0, x4
  470748:	bl	401c00 <fread@plt>
  47074c:	cmp	x0, #0x1
  470750:	b.eq	470784 <warn@@Base+0x17b0>  // b.none
  470754:	ldr	x0, [sp, #40]
  470758:	ldr	x0, [x0, #48]
  47075c:	bl	401c10 <free@plt>
  470760:	ldr	x0, [sp, #40]
  470764:	str	xzr, [x0, #48]
  470768:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  47076c:	add	x0, x0, #0xc98
  470770:	bl	401d40 <gettext@plt>
  470774:	ldr	x1, [sp, #32]
  470778:	bl	46eed4 <error@@Base>
  47077c:	mov	w0, #0x1                   	// #1
  470780:	b	4707bc <warn@@Base+0x17e8>
  470784:	ldr	x0, [sp, #40]
  470788:	ldr	x0, [x0, #56]
  47078c:	and	x0, x0, #0x1
  470790:	cmp	x0, #0x0
  470794:	b.eq	4707a0 <warn@@Base+0x17cc>  // b.none
  470798:	ldr	x0, [sp, #24]
  47079c:	bl	401b20 <getc@plt>
  4707a0:	ldr	x0, [sp, #40]
  4707a4:	ldr	x1, [x0, #48]
  4707a8:	ldr	x0, [sp, #40]
  4707ac:	ldr	x0, [x0, #56]
  4707b0:	add	x0, x1, x0
  4707b4:	strb	wzr, [x0]
  4707b8:	mov	w0, #0x0                   	// #0
  4707bc:	ldp	x29, x30, [sp], #64
  4707c0:	ret
  4707c4:	stp	x29, x30, [sp, #-48]!
  4707c8:	mov	x29, sp
  4707cc:	str	x0, [sp, #24]
  4707d0:	str	x1, [sp, #16]
  4707d4:	ldr	x0, [sp, #24]
  4707d8:	ldr	x0, [x0]
  4707dc:	cmp	x0, #0x0
  4707e0:	b.eq	470804 <warn@@Base+0x1830>  // b.none
  4707e4:	ldr	x0, [sp, #24]
  4707e8:	ldr	x0, [x0]
  4707ec:	ldr	x1, [sp, #16]
  4707f0:	bl	401bf0 <strcmp@plt>
  4707f4:	cmp	w0, #0x0
  4707f8:	b.ne	470804 <warn@@Base+0x1830>  // b.any
  4707fc:	mov	w0, #0x0                   	// #0
  470800:	b	470868 <warn@@Base+0x1894>
  470804:	ldr	x0, [sp, #24]
  470808:	ldr	x0, [x0, #8]
  47080c:	cmp	x0, #0x0
  470810:	b.eq	470820 <warn@@Base+0x184c>  // b.none
  470814:	ldr	x0, [sp, #24]
  470818:	ldr	x0, [x0, #8]
  47081c:	bl	401a50 <fclose@plt>
  470820:	ldr	x0, [sp, #24]
  470824:	bl	470870 <warn@@Base+0x189c>
  470828:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  47082c:	add	x1, x0, #0xcd0
  470830:	ldr	x0, [sp, #16]
  470834:	bl	401a60 <fopen@plt>
  470838:	str	x0, [sp, #40]
  47083c:	ldr	x0, [sp, #40]
  470840:	cmp	x0, #0x0
  470844:	b.ne	470850 <warn@@Base+0x187c>  // b.any
  470848:	mov	w0, #0x1                   	// #1
  47084c:	b	470868 <warn@@Base+0x1894>
  470850:	mov	w4, #0x0                   	// #0
  470854:	mov	w3, #0x0                   	// #0
  470858:	ldr	x2, [sp, #40]
  47085c:	ldr	x1, [sp, #16]
  470860:	ldr	x0, [sp, #24]
  470864:	bl	47040c <warn@@Base+0x1438>
  470868:	ldp	x29, x30, [sp], #48
  47086c:	ret
  470870:	stp	x29, x30, [sp, #-32]!
  470874:	mov	x29, sp
  470878:	str	x0, [sp, #24]
  47087c:	ldr	x0, [sp, #24]
  470880:	ldr	x0, [x0]
  470884:	cmp	x0, #0x0
  470888:	b.eq	470898 <warn@@Base+0x18c4>  // b.none
  47088c:	ldr	x0, [sp, #24]
  470890:	ldr	x0, [x0]
  470894:	bl	401c10 <free@plt>
  470898:	ldr	x0, [sp, #24]
  47089c:	ldr	x0, [x0, #24]
  4708a0:	cmp	x0, #0x0
  4708a4:	b.eq	4708b4 <warn@@Base+0x18e0>  // b.none
  4708a8:	ldr	x0, [sp, #24]
  4708ac:	ldr	x0, [x0, #24]
  4708b0:	bl	401c10 <free@plt>
  4708b4:	ldr	x0, [sp, #24]
  4708b8:	ldr	x0, [x0, #32]
  4708bc:	cmp	x0, #0x0
  4708c0:	b.eq	4708d0 <warn@@Base+0x18fc>  // b.none
  4708c4:	ldr	x0, [sp, #24]
  4708c8:	ldr	x0, [x0, #32]
  4708cc:	bl	401c10 <free@plt>
  4708d0:	ldr	x0, [sp, #24]
  4708d4:	ldr	x0, [x0, #48]
  4708d8:	cmp	x0, #0x0
  4708dc:	b.eq	4708ec <warn@@Base+0x1918>  // b.none
  4708e0:	ldr	x0, [sp, #24]
  4708e4:	ldr	x0, [x0, #48]
  4708e8:	bl	401c10 <free@plt>
  4708ec:	nop
  4708f0:	ldp	x29, x30, [sp], #32
  4708f4:	ret
  4708f8:	stp	x29, x30, [sp, #-96]!
  4708fc:	mov	x29, sp
  470900:	str	x0, [sp, #24]
  470904:	str	x1, [sp, #16]
  470908:	ldr	x0, [sp, #24]
  47090c:	ldrb	w0, [x0, #88]
  470910:	cmp	w0, #0x2f
  470914:	b.ne	470be4 <warn@@Base+0x1c10>  // b.any
  470918:	ldr	x0, [sp, #24]
  47091c:	ldr	x0, [x0, #48]
  470920:	cmp	x0, #0x0
  470924:	b.eq	470938 <warn@@Base+0x1964>  // b.none
  470928:	ldr	x0, [sp, #24]
  47092c:	ldr	x0, [x0, #56]
  470930:	cmp	x0, #0x0
  470934:	b.ne	470950 <warn@@Base+0x197c>  // b.any
  470938:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  47093c:	add	x0, x0, #0xcd8
  470940:	bl	401d40 <gettext@plt>
  470944:	bl	46eed4 <error@@Base>
  470948:	mov	x0, #0x0                   	// #0
  47094c:	b	470c68 <warn@@Base+0x1c94>
  470950:	ldr	x0, [sp, #24]
  470954:	str	xzr, [x0, #64]
  470958:	ldr	x0, [sp, #24]
  47095c:	ldrb	w0, [x0, #146]
  470960:	strb	w0, [sp, #79]
  470964:	ldr	x0, [sp, #24]
  470968:	strb	wzr, [x0, #146]
  47096c:	ldr	x0, [sp, #24]
  470970:	add	x0, x0, #0x58
  470974:	add	x0, x0, #0x1
  470978:	add	x1, sp, #0x28
  47097c:	mov	w2, #0xa                   	// #10
  470980:	bl	401930 <strtoul@plt>
  470984:	str	x0, [sp, #88]
  470988:	ldr	x0, [sp, #88]
  47098c:	str	x0, [sp, #64]
  470990:	ldr	x0, [sp, #24]
  470994:	ldr	w0, [x0, #80]
  470998:	cmp	w0, #0x0
  47099c:	b.eq	4709dc <warn@@Base+0x1a08>  // b.none
  4709a0:	ldr	x0, [sp, #40]
  4709a4:	cmp	x0, #0x0
  4709a8:	b.eq	4709dc <warn@@Base+0x1a08>  // b.none
  4709ac:	ldr	x0, [sp, #40]
  4709b0:	ldrb	w0, [x0]
  4709b4:	cmp	w0, #0x3a
  4709b8:	b.ne	4709dc <warn@@Base+0x1a08>  // b.any
  4709bc:	ldr	x0, [sp, #40]
  4709c0:	add	x0, x0, #0x1
  4709c4:	mov	w2, #0xa                   	// #10
  4709c8:	mov	x1, #0x0                   	// #0
  4709cc:	bl	401930 <strtoul@plt>
  4709d0:	mov	x1, x0
  4709d4:	ldr	x0, [sp, #24]
  4709d8:	str	x1, [x0, #64]
  4709dc:	ldr	x0, [sp, #24]
  4709e0:	ldrb	w1, [sp, #79]
  4709e4:	strb	w1, [x0, #146]
  4709e8:	ldr	x0, [sp, #24]
  4709ec:	ldr	x0, [x0, #56]
  4709f0:	ldr	x1, [sp, #88]
  4709f4:	cmp	x1, x0
  4709f8:	b.ls	470a24 <warn@@Base+0x1a50>  // b.plast
  4709fc:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470a00:	add	x0, x0, #0xd18
  470a04:	bl	401d40 <gettext@plt>
  470a08:	ldr	x1, [sp, #88]
  470a0c:	bl	46eed4 <error@@Base>
  470a10:	mov	x0, #0x0                   	// #0
  470a14:	b	470c68 <warn@@Base+0x1c94>
  470a18:	ldr	x0, [sp, #88]
  470a1c:	add	x0, x0, #0x1
  470a20:	str	x0, [sp, #88]
  470a24:	ldr	x0, [sp, #24]
  470a28:	ldr	x0, [x0, #56]
  470a2c:	ldr	x1, [sp, #88]
  470a30:	cmp	x1, x0
  470a34:	b.cs	470a70 <warn@@Base+0x1a9c>  // b.hs, b.nlast
  470a38:	ldr	x0, [sp, #24]
  470a3c:	ldr	x1, [x0, #48]
  470a40:	ldr	x0, [sp, #88]
  470a44:	add	x0, x1, x0
  470a48:	ldrb	w0, [x0]
  470a4c:	cmp	w0, #0xa
  470a50:	b.eq	470a70 <warn@@Base+0x1a9c>  // b.none
  470a54:	ldr	x0, [sp, #24]
  470a58:	ldr	x1, [x0, #48]
  470a5c:	ldr	x0, [sp, #88]
  470a60:	add	x0, x1, x0
  470a64:	ldrb	w0, [x0]
  470a68:	cmp	w0, #0x0
  470a6c:	b.ne	470a18 <warn@@Base+0x1a44>  // b.any
  470a70:	ldr	x0, [sp, #88]
  470a74:	cmp	x0, #0x0
  470a78:	b.eq	470aa8 <warn@@Base+0x1ad4>  // b.none
  470a7c:	ldr	x0, [sp, #24]
  470a80:	ldr	x1, [x0, #48]
  470a84:	ldr	x0, [sp, #88]
  470a88:	sub	x0, x0, #0x1
  470a8c:	add	x0, x1, x0
  470a90:	ldrb	w0, [x0]
  470a94:	cmp	w0, #0x2f
  470a98:	b.ne	470aa8 <warn@@Base+0x1ad4>  // b.any
  470a9c:	ldr	x0, [sp, #88]
  470aa0:	sub	x0, x0, #0x1
  470aa4:	str	x0, [sp, #88]
  470aa8:	ldr	x0, [sp, #24]
  470aac:	ldr	x0, [x0, #56]
  470ab0:	ldr	x1, [sp, #88]
  470ab4:	cmp	x1, x0
  470ab8:	b.ls	470ac8 <warn@@Base+0x1af4>  // b.plast
  470abc:	ldr	x0, [sp, #24]
  470ac0:	ldr	x0, [x0, #56]
  470ac4:	str	x0, [sp, #88]
  470ac8:	ldr	x0, [sp, #24]
  470acc:	ldr	x1, [x0, #48]
  470ad0:	ldr	x0, [sp, #88]
  470ad4:	add	x0, x1, x0
  470ad8:	strb	wzr, [x0]
  470adc:	ldr	x0, [sp, #24]
  470ae0:	ldr	w0, [x0, #80]
  470ae4:	cmp	w0, #0x0
  470ae8:	b.eq	470afc <warn@@Base+0x1b28>  // b.none
  470aec:	ldr	x0, [sp, #24]
  470af0:	ldr	x0, [x0, #64]
  470af4:	cmp	x0, #0x0
  470af8:	b.ne	470b10 <warn@@Base+0x1b3c>  // b.any
  470afc:	ldr	x0, [sp, #24]
  470b00:	ldr	x1, [x0, #48]
  470b04:	ldr	x0, [sp, #64]
  470b08:	add	x0, x1, x0
  470b0c:	b	470c68 <warn@@Base+0x1c94>
  470b10:	ldr	x1, [sp, #64]
  470b14:	ldr	x0, [sp, #88]
  470b18:	cmp	x1, x0
  470b1c:	b.cc	470b38 <warn@@Base+0x1b64>  // b.lo, b.ul, b.last
  470b20:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470b24:	add	x0, x0, #0xd58
  470b28:	bl	401d40 <gettext@plt>
  470b2c:	bl	46eed4 <error@@Base>
  470b30:	mov	x0, #0x0                   	// #0
  470b34:	b	470c68 <warn@@Base+0x1c94>
  470b38:	ldr	x0, [sp, #24]
  470b3c:	ldr	x3, [x0]
  470b40:	ldr	x0, [sp, #24]
  470b44:	ldr	x1, [x0, #48]
  470b48:	ldr	x0, [sp, #64]
  470b4c:	add	x4, x1, x0
  470b50:	ldr	x1, [sp, #88]
  470b54:	ldr	x0, [sp, #64]
  470b58:	sub	x0, x1, x0
  470b5c:	mov	x2, x0
  470b60:	mov	x1, x4
  470b64:	mov	x0, x3
  470b68:	bl	46fd38 <warn@@Base+0xd64>
  470b6c:	str	x0, [sp, #56]
  470b70:	ldr	x0, [sp, #56]
  470b74:	cmp	x0, #0x0
  470b78:	b.eq	470bc8 <warn@@Base+0x1bf4>  // b.none
  470b7c:	ldr	x1, [sp, #56]
  470b80:	ldr	x0, [sp, #16]
  470b84:	bl	4707c4 <warn@@Base+0x17f0>
  470b88:	cmp	w0, #0x0
  470b8c:	b.ne	470bc8 <warn@@Base+0x1bf4>  // b.any
  470b90:	ldr	x0, [sp, #24]
  470b94:	ldr	x0, [x0, #64]
  470b98:	mov	x2, #0x0                   	// #0
  470b9c:	mov	x1, x0
  470ba0:	ldr	x0, [sp, #16]
  470ba4:	bl	470c70 <warn@@Base+0x1c9c>
  470ba8:	str	x0, [sp, #48]
  470bac:	ldr	x0, [sp, #48]
  470bb0:	cmp	x0, #0x0
  470bb4:	b.eq	470bc8 <warn@@Base+0x1bf4>  // b.none
  470bb8:	ldr	x0, [sp, #56]
  470bbc:	bl	401c10 <free@plt>
  470bc0:	ldr	x0, [sp, #48]
  470bc4:	b	470c68 <warn@@Base+0x1c94>
  470bc8:	ldr	x0, [sp, #56]
  470bcc:	bl	401c10 <free@plt>
  470bd0:	ldr	x0, [sp, #24]
  470bd4:	ldr	x1, [x0, #48]
  470bd8:	ldr	x0, [sp, #64]
  470bdc:	add	x0, x1, x0
  470be0:	b	470c68 <warn@@Base+0x1c94>
  470be4:	str	xzr, [sp, #88]
  470be8:	b	470c2c <warn@@Base+0x1c58>
  470bec:	ldr	x1, [sp, #24]
  470bf0:	ldr	x0, [sp, #88]
  470bf4:	add	x0, x1, x0
  470bf8:	ldrb	w0, [x0, #88]
  470bfc:	cmp	w0, #0x2f
  470c00:	b.ne	470c20 <warn@@Base+0x1c4c>  // b.any
  470c04:	ldr	x1, [sp, #24]
  470c08:	ldr	x0, [sp, #88]
  470c0c:	add	x0, x1, x0
  470c10:	strb	wzr, [x0, #88]
  470c14:	ldr	x0, [sp, #24]
  470c18:	add	x0, x0, #0x58
  470c1c:	b	470c68 <warn@@Base+0x1c94>
  470c20:	ldr	x0, [sp, #88]
  470c24:	add	x0, x0, #0x1
  470c28:	str	x0, [sp, #88]
  470c2c:	ldr	x0, [sp, #88]
  470c30:	cmp	x0, #0xf
  470c34:	b.ls	470bec <warn@@Base+0x1c18>  // b.plast
  470c38:	mov	x0, #0x11                  	// #17
  470c3c:	bl	474714 <warn@@Base+0x5740>
  470c40:	str	x0, [sp, #80]
  470c44:	ldr	x0, [sp, #24]
  470c48:	add	x0, x0, #0x58
  470c4c:	ldp	x0, x1, [x0]
  470c50:	ldr	x2, [sp, #80]
  470c54:	stp	x0, x1, [x2]
  470c58:	ldr	x0, [sp, #80]
  470c5c:	add	x0, x0, #0x10
  470c60:	strb	wzr, [x0]
  470c64:	ldr	x0, [sp, #80]
  470c68:	ldp	x29, x30, [sp], #96
  470c6c:	ret
  470c70:	stp	x29, x30, [sp, #-64]!
  470c74:	mov	x29, sp
  470c78:	str	x0, [sp, #40]
  470c7c:	str	x1, [sp, #32]
  470c80:	str	x2, [sp, #24]
  470c84:	ldr	x0, [sp, #40]
  470c88:	ldr	x0, [x0, #8]
  470c8c:	ldr	x1, [sp, #32]
  470c90:	mov	w2, #0x0                   	// #0
  470c94:	bl	401b70 <fseek@plt>
  470c98:	cmp	w0, #0x0
  470c9c:	b.eq	470ccc <warn@@Base+0x1cf8>  // b.none
  470ca0:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470ca4:	add	x0, x0, #0xd80
  470ca8:	bl	401d40 <gettext@plt>
  470cac:	mov	x2, x0
  470cb0:	ldr	x0, [sp, #40]
  470cb4:	ldr	x0, [x0]
  470cb8:	mov	x1, x0
  470cbc:	mov	x0, x2
  470cc0:	bl	46eed4 <error@@Base>
  470cc4:	mov	x0, #0x0                   	// #0
  470cc8:	b	470d88 <warn@@Base+0x1db4>
  470ccc:	ldr	x0, [sp, #40]
  470cd0:	add	x4, x0, #0x58
  470cd4:	ldr	x0, [sp, #40]
  470cd8:	ldr	x0, [x0, #8]
  470cdc:	mov	x3, x0
  470ce0:	mov	x2, #0x3c                  	// #60
  470ce4:	mov	x1, #0x1                   	// #1
  470ce8:	mov	x0, x4
  470cec:	bl	401c00 <fread@plt>
  470cf0:	str	x0, [sp, #56]
  470cf4:	ldr	x0, [sp, #56]
  470cf8:	cmp	x0, #0x3c
  470cfc:	b.eq	470d2c <warn@@Base+0x1d58>  // b.none
  470d00:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470d04:	add	x0, x0, #0xb70
  470d08:	bl	401d40 <gettext@plt>
  470d0c:	mov	x2, x0
  470d10:	ldr	x0, [sp, #40]
  470d14:	ldr	x0, [x0]
  470d18:	mov	x1, x0
  470d1c:	mov	x0, x2
  470d20:	bl	46eed4 <error@@Base>
  470d24:	mov	x0, #0x0                   	// #0
  470d28:	b	470d88 <warn@@Base+0x1db4>
  470d2c:	ldr	x0, [sp, #40]
  470d30:	add	x3, x0, #0x92
  470d34:	mov	x2, #0x2                   	// #2
  470d38:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470d3c:	add	x1, x0, #0xda8
  470d40:	mov	x0, x3
  470d44:	bl	401bc0 <memcmp@plt>
  470d48:	cmp	w0, #0x0
  470d4c:	b.eq	470d7c <warn@@Base+0x1da8>  // b.none
  470d50:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470d54:	add	x0, x0, #0xdb0
  470d58:	bl	401d40 <gettext@plt>
  470d5c:	mov	x2, x0
  470d60:	ldr	x0, [sp, #40]
  470d64:	ldr	x0, [x0]
  470d68:	mov	x1, x0
  470d6c:	mov	x0, x2
  470d70:	bl	46eed4 <error@@Base>
  470d74:	mov	x0, #0x0                   	// #0
  470d78:	b	470d88 <warn@@Base+0x1db4>
  470d7c:	ldr	x1, [sp, #24]
  470d80:	ldr	x0, [sp, #40]
  470d84:	bl	4708f8 <warn@@Base+0x1924>
  470d88:	ldp	x29, x30, [sp], #64
  470d8c:	ret
  470d90:	stp	x29, x30, [sp, #-96]!
  470d94:	mov	x29, sp
  470d98:	str	x19, [sp, #16]
  470d9c:	str	x0, [sp, #56]
  470da0:	str	x1, [sp, #48]
  470da4:	str	x2, [sp, #40]
  470da8:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470dac:	add	x0, x0, #0xde0
  470db0:	bl	401d40 <gettext@plt>
  470db4:	str	x0, [sp, #80]
  470db8:	ldr	x0, [sp, #56]
  470dbc:	ldr	x0, [x0]
  470dc0:	bl	401940 <strlen@plt>
  470dc4:	mov	x19, x0
  470dc8:	ldr	x0, [sp, #40]
  470dcc:	bl	401940 <strlen@plt>
  470dd0:	add	x0, x19, x0
  470dd4:	add	x0, x0, #0x3
  470dd8:	str	x0, [sp, #88]
  470ddc:	ldr	x0, [sp, #56]
  470de0:	ldr	w0, [x0, #80]
  470de4:	cmp	w0, #0x0
  470de8:	b.eq	470e4c <warn@@Base+0x1e78>  // b.none
  470dec:	ldr	x0, [sp, #56]
  470df0:	ldr	x0, [x0, #64]
  470df4:	cmp	x0, #0x0
  470df8:	b.eq	470e4c <warn@@Base+0x1e78>  // b.none
  470dfc:	ldr	x0, [sp, #48]
  470e00:	ldr	x0, [x0]
  470e04:	cmp	x0, #0x0
  470e08:	b.eq	470e30 <warn@@Base+0x1e5c>  // b.none
  470e0c:	ldr	x0, [sp, #48]
  470e10:	ldr	x0, [x0]
  470e14:	bl	401940 <strlen@plt>
  470e18:	mov	x1, x0
  470e1c:	ldr	x0, [sp, #88]
  470e20:	add	x0, x1, x0
  470e24:	add	x0, x0, #0x2
  470e28:	str	x0, [sp, #88]
  470e2c:	b	470e4c <warn@@Base+0x1e78>
  470e30:	ldr	x0, [sp, #80]
  470e34:	bl	401940 <strlen@plt>
  470e38:	mov	x1, x0
  470e3c:	ldr	x0, [sp, #88]
  470e40:	add	x0, x1, x0
  470e44:	add	x0, x0, #0x2
  470e48:	str	x0, [sp, #88]
  470e4c:	ldr	x0, [sp, #88]
  470e50:	bl	401a70 <malloc@plt>
  470e54:	str	x0, [sp, #72]
  470e58:	ldr	x0, [sp, #72]
  470e5c:	cmp	x0, #0x0
  470e60:	b.ne	470e7c <warn@@Base+0x1ea8>  // b.any
  470e64:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470e68:	add	x0, x0, #0x838
  470e6c:	bl	401d40 <gettext@plt>
  470e70:	bl	46eed4 <error@@Base>
  470e74:	mov	x0, #0x0                   	// #0
  470e78:	b	470f6c <warn@@Base+0x1f98>
  470e7c:	ldr	x0, [sp, #56]
  470e80:	ldr	w0, [x0, #80]
  470e84:	cmp	w0, #0x0
  470e88:	b.eq	470f0c <warn@@Base+0x1f38>  // b.none
  470e8c:	ldr	x0, [sp, #56]
  470e90:	ldr	x0, [x0, #64]
  470e94:	cmp	x0, #0x0
  470e98:	b.eq	470f0c <warn@@Base+0x1f38>  // b.none
  470e9c:	ldr	x0, [sp, #48]
  470ea0:	ldr	x0, [x0]
  470ea4:	cmp	x0, #0x0
  470ea8:	b.eq	470ee0 <warn@@Base+0x1f0c>  // b.none
  470eac:	ldr	x0, [sp, #56]
  470eb0:	ldr	x1, [x0]
  470eb4:	ldr	x0, [sp, #48]
  470eb8:	ldr	x0, [x0]
  470ebc:	ldr	x5, [sp, #40]
  470ec0:	mov	x4, x0
  470ec4:	mov	x3, x1
  470ec8:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470ecc:	add	x2, x0, #0xdf0
  470ed0:	ldr	x1, [sp, #88]
  470ed4:	ldr	x0, [sp, #72]
  470ed8:	bl	401a20 <snprintf@plt>
  470edc:	b	470f68 <warn@@Base+0x1f94>
  470ee0:	ldr	x0, [sp, #56]
  470ee4:	ldr	x0, [x0]
  470ee8:	ldr	x5, [sp, #40]
  470eec:	ldr	x4, [sp, #80]
  470ef0:	mov	x3, x0
  470ef4:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470ef8:	add	x2, x0, #0xdf0
  470efc:	ldr	x1, [sp, #88]
  470f00:	ldr	x0, [sp, #72]
  470f04:	bl	401a20 <snprintf@plt>
  470f08:	b	470f68 <warn@@Base+0x1f94>
  470f0c:	ldr	x0, [sp, #56]
  470f10:	ldr	w0, [x0, #80]
  470f14:	cmp	w0, #0x0
  470f18:	b.eq	470f44 <warn@@Base+0x1f70>  // b.none
  470f1c:	ldr	x0, [sp, #56]
  470f20:	ldr	x0, [x0]
  470f24:	ldr	x4, [sp, #40]
  470f28:	mov	x3, x0
  470f2c:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470f30:	add	x2, x0, #0xe00
  470f34:	ldr	x1, [sp, #88]
  470f38:	ldr	x0, [sp, #72]
  470f3c:	bl	401a20 <snprintf@plt>
  470f40:	b	470f68 <warn@@Base+0x1f94>
  470f44:	ldr	x0, [sp, #56]
  470f48:	ldr	x0, [x0]
  470f4c:	ldr	x4, [sp, #40]
  470f50:	mov	x3, x0
  470f54:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  470f58:	add	x2, x0, #0xe08
  470f5c:	ldr	x1, [sp, #88]
  470f60:	ldr	x0, [sp, #72]
  470f64:	bl	401a20 <snprintf@plt>
  470f68:	ldr	x0, [sp, #72]
  470f6c:	ldr	x19, [sp, #16]
  470f70:	ldp	x29, x30, [sp], #96
  470f74:	ret
  470f78:	stp	x29, x30, [sp, #-64]!
  470f7c:	mov	x29, sp
  470f80:	str	x19, [sp, #16]
  470f84:	str	x0, [sp, #40]
  470f88:	ldr	x0, [sp, #40]
  470f8c:	cmp	x0, #0x0
  470f90:	b.ne	470f9c <warn@@Base+0x1fc8>  // b.any
  470f94:	mov	x0, #0x0                   	// #0
  470f98:	b	47105c <warn@@Base+0x2088>
  470f9c:	str	wzr, [sp, #60]
  470fa0:	b	470fb0 <warn@@Base+0x1fdc>
  470fa4:	ldr	w0, [sp, #60]
  470fa8:	add	w0, w0, #0x1
  470fac:	str	w0, [sp, #60]
  470fb0:	ldrsw	x0, [sp, #60]
  470fb4:	lsl	x0, x0, #3
  470fb8:	ldr	x1, [sp, #40]
  470fbc:	add	x0, x1, x0
  470fc0:	ldr	x0, [x0]
  470fc4:	cmp	x0, #0x0
  470fc8:	b.ne	470fa4 <warn@@Base+0x1fd0>  // b.any
  470fcc:	ldr	w0, [sp, #60]
  470fd0:	add	w0, w0, #0x1
  470fd4:	sxtw	x0, w0
  470fd8:	lsl	x0, x0, #3
  470fdc:	bl	474714 <warn@@Base+0x5740>
  470fe0:	str	x0, [sp, #48]
  470fe4:	str	wzr, [sp, #60]
  470fe8:	b	471028 <warn@@Base+0x2054>
  470fec:	ldrsw	x0, [sp, #60]
  470ff0:	lsl	x0, x0, #3
  470ff4:	ldr	x1, [sp, #40]
  470ff8:	add	x0, x1, x0
  470ffc:	ldr	x2, [x0]
  471000:	ldrsw	x0, [sp, #60]
  471004:	lsl	x0, x0, #3
  471008:	ldr	x1, [sp, #48]
  47100c:	add	x19, x1, x0
  471010:	mov	x0, x2
  471014:	bl	474840 <warn@@Base+0x586c>
  471018:	str	x0, [x19]
  47101c:	ldr	w0, [sp, #60]
  471020:	add	w0, w0, #0x1
  471024:	str	w0, [sp, #60]
  471028:	ldrsw	x0, [sp, #60]
  47102c:	lsl	x0, x0, #3
  471030:	ldr	x1, [sp, #40]
  471034:	add	x0, x1, x0
  471038:	ldr	x0, [x0]
  47103c:	cmp	x0, #0x0
  471040:	b.ne	470fec <warn@@Base+0x2018>  // b.any
  471044:	ldrsw	x0, [sp, #60]
  471048:	lsl	x0, x0, #3
  47104c:	ldr	x1, [sp, #48]
  471050:	add	x0, x1, x0
  471054:	str	xzr, [x0]
  471058:	ldr	x0, [sp, #48]
  47105c:	ldr	x19, [sp, #16]
  471060:	ldp	x29, x30, [sp], #64
  471064:	ret
  471068:	stp	x29, x30, [sp, #-48]!
  47106c:	mov	x29, sp
  471070:	str	x19, [sp, #16]
  471074:	str	x0, [sp, #40]
  471078:	ldr	x0, [sp, #40]
  47107c:	cmp	x0, #0x0
  471080:	b.eq	4710ac <warn@@Base+0x20d8>  // b.none
  471084:	ldr	x19, [sp, #40]
  471088:	b	471098 <warn@@Base+0x20c4>
  47108c:	ldr	x0, [x19]
  471090:	bl	401c10 <free@plt>
  471094:	add	x19, x19, #0x8
  471098:	ldr	x0, [x19]
  47109c:	cmp	x0, #0x0
  4710a0:	b.ne	47108c <warn@@Base+0x20b8>  // b.any
  4710a4:	ldr	x0, [sp, #40]
  4710a8:	bl	401c10 <free@plt>
  4710ac:	nop
  4710b0:	ldr	x19, [sp, #16]
  4710b4:	ldp	x29, x30, [sp], #48
  4710b8:	ret
  4710bc:	sub	sp, sp, #0x10
  4710c0:	str	x0, [sp, #8]
  4710c4:	b	4710dc <warn@@Base+0x2108>
  4710c8:	ldr	x0, [sp, #8]
  4710cc:	ldr	x0, [x0]
  4710d0:	add	x1, x0, #0x1
  4710d4:	ldr	x0, [sp, #8]
  4710d8:	str	x1, [x0]
  4710dc:	ldr	x0, [sp, #8]
  4710e0:	ldr	x0, [x0]
  4710e4:	ldrb	w0, [x0]
  4710e8:	mov	w1, w0
  4710ec:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  4710f0:	ldr	x0, [x0, #4032]
  4710f4:	sxtw	x1, w1
  4710f8:	ldrh	w0, [x0, x1, lsl #1]
  4710fc:	and	w0, w0, #0x40
  471100:	cmp	w0, #0x0
  471104:	b.ne	4710c8 <warn@@Base+0x20f4>  // b.any
  471108:	nop
  47110c:	nop
  471110:	add	sp, sp, #0x10
  471114:	ret
  471118:	sub	sp, sp, #0x10
  47111c:	str	x0, [sp, #8]
  471120:	b	471130 <warn@@Base+0x215c>
  471124:	ldr	x0, [sp, #8]
  471128:	add	x0, x0, #0x1
  47112c:	str	x0, [sp, #8]
  471130:	ldr	x0, [sp, #8]
  471134:	ldrb	w0, [x0]
  471138:	cmp	w0, #0x0
  47113c:	b.eq	471168 <warn@@Base+0x2194>  // b.none
  471140:	ldr	x0, [sp, #8]
  471144:	ldrb	w0, [x0]
  471148:	mov	w1, w0
  47114c:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  471150:	ldr	x0, [x0, #4032]
  471154:	sxtw	x1, w1
  471158:	ldrh	w0, [x0, x1, lsl #1]
  47115c:	and	w0, w0, #0x40
  471160:	cmp	w0, #0x0
  471164:	b.ne	471124 <warn@@Base+0x2150>  // b.any
  471168:	ldr	x0, [sp, #8]
  47116c:	ldrb	w0, [x0]
  471170:	cmp	w0, #0x0
  471174:	cset	w0, eq  // eq = none
  471178:	and	w0, w0, #0xff
  47117c:	add	sp, sp, #0x10
  471180:	ret
  471184:	stp	x29, x30, [sp, #-112]!
  471188:	mov	x29, sp
  47118c:	str	x19, [sp, #16]
  471190:	str	x0, [sp, #40]
  471194:	str	wzr, [sp, #100]
  471198:	str	wzr, [sp, #96]
  47119c:	str	wzr, [sp, #92]
  4711a0:	str	wzr, [sp, #88]
  4711a4:	str	wzr, [sp, #84]
  4711a8:	str	xzr, [sp, #72]
  4711ac:	ldr	x0, [sp, #40]
  4711b0:	cmp	x0, #0x0
  4711b4:	b.eq	47144c <warn@@Base+0x2478>  // b.none
  4711b8:	ldr	x0, [sp, #40]
  4711bc:	bl	401940 <strlen@plt>
  4711c0:	add	x0, x0, #0x1
  4711c4:	bl	474714 <warn@@Base+0x5740>
  4711c8:	str	x0, [sp, #56]
  4711cc:	add	x0, sp, #0x28
  4711d0:	bl	4710bc <warn@@Base+0x20e8>
  4711d4:	ldr	w0, [sp, #84]
  4711d8:	cmp	w0, #0x0
  4711dc:	b.eq	4711f4 <warn@@Base+0x2220>  // b.none
  4711e0:	ldr	w0, [sp, #84]
  4711e4:	sub	w0, w0, #0x1
  4711e8:	ldr	w1, [sp, #88]
  4711ec:	cmp	w1, w0
  4711f0:	b.lt	47125c <warn@@Base+0x2288>  // b.tstop
  4711f4:	ldr	x0, [sp, #72]
  4711f8:	cmp	x0, #0x0
  4711fc:	b.ne	47121c <warn@@Base+0x2248>  // b.any
  471200:	mov	w0, #0x8                   	// #8
  471204:	str	w0, [sp, #84]
  471208:	ldrsw	x0, [sp, #84]
  47120c:	lsl	x0, x0, #3
  471210:	bl	474714 <warn@@Base+0x5740>
  471214:	str	x0, [sp, #64]
  471218:	b	471240 <warn@@Base+0x226c>
  47121c:	ldr	w0, [sp, #84]
  471220:	lsl	w0, w0, #1
  471224:	str	w0, [sp, #84]
  471228:	ldrsw	x0, [sp, #84]
  47122c:	lsl	x0, x0, #3
  471230:	mov	x1, x0
  471234:	ldr	x0, [sp, #72]
  471238:	bl	4747d0 <warn@@Base+0x57fc>
  47123c:	str	x0, [sp, #64]
  471240:	ldr	x0, [sp, #64]
  471244:	str	x0, [sp, #72]
  471248:	ldrsw	x0, [sp, #88]
  47124c:	lsl	x0, x0, #3
  471250:	ldr	x1, [sp, #72]
  471254:	add	x0, x1, x0
  471258:	str	xzr, [x0]
  47125c:	ldr	x0, [sp, #56]
  471260:	str	x0, [sp, #104]
  471264:	b	4713d8 <warn@@Base+0x2404>
  471268:	ldr	x0, [sp, #40]
  47126c:	ldrb	w0, [x0]
  471270:	mov	w1, w0
  471274:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  471278:	ldr	x0, [x0, #4032]
  47127c:	sxtw	x1, w1
  471280:	ldrh	w0, [x0, x1, lsl #1]
  471284:	and	w0, w0, #0x40
  471288:	cmp	w0, #0x0
  47128c:	b.eq	4712b4 <warn@@Base+0x22e0>  // b.none
  471290:	ldr	w0, [sp, #100]
  471294:	cmp	w0, #0x0
  471298:	b.ne	4712b4 <warn@@Base+0x22e0>  // b.any
  47129c:	ldr	w0, [sp, #96]
  4712a0:	cmp	w0, #0x0
  4712a4:	b.ne	4712b4 <warn@@Base+0x22e0>  // b.any
  4712a8:	ldr	w0, [sp, #92]
  4712ac:	cmp	w0, #0x0
  4712b0:	b.eq	4713e8 <warn@@Base+0x2414>  // b.none
  4712b4:	ldr	w0, [sp, #92]
  4712b8:	cmp	w0, #0x0
  4712bc:	b.eq	4712e0 <warn@@Base+0x230c>  // b.none
  4712c0:	str	wzr, [sp, #92]
  4712c4:	ldr	x1, [sp, #40]
  4712c8:	ldr	x0, [sp, #104]
  4712cc:	add	x2, x0, #0x1
  4712d0:	str	x2, [sp, #104]
  4712d4:	ldrb	w1, [x1]
  4712d8:	strb	w1, [x0]
  4712dc:	b	4713cc <warn@@Base+0x23f8>
  4712e0:	ldr	x0, [sp, #40]
  4712e4:	ldrb	w0, [x0]
  4712e8:	cmp	w0, #0x5c
  4712ec:	b.ne	4712fc <warn@@Base+0x2328>  // b.any
  4712f0:	mov	w0, #0x1                   	// #1
  4712f4:	str	w0, [sp, #92]
  4712f8:	b	4713cc <warn@@Base+0x23f8>
  4712fc:	ldr	w0, [sp, #100]
  471300:	cmp	w0, #0x0
  471304:	b.eq	47133c <warn@@Base+0x2368>  // b.none
  471308:	ldr	x0, [sp, #40]
  47130c:	ldrb	w0, [x0]
  471310:	cmp	w0, #0x27
  471314:	b.ne	471320 <warn@@Base+0x234c>  // b.any
  471318:	str	wzr, [sp, #100]
  47131c:	b	4713cc <warn@@Base+0x23f8>
  471320:	ldr	x1, [sp, #40]
  471324:	ldr	x0, [sp, #104]
  471328:	add	x2, x0, #0x1
  47132c:	str	x2, [sp, #104]
  471330:	ldrb	w1, [x1]
  471334:	strb	w1, [x0]
  471338:	b	4713cc <warn@@Base+0x23f8>
  47133c:	ldr	w0, [sp, #96]
  471340:	cmp	w0, #0x0
  471344:	b.eq	47137c <warn@@Base+0x23a8>  // b.none
  471348:	ldr	x0, [sp, #40]
  47134c:	ldrb	w0, [x0]
  471350:	cmp	w0, #0x22
  471354:	b.ne	471360 <warn@@Base+0x238c>  // b.any
  471358:	str	wzr, [sp, #96]
  47135c:	b	4713cc <warn@@Base+0x23f8>
  471360:	ldr	x1, [sp, #40]
  471364:	ldr	x0, [sp, #104]
  471368:	add	x2, x0, #0x1
  47136c:	str	x2, [sp, #104]
  471370:	ldrb	w1, [x1]
  471374:	strb	w1, [x0]
  471378:	b	4713cc <warn@@Base+0x23f8>
  47137c:	ldr	x0, [sp, #40]
  471380:	ldrb	w0, [x0]
  471384:	cmp	w0, #0x27
  471388:	b.ne	471398 <warn@@Base+0x23c4>  // b.any
  47138c:	mov	w0, #0x1                   	// #1
  471390:	str	w0, [sp, #100]
  471394:	b	4713cc <warn@@Base+0x23f8>
  471398:	ldr	x0, [sp, #40]
  47139c:	ldrb	w0, [x0]
  4713a0:	cmp	w0, #0x22
  4713a4:	b.ne	4713b4 <warn@@Base+0x23e0>  // b.any
  4713a8:	mov	w0, #0x1                   	// #1
  4713ac:	str	w0, [sp, #96]
  4713b0:	b	4713cc <warn@@Base+0x23f8>
  4713b4:	ldr	x1, [sp, #40]
  4713b8:	ldr	x0, [sp, #104]
  4713bc:	add	x2, x0, #0x1
  4713c0:	str	x2, [sp, #104]
  4713c4:	ldrb	w1, [x1]
  4713c8:	strb	w1, [x0]
  4713cc:	ldr	x0, [sp, #40]
  4713d0:	add	x0, x0, #0x1
  4713d4:	str	x0, [sp, #40]
  4713d8:	ldr	x0, [sp, #40]
  4713dc:	ldrb	w0, [x0]
  4713e0:	cmp	w0, #0x0
  4713e4:	b.ne	471268 <warn@@Base+0x2294>  // b.any
  4713e8:	ldr	x0, [sp, #104]
  4713ec:	strb	wzr, [x0]
  4713f0:	ldrsw	x0, [sp, #88]
  4713f4:	lsl	x0, x0, #3
  4713f8:	ldr	x1, [sp, #72]
  4713fc:	add	x19, x1, x0
  471400:	ldr	x0, [sp, #56]
  471404:	bl	474840 <warn@@Base+0x586c>
  471408:	str	x0, [x19]
  47140c:	ldr	w0, [sp, #88]
  471410:	add	w0, w0, #0x1
  471414:	str	w0, [sp, #88]
  471418:	ldrsw	x0, [sp, #88]
  47141c:	lsl	x0, x0, #3
  471420:	ldr	x1, [sp, #72]
  471424:	add	x0, x1, x0
  471428:	str	xzr, [x0]
  47142c:	add	x0, sp, #0x28
  471430:	bl	4710bc <warn@@Base+0x20e8>
  471434:	ldr	x0, [sp, #40]
  471438:	ldrb	w0, [x0]
  47143c:	cmp	w0, #0x0
  471440:	b.ne	4711cc <warn@@Base+0x21f8>  // b.any
  471444:	ldr	x0, [sp, #56]
  471448:	bl	401c10 <free@plt>
  47144c:	ldr	x0, [sp, #72]
  471450:	ldr	x19, [sp, #16]
  471454:	ldp	x29, x30, [sp], #112
  471458:	ret
  47145c:	stp	x29, x30, [sp, #-64]!
  471460:	mov	x29, sp
  471464:	str	x0, [sp, #24]
  471468:	str	x1, [sp, #16]
  47146c:	str	wzr, [sp, #60]
  471470:	ldr	x0, [sp, #16]
  471474:	cmp	x0, #0x0
  471478:	b.ne	47156c <warn@@Base+0x2598>  // b.any
  47147c:	mov	w0, #0x1                   	// #1
  471480:	b	471584 <warn@@Base+0x25b0>
  471484:	ldr	x0, [sp, #24]
  471488:	ldr	x0, [x0]
  47148c:	str	x0, [sp, #48]
  471490:	b	471530 <warn@@Base+0x255c>
  471494:	ldr	x0, [sp, #48]
  471498:	ldrb	w0, [x0]
  47149c:	strb	w0, [sp, #47]
  4714a0:	ldrb	w1, [sp, #47]
  4714a4:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  4714a8:	ldr	x0, [x0, #4032]
  4714ac:	sxtw	x1, w1
  4714b0:	ldrh	w0, [x0, x1, lsl #1]
  4714b4:	and	w0, w0, #0x40
  4714b8:	cmp	w0, #0x0
  4714bc:	b.ne	4714e4 <warn@@Base+0x2510>  // b.any
  4714c0:	ldrb	w0, [sp, #47]
  4714c4:	cmp	w0, #0x5c
  4714c8:	b.eq	4714e4 <warn@@Base+0x2510>  // b.none
  4714cc:	ldrb	w0, [sp, #47]
  4714d0:	cmp	w0, #0x27
  4714d4:	b.eq	4714e4 <warn@@Base+0x2510>  // b.none
  4714d8:	ldrb	w0, [sp, #47]
  4714dc:	cmp	w0, #0x22
  4714e0:	b.ne	471504 <warn@@Base+0x2530>  // b.any
  4714e4:	ldr	x1, [sp, #16]
  4714e8:	mov	w0, #0x5c                  	// #92
  4714ec:	bl	4019e0 <fputc@plt>
  4714f0:	cmn	w0, #0x1
  4714f4:	b.ne	471504 <warn@@Base+0x2530>  // b.any
  4714f8:	mov	w0, #0x1                   	// #1
  4714fc:	str	w0, [sp, #60]
  471500:	b	471580 <warn@@Base+0x25ac>
  471504:	ldrb	w0, [sp, #47]
  471508:	ldr	x1, [sp, #16]
  47150c:	bl	4019e0 <fputc@plt>
  471510:	cmn	w0, #0x1
  471514:	b.ne	471524 <warn@@Base+0x2550>  // b.any
  471518:	mov	w0, #0x1                   	// #1
  47151c:	str	w0, [sp, #60]
  471520:	b	471580 <warn@@Base+0x25ac>
  471524:	ldr	x0, [sp, #48]
  471528:	add	x0, x0, #0x1
  47152c:	str	x0, [sp, #48]
  471530:	ldr	x0, [sp, #48]
  471534:	ldrb	w0, [x0]
  471538:	cmp	w0, #0x0
  47153c:	b.ne	471494 <warn@@Base+0x24c0>  // b.any
  471540:	ldr	x1, [sp, #16]
  471544:	mov	w0, #0xa                   	// #10
  471548:	bl	4019e0 <fputc@plt>
  47154c:	cmn	w0, #0x1
  471550:	b.ne	471560 <warn@@Base+0x258c>  // b.any
  471554:	mov	w0, #0x1                   	// #1
  471558:	str	w0, [sp, #60]
  47155c:	b	471580 <warn@@Base+0x25ac>
  471560:	ldr	x0, [sp, #24]
  471564:	add	x0, x0, #0x8
  471568:	str	x0, [sp, #24]
  47156c:	ldr	x0, [sp, #24]
  471570:	ldr	x0, [x0]
  471574:	cmp	x0, #0x0
  471578:	b.ne	471484 <warn@@Base+0x24b0>  // b.any
  47157c:	nop
  471580:	ldr	w0, [sp, #60]
  471584:	ldp	x29, x30, [sp], #64
  471588:	ret
  47158c:	stp	x29, x30, [sp, #-240]!
  471590:	mov	x29, sp
  471594:	str	x0, [sp, #24]
  471598:	str	x1, [sp, #16]
  47159c:	str	wzr, [sp, #236]
  4715a0:	ldr	x0, [sp, #16]
  4715a4:	ldr	x0, [x0]
  4715a8:	str	x0, [sp, #208]
  4715ac:	mov	w0, #0x7d0                 	// #2000
  4715b0:	str	w0, [sp, #232]
  4715b4:	b	47194c <warn@@Base+0x2978>
  4715b8:	ldr	x0, [sp, #16]
  4715bc:	ldr	x1, [x0]
  4715c0:	ldrsw	x0, [sp, #236]
  4715c4:	lsl	x0, x0, #3
  4715c8:	add	x0, x1, x0
  4715cc:	ldr	x0, [x0]
  4715d0:	str	x0, [sp, #200]
  4715d4:	ldr	x0, [sp, #200]
  4715d8:	ldrb	w0, [x0]
  4715dc:	cmp	w0, #0x40
  4715e0:	b.ne	471938 <warn@@Base+0x2964>  // b.any
  4715e4:	ldr	w0, [sp, #232]
  4715e8:	sub	w0, w0, #0x1
  4715ec:	str	w0, [sp, #232]
  4715f0:	ldr	w0, [sp, #232]
  4715f4:	cmp	w0, #0x0
  4715f8:	b.ne	471630 <warn@@Base+0x265c>  // b.any
  4715fc:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  471600:	ldr	x0, [x0, #4024]
  471604:	ldr	x3, [x0]
  471608:	ldr	x0, [sp, #16]
  47160c:	ldr	x0, [x0]
  471610:	ldr	x0, [x0]
  471614:	mov	x2, x0
  471618:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  47161c:	add	x1, x0, #0xe38
  471620:	mov	x0, x3
  471624:	bl	401d60 <fprintf@plt>
  471628:	mov	w0, #0x1                   	// #1
  47162c:	bl	4745bc <warn@@Base+0x55e8>
  471630:	ldr	x0, [sp, #200]
  471634:	add	x0, x0, #0x1
  471638:	add	x1, sp, #0x28
  47163c:	bl	474910 <warn@@Base+0x593c>
  471640:	cmp	w0, #0x0
  471644:	b.lt	471940 <warn@@Base+0x296c>  // b.tstop
  471648:	ldr	w0, [sp, #56]
  47164c:	and	w0, w0, #0xf000
  471650:	cmp	w0, #0x4, lsl #12
  471654:	b.ne	47168c <warn@@Base+0x26b8>  // b.any
  471658:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  47165c:	ldr	x0, [x0, #4024]
  471660:	ldr	x3, [x0]
  471664:	ldr	x0, [sp, #16]
  471668:	ldr	x0, [x0]
  47166c:	ldr	x0, [x0]
  471670:	mov	x2, x0
  471674:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  471678:	add	x1, x0, #0xe68
  47167c:	mov	x0, x3
  471680:	bl	401d60 <fprintf@plt>
  471684:	mov	w0, #0x1                   	// #1
  471688:	bl	4745bc <warn@@Base+0x55e8>
  47168c:	ldr	x0, [sp, #200]
  471690:	add	x0, x0, #0x1
  471694:	str	x0, [sp, #200]
  471698:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  47169c:	add	x1, x0, #0xe98
  4716a0:	ldr	x0, [sp, #200]
  4716a4:	bl	401a60 <fopen@plt>
  4716a8:	str	x0, [sp, #192]
  4716ac:	ldr	x0, [sp, #192]
  4716b0:	cmp	x0, #0x0
  4716b4:	b.eq	471948 <warn@@Base+0x2974>  // b.none
  4716b8:	mov	w2, #0x2                   	// #2
  4716bc:	mov	x1, #0x0                   	// #0
  4716c0:	ldr	x0, [sp, #192]
  4716c4:	bl	401b70 <fseek@plt>
  4716c8:	cmn	w0, #0x1
  4716cc:	b.eq	471910 <warn@@Base+0x293c>  // b.none
  4716d0:	ldr	x0, [sp, #192]
  4716d4:	bl	4019b0 <ftell@plt>
  4716d8:	str	x0, [sp, #184]
  4716dc:	ldr	x0, [sp, #184]
  4716e0:	cmn	x0, #0x1
  4716e4:	b.eq	471918 <warn@@Base+0x2944>  // b.none
  4716e8:	mov	w2, #0x0                   	// #0
  4716ec:	mov	x1, #0x0                   	// #0
  4716f0:	ldr	x0, [sp, #192]
  4716f4:	bl	401b70 <fseek@plt>
  4716f8:	cmn	w0, #0x1
  4716fc:	b.eq	471920 <warn@@Base+0x294c>  // b.none
  471700:	ldr	x0, [sp, #184]
  471704:	add	x0, x0, #0x1
  471708:	bl	474714 <warn@@Base+0x5740>
  47170c:	str	x0, [sp, #176]
  471710:	ldr	x0, [sp, #184]
  471714:	ldr	x3, [sp, #192]
  471718:	mov	x2, x0
  47171c:	mov	x1, #0x1                   	// #1
  471720:	ldr	x0, [sp, #176]
  471724:	bl	401c00 <fread@plt>
  471728:	str	x0, [sp, #168]
  47172c:	ldr	x0, [sp, #184]
  471730:	ldr	x1, [sp, #168]
  471734:	cmp	x1, x0
  471738:	b.eq	47174c <warn@@Base+0x2778>  // b.none
  47173c:	ldr	x0, [sp, #192]
  471740:	bl	401d80 <ferror@plt>
  471744:	cmp	w0, #0x0
  471748:	b.ne	471928 <warn@@Base+0x2954>  // b.any
  47174c:	ldr	x1, [sp, #176]
  471750:	ldr	x0, [sp, #168]
  471754:	add	x0, x1, x0
  471758:	strb	wzr, [x0]
  47175c:	ldr	x0, [sp, #176]
  471760:	bl	471118 <warn@@Base+0x2144>
  471764:	cmp	w0, #0x0
  471768:	b.eq	471784 <warn@@Base+0x27b0>  // b.none
  47176c:	mov	x0, #0x8                   	// #8
  471770:	bl	474714 <warn@@Base+0x5740>
  471774:	str	x0, [sp, #224]
  471778:	ldr	x0, [sp, #224]
  47177c:	str	xzr, [x0]
  471780:	b	471790 <warn@@Base+0x27bc>
  471784:	ldr	x0, [sp, #176]
  471788:	bl	471184 <warn@@Base+0x21b0>
  47178c:	str	x0, [sp, #224]
  471790:	ldr	x0, [sp, #16]
  471794:	ldr	x0, [x0]
  471798:	ldr	x1, [sp, #208]
  47179c:	cmp	x1, x0
  4717a0:	b.ne	4717bc <warn@@Base+0x27e8>  // b.any
  4717a4:	ldr	x0, [sp, #16]
  4717a8:	ldr	x0, [x0]
  4717ac:	bl	470f78 <warn@@Base+0x1fa4>
  4717b0:	mov	x1, x0
  4717b4:	ldr	x0, [sp, #16]
  4717b8:	str	x1, [x0]
  4717bc:	str	xzr, [sp, #216]
  4717c0:	b	4717d0 <warn@@Base+0x27fc>
  4717c4:	ldr	x0, [sp, #216]
  4717c8:	add	x0, x0, #0x1
  4717cc:	str	x0, [sp, #216]
  4717d0:	ldr	x0, [sp, #216]
  4717d4:	lsl	x0, x0, #3
  4717d8:	ldr	x1, [sp, #224]
  4717dc:	add	x0, x1, x0
  4717e0:	ldr	x0, [x0]
  4717e4:	cmp	x0, #0x0
  4717e8:	b.ne	4717c4 <warn@@Base+0x27f0>  // b.any
  4717ec:	ldr	x0, [sp, #16]
  4717f0:	ldr	x1, [x0]
  4717f4:	ldrsw	x0, [sp, #236]
  4717f8:	lsl	x0, x0, #3
  4717fc:	add	x0, x1, x0
  471800:	ldr	x0, [x0]
  471804:	bl	401c10 <free@plt>
  471808:	ldr	x0, [sp, #16]
  47180c:	ldr	x2, [x0]
  471810:	ldr	x0, [sp, #24]
  471814:	ldr	w0, [x0]
  471818:	sxtw	x1, w0
  47181c:	ldr	x0, [sp, #216]
  471820:	add	x0, x1, x0
  471824:	add	x0, x0, #0x1
  471828:	lsl	x0, x0, #3
  47182c:	mov	x1, x0
  471830:	mov	x0, x2
  471834:	bl	4747d0 <warn@@Base+0x57fc>
  471838:	mov	x1, x0
  47183c:	ldr	x0, [sp, #16]
  471840:	str	x1, [x0]
  471844:	ldr	x0, [sp, #16]
  471848:	ldr	x1, [x0]
  47184c:	ldrsw	x2, [sp, #236]
  471850:	ldr	x0, [sp, #216]
  471854:	add	x0, x2, x0
  471858:	lsl	x0, x0, #3
  47185c:	add	x3, x1, x0
  471860:	ldr	x0, [sp, #16]
  471864:	ldr	x1, [x0]
  471868:	ldrsw	x0, [sp, #236]
  47186c:	add	x0, x0, #0x1
  471870:	lsl	x0, x0, #3
  471874:	add	x4, x1, x0
  471878:	ldr	x0, [sp, #24]
  47187c:	ldr	w1, [x0]
  471880:	ldr	w0, [sp, #236]
  471884:	sub	w0, w1, w0
  471888:	sxtw	x0, w0
  47188c:	lsl	x0, x0, #3
  471890:	mov	x2, x0
  471894:	mov	x1, x4
  471898:	mov	x0, x3
  47189c:	bl	401910 <memmove@plt>
  4718a0:	ldr	x0, [sp, #16]
  4718a4:	ldr	x1, [x0]
  4718a8:	ldrsw	x0, [sp, #236]
  4718ac:	lsl	x0, x0, #3
  4718b0:	add	x3, x1, x0
  4718b4:	ldr	x0, [sp, #216]
  4718b8:	lsl	x0, x0, #3
  4718bc:	mov	x2, x0
  4718c0:	ldr	x1, [sp, #224]
  4718c4:	mov	x0, x3
  4718c8:	bl	401900 <memcpy@plt>
  4718cc:	ldr	x0, [sp, #24]
  4718d0:	ldr	w0, [x0]
  4718d4:	mov	w1, w0
  4718d8:	ldr	x0, [sp, #216]
  4718dc:	add	w0, w1, w0
  4718e0:	sub	w0, w0, #0x1
  4718e4:	mov	w1, w0
  4718e8:	ldr	x0, [sp, #24]
  4718ec:	str	w1, [x0]
  4718f0:	ldr	x0, [sp, #224]
  4718f4:	bl	401c10 <free@plt>
  4718f8:	ldr	x0, [sp, #176]
  4718fc:	bl	401c10 <free@plt>
  471900:	ldr	w0, [sp, #236]
  471904:	sub	w0, w0, #0x1
  471908:	str	w0, [sp, #236]
  47190c:	b	47192c <warn@@Base+0x2958>
  471910:	nop
  471914:	b	47192c <warn@@Base+0x2958>
  471918:	nop
  47191c:	b	47192c <warn@@Base+0x2958>
  471920:	nop
  471924:	b	47192c <warn@@Base+0x2958>
  471928:	nop
  47192c:	ldr	x0, [sp, #192]
  471930:	bl	401a50 <fclose@plt>
  471934:	b	47194c <warn@@Base+0x2978>
  471938:	nop
  47193c:	b	47194c <warn@@Base+0x2978>
  471940:	nop
  471944:	b	47194c <warn@@Base+0x2978>
  471948:	nop
  47194c:	ldr	w0, [sp, #236]
  471950:	add	w0, w0, #0x1
  471954:	str	w0, [sp, #236]
  471958:	ldr	x0, [sp, #24]
  47195c:	ldr	w0, [x0]
  471960:	ldr	w1, [sp, #236]
  471964:	cmp	w1, w0
  471968:	b.lt	4715b8 <warn@@Base+0x25e4>  // b.tstop
  47196c:	nop
  471970:	nop
  471974:	ldp	x29, x30, [sp], #240
  471978:	ret
  47197c:	sub	sp, sp, #0x20
  471980:	str	x0, [sp, #8]
  471984:	ldr	x0, [sp, #8]
  471988:	cmp	x0, #0x0
  47198c:	b.ne	471998 <warn@@Base+0x29c4>  // b.any
  471990:	mov	w0, #0x0                   	// #0
  471994:	b	4719cc <warn@@Base+0x29f8>
  471998:	str	wzr, [sp, #28]
  47199c:	b	4719ac <warn@@Base+0x29d8>
  4719a0:	ldr	w0, [sp, #28]
  4719a4:	add	w0, w0, #0x1
  4719a8:	str	w0, [sp, #28]
  4719ac:	ldrsw	x0, [sp, #28]
  4719b0:	lsl	x0, x0, #3
  4719b4:	ldr	x1, [sp, #8]
  4719b8:	add	x0, x1, x0
  4719bc:	ldr	x0, [x0]
  4719c0:	cmp	x0, #0x0
  4719c4:	b.ne	4719a0 <warn@@Base+0x29cc>  // b.any
  4719c8:	ldr	w0, [sp, #28]
  4719cc:	add	sp, sp, #0x20
  4719d0:	ret
  4719d4:	stp	x29, x30, [sp, #-64]!
  4719d8:	mov	x29, sp
  4719dc:	str	x19, [sp, #16]
  4719e0:	str	x0, [sp, #40]
  4719e4:	mov	x19, x1
  4719e8:	str	xzr, [sp, #56]
  4719ec:	ldr	x0, [sp, #40]
  4719f0:	str	x0, [sp, #48]
  4719f4:	b	471a68 <warn@@Base+0x2a94>
  4719f8:	ldr	x0, [sp, #48]
  4719fc:	bl	401940 <strlen@plt>
  471a00:	mov	x1, x0
  471a04:	ldr	x0, [sp, #56]
  471a08:	add	x0, x0, x1
  471a0c:	str	x0, [sp, #56]
  471a10:	ldr	w1, [x19, #24]
  471a14:	ldr	x0, [x19]
  471a18:	cmp	w1, #0x0
  471a1c:	b.lt	471a30 <warn@@Base+0x2a5c>  // b.tstop
  471a20:	add	x1, x0, #0xf
  471a24:	and	x1, x1, #0xfffffffffffffff8
  471a28:	str	x1, [x19]
  471a2c:	b	471a60 <warn@@Base+0x2a8c>
  471a30:	add	w2, w1, #0x8
  471a34:	str	w2, [x19, #24]
  471a38:	ldr	w2, [x19, #24]
  471a3c:	cmp	w2, #0x0
  471a40:	b.le	471a54 <warn@@Base+0x2a80>
  471a44:	add	x1, x0, #0xf
  471a48:	and	x1, x1, #0xfffffffffffffff8
  471a4c:	str	x1, [x19]
  471a50:	b	471a60 <warn@@Base+0x2a8c>
  471a54:	ldr	x2, [x19, #8]
  471a58:	sxtw	x0, w1
  471a5c:	add	x0, x2, x0
  471a60:	ldr	x0, [x0]
  471a64:	str	x0, [sp, #48]
  471a68:	ldr	x0, [sp, #48]
  471a6c:	cmp	x0, #0x0
  471a70:	b.ne	4719f8 <warn@@Base+0x2a24>  // b.any
  471a74:	ldr	x0, [sp, #56]
  471a78:	ldr	x19, [sp, #16]
  471a7c:	ldp	x29, x30, [sp], #64
  471a80:	ret
  471a84:	stp	x29, x30, [sp, #-80]!
  471a88:	mov	x29, sp
  471a8c:	str	x19, [sp, #16]
  471a90:	str	x0, [sp, #40]
  471a94:	str	x1, [sp, #32]
  471a98:	mov	x19, x2
  471a9c:	ldr	x0, [sp, #40]
  471aa0:	str	x0, [sp, #72]
  471aa4:	ldr	x0, [sp, #32]
  471aa8:	str	x0, [sp, #64]
  471aac:	b	471b34 <warn@@Base+0x2b60>
  471ab0:	ldr	x0, [sp, #64]
  471ab4:	bl	401940 <strlen@plt>
  471ab8:	str	x0, [sp, #56]
  471abc:	ldr	x2, [sp, #56]
  471ac0:	ldr	x1, [sp, #64]
  471ac4:	ldr	x0, [sp, #72]
  471ac8:	bl	401900 <memcpy@plt>
  471acc:	ldr	x1, [sp, #72]
  471ad0:	ldr	x0, [sp, #56]
  471ad4:	add	x0, x1, x0
  471ad8:	str	x0, [sp, #72]
  471adc:	ldr	w1, [x19, #24]
  471ae0:	ldr	x0, [x19]
  471ae4:	cmp	w1, #0x0
  471ae8:	b.lt	471afc <warn@@Base+0x2b28>  // b.tstop
  471aec:	add	x1, x0, #0xf
  471af0:	and	x1, x1, #0xfffffffffffffff8
  471af4:	str	x1, [x19]
  471af8:	b	471b2c <warn@@Base+0x2b58>
  471afc:	add	w2, w1, #0x8
  471b00:	str	w2, [x19, #24]
  471b04:	ldr	w2, [x19, #24]
  471b08:	cmp	w2, #0x0
  471b0c:	b.le	471b20 <warn@@Base+0x2b4c>
  471b10:	add	x1, x0, #0xf
  471b14:	and	x1, x1, #0xfffffffffffffff8
  471b18:	str	x1, [x19]
  471b1c:	b	471b2c <warn@@Base+0x2b58>
  471b20:	ldr	x2, [x19, #8]
  471b24:	sxtw	x0, w1
  471b28:	add	x0, x2, x0
  471b2c:	ldr	x0, [x0]
  471b30:	str	x0, [sp, #64]
  471b34:	ldr	x0, [sp, #64]
  471b38:	cmp	x0, #0x0
  471b3c:	b.ne	471ab0 <warn@@Base+0x2adc>  // b.any
  471b40:	ldr	x0, [sp, #72]
  471b44:	strb	wzr, [x0]
  471b48:	ldr	x0, [sp, #40]
  471b4c:	ldr	x19, [sp, #16]
  471b50:	ldp	x29, x30, [sp], #80
  471b54:	ret
  471b58:	stp	x29, x30, [sp, #-304]!
  471b5c:	mov	x29, sp
  471b60:	str	x0, [sp, #56]
  471b64:	str	x1, [sp, #248]
  471b68:	str	x2, [sp, #256]
  471b6c:	str	x3, [sp, #264]
  471b70:	str	x4, [sp, #272]
  471b74:	str	x5, [sp, #280]
  471b78:	str	x6, [sp, #288]
  471b7c:	str	x7, [sp, #296]
  471b80:	str	q0, [sp, #112]
  471b84:	str	q1, [sp, #128]
  471b88:	str	q2, [sp, #144]
  471b8c:	str	q3, [sp, #160]
  471b90:	str	q4, [sp, #176]
  471b94:	str	q5, [sp, #192]
  471b98:	str	q6, [sp, #208]
  471b9c:	str	q7, [sp, #224]
  471ba0:	add	x0, sp, #0x130
  471ba4:	str	x0, [sp, #72]
  471ba8:	add	x0, sp, #0x130
  471bac:	str	x0, [sp, #80]
  471bb0:	add	x0, sp, #0xf0
  471bb4:	str	x0, [sp, #88]
  471bb8:	mov	w0, #0xffffffc8            	// #-56
  471bbc:	str	w0, [sp, #96]
  471bc0:	mov	w0, #0xffffff80            	// #-128
  471bc4:	str	w0, [sp, #100]
  471bc8:	add	x2, sp, #0x10
  471bcc:	add	x3, sp, #0x48
  471bd0:	ldp	x0, x1, [x3]
  471bd4:	stp	x0, x1, [x2]
  471bd8:	ldp	x0, x1, [x3, #16]
  471bdc:	stp	x0, x1, [x2, #16]
  471be0:	add	x0, sp, #0x10
  471be4:	mov	x1, x0
  471be8:	ldr	x0, [sp, #56]
  471bec:	bl	4719d4 <warn@@Base+0x2a00>
  471bf0:	str	x0, [sp, #104]
  471bf4:	ldr	x0, [sp, #104]
  471bf8:	ldp	x29, x30, [sp], #304
  471bfc:	ret
  471c00:	stp	x29, x30, [sp, #-288]!
  471c04:	mov	x29, sp
  471c08:	str	x0, [sp, #56]
  471c0c:	str	x1, [sp, #48]
  471c10:	str	x2, [sp, #240]
  471c14:	str	x3, [sp, #248]
  471c18:	str	x4, [sp, #256]
  471c1c:	str	x5, [sp, #264]
  471c20:	str	x6, [sp, #272]
  471c24:	str	x7, [sp, #280]
  471c28:	str	q0, [sp, #112]
  471c2c:	str	q1, [sp, #128]
  471c30:	str	q2, [sp, #144]
  471c34:	str	q3, [sp, #160]
  471c38:	str	q4, [sp, #176]
  471c3c:	str	q5, [sp, #192]
  471c40:	str	q6, [sp, #208]
  471c44:	str	q7, [sp, #224]
  471c48:	add	x0, sp, #0x120
  471c4c:	str	x0, [sp, #72]
  471c50:	add	x0, sp, #0x120
  471c54:	str	x0, [sp, #80]
  471c58:	add	x0, sp, #0xf0
  471c5c:	str	x0, [sp, #88]
  471c60:	mov	w0, #0xffffffd0            	// #-48
  471c64:	str	w0, [sp, #96]
  471c68:	mov	w0, #0xffffff80            	// #-128
  471c6c:	str	w0, [sp, #100]
  471c70:	add	x2, sp, #0x10
  471c74:	add	x3, sp, #0x48
  471c78:	ldp	x0, x1, [x3]
  471c7c:	stp	x0, x1, [x2]
  471c80:	ldp	x0, x1, [x3, #16]
  471c84:	stp	x0, x1, [x2, #16]
  471c88:	add	x0, sp, #0x10
  471c8c:	mov	x2, x0
  471c90:	ldr	x1, [sp, #48]
  471c94:	ldr	x0, [sp, #56]
  471c98:	bl	471a84 <warn@@Base+0x2ab0>
  471c9c:	ldr	x0, [sp, #56]
  471ca0:	str	x0, [sp, #104]
  471ca4:	ldr	x0, [sp, #104]
  471ca8:	ldp	x29, x30, [sp], #288
  471cac:	ret
  471cb0:	stp	x29, x30, [sp, #-288]!
  471cb4:	mov	x29, sp
  471cb8:	str	x0, [sp, #56]
  471cbc:	str	x1, [sp, #232]
  471cc0:	str	x2, [sp, #240]
  471cc4:	str	x3, [sp, #248]
  471cc8:	str	x4, [sp, #256]
  471ccc:	str	x5, [sp, #264]
  471cd0:	str	x6, [sp, #272]
  471cd4:	str	x7, [sp, #280]
  471cd8:	str	q0, [sp, #96]
  471cdc:	str	q1, [sp, #112]
  471ce0:	str	q2, [sp, #128]
  471ce4:	str	q3, [sp, #144]
  471ce8:	str	q4, [sp, #160]
  471cec:	str	q5, [sp, #176]
  471cf0:	str	q6, [sp, #192]
  471cf4:	str	q7, [sp, #208]
  471cf8:	add	x0, sp, #0x120
  471cfc:	str	x0, [sp, #64]
  471d00:	add	x0, sp, #0x120
  471d04:	str	x0, [sp, #72]
  471d08:	add	x0, sp, #0xe0
  471d0c:	str	x0, [sp, #80]
  471d10:	mov	w0, #0xffffffc8            	// #-56
  471d14:	str	w0, [sp, #88]
  471d18:	mov	w0, #0xffffff80            	// #-128
  471d1c:	str	w0, [sp, #92]
  471d20:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  471d24:	ldr	x0, [x0, #4040]
  471d28:	ldr	x4, [x0]
  471d2c:	add	x2, sp, #0x10
  471d30:	add	x3, sp, #0x40
  471d34:	ldp	x0, x1, [x3]
  471d38:	stp	x0, x1, [x2]
  471d3c:	ldp	x0, x1, [x3, #16]
  471d40:	stp	x0, x1, [x2, #16]
  471d44:	add	x0, sp, #0x10
  471d48:	mov	x2, x0
  471d4c:	ldr	x1, [sp, #56]
  471d50:	mov	x0, x4
  471d54:	bl	471a84 <warn@@Base+0x2ab0>
  471d58:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  471d5c:	ldr	x0, [x0, #4040]
  471d60:	ldr	x0, [x0]
  471d64:	ldp	x29, x30, [sp], #288
  471d68:	ret
  471d6c:	stp	x29, x30, [sp, #-304]!
  471d70:	mov	x29, sp
  471d74:	str	x0, [sp, #56]
  471d78:	str	x1, [sp, #248]
  471d7c:	str	x2, [sp, #256]
  471d80:	str	x3, [sp, #264]
  471d84:	str	x4, [sp, #272]
  471d88:	str	x5, [sp, #280]
  471d8c:	str	x6, [sp, #288]
  471d90:	str	x7, [sp, #296]
  471d94:	str	q0, [sp, #112]
  471d98:	str	q1, [sp, #128]
  471d9c:	str	q2, [sp, #144]
  471da0:	str	q3, [sp, #160]
  471da4:	str	q4, [sp, #176]
  471da8:	str	q5, [sp, #192]
  471dac:	str	q6, [sp, #208]
  471db0:	str	q7, [sp, #224]
  471db4:	add	x0, sp, #0x130
  471db8:	str	x0, [sp, #72]
  471dbc:	add	x0, sp, #0x130
  471dc0:	str	x0, [sp, #80]
  471dc4:	add	x0, sp, #0xf0
  471dc8:	str	x0, [sp, #88]
  471dcc:	mov	w0, #0xffffffc8            	// #-56
  471dd0:	str	w0, [sp, #96]
  471dd4:	mov	w0, #0xffffff80            	// #-128
  471dd8:	str	w0, [sp, #100]
  471ddc:	add	x2, sp, #0x10
  471de0:	add	x3, sp, #0x48
  471de4:	ldp	x0, x1, [x3]
  471de8:	stp	x0, x1, [x2]
  471dec:	ldp	x0, x1, [x3, #16]
  471df0:	stp	x0, x1, [x2, #16]
  471df4:	add	x0, sp, #0x10
  471df8:	mov	x1, x0
  471dfc:	ldr	x0, [sp, #56]
  471e00:	bl	4719d4 <warn@@Base+0x2a00>
  471e04:	add	x0, x0, #0x1
  471e08:	bl	474714 <warn@@Base+0x5740>
  471e0c:	str	x0, [sp, #104]
  471e10:	add	x0, sp, #0x130
  471e14:	str	x0, [sp, #72]
  471e18:	add	x0, sp, #0x130
  471e1c:	str	x0, [sp, #80]
  471e20:	add	x0, sp, #0xf0
  471e24:	str	x0, [sp, #88]
  471e28:	mov	w0, #0xffffffc8            	// #-56
  471e2c:	str	w0, [sp, #96]
  471e30:	mov	w0, #0xffffff80            	// #-128
  471e34:	str	w0, [sp, #100]
  471e38:	add	x2, sp, #0x10
  471e3c:	add	x3, sp, #0x48
  471e40:	ldp	x0, x1, [x3]
  471e44:	stp	x0, x1, [x2]
  471e48:	ldp	x0, x1, [x3, #16]
  471e4c:	stp	x0, x1, [x2, #16]
  471e50:	add	x0, sp, #0x10
  471e54:	mov	x2, x0
  471e58:	ldr	x1, [sp, #56]
  471e5c:	ldr	x0, [sp, #104]
  471e60:	bl	471a84 <warn@@Base+0x2ab0>
  471e64:	ldr	x0, [sp, #104]
  471e68:	ldp	x29, x30, [sp], #304
  471e6c:	ret
  471e70:	stp	x29, x30, [sp, #-288]!
  471e74:	mov	x29, sp
  471e78:	str	x0, [sp, #56]
  471e7c:	str	x1, [sp, #48]
  471e80:	str	x2, [sp, #240]
  471e84:	str	x3, [sp, #248]
  471e88:	str	x4, [sp, #256]
  471e8c:	str	x5, [sp, #264]
  471e90:	str	x6, [sp, #272]
  471e94:	str	x7, [sp, #280]
  471e98:	str	q0, [sp, #112]
  471e9c:	str	q1, [sp, #128]
  471ea0:	str	q2, [sp, #144]
  471ea4:	str	q3, [sp, #160]
  471ea8:	str	q4, [sp, #176]
  471eac:	str	q5, [sp, #192]
  471eb0:	str	q6, [sp, #208]
  471eb4:	str	q7, [sp, #224]
  471eb8:	add	x0, sp, #0x120
  471ebc:	str	x0, [sp, #72]
  471ec0:	add	x0, sp, #0x120
  471ec4:	str	x0, [sp, #80]
  471ec8:	add	x0, sp, #0xf0
  471ecc:	str	x0, [sp, #88]
  471ed0:	mov	w0, #0xffffffd0            	// #-48
  471ed4:	str	w0, [sp, #96]
  471ed8:	mov	w0, #0xffffff80            	// #-128
  471edc:	str	w0, [sp, #100]
  471ee0:	add	x2, sp, #0x10
  471ee4:	add	x3, sp, #0x48
  471ee8:	ldp	x0, x1, [x3]
  471eec:	stp	x0, x1, [x2]
  471ef0:	ldp	x0, x1, [x3, #16]
  471ef4:	stp	x0, x1, [x2, #16]
  471ef8:	add	x0, sp, #0x10
  471efc:	mov	x1, x0
  471f00:	ldr	x0, [sp, #48]
  471f04:	bl	4719d4 <warn@@Base+0x2a00>
  471f08:	add	x0, x0, #0x1
  471f0c:	bl	474714 <warn@@Base+0x5740>
  471f10:	str	x0, [sp, #104]
  471f14:	add	x0, sp, #0x120
  471f18:	str	x0, [sp, #72]
  471f1c:	add	x0, sp, #0x120
  471f20:	str	x0, [sp, #80]
  471f24:	add	x0, sp, #0xf0
  471f28:	str	x0, [sp, #88]
  471f2c:	mov	w0, #0xffffffd0            	// #-48
  471f30:	str	w0, [sp, #96]
  471f34:	mov	w0, #0xffffff80            	// #-128
  471f38:	str	w0, [sp, #100]
  471f3c:	add	x2, sp, #0x10
  471f40:	add	x3, sp, #0x48
  471f44:	ldp	x0, x1, [x3]
  471f48:	stp	x0, x1, [x2]
  471f4c:	ldp	x0, x1, [x3, #16]
  471f50:	stp	x0, x1, [x2, #16]
  471f54:	add	x0, sp, #0x10
  471f58:	mov	x2, x0
  471f5c:	ldr	x1, [sp, #48]
  471f60:	ldr	x0, [sp, #104]
  471f64:	bl	471a84 <warn@@Base+0x2ab0>
  471f68:	ldr	x0, [sp, #56]
  471f6c:	cmp	x0, #0x0
  471f70:	b.eq	471f7c <warn@@Base+0x2fa8>  // b.none
  471f74:	ldr	x0, [sp, #56]
  471f78:	bl	401c10 <free@plt>
  471f7c:	ldr	x0, [sp, #104]
  471f80:	ldp	x29, x30, [sp], #288
  471f84:	ret
  471f88:	sub	sp, sp, #0x10
  471f8c:	str	w0, [sp, #12]
  471f90:	ldr	w1, [sp, #12]
  471f94:	mov	w0, #0xa020                	// #40992
  471f98:	cmp	w1, w0
  471f9c:	b.eq	472620 <warn@@Base+0x364c>  // b.none
  471fa0:	ldr	w1, [sp, #12]
  471fa4:	mov	w0, #0xa020                	// #40992
  471fa8:	cmp	w1, w0
  471fac:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  471fb0:	ldr	w0, [sp, #12]
  471fb4:	cmp	w0, #0xa, lsl #12
  471fb8:	b.eq	472614 <warn@@Base+0x3640>  // b.none
  471fbc:	ldr	w0, [sp, #12]
  471fc0:	cmp	w0, #0xa, lsl #12
  471fc4:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  471fc8:	ldr	w1, [sp, #12]
  471fcc:	mov	w0, #0x8767                	// #34663
  471fd0:	cmp	w1, w0
  471fd4:	b.eq	472608 <warn@@Base+0x3634>  // b.none
  471fd8:	ldr	w1, [sp, #12]
  471fdc:	mov	w0, #0x8767                	// #34663
  471fe0:	cmp	w1, w0
  471fe4:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  471fe8:	ldr	w1, [sp, #12]
  471fec:	mov	w0, #0x8766                	// #34662
  471ff0:	cmp	w1, w0
  471ff4:	b.eq	4725fc <warn@@Base+0x3628>  // b.none
  471ff8:	ldr	w1, [sp, #12]
  471ffc:	mov	w0, #0x8766                	// #34662
  472000:	cmp	w1, w0
  472004:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  472008:	ldr	w1, [sp, #12]
  47200c:	mov	w0, #0x8765                	// #34661
  472010:	cmp	w1, w0
  472014:	b.eq	4725f0 <warn@@Base+0x361c>  // b.none
  472018:	ldr	w1, [sp, #12]
  47201c:	mov	w0, #0x8765                	// #34661
  472020:	cmp	w1, w0
  472024:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  472028:	ldr	w1, [sp, #12]
  47202c:	mov	w0, #0x410a                	// #16650
  472030:	cmp	w1, w0
  472034:	b.eq	4725e4 <warn@@Base+0x3610>  // b.none
  472038:	ldr	w1, [sp, #12]
  47203c:	mov	w0, #0x410a                	// #16650
  472040:	cmp	w1, w0
  472044:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  472048:	ldr	w1, [sp, #12]
  47204c:	mov	w0, #0x4109                	// #16649
  472050:	cmp	w1, w0
  472054:	b.eq	4725d8 <warn@@Base+0x3604>  // b.none
  472058:	ldr	w1, [sp, #12]
  47205c:	mov	w0, #0x4109                	// #16649
  472060:	cmp	w1, w0
  472064:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  472068:	ldr	w1, [sp, #12]
  47206c:	mov	w0, #0x4108                	// #16648
  472070:	cmp	w1, w0
  472074:	b.eq	4725cc <warn@@Base+0x35f8>  // b.none
  472078:	ldr	w1, [sp, #12]
  47207c:	mov	w0, #0x4108                	// #16648
  472080:	cmp	w1, w0
  472084:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  472088:	ldr	w1, [sp, #12]
  47208c:	mov	w0, #0x4107                	// #16647
  472090:	cmp	w1, w0
  472094:	b.eq	4725c0 <warn@@Base+0x35ec>  // b.none
  472098:	ldr	w1, [sp, #12]
  47209c:	mov	w0, #0x4107                	// #16647
  4720a0:	cmp	w1, w0
  4720a4:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  4720a8:	ldr	w1, [sp, #12]
  4720ac:	mov	w0, #0x4106                	// #16646
  4720b0:	cmp	w1, w0
  4720b4:	b.eq	4725b4 <warn@@Base+0x35e0>  // b.none
  4720b8:	ldr	w1, [sp, #12]
  4720bc:	mov	w0, #0x4106                	// #16646
  4720c0:	cmp	w1, w0
  4720c4:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  4720c8:	ldr	w1, [sp, #12]
  4720cc:	mov	w0, #0x4105                	// #16645
  4720d0:	cmp	w1, w0
  4720d4:	b.eq	4725a8 <warn@@Base+0x35d4>  // b.none
  4720d8:	ldr	w1, [sp, #12]
  4720dc:	mov	w0, #0x4105                	// #16645
  4720e0:	cmp	w1, w0
  4720e4:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  4720e8:	ldr	w1, [sp, #12]
  4720ec:	mov	w0, #0x4104                	// #16644
  4720f0:	cmp	w1, w0
  4720f4:	b.eq	47259c <warn@@Base+0x35c8>  // b.none
  4720f8:	ldr	w1, [sp, #12]
  4720fc:	mov	w0, #0x4104                	// #16644
  472100:	cmp	w1, w0
  472104:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  472108:	ldr	w1, [sp, #12]
  47210c:	mov	w0, #0x4103                	// #16643
  472110:	cmp	w1, w0
  472114:	b.eq	472590 <warn@@Base+0x35bc>  // b.none
  472118:	ldr	w1, [sp, #12]
  47211c:	mov	w0, #0x4103                	// #16643
  472120:	cmp	w1, w0
  472124:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  472128:	ldr	w1, [sp, #12]
  47212c:	mov	w0, #0x4102                	// #16642
  472130:	cmp	w1, w0
  472134:	b.eq	472584 <warn@@Base+0x35b0>  // b.none
  472138:	ldr	w1, [sp, #12]
  47213c:	mov	w0, #0x4102                	// #16642
  472140:	cmp	w1, w0
  472144:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  472148:	ldr	w1, [sp, #12]
  47214c:	mov	w0, #0x4101                	// #16641
  472150:	cmp	w1, w0
  472154:	b.eq	472578 <warn@@Base+0x35a4>  // b.none
  472158:	ldr	w1, [sp, #12]
  47215c:	mov	w0, #0x4101                	// #16641
  472160:	cmp	w1, w0
  472164:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  472168:	ldr	w1, [sp, #12]
  47216c:	mov	w0, #0x4092                	// #16530
  472170:	cmp	w1, w0
  472174:	b.eq	47256c <warn@@Base+0x3598>  // b.none
  472178:	ldr	w1, [sp, #12]
  47217c:	mov	w0, #0x4092                	// #16530
  472180:	cmp	w1, w0
  472184:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  472188:	ldr	w1, [sp, #12]
  47218c:	mov	w0, #0x4091                	// #16529
  472190:	cmp	w1, w0
  472194:	b.eq	472560 <warn@@Base+0x358c>  // b.none
  472198:	ldr	w1, [sp, #12]
  47219c:	mov	w0, #0x4091                	// #16529
  4721a0:	cmp	w1, w0
  4721a4:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  4721a8:	ldr	w1, [sp, #12]
  4721ac:	mov	w0, #0x4090                	// #16528
  4721b0:	cmp	w1, w0
  4721b4:	b.eq	472554 <warn@@Base+0x3580>  // b.none
  4721b8:	ldr	w1, [sp, #12]
  4721bc:	mov	w0, #0x4090                	// #16528
  4721c0:	cmp	w1, w0
  4721c4:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  4721c8:	ldr	w0, [sp, #12]
  4721cc:	cmp	w0, #0x4b
  4721d0:	b.hi	4721f8 <warn@@Base+0x3224>  // b.pmore
  4721d4:	ldr	w0, [sp, #12]
  4721d8:	cmp	w0, #0x4b
  4721dc:	b.hi	47262c <warn@@Base+0x3658>  // b.pmore
  4721e0:	adrp	x1, 4ac000 <warn@@Base+0x3d02c>
  4721e4:	add	x1, x1, #0x724
  4721e8:	ldr	w0, [x1, w0, uxtw #2]
  4721ec:	adr	x1, 4721f8 <warn@@Base+0x3224>
  4721f0:	add	x0, x1, w0, sxtw #2
  4721f4:	br	x0
  4721f8:	ldr	w1, [sp, #12]
  4721fc:	mov	w0, #0x4081                	// #16513
  472200:	cmp	w1, w0
  472204:	b.eq	472548 <warn@@Base+0x3574>  // b.none
  472208:	b	47262c <warn@@Base+0x3658>
  47220c:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  472210:	add	x0, x0, #0xea0
  472214:	b	472630 <warn@@Base+0x365c>
  472218:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  47221c:	add	x0, x0, #0xeb0
  472220:	b	472630 <warn@@Base+0x365c>
  472224:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  472228:	add	x0, x0, #0xec8
  47222c:	b	472630 <warn@@Base+0x365c>
  472230:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  472234:	add	x0, x0, #0xee0
  472238:	b	472630 <warn@@Base+0x365c>
  47223c:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  472240:	add	x0, x0, #0xef8
  472244:	b	472630 <warn@@Base+0x365c>
  472248:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  47224c:	add	x0, x0, #0xf10
  472250:	b	472630 <warn@@Base+0x365c>
  472254:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  472258:	add	x0, x0, #0xf28
  47225c:	b	472630 <warn@@Base+0x365c>
  472260:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  472264:	add	x0, x0, #0xf48
  472268:	b	472630 <warn@@Base+0x365c>
  47226c:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  472270:	add	x0, x0, #0xf58
  472274:	b	472630 <warn@@Base+0x365c>
  472278:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  47227c:	add	x0, x0, #0xf70
  472280:	b	472630 <warn@@Base+0x365c>
  472284:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  472288:	add	x0, x0, #0xf80
  47228c:	b	472630 <warn@@Base+0x365c>
  472290:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  472294:	add	x0, x0, #0xf98
  472298:	b	472630 <warn@@Base+0x365c>
  47229c:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  4722a0:	add	x0, x0, #0xfb0
  4722a4:	b	472630 <warn@@Base+0x365c>
  4722a8:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  4722ac:	add	x0, x0, #0xfc8
  4722b0:	b	472630 <warn@@Base+0x365c>
  4722b4:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  4722b8:	add	x0, x0, #0xfe0
  4722bc:	b	472630 <warn@@Base+0x365c>
  4722c0:	adrp	x0, 4ab000 <warn@@Base+0x3c02c>
  4722c4:	add	x0, x0, #0xff8
  4722c8:	b	472630 <warn@@Base+0x365c>
  4722cc:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4722d0:	add	x0, x0, #0x10
  4722d4:	b	472630 <warn@@Base+0x365c>
  4722d8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4722dc:	add	x0, x0, #0x20
  4722e0:	b	472630 <warn@@Base+0x365c>
  4722e4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4722e8:	add	x0, x0, #0x38
  4722ec:	b	472630 <warn@@Base+0x365c>
  4722f0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4722f4:	add	x0, x0, #0x58
  4722f8:	b	472630 <warn@@Base+0x365c>
  4722fc:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472300:	add	x0, x0, #0x68
  472304:	b	472630 <warn@@Base+0x365c>
  472308:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47230c:	add	x0, x0, #0x80
  472310:	b	472630 <warn@@Base+0x365c>
  472314:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472318:	add	x0, x0, #0x98
  47231c:	b	472630 <warn@@Base+0x365c>
  472320:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472324:	add	x0, x0, #0xb0
  472328:	b	472630 <warn@@Base+0x365c>
  47232c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472330:	add	x0, x0, #0xd0
  472334:	b	472630 <warn@@Base+0x365c>
  472338:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47233c:	add	x0, x0, #0xe0
  472340:	b	472630 <warn@@Base+0x365c>
  472344:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472348:	add	x0, x0, #0x100
  47234c:	b	472630 <warn@@Base+0x365c>
  472350:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472354:	add	x0, x0, #0x110
  472358:	b	472630 <warn@@Base+0x365c>
  47235c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472360:	add	x0, x0, #0x128
  472364:	b	472630 <warn@@Base+0x365c>
  472368:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47236c:	add	x0, x0, #0x140
  472370:	b	472630 <warn@@Base+0x365c>
  472374:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472378:	add	x0, x0, #0x160
  47237c:	b	472630 <warn@@Base+0x365c>
  472380:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472384:	add	x0, x0, #0x178
  472388:	b	472630 <warn@@Base+0x365c>
  47238c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472390:	add	x0, x0, #0x190
  472394:	b	472630 <warn@@Base+0x365c>
  472398:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47239c:	add	x0, x0, #0x1a8
  4723a0:	b	472630 <warn@@Base+0x365c>
  4723a4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4723a8:	add	x0, x0, #0x1b8
  4723ac:	b	472630 <warn@@Base+0x365c>
  4723b0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4723b4:	add	x0, x0, #0x1d0
  4723b8:	b	472630 <warn@@Base+0x365c>
  4723bc:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4723c0:	add	x0, x0, #0x1e8
  4723c4:	b	472630 <warn@@Base+0x365c>
  4723c8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4723cc:	add	x0, x0, #0x1f8
  4723d0:	b	472630 <warn@@Base+0x365c>
  4723d4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4723d8:	add	x0, x0, #0x208
  4723dc:	b	472630 <warn@@Base+0x365c>
  4723e0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4723e4:	add	x0, x0, #0x220
  4723e8:	b	472630 <warn@@Base+0x365c>
  4723ec:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4723f0:	add	x0, x0, #0x238
  4723f4:	b	472630 <warn@@Base+0x365c>
  4723f8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4723fc:	add	x0, x0, #0x250
  472400:	b	472630 <warn@@Base+0x365c>
  472404:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472408:	add	x0, x0, #0x270
  47240c:	b	472630 <warn@@Base+0x365c>
  472410:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472414:	add	x0, x0, #0x290
  472418:	b	472630 <warn@@Base+0x365c>
  47241c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472420:	add	x0, x0, #0x2a8
  472424:	b	472630 <warn@@Base+0x365c>
  472428:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47242c:	add	x0, x0, #0x2c0
  472430:	b	472630 <warn@@Base+0x365c>
  472434:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472438:	add	x0, x0, #0x2d8
  47243c:	b	472630 <warn@@Base+0x365c>
  472440:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472444:	add	x0, x0, #0x2e8
  472448:	b	472630 <warn@@Base+0x365c>
  47244c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472450:	add	x0, x0, #0x300
  472454:	b	472630 <warn@@Base+0x365c>
  472458:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47245c:	add	x0, x0, #0x318
  472460:	b	472630 <warn@@Base+0x365c>
  472464:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472468:	add	x0, x0, #0x330
  47246c:	b	472630 <warn@@Base+0x365c>
  472470:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472474:	add	x0, x0, #0x348
  472478:	b	472630 <warn@@Base+0x365c>
  47247c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472480:	add	x0, x0, #0x360
  472484:	b	472630 <warn@@Base+0x365c>
  472488:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47248c:	add	x0, x0, #0x378
  472490:	b	472630 <warn@@Base+0x365c>
  472494:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472498:	add	x0, x0, #0x390
  47249c:	b	472630 <warn@@Base+0x365c>
  4724a0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4724a4:	add	x0, x0, #0x3a8
  4724a8:	b	472630 <warn@@Base+0x365c>
  4724ac:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4724b0:	add	x0, x0, #0x3c0
  4724b4:	b	472630 <warn@@Base+0x365c>
  4724b8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4724bc:	add	x0, x0, #0x3d8
  4724c0:	b	472630 <warn@@Base+0x365c>
  4724c4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4724c8:	add	x0, x0, #0x3f0
  4724cc:	b	472630 <warn@@Base+0x365c>
  4724d0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4724d4:	add	x0, x0, #0x408
  4724d8:	b	472630 <warn@@Base+0x365c>
  4724dc:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4724e0:	add	x0, x0, #0x428
  4724e4:	b	472630 <warn@@Base+0x365c>
  4724e8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4724ec:	add	x0, x0, #0x440
  4724f0:	b	472630 <warn@@Base+0x365c>
  4724f4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4724f8:	add	x0, x0, #0x458
  4724fc:	b	472630 <warn@@Base+0x365c>
  472500:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472504:	add	x0, x0, #0x470
  472508:	b	472630 <warn@@Base+0x365c>
  47250c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472510:	add	x0, x0, #0x488
  472514:	b	472630 <warn@@Base+0x365c>
  472518:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47251c:	add	x0, x0, #0x4a0
  472520:	b	472630 <warn@@Base+0x365c>
  472524:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472528:	add	x0, x0, #0x4b8
  47252c:	b	472630 <warn@@Base+0x365c>
  472530:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472534:	add	x0, x0, #0x4d8
  472538:	b	472630 <warn@@Base+0x365c>
  47253c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472540:	add	x0, x0, #0x4f0
  472544:	b	472630 <warn@@Base+0x365c>
  472548:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47254c:	add	x0, x0, #0x508
  472550:	b	472630 <warn@@Base+0x365c>
  472554:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472558:	add	x0, x0, #0x520
  47255c:	b	472630 <warn@@Base+0x365c>
  472560:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472564:	add	x0, x0, #0x540
  472568:	b	472630 <warn@@Base+0x365c>
  47256c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472570:	add	x0, x0, #0x558
  472574:	b	472630 <warn@@Base+0x365c>
  472578:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47257c:	add	x0, x0, #0x578
  472580:	b	472630 <warn@@Base+0x365c>
  472584:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472588:	add	x0, x0, #0x590
  47258c:	b	472630 <warn@@Base+0x365c>
  472590:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472594:	add	x0, x0, #0x5b0
  472598:	b	472630 <warn@@Base+0x365c>
  47259c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4725a0:	add	x0, x0, #0x5c8
  4725a4:	b	472630 <warn@@Base+0x365c>
  4725a8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4725ac:	add	x0, x0, #0x5e0
  4725b0:	b	472630 <warn@@Base+0x365c>
  4725b4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4725b8:	add	x0, x0, #0x5f8
  4725bc:	b	472630 <warn@@Base+0x365c>
  4725c0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4725c4:	add	x0, x0, #0x620
  4725c8:	b	472630 <warn@@Base+0x365c>
  4725cc:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4725d0:	add	x0, x0, #0x648
  4725d4:	b	472630 <warn@@Base+0x365c>
  4725d8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4725dc:	add	x0, x0, #0x670
  4725e0:	b	472630 <warn@@Base+0x365c>
  4725e4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4725e8:	add	x0, x0, #0x688
  4725ec:	b	472630 <warn@@Base+0x365c>
  4725f0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4725f4:	add	x0, x0, #0x6a8
  4725f8:	b	472630 <warn@@Base+0x365c>
  4725fc:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472600:	add	x0, x0, #0x6c0
  472604:	b	472630 <warn@@Base+0x365c>
  472608:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47260c:	add	x0, x0, #0x6d8
  472610:	b	472630 <warn@@Base+0x365c>
  472614:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472618:	add	x0, x0, #0x6f0
  47261c:	b	472630 <warn@@Base+0x365c>
  472620:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472624:	add	x0, x0, #0x708
  472628:	b	472630 <warn@@Base+0x365c>
  47262c:	mov	x0, #0x0                   	// #0
  472630:	add	sp, sp, #0x10
  472634:	ret
  472638:	sub	sp, sp, #0x10
  47263c:	str	w0, [sp, #12]
  472640:	ldr	w1, [sp, #12]
  472644:	mov	w0, #0x1f21                	// #7969
  472648:	cmp	w1, w0
  47264c:	b.eq	47291c <warn@@Base+0x3948>  // b.none
  472650:	ldr	w1, [sp, #12]
  472654:	mov	w0, #0x1f21                	// #7969
  472658:	cmp	w1, w0
  47265c:	b.hi	472928 <warn@@Base+0x3954>  // b.pmore
  472660:	ldr	w1, [sp, #12]
  472664:	mov	w0, #0x1f20                	// #7968
  472668:	cmp	w1, w0
  47266c:	b.eq	472910 <warn@@Base+0x393c>  // b.none
  472670:	ldr	w1, [sp, #12]
  472674:	mov	w0, #0x1f20                	// #7968
  472678:	cmp	w1, w0
  47267c:	b.hi	472928 <warn@@Base+0x3954>  // b.pmore
  472680:	ldr	w1, [sp, #12]
  472684:	mov	w0, #0x1f02                	// #7938
  472688:	cmp	w1, w0
  47268c:	b.eq	472904 <warn@@Base+0x3930>  // b.none
  472690:	ldr	w1, [sp, #12]
  472694:	mov	w0, #0x1f02                	// #7938
  472698:	cmp	w1, w0
  47269c:	b.hi	472928 <warn@@Base+0x3954>  // b.pmore
  4726a0:	ldr	w0, [sp, #12]
  4726a4:	cmp	w0, #0x2c
  4726a8:	b.hi	4726e0 <warn@@Base+0x370c>  // b.pmore
  4726ac:	ldr	w0, [sp, #12]
  4726b0:	cmp	w0, #0x0
  4726b4:	b.eq	472928 <warn@@Base+0x3954>  // b.none
  4726b8:	ldr	w0, [sp, #12]
  4726bc:	sub	w0, w0, #0x1
  4726c0:	cmp	w0, #0x2b
  4726c4:	b.hi	472928 <warn@@Base+0x3954>  // b.pmore
  4726c8:	adrp	x1, 4ac000 <warn@@Base+0x3d02c>
  4726cc:	add	x1, x1, #0xbd0
  4726d0:	ldr	w0, [x1, w0, uxtw #2]
  4726d4:	adr	x1, 4726e0 <warn@@Base+0x370c>
  4726d8:	add	x0, x1, w0, sxtw #2
  4726dc:	br	x0
  4726e0:	ldr	w1, [sp, #12]
  4726e4:	mov	w0, #0x1f01                	// #7937
  4726e8:	cmp	w1, w0
  4726ec:	b.eq	4728f8 <warn@@Base+0x3924>  // b.none
  4726f0:	b	472928 <warn@@Base+0x3954>
  4726f4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4726f8:	add	x0, x0, #0x858
  4726fc:	b	47292c <warn@@Base+0x3958>
  472700:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472704:	add	x0, x0, #0x868
  472708:	b	47292c <warn@@Base+0x3958>
  47270c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472710:	add	x0, x0, #0x878
  472714:	b	47292c <warn@@Base+0x3958>
  472718:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47271c:	add	x0, x0, #0x888
  472720:	b	47292c <warn@@Base+0x3958>
  472724:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472728:	add	x0, x0, #0x898
  47272c:	b	47292c <warn@@Base+0x3958>
  472730:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472734:	add	x0, x0, #0x8a8
  472738:	b	47292c <warn@@Base+0x3958>
  47273c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472740:	add	x0, x0, #0x8b8
  472744:	b	47292c <warn@@Base+0x3958>
  472748:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47274c:	add	x0, x0, #0x8c8
  472750:	b	47292c <warn@@Base+0x3958>
  472754:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472758:	add	x0, x0, #0x8d8
  47275c:	b	47292c <warn@@Base+0x3958>
  472760:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472764:	add	x0, x0, #0x8e8
  472768:	b	47292c <warn@@Base+0x3958>
  47276c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472770:	add	x0, x0, #0x8f8
  472774:	b	47292c <warn@@Base+0x3958>
  472778:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47277c:	add	x0, x0, #0x908
  472780:	b	47292c <warn@@Base+0x3958>
  472784:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472788:	add	x0, x0, #0x918
  47278c:	b	47292c <warn@@Base+0x3958>
  472790:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472794:	add	x0, x0, #0x928
  472798:	b	47292c <warn@@Base+0x3958>
  47279c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4727a0:	add	x0, x0, #0x938
  4727a4:	b	47292c <warn@@Base+0x3958>
  4727a8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4727ac:	add	x0, x0, #0x950
  4727b0:	b	47292c <warn@@Base+0x3958>
  4727b4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4727b8:	add	x0, x0, #0x960
  4727bc:	b	47292c <warn@@Base+0x3958>
  4727c0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4727c4:	add	x0, x0, #0x970
  4727c8:	b	47292c <warn@@Base+0x3958>
  4727cc:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4727d0:	add	x0, x0, #0x980
  4727d4:	b	47292c <warn@@Base+0x3958>
  4727d8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4727dc:	add	x0, x0, #0x990
  4727e0:	b	47292c <warn@@Base+0x3958>
  4727e4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4727e8:	add	x0, x0, #0x9a8
  4727ec:	b	47292c <warn@@Base+0x3958>
  4727f0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4727f4:	add	x0, x0, #0x9c0
  4727f8:	b	47292c <warn@@Base+0x3958>
  4727fc:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472800:	add	x0, x0, #0x9d8
  472804:	b	47292c <warn@@Base+0x3958>
  472808:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47280c:	add	x0, x0, #0x9e8
  472810:	b	47292c <warn@@Base+0x3958>
  472814:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472818:	add	x0, x0, #0xa00
  47281c:	b	47292c <warn@@Base+0x3958>
  472820:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472824:	add	x0, x0, #0xa18
  472828:	b	47292c <warn@@Base+0x3958>
  47282c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472830:	add	x0, x0, #0xa28
  472834:	b	47292c <warn@@Base+0x3958>
  472838:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47283c:	add	x0, x0, #0xa38
  472840:	b	47292c <warn@@Base+0x3958>
  472844:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472848:	add	x0, x0, #0xa50
  47284c:	b	47292c <warn@@Base+0x3958>
  472850:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472854:	add	x0, x0, #0xa68
  472858:	b	47292c <warn@@Base+0x3958>
  47285c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472860:	add	x0, x0, #0xa78
  472864:	b	47292c <warn@@Base+0x3958>
  472868:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47286c:	add	x0, x0, #0xa90
  472870:	b	47292c <warn@@Base+0x3958>
  472874:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472878:	add	x0, x0, #0xaa8
  47287c:	b	47292c <warn@@Base+0x3958>
  472880:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472884:	add	x0, x0, #0xac0
  472888:	b	47292c <warn@@Base+0x3958>
  47288c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472890:	add	x0, x0, #0xad8
  472894:	b	47292c <warn@@Base+0x3958>
  472898:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  47289c:	add	x0, x0, #0xaf0
  4728a0:	b	47292c <warn@@Base+0x3958>
  4728a4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4728a8:	add	x0, x0, #0xb00
  4728ac:	b	47292c <warn@@Base+0x3958>
  4728b0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4728b4:	add	x0, x0, #0xb10
  4728b8:	b	47292c <warn@@Base+0x3958>
  4728bc:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4728c0:	add	x0, x0, #0xb20
  4728c4:	b	47292c <warn@@Base+0x3958>
  4728c8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4728cc:	add	x0, x0, #0xb30
  4728d0:	b	47292c <warn@@Base+0x3958>
  4728d4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4728d8:	add	x0, x0, #0xb40
  4728dc:	b	47292c <warn@@Base+0x3958>
  4728e0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4728e4:	add	x0, x0, #0xb50
  4728e8:	b	47292c <warn@@Base+0x3958>
  4728ec:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4728f0:	add	x0, x0, #0xb60
  4728f4:	b	47292c <warn@@Base+0x3958>
  4728f8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  4728fc:	add	x0, x0, #0xb70
  472900:	b	47292c <warn@@Base+0x3958>
  472904:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472908:	add	x0, x0, #0xb88
  47290c:	b	47292c <warn@@Base+0x3958>
  472910:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472914:	add	x0, x0, #0xba0
  472918:	b	47292c <warn@@Base+0x3958>
  47291c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472920:	add	x0, x0, #0xbb8
  472924:	b	47292c <warn@@Base+0x3958>
  472928:	mov	x0, #0x0                   	// #0
  47292c:	add	sp, sp, #0x10
  472930:	ret
  472934:	sub	sp, sp, #0x10
  472938:	str	w0, [sp, #12]
  47293c:	ldr	w1, [sp, #12]
  472940:	mov	w0, #0x3fed                	// #16365
  472944:	cmp	w1, w0
  472948:	b.eq	47366c <warn@@Base+0x4698>  // b.none
  47294c:	ldr	w1, [sp, #12]
  472950:	mov	w0, #0x3fed                	// #16365
  472954:	cmp	w1, w0
  472958:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  47295c:	ldr	w1, [sp, #12]
  472960:	mov	w0, #0x3fec                	// #16364
  472964:	cmp	w1, w0
  472968:	b.eq	473660 <warn@@Base+0x468c>  // b.none
  47296c:	ldr	w1, [sp, #12]
  472970:	mov	w0, #0x3fec                	// #16364
  472974:	cmp	w1, w0
  472978:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  47297c:	ldr	w1, [sp, #12]
  472980:	mov	w0, #0x3feb                	// #16363
  472984:	cmp	w1, w0
  472988:	b.eq	473654 <warn@@Base+0x4680>  // b.none
  47298c:	ldr	w1, [sp, #12]
  472990:	mov	w0, #0x3feb                	// #16363
  472994:	cmp	w1, w0
  472998:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  47299c:	ldr	w1, [sp, #12]
  4729a0:	mov	w0, #0x3fea                	// #16362
  4729a4:	cmp	w1, w0
  4729a8:	b.eq	473648 <warn@@Base+0x4674>  // b.none
  4729ac:	ldr	w1, [sp, #12]
  4729b0:	mov	w0, #0x3fea                	// #16362
  4729b4:	cmp	w1, w0
  4729b8:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  4729bc:	ldr	w1, [sp, #12]
  4729c0:	mov	w0, #0x3fe9                	// #16361
  4729c4:	cmp	w1, w0
  4729c8:	b.eq	47363c <warn@@Base+0x4668>  // b.none
  4729cc:	ldr	w1, [sp, #12]
  4729d0:	mov	w0, #0x3fe9                	// #16361
  4729d4:	cmp	w1, w0
  4729d8:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  4729dc:	ldr	w1, [sp, #12]
  4729e0:	mov	w0, #0x3fe8                	// #16360
  4729e4:	cmp	w1, w0
  4729e8:	b.eq	473630 <warn@@Base+0x465c>  // b.none
  4729ec:	ldr	w1, [sp, #12]
  4729f0:	mov	w0, #0x3fe8                	// #16360
  4729f4:	cmp	w1, w0
  4729f8:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  4729fc:	ldr	w1, [sp, #12]
  472a00:	mov	w0, #0x3fe7                	// #16359
  472a04:	cmp	w1, w0
  472a08:	b.eq	473624 <warn@@Base+0x4650>  // b.none
  472a0c:	ldr	w1, [sp, #12]
  472a10:	mov	w0, #0x3fe7                	// #16359
  472a14:	cmp	w1, w0
  472a18:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472a1c:	ldr	w1, [sp, #12]
  472a20:	mov	w0, #0x3fe6                	// #16358
  472a24:	cmp	w1, w0
  472a28:	b.eq	473618 <warn@@Base+0x4644>  // b.none
  472a2c:	ldr	w1, [sp, #12]
  472a30:	mov	w0, #0x3fe6                	// #16358
  472a34:	cmp	w1, w0
  472a38:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472a3c:	ldr	w1, [sp, #12]
  472a40:	mov	w0, #0x3fe5                	// #16357
  472a44:	cmp	w1, w0
  472a48:	b.eq	47360c <warn@@Base+0x4638>  // b.none
  472a4c:	ldr	w1, [sp, #12]
  472a50:	mov	w0, #0x3fe5                	// #16357
  472a54:	cmp	w1, w0
  472a58:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472a5c:	ldr	w1, [sp, #12]
  472a60:	mov	w0, #0x3fe4                	// #16356
  472a64:	cmp	w1, w0
  472a68:	b.eq	473600 <warn@@Base+0x462c>  // b.none
  472a6c:	ldr	w1, [sp, #12]
  472a70:	mov	w0, #0x3fe4                	// #16356
  472a74:	cmp	w1, w0
  472a78:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472a7c:	ldr	w1, [sp, #12]
  472a80:	mov	w0, #0x3fe3                	// #16355
  472a84:	cmp	w1, w0
  472a88:	b.eq	4735f4 <warn@@Base+0x4620>  // b.none
  472a8c:	ldr	w1, [sp, #12]
  472a90:	mov	w0, #0x3fe3                	// #16355
  472a94:	cmp	w1, w0
  472a98:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472a9c:	ldr	w1, [sp, #12]
  472aa0:	mov	w0, #0x3fe2                	// #16354
  472aa4:	cmp	w1, w0
  472aa8:	b.eq	4735e8 <warn@@Base+0x4614>  // b.none
  472aac:	ldr	w1, [sp, #12]
  472ab0:	mov	w0, #0x3fe2                	// #16354
  472ab4:	cmp	w1, w0
  472ab8:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472abc:	ldr	w1, [sp, #12]
  472ac0:	mov	w0, #0x3fe1                	// #16353
  472ac4:	cmp	w1, w0
  472ac8:	b.eq	4735dc <warn@@Base+0x4608>  // b.none
  472acc:	ldr	w1, [sp, #12]
  472ad0:	mov	w0, #0x3fe1                	// #16353
  472ad4:	cmp	w1, w0
  472ad8:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472adc:	ldr	w1, [sp, #12]
  472ae0:	mov	w0, #0x3a02                	// #14850
  472ae4:	cmp	w1, w0
  472ae8:	b.eq	4735d0 <warn@@Base+0x45fc>  // b.none
  472aec:	ldr	w1, [sp, #12]
  472af0:	mov	w0, #0x3a02                	// #14850
  472af4:	cmp	w1, w0
  472af8:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472afc:	ldr	w1, [sp, #12]
  472b00:	mov	w0, #0x3a01                	// #14849
  472b04:	cmp	w1, w0
  472b08:	b.eq	4735c4 <warn@@Base+0x45f0>  // b.none
  472b0c:	ldr	w1, [sp, #12]
  472b10:	mov	w0, #0x3a01                	// #14849
  472b14:	cmp	w1, w0
  472b18:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472b1c:	ldr	w1, [sp, #12]
  472b20:	mov	w0, #0x3a00                	// #14848
  472b24:	cmp	w1, w0
  472b28:	b.eq	4735b8 <warn@@Base+0x45e4>  // b.none
  472b2c:	ldr	w1, [sp, #12]
  472b30:	mov	w0, #0x3a00                	// #14848
  472b34:	cmp	w1, w0
  472b38:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472b3c:	ldr	w1, [sp, #12]
  472b40:	mov	w0, #0x3210                	// #12816
  472b44:	cmp	w1, w0
  472b48:	b.eq	4735ac <warn@@Base+0x45d8>  // b.none
  472b4c:	ldr	w1, [sp, #12]
  472b50:	mov	w0, #0x3210                	// #12816
  472b54:	cmp	w1, w0
  472b58:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472b5c:	ldr	w1, [sp, #12]
  472b60:	mov	w0, #0x2305                	// #8965
  472b64:	cmp	w1, w0
  472b68:	b.eq	4735a0 <warn@@Base+0x45cc>  // b.none
  472b6c:	ldr	w1, [sp, #12]
  472b70:	mov	w0, #0x2305                	// #8965
  472b74:	cmp	w1, w0
  472b78:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472b7c:	ldr	w1, [sp, #12]
  472b80:	mov	w0, #0x2304                	// #8964
  472b84:	cmp	w1, w0
  472b88:	b.eq	473594 <warn@@Base+0x45c0>  // b.none
  472b8c:	ldr	w1, [sp, #12]
  472b90:	mov	w0, #0x2304                	// #8964
  472b94:	cmp	w1, w0
  472b98:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472b9c:	ldr	w1, [sp, #12]
  472ba0:	mov	w0, #0x2303                	// #8963
  472ba4:	cmp	w1, w0
  472ba8:	b.eq	473588 <warn@@Base+0x45b4>  // b.none
  472bac:	ldr	w1, [sp, #12]
  472bb0:	mov	w0, #0x2303                	// #8963
  472bb4:	cmp	w1, w0
  472bb8:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472bbc:	ldr	w1, [sp, #12]
  472bc0:	mov	w0, #0x2302                	// #8962
  472bc4:	cmp	w1, w0
  472bc8:	b.eq	47357c <warn@@Base+0x45a8>  // b.none
  472bcc:	ldr	w1, [sp, #12]
  472bd0:	mov	w0, #0x2302                	// #8962
  472bd4:	cmp	w1, w0
  472bd8:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472bdc:	ldr	w1, [sp, #12]
  472be0:	mov	w0, #0x2301                	// #8961
  472be4:	cmp	w1, w0
  472be8:	b.eq	473570 <warn@@Base+0x459c>  // b.none
  472bec:	ldr	w1, [sp, #12]
  472bf0:	mov	w0, #0x2301                	// #8961
  472bf4:	cmp	w1, w0
  472bf8:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472bfc:	ldr	w0, [sp, #12]
  472c00:	cmp	w0, #0x8c
  472c04:	b.hi	472c68 <warn@@Base+0x3c94>  // b.pmore
  472c08:	ldr	w0, [sp, #12]
  472c0c:	cmp	w0, #0x0
  472c10:	b.ne	472c40 <warn@@Base+0x3c6c>  // b.any
  472c14:	b	473678 <warn@@Base+0x46a4>
  472c18:	ldr	w0, [sp, #12]
  472c1c:	sub	w0, w0, #0x2, lsl #12
  472c20:	cmp	w0, #0x201
  472c24:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472c28:	adrp	x1, 4ae000 <warn@@Base+0x3f02c>
  472c2c:	add	x1, x1, #0x28
  472c30:	ldr	w0, [x1, w0, uxtw #2]
  472c34:	adr	x1, 472c40 <warn@@Base+0x3c6c>
  472c38:	add	x0, x1, w0, sxtw #2
  472c3c:	br	x0
  472c40:	ldr	w0, [sp, #12]
  472c44:	sub	w0, w0, #0x1
  472c48:	cmp	w0, #0x8b
  472c4c:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472c50:	adrp	x1, 4ae000 <warn@@Base+0x3f02c>
  472c54:	add	x1, x1, #0x830
  472c58:	ldr	w0, [x1, w0, uxtw #2]
  472c5c:	adr	x1, 472c68 <warn@@Base+0x3c94>
  472c60:	add	x0, x1, w0, sxtw #2
  472c64:	br	x0
  472c68:	ldr	w1, [sp, #12]
  472c6c:	mov	w0, #0x2201                	// #8705
  472c70:	cmp	w1, w0
  472c74:	b.hi	473678 <warn@@Base+0x46a4>  // b.pmore
  472c78:	ldr	w0, [sp, #12]
  472c7c:	cmp	w0, #0x2, lsl #12
  472c80:	b.cs	472c18 <warn@@Base+0x3c44>  // b.hs, b.nlast
  472c84:	b	473678 <warn@@Base+0x46a4>
  472c88:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472c8c:	add	x0, x0, #0xc80
  472c90:	b	47367c <warn@@Base+0x46a8>
  472c94:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472c98:	add	x0, x0, #0xc90
  472c9c:	b	47367c <warn@@Base+0x46a8>
  472ca0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472ca4:	add	x0, x0, #0xca0
  472ca8:	b	47367c <warn@@Base+0x46a8>
  472cac:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472cb0:	add	x0, x0, #0xcb0
  472cb4:	b	47367c <warn@@Base+0x46a8>
  472cb8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472cbc:	add	x0, x0, #0xcc0
  472cc0:	b	47367c <warn@@Base+0x46a8>
  472cc4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472cc8:	add	x0, x0, #0xcd8
  472ccc:	b	47367c <warn@@Base+0x46a8>
  472cd0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472cd4:	add	x0, x0, #0xce8
  472cd8:	b	47367c <warn@@Base+0x46a8>
  472cdc:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472ce0:	add	x0, x0, #0xd00
  472ce4:	b	47367c <warn@@Base+0x46a8>
  472ce8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472cec:	add	x0, x0, #0xd10
  472cf0:	b	47367c <warn@@Base+0x46a8>
  472cf4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472cf8:	add	x0, x0, #0xd28
  472cfc:	b	47367c <warn@@Base+0x46a8>
  472d00:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d04:	add	x0, x0, #0xd38
  472d08:	b	47367c <warn@@Base+0x46a8>
  472d0c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d10:	add	x0, x0, #0xd48
  472d14:	b	47367c <warn@@Base+0x46a8>
  472d18:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d1c:	add	x0, x0, #0xd58
  472d20:	b	47367c <warn@@Base+0x46a8>
  472d24:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d28:	add	x0, x0, #0xd68
  472d2c:	b	47367c <warn@@Base+0x46a8>
  472d30:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d34:	add	x0, x0, #0xd78
  472d38:	b	47367c <warn@@Base+0x46a8>
  472d3c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d40:	add	x0, x0, #0xd88
  472d44:	b	47367c <warn@@Base+0x46a8>
  472d48:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d4c:	add	x0, x0, #0xda0
  472d50:	b	47367c <warn@@Base+0x46a8>
  472d54:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d58:	add	x0, x0, #0xdb8
  472d5c:	b	47367c <warn@@Base+0x46a8>
  472d60:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d64:	add	x0, x0, #0xdc8
  472d68:	b	47367c <warn@@Base+0x46a8>
  472d6c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d70:	add	x0, x0, #0xde0
  472d74:	b	47367c <warn@@Base+0x46a8>
  472d78:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d7c:	add	x0, x0, #0xdf8
  472d80:	b	47367c <warn@@Base+0x46a8>
  472d84:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d88:	add	x0, x0, #0xe08
  472d8c:	b	47367c <warn@@Base+0x46a8>
  472d90:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472d94:	add	x0, x0, #0xe20
  472d98:	b	47367c <warn@@Base+0x46a8>
  472d9c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472da0:	add	x0, x0, #0xe38
  472da4:	b	47367c <warn@@Base+0x46a8>
  472da8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472dac:	add	x0, x0, #0xe50
  472db0:	b	47367c <warn@@Base+0x46a8>
  472db4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472db8:	add	x0, x0, #0xe60
  472dbc:	b	47367c <warn@@Base+0x46a8>
  472dc0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472dc4:	add	x0, x0, #0xe78
  472dc8:	b	47367c <warn@@Base+0x46a8>
  472dcc:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472dd0:	add	x0, x0, #0xe90
  472dd4:	b	47367c <warn@@Base+0x46a8>
  472dd8:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472ddc:	add	x0, x0, #0xea0
  472de0:	b	47367c <warn@@Base+0x46a8>
  472de4:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472de8:	add	x0, x0, #0xeb8
  472dec:	b	47367c <warn@@Base+0x46a8>
  472df0:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472df4:	add	x0, x0, #0xed0
  472df8:	b	47367c <warn@@Base+0x46a8>
  472dfc:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472e00:	add	x0, x0, #0xee8
  472e04:	b	47367c <warn@@Base+0x46a8>
  472e08:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472e0c:	add	x0, x0, #0xf00
  472e10:	b	47367c <warn@@Base+0x46a8>
  472e14:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472e18:	add	x0, x0, #0xf18
  472e1c:	b	47367c <warn@@Base+0x46a8>
  472e20:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472e24:	add	x0, x0, #0xf30
  472e28:	b	47367c <warn@@Base+0x46a8>
  472e2c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472e30:	add	x0, x0, #0xf48
  472e34:	b	47367c <warn@@Base+0x46a8>
  472e38:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472e3c:	add	x0, x0, #0xf60
  472e40:	b	47367c <warn@@Base+0x46a8>
  472e44:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472e48:	add	x0, x0, #0xf78
  472e4c:	b	47367c <warn@@Base+0x46a8>
  472e50:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472e54:	add	x0, x0, #0xf90
  472e58:	b	47367c <warn@@Base+0x46a8>
  472e5c:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472e60:	add	x0, x0, #0xfb0
  472e64:	b	47367c <warn@@Base+0x46a8>
  472e68:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472e6c:	add	x0, x0, #0xfc0
  472e70:	b	47367c <warn@@Base+0x46a8>
  472e74:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472e78:	add	x0, x0, #0xfe0
  472e7c:	b	47367c <warn@@Base+0x46a8>
  472e80:	adrp	x0, 4ac000 <warn@@Base+0x3d02c>
  472e84:	add	x0, x0, #0xff8
  472e88:	b	47367c <warn@@Base+0x46a8>
  472e8c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472e90:	add	x0, x0, #0x8
  472e94:	b	47367c <warn@@Base+0x46a8>
  472e98:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472e9c:	add	x0, x0, #0x18
  472ea0:	b	47367c <warn@@Base+0x46a8>
  472ea4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472ea8:	add	x0, x0, #0x30
  472eac:	b	47367c <warn@@Base+0x46a8>
  472eb0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472eb4:	add	x0, x0, #0x48
  472eb8:	b	47367c <warn@@Base+0x46a8>
  472ebc:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472ec0:	add	x0, x0, #0x58
  472ec4:	b	47367c <warn@@Base+0x46a8>
  472ec8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472ecc:	add	x0, x0, #0x68
  472ed0:	b	47367c <warn@@Base+0x46a8>
  472ed4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472ed8:	add	x0, x0, #0x80
  472edc:	b	47367c <warn@@Base+0x46a8>
  472ee0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472ee4:	add	x0, x0, #0x90
  472ee8:	b	47367c <warn@@Base+0x46a8>
  472eec:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472ef0:	add	x0, x0, #0xa8
  472ef4:	b	47367c <warn@@Base+0x46a8>
  472ef8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472efc:	add	x0, x0, #0xc0
  472f00:	b	47367c <warn@@Base+0x46a8>
  472f04:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f08:	add	x0, x0, #0xd8
  472f0c:	b	47367c <warn@@Base+0x46a8>
  472f10:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f14:	add	x0, x0, #0xe8
  472f18:	b	47367c <warn@@Base+0x46a8>
  472f1c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f20:	add	x0, x0, #0xf8
  472f24:	b	47367c <warn@@Base+0x46a8>
  472f28:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f2c:	add	x0, x0, #0x110
  472f30:	b	47367c <warn@@Base+0x46a8>
  472f34:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f38:	add	x0, x0, #0x128
  472f3c:	b	47367c <warn@@Base+0x46a8>
  472f40:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f44:	add	x0, x0, #0x138
  472f48:	b	47367c <warn@@Base+0x46a8>
  472f4c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f50:	add	x0, x0, #0x150
  472f54:	b	47367c <warn@@Base+0x46a8>
  472f58:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f5c:	add	x0, x0, #0x170
  472f60:	b	47367c <warn@@Base+0x46a8>
  472f64:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f68:	add	x0, x0, #0x188
  472f6c:	b	47367c <warn@@Base+0x46a8>
  472f70:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f74:	add	x0, x0, #0x1a8
  472f78:	b	47367c <warn@@Base+0x46a8>
  472f7c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f80:	add	x0, x0, #0x1b8
  472f84:	b	47367c <warn@@Base+0x46a8>
  472f88:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f8c:	add	x0, x0, #0x1d0
  472f90:	b	47367c <warn@@Base+0x46a8>
  472f94:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472f98:	add	x0, x0, #0x1e8
  472f9c:	b	47367c <warn@@Base+0x46a8>
  472fa0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472fa4:	add	x0, x0, #0x200
  472fa8:	b	47367c <warn@@Base+0x46a8>
  472fac:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472fb0:	add	x0, x0, #0x210
  472fb4:	b	47367c <warn@@Base+0x46a8>
  472fb8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472fbc:	add	x0, x0, #0x220
  472fc0:	b	47367c <warn@@Base+0x46a8>
  472fc4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472fc8:	add	x0, x0, #0x230
  472fcc:	b	47367c <warn@@Base+0x46a8>
  472fd0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472fd4:	add	x0, x0, #0x240
  472fd8:	b	47367c <warn@@Base+0x46a8>
  472fdc:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472fe0:	add	x0, x0, #0x258
  472fe4:	b	47367c <warn@@Base+0x46a8>
  472fe8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472fec:	add	x0, x0, #0x270
  472ff0:	b	47367c <warn@@Base+0x46a8>
  472ff4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  472ff8:	add	x0, x0, #0x280
  472ffc:	b	47367c <warn@@Base+0x46a8>
  473000:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473004:	add	x0, x0, #0x290
  473008:	b	47367c <warn@@Base+0x46a8>
  47300c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473010:	add	x0, x0, #0x2a8
  473014:	b	47367c <warn@@Base+0x46a8>
  473018:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47301c:	add	x0, x0, #0x2c0
  473020:	b	47367c <warn@@Base+0x46a8>
  473024:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473028:	add	x0, x0, #0x2d8
  47302c:	b	47367c <warn@@Base+0x46a8>
  473030:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473034:	add	x0, x0, #0x2e8
  473038:	b	47367c <warn@@Base+0x46a8>
  47303c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473040:	add	x0, x0, #0x300
  473044:	b	47367c <warn@@Base+0x46a8>
  473048:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47304c:	add	x0, x0, #0x318
  473050:	b	47367c <warn@@Base+0x46a8>
  473054:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473058:	add	x0, x0, #0x330
  47305c:	b	47367c <warn@@Base+0x46a8>
  473060:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473064:	add	x0, x0, #0x340
  473068:	b	47367c <warn@@Base+0x46a8>
  47306c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473070:	add	x0, x0, #0x358
  473074:	b	47367c <warn@@Base+0x46a8>
  473078:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47307c:	add	x0, x0, #0x368
  473080:	b	47367c <warn@@Base+0x46a8>
  473084:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473088:	add	x0, x0, #0x380
  47308c:	b	47367c <warn@@Base+0x46a8>
  473090:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473094:	add	x0, x0, #0x390
  473098:	b	47367c <warn@@Base+0x46a8>
  47309c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4730a0:	add	x0, x0, #0x3a0
  4730a4:	b	47367c <warn@@Base+0x46a8>
  4730a8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4730ac:	add	x0, x0, #0x3b0
  4730b0:	b	47367c <warn@@Base+0x46a8>
  4730b4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4730b8:	add	x0, x0, #0x3c0
  4730bc:	b	47367c <warn@@Base+0x46a8>
  4730c0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4730c4:	add	x0, x0, #0x3d0
  4730c8:	b	47367c <warn@@Base+0x46a8>
  4730cc:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4730d0:	add	x0, x0, #0x3e8
  4730d4:	b	47367c <warn@@Base+0x46a8>
  4730d8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4730dc:	add	x0, x0, #0x400
  4730e0:	b	47367c <warn@@Base+0x46a8>
  4730e4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4730e8:	add	x0, x0, #0x418
  4730ec:	b	47367c <warn@@Base+0x46a8>
  4730f0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4730f4:	add	x0, x0, #0x430
  4730f8:	b	47367c <warn@@Base+0x46a8>
  4730fc:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473100:	add	x0, x0, #0x448
  473104:	b	47367c <warn@@Base+0x46a8>
  473108:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47310c:	add	x0, x0, #0x468
  473110:	b	47367c <warn@@Base+0x46a8>
  473114:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473118:	add	x0, x0, #0x488
  47311c:	b	47367c <warn@@Base+0x46a8>
  473120:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473124:	add	x0, x0, #0x498
  473128:	b	47367c <warn@@Base+0x46a8>
  47312c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473130:	add	x0, x0, #0x4b0
  473134:	b	47367c <warn@@Base+0x46a8>
  473138:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47313c:	add	x0, x0, #0x4c0
  473140:	b	47367c <warn@@Base+0x46a8>
  473144:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473148:	add	x0, x0, #0x4d8
  47314c:	b	47367c <warn@@Base+0x46a8>
  473150:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473154:	add	x0, x0, #0x4e8
  473158:	b	47367c <warn@@Base+0x46a8>
  47315c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473160:	add	x0, x0, #0x4f8
  473164:	b	47367c <warn@@Base+0x46a8>
  473168:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47316c:	add	x0, x0, #0x510
  473170:	b	47367c <warn@@Base+0x46a8>
  473174:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473178:	add	x0, x0, #0x520
  47317c:	b	47367c <warn@@Base+0x46a8>
  473180:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473184:	add	x0, x0, #0x538
  473188:	b	47367c <warn@@Base+0x46a8>
  47318c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473190:	add	x0, x0, #0x558
  473194:	b	47367c <warn@@Base+0x46a8>
  473198:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47319c:	add	x0, x0, #0x578
  4731a0:	b	47367c <warn@@Base+0x46a8>
  4731a4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4731a8:	add	x0, x0, #0x590
  4731ac:	b	47367c <warn@@Base+0x46a8>
  4731b0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4731b4:	add	x0, x0, #0x5a8
  4731b8:	b	47367c <warn@@Base+0x46a8>
  4731bc:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4731c0:	add	x0, x0, #0x5c0
  4731c4:	b	47367c <warn@@Base+0x46a8>
  4731c8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4731cc:	add	x0, x0, #0x5d8
  4731d0:	b	47367c <warn@@Base+0x46a8>
  4731d4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4731d8:	add	x0, x0, #0x5e8
  4731dc:	b	47367c <warn@@Base+0x46a8>
  4731e0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4731e4:	add	x0, x0, #0x600
  4731e8:	b	47367c <warn@@Base+0x46a8>
  4731ec:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4731f0:	add	x0, x0, #0x618
  4731f4:	b	47367c <warn@@Base+0x46a8>
  4731f8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4731fc:	add	x0, x0, #0x638
  473200:	b	47367c <warn@@Base+0x46a8>
  473204:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473208:	add	x0, x0, #0x658
  47320c:	b	47367c <warn@@Base+0x46a8>
  473210:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473214:	add	x0, x0, #0x670
  473218:	b	47367c <warn@@Base+0x46a8>
  47321c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473220:	add	x0, x0, #0x680
  473224:	b	47367c <warn@@Base+0x46a8>
  473228:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47322c:	add	x0, x0, #0x690
  473230:	b	47367c <warn@@Base+0x46a8>
  473234:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473238:	add	x0, x0, #0x6a8
  47323c:	b	47367c <warn@@Base+0x46a8>
  473240:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473244:	add	x0, x0, #0x6b8
  473248:	b	47367c <warn@@Base+0x46a8>
  47324c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473250:	add	x0, x0, #0x6c8
  473254:	b	47367c <warn@@Base+0x46a8>
  473258:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47325c:	add	x0, x0, #0x6e0
  473260:	b	47367c <warn@@Base+0x46a8>
  473264:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473268:	add	x0, x0, #0x6f0
  47326c:	b	47367c <warn@@Base+0x46a8>
  473270:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473274:	add	x0, x0, #0x708
  473278:	b	47367c <warn@@Base+0x46a8>
  47327c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473280:	add	x0, x0, #0x728
  473284:	b	47367c <warn@@Base+0x46a8>
  473288:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47328c:	add	x0, x0, #0x740
  473290:	b	47367c <warn@@Base+0x46a8>
  473294:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473298:	add	x0, x0, #0x760
  47329c:	b	47367c <warn@@Base+0x46a8>
  4732a0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4732a4:	add	x0, x0, #0x788
  4732a8:	b	47367c <warn@@Base+0x46a8>
  4732ac:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4732b0:	add	x0, x0, #0x7a0
  4732b4:	b	47367c <warn@@Base+0x46a8>
  4732b8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4732bc:	add	x0, x0, #0x7b8
  4732c0:	b	47367c <warn@@Base+0x46a8>
  4732c4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4732c8:	add	x0, x0, #0x7d8
  4732cc:	b	47367c <warn@@Base+0x46a8>
  4732d0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4732d4:	add	x0, x0, #0x7f0
  4732d8:	b	47367c <warn@@Base+0x46a8>
  4732dc:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4732e0:	add	x0, x0, #0x808
  4732e4:	b	47367c <warn@@Base+0x46a8>
  4732e8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4732ec:	add	x0, x0, #0x820
  4732f0:	b	47367c <warn@@Base+0x46a8>
  4732f4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4732f8:	add	x0, x0, #0x840
  4732fc:	b	47367c <warn@@Base+0x46a8>
  473300:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473304:	add	x0, x0, #0x860
  473308:	b	47367c <warn@@Base+0x46a8>
  47330c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473310:	add	x0, x0, #0x878
  473314:	b	47367c <warn@@Base+0x46a8>
  473318:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47331c:	add	x0, x0, #0x898
  473320:	b	47367c <warn@@Base+0x46a8>
  473324:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473328:	add	x0, x0, #0x8b0
  47332c:	b	47367c <warn@@Base+0x46a8>
  473330:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473334:	add	x0, x0, #0x8d0
  473338:	b	47367c <warn@@Base+0x46a8>
  47333c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473340:	add	x0, x0, #0x8e8
  473344:	b	47367c <warn@@Base+0x46a8>
  473348:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47334c:	add	x0, x0, #0x908
  473350:	b	47367c <warn@@Base+0x46a8>
  473354:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473358:	add	x0, x0, #0x928
  47335c:	b	47367c <warn@@Base+0x46a8>
  473360:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473364:	add	x0, x0, #0x950
  473368:	b	47367c <warn@@Base+0x46a8>
  47336c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473370:	add	x0, x0, #0x968
  473374:	b	47367c <warn@@Base+0x46a8>
  473378:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47337c:	add	x0, x0, #0x980
  473380:	b	47367c <warn@@Base+0x46a8>
  473384:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473388:	add	x0, x0, #0x998
  47338c:	b	47367c <warn@@Base+0x46a8>
  473390:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473394:	add	x0, x0, #0x9b0
  473398:	b	47367c <warn@@Base+0x46a8>
  47339c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4733a0:	add	x0, x0, #0x9d0
  4733a4:	b	47367c <warn@@Base+0x46a8>
  4733a8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4733ac:	add	x0, x0, #0x9f0
  4733b0:	b	47367c <warn@@Base+0x46a8>
  4733b4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4733b8:	add	x0, x0, #0xa10
  4733bc:	b	47367c <warn@@Base+0x46a8>
  4733c0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4733c4:	add	x0, x0, #0xa30
  4733c8:	b	47367c <warn@@Base+0x46a8>
  4733cc:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4733d0:	add	x0, x0, #0xa40
  4733d4:	b	47367c <warn@@Base+0x46a8>
  4733d8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4733dc:	add	x0, x0, #0xa50
  4733e0:	b	47367c <warn@@Base+0x46a8>
  4733e4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4733e8:	add	x0, x0, #0xa60
  4733ec:	b	47367c <warn@@Base+0x46a8>
  4733f0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4733f4:	add	x0, x0, #0xa78
  4733f8:	b	47367c <warn@@Base+0x46a8>
  4733fc:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473400:	add	x0, x0, #0xa90
  473404:	b	47367c <warn@@Base+0x46a8>
  473408:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47340c:	add	x0, x0, #0xaa0
  473410:	b	47367c <warn@@Base+0x46a8>
  473414:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473418:	add	x0, x0, #0xab8
  47341c:	b	47367c <warn@@Base+0x46a8>
  473420:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473424:	add	x0, x0, #0xad0
  473428:	b	47367c <warn@@Base+0x46a8>
  47342c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473430:	add	x0, x0, #0xae8
  473434:	b	47367c <warn@@Base+0x46a8>
  473438:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47343c:	add	x0, x0, #0xb00
  473440:	b	47367c <warn@@Base+0x46a8>
  473444:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473448:	add	x0, x0, #0xb18
  47344c:	b	47367c <warn@@Base+0x46a8>
  473450:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473454:	add	x0, x0, #0xb38
  473458:	b	47367c <warn@@Base+0x46a8>
  47345c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473460:	add	x0, x0, #0xb60
  473464:	b	47367c <warn@@Base+0x46a8>
  473468:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47346c:	add	x0, x0, #0xb80
  473470:	b	47367c <warn@@Base+0x46a8>
  473474:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473478:	add	x0, x0, #0xb98
  47347c:	b	47367c <warn@@Base+0x46a8>
  473480:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473484:	add	x0, x0, #0xbb0
  473488:	b	47367c <warn@@Base+0x46a8>
  47348c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473490:	add	x0, x0, #0xbd0
  473494:	b	47367c <warn@@Base+0x46a8>
  473498:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47349c:	add	x0, x0, #0xbf0
  4734a0:	b	47367c <warn@@Base+0x46a8>
  4734a4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4734a8:	add	x0, x0, #0xc10
  4734ac:	b	47367c <warn@@Base+0x46a8>
  4734b0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4734b4:	add	x0, x0, #0xc38
  4734b8:	b	47367c <warn@@Base+0x46a8>
  4734bc:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4734c0:	add	x0, x0, #0xc50
  4734c4:	b	47367c <warn@@Base+0x46a8>
  4734c8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4734cc:	add	x0, x0, #0xc70
  4734d0:	b	47367c <warn@@Base+0x46a8>
  4734d4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4734d8:	add	x0, x0, #0xc90
  4734dc:	b	47367c <warn@@Base+0x46a8>
  4734e0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4734e4:	add	x0, x0, #0xcb0
  4734e8:	b	47367c <warn@@Base+0x46a8>
  4734ec:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4734f0:	add	x0, x0, #0xcc8
  4734f4:	b	47367c <warn@@Base+0x46a8>
  4734f8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4734fc:	add	x0, x0, #0xce0
  473500:	b	47367c <warn@@Base+0x46a8>
  473504:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473508:	add	x0, x0, #0xcf8
  47350c:	b	47367c <warn@@Base+0x46a8>
  473510:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473514:	add	x0, x0, #0xd10
  473518:	b	47367c <warn@@Base+0x46a8>
  47351c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473520:	add	x0, x0, #0xd28
  473524:	b	47367c <warn@@Base+0x46a8>
  473528:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47352c:	add	x0, x0, #0xd40
  473530:	b	47367c <warn@@Base+0x46a8>
  473534:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473538:	add	x0, x0, #0xd58
  47353c:	b	47367c <warn@@Base+0x46a8>
  473540:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473544:	add	x0, x0, #0xd70
  473548:	b	47367c <warn@@Base+0x46a8>
  47354c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473550:	add	x0, x0, #0xd88
  473554:	b	47367c <warn@@Base+0x46a8>
  473558:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47355c:	add	x0, x0, #0xda0
  473560:	b	47367c <warn@@Base+0x46a8>
  473564:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473568:	add	x0, x0, #0xdb8
  47356c:	b	47367c <warn@@Base+0x46a8>
  473570:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473574:	add	x0, x0, #0xdd8
  473578:	b	47367c <warn@@Base+0x46a8>
  47357c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473580:	add	x0, x0, #0xdf8
  473584:	b	47367c <warn@@Base+0x46a8>
  473588:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47358c:	add	x0, x0, #0xe18
  473590:	b	47367c <warn@@Base+0x46a8>
  473594:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473598:	add	x0, x0, #0xe30
  47359c:	b	47367c <warn@@Base+0x46a8>
  4735a0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4735a4:	add	x0, x0, #0xe48
  4735a8:	b	47367c <warn@@Base+0x46a8>
  4735ac:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4735b0:	add	x0, x0, #0xe58
  4735b4:	b	47367c <warn@@Base+0x46a8>
  4735b8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4735bc:	add	x0, x0, #0xe78
  4735c0:	b	47367c <warn@@Base+0x46a8>
  4735c4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4735c8:	add	x0, x0, #0xe88
  4735cc:	b	47367c <warn@@Base+0x46a8>
  4735d0:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4735d4:	add	x0, x0, #0xea0
  4735d8:	b	47367c <warn@@Base+0x46a8>
  4735dc:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4735e0:	add	x0, x0, #0xeb8
  4735e4:	b	47367c <warn@@Base+0x46a8>
  4735e8:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4735ec:	add	x0, x0, #0xed0
  4735f0:	b	47367c <warn@@Base+0x46a8>
  4735f4:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  4735f8:	add	x0, x0, #0xee8
  4735fc:	b	47367c <warn@@Base+0x46a8>
  473600:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473604:	add	x0, x0, #0xef8
  473608:	b	47367c <warn@@Base+0x46a8>
  47360c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473610:	add	x0, x0, #0xf10
  473614:	b	47367c <warn@@Base+0x46a8>
  473618:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47361c:	add	x0, x0, #0xf30
  473620:	b	47367c <warn@@Base+0x46a8>
  473624:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473628:	add	x0, x0, #0xf50
  47362c:	b	47367c <warn@@Base+0x46a8>
  473630:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473634:	add	x0, x0, #0xf70
  473638:	b	47367c <warn@@Base+0x46a8>
  47363c:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473640:	add	x0, x0, #0xf90
  473644:	b	47367c <warn@@Base+0x46a8>
  473648:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  47364c:	add	x0, x0, #0xfb0
  473650:	b	47367c <warn@@Base+0x46a8>
  473654:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473658:	add	x0, x0, #0xfd0
  47365c:	b	47367c <warn@@Base+0x46a8>
  473660:	adrp	x0, 4ad000 <warn@@Base+0x3e02c>
  473664:	add	x0, x0, #0xff0
  473668:	b	47367c <warn@@Base+0x46a8>
  47366c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473670:	add	x0, x0, #0x10
  473674:	b	47367c <warn@@Base+0x46a8>
  473678:	mov	x0, #0x0                   	// #0
  47367c:	add	sp, sp, #0x10
  473680:	ret
  473684:	sub	sp, sp, #0x10
  473688:	str	w0, [sp, #12]
  47368c:	ldr	w0, [sp, #12]
  473690:	sub	w0, w0, #0x3
  473694:	cmp	w0, #0xfa
  473698:	b.hi	473f6c <warn@@Base+0x4f98>  // b.pmore
  47369c:	adrp	x1, 4af000 <warn@@Base+0x4002c>
  4736a0:	add	x1, x1, #0x748
  4736a4:	ldr	w0, [x1, w0, uxtw #2]
  4736a8:	adr	x1, 4736b4 <warn@@Base+0x46e0>
  4736ac:	add	x0, x1, w0, sxtw #2
  4736b0:	br	x0
  4736b4:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4736b8:	add	x0, x0, #0xa60
  4736bc:	b	473f70 <warn@@Base+0x4f9c>
  4736c0:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4736c4:	add	x0, x0, #0xa70
  4736c8:	b	473f70 <warn@@Base+0x4f9c>
  4736cc:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4736d0:	add	x0, x0, #0xa80
  4736d4:	b	473f70 <warn@@Base+0x4f9c>
  4736d8:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4736dc:	add	x0, x0, #0xa90
  4736e0:	b	473f70 <warn@@Base+0x4f9c>
  4736e4:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4736e8:	add	x0, x0, #0xaa0
  4736ec:	b	473f70 <warn@@Base+0x4f9c>
  4736f0:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4736f4:	add	x0, x0, #0xab0
  4736f8:	b	473f70 <warn@@Base+0x4f9c>
  4736fc:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473700:	add	x0, x0, #0xac0
  473704:	b	473f70 <warn@@Base+0x4f9c>
  473708:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  47370c:	add	x0, x0, #0xad0
  473710:	b	473f70 <warn@@Base+0x4f9c>
  473714:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473718:	add	x0, x0, #0xae0
  47371c:	b	473f70 <warn@@Base+0x4f9c>
  473720:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473724:	add	x0, x0, #0xaf0
  473728:	b	473f70 <warn@@Base+0x4f9c>
  47372c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473730:	add	x0, x0, #0xb00
  473734:	b	473f70 <warn@@Base+0x4f9c>
  473738:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  47373c:	add	x0, x0, #0xb10
  473740:	b	473f70 <warn@@Base+0x4f9c>
  473744:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473748:	add	x0, x0, #0xb20
  47374c:	b	473f70 <warn@@Base+0x4f9c>
  473750:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473754:	add	x0, x0, #0xb30
  473758:	b	473f70 <warn@@Base+0x4f9c>
  47375c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473760:	add	x0, x0, #0xb40
  473764:	b	473f70 <warn@@Base+0x4f9c>
  473768:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  47376c:	add	x0, x0, #0xb50
  473770:	b	473f70 <warn@@Base+0x4f9c>
  473774:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473778:	add	x0, x0, #0xb60
  47377c:	b	473f70 <warn@@Base+0x4f9c>
  473780:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473784:	add	x0, x0, #0xb70
  473788:	b	473f70 <warn@@Base+0x4f9c>
  47378c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473790:	add	x0, x0, #0xb80
  473794:	b	473f70 <warn@@Base+0x4f9c>
  473798:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  47379c:	add	x0, x0, #0xb90
  4737a0:	b	473f70 <warn@@Base+0x4f9c>
  4737a4:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4737a8:	add	x0, x0, #0xba0
  4737ac:	b	473f70 <warn@@Base+0x4f9c>
  4737b0:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4737b4:	add	x0, x0, #0xbb0
  4737b8:	b	473f70 <warn@@Base+0x4f9c>
  4737bc:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4737c0:	add	x0, x0, #0xbc0
  4737c4:	b	473f70 <warn@@Base+0x4f9c>
  4737c8:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4737cc:	add	x0, x0, #0xbd0
  4737d0:	b	473f70 <warn@@Base+0x4f9c>
  4737d4:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4737d8:	add	x0, x0, #0xbe0
  4737dc:	b	473f70 <warn@@Base+0x4f9c>
  4737e0:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4737e4:	add	x0, x0, #0xbf0
  4737e8:	b	473f70 <warn@@Base+0x4f9c>
  4737ec:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4737f0:	add	x0, x0, #0xc00
  4737f4:	b	473f70 <warn@@Base+0x4f9c>
  4737f8:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4737fc:	add	x0, x0, #0xc10
  473800:	b	473f70 <warn@@Base+0x4f9c>
  473804:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473808:	add	x0, x0, #0xc20
  47380c:	b	473f70 <warn@@Base+0x4f9c>
  473810:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473814:	add	x0, x0, #0xc30
  473818:	b	473f70 <warn@@Base+0x4f9c>
  47381c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473820:	add	x0, x0, #0xc48
  473824:	b	473f70 <warn@@Base+0x4f9c>
  473828:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  47382c:	add	x0, x0, #0xc58
  473830:	b	473f70 <warn@@Base+0x4f9c>
  473834:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473838:	add	x0, x0, #0xc68
  47383c:	b	473f70 <warn@@Base+0x4f9c>
  473840:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473844:	add	x0, x0, #0xc78
  473848:	b	473f70 <warn@@Base+0x4f9c>
  47384c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473850:	add	x0, x0, #0xc88
  473854:	b	473f70 <warn@@Base+0x4f9c>
  473858:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  47385c:	add	x0, x0, #0xc98
  473860:	b	473f70 <warn@@Base+0x4f9c>
  473864:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473868:	add	x0, x0, #0xca8
  47386c:	b	473f70 <warn@@Base+0x4f9c>
  473870:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473874:	add	x0, x0, #0xcb8
  473878:	b	473f70 <warn@@Base+0x4f9c>
  47387c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473880:	add	x0, x0, #0xcc8
  473884:	b	473f70 <warn@@Base+0x4f9c>
  473888:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  47388c:	add	x0, x0, #0xcd8
  473890:	b	473f70 <warn@@Base+0x4f9c>
  473894:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473898:	add	x0, x0, #0xce8
  47389c:	b	473f70 <warn@@Base+0x4f9c>
  4738a0:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4738a4:	add	x0, x0, #0xcf8
  4738a8:	b	473f70 <warn@@Base+0x4f9c>
  4738ac:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4738b0:	add	x0, x0, #0xd08
  4738b4:	b	473f70 <warn@@Base+0x4f9c>
  4738b8:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4738bc:	add	x0, x0, #0xd18
  4738c0:	b	473f70 <warn@@Base+0x4f9c>
  4738c4:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4738c8:	add	x0, x0, #0xd28
  4738cc:	b	473f70 <warn@@Base+0x4f9c>
  4738d0:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4738d4:	add	x0, x0, #0xd38
  4738d8:	b	473f70 <warn@@Base+0x4f9c>
  4738dc:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4738e0:	add	x0, x0, #0xd48
  4738e4:	b	473f70 <warn@@Base+0x4f9c>
  4738e8:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4738ec:	add	x0, x0, #0xd58
  4738f0:	b	473f70 <warn@@Base+0x4f9c>
  4738f4:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4738f8:	add	x0, x0, #0xd68
  4738fc:	b	473f70 <warn@@Base+0x4f9c>
  473900:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473904:	add	x0, x0, #0xd78
  473908:	b	473f70 <warn@@Base+0x4f9c>
  47390c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473910:	add	x0, x0, #0xd88
  473914:	b	473f70 <warn@@Base+0x4f9c>
  473918:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  47391c:	add	x0, x0, #0xd98
  473920:	b	473f70 <warn@@Base+0x4f9c>
  473924:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473928:	add	x0, x0, #0xda8
  47392c:	b	473f70 <warn@@Base+0x4f9c>
  473930:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473934:	add	x0, x0, #0xdb8
  473938:	b	473f70 <warn@@Base+0x4f9c>
  47393c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473940:	add	x0, x0, #0xdc8
  473944:	b	473f70 <warn@@Base+0x4f9c>
  473948:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  47394c:	add	x0, x0, #0xdd8
  473950:	b	473f70 <warn@@Base+0x4f9c>
  473954:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473958:	add	x0, x0, #0xde8
  47395c:	b	473f70 <warn@@Base+0x4f9c>
  473960:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473964:	add	x0, x0, #0xdf8
  473968:	b	473f70 <warn@@Base+0x4f9c>
  47396c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473970:	add	x0, x0, #0xe08
  473974:	b	473f70 <warn@@Base+0x4f9c>
  473978:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  47397c:	add	x0, x0, #0xe18
  473980:	b	473f70 <warn@@Base+0x4f9c>
  473984:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473988:	add	x0, x0, #0xe28
  47398c:	b	473f70 <warn@@Base+0x4f9c>
  473990:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473994:	add	x0, x0, #0xe38
  473998:	b	473f70 <warn@@Base+0x4f9c>
  47399c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4739a0:	add	x0, x0, #0xe48
  4739a4:	b	473f70 <warn@@Base+0x4f9c>
  4739a8:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4739ac:	add	x0, x0, #0xe58
  4739b0:	b	473f70 <warn@@Base+0x4f9c>
  4739b4:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4739b8:	add	x0, x0, #0xe68
  4739bc:	b	473f70 <warn@@Base+0x4f9c>
  4739c0:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4739c4:	add	x0, x0, #0xe78
  4739c8:	b	473f70 <warn@@Base+0x4f9c>
  4739cc:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4739d0:	add	x0, x0, #0xe88
  4739d4:	b	473f70 <warn@@Base+0x4f9c>
  4739d8:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4739dc:	add	x0, x0, #0xe98
  4739e0:	b	473f70 <warn@@Base+0x4f9c>
  4739e4:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4739e8:	add	x0, x0, #0xea8
  4739ec:	b	473f70 <warn@@Base+0x4f9c>
  4739f0:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  4739f4:	add	x0, x0, #0xeb8
  4739f8:	b	473f70 <warn@@Base+0x4f9c>
  4739fc:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a00:	add	x0, x0, #0xec8
  473a04:	b	473f70 <warn@@Base+0x4f9c>
  473a08:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a0c:	add	x0, x0, #0xed8
  473a10:	b	473f70 <warn@@Base+0x4f9c>
  473a14:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a18:	add	x0, x0, #0xee8
  473a1c:	b	473f70 <warn@@Base+0x4f9c>
  473a20:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a24:	add	x0, x0, #0xef8
  473a28:	b	473f70 <warn@@Base+0x4f9c>
  473a2c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a30:	add	x0, x0, #0xf08
  473a34:	b	473f70 <warn@@Base+0x4f9c>
  473a38:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a3c:	add	x0, x0, #0xf18
  473a40:	b	473f70 <warn@@Base+0x4f9c>
  473a44:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a48:	add	x0, x0, #0xf28
  473a4c:	b	473f70 <warn@@Base+0x4f9c>
  473a50:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a54:	add	x0, x0, #0xf38
  473a58:	b	473f70 <warn@@Base+0x4f9c>
  473a5c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a60:	add	x0, x0, #0xf48
  473a64:	b	473f70 <warn@@Base+0x4f9c>
  473a68:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a6c:	add	x0, x0, #0xf58
  473a70:	b	473f70 <warn@@Base+0x4f9c>
  473a74:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a78:	add	x0, x0, #0xf68
  473a7c:	b	473f70 <warn@@Base+0x4f9c>
  473a80:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a84:	add	x0, x0, #0xf78
  473a88:	b	473f70 <warn@@Base+0x4f9c>
  473a8c:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a90:	add	x0, x0, #0xf88
  473a94:	b	473f70 <warn@@Base+0x4f9c>
  473a98:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473a9c:	add	x0, x0, #0xf98
  473aa0:	b	473f70 <warn@@Base+0x4f9c>
  473aa4:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473aa8:	add	x0, x0, #0xfa8
  473aac:	b	473f70 <warn@@Base+0x4f9c>
  473ab0:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473ab4:	add	x0, x0, #0xfb8
  473ab8:	b	473f70 <warn@@Base+0x4f9c>
  473abc:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473ac0:	add	x0, x0, #0xfc8
  473ac4:	b	473f70 <warn@@Base+0x4f9c>
  473ac8:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473acc:	add	x0, x0, #0xfd8
  473ad0:	b	473f70 <warn@@Base+0x4f9c>
  473ad4:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473ad8:	add	x0, x0, #0xfe8
  473adc:	b	473f70 <warn@@Base+0x4f9c>
  473ae0:	adrp	x0, 4ae000 <warn@@Base+0x3f02c>
  473ae4:	add	x0, x0, #0xff8
  473ae8:	b	473f70 <warn@@Base+0x4f9c>
  473aec:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473af0:	add	x0, x0, #0x8
  473af4:	b	473f70 <warn@@Base+0x4f9c>
  473af8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473afc:	add	x0, x0, #0x18
  473b00:	b	473f70 <warn@@Base+0x4f9c>
  473b04:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b08:	add	x0, x0, #0x28
  473b0c:	b	473f70 <warn@@Base+0x4f9c>
  473b10:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b14:	add	x0, x0, #0x38
  473b18:	b	473f70 <warn@@Base+0x4f9c>
  473b1c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b20:	add	x0, x0, #0x48
  473b24:	b	473f70 <warn@@Base+0x4f9c>
  473b28:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b2c:	add	x0, x0, #0x58
  473b30:	b	473f70 <warn@@Base+0x4f9c>
  473b34:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b38:	add	x0, x0, #0x68
  473b3c:	b	473f70 <warn@@Base+0x4f9c>
  473b40:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b44:	add	x0, x0, #0x78
  473b48:	b	473f70 <warn@@Base+0x4f9c>
  473b4c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b50:	add	x0, x0, #0x88
  473b54:	b	473f70 <warn@@Base+0x4f9c>
  473b58:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b5c:	add	x0, x0, #0x98
  473b60:	b	473f70 <warn@@Base+0x4f9c>
  473b64:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b68:	add	x0, x0, #0xa8
  473b6c:	b	473f70 <warn@@Base+0x4f9c>
  473b70:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b74:	add	x0, x0, #0xb8
  473b78:	b	473f70 <warn@@Base+0x4f9c>
  473b7c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b80:	add	x0, x0, #0xc8
  473b84:	b	473f70 <warn@@Base+0x4f9c>
  473b88:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b8c:	add	x0, x0, #0xd8
  473b90:	b	473f70 <warn@@Base+0x4f9c>
  473b94:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473b98:	add	x0, x0, #0xe8
  473b9c:	b	473f70 <warn@@Base+0x4f9c>
  473ba0:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473ba4:	add	x0, x0, #0xf8
  473ba8:	b	473f70 <warn@@Base+0x4f9c>
  473bac:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473bb0:	add	x0, x0, #0x108
  473bb4:	b	473f70 <warn@@Base+0x4f9c>
  473bb8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473bbc:	add	x0, x0, #0x118
  473bc0:	b	473f70 <warn@@Base+0x4f9c>
  473bc4:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473bc8:	add	x0, x0, #0x128
  473bcc:	b	473f70 <warn@@Base+0x4f9c>
  473bd0:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473bd4:	add	x0, x0, #0x138
  473bd8:	b	473f70 <warn@@Base+0x4f9c>
  473bdc:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473be0:	add	x0, x0, #0x148
  473be4:	b	473f70 <warn@@Base+0x4f9c>
  473be8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473bec:	add	x0, x0, #0x158
  473bf0:	b	473f70 <warn@@Base+0x4f9c>
  473bf4:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473bf8:	add	x0, x0, #0x168
  473bfc:	b	473f70 <warn@@Base+0x4f9c>
  473c00:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c04:	add	x0, x0, #0x178
  473c08:	b	473f70 <warn@@Base+0x4f9c>
  473c0c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c10:	add	x0, x0, #0x188
  473c14:	b	473f70 <warn@@Base+0x4f9c>
  473c18:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c1c:	add	x0, x0, #0x198
  473c20:	b	473f70 <warn@@Base+0x4f9c>
  473c24:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c28:	add	x0, x0, #0x1a8
  473c2c:	b	473f70 <warn@@Base+0x4f9c>
  473c30:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c34:	add	x0, x0, #0x1b8
  473c38:	b	473f70 <warn@@Base+0x4f9c>
  473c3c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c40:	add	x0, x0, #0x1c8
  473c44:	b	473f70 <warn@@Base+0x4f9c>
  473c48:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c4c:	add	x0, x0, #0x1d8
  473c50:	b	473f70 <warn@@Base+0x4f9c>
  473c54:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c58:	add	x0, x0, #0x1e8
  473c5c:	b	473f70 <warn@@Base+0x4f9c>
  473c60:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c64:	add	x0, x0, #0x1f8
  473c68:	b	473f70 <warn@@Base+0x4f9c>
  473c6c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c70:	add	x0, x0, #0x208
  473c74:	b	473f70 <warn@@Base+0x4f9c>
  473c78:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c7c:	add	x0, x0, #0x218
  473c80:	b	473f70 <warn@@Base+0x4f9c>
  473c84:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c88:	add	x0, x0, #0x228
  473c8c:	b	473f70 <warn@@Base+0x4f9c>
  473c90:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473c94:	add	x0, x0, #0x238
  473c98:	b	473f70 <warn@@Base+0x4f9c>
  473c9c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473ca0:	add	x0, x0, #0x248
  473ca4:	b	473f70 <warn@@Base+0x4f9c>
  473ca8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473cac:	add	x0, x0, #0x258
  473cb0:	b	473f70 <warn@@Base+0x4f9c>
  473cb4:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473cb8:	add	x0, x0, #0x268
  473cbc:	b	473f70 <warn@@Base+0x4f9c>
  473cc0:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473cc4:	add	x0, x0, #0x278
  473cc8:	b	473f70 <warn@@Base+0x4f9c>
  473ccc:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473cd0:	add	x0, x0, #0x288
  473cd4:	b	473f70 <warn@@Base+0x4f9c>
  473cd8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473cdc:	add	x0, x0, #0x298
  473ce0:	b	473f70 <warn@@Base+0x4f9c>
  473ce4:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473ce8:	add	x0, x0, #0x2a8
  473cec:	b	473f70 <warn@@Base+0x4f9c>
  473cf0:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473cf4:	add	x0, x0, #0x2b8
  473cf8:	b	473f70 <warn@@Base+0x4f9c>
  473cfc:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d00:	add	x0, x0, #0x2c8
  473d04:	b	473f70 <warn@@Base+0x4f9c>
  473d08:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d0c:	add	x0, x0, #0x2d8
  473d10:	b	473f70 <warn@@Base+0x4f9c>
  473d14:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d18:	add	x0, x0, #0x2e8
  473d1c:	b	473f70 <warn@@Base+0x4f9c>
  473d20:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d24:	add	x0, x0, #0x2f8
  473d28:	b	473f70 <warn@@Base+0x4f9c>
  473d2c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d30:	add	x0, x0, #0x308
  473d34:	b	473f70 <warn@@Base+0x4f9c>
  473d38:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d3c:	add	x0, x0, #0x318
  473d40:	b	473f70 <warn@@Base+0x4f9c>
  473d44:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d48:	add	x0, x0, #0x328
  473d4c:	b	473f70 <warn@@Base+0x4f9c>
  473d50:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d54:	add	x0, x0, #0x338
  473d58:	b	473f70 <warn@@Base+0x4f9c>
  473d5c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d60:	add	x0, x0, #0x348
  473d64:	b	473f70 <warn@@Base+0x4f9c>
  473d68:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d6c:	add	x0, x0, #0x360
  473d70:	b	473f70 <warn@@Base+0x4f9c>
  473d74:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d78:	add	x0, x0, #0x378
  473d7c:	b	473f70 <warn@@Base+0x4f9c>
  473d80:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d84:	add	x0, x0, #0x388
  473d88:	b	473f70 <warn@@Base+0x4f9c>
  473d8c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d90:	add	x0, x0, #0x3a8
  473d94:	b	473f70 <warn@@Base+0x4f9c>
  473d98:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473d9c:	add	x0, x0, #0x3b8
  473da0:	b	473f70 <warn@@Base+0x4f9c>
  473da4:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473da8:	add	x0, x0, #0x3c8
  473dac:	b	473f70 <warn@@Base+0x4f9c>
  473db0:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473db4:	add	x0, x0, #0x3d8
  473db8:	b	473f70 <warn@@Base+0x4f9c>
  473dbc:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473dc0:	add	x0, x0, #0x3f0
  473dc4:	b	473f70 <warn@@Base+0x4f9c>
  473dc8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473dcc:	add	x0, x0, #0x408
  473dd0:	b	473f70 <warn@@Base+0x4f9c>
  473dd4:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473dd8:	add	x0, x0, #0x418
  473ddc:	b	473f70 <warn@@Base+0x4f9c>
  473de0:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473de4:	add	x0, x0, #0x430
  473de8:	b	473f70 <warn@@Base+0x4f9c>
  473dec:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473df0:	add	x0, x0, #0x448
  473df4:	b	473f70 <warn@@Base+0x4f9c>
  473df8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473dfc:	add	x0, x0, #0x460
  473e00:	b	473f70 <warn@@Base+0x4f9c>
  473e04:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e08:	add	x0, x0, #0x470
  473e0c:	b	473f70 <warn@@Base+0x4f9c>
  473e10:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e14:	add	x0, x0, #0x480
  473e18:	b	473f70 <warn@@Base+0x4f9c>
  473e1c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e20:	add	x0, x0, #0x498
  473e24:	b	473f70 <warn@@Base+0x4f9c>
  473e28:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e2c:	add	x0, x0, #0x4b0
  473e30:	b	473f70 <warn@@Base+0x4f9c>
  473e34:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e38:	add	x0, x0, #0x4c8
  473e3c:	b	473f70 <warn@@Base+0x4f9c>
  473e40:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e44:	add	x0, x0, #0x4e0
  473e48:	b	473f70 <warn@@Base+0x4f9c>
  473e4c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e50:	add	x0, x0, #0x4f8
  473e54:	b	473f70 <warn@@Base+0x4f9c>
  473e58:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e5c:	add	x0, x0, #0x508
  473e60:	b	473f70 <warn@@Base+0x4f9c>
  473e64:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e68:	add	x0, x0, #0x520
  473e6c:	b	473f70 <warn@@Base+0x4f9c>
  473e70:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e74:	add	x0, x0, #0x540
  473e78:	b	473f70 <warn@@Base+0x4f9c>
  473e7c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e80:	add	x0, x0, #0x558
  473e84:	b	473f70 <warn@@Base+0x4f9c>
  473e88:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e8c:	add	x0, x0, #0x570
  473e90:	b	473f70 <warn@@Base+0x4f9c>
  473e94:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473e98:	add	x0, x0, #0x590
  473e9c:	b	473f70 <warn@@Base+0x4f9c>
  473ea0:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473ea4:	add	x0, x0, #0x5a8
  473ea8:	b	473f70 <warn@@Base+0x4f9c>
  473eac:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473eb0:	add	x0, x0, #0x5c0
  473eb4:	b	473f70 <warn@@Base+0x4f9c>
  473eb8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473ebc:	add	x0, x0, #0x5d8
  473ec0:	b	473f70 <warn@@Base+0x4f9c>
  473ec4:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473ec8:	add	x0, x0, #0x5f0
  473ecc:	b	473f70 <warn@@Base+0x4f9c>
  473ed0:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473ed4:	add	x0, x0, #0x608
  473ed8:	b	473f70 <warn@@Base+0x4f9c>
  473edc:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473ee0:	add	x0, x0, #0x620
  473ee4:	b	473f70 <warn@@Base+0x4f9c>
  473ee8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473eec:	add	x0, x0, #0x638
  473ef0:	b	473f70 <warn@@Base+0x4f9c>
  473ef4:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473ef8:	add	x0, x0, #0x650
  473efc:	b	473f70 <warn@@Base+0x4f9c>
  473f00:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473f04:	add	x0, x0, #0x668
  473f08:	b	473f70 <warn@@Base+0x4f9c>
  473f0c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473f10:	add	x0, x0, #0x688
  473f14:	b	473f70 <warn@@Base+0x4f9c>
  473f18:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473f1c:	add	x0, x0, #0x6a0
  473f20:	b	473f70 <warn@@Base+0x4f9c>
  473f24:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473f28:	add	x0, x0, #0x6b8
  473f2c:	b	473f70 <warn@@Base+0x4f9c>
  473f30:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473f34:	add	x0, x0, #0x6d0
  473f38:	b	473f70 <warn@@Base+0x4f9c>
  473f3c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473f40:	add	x0, x0, #0x6e8
  473f44:	b	473f70 <warn@@Base+0x4f9c>
  473f48:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473f4c:	add	x0, x0, #0x700
  473f50:	b	473f70 <warn@@Base+0x4f9c>
  473f54:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473f58:	add	x0, x0, #0x710
  473f5c:	b	473f70 <warn@@Base+0x4f9c>
  473f60:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473f64:	add	x0, x0, #0x730
  473f68:	b	473f70 <warn@@Base+0x4f9c>
  473f6c:	mov	x0, #0x0                   	// #0
  473f70:	add	sp, sp, #0x10
  473f74:	ret
  473f78:	sub	sp, sp, #0x10
  473f7c:	str	w0, [sp, #12]
  473f80:	ldr	w0, [sp, #12]
  473f84:	cmp	w0, #0x90
  473f88:	b.hi	474148 <warn@@Base+0x5174>  // b.pmore
  473f8c:	adrp	x1, 4af000 <warn@@Base+0x4002c>
  473f90:	add	x1, x1, #0xe70
  473f94:	ldr	w0, [x1, w0, uxtw #2]
  473f98:	adr	x1, 473fa4 <warn@@Base+0x4fd0>
  473f9c:	add	x0, x1, w0, sxtw #2
  473fa0:	br	x0
  473fa4:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473fa8:	add	x0, x0, #0xb38
  473fac:	b	47414c <warn@@Base+0x5178>
  473fb0:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473fb4:	add	x0, x0, #0xb48
  473fb8:	b	47414c <warn@@Base+0x5178>
  473fbc:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473fc0:	add	x0, x0, #0xb58
  473fc4:	b	47414c <warn@@Base+0x5178>
  473fc8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473fcc:	add	x0, x0, #0xb68
  473fd0:	b	47414c <warn@@Base+0x5178>
  473fd4:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473fd8:	add	x0, x0, #0xb80
  473fdc:	b	47414c <warn@@Base+0x5178>
  473fe0:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473fe4:	add	x0, x0, #0xb90
  473fe8:	b	47414c <warn@@Base+0x5178>
  473fec:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473ff0:	add	x0, x0, #0xba0
  473ff4:	b	47414c <warn@@Base+0x5178>
  473ff8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  473ffc:	add	x0, x0, #0xbb8
  474000:	b	47414c <warn@@Base+0x5178>
  474004:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474008:	add	x0, x0, #0xbc8
  47400c:	b	47414c <warn@@Base+0x5178>
  474010:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474014:	add	x0, x0, #0xbe0
  474018:	b	47414c <warn@@Base+0x5178>
  47401c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474020:	add	x0, x0, #0xbf8
  474024:	b	47414c <warn@@Base+0x5178>
  474028:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  47402c:	add	x0, x0, #0xc10
  474030:	b	47414c <warn@@Base+0x5178>
  474034:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474038:	add	x0, x0, #0xc28
  47403c:	b	47414c <warn@@Base+0x5178>
  474040:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474044:	add	x0, x0, #0xc38
  474048:	b	47414c <warn@@Base+0x5178>
  47404c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474050:	add	x0, x0, #0xc50
  474054:	b	47414c <warn@@Base+0x5178>
  474058:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  47405c:	add	x0, x0, #0xc68
  474060:	b	47414c <warn@@Base+0x5178>
  474064:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474068:	add	x0, x0, #0xc80
  47406c:	b	47414c <warn@@Base+0x5178>
  474070:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474074:	add	x0, x0, #0xc90
  474078:	b	47414c <warn@@Base+0x5178>
  47407c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474080:	add	x0, x0, #0xca0
  474084:	b	47414c <warn@@Base+0x5178>
  474088:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  47408c:	add	x0, x0, #0xcb0
  474090:	b	47414c <warn@@Base+0x5178>
  474094:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474098:	add	x0, x0, #0xcc8
  47409c:	b	47414c <warn@@Base+0x5178>
  4740a0:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  4740a4:	add	x0, x0, #0xce8
  4740a8:	b	47414c <warn@@Base+0x5178>
  4740ac:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  4740b0:	add	x0, x0, #0xd00
  4740b4:	b	47414c <warn@@Base+0x5178>
  4740b8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  4740bc:	add	x0, x0, #0xd20
  4740c0:	b	47414c <warn@@Base+0x5178>
  4740c4:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  4740c8:	add	x0, x0, #0xd38
  4740cc:	b	47414c <warn@@Base+0x5178>
  4740d0:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  4740d4:	add	x0, x0, #0xd58
  4740d8:	b	47414c <warn@@Base+0x5178>
  4740dc:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  4740e0:	add	x0, x0, #0xd78
  4740e4:	b	47414c <warn@@Base+0x5178>
  4740e8:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  4740ec:	add	x0, x0, #0xd90
  4740f0:	b	47414c <warn@@Base+0x5178>
  4740f4:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  4740f8:	add	x0, x0, #0xda8
  4740fc:	b	47414c <warn@@Base+0x5178>
  474100:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474104:	add	x0, x0, #0xdc8
  474108:	b	47414c <warn@@Base+0x5178>
  47410c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474110:	add	x0, x0, #0xde0
  474114:	b	47414c <warn@@Base+0x5178>
  474118:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  47411c:	add	x0, x0, #0xdf8
  474120:	b	47414c <warn@@Base+0x5178>
  474124:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474128:	add	x0, x0, #0xe10
  47412c:	b	47414c <warn@@Base+0x5178>
  474130:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474134:	add	x0, x0, #0xe30
  474138:	b	47414c <warn@@Base+0x5178>
  47413c:	adrp	x0, 4af000 <warn@@Base+0x4002c>
  474140:	add	x0, x0, #0xe50
  474144:	b	47414c <warn@@Base+0x5178>
  474148:	mov	x0, #0x0                   	// #0
  47414c:	add	sp, sp, #0x10
  474150:	ret
  474154:	sub	sp, sp, #0x10
  474158:	str	w0, [sp, #12]
  47415c:	ldr	w0, [sp, #12]
  474160:	cmp	w0, #0xc0
  474164:	b.hi	474300 <warn@@Base+0x532c>  // b.pmore
  474168:	adrp	x1, 4b0000 <warn@@Base+0x4102c>
  47416c:	add	x1, x1, #0x3a4
  474170:	ldr	w0, [x1, w0, uxtw #2]
  474174:	adr	x1, 474180 <warn@@Base+0x51ac>
  474178:	add	x0, x1, w0, sxtw #2
  47417c:	br	x0
  474180:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474184:	add	x0, x0, #0xb8
  474188:	b	474304 <warn@@Base+0x5330>
  47418c:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474190:	add	x0, x0, #0xd0
  474194:	b	474304 <warn@@Base+0x5330>
  474198:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  47419c:	add	x0, x0, #0xe0
  4741a0:	b	474304 <warn@@Base+0x5330>
  4741a4:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4741a8:	add	x0, x0, #0xf0
  4741ac:	b	474304 <warn@@Base+0x5330>
  4741b0:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4741b4:	add	x0, x0, #0x100
  4741b8:	b	474304 <warn@@Base+0x5330>
  4741bc:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4741c0:	add	x0, x0, #0x110
  4741c4:	b	474304 <warn@@Base+0x5330>
  4741c8:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4741cc:	add	x0, x0, #0x128
  4741d0:	b	474304 <warn@@Base+0x5330>
  4741d4:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4741d8:	add	x0, x0, #0x140
  4741dc:	b	474304 <warn@@Base+0x5330>
  4741e0:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4741e4:	add	x0, x0, #0x158
  4741e8:	b	474304 <warn@@Base+0x5330>
  4741ec:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4741f0:	add	x0, x0, #0x170
  4741f4:	b	474304 <warn@@Base+0x5330>
  4741f8:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4741fc:	add	x0, x0, #0x188
  474200:	b	474304 <warn@@Base+0x5330>
  474204:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474208:	add	x0, x0, #0x1a0
  47420c:	b	474304 <warn@@Base+0x5330>
  474210:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474214:	add	x0, x0, #0x1b8
  474218:	b	474304 <warn@@Base+0x5330>
  47421c:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474220:	add	x0, x0, #0x1c8
  474224:	b	474304 <warn@@Base+0x5330>
  474228:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  47422c:	add	x0, x0, #0x1e0
  474230:	b	474304 <warn@@Base+0x5330>
  474234:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474238:	add	x0, x0, #0x1f8
  47423c:	b	474304 <warn@@Base+0x5330>
  474240:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474244:	add	x0, x0, #0x208
  474248:	b	474304 <warn@@Base+0x5330>
  47424c:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474250:	add	x0, x0, #0x220
  474254:	b	474304 <warn@@Base+0x5330>
  474258:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  47425c:	add	x0, x0, #0x238
  474260:	b	474304 <warn@@Base+0x5330>
  474264:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474268:	add	x0, x0, #0x258
  47426c:	b	474304 <warn@@Base+0x5330>
  474270:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474274:	add	x0, x0, #0x270
  474278:	b	474304 <warn@@Base+0x5330>
  47427c:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474280:	add	x0, x0, #0x290
  474284:	b	474304 <warn@@Base+0x5330>
  474288:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  47428c:	add	x0, x0, #0x2a8
  474290:	b	474304 <warn@@Base+0x5330>
  474294:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474298:	add	x0, x0, #0x2c8
  47429c:	b	474304 <warn@@Base+0x5330>
  4742a0:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4742a4:	add	x0, x0, #0x2e0
  4742a8:	b	474304 <warn@@Base+0x5330>
  4742ac:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4742b0:	add	x0, x0, #0x2f8
  4742b4:	b	474304 <warn@@Base+0x5330>
  4742b8:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4742bc:	add	x0, x0, #0x310
  4742c0:	b	474304 <warn@@Base+0x5330>
  4742c4:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4742c8:	add	x0, x0, #0x320
  4742cc:	b	474304 <warn@@Base+0x5330>
  4742d0:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4742d4:	add	x0, x0, #0x330
  4742d8:	b	474304 <warn@@Base+0x5330>
  4742dc:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4742e0:	add	x0, x0, #0x350
  4742e4:	b	474304 <warn@@Base+0x5330>
  4742e8:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4742ec:	add	x0, x0, #0x368
  4742f0:	b	474304 <warn@@Base+0x5330>
  4742f4:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4742f8:	add	x0, x0, #0x380
  4742fc:	b	474304 <warn@@Base+0x5330>
  474300:	mov	x0, #0x0                   	// #0
  474304:	add	sp, sp, #0x10
  474308:	ret
  47430c:	sub	sp, sp, #0x10
  474310:	str	w0, [sp, #12]
  474314:	ldr	w1, [sp, #12]
  474318:	mov	w0, #0x3fff                	// #16383
  47431c:	cmp	w1, w0
  474320:	b.eq	47440c <warn@@Base+0x5438>  // b.none
  474324:	ldr	w1, [sp, #12]
  474328:	mov	w0, #0x3fff                	// #16383
  47432c:	cmp	w1, w0
  474330:	b.hi	474430 <warn@@Base+0x545c>  // b.pmore
  474334:	ldr	w1, [sp, #12]
  474338:	mov	w0, #0x2001                	// #8193
  47433c:	cmp	w1, w0
  474340:	b.eq	474424 <warn@@Base+0x5450>  // b.none
  474344:	ldr	w1, [sp, #12]
  474348:	mov	w0, #0x2001                	// #8193
  47434c:	cmp	w1, w0
  474350:	b.hi	474430 <warn@@Base+0x545c>  // b.pmore
  474354:	ldr	w0, [sp, #12]
  474358:	cmp	w0, #0x2, lsl #12
  47435c:	b.eq	474418 <warn@@Base+0x5444>  // b.none
  474360:	ldr	w0, [sp, #12]
  474364:	cmp	w0, #0x2, lsl #12
  474368:	b.hi	474430 <warn@@Base+0x545c>  // b.pmore
  47436c:	ldr	w0, [sp, #12]
  474370:	cmp	w0, #0x5
  474374:	b.eq	474400 <warn@@Base+0x542c>  // b.none
  474378:	ldr	w0, [sp, #12]
  47437c:	cmp	w0, #0x5
  474380:	b.hi	474430 <warn@@Base+0x545c>  // b.pmore
  474384:	ldr	w0, [sp, #12]
  474388:	cmp	w0, #0x4
  47438c:	b.eq	4743f4 <warn@@Base+0x5420>  // b.none
  474390:	ldr	w0, [sp, #12]
  474394:	cmp	w0, #0x4
  474398:	b.hi	474430 <warn@@Base+0x545c>  // b.pmore
  47439c:	ldr	w0, [sp, #12]
  4743a0:	cmp	w0, #0x3
  4743a4:	b.eq	4743e8 <warn@@Base+0x5414>  // b.none
  4743a8:	ldr	w0, [sp, #12]
  4743ac:	cmp	w0, #0x3
  4743b0:	b.hi	474430 <warn@@Base+0x545c>  // b.pmore
  4743b4:	ldr	w0, [sp, #12]
  4743b8:	cmp	w0, #0x1
  4743bc:	b.eq	4743d0 <warn@@Base+0x53fc>  // b.none
  4743c0:	ldr	w0, [sp, #12]
  4743c4:	cmp	w0, #0x2
  4743c8:	b.eq	4743dc <warn@@Base+0x5408>  // b.none
  4743cc:	b	474430 <warn@@Base+0x545c>
  4743d0:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4743d4:	add	x0, x0, #0x6a8
  4743d8:	b	474434 <warn@@Base+0x5460>
  4743dc:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4743e0:	add	x0, x0, #0x6c0
  4743e4:	b	474434 <warn@@Base+0x5460>
  4743e8:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4743ec:	add	x0, x0, #0x6d8
  4743f0:	b	474434 <warn@@Base+0x5460>
  4743f4:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4743f8:	add	x0, x0, #0x6f0
  4743fc:	b	474434 <warn@@Base+0x5460>
  474400:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474404:	add	x0, x0, #0x700
  474408:	b	474434 <warn@@Base+0x5460>
  47440c:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474410:	add	x0, x0, #0x718
  474414:	b	474434 <warn@@Base+0x5460>
  474418:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  47441c:	add	x0, x0, #0x728
  474420:	b	474434 <warn@@Base+0x5460>
  474424:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474428:	add	x0, x0, #0x740
  47442c:	b	474434 <warn@@Base+0x5460>
  474430:	mov	x0, #0x0                   	// #0
  474434:	add	sp, sp, #0x10
  474438:	ret
  47443c:	sub	sp, sp, #0x20
  474440:	str	x0, [sp, #8]
  474444:	ldr	x0, [sp, #8]
  474448:	str	x0, [sp, #24]
  47444c:	b	474478 <warn@@Base+0x54a4>
  474450:	ldr	x0, [sp, #8]
  474454:	ldrb	w0, [x0]
  474458:	cmp	w0, #0x2f
  47445c:	b.ne	47446c <warn@@Base+0x5498>  // b.any
  474460:	ldr	x0, [sp, #8]
  474464:	add	x0, x0, #0x1
  474468:	str	x0, [sp, #24]
  47446c:	ldr	x0, [sp, #8]
  474470:	add	x0, x0, #0x1
  474474:	str	x0, [sp, #8]
  474478:	ldr	x0, [sp, #8]
  47447c:	ldrb	w0, [x0]
  474480:	cmp	w0, #0x0
  474484:	b.ne	474450 <warn@@Base+0x547c>  // b.any
  474488:	ldr	x0, [sp, #24]
  47448c:	add	sp, sp, #0x20
  474490:	ret
  474494:	sub	sp, sp, #0x20
  474498:	str	x0, [sp, #8]
  47449c:	ldr	x0, [sp, #8]
  4744a0:	ldrb	w0, [x0]
  4744a4:	mov	w1, w0
  4744a8:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  4744ac:	ldr	x0, [x0, #4032]
  4744b0:	sxtw	x1, w1
  4744b4:	ldrh	w0, [x0, x1, lsl #1]
  4744b8:	mov	w1, w0
  4744bc:	mov	w0, #0x88                  	// #136
  4744c0:	and	w0, w1, w0
  4744c4:	cmp	w0, #0x0
  4744c8:	b.eq	4744ec <warn@@Base+0x5518>  // b.none
  4744cc:	ldr	x0, [sp, #8]
  4744d0:	add	x0, x0, #0x1
  4744d4:	ldrb	w0, [x0]
  4744d8:	cmp	w0, #0x3a
  4744dc:	b.ne	4744ec <warn@@Base+0x5518>  // b.any
  4744e0:	ldr	x0, [sp, #8]
  4744e4:	add	x0, x0, #0x2
  4744e8:	str	x0, [sp, #8]
  4744ec:	ldr	x0, [sp, #8]
  4744f0:	str	x0, [sp, #24]
  4744f4:	b	474530 <warn@@Base+0x555c>
  4744f8:	ldr	x0, [sp, #8]
  4744fc:	ldrb	w0, [x0]
  474500:	cmp	w0, #0x2f
  474504:	b.eq	474518 <warn@@Base+0x5544>  // b.none
  474508:	ldr	x0, [sp, #8]
  47450c:	ldrb	w0, [x0]
  474510:	cmp	w0, #0x5c
  474514:	b.ne	474524 <warn@@Base+0x5550>  // b.any
  474518:	ldr	x0, [sp, #8]
  47451c:	add	x0, x0, #0x1
  474520:	str	x0, [sp, #24]
  474524:	ldr	x0, [sp, #8]
  474528:	add	x0, x0, #0x1
  47452c:	str	x0, [sp, #8]
  474530:	ldr	x0, [sp, #8]
  474534:	ldrb	w0, [x0]
  474538:	cmp	w0, #0x0
  47453c:	b.ne	4744f8 <warn@@Base+0x5524>  // b.any
  474540:	ldr	x0, [sp, #24]
  474544:	add	sp, sp, #0x20
  474548:	ret
  47454c:	stp	x29, x30, [sp, #-32]!
  474550:	mov	x29, sp
  474554:	str	x0, [sp, #24]
  474558:	ldr	x0, [sp, #24]
  47455c:	bl	47443c <warn@@Base+0x5468>
  474560:	ldp	x29, x30, [sp], #32
  474564:	ret
  474568:	mov	x12, #0x1030                	// #4144
  47456c:	sub	sp, sp, x12
  474570:	stp	x29, x30, [sp]
  474574:	mov	x29, sp
  474578:	str	x0, [sp, #24]
  47457c:	add	x0, sp, #0x28
  474580:	mov	x1, x0
  474584:	ldr	x0, [sp, #24]
  474588:	bl	401cc0 <realpath@plt>
  47458c:	str	x0, [sp, #4136]
  474590:	ldr	x0, [sp, #4136]
  474594:	cmp	x0, #0x0
  474598:	b.ne	4745a4 <warn@@Base+0x55d0>  // b.any
  47459c:	ldr	x0, [sp, #24]
  4745a0:	str	x0, [sp, #4136]
  4745a4:	ldr	x0, [sp, #4136]
  4745a8:	bl	401b30 <strdup@plt>
  4745ac:	ldp	x29, x30, [sp]
  4745b0:	mov	x12, #0x1030                	// #4144
  4745b4:	add	sp, sp, x12
  4745b8:	ret
  4745bc:	stp	x29, x30, [sp, #-32]!
  4745c0:	mov	x29, sp
  4745c4:	str	w0, [sp, #28]
  4745c8:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  4745cc:	ldr	x0, [x0, #4056]
  4745d0:	ldr	x0, [x0]
  4745d4:	cmp	x0, #0x0
  4745d8:	b.eq	4745ec <warn@@Base+0x5618>  // b.none
  4745dc:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  4745e0:	ldr	x0, [x0, #4056]
  4745e4:	ldr	x0, [x0]
  4745e8:	blr	x0
  4745ec:	ldr	w0, [sp, #28]
  4745f0:	bl	401960 <exit@plt>
  4745f4:	stp	x29, x30, [sp, #-32]!
  4745f8:	mov	x29, sp
  4745fc:	str	x0, [sp, #24]
  474600:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  474604:	add	x0, x0, #0x6e8
  474608:	ldr	x1, [sp, #24]
  47460c:	str	x1, [x0]
  474610:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  474614:	add	x0, x0, #0x518
  474618:	ldr	x0, [x0]
  47461c:	cmp	x0, #0x0
  474620:	b.ne	47463c <warn@@Base+0x5668>  // b.any
  474624:	mov	x0, #0x0                   	// #0
  474628:	bl	401970 <sbrk@plt>
  47462c:	mov	x1, x0
  474630:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  474634:	add	x0, x0, #0x518
  474638:	str	x1, [x0]
  47463c:	nop
  474640:	ldp	x29, x30, [sp], #32
  474644:	ret
  474648:	stp	x29, x30, [sp, #-48]!
  47464c:	mov	x29, sp
  474650:	str	x0, [sp, #24]
  474654:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  474658:	add	x0, x0, #0x518
  47465c:	ldr	x0, [x0]
  474660:	cmp	x0, #0x0
  474664:	b.eq	47468c <warn@@Base+0x56b8>  // b.none
  474668:	mov	x0, #0x0                   	// #0
  47466c:	bl	401970 <sbrk@plt>
  474670:	mov	x1, x0
  474674:	adrp	x0, 4cd000 <stdout@@GLIBC_2.17+0x48f8>
  474678:	add	x0, x0, #0x518
  47467c:	ldr	x0, [x0]
  474680:	sub	x0, x1, x0
  474684:	str	x0, [sp, #40]
  474688:	b	4746a8 <warn@@Base+0x56d4>
  47468c:	mov	x0, #0x0                   	// #0
  474690:	bl	401970 <sbrk@plt>
  474694:	mov	x1, x0
  474698:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  47469c:	ldr	x0, [x0, #4064]
  4746a0:	sub	x0, x1, x0
  4746a4:	str	x0, [sp, #40]
  4746a8:	adrp	x0, 4c5000 <warn@@Base+0x5602c>
  4746ac:	ldr	x0, [x0, #4024]
  4746b0:	ldr	x6, [x0]
  4746b4:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4746b8:	add	x0, x0, #0x6e8
  4746bc:	ldr	x1, [x0]
  4746c0:	adrp	x0, 4c8000 <warn@@Base+0x5902c>
  4746c4:	add	x0, x0, #0x6e8
  4746c8:	ldr	x0, [x0]
  4746cc:	ldrb	w0, [x0]
  4746d0:	cmp	w0, #0x0
  4746d4:	b.eq	4746e4 <warn@@Base+0x5710>  // b.none
  4746d8:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4746dc:	add	x0, x0, #0xb60
  4746e0:	b	4746ec <warn@@Base+0x5718>
  4746e4:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  4746e8:	add	x0, x0, #0xb58
  4746ec:	ldr	x5, [sp, #40]
  4746f0:	ldr	x4, [sp, #24]
  4746f4:	mov	x3, x0
  4746f8:	mov	x2, x1
  4746fc:	adrp	x0, 4b0000 <warn@@Base+0x4102c>
  474700:	add	x1, x0, #0xb68
  474704:	mov	x0, x6
  474708:	bl	401d60 <fprintf@plt>
  47470c:	mov	w0, #0x1                   	// #1
  474710:	bl	4745bc <warn@@Base+0x55e8>
  474714:	stp	x29, x30, [sp, #-48]!
  474718:	mov	x29, sp
  47471c:	str	x0, [sp, #24]
  474720:	ldr	x0, [sp, #24]
  474724:	cmp	x0, #0x0
  474728:	b.ne	474734 <warn@@Base+0x5760>  // b.any
  47472c:	mov	x0, #0x1                   	// #1
  474730:	str	x0, [sp, #24]
  474734:	ldr	x0, [sp, #24]
  474738:	bl	401a70 <malloc@plt>
  47473c:	str	x0, [sp, #40]
  474740:	ldr	x0, [sp, #40]
  474744:	cmp	x0, #0x0
  474748:	b.ne	474754 <warn@@Base+0x5780>  // b.any
  47474c:	ldr	x0, [sp, #24]
  474750:	bl	474648 <warn@@Base+0x5674>
  474754:	ldr	x0, [sp, #40]
  474758:	ldp	x29, x30, [sp], #48
  47475c:	ret
  474760:	stp	x29, x30, [sp, #-48]!
  474764:	mov	x29, sp
  474768:	str	x0, [sp, #24]
  47476c:	str	x1, [sp, #16]
  474770:	ldr	x0, [sp, #24]
  474774:	cmp	x0, #0x0
  474778:	b.eq	474788 <warn@@Base+0x57b4>  // b.none
  47477c:	ldr	x0, [sp, #16]
  474780:	cmp	x0, #0x0
  474784:	b.ne	474798 <warn@@Base+0x57c4>  // b.any
  474788:	mov	x0, #0x1                   	// #1
  47478c:	str	x0, [sp, #16]
  474790:	ldr	x0, [sp, #16]
  474794:	str	x0, [sp, #24]
  474798:	ldr	x1, [sp, #16]
  47479c:	ldr	x0, [sp, #24]
  4747a0:	bl	401ae0 <calloc@plt>
  4747a4:	str	x0, [sp, #40]
  4747a8:	ldr	x0, [sp, #40]
  4747ac:	cmp	x0, #0x0
  4747b0:	b.ne	4747c4 <warn@@Base+0x57f0>  // b.any
  4747b4:	ldr	x1, [sp, #24]
  4747b8:	ldr	x0, [sp, #16]
  4747bc:	mul	x0, x1, x0
  4747c0:	bl	474648 <warn@@Base+0x5674>
  4747c4:	ldr	x0, [sp, #40]
  4747c8:	ldp	x29, x30, [sp], #48
  4747cc:	ret
  4747d0:	stp	x29, x30, [sp, #-48]!
  4747d4:	mov	x29, sp
  4747d8:	str	x0, [sp, #24]
  4747dc:	str	x1, [sp, #16]
  4747e0:	ldr	x0, [sp, #16]
  4747e4:	cmp	x0, #0x0
  4747e8:	b.ne	4747f4 <warn@@Base+0x5820>  // b.any
  4747ec:	mov	x0, #0x1                   	// #1
  4747f0:	str	x0, [sp, #16]
  4747f4:	ldr	x0, [sp, #24]
  4747f8:	cmp	x0, #0x0
  4747fc:	b.ne	474810 <warn@@Base+0x583c>  // b.any
  474800:	ldr	x0, [sp, #16]
  474804:	bl	401a70 <malloc@plt>
  474808:	str	x0, [sp, #40]
  47480c:	b	474820 <warn@@Base+0x584c>
  474810:	ldr	x1, [sp, #16]
  474814:	ldr	x0, [sp, #24]
  474818:	bl	401b00 <realloc@plt>
  47481c:	str	x0, [sp, #40]
  474820:	ldr	x0, [sp, #40]
  474824:	cmp	x0, #0x0
  474828:	b.ne	474834 <warn@@Base+0x5860>  // b.any
  47482c:	ldr	x0, [sp, #16]
  474830:	bl	474648 <warn@@Base+0x5674>
  474834:	ldr	x0, [sp, #40]
  474838:	ldp	x29, x30, [sp], #48
  47483c:	ret
  474840:	stp	x29, x30, [sp, #-48]!
  474844:	mov	x29, sp
  474848:	stp	x19, x20, [sp, #16]
  47484c:	str	x0, [sp, #40]
  474850:	ldr	x0, [sp, #40]
  474854:	bl	401940 <strlen@plt>
  474858:	add	x19, x0, #0x1
  47485c:	mov	x0, x19
  474860:	bl	474714 <warn@@Base+0x5740>
  474864:	mov	x20, x0
  474868:	mov	x2, x19
  47486c:	ldr	x1, [sp, #40]
  474870:	mov	x0, x20
  474874:	bl	401900 <memcpy@plt>
  474878:	ldp	x19, x20, [sp, #16]
  47487c:	ldp	x29, x30, [sp], #48
  474880:	ret
  474884:	nop
  474888:	stp	x29, x30, [sp, #-64]!
  47488c:	mov	x29, sp
  474890:	stp	x19, x20, [sp, #16]
  474894:	adrp	x20, 4c5000 <warn@@Base+0x5602c>
  474898:	add	x20, x20, #0xd98
  47489c:	stp	x21, x22, [sp, #32]
  4748a0:	adrp	x21, 4c5000 <warn@@Base+0x5602c>
  4748a4:	add	x21, x21, #0xd90
  4748a8:	sub	x20, x20, x21
  4748ac:	mov	w22, w0
  4748b0:	stp	x23, x24, [sp, #48]
  4748b4:	mov	x23, x1
  4748b8:	mov	x24, x2
  4748bc:	bl	4018b8 <mbrtowc@plt-0x38>
  4748c0:	cmp	xzr, x20, asr #3
  4748c4:	b.eq	4748f0 <warn@@Base+0x591c>  // b.none
  4748c8:	asr	x20, x20, #3
  4748cc:	mov	x19, #0x0                   	// #0
  4748d0:	ldr	x3, [x21, x19, lsl #3]
  4748d4:	mov	x2, x24
  4748d8:	add	x19, x19, #0x1
  4748dc:	mov	x1, x23
  4748e0:	mov	w0, w22
  4748e4:	blr	x3
  4748e8:	cmp	x20, x19
  4748ec:	b.ne	4748d0 <warn@@Base+0x58fc>  // b.any
  4748f0:	ldp	x19, x20, [sp, #16]
  4748f4:	ldp	x21, x22, [sp, #32]
  4748f8:	ldp	x23, x24, [sp, #48]
  4748fc:	ldp	x29, x30, [sp], #64
  474900:	ret
  474904:	nop
  474908:	ret
  47490c:	nop
  474910:	mov	x2, x1
  474914:	mov	x1, x0
  474918:	mov	w0, #0x0                   	// #0
  47491c:	b	401d30 <__xstat@plt>

Disassembly of section .fini:

0000000000474920 <.fini>:
  474920:	stp	x29, x30, [sp, #-16]!
  474924:	mov	x29, sp
  474928:	ldp	x29, x30, [sp], #16
  47492c:	ret
