###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue Jan 19 01:21:05 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.350
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.125 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.124 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.063 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.002 |  -0.060 |   -0.061 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.084 | 0.074 |   0.014 |    0.014 | 
     | sb_1b/out_2_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.084 | 0.001 |   0.015 |    0.015 | 
     | sb_1b/out_2_2_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.027 | 0.164 |   0.179 |    0.179 | 
     | sb_1b/FE_RC_9_0          |              | AOI22D1BWP40               | 0.027 | 0.000 |   0.180 |    0.179 | 
     | sb_1b/FE_RC_9_0          | B2 v -> ZN ^ | AOI22D1BWP40               | 0.094 | 0.088 |   0.267 |    0.267 | 
     | sb_1b/FE_RC_10_0         |              | CKND3BWP40                 | 0.094 | 0.000 |   0.268 |    0.267 | 
     | sb_1b/FE_RC_10_0         | I ^ -> ZN v  | CKND3BWP40                 | 0.082 | 0.081 |   0.348 |    0.348 | 
     | sb_1b                    | out_2_2[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.350 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.082 | 0.002 |   0.350 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.350
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.125 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.124 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.063 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.002 |  -0.060 |   -0.060 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.084 | 0.074 |   0.014 |    0.014 | 
     | sb_1b/out_1_4_id1_reg_0_ |              | EDFQD0BWP40                | 0.084 | 0.001 |   0.015 |    0.015 | 
     | sb_1b/out_1_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD0BWP40                | 0.088 | 0.195 |   0.210 |    0.209 | 
     | sb_1b/FE_RC_23_0         |              | AOI22D2BWP40               | 0.088 | 0.000 |   0.210 |    0.210 | 
     | sb_1b/FE_RC_23_0         | A2 ^ -> ZN v | AOI22D2BWP40               | 0.043 | 0.047 |   0.257 |    0.257 | 
     | sb_1b/FE_RC_24_0         |              | INVD2BWP40                 | 0.043 | 0.000 |   0.257 |    0.257 | 
     | sb_1b/FE_RC_24_0         | I v -> ZN ^  | INVD2BWP40                 | 0.129 | 0.092 |   0.349 |    0.348 | 
     | sb_1b                    | out_1_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.350 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.129 | 0.002 |   0.350 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[0]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.348
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.123 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.121 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.055 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.006 |  -0.051 |   -0.049 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.075 | 0.082 |   0.031 |    0.033 | 
     | sb_wide/out_1_1_id1_reg_0_             |              | DFQD2BWP40                 | 0.075 | 0.000 |   0.031 |    0.033 | 
     | sb_wide/out_1_1_id1_reg_0_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.085 | 0.178 |   0.209 |    0.211 | 
     | sb_wide/U1416                          |              | AO22D4BWP40                | 0.085 | 0.000 |   0.209 |    0.211 | 
     | sb_wide/U1416                          | A1 ^ -> Z ^  | AO22D4BWP40                | 0.149 | 0.134 |   0.343 |    0.345 | 
     | sb_wide                                | out_1_1[0] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.348 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.149 | 0.005 |   0.348 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[0]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.348
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.123 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.121 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.055 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.005 |  -0.052 |   -0.050 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.067 | 0.078 |   0.026 |    0.028 | 
     | sb_wide/out_1_2_id1_reg_0_             |              | DFQD2BWP40                 | 0.067 | 0.001 |   0.027 |    0.029 | 
     | sb_wide/out_1_2_id1_reg_0_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.082 | 0.175 |   0.202 |    0.204 | 
     | sb_wide/U1420                          |              | AO22D4BWP40                | 0.082 | 0.000 |   0.203 |    0.205 | 
     | sb_wide/U1420                          | A2 ^ -> Z ^  | AO22D4BWP40                | 0.157 | 0.141 |   0.344 |    0.346 | 
     | sb_wide                                | out_1_2[0] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.348 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.157 | 0.004 |   0.348 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.346
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.121 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.120 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.059 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.002 |  -0.060 |   -0.056 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.084 | 0.074 |   0.014 |    0.018 | 
     | sb_1b/out_1_3_id1_reg_0_ |              | EDFQD0BWP40                | 0.084 | 0.001 |   0.015 |    0.019 | 
     | sb_1b/out_1_3_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.057 | 0.204 |   0.219 |    0.223 | 
     | sb_1b/FE_RC_28_0         |              | AOI22D2BWP40               | 0.057 | 0.000 |   0.219 |    0.223 | 
     | sb_1b/FE_RC_28_0         | A2 v -> ZN ^ | AOI22D2BWP40               | 0.077 | 0.069 |   0.288 |    0.292 | 
     | sb_1b/FE_RC_29_0         |              | INVD3BWP40                 | 0.077 | 0.000 |   0.288 |    0.292 | 
     | sb_1b/FE_RC_29_0         | I ^ -> ZN v  | INVD3BWP40                 | 0.058 | 0.056 |   0.344 |    0.348 | 
     | sb_1b                    | out_1_3[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.346 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.058 | 0.002 |   0.346 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.346
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.120 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.119 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.058 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.002 |  -0.060 |   -0.056 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.084 | 0.074 |   0.014 |    0.019 | 
     | sb_1b/out_3_4_id1_reg_0_ |              | EDFQD0BWP40                | 0.084 | 0.001 |   0.015 |    0.019 | 
     | sb_1b/out_3_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD0BWP40                | 0.098 | 0.213 |   0.228 |    0.232 | 
     | sb_1b/FE_RC_24_1         |              | ND2D1BWP40                 | 0.098 | 0.000 |   0.228 |    0.232 | 
     | sb_1b/FE_RC_24_1         | A2 ^ -> ZN v | ND2D1BWP40                 | 0.043 | 0.053 |   0.281 |    0.286 | 
     | sb_1b/FE_RC_23_1         |              | ND2D3BWP40                 | 0.043 | 0.000 |   0.281 |    0.286 | 
     | sb_1b/FE_RC_23_1         | A2 v -> ZN ^ | ND2D3BWP40                 | 0.081 | 0.063 |   0.344 |    0.349 | 
     | sb_1b                    | out_3_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.346 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.081 | 0.001 |   0.346 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.345
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.120 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.118 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.052 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.060 | 0.003 |  -0.054 |   -0.049 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.080 | 0.085 |   0.031 |    0.036 | 
     | sb_wide/out_2_4_id1_reg_10_            |               | DFQD2BWP40                 | 0.080 | 0.000 |   0.031 |    0.036 | 
     | sb_wide/out_2_4_id1_reg_10_            | CP ^ -> Q v   | DFQD2BWP40                 | 0.019 | 0.158 |   0.189 |    0.194 | 
     | sb_wide/FE_RC_13_0                     |               | AOI22D3BWP40               | 0.019 | 0.000 |   0.189 |    0.194 | 
     | sb_wide/FE_RC_13_0                     | A2 v -> ZN ^  | AOI22D3BWP40               | 0.094 | 0.074 |   0.263 |    0.268 | 
     | sb_wide/FE_RC_14_0                     |               | INVD5BWP40                 | 0.094 | 0.001 |   0.263 |    0.268 | 
     | sb_wide/FE_RC_14_0                     | I ^ -> ZN v   | INVD5BWP40                 | 0.085 | 0.074 |   0.337 |    0.342 | 
     | sb_wide                                | out_2_4[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.345 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.086 | 0.008 |   0.345 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.341
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.050 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.040 | 
     | sb_wide/out_0_4_id1_reg_15_            |               | DFQD0BWP40                 | 0.104 | 0.000 |   0.031 |    0.040 | 
     | sb_wide/out_0_4_id1_reg_15_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.046 | 0.183 |   0.214 |    0.223 | 
     | sb_wide/U49                            |               | AO22D4BWP40                | 0.046 | 0.000 |   0.215 |    0.223 | 
     | sb_wide/U49                            | A2 v -> Z v   | AO22D4BWP40                | 0.084 | 0.124 |   0.338 |    0.347 | 
     | sb_wide                                | out_0_4[15] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.341 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.084 | 0.003 |   0.341 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.338
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.113 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.112 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.050 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.046 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.043 | 
     | sb_wide/out_0_4_id1_reg_3_             |              | DFQD0BWP40                 | 0.104 | 0.000 |   0.031 |    0.044 | 
     | sb_wide/out_0_4_id1_reg_3_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.044 | 0.180 |   0.212 |    0.224 | 
     | sb_wide/U364                           |              | AO22D4BWP40                | 0.044 | 0.000 |   0.212 |    0.224 | 
     | sb_wide/U364                           | A2 v -> Z v  | AO22D4BWP40                | 0.084 | 0.123 |   0.335 |    0.347 | 
     | sb_wide                                | out_0_4[3] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.338 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.084 | 0.003 |   0.338 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.110 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.108 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.042 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |               | CKLNQD3BWP40               | 0.060 | 0.006 |  -0.051 |   -0.036 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.073 | 0.081 |   0.031 |    0.045 | 
     | sb_wide/out_2_1_id1_reg_13_            |               | DFQD0BWP40                 | 0.073 | 0.001 |   0.031 |    0.046 | 
     | sb_wide/out_2_1_id1_reg_13_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.043 | 0.171 |   0.202 |    0.217 | 
     | sb_wide/U904                           |               | AO22D4BWP40                | 0.043 | 0.000 |   0.202 |    0.217 | 
     | sb_wide/U904                           | A2 v -> Z v   | AO22D4BWP40                | 0.093 | 0.129 |   0.332 |    0.347 | 
     | sb_wide                                | out_2_1[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.335 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.093 | 0.003 |   0.335 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.110 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.108 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.042 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.003 |  -0.054 |   -0.039 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.075 | 0.083 |   0.028 |    0.043 | 
     | sb_wide/out_3_1_id1_reg_8_             |              | DFQD2BWP40                 | 0.075 | 0.001 |   0.029 |    0.044 | 
     | sb_wide/out_3_1_id1_reg_8_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.019 | 0.155 |   0.185 |    0.200 | 
     | sb_wide/U632                           |              | AO22D2BWP40                | 0.019 | 0.000 |   0.185 |    0.200 | 
     | sb_wide/U632                           | A2 v -> Z v  | AO22D2BWP40                | 0.035 | 0.080 |   0.265 |    0.280 | 
     | sb_wide                                | out_3_1[8] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.265 |    0.280 | 
     | FE_OCPC12_out_BUS16_S3_T1_8            |              | BUFFD8BWP40                | 0.035 | 0.000 |   0.265 |    0.280 | 
     | FE_OCPC12_out_BUS16_S3_T1_8            | I v -> Z v   | BUFFD8BWP40                | 0.049 | 0.061 |   0.327 |    0.342 | 
     |                                        |              | pe_tile_new_unq1           | 0.052 | 0.008 |   0.335 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.110 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.108 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.042 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.006 |  -0.051 |   -0.036 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.073 | 0.081 |   0.031 |    0.046 | 
     | sb_wide/out_2_1_id1_reg_9_             |              | DFQD0BWP40                 | 0.073 | 0.000 |   0.031 |    0.046 | 
     | sb_wide/out_2_1_id1_reg_9_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.044 | 0.171 |   0.202 |    0.217 | 
     | sb_wide/U860                           |              | AO22D4BWP40                | 0.044 | 0.000 |   0.203 |    0.218 | 
     | sb_wide/U860                           | A2 v -> Z v  | AO22D4BWP40                | 0.090 | 0.130 |   0.332 |    0.347 | 
     | sb_wide                                | out_2_1[9] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.335 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.090 | 0.003 |   0.335 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.110 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.043 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.045 | 
     | sb_wide/out_1_4_id1_reg_12_            |               | DFQD2BWP40                 | 0.100 | 0.001 |   0.030 |    0.045 | 
     | sb_wide/out_1_4_id1_reg_12_            | CP ^ -> Q v   | DFQD2BWP40                 | 0.024 | 0.168 |   0.198 |    0.213 | 
     | sb_wide/U1172                          |               | AO22D4BWP40                | 0.024 | 0.000 |   0.198 |    0.214 | 
     | sb_wide/U1172                          | A2 v -> Z v   | AO22D4BWP40                | 0.104 | 0.125 |   0.323 |    0.338 | 
     | sb_wide                                | out_1_4[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.335 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.107 | 0.012 |   0.335 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.043 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.046 | 
     | sb_wide/out_0_4_id1_reg_7_             |              | DFQD0BWP40                 | 0.104 | 0.001 |   0.032 |    0.047 | 
     | sb_wide/out_0_4_id1_reg_7_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.040 | 0.178 |   0.210 |    0.225 | 
     | sb_wide/U408                           |              | AO22D4BWP40                | 0.040 | 0.000 |   0.210 |    0.225 | 
     | sb_wide/U408                           | A2 v -> Z v  | AO22D4BWP40                | 0.082 | 0.122 |   0.332 |    0.347 | 
     | sb_wide                                | out_0_4[7] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.335 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.082 | 0.002 |   0.335 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[11]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.043 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.046 | 
     | sb_wide/out_0_4_id1_reg_11_            |               | DFQD0BWP40                 | 0.104 | 0.001 |   0.032 |    0.047 | 
     | sb_wide/out_0_4_id1_reg_11_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.040 | 0.179 |   0.211 |    0.226 | 
     | sb_wide/U240                           |               | AO22D4BWP40                | 0.040 | 0.000 |   0.211 |    0.226 | 
     | sb_wide/U240                           | A2 v -> Z v   | AO22D4BWP40                | 0.083 | 0.121 |   0.332 |    0.347 | 
     | sb_wide                                | out_0_4[11] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.335 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.083 | 0.003 |   0.335 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.043 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.047 | 
     | sb_wide/out_0_4_id1_reg_2_             |              | DFQD0BWP40                 | 0.104 | 0.000 |   0.031 |    0.047 | 
     | sb_wide/out_0_4_id1_reg_2_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.039 | 0.178 |   0.210 |    0.225 | 
     | sb_wide/U644                           |              | AO22D4BWP40                | 0.039 | 0.000 |   0.210 |    0.225 | 
     | sb_wide/U644                           | A2 v -> Z v  | AO22D4BWP40                | 0.085 | 0.121 |   0.331 |    0.346 | 
     | sb_wide                                | out_0_4[2] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.334 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.086 | 0.004 |   0.334 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.109 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.108 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.042 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.006 |  -0.051 |   -0.035 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.073 | 0.081 |   0.031 |    0.046 | 
     | sb_wide/out_2_1_id1_reg_7_             |              | DFQD0BWP40                 | 0.073 | 0.000 |   0.031 |    0.047 | 
     | sb_wide/out_2_1_id1_reg_7_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.043 | 0.171 |   0.202 |    0.217 | 
     | sb_wide/U1076                          |              | AO22D4BWP40                | 0.043 | 0.000 |   0.202 |    0.218 | 
     | sb_wide/U1076                          | A2 v -> Z v  | AO22D4BWP40                | 0.091 | 0.130 |   0.332 |    0.348 | 
     | sb_wide                                | out_2_1[7] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.334 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.091 | 0.002 |   0.334 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.043 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.047 | 
     | sb_wide/out_0_4_id1_reg_10_            |               | DFQD0BWP40                 | 0.104 | 0.001 |   0.032 |    0.047 | 
     | sb_wide/out_0_4_id1_reg_10_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.040 | 0.178 |   0.210 |    0.226 | 
     | sb_wide/U568                           |               | AO22D4BWP40                | 0.040 | 0.000 |   0.210 |    0.226 | 
     | sb_wide/U568                           | A2 v -> Z v   | AO22D4BWP40                | 0.083 | 0.121 |   0.331 |    0.347 | 
     | sb_wide                                | out_0_4[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.334 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.084 | 0.003 |   0.334 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.042 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.045 | 
     | sb_wide/out_1_4_id1_reg_13_            |               | DFQD2BWP40                 | 0.100 | 0.000 |   0.030 |    0.046 | 
     | sb_wide/out_1_4_id1_reg_13_            | CP ^ -> Q v   | DFQD2BWP40                 | 0.026 | 0.169 |   0.199 |    0.215 | 
     | sb_wide/U824                           |               | AO22D4BWP40                | 0.026 | 0.000 |   0.199 |    0.215 | 
     | sb_wide/U824                           | A2 v -> Z v   | AO22D4BWP40                | 0.105 | 0.124 |   0.323 |    0.339 | 
     | sb_wide                                | out_1_4[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.334 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.107 | 0.011 |   0.334 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.108 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.107 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.041 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.003 |  -0.054 |   -0.038 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.080 | 0.085 |   0.031 |    0.047 | 
     | sb_wide/out_2_4_id1_reg_2_             |              | DFQD2BWP40                 | 0.080 | 0.001 |   0.032 |    0.048 | 
     | sb_wide/out_2_4_id1_reg_2_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.020 | 0.158 |   0.190 |    0.206 | 
     | sb_wide/U1372                          |              | AO22D4BWP40                | 0.020 | 0.000 |   0.190 |    0.206 | 
     | sb_wide/U1372                          | A2 v -> Z v  | AO22D4BWP40                | 0.109 | 0.125 |   0.315 |    0.332 | 
     | sb_wide                                | out_2_4[2] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.334 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.114 | 0.018 |   0.334 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.107 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.046 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.041 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.046 | 
     | sb_wide/out_1_4_id1_reg_9_             |              | DFQD2BWP40                 | 0.100 | 0.000 |   0.030 |    0.047 | 
     | sb_wide/out_1_4_id1_reg_9_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.023 | 0.167 |   0.196 |    0.213 | 
     | sb_wide/U836                           |              | AO22D4BWP40                | 0.023 | 0.000 |   0.196 |    0.213 | 
     | sb_wide/U836                           | A2 v -> Z v  | AO22D4BWP40                | 0.108 | 0.123 |   0.319 |    0.336 | 
     | sb_wide                                | out_1_4[9] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.333 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.112 | 0.014 |   0.333 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.108 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.106 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.040 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.005 |  -0.052 |   -0.035 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.067 | 0.078 |   0.026 |    0.043 | 
     | sb_wide/out_1_2_id1_reg_5_             |              | DFQD0BWP40                 | 0.067 | 0.001 |   0.027 |    0.044 | 
     | sb_wide/out_1_2_id1_reg_5_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.045 | 0.172 |   0.198 |    0.216 | 
     | sb_wide/U996                           |              | AO22D4BWP40                | 0.045 | 0.000 |   0.199 |    0.216 | 
     | sb_wide/U996                           | A2 v -> Z v  | AO22D4BWP40                | 0.095 | 0.130 |   0.329 |    0.346 | 
     | sb_wide                                | out_1_2[5] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.333 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.096 | 0.004 |   0.333 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[1]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.106 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.045 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.041 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.048 | 
     | sb_wide/out_0_4_id1_reg_1_             |              | DFQD0BWP40                 | 0.104 | 0.001 |   0.032 |    0.049 | 
     | sb_wide/out_0_4_id1_reg_1_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.039 | 0.177 |   0.209 |    0.226 | 
     | sb_wide/U400                           |              | AO22D4BWP40                | 0.039 | 0.000 |   0.209 |    0.226 | 
     | sb_wide/U400                           | A2 v -> Z v  | AO22D4BWP40                | 0.084 | 0.121 |   0.330 |    0.347 | 
     | sb_wide                                | out_0_4[1] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.333 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.084 | 0.003 |   0.333 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[6]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.106 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.045 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.041 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.047 | 
     | sb_wide/out_1_4_id1_reg_6_             |              | DFQD2BWP40                 | 0.100 | 0.000 |   0.030 |    0.047 | 
     | sb_wide/out_1_4_id1_reg_6_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.022 | 0.167 |   0.196 |    0.214 | 
     | sb_wide/U1396                          |              | AO22D4BWP40                | 0.022 | 0.000 |   0.197 |    0.214 | 
     | sb_wide/U1396                          | A2 v -> Z v  | AO22D4BWP40                | 0.109 | 0.122 |   0.319 |    0.336 | 
     | sb_wide                                | out_1_4[6] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.333 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.112 | 0.014 |   0.333 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.107 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.106 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.040 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |              | CKLNQD2BWP40               | 0.060 | 0.005 |  -0.052 |   -0.035 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.094 | 0.086 |   0.034 |    0.052 | 
     | sb_wide/out_1_3_id1_reg_8_             |              | DFQD2BWP40                 | 0.094 | 0.000 |   0.034 |    0.052 | 
     | sb_wide/out_1_3_id1_reg_8_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.020 | 0.162 |   0.196 |    0.214 | 
     | sb_wide/U1204                          |              | AO22D4BWP40                | 0.020 | 0.000 |   0.196 |    0.214 | 
     | sb_wide/U1204                          | A2 v -> Z v  | AO22D4BWP40                | 0.102 | 0.125 |   0.321 |    0.339 | 
     | sb_wide                                | out_1_3[8] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.333 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.104 | 0.011 |   0.333 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.107 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.106 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.040 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.003 |  -0.054 |   -0.037 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.077 | 0.084 |   0.029 |    0.047 | 
     | sb_wide/out_2_3_id1_reg_0_             |              | DFQD2BWP40                 | 0.077 | 0.001 |   0.030 |    0.047 | 
     | sb_wide/out_2_3_id1_reg_0_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.022 | 0.159 |   0.189 |    0.207 | 
     | sb_wide/U1436                          |              | AO22D4BWP40                | 0.022 | 0.000 |   0.189 |    0.207 | 
     | sb_wide/U1436                          | A2 v -> Z v  | AO22D4BWP40                | 0.109 | 0.127 |   0.316 |    0.334 | 
     | sb_wide                                | out_2_3[0] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.332 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.113 | 0.016 |   0.332 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[1]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.107 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.105 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.039 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.006 |  -0.051 |   -0.033 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.075 | 0.082 |   0.031 |    0.049 | 
     | sb_wide/out_1_1_id1_reg_1_             |              | DFQD0BWP40                 | 0.075 | 0.000 |   0.031 |    0.049 | 
     | sb_wide/out_1_1_id1_reg_1_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.041 | 0.172 |   0.203 |    0.221 | 
     | sb_wide/U936                           |              | AO22D4BWP40                | 0.041 | 0.000 |   0.203 |    0.221 | 
     | sb_wide/U936                           | A2 v -> Z v  | AO22D4BWP40                | 0.088 | 0.123 |   0.326 |    0.344 | 
     | sb_wide                                | out_1_1[1] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.332 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.089 | 0.006 |   0.332 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.107 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.106 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.044 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.040 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.047 | 
     | sb_wide/out_1_4_id1_reg_7_             |              | DFQD2BWP40                 | 0.100 | 0.000 |   0.030 |    0.048 | 
     | sb_wide/out_1_4_id1_reg_7_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.022 | 0.166 |   0.196 |    0.214 | 
     | sb_wide/U960                           |              | AO22D4BWP40                | 0.022 | 0.000 |   0.196 |    0.214 | 
     | sb_wide/U960                           | A2 v -> Z v  | AO22D4BWP40                | 0.109 | 0.122 |   0.317 |    0.336 | 
     | sb_wide                                | out_1_4[7] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.332 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.112 | 0.014 |   0.332 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.107 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.106 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.044 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.040 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.048 | 
     | sb_wide/out_1_4_id1_reg_8_             |              | DFQD2BWP40                 | 0.100 | 0.000 |   0.030 |    0.048 | 
     | sb_wide/out_1_4_id1_reg_8_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.020 | 0.165 |   0.194 |    0.212 | 
     | sb_wide/U1160                          |              | AO22D4BWP40                | 0.020 | 0.000 |   0.194 |    0.213 | 
     | sb_wide/U1160                          | A2 v -> Z v  | AO22D4BWP40                | 0.108 | 0.125 |   0.319 |    0.337 | 
     | sb_wide                                | out_1_4[8] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.332 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.111 | 0.013 |   0.332 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.107 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.105 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.039 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |               | CKLNQD3BWP40               | 0.060 | 0.005 |  -0.052 |   -0.034 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.067 | 0.078 |   0.026 |    0.045 | 
     | sb_wide/out_1_2_id1_reg_14_            |               | DFQD0BWP40                 | 0.067 | 0.001 |   0.027 |    0.045 | 
     | sb_wide/out_1_2_id1_reg_14_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.044 | 0.170 |   0.196 |    0.215 | 
     | sb_wide/U1272                          |               | AO22D4BWP40                | 0.044 | 0.000 |   0.197 |    0.215 | 
     | sb_wide/U1272                          | A2 v -> Z v   | AO22D4BWP40                | 0.097 | 0.129 |   0.326 |    0.344 | 
     | sb_wide                                | out_1_2[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.332 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.098 | 0.006 |   0.332 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.332
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.107 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.105 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.039 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.003 |  -0.054 |   -0.036 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.080 | 0.085 |   0.031 |    0.049 | 
     | sb_wide/out_2_4_id1_reg_0_             |              | DFQD2BWP40                 | 0.080 | 0.000 |   0.031 |    0.050 | 
     | sb_wide/out_2_4_id1_reg_0_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.021 | 0.160 |   0.192 |    0.210 | 
     | sb_wide/U1400                          |              | AO22D4BWP40                | 0.021 | 0.000 |   0.192 |    0.210 | 
     | sb_wide/U1400                          | A2 v -> Z v  | AO22D4BWP40                | 0.106 | 0.128 |   0.320 |    0.338 | 
     | sb_wide                                | out_2_4[0] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.332 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.108 | 0.012 |   0.332 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[1]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.106 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.105 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.044 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.039 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.048 | 
     | sb_wide/out_1_4_id1_reg_1_             |              | DFQD2BWP40                 | 0.100 | 0.001 |   0.030 |    0.048 | 
     | sb_wide/out_1_4_id1_reg_1_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.023 | 0.167 |   0.197 |    0.215 | 
     | sb_wide/U972                           |              | AO22D4BWP40                | 0.023 | 0.000 |   0.197 |    0.216 | 
     | sb_wide/U972                           | A2 v -> Z v  | AO22D4BWP40                | 0.105 | 0.121 |   0.318 |    0.336 | 
     | sb_wide                                | out_1_4[1] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.331 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.109 | 0.014 |   0.331 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.106 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.105 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.039 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.005 |  -0.052 |   -0.033 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.067 | 0.078 |   0.026 |    0.045 | 
     | sb_wide/out_1_2_id1_reg_7_             |              | DFQD0BWP40                 | 0.067 | 0.001 |   0.027 |    0.046 | 
     | sb_wide/out_1_2_id1_reg_7_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.044 | 0.170 |   0.197 |    0.215 | 
     | sb_wide/U992                           |              | AO22D4BWP40                | 0.044 | 0.000 |   0.197 |    0.215 | 
     | sb_wide/U992                           | A2 v -> Z v  | AO22D4BWP40                | 0.097 | 0.130 |   0.327 |    0.346 | 
     | sb_wide                                | out_1_2[7] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.331 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.097 | 0.004 |   0.331 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.106 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.105 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.044 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.039 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.048 | 
     | sb_wide/out_1_4_id1_reg_2_             |              | DFQD2BWP40                 | 0.100 | 0.001 |   0.030 |    0.049 | 
     | sb_wide/out_1_4_id1_reg_2_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.023 | 0.168 |   0.197 |    0.216 | 
     | sb_wide/U1384                          |              | AO22D4BWP40                | 0.023 | 0.000 |   0.198 |    0.216 | 
     | sb_wide/U1384                          | A2 v -> Z v  | AO22D4BWP40                | 0.105 | 0.123 |   0.320 |    0.339 | 
     | sb_wide                                | out_1_4[2] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.331 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.107 | 0.011 |   0.331 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.106 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.105 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.043 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.039 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.048 | 
     | sb_wide/out_1_4_id1_reg_5_             |              | DFQD2BWP40                 | 0.100 | 0.000 |   0.030 |    0.049 | 
     | sb_wide/out_1_4_id1_reg_5_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.022 | 0.166 |   0.196 |    0.215 | 
     | sb_wide/U1004                          |              | AO22D4BWP40                | 0.022 | 0.000 |   0.196 |    0.215 | 
     | sb_wide/U1004                          | A2 v -> Z v  | AO22D4BWP40                | 0.106 | 0.120 |   0.316 |    0.335 | 
     | sb_wide                                | out_1_4[5] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.331 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.111 | 0.015 |   0.331 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.106 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.104 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.038 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |               | CKLNQD3BWP40               | 0.060 | 0.005 |  -0.052 |   -0.033 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.067 | 0.078 |   0.026 |    0.045 | 
     | sb_wide/out_1_2_id1_reg_10_            |               | DFQD0BWP40                 | 0.067 | 0.001 |   0.027 |    0.046 | 
     | sb_wide/out_1_2_id1_reg_10_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.042 | 0.169 |   0.196 |    0.215 | 
     | sb_wide/U1264                          |               | AO22D4BWP40                | 0.042 | 0.000 |   0.196 |    0.215 | 
     | sb_wide/U1264                          | A2 v -> Z v   | AO22D4BWP40                | 0.098 | 0.129 |   0.324 |    0.343 | 
     | sb_wide                                | out_1_2[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.331 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.099 | 0.007 |   0.331 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[11]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.331
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.106 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.104 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.038 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |               | CKLNQD3BWP40               | 0.060 | 0.005 |  -0.052 |   -0.033 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.067 | 0.078 |   0.026 |    0.045 | 
     | sb_wide/out_1_2_id1_reg_11_            |               | DFQD0BWP40                 | 0.067 | 0.000 |   0.027 |    0.046 | 
     | sb_wide/out_1_2_id1_reg_11_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.043 | 0.169 |   0.196 |    0.215 | 
     | sb_wide/U820                           |               | AO22D4BWP40                | 0.043 | 0.000 |   0.196 |    0.215 | 
     | sb_wide/U820                           | A2 v -> Z v   | AO22D4BWP40                | 0.097 | 0.128 |   0.324 |    0.343 | 
     | sb_wide                                | out_1_2[11] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.331 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.098 | 0.007 |   0.331 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.330
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.105 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.104 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.038 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.003 |  -0.054 |   -0.035 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.075 | 0.083 |   0.028 |    0.048 | 
     | sb_wide/out_3_1_id1_reg_5_             |              | DFQD2BWP40                 | 0.075 | 0.001 |   0.029 |    0.049 | 
     | sb_wide/out_3_1_id1_reg_5_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.030 | 0.166 |   0.195 |    0.214 | 
     | sb_wide/FE_RC_2_0                      |              | AOI22D3BWP40               | 0.030 | 0.000 |   0.195 |    0.215 | 
     | sb_wide/FE_RC_2_0                      | A2 v -> ZN ^ | AOI22D3BWP40               | 0.091 | 0.057 |   0.253 |    0.272 | 
     | sb_wide/FE_RC_3_0                      |              | INVD5BWP40                 | 0.091 | 0.000 |   0.253 |    0.273 | 
     | sb_wide/FE_RC_3_0                      | I ^ -> ZN v  | INVD5BWP40                 | 0.077 | 0.070 |   0.323 |    0.342 | 
     | sb_wide                                | out_3_1[5] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.330 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.079 | 0.008 |   0.330 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T3[4]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_3_id1_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.330
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.105 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.104 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.038 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.003 |  -0.054 |   -0.035 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.077 | 0.084 |   0.029 |    0.049 | 
     | sb_wide/out_2_3_id1_reg_4_             |              | DFQD2BWP40                 | 0.077 | 0.000 |   0.030 |    0.049 | 
     | sb_wide/out_2_3_id1_reg_4_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.023 | 0.160 |   0.189 |    0.209 | 
     | sb_wide/U1288                          |              | AO22D4BWP40                | 0.023 | 0.000 |   0.189 |    0.209 | 
     | sb_wide/U1288                          | A2 v -> Z v  | AO22D4BWP40                | 0.107 | 0.128 |   0.317 |    0.337 | 
     | sb_wide                                | out_2_3[4] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.330 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.111 | 0.013 |   0.330 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.330
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.105 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.104 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.043 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.002 |  -0.060 |   -0.041 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.084 | 0.074 |   0.014 |    0.034 | 
     | sb_1b/out_3_3_id1_reg_0_ |              | EDFQD0BWP40                | 0.084 | 0.001 |   0.015 |    0.034 | 
     | sb_1b/out_3_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD0BWP40                | 0.076 | 0.189 |   0.203 |    0.223 | 
     | sb_1b/U78                |              | CKMUX2D2BWP40              | 0.076 | 0.000 |   0.203 |    0.223 | 
     | sb_1b/U78                | I1 ^ -> Z ^  | CKMUX2D2BWP40              | 0.103 | 0.126 |   0.329 |    0.349 | 
     | sb_1b                    | out_3_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.330 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.103 | 0.001 |   0.330 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.330
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.105 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.103 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.037 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.005 |  -0.052 |   -0.032 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.067 | 0.078 |   0.026 |    0.046 | 
     | sb_wide/out_1_2_id1_reg_8_             |              | DFQD0BWP40                 | 0.067 | 0.000 |   0.026 |    0.046 | 
     | sb_wide/out_1_2_id1_reg_8_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.043 | 0.169 |   0.196 |    0.215 | 
     | sb_wide/U1256                          |              | AO22D4BWP40                | 0.043 | 0.000 |   0.196 |    0.216 | 
     | sb_wide/U1256                          | A2 v -> Z v  | AO22D4BWP40                | 0.097 | 0.129 |   0.325 |    0.345 | 
     | sb_wide                                | out_1_2[8] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.330 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.097 | 0.005 |   0.330 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.330
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.105 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.104 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.042 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.038 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.049 | 
     | sb_wide/out_1_4_id1_reg_14_            |               | DFQD2BWP40                 | 0.100 | 0.001 |   0.030 |    0.050 | 
     | sb_wide/out_1_4_id1_reg_14_            | CP ^ -> Q v   | DFQD2BWP40                 | 0.022 | 0.166 |   0.195 |    0.215 | 
     | sb_wide/U1180                          |               | AO22D4BWP40                | 0.022 | 0.000 |   0.196 |    0.216 | 
     | sb_wide/U1180                          | A2 v -> Z v   | AO22D4BWP40                | 0.106 | 0.121 |   0.317 |    0.337 | 
     | sb_wide                                | out_1_4[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.330 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.109 | 0.013 |   0.330 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[0]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.330
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.104 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.103 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.042 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.038 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.050 | 
     | sb_wide/out_1_4_id1_reg_0_             |              | DFQD2BWP40                 | 0.100 | 0.001 |   0.030 |    0.050 | 
     | sb_wide/out_1_4_id1_reg_0_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.025 | 0.169 |   0.199 |    0.219 | 
     | sb_wide/U1428                          |              | AO22D4BWP40                | 0.025 | 0.000 |   0.199 |    0.219 | 
     | sb_wide/U1428                          | A1 v -> Z v  | AO22D4BWP40                | 0.106 | 0.118 |   0.317 |    0.338 | 
     | sb_wide                                | out_1_4[0] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.330 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.109 | 0.012 |   0.330 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.329
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.104 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.103 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.037 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |              | CKLNQD2BWP40               | 0.060 | 0.005 |  -0.052 |   -0.032 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.094 | 0.086 |   0.034 |    0.055 | 
     | sb_wide/out_1_3_id1_reg_2_             |              | DFQD2BWP40                 | 0.094 | 0.001 |   0.035 |    0.055 | 
     | sb_wide/out_1_3_id1_reg_2_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.020 | 0.162 |   0.197 |    0.218 | 
     | sb_wide/U1336                          |              | AO22D4BWP40                | 0.020 | 0.000 |   0.197 |    0.218 | 
     | sb_wide/U1336                          | A2 v -> Z v  | AO22D4BWP40                | 0.101 | 0.124 |   0.321 |    0.341 | 
     | sb_wide                                | out_1_3[2] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.329 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.103 | 0.009 |   0.329 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.329
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.104 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.103 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.042 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.037 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.050 | 
     | sb_wide/out_1_4_id1_reg_3_             |              | DFQD2BWP40                 | 0.100 | 0.001 |   0.030 |    0.050 | 
     | sb_wide/out_1_4_id1_reg_3_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.021 | 0.165 |   0.195 |    0.216 | 
     | sb_wide/U968                           |              | AO22D4BWP40                | 0.021 | 0.000 |   0.195 |    0.216 | 
     | sb_wide/U968                           | A2 v -> Z v  | AO22D4BWP40                | 0.107 | 0.122 |   0.318 |    0.338 | 
     | sb_wide                                | out_1_4[3] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.329 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.109 | 0.012 |   0.329 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.329
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.104 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.103 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.037 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.003 |  -0.054 |   -0.034 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.078 | 0.084 |   0.030 |    0.050 | 
     | sb_wide/out_3_2_id1_reg_7_             |              | DFQD2BWP40                 | 0.078 | 0.001 |   0.030 |    0.051 | 
     | sb_wide/out_3_2_id1_reg_7_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.035 | 0.169 |   0.199 |    0.220 | 
     | sb_wide/FE_RC_44_0                     |              | AOI22D3BWP40               | 0.035 | 0.000 |   0.200 |    0.220 | 
     | sb_wide/FE_RC_44_0                     | A2 v -> ZN ^ | AOI22D3BWP40               | 0.089 | 0.060 |   0.259 |    0.280 | 
     | sb_wide/FE_RC_45_0                     |              | INVD6BWP40                 | 0.089 | 0.000 |   0.259 |    0.280 | 
     | sb_wide/FE_RC_45_0                     | I ^ -> ZN v  | INVD6BWP40                 | 0.068 | 0.064 |   0.323 |    0.344 | 
     | sb_wide                                | out_3_2[7] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.329 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.069 | 0.006 |   0.329 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[14]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.329
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.104 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.103 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.042 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.037 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.052 | 
     | sb_wide/out_0_4_id1_reg_14_            |               | DFQD0BWP40                 | 0.104 | 0.000 |   0.031 |    0.052 | 
     | sb_wide/out_0_4_id1_reg_14_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.036 | 0.175 |   0.207 |    0.227 | 
     | sb_wide/U548                           |               | AO22D4BWP40                | 0.036 | 0.000 |   0.207 |    0.227 | 
     | sb_wide/U548                           | A2 v -> Z v   | AO22D4BWP40                | 0.083 | 0.120 |   0.326 |    0.347 | 
     | sb_wide                                | out_0_4[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.329 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.084 | 0.003 |   0.329 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.329
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.104 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.102 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.036 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |               | CKLNQD3BWP40               | 0.060 | 0.005 |  -0.052 |   -0.031 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.067 | 0.078 |   0.026 |    0.047 | 
     | sb_wide/out_1_2_id1_reg_12_            |               | DFQD0BWP40                 | 0.067 | 0.000 |   0.027 |    0.048 | 
     | sb_wide/out_1_2_id1_reg_12_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.043 | 0.169 |   0.196 |    0.217 | 
     | sb_wide/U1188                          |               | AO22D4BWP40                | 0.043 | 0.000 |   0.196 |    0.217 | 
     | sb_wide/U1188                          | A2 v -> Z v   | AO22D4BWP40                | 0.094 | 0.129 |   0.325 |    0.346 | 
     | sb_wide                                | out_1_2[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.329 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.094 | 0.004 |   0.329 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.328
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.103 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.102 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.036 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.059 | 0.002 |  -0.056 |   -0.034 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.066 | 0.077 |   0.021 |    0.043 | 
     | sb_wide/out_3_4_id1_reg_10_            |               | DFQD0BWP40                 | 0.066 | 0.000 |   0.022 |    0.043 | 
     | sb_wide/out_3_4_id1_reg_10_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.047 | 0.173 |   0.195 |    0.216 | 
     | sb_wide/U1104                          |               | AO22D4BWP40                | 0.047 | 0.000 |   0.195 |    0.216 | 
     | sb_wide/U1104                          | A2 v -> Z v   | AO22D4BWP40                | 0.093 | 0.126 |   0.321 |    0.342 | 
     | sb_wide                                | out_3_4[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.328 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.095 | 0.008 |   0.328 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.328
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.103 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.102 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.036 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch |              | CKLNQD3BWP40               | 0.059 | 0.002 |  -0.056 |   -0.034 | 
     | sb_wide/clk_gate_out_3_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.074 | 0.082 |   0.026 |    0.047 | 
     | sb_wide/out_3_3_id1_reg_5_             |              | DFQD0BWP40                 | 0.074 | 0.000 |   0.026 |    0.048 | 
     | sb_wide/out_3_3_id1_reg_5_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.043 | 0.171 |   0.198 |    0.219 | 
     | sb_wide/U436                           |              | AO22D4BWP40                | 0.043 | 0.000 |   0.198 |    0.219 | 
     | sb_wide/U436                           | A2 v -> Z v  | AO22D4BWP40                | 0.092 | 0.124 |   0.322 |    0.343 | 
     | sb_wide                                | out_3_3[5] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.328 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.093 | 0.007 |   0.328 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

