{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625450450965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625450450971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 10:00:50 2021 " "Processing started: Mon Jul 05 10:00:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625450450971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625450450971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off half_adder -c half_adder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off half_adder -c half_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625450450972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "half_adder_8_1200mv_85c_slow.vo D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/ simulation " "Generated file half_adder_8_1200mv_85c_slow.vo in folder \"D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625450451549 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "half_adder_8_1200mv_0c_slow.vo D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/ simulation " "Generated file half_adder_8_1200mv_0c_slow.vo in folder \"D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625450451561 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "half_adder_min_1200mv_0c_fast.vo D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/ simulation " "Generated file half_adder_min_1200mv_0c_fast.vo in folder \"D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625450451573 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "half_adder.vo D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/ simulation " "Generated file half_adder.vo in folder \"D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625450451585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "half_adder_8_1200mv_85c_v_slow.sdo D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/ simulation " "Generated file half_adder_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625450451613 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "half_adder_8_1200mv_0c_v_slow.sdo D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/ simulation " "Generated file half_adder_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625450451627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "half_adder_min_1200mv_0c_v_fast.sdo D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/ simulation " "Generated file half_adder_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625450451661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "half_adder_v.sdo D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/ simulation " "Generated file half_adder_v.sdo in folder \"D:/FPGA-selfLearning/half_adder/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625450451673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625450451699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 10:00:51 2021 " "Processing ended: Mon Jul 05 10:00:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625450451699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625450451699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625450451699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1625450451699 ""}
