;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit vec_top : 
  module vec_control_unit : 
    input clock : Clock
    input reset : Reset
    output io : {flip instr : UInt<32>, reg_write : UInt<1>, mem_write : UInt<1>, mem_read : UInt<1>, mem_to_reg : UInt<1>, operand_type : UInt<2>, vec_config : UInt<1>, store_vs3_to_mem : UInt<1>}
    
    node _T = bits(io.instr, 6, 0) @[vec_control_unit.scala 18:22]
    node _T_1 = eq(_T, UInt<7>("h057")) @[vec_control_unit.scala 18:27]
    node _T_2 = bits(io.instr, 14, 12) @[vec_control_unit.scala 18:54]
    node _T_3 = eq(_T_2, UInt<3>("h07")) @[vec_control_unit.scala 18:61]
    node _T_4 = and(_T_1, _T_3) @[vec_control_unit.scala 18:43]
    when _T_4 : @[vec_control_unit.scala 18:73]
      io.mem_write <= UInt<1>("h00") @[vec_control_unit.scala 19:26]
      io.operand_type <= UInt<2>("h03") @[vec_control_unit.scala 20:29]
      io.mem_read <= UInt<1>("h00") @[vec_control_unit.scala 21:25]
      io.reg_write <= UInt<1>("h00") @[vec_control_unit.scala 22:26]
      io.mem_to_reg <= UInt<1>("h00") @[vec_control_unit.scala 23:27]
      io.vec_config <= UInt<1>("h01") @[vec_control_unit.scala 24:27]
      io.store_vs3_to_mem <= UInt<1>("h00") @[vec_control_unit.scala 25:33]
      skip @[vec_control_unit.scala 18:73]
    else : @[vec_control_unit.scala 30:78]
      node _T_5 = bits(io.instr, 6, 0) @[vec_control_unit.scala 30:27]
      node _T_6 = eq(_T_5, UInt<7>("h057")) @[vec_control_unit.scala 30:32]
      node _T_7 = bits(io.instr, 14, 12) @[vec_control_unit.scala 30:59]
      node _T_8 = eq(_T_7, UInt<1>("h00")) @[vec_control_unit.scala 30:66]
      node _T_9 = and(_T_6, _T_8) @[vec_control_unit.scala 30:48]
      when _T_9 : @[vec_control_unit.scala 30:78]
        io.mem_write <= UInt<1>("h00") @[vec_control_unit.scala 31:26]
        io.operand_type <= UInt<1>("h00") @[vec_control_unit.scala 32:29]
        io.mem_read <= UInt<1>("h00") @[vec_control_unit.scala 33:25]
        io.reg_write <= UInt<1>("h01") @[vec_control_unit.scala 34:26]
        io.mem_to_reg <= UInt<1>("h00") @[vec_control_unit.scala 35:27]
        io.vec_config <= UInt<1>("h00") @[vec_control_unit.scala 36:27]
        io.store_vs3_to_mem <= UInt<1>("h00") @[vec_control_unit.scala 37:33]
        skip @[vec_control_unit.scala 30:78]
      else : @[vec_control_unit.scala 42:78]
        node _T_10 = bits(io.instr, 6, 0) @[vec_control_unit.scala 42:27]
        node _T_11 = eq(_T_10, UInt<7>("h057")) @[vec_control_unit.scala 42:32]
        node _T_12 = bits(io.instr, 14, 12) @[vec_control_unit.scala 42:59]
        node _T_13 = eq(_T_12, UInt<3>("h04")) @[vec_control_unit.scala 42:66]
        node _T_14 = and(_T_11, _T_13) @[vec_control_unit.scala 42:48]
        when _T_14 : @[vec_control_unit.scala 42:78]
          io.mem_write <= UInt<1>("h00") @[vec_control_unit.scala 43:26]
          io.operand_type <= UInt<1>("h01") @[vec_control_unit.scala 44:29]
          io.mem_read <= UInt<1>("h00") @[vec_control_unit.scala 45:25]
          io.reg_write <= UInt<1>("h01") @[vec_control_unit.scala 46:26]
          io.mem_to_reg <= UInt<1>("h00") @[vec_control_unit.scala 47:27]
          io.vec_config <= UInt<1>("h00") @[vec_control_unit.scala 48:27]
          io.store_vs3_to_mem <= UInt<1>("h00") @[vec_control_unit.scala 49:33]
          skip @[vec_control_unit.scala 42:78]
        else : @[vec_control_unit.scala 54:78]
          node _T_15 = bits(io.instr, 6, 0) @[vec_control_unit.scala 54:27]
          node _T_16 = eq(_T_15, UInt<7>("h057")) @[vec_control_unit.scala 54:32]
          node _T_17 = bits(io.instr, 14, 12) @[vec_control_unit.scala 54:59]
          node _T_18 = eq(_T_17, UInt<2>("h03")) @[vec_control_unit.scala 54:66]
          node _T_19 = and(_T_16, _T_18) @[vec_control_unit.scala 54:48]
          when _T_19 : @[vec_control_unit.scala 54:78]
            io.mem_write <= UInt<1>("h00") @[vec_control_unit.scala 55:26]
            io.operand_type <= UInt<2>("h02") @[vec_control_unit.scala 56:29]
            io.mem_read <= UInt<1>("h00") @[vec_control_unit.scala 57:25]
            io.reg_write <= UInt<1>("h01") @[vec_control_unit.scala 58:26]
            io.mem_to_reg <= UInt<1>("h00") @[vec_control_unit.scala 59:27]
            io.vec_config <= UInt<1>("h00") @[vec_control_unit.scala 60:27]
            io.store_vs3_to_mem <= UInt<1>("h00") @[vec_control_unit.scala 61:33]
            skip @[vec_control_unit.scala 54:78]
          else : @[vec_control_unit.scala 65:48]
            node _T_20 = bits(io.instr, 6, 0) @[vec_control_unit.scala 65:27]
            node _T_21 = eq(_T_20, UInt<6>("h027")) @[vec_control_unit.scala 65:32]
            when _T_21 : @[vec_control_unit.scala 65:48]
              io.mem_write <= UInt<1>("h01") @[vec_control_unit.scala 66:26]
              io.operand_type <= UInt<1>("h00") @[vec_control_unit.scala 67:29]
              io.mem_read <= UInt<1>("h00") @[vec_control_unit.scala 68:25]
              io.reg_write <= UInt<1>("h00") @[vec_control_unit.scala 69:26]
              io.mem_to_reg <= UInt<1>("h00") @[vec_control_unit.scala 70:27]
              io.vec_config <= UInt<1>("h00") @[vec_control_unit.scala 71:27]
              io.store_vs3_to_mem <= UInt<1>("h01") @[vec_control_unit.scala 72:33]
              skip @[vec_control_unit.scala 65:48]
            else : @[vec_control_unit.scala 78:48]
              node _T_22 = bits(io.instr, 6, 0) @[vec_control_unit.scala 78:27]
              node _T_23 = eq(_T_22, UInt<3>("h07")) @[vec_control_unit.scala 78:32]
              when _T_23 : @[vec_control_unit.scala 78:48]
                io.mem_write <= UInt<1>("h00") @[vec_control_unit.scala 79:26]
                io.operand_type <= UInt<2>("h03") @[vec_control_unit.scala 80:29]
                io.mem_read <= UInt<1>("h01") @[vec_control_unit.scala 81:25]
                io.reg_write <= UInt<1>("h01") @[vec_control_unit.scala 82:26]
                io.mem_to_reg <= UInt<1>("h01") @[vec_control_unit.scala 83:27]
                io.vec_config <= UInt<1>("h00") @[vec_control_unit.scala 84:27]
                io.store_vs3_to_mem <= UInt<1>("h00") @[vec_control_unit.scala 85:33]
                skip @[vec_control_unit.scala 78:48]
              else : @[vec_control_unit.scala 88:19]
                io.mem_write <= UInt<1>("h00") @[vec_control_unit.scala 89:22]
                io.operand_type <= UInt<2>("h03") @[vec_control_unit.scala 90:25]
                io.mem_read <= UInt<1>("h00") @[vec_control_unit.scala 91:21]
                io.reg_write <= UInt<1>("h00") @[vec_control_unit.scala 92:22]
                io.mem_to_reg <= UInt<1>("h00") @[vec_control_unit.scala 93:23]
                io.vec_config <= UInt<1>("h00") @[vec_control_unit.scala 94:23]
                io.store_vs3_to_mem <= UInt<1>("h00") @[vec_control_unit.scala 95:29]
                skip @[vec_control_unit.scala 88:19]
    
  module vec_reg_file : 
    input clock : Clock
    input reset : Reset
    output io : {flip vs1_addr : UInt<5>, flip vs2_addr : UInt<5>, flip vd_addr : UInt<5>, flip wb_vd_addr : UInt<5>, flip vd_data : SInt<64>[2][8], flip reg_write : UInt<1>, flip vtype : UInt<32>, flip lmul : UInt<3>, flip sew : UInt<3>, flip vl : SInt<32>, vs1_data : SInt<64>[2][8], vs2_data : SInt<64>[2][8], vs0_data : SInt<128>, flip func3 : UInt<3>, flip store_vs3_to_mem : UInt<1>}
    
    wire _vrf_WIRE : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_1 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_1[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_1[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_2 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_2[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_2[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_3 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_3[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_3[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_4 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_4[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_4[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_5 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_5[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_5[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_6 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_6[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_6[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_7 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_7[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_7[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_8 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_8[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_8[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_9 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_9[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_9[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_10 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_10[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_10[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_11 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_11[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_11[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_12 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_12[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_12[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_13 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_13[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_13[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_14 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_14[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_14[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_15 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_15[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_15[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_16 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_16[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_16[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_17 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_17[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_17[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_18 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_18[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_18[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_19 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_19[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_19[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_20 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_20[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_20[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_21 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_21[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_21[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_22 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_22[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_22[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_23 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_23[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_23[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_24 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_24[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_24[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_25 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_25[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_25[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_26 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_26[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_26[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_27 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_27[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_27[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_28 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_28[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_28[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_29 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_29[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_29[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_30 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_30[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_30[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_31 : SInt<64>[2] @[vec_reg_file.scala 26:63]
    _vrf_WIRE_31[0] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    _vrf_WIRE_31[1] <= asSInt(UInt<64>("h00")) @[vec_reg_file.scala 26:63]
    wire _vrf_WIRE_32 : SInt<64>[2][32] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[0][0] <= _vrf_WIRE[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[0][1] <= _vrf_WIRE[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[1][0] <= _vrf_WIRE_1[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[1][1] <= _vrf_WIRE_1[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[2][0] <= _vrf_WIRE_2[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[2][1] <= _vrf_WIRE_2[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[3][0] <= _vrf_WIRE_3[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[3][1] <= _vrf_WIRE_3[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[4][0] <= _vrf_WIRE_4[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[4][1] <= _vrf_WIRE_4[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[5][0] <= _vrf_WIRE_5[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[5][1] <= _vrf_WIRE_5[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[6][0] <= _vrf_WIRE_6[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[6][1] <= _vrf_WIRE_6[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[7][0] <= _vrf_WIRE_7[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[7][1] <= _vrf_WIRE_7[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[8][0] <= _vrf_WIRE_8[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[8][1] <= _vrf_WIRE_8[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[9][0] <= _vrf_WIRE_9[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[9][1] <= _vrf_WIRE_9[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[10][0] <= _vrf_WIRE_10[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[10][1] <= _vrf_WIRE_10[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[11][0] <= _vrf_WIRE_11[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[11][1] <= _vrf_WIRE_11[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[12][0] <= _vrf_WIRE_12[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[12][1] <= _vrf_WIRE_12[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[13][0] <= _vrf_WIRE_13[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[13][1] <= _vrf_WIRE_13[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[14][0] <= _vrf_WIRE_14[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[14][1] <= _vrf_WIRE_14[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[15][0] <= _vrf_WIRE_15[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[15][1] <= _vrf_WIRE_15[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[16][0] <= _vrf_WIRE_16[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[16][1] <= _vrf_WIRE_16[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[17][0] <= _vrf_WIRE_17[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[17][1] <= _vrf_WIRE_17[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[18][0] <= _vrf_WIRE_18[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[18][1] <= _vrf_WIRE_18[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[19][0] <= _vrf_WIRE_19[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[19][1] <= _vrf_WIRE_19[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[20][0] <= _vrf_WIRE_20[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[20][1] <= _vrf_WIRE_20[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[21][0] <= _vrf_WIRE_21[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[21][1] <= _vrf_WIRE_21[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[22][0] <= _vrf_WIRE_22[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[22][1] <= _vrf_WIRE_22[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[23][0] <= _vrf_WIRE_23[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[23][1] <= _vrf_WIRE_23[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[24][0] <= _vrf_WIRE_24[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[24][1] <= _vrf_WIRE_24[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[25][0] <= _vrf_WIRE_25[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[25][1] <= _vrf_WIRE_25[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[26][0] <= _vrf_WIRE_26[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[26][1] <= _vrf_WIRE_26[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[27][0] <= _vrf_WIRE_27[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[27][1] <= _vrf_WIRE_27[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[28][0] <= _vrf_WIRE_28[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[28][1] <= _vrf_WIRE_28[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[29][0] <= _vrf_WIRE_29[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[29][1] <= _vrf_WIRE_29[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[30][0] <= _vrf_WIRE_30[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[30][1] <= _vrf_WIRE_30[1] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[31][0] <= _vrf_WIRE_31[0] @[vec_reg_file.scala 26:28]
    _vrf_WIRE_32[31][1] <= _vrf_WIRE_31[1] @[vec_reg_file.scala 26:28]
    reg vrf : SInt<64>[2][32], clock with : (reset => (reset, _vrf_WIRE_32)) @[vec_reg_file.scala 26:20]
    io.vs1_data[0][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[0][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[0][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[0][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[1][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[1][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[1][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[1][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[2][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[2][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[2][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[2][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[3][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[3][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[3][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[3][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[4][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[4][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[4][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[4][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[5][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[5][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[5][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[5][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[6][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[6][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[6][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[6][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[7][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[7][0] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    io.vs1_data[7][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 84:25]
    io.vs2_data[7][1] <= asSInt(UInt<1>("h00")) @[vec_reg_file.scala 85:25]
    node _T = eq(io.lmul, UInt<1>("h00")) @[vec_reg_file.scala 89:15]
    when _T : @[vec_reg_file.scala 89:22]
      node _T_1 = eq(io.store_vs3_to_mem, UInt<1>("h00")) @[vec_reg_file.scala 30:29]
      when _T_1 : @[vec_reg_file.scala 30:36]
        node _T_2 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 31:24]
        node _T_3 = eq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 31:49]
        node _T_4 = eq(UInt<1>("h00"), io.func3) @[vec_reg_file.scala 31:73]
        node _T_5 = and(_T_3, _T_4) @[vec_reg_file.scala 31:67]
        node _T_6 = neq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 31:101]
        node _T_7 = and(_T_5, _T_6) @[vec_reg_file.scala 31:85]
        node _T_8 = and(_T_2, _T_7) @[vec_reg_file.scala 31:33]
        when _T_8 : @[vec_reg_file.scala 31:121]
          node _io_vs1_data_0_0_T = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 35:53]
          node _io_vs1_data_0_0_T_1 = tail(_io_vs1_data_0_0_T, 1) @[vec_reg_file.scala 35:53]
          node _io_vs1_data_0_0_T_2 = bits(_io_vs1_data_0_0_T_1, 2, 0)
          io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_2][0] @[vec_reg_file.scala 35:27]
          node _io_vs2_data_0_0_T = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 36:46]
          node _io_vs2_data_0_0_T_1 = tail(_io_vs2_data_0_0_T, 1) @[vec_reg_file.scala 36:46]
          io.vs2_data[0][0] <= vrf[_io_vs2_data_0_0_T_1][0] @[vec_reg_file.scala 36:27]
          node _io_vs1_data_0_1_T = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 35:53]
          node _io_vs1_data_0_1_T_1 = tail(_io_vs1_data_0_1_T, 1) @[vec_reg_file.scala 35:53]
          node _io_vs1_data_0_1_T_2 = bits(_io_vs1_data_0_1_T_1, 2, 0)
          io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_2][1] @[vec_reg_file.scala 35:27]
          node _io_vs2_data_0_1_T = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 36:46]
          node _io_vs2_data_0_1_T_1 = tail(_io_vs2_data_0_1_T, 1) @[vec_reg_file.scala 36:46]
          io.vs2_data[0][1] <= vrf[_io_vs2_data_0_1_T_1][1] @[vec_reg_file.scala 36:27]
          skip @[vec_reg_file.scala 31:121]
        else : @[vec_reg_file.scala 37:109]
          node _T_9 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 37:30]
          node _T_10 = eq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 37:55]
          node _T_11 = neq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 37:89]
          node _T_12 = and(_T_10, _T_11) @[vec_reg_file.scala 37:73]
          node _T_13 = and(_T_9, _T_12) @[vec_reg_file.scala 37:39]
          when _T_13 : @[vec_reg_file.scala 37:109]
            node _io_vs2_data_0_0_T_2 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 41:53]
            node _io_vs2_data_0_0_T_3 = tail(_io_vs2_data_0_0_T_2, 1) @[vec_reg_file.scala 41:53]
            node _io_vs2_data_0_0_T_4 = bits(_io_vs2_data_0_0_T_3, 2, 0)
            io.vs2_data[0][0] <= io.vd_data[_io_vs2_data_0_0_T_4][0] @[vec_reg_file.scala 41:27]
            node _io_vs1_data_0_0_T_3 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 42:46]
            node _io_vs1_data_0_0_T_4 = tail(_io_vs1_data_0_0_T_3, 1) @[vec_reg_file.scala 42:46]
            io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_4][0] @[vec_reg_file.scala 42:27]
            node _io_vs2_data_0_1_T_2 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 41:53]
            node _io_vs2_data_0_1_T_3 = tail(_io_vs2_data_0_1_T_2, 1) @[vec_reg_file.scala 41:53]
            node _io_vs2_data_0_1_T_4 = bits(_io_vs2_data_0_1_T_3, 2, 0)
            io.vs2_data[0][1] <= io.vd_data[_io_vs2_data_0_1_T_4][1] @[vec_reg_file.scala 41:27]
            node _io_vs1_data_0_1_T_3 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 42:46]
            node _io_vs1_data_0_1_T_4 = tail(_io_vs1_data_0_1_T_3, 1) @[vec_reg_file.scala 42:46]
            io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_4][1] @[vec_reg_file.scala 42:27]
            skip @[vec_reg_file.scala 37:109]
          else : @[vec_reg_file.scala 43:127]
            node _T_14 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 43:30]
            node _T_15 = eq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 43:55]
            node _T_16 = and(_T_14, _T_15) @[vec_reg_file.scala 43:39]
            node _T_17 = eq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 43:90]
            node _T_18 = and(_T_16, _T_17) @[vec_reg_file.scala 43:74]
            node _T_19 = eq(UInt<1>("h00"), io.func3) @[vec_reg_file.scala 43:115]
            node _T_20 = and(_T_18, _T_19) @[vec_reg_file.scala 43:109]
            when _T_20 : @[vec_reg_file.scala 43:127]
              node _io_vs1_data_0_0_T_5 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 47:53]
              node _io_vs1_data_0_0_T_6 = tail(_io_vs1_data_0_0_T_5, 1) @[vec_reg_file.scala 47:53]
              node _io_vs1_data_0_0_T_7 = bits(_io_vs1_data_0_0_T_6, 2, 0)
              io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_7][0] @[vec_reg_file.scala 47:27]
              node _io_vs2_data_0_0_T_5 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 48:53]
              node _io_vs2_data_0_0_T_6 = tail(_io_vs2_data_0_0_T_5, 1) @[vec_reg_file.scala 48:53]
              node _io_vs2_data_0_0_T_7 = bits(_io_vs2_data_0_0_T_6, 2, 0)
              io.vs2_data[0][0] <= io.vd_data[_io_vs2_data_0_0_T_7][0] @[vec_reg_file.scala 48:27]
              node _io_vs1_data_0_1_T_5 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 47:53]
              node _io_vs1_data_0_1_T_6 = tail(_io_vs1_data_0_1_T_5, 1) @[vec_reg_file.scala 47:53]
              node _io_vs1_data_0_1_T_7 = bits(_io_vs1_data_0_1_T_6, 2, 0)
              io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_7][1] @[vec_reg_file.scala 47:27]
              node _io_vs2_data_0_1_T_5 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 48:53]
              node _io_vs2_data_0_1_T_6 = tail(_io_vs2_data_0_1_T_5, 1) @[vec_reg_file.scala 48:53]
              node _io_vs2_data_0_1_T_7 = bits(_io_vs2_data_0_1_T_6, 2, 0)
              io.vs2_data[0][1] <= io.vd_data[_io_vs2_data_0_1_T_7][1] @[vec_reg_file.scala 48:27]
              skip @[vec_reg_file.scala 43:127]
            else : @[vec_reg_file.scala 49:16]
              node _io_vs1_data_0_0_T_8 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 53:46]
              node _io_vs1_data_0_0_T_9 = tail(_io_vs1_data_0_0_T_8, 1) @[vec_reg_file.scala 53:46]
              io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_9][0] @[vec_reg_file.scala 53:27]
              node _io_vs2_data_0_0_T_8 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 54:46]
              node _io_vs2_data_0_0_T_9 = tail(_io_vs2_data_0_0_T_8, 1) @[vec_reg_file.scala 54:46]
              io.vs2_data[0][0] <= vrf[_io_vs2_data_0_0_T_9][0] @[vec_reg_file.scala 54:27]
              node _io_vs1_data_0_1_T_8 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 53:46]
              node _io_vs1_data_0_1_T_9 = tail(_io_vs1_data_0_1_T_8, 1) @[vec_reg_file.scala 53:46]
              io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_9][1] @[vec_reg_file.scala 53:27]
              node _io_vs2_data_0_1_T_8 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 54:46]
              node _io_vs2_data_0_1_T_9 = tail(_io_vs2_data_0_1_T_8, 1) @[vec_reg_file.scala 54:46]
              io.vs2_data[0][1] <= vrf[_io_vs2_data_0_1_T_9][1] @[vec_reg_file.scala 54:27]
              skip @[vec_reg_file.scala 49:16]
        skip @[vec_reg_file.scala 30:36]
      else : @[vec_reg_file.scala 58:13]
        node _T_21 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 59:24]
        node _T_22 = eq(io.vd_addr, io.wb_vd_addr) @[vec_reg_file.scala 59:48]
        node _T_23 = and(_T_21, _T_22) @[vec_reg_file.scala 59:33]
        when _T_23 : @[vec_reg_file.scala 59:67]
          node _io_vs1_data_0_0_T_10 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 63:52]
          node _io_vs1_data_0_0_T_11 = tail(_io_vs1_data_0_0_T_10, 1) @[vec_reg_file.scala 63:52]
          node _io_vs1_data_0_0_T_12 = bits(_io_vs1_data_0_0_T_11, 2, 0)
          io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_12][0] @[vec_reg_file.scala 63:27]
          node _io_vs1_data_0_1_T_10 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 63:52]
          node _io_vs1_data_0_1_T_11 = tail(_io_vs1_data_0_1_T_10, 1) @[vec_reg_file.scala 63:52]
          node _io_vs1_data_0_1_T_12 = bits(_io_vs1_data_0_1_T_11, 2, 0)
          io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_12][1] @[vec_reg_file.scala 63:27]
          skip @[vec_reg_file.scala 59:67]
        else : @[vec_reg_file.scala 65:16]
          node _io_vs1_data_0_0_T_13 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 69:45]
          node _io_vs1_data_0_0_T_14 = tail(_io_vs1_data_0_0_T_13, 1) @[vec_reg_file.scala 69:45]
          io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_14][0] @[vec_reg_file.scala 69:27]
          node _io_vs1_data_0_1_T_13 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 69:45]
          node _io_vs1_data_0_1_T_14 = tail(_io_vs1_data_0_1_T_13, 1) @[vec_reg_file.scala 69:45]
          io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_14][1] @[vec_reg_file.scala 69:27]
          skip @[vec_reg_file.scala 65:16]
        skip @[vec_reg_file.scala 58:13]
      skip @[vec_reg_file.scala 89:22]
    else : @[vec_reg_file.scala 91:28]
      node _T_24 = eq(io.lmul, UInt<1>("h01")) @[vec_reg_file.scala 91:21]
      when _T_24 : @[vec_reg_file.scala 91:28]
        node _T_25 = eq(io.store_vs3_to_mem, UInt<1>("h00")) @[vec_reg_file.scala 30:29]
        when _T_25 : @[vec_reg_file.scala 30:36]
          node _T_26 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 31:24]
          node _T_27 = eq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 31:49]
          node _T_28 = eq(UInt<1>("h00"), io.func3) @[vec_reg_file.scala 31:73]
          node _T_29 = and(_T_27, _T_28) @[vec_reg_file.scala 31:67]
          node _T_30 = neq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 31:101]
          node _T_31 = and(_T_29, _T_30) @[vec_reg_file.scala 31:85]
          node _T_32 = and(_T_26, _T_31) @[vec_reg_file.scala 31:33]
          when _T_32 : @[vec_reg_file.scala 31:121]
            node _io_vs1_data_0_0_T_15 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 35:53]
            node _io_vs1_data_0_0_T_16 = tail(_io_vs1_data_0_0_T_15, 1) @[vec_reg_file.scala 35:53]
            node _io_vs1_data_0_0_T_17 = bits(_io_vs1_data_0_0_T_16, 2, 0)
            io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_17][0] @[vec_reg_file.scala 35:27]
            node _io_vs2_data_0_0_T_10 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 36:46]
            node _io_vs2_data_0_0_T_11 = tail(_io_vs2_data_0_0_T_10, 1) @[vec_reg_file.scala 36:46]
            io.vs2_data[0][0] <= vrf[_io_vs2_data_0_0_T_11][0] @[vec_reg_file.scala 36:27]
            node _io_vs1_data_0_1_T_15 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 35:53]
            node _io_vs1_data_0_1_T_16 = tail(_io_vs1_data_0_1_T_15, 1) @[vec_reg_file.scala 35:53]
            node _io_vs1_data_0_1_T_17 = bits(_io_vs1_data_0_1_T_16, 2, 0)
            io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_17][1] @[vec_reg_file.scala 35:27]
            node _io_vs2_data_0_1_T_10 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 36:46]
            node _io_vs2_data_0_1_T_11 = tail(_io_vs2_data_0_1_T_10, 1) @[vec_reg_file.scala 36:46]
            io.vs2_data[0][1] <= vrf[_io_vs2_data_0_1_T_11][1] @[vec_reg_file.scala 36:27]
            node _io_vs1_data_1_0_T = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 35:53]
            node _io_vs1_data_1_0_T_1 = tail(_io_vs1_data_1_0_T, 1) @[vec_reg_file.scala 35:53]
            node _io_vs1_data_1_0_T_2 = bits(_io_vs1_data_1_0_T_1, 2, 0)
            io.vs1_data[1][0] <= io.vd_data[_io_vs1_data_1_0_T_2][0] @[vec_reg_file.scala 35:27]
            node _io_vs2_data_1_0_T = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 36:46]
            node _io_vs2_data_1_0_T_1 = tail(_io_vs2_data_1_0_T, 1) @[vec_reg_file.scala 36:46]
            io.vs2_data[1][0] <= vrf[_io_vs2_data_1_0_T_1][0] @[vec_reg_file.scala 36:27]
            node _io_vs1_data_1_1_T = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 35:53]
            node _io_vs1_data_1_1_T_1 = tail(_io_vs1_data_1_1_T, 1) @[vec_reg_file.scala 35:53]
            node _io_vs1_data_1_1_T_2 = bits(_io_vs1_data_1_1_T_1, 2, 0)
            io.vs1_data[1][1] <= io.vd_data[_io_vs1_data_1_1_T_2][1] @[vec_reg_file.scala 35:27]
            node _io_vs2_data_1_1_T = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 36:46]
            node _io_vs2_data_1_1_T_1 = tail(_io_vs2_data_1_1_T, 1) @[vec_reg_file.scala 36:46]
            io.vs2_data[1][1] <= vrf[_io_vs2_data_1_1_T_1][1] @[vec_reg_file.scala 36:27]
            skip @[vec_reg_file.scala 31:121]
          else : @[vec_reg_file.scala 37:109]
            node _T_33 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 37:30]
            node _T_34 = eq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 37:55]
            node _T_35 = neq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 37:89]
            node _T_36 = and(_T_34, _T_35) @[vec_reg_file.scala 37:73]
            node _T_37 = and(_T_33, _T_36) @[vec_reg_file.scala 37:39]
            when _T_37 : @[vec_reg_file.scala 37:109]
              node _io_vs2_data_0_0_T_12 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 41:53]
              node _io_vs2_data_0_0_T_13 = tail(_io_vs2_data_0_0_T_12, 1) @[vec_reg_file.scala 41:53]
              node _io_vs2_data_0_0_T_14 = bits(_io_vs2_data_0_0_T_13, 2, 0)
              io.vs2_data[0][0] <= io.vd_data[_io_vs2_data_0_0_T_14][0] @[vec_reg_file.scala 41:27]
              node _io_vs1_data_0_0_T_18 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 42:46]
              node _io_vs1_data_0_0_T_19 = tail(_io_vs1_data_0_0_T_18, 1) @[vec_reg_file.scala 42:46]
              io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_19][0] @[vec_reg_file.scala 42:27]
              node _io_vs2_data_0_1_T_12 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 41:53]
              node _io_vs2_data_0_1_T_13 = tail(_io_vs2_data_0_1_T_12, 1) @[vec_reg_file.scala 41:53]
              node _io_vs2_data_0_1_T_14 = bits(_io_vs2_data_0_1_T_13, 2, 0)
              io.vs2_data[0][1] <= io.vd_data[_io_vs2_data_0_1_T_14][1] @[vec_reg_file.scala 41:27]
              node _io_vs1_data_0_1_T_18 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 42:46]
              node _io_vs1_data_0_1_T_19 = tail(_io_vs1_data_0_1_T_18, 1) @[vec_reg_file.scala 42:46]
              io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_19][1] @[vec_reg_file.scala 42:27]
              node _io_vs2_data_1_0_T_2 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 41:53]
              node _io_vs2_data_1_0_T_3 = tail(_io_vs2_data_1_0_T_2, 1) @[vec_reg_file.scala 41:53]
              node _io_vs2_data_1_0_T_4 = bits(_io_vs2_data_1_0_T_3, 2, 0)
              io.vs2_data[1][0] <= io.vd_data[_io_vs2_data_1_0_T_4][0] @[vec_reg_file.scala 41:27]
              node _io_vs1_data_1_0_T_3 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 42:46]
              node _io_vs1_data_1_0_T_4 = tail(_io_vs1_data_1_0_T_3, 1) @[vec_reg_file.scala 42:46]
              io.vs1_data[1][0] <= vrf[_io_vs1_data_1_0_T_4][0] @[vec_reg_file.scala 42:27]
              node _io_vs2_data_1_1_T_2 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 41:53]
              node _io_vs2_data_1_1_T_3 = tail(_io_vs2_data_1_1_T_2, 1) @[vec_reg_file.scala 41:53]
              node _io_vs2_data_1_1_T_4 = bits(_io_vs2_data_1_1_T_3, 2, 0)
              io.vs2_data[1][1] <= io.vd_data[_io_vs2_data_1_1_T_4][1] @[vec_reg_file.scala 41:27]
              node _io_vs1_data_1_1_T_3 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 42:46]
              node _io_vs1_data_1_1_T_4 = tail(_io_vs1_data_1_1_T_3, 1) @[vec_reg_file.scala 42:46]
              io.vs1_data[1][1] <= vrf[_io_vs1_data_1_1_T_4][1] @[vec_reg_file.scala 42:27]
              skip @[vec_reg_file.scala 37:109]
            else : @[vec_reg_file.scala 43:127]
              node _T_38 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 43:30]
              node _T_39 = eq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 43:55]
              node _T_40 = and(_T_38, _T_39) @[vec_reg_file.scala 43:39]
              node _T_41 = eq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 43:90]
              node _T_42 = and(_T_40, _T_41) @[vec_reg_file.scala 43:74]
              node _T_43 = eq(UInt<1>("h00"), io.func3) @[vec_reg_file.scala 43:115]
              node _T_44 = and(_T_42, _T_43) @[vec_reg_file.scala 43:109]
              when _T_44 : @[vec_reg_file.scala 43:127]
                node _io_vs1_data_0_0_T_20 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 47:53]
                node _io_vs1_data_0_0_T_21 = tail(_io_vs1_data_0_0_T_20, 1) @[vec_reg_file.scala 47:53]
                node _io_vs1_data_0_0_T_22 = bits(_io_vs1_data_0_0_T_21, 2, 0)
                io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_22][0] @[vec_reg_file.scala 47:27]
                node _io_vs2_data_0_0_T_15 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 48:53]
                node _io_vs2_data_0_0_T_16 = tail(_io_vs2_data_0_0_T_15, 1) @[vec_reg_file.scala 48:53]
                node _io_vs2_data_0_0_T_17 = bits(_io_vs2_data_0_0_T_16, 2, 0)
                io.vs2_data[0][0] <= io.vd_data[_io_vs2_data_0_0_T_17][0] @[vec_reg_file.scala 48:27]
                node _io_vs1_data_0_1_T_20 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 47:53]
                node _io_vs1_data_0_1_T_21 = tail(_io_vs1_data_0_1_T_20, 1) @[vec_reg_file.scala 47:53]
                node _io_vs1_data_0_1_T_22 = bits(_io_vs1_data_0_1_T_21, 2, 0)
                io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_22][1] @[vec_reg_file.scala 47:27]
                node _io_vs2_data_0_1_T_15 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 48:53]
                node _io_vs2_data_0_1_T_16 = tail(_io_vs2_data_0_1_T_15, 1) @[vec_reg_file.scala 48:53]
                node _io_vs2_data_0_1_T_17 = bits(_io_vs2_data_0_1_T_16, 2, 0)
                io.vs2_data[0][1] <= io.vd_data[_io_vs2_data_0_1_T_17][1] @[vec_reg_file.scala 48:27]
                node _io_vs1_data_1_0_T_5 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 47:53]
                node _io_vs1_data_1_0_T_6 = tail(_io_vs1_data_1_0_T_5, 1) @[vec_reg_file.scala 47:53]
                node _io_vs1_data_1_0_T_7 = bits(_io_vs1_data_1_0_T_6, 2, 0)
                io.vs1_data[1][0] <= io.vd_data[_io_vs1_data_1_0_T_7][0] @[vec_reg_file.scala 47:27]
                node _io_vs2_data_1_0_T_5 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 48:53]
                node _io_vs2_data_1_0_T_6 = tail(_io_vs2_data_1_0_T_5, 1) @[vec_reg_file.scala 48:53]
                node _io_vs2_data_1_0_T_7 = bits(_io_vs2_data_1_0_T_6, 2, 0)
                io.vs2_data[1][0] <= io.vd_data[_io_vs2_data_1_0_T_7][0] @[vec_reg_file.scala 48:27]
                node _io_vs1_data_1_1_T_5 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 47:53]
                node _io_vs1_data_1_1_T_6 = tail(_io_vs1_data_1_1_T_5, 1) @[vec_reg_file.scala 47:53]
                node _io_vs1_data_1_1_T_7 = bits(_io_vs1_data_1_1_T_6, 2, 0)
                io.vs1_data[1][1] <= io.vd_data[_io_vs1_data_1_1_T_7][1] @[vec_reg_file.scala 47:27]
                node _io_vs2_data_1_1_T_5 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 48:53]
                node _io_vs2_data_1_1_T_6 = tail(_io_vs2_data_1_1_T_5, 1) @[vec_reg_file.scala 48:53]
                node _io_vs2_data_1_1_T_7 = bits(_io_vs2_data_1_1_T_6, 2, 0)
                io.vs2_data[1][1] <= io.vd_data[_io_vs2_data_1_1_T_7][1] @[vec_reg_file.scala 48:27]
                skip @[vec_reg_file.scala 43:127]
              else : @[vec_reg_file.scala 49:16]
                node _io_vs1_data_0_0_T_23 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 53:46]
                node _io_vs1_data_0_0_T_24 = tail(_io_vs1_data_0_0_T_23, 1) @[vec_reg_file.scala 53:46]
                io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_24][0] @[vec_reg_file.scala 53:27]
                node _io_vs2_data_0_0_T_18 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 54:46]
                node _io_vs2_data_0_0_T_19 = tail(_io_vs2_data_0_0_T_18, 1) @[vec_reg_file.scala 54:46]
                io.vs2_data[0][0] <= vrf[_io_vs2_data_0_0_T_19][0] @[vec_reg_file.scala 54:27]
                node _io_vs1_data_0_1_T_23 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 53:46]
                node _io_vs1_data_0_1_T_24 = tail(_io_vs1_data_0_1_T_23, 1) @[vec_reg_file.scala 53:46]
                io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_24][1] @[vec_reg_file.scala 53:27]
                node _io_vs2_data_0_1_T_18 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 54:46]
                node _io_vs2_data_0_1_T_19 = tail(_io_vs2_data_0_1_T_18, 1) @[vec_reg_file.scala 54:46]
                io.vs2_data[0][1] <= vrf[_io_vs2_data_0_1_T_19][1] @[vec_reg_file.scala 54:27]
                node _io_vs1_data_1_0_T_8 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 53:46]
                node _io_vs1_data_1_0_T_9 = tail(_io_vs1_data_1_0_T_8, 1) @[vec_reg_file.scala 53:46]
                io.vs1_data[1][0] <= vrf[_io_vs1_data_1_0_T_9][0] @[vec_reg_file.scala 53:27]
                node _io_vs2_data_1_0_T_8 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 54:46]
                node _io_vs2_data_1_0_T_9 = tail(_io_vs2_data_1_0_T_8, 1) @[vec_reg_file.scala 54:46]
                io.vs2_data[1][0] <= vrf[_io_vs2_data_1_0_T_9][0] @[vec_reg_file.scala 54:27]
                node _io_vs1_data_1_1_T_8 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 53:46]
                node _io_vs1_data_1_1_T_9 = tail(_io_vs1_data_1_1_T_8, 1) @[vec_reg_file.scala 53:46]
                io.vs1_data[1][1] <= vrf[_io_vs1_data_1_1_T_9][1] @[vec_reg_file.scala 53:27]
                node _io_vs2_data_1_1_T_8 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 54:46]
                node _io_vs2_data_1_1_T_9 = tail(_io_vs2_data_1_1_T_8, 1) @[vec_reg_file.scala 54:46]
                io.vs2_data[1][1] <= vrf[_io_vs2_data_1_1_T_9][1] @[vec_reg_file.scala 54:27]
                skip @[vec_reg_file.scala 49:16]
          skip @[vec_reg_file.scala 30:36]
        else : @[vec_reg_file.scala 58:13]
          node _T_45 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 59:24]
          node _T_46 = eq(io.vd_addr, io.wb_vd_addr) @[vec_reg_file.scala 59:48]
          node _T_47 = and(_T_45, _T_46) @[vec_reg_file.scala 59:33]
          when _T_47 : @[vec_reg_file.scala 59:67]
            node _io_vs1_data_0_0_T_25 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 63:52]
            node _io_vs1_data_0_0_T_26 = tail(_io_vs1_data_0_0_T_25, 1) @[vec_reg_file.scala 63:52]
            node _io_vs1_data_0_0_T_27 = bits(_io_vs1_data_0_0_T_26, 2, 0)
            io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_27][0] @[vec_reg_file.scala 63:27]
            node _io_vs1_data_0_1_T_25 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 63:52]
            node _io_vs1_data_0_1_T_26 = tail(_io_vs1_data_0_1_T_25, 1) @[vec_reg_file.scala 63:52]
            node _io_vs1_data_0_1_T_27 = bits(_io_vs1_data_0_1_T_26, 2, 0)
            io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_27][1] @[vec_reg_file.scala 63:27]
            node _io_vs1_data_1_0_T_10 = add(io.vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 63:52]
            node _io_vs1_data_1_0_T_11 = tail(_io_vs1_data_1_0_T_10, 1) @[vec_reg_file.scala 63:52]
            node _io_vs1_data_1_0_T_12 = bits(_io_vs1_data_1_0_T_11, 2, 0)
            io.vs1_data[1][0] <= io.vd_data[_io_vs1_data_1_0_T_12][0] @[vec_reg_file.scala 63:27]
            node _io_vs1_data_1_1_T_10 = add(io.vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 63:52]
            node _io_vs1_data_1_1_T_11 = tail(_io_vs1_data_1_1_T_10, 1) @[vec_reg_file.scala 63:52]
            node _io_vs1_data_1_1_T_12 = bits(_io_vs1_data_1_1_T_11, 2, 0)
            io.vs1_data[1][1] <= io.vd_data[_io_vs1_data_1_1_T_12][1] @[vec_reg_file.scala 63:27]
            skip @[vec_reg_file.scala 59:67]
          else : @[vec_reg_file.scala 65:16]
            node _io_vs1_data_0_0_T_28 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 69:45]
            node _io_vs1_data_0_0_T_29 = tail(_io_vs1_data_0_0_T_28, 1) @[vec_reg_file.scala 69:45]
            io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_29][0] @[vec_reg_file.scala 69:27]
            node _io_vs1_data_0_1_T_28 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 69:45]
            node _io_vs1_data_0_1_T_29 = tail(_io_vs1_data_0_1_T_28, 1) @[vec_reg_file.scala 69:45]
            io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_29][1] @[vec_reg_file.scala 69:27]
            node _io_vs1_data_1_0_T_13 = add(io.vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 69:45]
            node _io_vs1_data_1_0_T_14 = tail(_io_vs1_data_1_0_T_13, 1) @[vec_reg_file.scala 69:45]
            io.vs1_data[1][0] <= vrf[_io_vs1_data_1_0_T_14][0] @[vec_reg_file.scala 69:27]
            node _io_vs1_data_1_1_T_13 = add(io.vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 69:45]
            node _io_vs1_data_1_1_T_14 = tail(_io_vs1_data_1_1_T_13, 1) @[vec_reg_file.scala 69:45]
            io.vs1_data[1][1] <= vrf[_io_vs1_data_1_1_T_14][1] @[vec_reg_file.scala 69:27]
            skip @[vec_reg_file.scala 65:16]
          skip @[vec_reg_file.scala 58:13]
        skip @[vec_reg_file.scala 91:28]
      else : @[vec_reg_file.scala 93:28]
        node _T_48 = eq(io.lmul, UInt<2>("h02")) @[vec_reg_file.scala 93:21]
        when _T_48 : @[vec_reg_file.scala 93:28]
          node _T_49 = eq(io.store_vs3_to_mem, UInt<1>("h00")) @[vec_reg_file.scala 30:29]
          when _T_49 : @[vec_reg_file.scala 30:36]
            node _T_50 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 31:24]
            node _T_51 = eq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 31:49]
            node _T_52 = eq(UInt<1>("h00"), io.func3) @[vec_reg_file.scala 31:73]
            node _T_53 = and(_T_51, _T_52) @[vec_reg_file.scala 31:67]
            node _T_54 = neq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 31:101]
            node _T_55 = and(_T_53, _T_54) @[vec_reg_file.scala 31:85]
            node _T_56 = and(_T_50, _T_55) @[vec_reg_file.scala 31:33]
            when _T_56 : @[vec_reg_file.scala 31:121]
              node _io_vs1_data_0_0_T_30 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_0_0_T_31 = tail(_io_vs1_data_0_0_T_30, 1) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_0_0_T_32 = bits(_io_vs1_data_0_0_T_31, 2, 0)
              io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_32][0] @[vec_reg_file.scala 35:27]
              node _io_vs2_data_0_0_T_20 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 36:46]
              node _io_vs2_data_0_0_T_21 = tail(_io_vs2_data_0_0_T_20, 1) @[vec_reg_file.scala 36:46]
              io.vs2_data[0][0] <= vrf[_io_vs2_data_0_0_T_21][0] @[vec_reg_file.scala 36:27]
              node _io_vs1_data_0_1_T_30 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_0_1_T_31 = tail(_io_vs1_data_0_1_T_30, 1) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_0_1_T_32 = bits(_io_vs1_data_0_1_T_31, 2, 0)
              io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_32][1] @[vec_reg_file.scala 35:27]
              node _io_vs2_data_0_1_T_20 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 36:46]
              node _io_vs2_data_0_1_T_21 = tail(_io_vs2_data_0_1_T_20, 1) @[vec_reg_file.scala 36:46]
              io.vs2_data[0][1] <= vrf[_io_vs2_data_0_1_T_21][1] @[vec_reg_file.scala 36:27]
              node _io_vs1_data_1_0_T_15 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_1_0_T_16 = tail(_io_vs1_data_1_0_T_15, 1) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_1_0_T_17 = bits(_io_vs1_data_1_0_T_16, 2, 0)
              io.vs1_data[1][0] <= io.vd_data[_io_vs1_data_1_0_T_17][0] @[vec_reg_file.scala 35:27]
              node _io_vs2_data_1_0_T_10 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 36:46]
              node _io_vs2_data_1_0_T_11 = tail(_io_vs2_data_1_0_T_10, 1) @[vec_reg_file.scala 36:46]
              io.vs2_data[1][0] <= vrf[_io_vs2_data_1_0_T_11][0] @[vec_reg_file.scala 36:27]
              node _io_vs1_data_1_1_T_15 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_1_1_T_16 = tail(_io_vs1_data_1_1_T_15, 1) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_1_1_T_17 = bits(_io_vs1_data_1_1_T_16, 2, 0)
              io.vs1_data[1][1] <= io.vd_data[_io_vs1_data_1_1_T_17][1] @[vec_reg_file.scala 35:27]
              node _io_vs2_data_1_1_T_10 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 36:46]
              node _io_vs2_data_1_1_T_11 = tail(_io_vs2_data_1_1_T_10, 1) @[vec_reg_file.scala 36:46]
              io.vs2_data[1][1] <= vrf[_io_vs2_data_1_1_T_11][1] @[vec_reg_file.scala 36:27]
              node _io_vs1_data_2_0_T = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_2_0_T_1 = tail(_io_vs1_data_2_0_T, 1) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_2_0_T_2 = bits(_io_vs1_data_2_0_T_1, 2, 0)
              io.vs1_data[2][0] <= io.vd_data[_io_vs1_data_2_0_T_2][0] @[vec_reg_file.scala 35:27]
              node _io_vs2_data_2_0_T = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 36:46]
              node _io_vs2_data_2_0_T_1 = tail(_io_vs2_data_2_0_T, 1) @[vec_reg_file.scala 36:46]
              io.vs2_data[2][0] <= vrf[_io_vs2_data_2_0_T_1][0] @[vec_reg_file.scala 36:27]
              node _io_vs1_data_2_1_T = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_2_1_T_1 = tail(_io_vs1_data_2_1_T, 1) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_2_1_T_2 = bits(_io_vs1_data_2_1_T_1, 2, 0)
              io.vs1_data[2][1] <= io.vd_data[_io_vs1_data_2_1_T_2][1] @[vec_reg_file.scala 35:27]
              node _io_vs2_data_2_1_T = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 36:46]
              node _io_vs2_data_2_1_T_1 = tail(_io_vs2_data_2_1_T, 1) @[vec_reg_file.scala 36:46]
              io.vs2_data[2][1] <= vrf[_io_vs2_data_2_1_T_1][1] @[vec_reg_file.scala 36:27]
              node _io_vs1_data_3_0_T = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_3_0_T_1 = tail(_io_vs1_data_3_0_T, 1) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_3_0_T_2 = bits(_io_vs1_data_3_0_T_1, 2, 0)
              io.vs1_data[3][0] <= io.vd_data[_io_vs1_data_3_0_T_2][0] @[vec_reg_file.scala 35:27]
              node _io_vs2_data_3_0_T = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 36:46]
              node _io_vs2_data_3_0_T_1 = tail(_io_vs2_data_3_0_T, 1) @[vec_reg_file.scala 36:46]
              io.vs2_data[3][0] <= vrf[_io_vs2_data_3_0_T_1][0] @[vec_reg_file.scala 36:27]
              node _io_vs1_data_3_1_T = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_3_1_T_1 = tail(_io_vs1_data_3_1_T, 1) @[vec_reg_file.scala 35:53]
              node _io_vs1_data_3_1_T_2 = bits(_io_vs1_data_3_1_T_1, 2, 0)
              io.vs1_data[3][1] <= io.vd_data[_io_vs1_data_3_1_T_2][1] @[vec_reg_file.scala 35:27]
              node _io_vs2_data_3_1_T = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 36:46]
              node _io_vs2_data_3_1_T_1 = tail(_io_vs2_data_3_1_T, 1) @[vec_reg_file.scala 36:46]
              io.vs2_data[3][1] <= vrf[_io_vs2_data_3_1_T_1][1] @[vec_reg_file.scala 36:27]
              skip @[vec_reg_file.scala 31:121]
            else : @[vec_reg_file.scala 37:109]
              node _T_57 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 37:30]
              node _T_58 = eq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 37:55]
              node _T_59 = neq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 37:89]
              node _T_60 = and(_T_58, _T_59) @[vec_reg_file.scala 37:73]
              node _T_61 = and(_T_57, _T_60) @[vec_reg_file.scala 37:39]
              when _T_61 : @[vec_reg_file.scala 37:109]
                node _io_vs2_data_0_0_T_22 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_0_0_T_23 = tail(_io_vs2_data_0_0_T_22, 1) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_0_0_T_24 = bits(_io_vs2_data_0_0_T_23, 2, 0)
                io.vs2_data[0][0] <= io.vd_data[_io_vs2_data_0_0_T_24][0] @[vec_reg_file.scala 41:27]
                node _io_vs1_data_0_0_T_33 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 42:46]
                node _io_vs1_data_0_0_T_34 = tail(_io_vs1_data_0_0_T_33, 1) @[vec_reg_file.scala 42:46]
                io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_34][0] @[vec_reg_file.scala 42:27]
                node _io_vs2_data_0_1_T_22 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_0_1_T_23 = tail(_io_vs2_data_0_1_T_22, 1) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_0_1_T_24 = bits(_io_vs2_data_0_1_T_23, 2, 0)
                io.vs2_data[0][1] <= io.vd_data[_io_vs2_data_0_1_T_24][1] @[vec_reg_file.scala 41:27]
                node _io_vs1_data_0_1_T_33 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 42:46]
                node _io_vs1_data_0_1_T_34 = tail(_io_vs1_data_0_1_T_33, 1) @[vec_reg_file.scala 42:46]
                io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_34][1] @[vec_reg_file.scala 42:27]
                node _io_vs2_data_1_0_T_12 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_1_0_T_13 = tail(_io_vs2_data_1_0_T_12, 1) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_1_0_T_14 = bits(_io_vs2_data_1_0_T_13, 2, 0)
                io.vs2_data[1][0] <= io.vd_data[_io_vs2_data_1_0_T_14][0] @[vec_reg_file.scala 41:27]
                node _io_vs1_data_1_0_T_18 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 42:46]
                node _io_vs1_data_1_0_T_19 = tail(_io_vs1_data_1_0_T_18, 1) @[vec_reg_file.scala 42:46]
                io.vs1_data[1][0] <= vrf[_io_vs1_data_1_0_T_19][0] @[vec_reg_file.scala 42:27]
                node _io_vs2_data_1_1_T_12 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_1_1_T_13 = tail(_io_vs2_data_1_1_T_12, 1) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_1_1_T_14 = bits(_io_vs2_data_1_1_T_13, 2, 0)
                io.vs2_data[1][1] <= io.vd_data[_io_vs2_data_1_1_T_14][1] @[vec_reg_file.scala 41:27]
                node _io_vs1_data_1_1_T_18 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 42:46]
                node _io_vs1_data_1_1_T_19 = tail(_io_vs1_data_1_1_T_18, 1) @[vec_reg_file.scala 42:46]
                io.vs1_data[1][1] <= vrf[_io_vs1_data_1_1_T_19][1] @[vec_reg_file.scala 42:27]
                node _io_vs2_data_2_0_T_2 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_2_0_T_3 = tail(_io_vs2_data_2_0_T_2, 1) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_2_0_T_4 = bits(_io_vs2_data_2_0_T_3, 2, 0)
                io.vs2_data[2][0] <= io.vd_data[_io_vs2_data_2_0_T_4][0] @[vec_reg_file.scala 41:27]
                node _io_vs1_data_2_0_T_3 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 42:46]
                node _io_vs1_data_2_0_T_4 = tail(_io_vs1_data_2_0_T_3, 1) @[vec_reg_file.scala 42:46]
                io.vs1_data[2][0] <= vrf[_io_vs1_data_2_0_T_4][0] @[vec_reg_file.scala 42:27]
                node _io_vs2_data_2_1_T_2 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_2_1_T_3 = tail(_io_vs2_data_2_1_T_2, 1) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_2_1_T_4 = bits(_io_vs2_data_2_1_T_3, 2, 0)
                io.vs2_data[2][1] <= io.vd_data[_io_vs2_data_2_1_T_4][1] @[vec_reg_file.scala 41:27]
                node _io_vs1_data_2_1_T_3 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 42:46]
                node _io_vs1_data_2_1_T_4 = tail(_io_vs1_data_2_1_T_3, 1) @[vec_reg_file.scala 42:46]
                io.vs1_data[2][1] <= vrf[_io_vs1_data_2_1_T_4][1] @[vec_reg_file.scala 42:27]
                node _io_vs2_data_3_0_T_2 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_3_0_T_3 = tail(_io_vs2_data_3_0_T_2, 1) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_3_0_T_4 = bits(_io_vs2_data_3_0_T_3, 2, 0)
                io.vs2_data[3][0] <= io.vd_data[_io_vs2_data_3_0_T_4][0] @[vec_reg_file.scala 41:27]
                node _io_vs1_data_3_0_T_3 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 42:46]
                node _io_vs1_data_3_0_T_4 = tail(_io_vs1_data_3_0_T_3, 1) @[vec_reg_file.scala 42:46]
                io.vs1_data[3][0] <= vrf[_io_vs1_data_3_0_T_4][0] @[vec_reg_file.scala 42:27]
                node _io_vs2_data_3_1_T_2 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_3_1_T_3 = tail(_io_vs2_data_3_1_T_2, 1) @[vec_reg_file.scala 41:53]
                node _io_vs2_data_3_1_T_4 = bits(_io_vs2_data_3_1_T_3, 2, 0)
                io.vs2_data[3][1] <= io.vd_data[_io_vs2_data_3_1_T_4][1] @[vec_reg_file.scala 41:27]
                node _io_vs1_data_3_1_T_3 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 42:46]
                node _io_vs1_data_3_1_T_4 = tail(_io_vs1_data_3_1_T_3, 1) @[vec_reg_file.scala 42:46]
                io.vs1_data[3][1] <= vrf[_io_vs1_data_3_1_T_4][1] @[vec_reg_file.scala 42:27]
                skip @[vec_reg_file.scala 37:109]
              else : @[vec_reg_file.scala 43:127]
                node _T_62 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 43:30]
                node _T_63 = eq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 43:55]
                node _T_64 = and(_T_62, _T_63) @[vec_reg_file.scala 43:39]
                node _T_65 = eq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 43:90]
                node _T_66 = and(_T_64, _T_65) @[vec_reg_file.scala 43:74]
                node _T_67 = eq(UInt<1>("h00"), io.func3) @[vec_reg_file.scala 43:115]
                node _T_68 = and(_T_66, _T_67) @[vec_reg_file.scala 43:109]
                when _T_68 : @[vec_reg_file.scala 43:127]
                  node _io_vs1_data_0_0_T_35 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_0_0_T_36 = tail(_io_vs1_data_0_0_T_35, 1) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_0_0_T_37 = bits(_io_vs1_data_0_0_T_36, 2, 0)
                  io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_37][0] @[vec_reg_file.scala 47:27]
                  node _io_vs2_data_0_0_T_25 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_0_0_T_26 = tail(_io_vs2_data_0_0_T_25, 1) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_0_0_T_27 = bits(_io_vs2_data_0_0_T_26, 2, 0)
                  io.vs2_data[0][0] <= io.vd_data[_io_vs2_data_0_0_T_27][0] @[vec_reg_file.scala 48:27]
                  node _io_vs1_data_0_1_T_35 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_0_1_T_36 = tail(_io_vs1_data_0_1_T_35, 1) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_0_1_T_37 = bits(_io_vs1_data_0_1_T_36, 2, 0)
                  io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_37][1] @[vec_reg_file.scala 47:27]
                  node _io_vs2_data_0_1_T_25 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_0_1_T_26 = tail(_io_vs2_data_0_1_T_25, 1) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_0_1_T_27 = bits(_io_vs2_data_0_1_T_26, 2, 0)
                  io.vs2_data[0][1] <= io.vd_data[_io_vs2_data_0_1_T_27][1] @[vec_reg_file.scala 48:27]
                  node _io_vs1_data_1_0_T_20 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_1_0_T_21 = tail(_io_vs1_data_1_0_T_20, 1) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_1_0_T_22 = bits(_io_vs1_data_1_0_T_21, 2, 0)
                  io.vs1_data[1][0] <= io.vd_data[_io_vs1_data_1_0_T_22][0] @[vec_reg_file.scala 47:27]
                  node _io_vs2_data_1_0_T_15 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_1_0_T_16 = tail(_io_vs2_data_1_0_T_15, 1) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_1_0_T_17 = bits(_io_vs2_data_1_0_T_16, 2, 0)
                  io.vs2_data[1][0] <= io.vd_data[_io_vs2_data_1_0_T_17][0] @[vec_reg_file.scala 48:27]
                  node _io_vs1_data_1_1_T_20 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_1_1_T_21 = tail(_io_vs1_data_1_1_T_20, 1) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_1_1_T_22 = bits(_io_vs1_data_1_1_T_21, 2, 0)
                  io.vs1_data[1][1] <= io.vd_data[_io_vs1_data_1_1_T_22][1] @[vec_reg_file.scala 47:27]
                  node _io_vs2_data_1_1_T_15 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_1_1_T_16 = tail(_io_vs2_data_1_1_T_15, 1) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_1_1_T_17 = bits(_io_vs2_data_1_1_T_16, 2, 0)
                  io.vs2_data[1][1] <= io.vd_data[_io_vs2_data_1_1_T_17][1] @[vec_reg_file.scala 48:27]
                  node _io_vs1_data_2_0_T_5 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_2_0_T_6 = tail(_io_vs1_data_2_0_T_5, 1) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_2_0_T_7 = bits(_io_vs1_data_2_0_T_6, 2, 0)
                  io.vs1_data[2][0] <= io.vd_data[_io_vs1_data_2_0_T_7][0] @[vec_reg_file.scala 47:27]
                  node _io_vs2_data_2_0_T_5 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_2_0_T_6 = tail(_io_vs2_data_2_0_T_5, 1) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_2_0_T_7 = bits(_io_vs2_data_2_0_T_6, 2, 0)
                  io.vs2_data[2][0] <= io.vd_data[_io_vs2_data_2_0_T_7][0] @[vec_reg_file.scala 48:27]
                  node _io_vs1_data_2_1_T_5 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_2_1_T_6 = tail(_io_vs1_data_2_1_T_5, 1) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_2_1_T_7 = bits(_io_vs1_data_2_1_T_6, 2, 0)
                  io.vs1_data[2][1] <= io.vd_data[_io_vs1_data_2_1_T_7][1] @[vec_reg_file.scala 47:27]
                  node _io_vs2_data_2_1_T_5 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_2_1_T_6 = tail(_io_vs2_data_2_1_T_5, 1) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_2_1_T_7 = bits(_io_vs2_data_2_1_T_6, 2, 0)
                  io.vs2_data[2][1] <= io.vd_data[_io_vs2_data_2_1_T_7][1] @[vec_reg_file.scala 48:27]
                  node _io_vs1_data_3_0_T_5 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_3_0_T_6 = tail(_io_vs1_data_3_0_T_5, 1) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_3_0_T_7 = bits(_io_vs1_data_3_0_T_6, 2, 0)
                  io.vs1_data[3][0] <= io.vd_data[_io_vs1_data_3_0_T_7][0] @[vec_reg_file.scala 47:27]
                  node _io_vs2_data_3_0_T_5 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_3_0_T_6 = tail(_io_vs2_data_3_0_T_5, 1) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_3_0_T_7 = bits(_io_vs2_data_3_0_T_6, 2, 0)
                  io.vs2_data[3][0] <= io.vd_data[_io_vs2_data_3_0_T_7][0] @[vec_reg_file.scala 48:27]
                  node _io_vs1_data_3_1_T_5 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_3_1_T_6 = tail(_io_vs1_data_3_1_T_5, 1) @[vec_reg_file.scala 47:53]
                  node _io_vs1_data_3_1_T_7 = bits(_io_vs1_data_3_1_T_6, 2, 0)
                  io.vs1_data[3][1] <= io.vd_data[_io_vs1_data_3_1_T_7][1] @[vec_reg_file.scala 47:27]
                  node _io_vs2_data_3_1_T_5 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_3_1_T_6 = tail(_io_vs2_data_3_1_T_5, 1) @[vec_reg_file.scala 48:53]
                  node _io_vs2_data_3_1_T_7 = bits(_io_vs2_data_3_1_T_6, 2, 0)
                  io.vs2_data[3][1] <= io.vd_data[_io_vs2_data_3_1_T_7][1] @[vec_reg_file.scala 48:27]
                  skip @[vec_reg_file.scala 43:127]
                else : @[vec_reg_file.scala 49:16]
                  node _io_vs1_data_0_0_T_38 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 53:46]
                  node _io_vs1_data_0_0_T_39 = tail(_io_vs1_data_0_0_T_38, 1) @[vec_reg_file.scala 53:46]
                  io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_39][0] @[vec_reg_file.scala 53:27]
                  node _io_vs2_data_0_0_T_28 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 54:46]
                  node _io_vs2_data_0_0_T_29 = tail(_io_vs2_data_0_0_T_28, 1) @[vec_reg_file.scala 54:46]
                  io.vs2_data[0][0] <= vrf[_io_vs2_data_0_0_T_29][0] @[vec_reg_file.scala 54:27]
                  node _io_vs1_data_0_1_T_38 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 53:46]
                  node _io_vs1_data_0_1_T_39 = tail(_io_vs1_data_0_1_T_38, 1) @[vec_reg_file.scala 53:46]
                  io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_39][1] @[vec_reg_file.scala 53:27]
                  node _io_vs2_data_0_1_T_28 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 54:46]
                  node _io_vs2_data_0_1_T_29 = tail(_io_vs2_data_0_1_T_28, 1) @[vec_reg_file.scala 54:46]
                  io.vs2_data[0][1] <= vrf[_io_vs2_data_0_1_T_29][1] @[vec_reg_file.scala 54:27]
                  node _io_vs1_data_1_0_T_23 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 53:46]
                  node _io_vs1_data_1_0_T_24 = tail(_io_vs1_data_1_0_T_23, 1) @[vec_reg_file.scala 53:46]
                  io.vs1_data[1][0] <= vrf[_io_vs1_data_1_0_T_24][0] @[vec_reg_file.scala 53:27]
                  node _io_vs2_data_1_0_T_18 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 54:46]
                  node _io_vs2_data_1_0_T_19 = tail(_io_vs2_data_1_0_T_18, 1) @[vec_reg_file.scala 54:46]
                  io.vs2_data[1][0] <= vrf[_io_vs2_data_1_0_T_19][0] @[vec_reg_file.scala 54:27]
                  node _io_vs1_data_1_1_T_23 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 53:46]
                  node _io_vs1_data_1_1_T_24 = tail(_io_vs1_data_1_1_T_23, 1) @[vec_reg_file.scala 53:46]
                  io.vs1_data[1][1] <= vrf[_io_vs1_data_1_1_T_24][1] @[vec_reg_file.scala 53:27]
                  node _io_vs2_data_1_1_T_18 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 54:46]
                  node _io_vs2_data_1_1_T_19 = tail(_io_vs2_data_1_1_T_18, 1) @[vec_reg_file.scala 54:46]
                  io.vs2_data[1][1] <= vrf[_io_vs2_data_1_1_T_19][1] @[vec_reg_file.scala 54:27]
                  node _io_vs1_data_2_0_T_8 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 53:46]
                  node _io_vs1_data_2_0_T_9 = tail(_io_vs1_data_2_0_T_8, 1) @[vec_reg_file.scala 53:46]
                  io.vs1_data[2][0] <= vrf[_io_vs1_data_2_0_T_9][0] @[vec_reg_file.scala 53:27]
                  node _io_vs2_data_2_0_T_8 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 54:46]
                  node _io_vs2_data_2_0_T_9 = tail(_io_vs2_data_2_0_T_8, 1) @[vec_reg_file.scala 54:46]
                  io.vs2_data[2][0] <= vrf[_io_vs2_data_2_0_T_9][0] @[vec_reg_file.scala 54:27]
                  node _io_vs1_data_2_1_T_8 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 53:46]
                  node _io_vs1_data_2_1_T_9 = tail(_io_vs1_data_2_1_T_8, 1) @[vec_reg_file.scala 53:46]
                  io.vs1_data[2][1] <= vrf[_io_vs1_data_2_1_T_9][1] @[vec_reg_file.scala 53:27]
                  node _io_vs2_data_2_1_T_8 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 54:46]
                  node _io_vs2_data_2_1_T_9 = tail(_io_vs2_data_2_1_T_8, 1) @[vec_reg_file.scala 54:46]
                  io.vs2_data[2][1] <= vrf[_io_vs2_data_2_1_T_9][1] @[vec_reg_file.scala 54:27]
                  node _io_vs1_data_3_0_T_8 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 53:46]
                  node _io_vs1_data_3_0_T_9 = tail(_io_vs1_data_3_0_T_8, 1) @[vec_reg_file.scala 53:46]
                  io.vs1_data[3][0] <= vrf[_io_vs1_data_3_0_T_9][0] @[vec_reg_file.scala 53:27]
                  node _io_vs2_data_3_0_T_8 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 54:46]
                  node _io_vs2_data_3_0_T_9 = tail(_io_vs2_data_3_0_T_8, 1) @[vec_reg_file.scala 54:46]
                  io.vs2_data[3][0] <= vrf[_io_vs2_data_3_0_T_9][0] @[vec_reg_file.scala 54:27]
                  node _io_vs1_data_3_1_T_8 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 53:46]
                  node _io_vs1_data_3_1_T_9 = tail(_io_vs1_data_3_1_T_8, 1) @[vec_reg_file.scala 53:46]
                  io.vs1_data[3][1] <= vrf[_io_vs1_data_3_1_T_9][1] @[vec_reg_file.scala 53:27]
                  node _io_vs2_data_3_1_T_8 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 54:46]
                  node _io_vs2_data_3_1_T_9 = tail(_io_vs2_data_3_1_T_8, 1) @[vec_reg_file.scala 54:46]
                  io.vs2_data[3][1] <= vrf[_io_vs2_data_3_1_T_9][1] @[vec_reg_file.scala 54:27]
                  skip @[vec_reg_file.scala 49:16]
            skip @[vec_reg_file.scala 30:36]
          else : @[vec_reg_file.scala 58:13]
            node _T_69 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 59:24]
            node _T_70 = eq(io.vd_addr, io.wb_vd_addr) @[vec_reg_file.scala 59:48]
            node _T_71 = and(_T_69, _T_70) @[vec_reg_file.scala 59:33]
            when _T_71 : @[vec_reg_file.scala 59:67]
              node _io_vs1_data_0_0_T_40 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_0_0_T_41 = tail(_io_vs1_data_0_0_T_40, 1) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_0_0_T_42 = bits(_io_vs1_data_0_0_T_41, 2, 0)
              io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_42][0] @[vec_reg_file.scala 63:27]
              node _io_vs1_data_0_1_T_40 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_0_1_T_41 = tail(_io_vs1_data_0_1_T_40, 1) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_0_1_T_42 = bits(_io_vs1_data_0_1_T_41, 2, 0)
              io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_42][1] @[vec_reg_file.scala 63:27]
              node _io_vs1_data_1_0_T_25 = add(io.vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_1_0_T_26 = tail(_io_vs1_data_1_0_T_25, 1) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_1_0_T_27 = bits(_io_vs1_data_1_0_T_26, 2, 0)
              io.vs1_data[1][0] <= io.vd_data[_io_vs1_data_1_0_T_27][0] @[vec_reg_file.scala 63:27]
              node _io_vs1_data_1_1_T_25 = add(io.vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_1_1_T_26 = tail(_io_vs1_data_1_1_T_25, 1) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_1_1_T_27 = bits(_io_vs1_data_1_1_T_26, 2, 0)
              io.vs1_data[1][1] <= io.vd_data[_io_vs1_data_1_1_T_27][1] @[vec_reg_file.scala 63:27]
              node _io_vs1_data_2_0_T_10 = add(io.vd_addr, UInt<2>("h02")) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_2_0_T_11 = tail(_io_vs1_data_2_0_T_10, 1) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_2_0_T_12 = bits(_io_vs1_data_2_0_T_11, 2, 0)
              io.vs1_data[2][0] <= io.vd_data[_io_vs1_data_2_0_T_12][0] @[vec_reg_file.scala 63:27]
              node _io_vs1_data_2_1_T_10 = add(io.vd_addr, UInt<2>("h02")) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_2_1_T_11 = tail(_io_vs1_data_2_1_T_10, 1) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_2_1_T_12 = bits(_io_vs1_data_2_1_T_11, 2, 0)
              io.vs1_data[2][1] <= io.vd_data[_io_vs1_data_2_1_T_12][1] @[vec_reg_file.scala 63:27]
              node _io_vs1_data_3_0_T_10 = add(io.vd_addr, UInt<2>("h03")) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_3_0_T_11 = tail(_io_vs1_data_3_0_T_10, 1) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_3_0_T_12 = bits(_io_vs1_data_3_0_T_11, 2, 0)
              io.vs1_data[3][0] <= io.vd_data[_io_vs1_data_3_0_T_12][0] @[vec_reg_file.scala 63:27]
              node _io_vs1_data_3_1_T_10 = add(io.vd_addr, UInt<2>("h03")) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_3_1_T_11 = tail(_io_vs1_data_3_1_T_10, 1) @[vec_reg_file.scala 63:52]
              node _io_vs1_data_3_1_T_12 = bits(_io_vs1_data_3_1_T_11, 2, 0)
              io.vs1_data[3][1] <= io.vd_data[_io_vs1_data_3_1_T_12][1] @[vec_reg_file.scala 63:27]
              skip @[vec_reg_file.scala 59:67]
            else : @[vec_reg_file.scala 65:16]
              node _io_vs1_data_0_0_T_43 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 69:45]
              node _io_vs1_data_0_0_T_44 = tail(_io_vs1_data_0_0_T_43, 1) @[vec_reg_file.scala 69:45]
              io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_44][0] @[vec_reg_file.scala 69:27]
              node _io_vs1_data_0_1_T_43 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 69:45]
              node _io_vs1_data_0_1_T_44 = tail(_io_vs1_data_0_1_T_43, 1) @[vec_reg_file.scala 69:45]
              io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_44][1] @[vec_reg_file.scala 69:27]
              node _io_vs1_data_1_0_T_28 = add(io.vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 69:45]
              node _io_vs1_data_1_0_T_29 = tail(_io_vs1_data_1_0_T_28, 1) @[vec_reg_file.scala 69:45]
              io.vs1_data[1][0] <= vrf[_io_vs1_data_1_0_T_29][0] @[vec_reg_file.scala 69:27]
              node _io_vs1_data_1_1_T_28 = add(io.vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 69:45]
              node _io_vs1_data_1_1_T_29 = tail(_io_vs1_data_1_1_T_28, 1) @[vec_reg_file.scala 69:45]
              io.vs1_data[1][1] <= vrf[_io_vs1_data_1_1_T_29][1] @[vec_reg_file.scala 69:27]
              node _io_vs1_data_2_0_T_13 = add(io.vd_addr, UInt<2>("h02")) @[vec_reg_file.scala 69:45]
              node _io_vs1_data_2_0_T_14 = tail(_io_vs1_data_2_0_T_13, 1) @[vec_reg_file.scala 69:45]
              io.vs1_data[2][0] <= vrf[_io_vs1_data_2_0_T_14][0] @[vec_reg_file.scala 69:27]
              node _io_vs1_data_2_1_T_13 = add(io.vd_addr, UInt<2>("h02")) @[vec_reg_file.scala 69:45]
              node _io_vs1_data_2_1_T_14 = tail(_io_vs1_data_2_1_T_13, 1) @[vec_reg_file.scala 69:45]
              io.vs1_data[2][1] <= vrf[_io_vs1_data_2_1_T_14][1] @[vec_reg_file.scala 69:27]
              node _io_vs1_data_3_0_T_13 = add(io.vd_addr, UInt<2>("h03")) @[vec_reg_file.scala 69:45]
              node _io_vs1_data_3_0_T_14 = tail(_io_vs1_data_3_0_T_13, 1) @[vec_reg_file.scala 69:45]
              io.vs1_data[3][0] <= vrf[_io_vs1_data_3_0_T_14][0] @[vec_reg_file.scala 69:27]
              node _io_vs1_data_3_1_T_13 = add(io.vd_addr, UInt<2>("h03")) @[vec_reg_file.scala 69:45]
              node _io_vs1_data_3_1_T_14 = tail(_io_vs1_data_3_1_T_13, 1) @[vec_reg_file.scala 69:45]
              io.vs1_data[3][1] <= vrf[_io_vs1_data_3_1_T_14][1] @[vec_reg_file.scala 69:27]
              skip @[vec_reg_file.scala 65:16]
            skip @[vec_reg_file.scala 58:13]
          skip @[vec_reg_file.scala 93:28]
        else : @[vec_reg_file.scala 95:28]
          node _T_72 = eq(io.lmul, UInt<2>("h03")) @[vec_reg_file.scala 95:21]
          when _T_72 : @[vec_reg_file.scala 95:28]
            node _T_73 = eq(io.store_vs3_to_mem, UInt<1>("h00")) @[vec_reg_file.scala 30:29]
            when _T_73 : @[vec_reg_file.scala 30:36]
              node _T_74 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 31:24]
              node _T_75 = eq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 31:49]
              node _T_76 = eq(UInt<1>("h00"), io.func3) @[vec_reg_file.scala 31:73]
              node _T_77 = and(_T_75, _T_76) @[vec_reg_file.scala 31:67]
              node _T_78 = neq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 31:101]
              node _T_79 = and(_T_77, _T_78) @[vec_reg_file.scala 31:85]
              node _T_80 = and(_T_74, _T_79) @[vec_reg_file.scala 31:33]
              when _T_80 : @[vec_reg_file.scala 31:121]
                node _io_vs1_data_0_0_T_45 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_0_0_T_46 = tail(_io_vs1_data_0_0_T_45, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_0_0_T_47 = bits(_io_vs1_data_0_0_T_46, 2, 0)
                io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_47][0] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_0_0_T_30 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_0_0_T_31 = tail(_io_vs2_data_0_0_T_30, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[0][0] <= vrf[_io_vs2_data_0_0_T_31][0] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_0_1_T_45 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_0_1_T_46 = tail(_io_vs1_data_0_1_T_45, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_0_1_T_47 = bits(_io_vs1_data_0_1_T_46, 2, 0)
                io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_47][1] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_0_1_T_30 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_0_1_T_31 = tail(_io_vs2_data_0_1_T_30, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[0][1] <= vrf[_io_vs2_data_0_1_T_31][1] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_1_0_T_30 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_1_0_T_31 = tail(_io_vs1_data_1_0_T_30, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_1_0_T_32 = bits(_io_vs1_data_1_0_T_31, 2, 0)
                io.vs1_data[1][0] <= io.vd_data[_io_vs1_data_1_0_T_32][0] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_1_0_T_20 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_1_0_T_21 = tail(_io_vs2_data_1_0_T_20, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[1][0] <= vrf[_io_vs2_data_1_0_T_21][0] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_1_1_T_30 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_1_1_T_31 = tail(_io_vs1_data_1_1_T_30, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_1_1_T_32 = bits(_io_vs1_data_1_1_T_31, 2, 0)
                io.vs1_data[1][1] <= io.vd_data[_io_vs1_data_1_1_T_32][1] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_1_1_T_20 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_1_1_T_21 = tail(_io_vs2_data_1_1_T_20, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[1][1] <= vrf[_io_vs2_data_1_1_T_21][1] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_2_0_T_15 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_2_0_T_16 = tail(_io_vs1_data_2_0_T_15, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_2_0_T_17 = bits(_io_vs1_data_2_0_T_16, 2, 0)
                io.vs1_data[2][0] <= io.vd_data[_io_vs1_data_2_0_T_17][0] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_2_0_T_10 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_2_0_T_11 = tail(_io_vs2_data_2_0_T_10, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[2][0] <= vrf[_io_vs2_data_2_0_T_11][0] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_2_1_T_15 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_2_1_T_16 = tail(_io_vs1_data_2_1_T_15, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_2_1_T_17 = bits(_io_vs1_data_2_1_T_16, 2, 0)
                io.vs1_data[2][1] <= io.vd_data[_io_vs1_data_2_1_T_17][1] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_2_1_T_10 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_2_1_T_11 = tail(_io_vs2_data_2_1_T_10, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[2][1] <= vrf[_io_vs2_data_2_1_T_11][1] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_3_0_T_15 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_3_0_T_16 = tail(_io_vs1_data_3_0_T_15, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_3_0_T_17 = bits(_io_vs1_data_3_0_T_16, 2, 0)
                io.vs1_data[3][0] <= io.vd_data[_io_vs1_data_3_0_T_17][0] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_3_0_T_10 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_3_0_T_11 = tail(_io_vs2_data_3_0_T_10, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[3][0] <= vrf[_io_vs2_data_3_0_T_11][0] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_3_1_T_15 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_3_1_T_16 = tail(_io_vs1_data_3_1_T_15, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_3_1_T_17 = bits(_io_vs1_data_3_1_T_16, 2, 0)
                io.vs1_data[3][1] <= io.vd_data[_io_vs1_data_3_1_T_17][1] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_3_1_T_10 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_3_1_T_11 = tail(_io_vs2_data_3_1_T_10, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[3][1] <= vrf[_io_vs2_data_3_1_T_11][1] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_4_0_T = add(io.vs1_addr, UInt<3>("h04")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_4_0_T_1 = tail(_io_vs1_data_4_0_T, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_4_0_T_2 = bits(_io_vs1_data_4_0_T_1, 2, 0)
                io.vs1_data[4][0] <= io.vd_data[_io_vs1_data_4_0_T_2][0] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_4_0_T = add(io.vs2_addr, UInt<3>("h04")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_4_0_T_1 = tail(_io_vs2_data_4_0_T, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[4][0] <= vrf[_io_vs2_data_4_0_T_1][0] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_4_1_T = add(io.vs1_addr, UInt<3>("h04")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_4_1_T_1 = tail(_io_vs1_data_4_1_T, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_4_1_T_2 = bits(_io_vs1_data_4_1_T_1, 2, 0)
                io.vs1_data[4][1] <= io.vd_data[_io_vs1_data_4_1_T_2][1] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_4_1_T = add(io.vs2_addr, UInt<3>("h04")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_4_1_T_1 = tail(_io_vs2_data_4_1_T, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[4][1] <= vrf[_io_vs2_data_4_1_T_1][1] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_5_0_T = add(io.vs1_addr, UInt<3>("h05")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_5_0_T_1 = tail(_io_vs1_data_5_0_T, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_5_0_T_2 = bits(_io_vs1_data_5_0_T_1, 2, 0)
                io.vs1_data[5][0] <= io.vd_data[_io_vs1_data_5_0_T_2][0] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_5_0_T = add(io.vs2_addr, UInt<3>("h05")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_5_0_T_1 = tail(_io_vs2_data_5_0_T, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[5][0] <= vrf[_io_vs2_data_5_0_T_1][0] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_5_1_T = add(io.vs1_addr, UInt<3>("h05")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_5_1_T_1 = tail(_io_vs1_data_5_1_T, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_5_1_T_2 = bits(_io_vs1_data_5_1_T_1, 2, 0)
                io.vs1_data[5][1] <= io.vd_data[_io_vs1_data_5_1_T_2][1] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_5_1_T = add(io.vs2_addr, UInt<3>("h05")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_5_1_T_1 = tail(_io_vs2_data_5_1_T, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[5][1] <= vrf[_io_vs2_data_5_1_T_1][1] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_6_0_T = add(io.vs1_addr, UInt<3>("h06")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_6_0_T_1 = tail(_io_vs1_data_6_0_T, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_6_0_T_2 = bits(_io_vs1_data_6_0_T_1, 2, 0)
                io.vs1_data[6][0] <= io.vd_data[_io_vs1_data_6_0_T_2][0] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_6_0_T = add(io.vs2_addr, UInt<3>("h06")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_6_0_T_1 = tail(_io_vs2_data_6_0_T, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[6][0] <= vrf[_io_vs2_data_6_0_T_1][0] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_6_1_T = add(io.vs1_addr, UInt<3>("h06")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_6_1_T_1 = tail(_io_vs1_data_6_1_T, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_6_1_T_2 = bits(_io_vs1_data_6_1_T_1, 2, 0)
                io.vs1_data[6][1] <= io.vd_data[_io_vs1_data_6_1_T_2][1] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_6_1_T = add(io.vs2_addr, UInt<3>("h06")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_6_1_T_1 = tail(_io_vs2_data_6_1_T, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[6][1] <= vrf[_io_vs2_data_6_1_T_1][1] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_7_0_T = add(io.vs1_addr, UInt<3>("h07")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_7_0_T_1 = tail(_io_vs1_data_7_0_T, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_7_0_T_2 = bits(_io_vs1_data_7_0_T_1, 2, 0)
                io.vs1_data[7][0] <= io.vd_data[_io_vs1_data_7_0_T_2][0] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_7_0_T = add(io.vs2_addr, UInt<3>("h07")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_7_0_T_1 = tail(_io_vs2_data_7_0_T, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[7][0] <= vrf[_io_vs2_data_7_0_T_1][0] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_7_1_T = add(io.vs1_addr, UInt<3>("h07")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_7_1_T_1 = tail(_io_vs1_data_7_1_T, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_7_1_T_2 = bits(_io_vs1_data_7_1_T_1, 2, 0)
                io.vs1_data[7][1] <= io.vd_data[_io_vs1_data_7_1_T_2][1] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_7_1_T = add(io.vs2_addr, UInt<3>("h07")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_7_1_T_1 = tail(_io_vs2_data_7_1_T, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[7][1] <= vrf[_io_vs2_data_7_1_T_1][1] @[vec_reg_file.scala 36:27]
                skip @[vec_reg_file.scala 31:121]
              else : @[vec_reg_file.scala 37:109]
                node _T_81 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 37:30]
                node _T_82 = eq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 37:55]
                node _T_83 = neq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 37:89]
                node _T_84 = and(_T_82, _T_83) @[vec_reg_file.scala 37:73]
                node _T_85 = and(_T_81, _T_84) @[vec_reg_file.scala 37:39]
                when _T_85 : @[vec_reg_file.scala 37:109]
                  node _io_vs2_data_0_0_T_32 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_0_0_T_33 = tail(_io_vs2_data_0_0_T_32, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_0_0_T_34 = bits(_io_vs2_data_0_0_T_33, 2, 0)
                  io.vs2_data[0][0] <= io.vd_data[_io_vs2_data_0_0_T_34][0] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_0_0_T_48 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_0_0_T_49 = tail(_io_vs1_data_0_0_T_48, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_49][0] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_0_1_T_32 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_0_1_T_33 = tail(_io_vs2_data_0_1_T_32, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_0_1_T_34 = bits(_io_vs2_data_0_1_T_33, 2, 0)
                  io.vs2_data[0][1] <= io.vd_data[_io_vs2_data_0_1_T_34][1] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_0_1_T_48 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_0_1_T_49 = tail(_io_vs1_data_0_1_T_48, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_49][1] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_1_0_T_22 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_1_0_T_23 = tail(_io_vs2_data_1_0_T_22, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_1_0_T_24 = bits(_io_vs2_data_1_0_T_23, 2, 0)
                  io.vs2_data[1][0] <= io.vd_data[_io_vs2_data_1_0_T_24][0] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_1_0_T_33 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_1_0_T_34 = tail(_io_vs1_data_1_0_T_33, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[1][0] <= vrf[_io_vs1_data_1_0_T_34][0] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_1_1_T_22 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_1_1_T_23 = tail(_io_vs2_data_1_1_T_22, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_1_1_T_24 = bits(_io_vs2_data_1_1_T_23, 2, 0)
                  io.vs2_data[1][1] <= io.vd_data[_io_vs2_data_1_1_T_24][1] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_1_1_T_33 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_1_1_T_34 = tail(_io_vs1_data_1_1_T_33, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[1][1] <= vrf[_io_vs1_data_1_1_T_34][1] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_2_0_T_12 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_2_0_T_13 = tail(_io_vs2_data_2_0_T_12, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_2_0_T_14 = bits(_io_vs2_data_2_0_T_13, 2, 0)
                  io.vs2_data[2][0] <= io.vd_data[_io_vs2_data_2_0_T_14][0] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_2_0_T_18 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_2_0_T_19 = tail(_io_vs1_data_2_0_T_18, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[2][0] <= vrf[_io_vs1_data_2_0_T_19][0] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_2_1_T_12 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_2_1_T_13 = tail(_io_vs2_data_2_1_T_12, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_2_1_T_14 = bits(_io_vs2_data_2_1_T_13, 2, 0)
                  io.vs2_data[2][1] <= io.vd_data[_io_vs2_data_2_1_T_14][1] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_2_1_T_18 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_2_1_T_19 = tail(_io_vs1_data_2_1_T_18, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[2][1] <= vrf[_io_vs1_data_2_1_T_19][1] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_3_0_T_12 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_3_0_T_13 = tail(_io_vs2_data_3_0_T_12, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_3_0_T_14 = bits(_io_vs2_data_3_0_T_13, 2, 0)
                  io.vs2_data[3][0] <= io.vd_data[_io_vs2_data_3_0_T_14][0] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_3_0_T_18 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_3_0_T_19 = tail(_io_vs1_data_3_0_T_18, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[3][0] <= vrf[_io_vs1_data_3_0_T_19][0] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_3_1_T_12 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_3_1_T_13 = tail(_io_vs2_data_3_1_T_12, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_3_1_T_14 = bits(_io_vs2_data_3_1_T_13, 2, 0)
                  io.vs2_data[3][1] <= io.vd_data[_io_vs2_data_3_1_T_14][1] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_3_1_T_18 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_3_1_T_19 = tail(_io_vs1_data_3_1_T_18, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[3][1] <= vrf[_io_vs1_data_3_1_T_19][1] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_4_0_T_2 = add(io.vs2_addr, UInt<3>("h04")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_4_0_T_3 = tail(_io_vs2_data_4_0_T_2, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_4_0_T_4 = bits(_io_vs2_data_4_0_T_3, 2, 0)
                  io.vs2_data[4][0] <= io.vd_data[_io_vs2_data_4_0_T_4][0] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_4_0_T_3 = add(io.vs1_addr, UInt<3>("h04")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_4_0_T_4 = tail(_io_vs1_data_4_0_T_3, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[4][0] <= vrf[_io_vs1_data_4_0_T_4][0] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_4_1_T_2 = add(io.vs2_addr, UInt<3>("h04")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_4_1_T_3 = tail(_io_vs2_data_4_1_T_2, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_4_1_T_4 = bits(_io_vs2_data_4_1_T_3, 2, 0)
                  io.vs2_data[4][1] <= io.vd_data[_io_vs2_data_4_1_T_4][1] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_4_1_T_3 = add(io.vs1_addr, UInt<3>("h04")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_4_1_T_4 = tail(_io_vs1_data_4_1_T_3, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[4][1] <= vrf[_io_vs1_data_4_1_T_4][1] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_5_0_T_2 = add(io.vs2_addr, UInt<3>("h05")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_5_0_T_3 = tail(_io_vs2_data_5_0_T_2, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_5_0_T_4 = bits(_io_vs2_data_5_0_T_3, 2, 0)
                  io.vs2_data[5][0] <= io.vd_data[_io_vs2_data_5_0_T_4][0] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_5_0_T_3 = add(io.vs1_addr, UInt<3>("h05")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_5_0_T_4 = tail(_io_vs1_data_5_0_T_3, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[5][0] <= vrf[_io_vs1_data_5_0_T_4][0] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_5_1_T_2 = add(io.vs2_addr, UInt<3>("h05")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_5_1_T_3 = tail(_io_vs2_data_5_1_T_2, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_5_1_T_4 = bits(_io_vs2_data_5_1_T_3, 2, 0)
                  io.vs2_data[5][1] <= io.vd_data[_io_vs2_data_5_1_T_4][1] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_5_1_T_3 = add(io.vs1_addr, UInt<3>("h05")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_5_1_T_4 = tail(_io_vs1_data_5_1_T_3, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[5][1] <= vrf[_io_vs1_data_5_1_T_4][1] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_6_0_T_2 = add(io.vs2_addr, UInt<3>("h06")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_6_0_T_3 = tail(_io_vs2_data_6_0_T_2, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_6_0_T_4 = bits(_io_vs2_data_6_0_T_3, 2, 0)
                  io.vs2_data[6][0] <= io.vd_data[_io_vs2_data_6_0_T_4][0] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_6_0_T_3 = add(io.vs1_addr, UInt<3>("h06")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_6_0_T_4 = tail(_io_vs1_data_6_0_T_3, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[6][0] <= vrf[_io_vs1_data_6_0_T_4][0] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_6_1_T_2 = add(io.vs2_addr, UInt<3>("h06")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_6_1_T_3 = tail(_io_vs2_data_6_1_T_2, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_6_1_T_4 = bits(_io_vs2_data_6_1_T_3, 2, 0)
                  io.vs2_data[6][1] <= io.vd_data[_io_vs2_data_6_1_T_4][1] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_6_1_T_3 = add(io.vs1_addr, UInt<3>("h06")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_6_1_T_4 = tail(_io_vs1_data_6_1_T_3, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[6][1] <= vrf[_io_vs1_data_6_1_T_4][1] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_7_0_T_2 = add(io.vs2_addr, UInt<3>("h07")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_7_0_T_3 = tail(_io_vs2_data_7_0_T_2, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_7_0_T_4 = bits(_io_vs2_data_7_0_T_3, 2, 0)
                  io.vs2_data[7][0] <= io.vd_data[_io_vs2_data_7_0_T_4][0] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_7_0_T_3 = add(io.vs1_addr, UInt<3>("h07")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_7_0_T_4 = tail(_io_vs1_data_7_0_T_3, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[7][0] <= vrf[_io_vs1_data_7_0_T_4][0] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_7_1_T_2 = add(io.vs2_addr, UInt<3>("h07")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_7_1_T_3 = tail(_io_vs2_data_7_1_T_2, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_7_1_T_4 = bits(_io_vs2_data_7_1_T_3, 2, 0)
                  io.vs2_data[7][1] <= io.vd_data[_io_vs2_data_7_1_T_4][1] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_7_1_T_3 = add(io.vs1_addr, UInt<3>("h07")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_7_1_T_4 = tail(_io_vs1_data_7_1_T_3, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[7][1] <= vrf[_io_vs1_data_7_1_T_4][1] @[vec_reg_file.scala 42:27]
                  skip @[vec_reg_file.scala 37:109]
                else : @[vec_reg_file.scala 43:127]
                  node _T_86 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 43:30]
                  node _T_87 = eq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 43:55]
                  node _T_88 = and(_T_86, _T_87) @[vec_reg_file.scala 43:39]
                  node _T_89 = eq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 43:90]
                  node _T_90 = and(_T_88, _T_89) @[vec_reg_file.scala 43:74]
                  node _T_91 = eq(UInt<1>("h00"), io.func3) @[vec_reg_file.scala 43:115]
                  node _T_92 = and(_T_90, _T_91) @[vec_reg_file.scala 43:109]
                  when _T_92 : @[vec_reg_file.scala 43:127]
                    node _io_vs1_data_0_0_T_50 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_0_0_T_51 = tail(_io_vs1_data_0_0_T_50, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_0_0_T_52 = bits(_io_vs1_data_0_0_T_51, 2, 0)
                    io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_52][0] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_0_0_T_35 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_0_0_T_36 = tail(_io_vs2_data_0_0_T_35, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_0_0_T_37 = bits(_io_vs2_data_0_0_T_36, 2, 0)
                    io.vs2_data[0][0] <= io.vd_data[_io_vs2_data_0_0_T_37][0] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_0_1_T_50 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_0_1_T_51 = tail(_io_vs1_data_0_1_T_50, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_0_1_T_52 = bits(_io_vs1_data_0_1_T_51, 2, 0)
                    io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_52][1] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_0_1_T_35 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_0_1_T_36 = tail(_io_vs2_data_0_1_T_35, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_0_1_T_37 = bits(_io_vs2_data_0_1_T_36, 2, 0)
                    io.vs2_data[0][1] <= io.vd_data[_io_vs2_data_0_1_T_37][1] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_1_0_T_35 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_1_0_T_36 = tail(_io_vs1_data_1_0_T_35, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_1_0_T_37 = bits(_io_vs1_data_1_0_T_36, 2, 0)
                    io.vs1_data[1][0] <= io.vd_data[_io_vs1_data_1_0_T_37][0] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_1_0_T_25 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_1_0_T_26 = tail(_io_vs2_data_1_0_T_25, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_1_0_T_27 = bits(_io_vs2_data_1_0_T_26, 2, 0)
                    io.vs2_data[1][0] <= io.vd_data[_io_vs2_data_1_0_T_27][0] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_1_1_T_35 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_1_1_T_36 = tail(_io_vs1_data_1_1_T_35, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_1_1_T_37 = bits(_io_vs1_data_1_1_T_36, 2, 0)
                    io.vs1_data[1][1] <= io.vd_data[_io_vs1_data_1_1_T_37][1] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_1_1_T_25 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_1_1_T_26 = tail(_io_vs2_data_1_1_T_25, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_1_1_T_27 = bits(_io_vs2_data_1_1_T_26, 2, 0)
                    io.vs2_data[1][1] <= io.vd_data[_io_vs2_data_1_1_T_27][1] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_2_0_T_20 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_2_0_T_21 = tail(_io_vs1_data_2_0_T_20, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_2_0_T_22 = bits(_io_vs1_data_2_0_T_21, 2, 0)
                    io.vs1_data[2][0] <= io.vd_data[_io_vs1_data_2_0_T_22][0] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_2_0_T_15 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_2_0_T_16 = tail(_io_vs2_data_2_0_T_15, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_2_0_T_17 = bits(_io_vs2_data_2_0_T_16, 2, 0)
                    io.vs2_data[2][0] <= io.vd_data[_io_vs2_data_2_0_T_17][0] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_2_1_T_20 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_2_1_T_21 = tail(_io_vs1_data_2_1_T_20, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_2_1_T_22 = bits(_io_vs1_data_2_1_T_21, 2, 0)
                    io.vs1_data[2][1] <= io.vd_data[_io_vs1_data_2_1_T_22][1] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_2_1_T_15 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_2_1_T_16 = tail(_io_vs2_data_2_1_T_15, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_2_1_T_17 = bits(_io_vs2_data_2_1_T_16, 2, 0)
                    io.vs2_data[2][1] <= io.vd_data[_io_vs2_data_2_1_T_17][1] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_3_0_T_20 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_3_0_T_21 = tail(_io_vs1_data_3_0_T_20, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_3_0_T_22 = bits(_io_vs1_data_3_0_T_21, 2, 0)
                    io.vs1_data[3][0] <= io.vd_data[_io_vs1_data_3_0_T_22][0] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_3_0_T_15 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_3_0_T_16 = tail(_io_vs2_data_3_0_T_15, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_3_0_T_17 = bits(_io_vs2_data_3_0_T_16, 2, 0)
                    io.vs2_data[3][0] <= io.vd_data[_io_vs2_data_3_0_T_17][0] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_3_1_T_20 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_3_1_T_21 = tail(_io_vs1_data_3_1_T_20, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_3_1_T_22 = bits(_io_vs1_data_3_1_T_21, 2, 0)
                    io.vs1_data[3][1] <= io.vd_data[_io_vs1_data_3_1_T_22][1] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_3_1_T_15 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_3_1_T_16 = tail(_io_vs2_data_3_1_T_15, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_3_1_T_17 = bits(_io_vs2_data_3_1_T_16, 2, 0)
                    io.vs2_data[3][1] <= io.vd_data[_io_vs2_data_3_1_T_17][1] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_4_0_T_5 = add(io.vs1_addr, UInt<3>("h04")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_4_0_T_6 = tail(_io_vs1_data_4_0_T_5, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_4_0_T_7 = bits(_io_vs1_data_4_0_T_6, 2, 0)
                    io.vs1_data[4][0] <= io.vd_data[_io_vs1_data_4_0_T_7][0] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_4_0_T_5 = add(io.vs2_addr, UInt<3>("h04")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_4_0_T_6 = tail(_io_vs2_data_4_0_T_5, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_4_0_T_7 = bits(_io_vs2_data_4_0_T_6, 2, 0)
                    io.vs2_data[4][0] <= io.vd_data[_io_vs2_data_4_0_T_7][0] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_4_1_T_5 = add(io.vs1_addr, UInt<3>("h04")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_4_1_T_6 = tail(_io_vs1_data_4_1_T_5, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_4_1_T_7 = bits(_io_vs1_data_4_1_T_6, 2, 0)
                    io.vs1_data[4][1] <= io.vd_data[_io_vs1_data_4_1_T_7][1] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_4_1_T_5 = add(io.vs2_addr, UInt<3>("h04")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_4_1_T_6 = tail(_io_vs2_data_4_1_T_5, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_4_1_T_7 = bits(_io_vs2_data_4_1_T_6, 2, 0)
                    io.vs2_data[4][1] <= io.vd_data[_io_vs2_data_4_1_T_7][1] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_5_0_T_5 = add(io.vs1_addr, UInt<3>("h05")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_5_0_T_6 = tail(_io_vs1_data_5_0_T_5, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_5_0_T_7 = bits(_io_vs1_data_5_0_T_6, 2, 0)
                    io.vs1_data[5][0] <= io.vd_data[_io_vs1_data_5_0_T_7][0] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_5_0_T_5 = add(io.vs2_addr, UInt<3>("h05")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_5_0_T_6 = tail(_io_vs2_data_5_0_T_5, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_5_0_T_7 = bits(_io_vs2_data_5_0_T_6, 2, 0)
                    io.vs2_data[5][0] <= io.vd_data[_io_vs2_data_5_0_T_7][0] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_5_1_T_5 = add(io.vs1_addr, UInt<3>("h05")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_5_1_T_6 = tail(_io_vs1_data_5_1_T_5, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_5_1_T_7 = bits(_io_vs1_data_5_1_T_6, 2, 0)
                    io.vs1_data[5][1] <= io.vd_data[_io_vs1_data_5_1_T_7][1] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_5_1_T_5 = add(io.vs2_addr, UInt<3>("h05")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_5_1_T_6 = tail(_io_vs2_data_5_1_T_5, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_5_1_T_7 = bits(_io_vs2_data_5_1_T_6, 2, 0)
                    io.vs2_data[5][1] <= io.vd_data[_io_vs2_data_5_1_T_7][1] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_6_0_T_5 = add(io.vs1_addr, UInt<3>("h06")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_6_0_T_6 = tail(_io_vs1_data_6_0_T_5, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_6_0_T_7 = bits(_io_vs1_data_6_0_T_6, 2, 0)
                    io.vs1_data[6][0] <= io.vd_data[_io_vs1_data_6_0_T_7][0] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_6_0_T_5 = add(io.vs2_addr, UInt<3>("h06")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_6_0_T_6 = tail(_io_vs2_data_6_0_T_5, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_6_0_T_7 = bits(_io_vs2_data_6_0_T_6, 2, 0)
                    io.vs2_data[6][0] <= io.vd_data[_io_vs2_data_6_0_T_7][0] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_6_1_T_5 = add(io.vs1_addr, UInt<3>("h06")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_6_1_T_6 = tail(_io_vs1_data_6_1_T_5, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_6_1_T_7 = bits(_io_vs1_data_6_1_T_6, 2, 0)
                    io.vs1_data[6][1] <= io.vd_data[_io_vs1_data_6_1_T_7][1] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_6_1_T_5 = add(io.vs2_addr, UInt<3>("h06")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_6_1_T_6 = tail(_io_vs2_data_6_1_T_5, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_6_1_T_7 = bits(_io_vs2_data_6_1_T_6, 2, 0)
                    io.vs2_data[6][1] <= io.vd_data[_io_vs2_data_6_1_T_7][1] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_7_0_T_5 = add(io.vs1_addr, UInt<3>("h07")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_7_0_T_6 = tail(_io_vs1_data_7_0_T_5, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_7_0_T_7 = bits(_io_vs1_data_7_0_T_6, 2, 0)
                    io.vs1_data[7][0] <= io.vd_data[_io_vs1_data_7_0_T_7][0] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_7_0_T_5 = add(io.vs2_addr, UInt<3>("h07")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_7_0_T_6 = tail(_io_vs2_data_7_0_T_5, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_7_0_T_7 = bits(_io_vs2_data_7_0_T_6, 2, 0)
                    io.vs2_data[7][0] <= io.vd_data[_io_vs2_data_7_0_T_7][0] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_7_1_T_5 = add(io.vs1_addr, UInt<3>("h07")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_7_1_T_6 = tail(_io_vs1_data_7_1_T_5, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_7_1_T_7 = bits(_io_vs1_data_7_1_T_6, 2, 0)
                    io.vs1_data[7][1] <= io.vd_data[_io_vs1_data_7_1_T_7][1] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_7_1_T_5 = add(io.vs2_addr, UInt<3>("h07")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_7_1_T_6 = tail(_io_vs2_data_7_1_T_5, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_7_1_T_7 = bits(_io_vs2_data_7_1_T_6, 2, 0)
                    io.vs2_data[7][1] <= io.vd_data[_io_vs2_data_7_1_T_7][1] @[vec_reg_file.scala 48:27]
                    skip @[vec_reg_file.scala 43:127]
                  else : @[vec_reg_file.scala 49:16]
                    node _io_vs1_data_0_0_T_53 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_0_0_T_54 = tail(_io_vs1_data_0_0_T_53, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_54][0] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_0_0_T_38 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_0_0_T_39 = tail(_io_vs2_data_0_0_T_38, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[0][0] <= vrf[_io_vs2_data_0_0_T_39][0] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_0_1_T_53 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_0_1_T_54 = tail(_io_vs1_data_0_1_T_53, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_54][1] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_0_1_T_38 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_0_1_T_39 = tail(_io_vs2_data_0_1_T_38, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[0][1] <= vrf[_io_vs2_data_0_1_T_39][1] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_1_0_T_38 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_1_0_T_39 = tail(_io_vs1_data_1_0_T_38, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[1][0] <= vrf[_io_vs1_data_1_0_T_39][0] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_1_0_T_28 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_1_0_T_29 = tail(_io_vs2_data_1_0_T_28, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[1][0] <= vrf[_io_vs2_data_1_0_T_29][0] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_1_1_T_38 = add(io.vs1_addr, UInt<1>("h01")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_1_1_T_39 = tail(_io_vs1_data_1_1_T_38, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[1][1] <= vrf[_io_vs1_data_1_1_T_39][1] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_1_1_T_28 = add(io.vs2_addr, UInt<1>("h01")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_1_1_T_29 = tail(_io_vs2_data_1_1_T_28, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[1][1] <= vrf[_io_vs2_data_1_1_T_29][1] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_2_0_T_23 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_2_0_T_24 = tail(_io_vs1_data_2_0_T_23, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[2][0] <= vrf[_io_vs1_data_2_0_T_24][0] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_2_0_T_18 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_2_0_T_19 = tail(_io_vs2_data_2_0_T_18, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[2][0] <= vrf[_io_vs2_data_2_0_T_19][0] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_2_1_T_23 = add(io.vs1_addr, UInt<2>("h02")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_2_1_T_24 = tail(_io_vs1_data_2_1_T_23, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[2][1] <= vrf[_io_vs1_data_2_1_T_24][1] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_2_1_T_18 = add(io.vs2_addr, UInt<2>("h02")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_2_1_T_19 = tail(_io_vs2_data_2_1_T_18, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[2][1] <= vrf[_io_vs2_data_2_1_T_19][1] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_3_0_T_23 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_3_0_T_24 = tail(_io_vs1_data_3_0_T_23, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[3][0] <= vrf[_io_vs1_data_3_0_T_24][0] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_3_0_T_18 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_3_0_T_19 = tail(_io_vs2_data_3_0_T_18, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[3][0] <= vrf[_io_vs2_data_3_0_T_19][0] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_3_1_T_23 = add(io.vs1_addr, UInt<2>("h03")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_3_1_T_24 = tail(_io_vs1_data_3_1_T_23, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[3][1] <= vrf[_io_vs1_data_3_1_T_24][1] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_3_1_T_18 = add(io.vs2_addr, UInt<2>("h03")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_3_1_T_19 = tail(_io_vs2_data_3_1_T_18, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[3][1] <= vrf[_io_vs2_data_3_1_T_19][1] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_4_0_T_8 = add(io.vs1_addr, UInt<3>("h04")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_4_0_T_9 = tail(_io_vs1_data_4_0_T_8, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[4][0] <= vrf[_io_vs1_data_4_0_T_9][0] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_4_0_T_8 = add(io.vs2_addr, UInt<3>("h04")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_4_0_T_9 = tail(_io_vs2_data_4_0_T_8, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[4][0] <= vrf[_io_vs2_data_4_0_T_9][0] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_4_1_T_8 = add(io.vs1_addr, UInt<3>("h04")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_4_1_T_9 = tail(_io_vs1_data_4_1_T_8, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[4][1] <= vrf[_io_vs1_data_4_1_T_9][1] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_4_1_T_8 = add(io.vs2_addr, UInt<3>("h04")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_4_1_T_9 = tail(_io_vs2_data_4_1_T_8, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[4][1] <= vrf[_io_vs2_data_4_1_T_9][1] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_5_0_T_8 = add(io.vs1_addr, UInt<3>("h05")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_5_0_T_9 = tail(_io_vs1_data_5_0_T_8, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[5][0] <= vrf[_io_vs1_data_5_0_T_9][0] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_5_0_T_8 = add(io.vs2_addr, UInt<3>("h05")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_5_0_T_9 = tail(_io_vs2_data_5_0_T_8, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[5][0] <= vrf[_io_vs2_data_5_0_T_9][0] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_5_1_T_8 = add(io.vs1_addr, UInt<3>("h05")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_5_1_T_9 = tail(_io_vs1_data_5_1_T_8, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[5][1] <= vrf[_io_vs1_data_5_1_T_9][1] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_5_1_T_8 = add(io.vs2_addr, UInt<3>("h05")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_5_1_T_9 = tail(_io_vs2_data_5_1_T_8, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[5][1] <= vrf[_io_vs2_data_5_1_T_9][1] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_6_0_T_8 = add(io.vs1_addr, UInt<3>("h06")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_6_0_T_9 = tail(_io_vs1_data_6_0_T_8, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[6][0] <= vrf[_io_vs1_data_6_0_T_9][0] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_6_0_T_8 = add(io.vs2_addr, UInt<3>("h06")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_6_0_T_9 = tail(_io_vs2_data_6_0_T_8, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[6][0] <= vrf[_io_vs2_data_6_0_T_9][0] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_6_1_T_8 = add(io.vs1_addr, UInt<3>("h06")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_6_1_T_9 = tail(_io_vs1_data_6_1_T_8, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[6][1] <= vrf[_io_vs1_data_6_1_T_9][1] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_6_1_T_8 = add(io.vs2_addr, UInt<3>("h06")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_6_1_T_9 = tail(_io_vs2_data_6_1_T_8, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[6][1] <= vrf[_io_vs2_data_6_1_T_9][1] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_7_0_T_8 = add(io.vs1_addr, UInt<3>("h07")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_7_0_T_9 = tail(_io_vs1_data_7_0_T_8, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[7][0] <= vrf[_io_vs1_data_7_0_T_9][0] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_7_0_T_8 = add(io.vs2_addr, UInt<3>("h07")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_7_0_T_9 = tail(_io_vs2_data_7_0_T_8, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[7][0] <= vrf[_io_vs2_data_7_0_T_9][0] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_7_1_T_8 = add(io.vs1_addr, UInt<3>("h07")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_7_1_T_9 = tail(_io_vs1_data_7_1_T_8, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[7][1] <= vrf[_io_vs1_data_7_1_T_9][1] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_7_1_T_8 = add(io.vs2_addr, UInt<3>("h07")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_7_1_T_9 = tail(_io_vs2_data_7_1_T_8, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[7][1] <= vrf[_io_vs2_data_7_1_T_9][1] @[vec_reg_file.scala 54:27]
                    skip @[vec_reg_file.scala 49:16]
              skip @[vec_reg_file.scala 30:36]
            else : @[vec_reg_file.scala 58:13]
              node _T_93 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 59:24]
              node _T_94 = eq(io.vd_addr, io.wb_vd_addr) @[vec_reg_file.scala 59:48]
              node _T_95 = and(_T_93, _T_94) @[vec_reg_file.scala 59:33]
              when _T_95 : @[vec_reg_file.scala 59:67]
                node _io_vs1_data_0_0_T_55 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_0_0_T_56 = tail(_io_vs1_data_0_0_T_55, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_0_0_T_57 = bits(_io_vs1_data_0_0_T_56, 2, 0)
                io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_57][0] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_0_1_T_55 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_0_1_T_56 = tail(_io_vs1_data_0_1_T_55, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_0_1_T_57 = bits(_io_vs1_data_0_1_T_56, 2, 0)
                io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_57][1] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_1_0_T_40 = add(io.vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_1_0_T_41 = tail(_io_vs1_data_1_0_T_40, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_1_0_T_42 = bits(_io_vs1_data_1_0_T_41, 2, 0)
                io.vs1_data[1][0] <= io.vd_data[_io_vs1_data_1_0_T_42][0] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_1_1_T_40 = add(io.vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_1_1_T_41 = tail(_io_vs1_data_1_1_T_40, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_1_1_T_42 = bits(_io_vs1_data_1_1_T_41, 2, 0)
                io.vs1_data[1][1] <= io.vd_data[_io_vs1_data_1_1_T_42][1] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_2_0_T_25 = add(io.vd_addr, UInt<2>("h02")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_2_0_T_26 = tail(_io_vs1_data_2_0_T_25, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_2_0_T_27 = bits(_io_vs1_data_2_0_T_26, 2, 0)
                io.vs1_data[2][0] <= io.vd_data[_io_vs1_data_2_0_T_27][0] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_2_1_T_25 = add(io.vd_addr, UInt<2>("h02")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_2_1_T_26 = tail(_io_vs1_data_2_1_T_25, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_2_1_T_27 = bits(_io_vs1_data_2_1_T_26, 2, 0)
                io.vs1_data[2][1] <= io.vd_data[_io_vs1_data_2_1_T_27][1] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_3_0_T_25 = add(io.vd_addr, UInt<2>("h03")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_3_0_T_26 = tail(_io_vs1_data_3_0_T_25, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_3_0_T_27 = bits(_io_vs1_data_3_0_T_26, 2, 0)
                io.vs1_data[3][0] <= io.vd_data[_io_vs1_data_3_0_T_27][0] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_3_1_T_25 = add(io.vd_addr, UInt<2>("h03")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_3_1_T_26 = tail(_io_vs1_data_3_1_T_25, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_3_1_T_27 = bits(_io_vs1_data_3_1_T_26, 2, 0)
                io.vs1_data[3][1] <= io.vd_data[_io_vs1_data_3_1_T_27][1] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_4_0_T_10 = add(io.vd_addr, UInt<3>("h04")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_4_0_T_11 = tail(_io_vs1_data_4_0_T_10, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_4_0_T_12 = bits(_io_vs1_data_4_0_T_11, 2, 0)
                io.vs1_data[4][0] <= io.vd_data[_io_vs1_data_4_0_T_12][0] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_4_1_T_10 = add(io.vd_addr, UInt<3>("h04")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_4_1_T_11 = tail(_io_vs1_data_4_1_T_10, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_4_1_T_12 = bits(_io_vs1_data_4_1_T_11, 2, 0)
                io.vs1_data[4][1] <= io.vd_data[_io_vs1_data_4_1_T_12][1] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_5_0_T_10 = add(io.vd_addr, UInt<3>("h05")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_5_0_T_11 = tail(_io_vs1_data_5_0_T_10, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_5_0_T_12 = bits(_io_vs1_data_5_0_T_11, 2, 0)
                io.vs1_data[5][0] <= io.vd_data[_io_vs1_data_5_0_T_12][0] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_5_1_T_10 = add(io.vd_addr, UInt<3>("h05")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_5_1_T_11 = tail(_io_vs1_data_5_1_T_10, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_5_1_T_12 = bits(_io_vs1_data_5_1_T_11, 2, 0)
                io.vs1_data[5][1] <= io.vd_data[_io_vs1_data_5_1_T_12][1] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_6_0_T_10 = add(io.vd_addr, UInt<3>("h06")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_6_0_T_11 = tail(_io_vs1_data_6_0_T_10, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_6_0_T_12 = bits(_io_vs1_data_6_0_T_11, 2, 0)
                io.vs1_data[6][0] <= io.vd_data[_io_vs1_data_6_0_T_12][0] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_6_1_T_10 = add(io.vd_addr, UInt<3>("h06")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_6_1_T_11 = tail(_io_vs1_data_6_1_T_10, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_6_1_T_12 = bits(_io_vs1_data_6_1_T_11, 2, 0)
                io.vs1_data[6][1] <= io.vd_data[_io_vs1_data_6_1_T_12][1] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_7_0_T_10 = add(io.vd_addr, UInt<3>("h07")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_7_0_T_11 = tail(_io_vs1_data_7_0_T_10, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_7_0_T_12 = bits(_io_vs1_data_7_0_T_11, 2, 0)
                io.vs1_data[7][0] <= io.vd_data[_io_vs1_data_7_0_T_12][0] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_7_1_T_10 = add(io.vd_addr, UInt<3>("h07")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_7_1_T_11 = tail(_io_vs1_data_7_1_T_10, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_7_1_T_12 = bits(_io_vs1_data_7_1_T_11, 2, 0)
                io.vs1_data[7][1] <= io.vd_data[_io_vs1_data_7_1_T_12][1] @[vec_reg_file.scala 63:27]
                skip @[vec_reg_file.scala 59:67]
              else : @[vec_reg_file.scala 65:16]
                node _io_vs1_data_0_0_T_58 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_0_0_T_59 = tail(_io_vs1_data_0_0_T_58, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_59][0] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_0_1_T_58 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_0_1_T_59 = tail(_io_vs1_data_0_1_T_58, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_59][1] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_1_0_T_43 = add(io.vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_1_0_T_44 = tail(_io_vs1_data_1_0_T_43, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[1][0] <= vrf[_io_vs1_data_1_0_T_44][0] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_1_1_T_43 = add(io.vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_1_1_T_44 = tail(_io_vs1_data_1_1_T_43, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[1][1] <= vrf[_io_vs1_data_1_1_T_44][1] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_2_0_T_28 = add(io.vd_addr, UInt<2>("h02")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_2_0_T_29 = tail(_io_vs1_data_2_0_T_28, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[2][0] <= vrf[_io_vs1_data_2_0_T_29][0] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_2_1_T_28 = add(io.vd_addr, UInt<2>("h02")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_2_1_T_29 = tail(_io_vs1_data_2_1_T_28, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[2][1] <= vrf[_io_vs1_data_2_1_T_29][1] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_3_0_T_28 = add(io.vd_addr, UInt<2>("h03")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_3_0_T_29 = tail(_io_vs1_data_3_0_T_28, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[3][0] <= vrf[_io_vs1_data_3_0_T_29][0] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_3_1_T_28 = add(io.vd_addr, UInt<2>("h03")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_3_1_T_29 = tail(_io_vs1_data_3_1_T_28, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[3][1] <= vrf[_io_vs1_data_3_1_T_29][1] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_4_0_T_13 = add(io.vd_addr, UInt<3>("h04")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_4_0_T_14 = tail(_io_vs1_data_4_0_T_13, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[4][0] <= vrf[_io_vs1_data_4_0_T_14][0] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_4_1_T_13 = add(io.vd_addr, UInt<3>("h04")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_4_1_T_14 = tail(_io_vs1_data_4_1_T_13, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[4][1] <= vrf[_io_vs1_data_4_1_T_14][1] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_5_0_T_13 = add(io.vd_addr, UInt<3>("h05")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_5_0_T_14 = tail(_io_vs1_data_5_0_T_13, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[5][0] <= vrf[_io_vs1_data_5_0_T_14][0] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_5_1_T_13 = add(io.vd_addr, UInt<3>("h05")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_5_1_T_14 = tail(_io_vs1_data_5_1_T_13, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[5][1] <= vrf[_io_vs1_data_5_1_T_14][1] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_6_0_T_13 = add(io.vd_addr, UInt<3>("h06")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_6_0_T_14 = tail(_io_vs1_data_6_0_T_13, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[6][0] <= vrf[_io_vs1_data_6_0_T_14][0] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_6_1_T_13 = add(io.vd_addr, UInt<3>("h06")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_6_1_T_14 = tail(_io_vs1_data_6_1_T_13, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[6][1] <= vrf[_io_vs1_data_6_1_T_14][1] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_7_0_T_13 = add(io.vd_addr, UInt<3>("h07")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_7_0_T_14 = tail(_io_vs1_data_7_0_T_13, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[7][0] <= vrf[_io_vs1_data_7_0_T_14][0] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_7_1_T_13 = add(io.vd_addr, UInt<3>("h07")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_7_1_T_14 = tail(_io_vs1_data_7_1_T_13, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[7][1] <= vrf[_io_vs1_data_7_1_T_14][1] @[vec_reg_file.scala 69:27]
                skip @[vec_reg_file.scala 65:16]
              skip @[vec_reg_file.scala 58:13]
            skip @[vec_reg_file.scala 95:28]
          else : @[vec_reg_file.scala 97:15]
            node _T_96 = eq(io.store_vs3_to_mem, UInt<1>("h00")) @[vec_reg_file.scala 30:29]
            when _T_96 : @[vec_reg_file.scala 30:36]
              node _T_97 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 31:24]
              node _T_98 = eq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 31:49]
              node _T_99 = eq(UInt<1>("h00"), io.func3) @[vec_reg_file.scala 31:73]
              node _T_100 = and(_T_98, _T_99) @[vec_reg_file.scala 31:67]
              node _T_101 = neq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 31:101]
              node _T_102 = and(_T_100, _T_101) @[vec_reg_file.scala 31:85]
              node _T_103 = and(_T_97, _T_102) @[vec_reg_file.scala 31:33]
              when _T_103 : @[vec_reg_file.scala 31:121]
                node _io_vs1_data_0_0_T_60 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_0_0_T_61 = tail(_io_vs1_data_0_0_T_60, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_0_0_T_62 = bits(_io_vs1_data_0_0_T_61, 2, 0)
                io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_62][0] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_0_0_T_40 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_0_0_T_41 = tail(_io_vs2_data_0_0_T_40, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[0][0] <= vrf[_io_vs2_data_0_0_T_41][0] @[vec_reg_file.scala 36:27]
                node _io_vs1_data_0_1_T_60 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_0_1_T_61 = tail(_io_vs1_data_0_1_T_60, 1) @[vec_reg_file.scala 35:53]
                node _io_vs1_data_0_1_T_62 = bits(_io_vs1_data_0_1_T_61, 2, 0)
                io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_62][1] @[vec_reg_file.scala 35:27]
                node _io_vs2_data_0_1_T_40 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 36:46]
                node _io_vs2_data_0_1_T_41 = tail(_io_vs2_data_0_1_T_40, 1) @[vec_reg_file.scala 36:46]
                io.vs2_data[0][1] <= vrf[_io_vs2_data_0_1_T_41][1] @[vec_reg_file.scala 36:27]
                skip @[vec_reg_file.scala 31:121]
              else : @[vec_reg_file.scala 37:109]
                node _T_104 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 37:30]
                node _T_105 = eq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 37:55]
                node _T_106 = neq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 37:89]
                node _T_107 = and(_T_105, _T_106) @[vec_reg_file.scala 37:73]
                node _T_108 = and(_T_104, _T_107) @[vec_reg_file.scala 37:39]
                when _T_108 : @[vec_reg_file.scala 37:109]
                  node _io_vs2_data_0_0_T_42 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_0_0_T_43 = tail(_io_vs2_data_0_0_T_42, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_0_0_T_44 = bits(_io_vs2_data_0_0_T_43, 2, 0)
                  io.vs2_data[0][0] <= io.vd_data[_io_vs2_data_0_0_T_44][0] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_0_0_T_63 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_0_0_T_64 = tail(_io_vs1_data_0_0_T_63, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_64][0] @[vec_reg_file.scala 42:27]
                  node _io_vs2_data_0_1_T_42 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_0_1_T_43 = tail(_io_vs2_data_0_1_T_42, 1) @[vec_reg_file.scala 41:53]
                  node _io_vs2_data_0_1_T_44 = bits(_io_vs2_data_0_1_T_43, 2, 0)
                  io.vs2_data[0][1] <= io.vd_data[_io_vs2_data_0_1_T_44][1] @[vec_reg_file.scala 41:27]
                  node _io_vs1_data_0_1_T_63 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 42:46]
                  node _io_vs1_data_0_1_T_64 = tail(_io_vs1_data_0_1_T_63, 1) @[vec_reg_file.scala 42:46]
                  io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_64][1] @[vec_reg_file.scala 42:27]
                  skip @[vec_reg_file.scala 37:109]
                else : @[vec_reg_file.scala 43:127]
                  node _T_109 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 43:30]
                  node _T_110 = eq(io.vs2_addr, io.wb_vd_addr) @[vec_reg_file.scala 43:55]
                  node _T_111 = and(_T_109, _T_110) @[vec_reg_file.scala 43:39]
                  node _T_112 = eq(io.vs1_addr, io.wb_vd_addr) @[vec_reg_file.scala 43:90]
                  node _T_113 = and(_T_111, _T_112) @[vec_reg_file.scala 43:74]
                  node _T_114 = eq(UInt<1>("h00"), io.func3) @[vec_reg_file.scala 43:115]
                  node _T_115 = and(_T_113, _T_114) @[vec_reg_file.scala 43:109]
                  when _T_115 : @[vec_reg_file.scala 43:127]
                    node _io_vs1_data_0_0_T_65 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_0_0_T_66 = tail(_io_vs1_data_0_0_T_65, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_0_0_T_67 = bits(_io_vs1_data_0_0_T_66, 2, 0)
                    io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_67][0] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_0_0_T_45 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_0_0_T_46 = tail(_io_vs2_data_0_0_T_45, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_0_0_T_47 = bits(_io_vs2_data_0_0_T_46, 2, 0)
                    io.vs2_data[0][0] <= io.vd_data[_io_vs2_data_0_0_T_47][0] @[vec_reg_file.scala 48:27]
                    node _io_vs1_data_0_1_T_65 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_0_1_T_66 = tail(_io_vs1_data_0_1_T_65, 1) @[vec_reg_file.scala 47:53]
                    node _io_vs1_data_0_1_T_67 = bits(_io_vs1_data_0_1_T_66, 2, 0)
                    io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_67][1] @[vec_reg_file.scala 47:27]
                    node _io_vs2_data_0_1_T_45 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_0_1_T_46 = tail(_io_vs2_data_0_1_T_45, 1) @[vec_reg_file.scala 48:53]
                    node _io_vs2_data_0_1_T_47 = bits(_io_vs2_data_0_1_T_46, 2, 0)
                    io.vs2_data[0][1] <= io.vd_data[_io_vs2_data_0_1_T_47][1] @[vec_reg_file.scala 48:27]
                    skip @[vec_reg_file.scala 43:127]
                  else : @[vec_reg_file.scala 49:16]
                    node _io_vs1_data_0_0_T_68 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_0_0_T_69 = tail(_io_vs1_data_0_0_T_68, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_69][0] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_0_0_T_48 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_0_0_T_49 = tail(_io_vs2_data_0_0_T_48, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[0][0] <= vrf[_io_vs2_data_0_0_T_49][0] @[vec_reg_file.scala 54:27]
                    node _io_vs1_data_0_1_T_68 = add(io.vs1_addr, UInt<1>("h00")) @[vec_reg_file.scala 53:46]
                    node _io_vs1_data_0_1_T_69 = tail(_io_vs1_data_0_1_T_68, 1) @[vec_reg_file.scala 53:46]
                    io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_69][1] @[vec_reg_file.scala 53:27]
                    node _io_vs2_data_0_1_T_48 = add(io.vs2_addr, UInt<1>("h00")) @[vec_reg_file.scala 54:46]
                    node _io_vs2_data_0_1_T_49 = tail(_io_vs2_data_0_1_T_48, 1) @[vec_reg_file.scala 54:46]
                    io.vs2_data[0][1] <= vrf[_io_vs2_data_0_1_T_49][1] @[vec_reg_file.scala 54:27]
                    skip @[vec_reg_file.scala 49:16]
              skip @[vec_reg_file.scala 30:36]
            else : @[vec_reg_file.scala 58:13]
              node _T_116 = eq(io.reg_write, UInt<1>("h01")) @[vec_reg_file.scala 59:24]
              node _T_117 = eq(io.vd_addr, io.wb_vd_addr) @[vec_reg_file.scala 59:48]
              node _T_118 = and(_T_116, _T_117) @[vec_reg_file.scala 59:33]
              when _T_118 : @[vec_reg_file.scala 59:67]
                node _io_vs1_data_0_0_T_70 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_0_0_T_71 = tail(_io_vs1_data_0_0_T_70, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_0_0_T_72 = bits(_io_vs1_data_0_0_T_71, 2, 0)
                io.vs1_data[0][0] <= io.vd_data[_io_vs1_data_0_0_T_72][0] @[vec_reg_file.scala 63:27]
                node _io_vs1_data_0_1_T_70 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_0_1_T_71 = tail(_io_vs1_data_0_1_T_70, 1) @[vec_reg_file.scala 63:52]
                node _io_vs1_data_0_1_T_72 = bits(_io_vs1_data_0_1_T_71, 2, 0)
                io.vs1_data[0][1] <= io.vd_data[_io_vs1_data_0_1_T_72][1] @[vec_reg_file.scala 63:27]
                skip @[vec_reg_file.scala 59:67]
              else : @[vec_reg_file.scala 65:16]
                node _io_vs1_data_0_0_T_73 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_0_0_T_74 = tail(_io_vs1_data_0_0_T_73, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[0][0] <= vrf[_io_vs1_data_0_0_T_74][0] @[vec_reg_file.scala 69:27]
                node _io_vs1_data_0_1_T_73 = add(io.vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 69:45]
                node _io_vs1_data_0_1_T_74 = tail(_io_vs1_data_0_1_T_73, 1) @[vec_reg_file.scala 69:45]
                io.vs1_data[0][1] <= vrf[_io_vs1_data_0_1_T_74][1] @[vec_reg_file.scala 69:27]
                skip @[vec_reg_file.scala 65:16]
              skip @[vec_reg_file.scala 58:13]
            skip @[vec_reg_file.scala 97:15]
    io.vs0_data <= vrf[0][0] @[vec_reg_file.scala 109:13]
    when io.reg_write : @[vec_reg_file.scala 111:23]
      node _T_119 = eq(io.lmul, UInt<1>("h00")) @[vec_reg_file.scala 112:17]
      when _T_119 : @[vec_reg_file.scala 112:24]
        node _T_120 = add(io.wb_vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 78:27]
        node _T_121 = tail(_T_120, 1) @[vec_reg_file.scala 78:27]
        vrf[_T_121][0] <= io.vd_data[0][0] @[vec_reg_file.scala 78:40]
        node _T_122 = add(io.wb_vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 78:27]
        node _T_123 = tail(_T_122, 1) @[vec_reg_file.scala 78:27]
        vrf[_T_123][1] <= io.vd_data[0][1] @[vec_reg_file.scala 78:40]
        skip @[vec_reg_file.scala 112:24]
      else : @[vec_reg_file.scala 114:28]
        node _T_124 = eq(io.lmul, UInt<1>("h01")) @[vec_reg_file.scala 114:21]
        when _T_124 : @[vec_reg_file.scala 114:28]
          node _T_125 = add(io.wb_vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 78:27]
          node _T_126 = tail(_T_125, 1) @[vec_reg_file.scala 78:27]
          vrf[_T_126][0] <= io.vd_data[0][0] @[vec_reg_file.scala 78:40]
          node _T_127 = add(io.wb_vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 78:27]
          node _T_128 = tail(_T_127, 1) @[vec_reg_file.scala 78:27]
          vrf[_T_128][1] <= io.vd_data[0][1] @[vec_reg_file.scala 78:40]
          node _T_129 = add(io.wb_vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 78:27]
          node _T_130 = tail(_T_129, 1) @[vec_reg_file.scala 78:27]
          vrf[_T_130][0] <= io.vd_data[1][0] @[vec_reg_file.scala 78:40]
          node _T_131 = add(io.wb_vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 78:27]
          node _T_132 = tail(_T_131, 1) @[vec_reg_file.scala 78:27]
          vrf[_T_132][1] <= io.vd_data[1][1] @[vec_reg_file.scala 78:40]
          skip @[vec_reg_file.scala 114:28]
        else : @[vec_reg_file.scala 116:28]
          node _T_133 = eq(io.lmul, UInt<2>("h02")) @[vec_reg_file.scala 116:21]
          when _T_133 : @[vec_reg_file.scala 116:28]
            node _T_134 = add(io.wb_vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 78:27]
            node _T_135 = tail(_T_134, 1) @[vec_reg_file.scala 78:27]
            vrf[_T_135][0] <= io.vd_data[0][0] @[vec_reg_file.scala 78:40]
            node _T_136 = add(io.wb_vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 78:27]
            node _T_137 = tail(_T_136, 1) @[vec_reg_file.scala 78:27]
            vrf[_T_137][1] <= io.vd_data[0][1] @[vec_reg_file.scala 78:40]
            node _T_138 = add(io.wb_vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 78:27]
            node _T_139 = tail(_T_138, 1) @[vec_reg_file.scala 78:27]
            vrf[_T_139][0] <= io.vd_data[1][0] @[vec_reg_file.scala 78:40]
            node _T_140 = add(io.wb_vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 78:27]
            node _T_141 = tail(_T_140, 1) @[vec_reg_file.scala 78:27]
            vrf[_T_141][1] <= io.vd_data[1][1] @[vec_reg_file.scala 78:40]
            node _T_142 = add(io.wb_vd_addr, UInt<2>("h02")) @[vec_reg_file.scala 78:27]
            node _T_143 = tail(_T_142, 1) @[vec_reg_file.scala 78:27]
            vrf[_T_143][0] <= io.vd_data[2][0] @[vec_reg_file.scala 78:40]
            node _T_144 = add(io.wb_vd_addr, UInt<2>("h02")) @[vec_reg_file.scala 78:27]
            node _T_145 = tail(_T_144, 1) @[vec_reg_file.scala 78:27]
            vrf[_T_145][1] <= io.vd_data[2][1] @[vec_reg_file.scala 78:40]
            node _T_146 = add(io.wb_vd_addr, UInt<2>("h03")) @[vec_reg_file.scala 78:27]
            node _T_147 = tail(_T_146, 1) @[vec_reg_file.scala 78:27]
            vrf[_T_147][0] <= io.vd_data[3][0] @[vec_reg_file.scala 78:40]
            node _T_148 = add(io.wb_vd_addr, UInt<2>("h03")) @[vec_reg_file.scala 78:27]
            node _T_149 = tail(_T_148, 1) @[vec_reg_file.scala 78:27]
            vrf[_T_149][1] <= io.vd_data[3][1] @[vec_reg_file.scala 78:40]
            skip @[vec_reg_file.scala 116:28]
          else : @[vec_reg_file.scala 118:28]
            node _T_150 = eq(io.lmul, UInt<2>("h03")) @[vec_reg_file.scala 118:21]
            when _T_150 : @[vec_reg_file.scala 118:28]
              node _T_151 = add(io.wb_vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 78:27]
              node _T_152 = tail(_T_151, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_152][0] <= io.vd_data[0][0] @[vec_reg_file.scala 78:40]
              node _T_153 = add(io.wb_vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 78:27]
              node _T_154 = tail(_T_153, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_154][1] <= io.vd_data[0][1] @[vec_reg_file.scala 78:40]
              node _T_155 = add(io.wb_vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 78:27]
              node _T_156 = tail(_T_155, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_156][0] <= io.vd_data[1][0] @[vec_reg_file.scala 78:40]
              node _T_157 = add(io.wb_vd_addr, UInt<1>("h01")) @[vec_reg_file.scala 78:27]
              node _T_158 = tail(_T_157, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_158][1] <= io.vd_data[1][1] @[vec_reg_file.scala 78:40]
              node _T_159 = add(io.wb_vd_addr, UInt<2>("h02")) @[vec_reg_file.scala 78:27]
              node _T_160 = tail(_T_159, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_160][0] <= io.vd_data[2][0] @[vec_reg_file.scala 78:40]
              node _T_161 = add(io.wb_vd_addr, UInt<2>("h02")) @[vec_reg_file.scala 78:27]
              node _T_162 = tail(_T_161, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_162][1] <= io.vd_data[2][1] @[vec_reg_file.scala 78:40]
              node _T_163 = add(io.wb_vd_addr, UInt<2>("h03")) @[vec_reg_file.scala 78:27]
              node _T_164 = tail(_T_163, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_164][0] <= io.vd_data[3][0] @[vec_reg_file.scala 78:40]
              node _T_165 = add(io.wb_vd_addr, UInt<2>("h03")) @[vec_reg_file.scala 78:27]
              node _T_166 = tail(_T_165, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_166][1] <= io.vd_data[3][1] @[vec_reg_file.scala 78:40]
              node _T_167 = add(io.wb_vd_addr, UInt<3>("h04")) @[vec_reg_file.scala 78:27]
              node _T_168 = tail(_T_167, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_168][0] <= io.vd_data[4][0] @[vec_reg_file.scala 78:40]
              node _T_169 = add(io.wb_vd_addr, UInt<3>("h04")) @[vec_reg_file.scala 78:27]
              node _T_170 = tail(_T_169, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_170][1] <= io.vd_data[4][1] @[vec_reg_file.scala 78:40]
              node _T_171 = add(io.wb_vd_addr, UInt<3>("h05")) @[vec_reg_file.scala 78:27]
              node _T_172 = tail(_T_171, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_172][0] <= io.vd_data[5][0] @[vec_reg_file.scala 78:40]
              node _T_173 = add(io.wb_vd_addr, UInt<3>("h05")) @[vec_reg_file.scala 78:27]
              node _T_174 = tail(_T_173, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_174][1] <= io.vd_data[5][1] @[vec_reg_file.scala 78:40]
              node _T_175 = add(io.wb_vd_addr, UInt<3>("h06")) @[vec_reg_file.scala 78:27]
              node _T_176 = tail(_T_175, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_176][0] <= io.vd_data[6][0] @[vec_reg_file.scala 78:40]
              node _T_177 = add(io.wb_vd_addr, UInt<3>("h06")) @[vec_reg_file.scala 78:27]
              node _T_178 = tail(_T_177, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_178][1] <= io.vd_data[6][1] @[vec_reg_file.scala 78:40]
              node _T_179 = add(io.wb_vd_addr, UInt<3>("h07")) @[vec_reg_file.scala 78:27]
              node _T_180 = tail(_T_179, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_180][0] <= io.vd_data[7][0] @[vec_reg_file.scala 78:40]
              node _T_181 = add(io.wb_vd_addr, UInt<3>("h07")) @[vec_reg_file.scala 78:27]
              node _T_182 = tail(_T_181, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_182][1] <= io.vd_data[7][1] @[vec_reg_file.scala 78:40]
              skip @[vec_reg_file.scala 118:28]
            else : @[vec_reg_file.scala 120:15]
              node _T_183 = add(io.wb_vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 78:27]
              node _T_184 = tail(_T_183, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_184][0] <= io.vd_data[0][0] @[vec_reg_file.scala 78:40]
              node _T_185 = add(io.wb_vd_addr, UInt<1>("h00")) @[vec_reg_file.scala 78:27]
              node _T_186 = tail(_T_185, 1) @[vec_reg_file.scala 78:27]
              vrf[_T_186][1] <= io.vd_data[0][1] @[vec_reg_file.scala 78:40]
              skip @[vec_reg_file.scala 120:15]
      skip @[vec_reg_file.scala 111:23]
    
  module Vcsr : 
    input clock : Clock
    input reset : Reset
    output io : {flip vtype_input : UInt<11>, flip vec_config : UInt<1>, vl_out : SInt<32>, vtype_out : UInt<32>, sew : UInt<5>}
    
    reg vtypeReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h010"))) @[Vcsr.scala 15:23]
    reg vlReg : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h04")))) @[Vcsr.scala 16:20]
    reg vstart : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Vcsr.scala 17:21]
    node _T = eq(io.vec_config, UInt<1>("h01")) @[Vcsr.scala 19:21]
    when _T : @[Vcsr.scala 19:30]
      node vtypeReg_hi = mux(UInt<1>("h00"), UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
      node _vtypeReg_T = cat(vtypeReg_hi, io.vtype_input) @[Cat.scala 30:58]
      vtypeReg <= _vtypeReg_T @[Vcsr.scala 20:14]
      skip @[Vcsr.scala 19:30]
    io.vl_out <= vlReg @[Vcsr.scala 24:11]
    io.vtype_out <= vtypeReg @[Vcsr.scala 25:14]
    node _io_sew_T = bits(vtypeReg, 5, 3) @[Vcsr.scala 27:19]
    io.sew <= _io_sew_T @[Vcsr.scala 27:8]
    
  module decode_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip instr : UInt<32>, flip wb_de_instr_in : UInt<32>, flip rs1_data : SInt<32>, sew_out : UInt<5>, vs1_data_out : SInt<64>[2][8], vs2_data_out : SInt<64>[2][8], flip vsd_data_in : SInt<64>[2][8], alu_op_out : UInt<6>, de_write_en : UInt<1>, de_read_en : UInt<1>, de_reg_write : UInt<1>, flip wb_reg_write_in : UInt<1>}
    
    inst vec_cu_module of vec_control_unit @[decode_stage.scala 24:31]
    vec_cu_module.clock <= clock
    vec_cu_module.reset <= reset
    inst vec_reg_module of vec_reg_file @[decode_stage.scala 27:32]
    vec_reg_module.clock <= clock
    vec_reg_module.reset <= reset
    inst vcsr_module of Vcsr @[decode_stage.scala 30:29]
    vcsr_module.clock <= clock
    vcsr_module.reset <= reset
    vec_cu_module.io.instr <= io.instr @[decode_stage.scala 34:28]
    node _vec_reg_module_io_vs1_addr_T = bits(io.instr, 19, 15) @[decode_stage.scala 36:43]
    vec_reg_module.io.vs1_addr <= _vec_reg_module_io_vs1_addr_T @[decode_stage.scala 36:32]
    node _vec_reg_module_io_func3_T = bits(io.instr, 14, 12) @[decode_stage.scala 37:40]
    vec_reg_module.io.func3 <= _vec_reg_module_io_func3_T @[decode_stage.scala 37:29]
    node _vec_reg_module_io_vs2_addr_T = bits(io.instr, 24, 20) @[decode_stage.scala 38:43]
    vec_reg_module.io.vs2_addr <= _vec_reg_module_io_vs2_addr_T @[decode_stage.scala 38:32]
    node _vec_reg_module_io_vd_addr_T = bits(io.instr, 11, 7) @[decode_stage.scala 39:42]
    vec_reg_module.io.vd_addr <= _vec_reg_module_io_vd_addr_T @[decode_stage.scala 39:31]
    node _vec_reg_module_io_lmul_T = bits(vcsr_module.io.vtype_out, 2, 0) @[decode_stage.scala 40:55]
    vec_reg_module.io.lmul <= _vec_reg_module_io_lmul_T @[decode_stage.scala 40:28]
    node _vec_reg_module_io_sew_T = bits(vcsr_module.io.vtype_out, 5, 3) @[decode_stage.scala 41:54]
    vec_reg_module.io.sew <= _vec_reg_module_io_sew_T @[decode_stage.scala 41:27]
    vec_reg_module.io.vl <= vcsr_module.io.vl_out @[decode_stage.scala 42:26]
    vec_reg_module.io.reg_write <= io.wb_reg_write_in @[decode_stage.scala 43:33]
    vec_reg_module.io.vtype <= vcsr_module.io.vtype_out @[decode_stage.scala 44:29]
    node _vec_reg_module_io_wb_vd_addr_T = bits(io.wb_de_instr_in, 11, 7) @[decode_stage.scala 45:54]
    vec_reg_module.io.wb_vd_addr <= _vec_reg_module_io_wb_vd_addr_T @[decode_stage.scala 45:34]
    vec_reg_module.io.store_vs3_to_mem <= vec_cu_module.io.store_vs3_to_mem @[decode_stage.scala 46:40]
    vcsr_module.io.vec_config <= vec_cu_module.io.vec_config @[decode_stage.scala 49:31]
    node _vcsr_module_io_vtype_input_T = bits(io.instr, 30, 20) @[decode_stage.scala 50:43]
    vcsr_module.io.vtype_input <= _vcsr_module_io_vtype_input_T @[decode_stage.scala 50:32]
    io.sew_out <= vcsr_module.io.sew @[decode_stage.scala 53:16]
    io.de_write_en <= vec_cu_module.io.mem_write @[decode_stage.scala 54:20]
    io.de_read_en <= vec_cu_module.io.mem_read @[decode_stage.scala 55:19]
    io.de_reg_write <= vec_cu_module.io.reg_write @[decode_stage.scala 56:21]
    node _io_vs1_data_out_0_0_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_0_0_T_1 = asSInt(_io_vs1_data_out_0_0_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_0_0_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_0_0_T_3 = mux(_io_vs1_data_out_0_0_T_2, io.rs1_data, vec_reg_module.io.vs1_data[0][0]) @[Mux.scala 80:57]
    node _io_vs1_data_out_0_0_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_0_0_T_5 = mux(_io_vs1_data_out_0_0_T_4, _io_vs1_data_out_0_0_T_1, _io_vs1_data_out_0_0_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_0_0_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_0_0_T_7 = mux(_io_vs1_data_out_0_0_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_0_0_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[0][0] <= _io_vs1_data_out_0_0_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_0_1_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_0_1_T_1 = asSInt(_io_vs1_data_out_0_1_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_0_1_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_0_1_T_3 = mux(_io_vs1_data_out_0_1_T_2, io.rs1_data, vec_reg_module.io.vs1_data[0][1]) @[Mux.scala 80:57]
    node _io_vs1_data_out_0_1_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_0_1_T_5 = mux(_io_vs1_data_out_0_1_T_4, _io_vs1_data_out_0_1_T_1, _io_vs1_data_out_0_1_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_0_1_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_0_1_T_7 = mux(_io_vs1_data_out_0_1_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_0_1_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[0][1] <= _io_vs1_data_out_0_1_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_1_0_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_1_0_T_1 = asSInt(_io_vs1_data_out_1_0_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_1_0_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_1_0_T_3 = mux(_io_vs1_data_out_1_0_T_2, io.rs1_data, vec_reg_module.io.vs1_data[1][0]) @[Mux.scala 80:57]
    node _io_vs1_data_out_1_0_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_1_0_T_5 = mux(_io_vs1_data_out_1_0_T_4, _io_vs1_data_out_1_0_T_1, _io_vs1_data_out_1_0_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_1_0_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_1_0_T_7 = mux(_io_vs1_data_out_1_0_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_1_0_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[1][0] <= _io_vs1_data_out_1_0_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_1_1_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_1_1_T_1 = asSInt(_io_vs1_data_out_1_1_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_1_1_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_1_1_T_3 = mux(_io_vs1_data_out_1_1_T_2, io.rs1_data, vec_reg_module.io.vs1_data[1][1]) @[Mux.scala 80:57]
    node _io_vs1_data_out_1_1_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_1_1_T_5 = mux(_io_vs1_data_out_1_1_T_4, _io_vs1_data_out_1_1_T_1, _io_vs1_data_out_1_1_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_1_1_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_1_1_T_7 = mux(_io_vs1_data_out_1_1_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_1_1_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[1][1] <= _io_vs1_data_out_1_1_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_2_0_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_2_0_T_1 = asSInt(_io_vs1_data_out_2_0_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_2_0_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_2_0_T_3 = mux(_io_vs1_data_out_2_0_T_2, io.rs1_data, vec_reg_module.io.vs1_data[2][0]) @[Mux.scala 80:57]
    node _io_vs1_data_out_2_0_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_2_0_T_5 = mux(_io_vs1_data_out_2_0_T_4, _io_vs1_data_out_2_0_T_1, _io_vs1_data_out_2_0_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_2_0_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_2_0_T_7 = mux(_io_vs1_data_out_2_0_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_2_0_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[2][0] <= _io_vs1_data_out_2_0_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_2_1_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_2_1_T_1 = asSInt(_io_vs1_data_out_2_1_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_2_1_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_2_1_T_3 = mux(_io_vs1_data_out_2_1_T_2, io.rs1_data, vec_reg_module.io.vs1_data[2][1]) @[Mux.scala 80:57]
    node _io_vs1_data_out_2_1_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_2_1_T_5 = mux(_io_vs1_data_out_2_1_T_4, _io_vs1_data_out_2_1_T_1, _io_vs1_data_out_2_1_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_2_1_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_2_1_T_7 = mux(_io_vs1_data_out_2_1_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_2_1_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[2][1] <= _io_vs1_data_out_2_1_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_3_0_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_3_0_T_1 = asSInt(_io_vs1_data_out_3_0_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_3_0_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_3_0_T_3 = mux(_io_vs1_data_out_3_0_T_2, io.rs1_data, vec_reg_module.io.vs1_data[3][0]) @[Mux.scala 80:57]
    node _io_vs1_data_out_3_0_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_3_0_T_5 = mux(_io_vs1_data_out_3_0_T_4, _io_vs1_data_out_3_0_T_1, _io_vs1_data_out_3_0_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_3_0_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_3_0_T_7 = mux(_io_vs1_data_out_3_0_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_3_0_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[3][0] <= _io_vs1_data_out_3_0_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_3_1_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_3_1_T_1 = asSInt(_io_vs1_data_out_3_1_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_3_1_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_3_1_T_3 = mux(_io_vs1_data_out_3_1_T_2, io.rs1_data, vec_reg_module.io.vs1_data[3][1]) @[Mux.scala 80:57]
    node _io_vs1_data_out_3_1_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_3_1_T_5 = mux(_io_vs1_data_out_3_1_T_4, _io_vs1_data_out_3_1_T_1, _io_vs1_data_out_3_1_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_3_1_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_3_1_T_7 = mux(_io_vs1_data_out_3_1_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_3_1_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[3][1] <= _io_vs1_data_out_3_1_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_4_0_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_4_0_T_1 = asSInt(_io_vs1_data_out_4_0_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_4_0_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_4_0_T_3 = mux(_io_vs1_data_out_4_0_T_2, io.rs1_data, vec_reg_module.io.vs1_data[4][0]) @[Mux.scala 80:57]
    node _io_vs1_data_out_4_0_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_4_0_T_5 = mux(_io_vs1_data_out_4_0_T_4, _io_vs1_data_out_4_0_T_1, _io_vs1_data_out_4_0_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_4_0_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_4_0_T_7 = mux(_io_vs1_data_out_4_0_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_4_0_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[4][0] <= _io_vs1_data_out_4_0_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_4_1_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_4_1_T_1 = asSInt(_io_vs1_data_out_4_1_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_4_1_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_4_1_T_3 = mux(_io_vs1_data_out_4_1_T_2, io.rs1_data, vec_reg_module.io.vs1_data[4][1]) @[Mux.scala 80:57]
    node _io_vs1_data_out_4_1_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_4_1_T_5 = mux(_io_vs1_data_out_4_1_T_4, _io_vs1_data_out_4_1_T_1, _io_vs1_data_out_4_1_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_4_1_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_4_1_T_7 = mux(_io_vs1_data_out_4_1_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_4_1_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[4][1] <= _io_vs1_data_out_4_1_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_5_0_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_5_0_T_1 = asSInt(_io_vs1_data_out_5_0_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_5_0_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_5_0_T_3 = mux(_io_vs1_data_out_5_0_T_2, io.rs1_data, vec_reg_module.io.vs1_data[5][0]) @[Mux.scala 80:57]
    node _io_vs1_data_out_5_0_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_5_0_T_5 = mux(_io_vs1_data_out_5_0_T_4, _io_vs1_data_out_5_0_T_1, _io_vs1_data_out_5_0_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_5_0_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_5_0_T_7 = mux(_io_vs1_data_out_5_0_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_5_0_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[5][0] <= _io_vs1_data_out_5_0_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_5_1_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_5_1_T_1 = asSInt(_io_vs1_data_out_5_1_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_5_1_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_5_1_T_3 = mux(_io_vs1_data_out_5_1_T_2, io.rs1_data, vec_reg_module.io.vs1_data[5][1]) @[Mux.scala 80:57]
    node _io_vs1_data_out_5_1_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_5_1_T_5 = mux(_io_vs1_data_out_5_1_T_4, _io_vs1_data_out_5_1_T_1, _io_vs1_data_out_5_1_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_5_1_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_5_1_T_7 = mux(_io_vs1_data_out_5_1_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_5_1_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[5][1] <= _io_vs1_data_out_5_1_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_6_0_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_6_0_T_1 = asSInt(_io_vs1_data_out_6_0_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_6_0_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_6_0_T_3 = mux(_io_vs1_data_out_6_0_T_2, io.rs1_data, vec_reg_module.io.vs1_data[6][0]) @[Mux.scala 80:57]
    node _io_vs1_data_out_6_0_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_6_0_T_5 = mux(_io_vs1_data_out_6_0_T_4, _io_vs1_data_out_6_0_T_1, _io_vs1_data_out_6_0_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_6_0_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_6_0_T_7 = mux(_io_vs1_data_out_6_0_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_6_0_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[6][0] <= _io_vs1_data_out_6_0_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_6_1_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_6_1_T_1 = asSInt(_io_vs1_data_out_6_1_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_6_1_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_6_1_T_3 = mux(_io_vs1_data_out_6_1_T_2, io.rs1_data, vec_reg_module.io.vs1_data[6][1]) @[Mux.scala 80:57]
    node _io_vs1_data_out_6_1_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_6_1_T_5 = mux(_io_vs1_data_out_6_1_T_4, _io_vs1_data_out_6_1_T_1, _io_vs1_data_out_6_1_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_6_1_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_6_1_T_7 = mux(_io_vs1_data_out_6_1_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_6_1_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[6][1] <= _io_vs1_data_out_6_1_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_7_0_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_7_0_T_1 = asSInt(_io_vs1_data_out_7_0_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_7_0_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_7_0_T_3 = mux(_io_vs1_data_out_7_0_T_2, io.rs1_data, vec_reg_module.io.vs1_data[7][0]) @[Mux.scala 80:57]
    node _io_vs1_data_out_7_0_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_7_0_T_5 = mux(_io_vs1_data_out_7_0_T_4, _io_vs1_data_out_7_0_T_1, _io_vs1_data_out_7_0_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_7_0_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_7_0_T_7 = mux(_io_vs1_data_out_7_0_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_7_0_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[7][0] <= _io_vs1_data_out_7_0_T_7 @[decode_stage.scala 61:27]
    node _io_vs1_data_out_7_1_T = bits(io.instr, 19, 15) @[decode_stage.scala 64:26]
    node _io_vs1_data_out_7_1_T_1 = asSInt(_io_vs1_data_out_7_1_T) @[decode_stage.scala 64:34]
    node _io_vs1_data_out_7_1_T_2 = eq(UInt<1>("h01"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_7_1_T_3 = mux(_io_vs1_data_out_7_1_T_2, io.rs1_data, vec_reg_module.io.vs1_data[7][1]) @[Mux.scala 80:57]
    node _io_vs1_data_out_7_1_T_4 = eq(UInt<2>("h02"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_7_1_T_5 = mux(_io_vs1_data_out_7_1_T_4, _io_vs1_data_out_7_1_T_1, _io_vs1_data_out_7_1_T_3) @[Mux.scala 80:57]
    node _io_vs1_data_out_7_1_T_6 = eq(UInt<2>("h03"), vec_cu_module.io.operand_type) @[Mux.scala 80:60]
    node _io_vs1_data_out_7_1_T_7 = mux(_io_vs1_data_out_7_1_T_6, asSInt(UInt<1>("h00")), _io_vs1_data_out_7_1_T_5) @[Mux.scala 80:57]
    io.vs1_data_out[7][1] <= _io_vs1_data_out_7_1_T_7 @[decode_stage.scala 61:27]
    io.vs2_data_out[0][0] <= vec_reg_module.io.vs2_data[0][0] @[decode_stage.scala 70:35]
    io.vs2_data_out[0][1] <= vec_reg_module.io.vs2_data[0][1] @[decode_stage.scala 70:35]
    io.vs2_data_out[1][0] <= vec_reg_module.io.vs2_data[1][0] @[decode_stage.scala 70:35]
    io.vs2_data_out[1][1] <= vec_reg_module.io.vs2_data[1][1] @[decode_stage.scala 70:35]
    io.vs2_data_out[2][0] <= vec_reg_module.io.vs2_data[2][0] @[decode_stage.scala 70:35]
    io.vs2_data_out[2][1] <= vec_reg_module.io.vs2_data[2][1] @[decode_stage.scala 70:35]
    io.vs2_data_out[3][0] <= vec_reg_module.io.vs2_data[3][0] @[decode_stage.scala 70:35]
    io.vs2_data_out[3][1] <= vec_reg_module.io.vs2_data[3][1] @[decode_stage.scala 70:35]
    io.vs2_data_out[4][0] <= vec_reg_module.io.vs2_data[4][0] @[decode_stage.scala 70:35]
    io.vs2_data_out[4][1] <= vec_reg_module.io.vs2_data[4][1] @[decode_stage.scala 70:35]
    io.vs2_data_out[5][0] <= vec_reg_module.io.vs2_data[5][0] @[decode_stage.scala 70:35]
    io.vs2_data_out[5][1] <= vec_reg_module.io.vs2_data[5][1] @[decode_stage.scala 70:35]
    io.vs2_data_out[6][0] <= vec_reg_module.io.vs2_data[6][0] @[decode_stage.scala 70:35]
    io.vs2_data_out[6][1] <= vec_reg_module.io.vs2_data[6][1] @[decode_stage.scala 70:35]
    io.vs2_data_out[7][0] <= vec_reg_module.io.vs2_data[7][0] @[decode_stage.scala 70:35]
    io.vs2_data_out[7][1] <= vec_reg_module.io.vs2_data[7][1] @[decode_stage.scala 70:35]
    node _io_alu_op_out_T = bits(io.instr, 31, 26) @[decode_stage.scala 72:26]
    io.alu_op_out <= _io_alu_op_out_T @[decode_stage.scala 72:15]
    vec_reg_module.io.vd_data[0][0] <= io.vsd_data_in[0][0] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[0][1] <= io.vsd_data_in[0][1] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[1][0] <= io.vsd_data_in[1][0] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[1][1] <= io.vsd_data_in[1][1] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[2][0] <= io.vsd_data_in[2][0] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[2][1] <= io.vsd_data_in[2][1] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[3][0] <= io.vsd_data_in[3][0] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[3][1] <= io.vsd_data_in[3][1] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[4][0] <= io.vsd_data_in[4][0] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[4][1] <= io.vsd_data_in[4][1] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[5][0] <= io.vsd_data_in[5][0] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[5][1] <= io.vsd_data_in[5][1] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[6][0] <= io.vsd_data_in[6][0] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[6][1] <= io.vsd_data_in[6][1] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[7][0] <= io.vsd_data_in[7][0] @[decode_stage.scala 76:45]
    vec_reg_module.io.vd_data[7][1] <= io.vsd_data_in[7][1] @[decode_stage.scala 76:45]
    
  module vec_alu : 
    input clock : Clock
    input reset : Reset
    output io : {flip vs1_in : SInt<64>[2][8], flip vs2_in : SInt<64>[2][8], flip sew : UInt<5>, flip alu_opcode : UInt<6>, vsd_out : SInt<64>[2][8]}
    
    node _io_vsd_out_0_0_a_T = bits(io.vs1_in[0][0], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_0_0_a_T_1 = asSInt(_io_vsd_out_0_0_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_0_0_a_T_2 = bits(io.vs2_in[0][0], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_0_0_a_T_3 = asSInt(_io_vsd_out_0_0_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_0_0_a_T_4 = add(_io_vsd_out_0_0_a_T_1, _io_vsd_out_0_0_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_0_0_a_T_5 = tail(_io_vsd_out_0_0_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_0_0_a_T_6 = asSInt(_io_vsd_out_0_0_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_0_0_a_T_7 = sub(_io_vsd_out_0_0_a_T_1, _io_vsd_out_0_0_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_0_0_a_T_8 = tail(_io_vsd_out_0_0_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_0_0_a_T_9 = asSInt(_io_vsd_out_0_0_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_0_0_a_T_10 = sub(_io_vsd_out_0_0_a_T_3, _io_vsd_out_0_0_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_0_0_a_T_11 = tail(_io_vsd_out_0_0_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_0_0_a_T_12 = asSInt(_io_vsd_out_0_0_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_0_0_a_T_13 = and(_io_vsd_out_0_0_a_T_1, _io_vsd_out_0_0_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_0_0_a_T_14 = asSInt(_io_vsd_out_0_0_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_0_0_a_T_15 = or(_io_vsd_out_0_0_a_T_1, _io_vsd_out_0_0_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_0_0_a_T_16 = asSInt(_io_vsd_out_0_0_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_0_0_a_T_17 = xor(_io_vsd_out_0_0_a_T_1, _io_vsd_out_0_0_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_0_0_a_T_18 = asSInt(_io_vsd_out_0_0_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_0_0_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_0_a_T_20 = mux(_io_vsd_out_0_0_a_T_19, _io_vsd_out_0_0_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_0_0_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_0_a_T_22 = mux(_io_vsd_out_0_0_a_T_21, _io_vsd_out_0_0_a_T_9, _io_vsd_out_0_0_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_0_0_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_0_a_T_24 = mux(_io_vsd_out_0_0_a_T_23, _io_vsd_out_0_0_a_T_12, _io_vsd_out_0_0_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_0_0_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_0_a_T_26 = mux(_io_vsd_out_0_0_a_T_25, _io_vsd_out_0_0_a_T_14, _io_vsd_out_0_0_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_0_0_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_0_a_T_28 = mux(_io_vsd_out_0_0_a_T_27, _io_vsd_out_0_0_a_T_16, _io_vsd_out_0_0_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_0_0_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_0_0_a = mux(_io_vsd_out_0_0_a_T_29, _io_vsd_out_0_0_a_T_18, _io_vsd_out_0_0_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_0_0_b_T = bits(io.vs1_in[0][0], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_0_0_b_T_1 = asSInt(_io_vsd_out_0_0_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_0_0_b_T_2 = bits(io.vs2_in[0][0], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_0_0_b_T_3 = asSInt(_io_vsd_out_0_0_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_0_0_b_T_4 = add(_io_vsd_out_0_0_b_T_1, _io_vsd_out_0_0_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_0_0_b_T_5 = tail(_io_vsd_out_0_0_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_0_0_b_T_6 = asSInt(_io_vsd_out_0_0_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_0_0_b_T_7 = sub(_io_vsd_out_0_0_b_T_1, _io_vsd_out_0_0_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_0_0_b_T_8 = tail(_io_vsd_out_0_0_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_0_0_b_T_9 = asSInt(_io_vsd_out_0_0_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_0_0_b_T_10 = sub(_io_vsd_out_0_0_b_T_3, _io_vsd_out_0_0_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_0_0_b_T_11 = tail(_io_vsd_out_0_0_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_0_0_b_T_12 = asSInt(_io_vsd_out_0_0_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_0_0_b_T_13 = and(_io_vsd_out_0_0_b_T_1, _io_vsd_out_0_0_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_0_0_b_T_14 = asSInt(_io_vsd_out_0_0_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_0_0_b_T_15 = or(_io_vsd_out_0_0_b_T_1, _io_vsd_out_0_0_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_0_0_b_T_16 = asSInt(_io_vsd_out_0_0_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_0_0_b_T_17 = xor(_io_vsd_out_0_0_b_T_1, _io_vsd_out_0_0_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_0_0_b_T_18 = asSInt(_io_vsd_out_0_0_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_0_0_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_0_b_T_20 = mux(_io_vsd_out_0_0_b_T_19, _io_vsd_out_0_0_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_0_0_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_0_b_T_22 = mux(_io_vsd_out_0_0_b_T_21, _io_vsd_out_0_0_b_T_9, _io_vsd_out_0_0_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_0_0_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_0_b_T_24 = mux(_io_vsd_out_0_0_b_T_23, _io_vsd_out_0_0_b_T_12, _io_vsd_out_0_0_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_0_0_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_0_b_T_26 = mux(_io_vsd_out_0_0_b_T_25, _io_vsd_out_0_0_b_T_14, _io_vsd_out_0_0_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_0_0_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_0_b_T_28 = mux(_io_vsd_out_0_0_b_T_27, _io_vsd_out_0_0_b_T_16, _io_vsd_out_0_0_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_0_0_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_0_0_b = mux(_io_vsd_out_0_0_b_T_29, _io_vsd_out_0_0_b_T_18, _io_vsd_out_0_0_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_0_0_lo = asUInt(io_vsd_out_0_0_b) @[Cat.scala 30:58]
    node io_vsd_out_0_0_hi = asUInt(io_vsd_out_0_0_a) @[Cat.scala 30:58]
    node _io_vsd_out_0_0_T = cat(io_vsd_out_0_0_hi, io_vsd_out_0_0_lo) @[Cat.scala 30:58]
    node _io_vsd_out_0_0_T_1 = asSInt(_io_vsd_out_0_0_T) @[vec_alu.scala 46:14]
    io.vsd_out[0][0] <= _io_vsd_out_0_0_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_0_1_a_T = bits(io.vs1_in[0][1], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_0_1_a_T_1 = asSInt(_io_vsd_out_0_1_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_0_1_a_T_2 = bits(io.vs2_in[0][1], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_0_1_a_T_3 = asSInt(_io_vsd_out_0_1_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_0_1_a_T_4 = add(_io_vsd_out_0_1_a_T_1, _io_vsd_out_0_1_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_0_1_a_T_5 = tail(_io_vsd_out_0_1_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_0_1_a_T_6 = asSInt(_io_vsd_out_0_1_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_0_1_a_T_7 = sub(_io_vsd_out_0_1_a_T_1, _io_vsd_out_0_1_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_0_1_a_T_8 = tail(_io_vsd_out_0_1_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_0_1_a_T_9 = asSInt(_io_vsd_out_0_1_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_0_1_a_T_10 = sub(_io_vsd_out_0_1_a_T_3, _io_vsd_out_0_1_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_0_1_a_T_11 = tail(_io_vsd_out_0_1_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_0_1_a_T_12 = asSInt(_io_vsd_out_0_1_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_0_1_a_T_13 = and(_io_vsd_out_0_1_a_T_1, _io_vsd_out_0_1_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_0_1_a_T_14 = asSInt(_io_vsd_out_0_1_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_0_1_a_T_15 = or(_io_vsd_out_0_1_a_T_1, _io_vsd_out_0_1_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_0_1_a_T_16 = asSInt(_io_vsd_out_0_1_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_0_1_a_T_17 = xor(_io_vsd_out_0_1_a_T_1, _io_vsd_out_0_1_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_0_1_a_T_18 = asSInt(_io_vsd_out_0_1_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_0_1_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_1_a_T_20 = mux(_io_vsd_out_0_1_a_T_19, _io_vsd_out_0_1_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_0_1_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_1_a_T_22 = mux(_io_vsd_out_0_1_a_T_21, _io_vsd_out_0_1_a_T_9, _io_vsd_out_0_1_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_0_1_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_1_a_T_24 = mux(_io_vsd_out_0_1_a_T_23, _io_vsd_out_0_1_a_T_12, _io_vsd_out_0_1_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_0_1_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_1_a_T_26 = mux(_io_vsd_out_0_1_a_T_25, _io_vsd_out_0_1_a_T_14, _io_vsd_out_0_1_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_0_1_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_1_a_T_28 = mux(_io_vsd_out_0_1_a_T_27, _io_vsd_out_0_1_a_T_16, _io_vsd_out_0_1_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_0_1_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_0_1_a = mux(_io_vsd_out_0_1_a_T_29, _io_vsd_out_0_1_a_T_18, _io_vsd_out_0_1_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_0_1_b_T = bits(io.vs1_in[0][1], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_0_1_b_T_1 = asSInt(_io_vsd_out_0_1_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_0_1_b_T_2 = bits(io.vs2_in[0][1], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_0_1_b_T_3 = asSInt(_io_vsd_out_0_1_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_0_1_b_T_4 = add(_io_vsd_out_0_1_b_T_1, _io_vsd_out_0_1_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_0_1_b_T_5 = tail(_io_vsd_out_0_1_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_0_1_b_T_6 = asSInt(_io_vsd_out_0_1_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_0_1_b_T_7 = sub(_io_vsd_out_0_1_b_T_1, _io_vsd_out_0_1_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_0_1_b_T_8 = tail(_io_vsd_out_0_1_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_0_1_b_T_9 = asSInt(_io_vsd_out_0_1_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_0_1_b_T_10 = sub(_io_vsd_out_0_1_b_T_3, _io_vsd_out_0_1_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_0_1_b_T_11 = tail(_io_vsd_out_0_1_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_0_1_b_T_12 = asSInt(_io_vsd_out_0_1_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_0_1_b_T_13 = and(_io_vsd_out_0_1_b_T_1, _io_vsd_out_0_1_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_0_1_b_T_14 = asSInt(_io_vsd_out_0_1_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_0_1_b_T_15 = or(_io_vsd_out_0_1_b_T_1, _io_vsd_out_0_1_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_0_1_b_T_16 = asSInt(_io_vsd_out_0_1_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_0_1_b_T_17 = xor(_io_vsd_out_0_1_b_T_1, _io_vsd_out_0_1_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_0_1_b_T_18 = asSInt(_io_vsd_out_0_1_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_0_1_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_1_b_T_20 = mux(_io_vsd_out_0_1_b_T_19, _io_vsd_out_0_1_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_0_1_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_1_b_T_22 = mux(_io_vsd_out_0_1_b_T_21, _io_vsd_out_0_1_b_T_9, _io_vsd_out_0_1_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_0_1_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_1_b_T_24 = mux(_io_vsd_out_0_1_b_T_23, _io_vsd_out_0_1_b_T_12, _io_vsd_out_0_1_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_0_1_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_1_b_T_26 = mux(_io_vsd_out_0_1_b_T_25, _io_vsd_out_0_1_b_T_14, _io_vsd_out_0_1_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_0_1_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_0_1_b_T_28 = mux(_io_vsd_out_0_1_b_T_27, _io_vsd_out_0_1_b_T_16, _io_vsd_out_0_1_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_0_1_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_0_1_b = mux(_io_vsd_out_0_1_b_T_29, _io_vsd_out_0_1_b_T_18, _io_vsd_out_0_1_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_0_1_lo = asUInt(io_vsd_out_0_1_b) @[Cat.scala 30:58]
    node io_vsd_out_0_1_hi = asUInt(io_vsd_out_0_1_a) @[Cat.scala 30:58]
    node _io_vsd_out_0_1_T = cat(io_vsd_out_0_1_hi, io_vsd_out_0_1_lo) @[Cat.scala 30:58]
    node _io_vsd_out_0_1_T_1 = asSInt(_io_vsd_out_0_1_T) @[vec_alu.scala 46:14]
    io.vsd_out[0][1] <= _io_vsd_out_0_1_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_1_0_a_T = bits(io.vs1_in[1][0], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_1_0_a_T_1 = asSInt(_io_vsd_out_1_0_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_1_0_a_T_2 = bits(io.vs2_in[1][0], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_1_0_a_T_3 = asSInt(_io_vsd_out_1_0_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_1_0_a_T_4 = add(_io_vsd_out_1_0_a_T_1, _io_vsd_out_1_0_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_1_0_a_T_5 = tail(_io_vsd_out_1_0_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_1_0_a_T_6 = asSInt(_io_vsd_out_1_0_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_1_0_a_T_7 = sub(_io_vsd_out_1_0_a_T_1, _io_vsd_out_1_0_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_1_0_a_T_8 = tail(_io_vsd_out_1_0_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_1_0_a_T_9 = asSInt(_io_vsd_out_1_0_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_1_0_a_T_10 = sub(_io_vsd_out_1_0_a_T_3, _io_vsd_out_1_0_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_1_0_a_T_11 = tail(_io_vsd_out_1_0_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_1_0_a_T_12 = asSInt(_io_vsd_out_1_0_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_1_0_a_T_13 = and(_io_vsd_out_1_0_a_T_1, _io_vsd_out_1_0_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_1_0_a_T_14 = asSInt(_io_vsd_out_1_0_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_1_0_a_T_15 = or(_io_vsd_out_1_0_a_T_1, _io_vsd_out_1_0_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_1_0_a_T_16 = asSInt(_io_vsd_out_1_0_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_1_0_a_T_17 = xor(_io_vsd_out_1_0_a_T_1, _io_vsd_out_1_0_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_1_0_a_T_18 = asSInt(_io_vsd_out_1_0_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_1_0_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_0_a_T_20 = mux(_io_vsd_out_1_0_a_T_19, _io_vsd_out_1_0_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_1_0_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_0_a_T_22 = mux(_io_vsd_out_1_0_a_T_21, _io_vsd_out_1_0_a_T_9, _io_vsd_out_1_0_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_1_0_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_0_a_T_24 = mux(_io_vsd_out_1_0_a_T_23, _io_vsd_out_1_0_a_T_12, _io_vsd_out_1_0_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_1_0_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_0_a_T_26 = mux(_io_vsd_out_1_0_a_T_25, _io_vsd_out_1_0_a_T_14, _io_vsd_out_1_0_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_1_0_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_0_a_T_28 = mux(_io_vsd_out_1_0_a_T_27, _io_vsd_out_1_0_a_T_16, _io_vsd_out_1_0_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_1_0_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_1_0_a = mux(_io_vsd_out_1_0_a_T_29, _io_vsd_out_1_0_a_T_18, _io_vsd_out_1_0_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_1_0_b_T = bits(io.vs1_in[1][0], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_1_0_b_T_1 = asSInt(_io_vsd_out_1_0_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_1_0_b_T_2 = bits(io.vs2_in[1][0], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_1_0_b_T_3 = asSInt(_io_vsd_out_1_0_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_1_0_b_T_4 = add(_io_vsd_out_1_0_b_T_1, _io_vsd_out_1_0_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_1_0_b_T_5 = tail(_io_vsd_out_1_0_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_1_0_b_T_6 = asSInt(_io_vsd_out_1_0_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_1_0_b_T_7 = sub(_io_vsd_out_1_0_b_T_1, _io_vsd_out_1_0_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_1_0_b_T_8 = tail(_io_vsd_out_1_0_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_1_0_b_T_9 = asSInt(_io_vsd_out_1_0_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_1_0_b_T_10 = sub(_io_vsd_out_1_0_b_T_3, _io_vsd_out_1_0_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_1_0_b_T_11 = tail(_io_vsd_out_1_0_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_1_0_b_T_12 = asSInt(_io_vsd_out_1_0_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_1_0_b_T_13 = and(_io_vsd_out_1_0_b_T_1, _io_vsd_out_1_0_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_1_0_b_T_14 = asSInt(_io_vsd_out_1_0_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_1_0_b_T_15 = or(_io_vsd_out_1_0_b_T_1, _io_vsd_out_1_0_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_1_0_b_T_16 = asSInt(_io_vsd_out_1_0_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_1_0_b_T_17 = xor(_io_vsd_out_1_0_b_T_1, _io_vsd_out_1_0_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_1_0_b_T_18 = asSInt(_io_vsd_out_1_0_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_1_0_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_0_b_T_20 = mux(_io_vsd_out_1_0_b_T_19, _io_vsd_out_1_0_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_1_0_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_0_b_T_22 = mux(_io_vsd_out_1_0_b_T_21, _io_vsd_out_1_0_b_T_9, _io_vsd_out_1_0_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_1_0_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_0_b_T_24 = mux(_io_vsd_out_1_0_b_T_23, _io_vsd_out_1_0_b_T_12, _io_vsd_out_1_0_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_1_0_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_0_b_T_26 = mux(_io_vsd_out_1_0_b_T_25, _io_vsd_out_1_0_b_T_14, _io_vsd_out_1_0_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_1_0_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_0_b_T_28 = mux(_io_vsd_out_1_0_b_T_27, _io_vsd_out_1_0_b_T_16, _io_vsd_out_1_0_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_1_0_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_1_0_b = mux(_io_vsd_out_1_0_b_T_29, _io_vsd_out_1_0_b_T_18, _io_vsd_out_1_0_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_1_0_lo = asUInt(io_vsd_out_1_0_b) @[Cat.scala 30:58]
    node io_vsd_out_1_0_hi = asUInt(io_vsd_out_1_0_a) @[Cat.scala 30:58]
    node _io_vsd_out_1_0_T = cat(io_vsd_out_1_0_hi, io_vsd_out_1_0_lo) @[Cat.scala 30:58]
    node _io_vsd_out_1_0_T_1 = asSInt(_io_vsd_out_1_0_T) @[vec_alu.scala 46:14]
    io.vsd_out[1][0] <= _io_vsd_out_1_0_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_1_1_a_T = bits(io.vs1_in[1][1], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_1_1_a_T_1 = asSInt(_io_vsd_out_1_1_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_1_1_a_T_2 = bits(io.vs2_in[1][1], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_1_1_a_T_3 = asSInt(_io_vsd_out_1_1_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_1_1_a_T_4 = add(_io_vsd_out_1_1_a_T_1, _io_vsd_out_1_1_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_1_1_a_T_5 = tail(_io_vsd_out_1_1_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_1_1_a_T_6 = asSInt(_io_vsd_out_1_1_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_1_1_a_T_7 = sub(_io_vsd_out_1_1_a_T_1, _io_vsd_out_1_1_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_1_1_a_T_8 = tail(_io_vsd_out_1_1_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_1_1_a_T_9 = asSInt(_io_vsd_out_1_1_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_1_1_a_T_10 = sub(_io_vsd_out_1_1_a_T_3, _io_vsd_out_1_1_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_1_1_a_T_11 = tail(_io_vsd_out_1_1_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_1_1_a_T_12 = asSInt(_io_vsd_out_1_1_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_1_1_a_T_13 = and(_io_vsd_out_1_1_a_T_1, _io_vsd_out_1_1_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_1_1_a_T_14 = asSInt(_io_vsd_out_1_1_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_1_1_a_T_15 = or(_io_vsd_out_1_1_a_T_1, _io_vsd_out_1_1_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_1_1_a_T_16 = asSInt(_io_vsd_out_1_1_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_1_1_a_T_17 = xor(_io_vsd_out_1_1_a_T_1, _io_vsd_out_1_1_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_1_1_a_T_18 = asSInt(_io_vsd_out_1_1_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_1_1_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_1_a_T_20 = mux(_io_vsd_out_1_1_a_T_19, _io_vsd_out_1_1_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_1_1_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_1_a_T_22 = mux(_io_vsd_out_1_1_a_T_21, _io_vsd_out_1_1_a_T_9, _io_vsd_out_1_1_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_1_1_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_1_a_T_24 = mux(_io_vsd_out_1_1_a_T_23, _io_vsd_out_1_1_a_T_12, _io_vsd_out_1_1_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_1_1_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_1_a_T_26 = mux(_io_vsd_out_1_1_a_T_25, _io_vsd_out_1_1_a_T_14, _io_vsd_out_1_1_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_1_1_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_1_a_T_28 = mux(_io_vsd_out_1_1_a_T_27, _io_vsd_out_1_1_a_T_16, _io_vsd_out_1_1_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_1_1_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_1_1_a = mux(_io_vsd_out_1_1_a_T_29, _io_vsd_out_1_1_a_T_18, _io_vsd_out_1_1_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_1_1_b_T = bits(io.vs1_in[1][1], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_1_1_b_T_1 = asSInt(_io_vsd_out_1_1_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_1_1_b_T_2 = bits(io.vs2_in[1][1], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_1_1_b_T_3 = asSInt(_io_vsd_out_1_1_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_1_1_b_T_4 = add(_io_vsd_out_1_1_b_T_1, _io_vsd_out_1_1_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_1_1_b_T_5 = tail(_io_vsd_out_1_1_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_1_1_b_T_6 = asSInt(_io_vsd_out_1_1_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_1_1_b_T_7 = sub(_io_vsd_out_1_1_b_T_1, _io_vsd_out_1_1_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_1_1_b_T_8 = tail(_io_vsd_out_1_1_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_1_1_b_T_9 = asSInt(_io_vsd_out_1_1_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_1_1_b_T_10 = sub(_io_vsd_out_1_1_b_T_3, _io_vsd_out_1_1_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_1_1_b_T_11 = tail(_io_vsd_out_1_1_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_1_1_b_T_12 = asSInt(_io_vsd_out_1_1_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_1_1_b_T_13 = and(_io_vsd_out_1_1_b_T_1, _io_vsd_out_1_1_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_1_1_b_T_14 = asSInt(_io_vsd_out_1_1_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_1_1_b_T_15 = or(_io_vsd_out_1_1_b_T_1, _io_vsd_out_1_1_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_1_1_b_T_16 = asSInt(_io_vsd_out_1_1_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_1_1_b_T_17 = xor(_io_vsd_out_1_1_b_T_1, _io_vsd_out_1_1_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_1_1_b_T_18 = asSInt(_io_vsd_out_1_1_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_1_1_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_1_b_T_20 = mux(_io_vsd_out_1_1_b_T_19, _io_vsd_out_1_1_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_1_1_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_1_b_T_22 = mux(_io_vsd_out_1_1_b_T_21, _io_vsd_out_1_1_b_T_9, _io_vsd_out_1_1_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_1_1_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_1_b_T_24 = mux(_io_vsd_out_1_1_b_T_23, _io_vsd_out_1_1_b_T_12, _io_vsd_out_1_1_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_1_1_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_1_b_T_26 = mux(_io_vsd_out_1_1_b_T_25, _io_vsd_out_1_1_b_T_14, _io_vsd_out_1_1_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_1_1_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_1_1_b_T_28 = mux(_io_vsd_out_1_1_b_T_27, _io_vsd_out_1_1_b_T_16, _io_vsd_out_1_1_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_1_1_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_1_1_b = mux(_io_vsd_out_1_1_b_T_29, _io_vsd_out_1_1_b_T_18, _io_vsd_out_1_1_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_1_1_lo = asUInt(io_vsd_out_1_1_b) @[Cat.scala 30:58]
    node io_vsd_out_1_1_hi = asUInt(io_vsd_out_1_1_a) @[Cat.scala 30:58]
    node _io_vsd_out_1_1_T = cat(io_vsd_out_1_1_hi, io_vsd_out_1_1_lo) @[Cat.scala 30:58]
    node _io_vsd_out_1_1_T_1 = asSInt(_io_vsd_out_1_1_T) @[vec_alu.scala 46:14]
    io.vsd_out[1][1] <= _io_vsd_out_1_1_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_2_0_a_T = bits(io.vs1_in[2][0], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_2_0_a_T_1 = asSInt(_io_vsd_out_2_0_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_2_0_a_T_2 = bits(io.vs2_in[2][0], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_2_0_a_T_3 = asSInt(_io_vsd_out_2_0_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_2_0_a_T_4 = add(_io_vsd_out_2_0_a_T_1, _io_vsd_out_2_0_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_2_0_a_T_5 = tail(_io_vsd_out_2_0_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_2_0_a_T_6 = asSInt(_io_vsd_out_2_0_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_2_0_a_T_7 = sub(_io_vsd_out_2_0_a_T_1, _io_vsd_out_2_0_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_2_0_a_T_8 = tail(_io_vsd_out_2_0_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_2_0_a_T_9 = asSInt(_io_vsd_out_2_0_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_2_0_a_T_10 = sub(_io_vsd_out_2_0_a_T_3, _io_vsd_out_2_0_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_2_0_a_T_11 = tail(_io_vsd_out_2_0_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_2_0_a_T_12 = asSInt(_io_vsd_out_2_0_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_2_0_a_T_13 = and(_io_vsd_out_2_0_a_T_1, _io_vsd_out_2_0_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_2_0_a_T_14 = asSInt(_io_vsd_out_2_0_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_2_0_a_T_15 = or(_io_vsd_out_2_0_a_T_1, _io_vsd_out_2_0_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_2_0_a_T_16 = asSInt(_io_vsd_out_2_0_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_2_0_a_T_17 = xor(_io_vsd_out_2_0_a_T_1, _io_vsd_out_2_0_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_2_0_a_T_18 = asSInt(_io_vsd_out_2_0_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_2_0_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_0_a_T_20 = mux(_io_vsd_out_2_0_a_T_19, _io_vsd_out_2_0_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_2_0_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_0_a_T_22 = mux(_io_vsd_out_2_0_a_T_21, _io_vsd_out_2_0_a_T_9, _io_vsd_out_2_0_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_2_0_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_0_a_T_24 = mux(_io_vsd_out_2_0_a_T_23, _io_vsd_out_2_0_a_T_12, _io_vsd_out_2_0_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_2_0_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_0_a_T_26 = mux(_io_vsd_out_2_0_a_T_25, _io_vsd_out_2_0_a_T_14, _io_vsd_out_2_0_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_2_0_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_0_a_T_28 = mux(_io_vsd_out_2_0_a_T_27, _io_vsd_out_2_0_a_T_16, _io_vsd_out_2_0_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_2_0_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_2_0_a = mux(_io_vsd_out_2_0_a_T_29, _io_vsd_out_2_0_a_T_18, _io_vsd_out_2_0_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_2_0_b_T = bits(io.vs1_in[2][0], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_2_0_b_T_1 = asSInt(_io_vsd_out_2_0_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_2_0_b_T_2 = bits(io.vs2_in[2][0], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_2_0_b_T_3 = asSInt(_io_vsd_out_2_0_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_2_0_b_T_4 = add(_io_vsd_out_2_0_b_T_1, _io_vsd_out_2_0_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_2_0_b_T_5 = tail(_io_vsd_out_2_0_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_2_0_b_T_6 = asSInt(_io_vsd_out_2_0_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_2_0_b_T_7 = sub(_io_vsd_out_2_0_b_T_1, _io_vsd_out_2_0_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_2_0_b_T_8 = tail(_io_vsd_out_2_0_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_2_0_b_T_9 = asSInt(_io_vsd_out_2_0_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_2_0_b_T_10 = sub(_io_vsd_out_2_0_b_T_3, _io_vsd_out_2_0_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_2_0_b_T_11 = tail(_io_vsd_out_2_0_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_2_0_b_T_12 = asSInt(_io_vsd_out_2_0_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_2_0_b_T_13 = and(_io_vsd_out_2_0_b_T_1, _io_vsd_out_2_0_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_2_0_b_T_14 = asSInt(_io_vsd_out_2_0_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_2_0_b_T_15 = or(_io_vsd_out_2_0_b_T_1, _io_vsd_out_2_0_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_2_0_b_T_16 = asSInt(_io_vsd_out_2_0_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_2_0_b_T_17 = xor(_io_vsd_out_2_0_b_T_1, _io_vsd_out_2_0_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_2_0_b_T_18 = asSInt(_io_vsd_out_2_0_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_2_0_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_0_b_T_20 = mux(_io_vsd_out_2_0_b_T_19, _io_vsd_out_2_0_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_2_0_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_0_b_T_22 = mux(_io_vsd_out_2_0_b_T_21, _io_vsd_out_2_0_b_T_9, _io_vsd_out_2_0_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_2_0_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_0_b_T_24 = mux(_io_vsd_out_2_0_b_T_23, _io_vsd_out_2_0_b_T_12, _io_vsd_out_2_0_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_2_0_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_0_b_T_26 = mux(_io_vsd_out_2_0_b_T_25, _io_vsd_out_2_0_b_T_14, _io_vsd_out_2_0_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_2_0_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_0_b_T_28 = mux(_io_vsd_out_2_0_b_T_27, _io_vsd_out_2_0_b_T_16, _io_vsd_out_2_0_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_2_0_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_2_0_b = mux(_io_vsd_out_2_0_b_T_29, _io_vsd_out_2_0_b_T_18, _io_vsd_out_2_0_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_2_0_lo = asUInt(io_vsd_out_2_0_b) @[Cat.scala 30:58]
    node io_vsd_out_2_0_hi = asUInt(io_vsd_out_2_0_a) @[Cat.scala 30:58]
    node _io_vsd_out_2_0_T = cat(io_vsd_out_2_0_hi, io_vsd_out_2_0_lo) @[Cat.scala 30:58]
    node _io_vsd_out_2_0_T_1 = asSInt(_io_vsd_out_2_0_T) @[vec_alu.scala 46:14]
    io.vsd_out[2][0] <= _io_vsd_out_2_0_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_2_1_a_T = bits(io.vs1_in[2][1], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_2_1_a_T_1 = asSInt(_io_vsd_out_2_1_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_2_1_a_T_2 = bits(io.vs2_in[2][1], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_2_1_a_T_3 = asSInt(_io_vsd_out_2_1_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_2_1_a_T_4 = add(_io_vsd_out_2_1_a_T_1, _io_vsd_out_2_1_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_2_1_a_T_5 = tail(_io_vsd_out_2_1_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_2_1_a_T_6 = asSInt(_io_vsd_out_2_1_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_2_1_a_T_7 = sub(_io_vsd_out_2_1_a_T_1, _io_vsd_out_2_1_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_2_1_a_T_8 = tail(_io_vsd_out_2_1_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_2_1_a_T_9 = asSInt(_io_vsd_out_2_1_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_2_1_a_T_10 = sub(_io_vsd_out_2_1_a_T_3, _io_vsd_out_2_1_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_2_1_a_T_11 = tail(_io_vsd_out_2_1_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_2_1_a_T_12 = asSInt(_io_vsd_out_2_1_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_2_1_a_T_13 = and(_io_vsd_out_2_1_a_T_1, _io_vsd_out_2_1_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_2_1_a_T_14 = asSInt(_io_vsd_out_2_1_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_2_1_a_T_15 = or(_io_vsd_out_2_1_a_T_1, _io_vsd_out_2_1_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_2_1_a_T_16 = asSInt(_io_vsd_out_2_1_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_2_1_a_T_17 = xor(_io_vsd_out_2_1_a_T_1, _io_vsd_out_2_1_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_2_1_a_T_18 = asSInt(_io_vsd_out_2_1_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_2_1_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_1_a_T_20 = mux(_io_vsd_out_2_1_a_T_19, _io_vsd_out_2_1_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_2_1_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_1_a_T_22 = mux(_io_vsd_out_2_1_a_T_21, _io_vsd_out_2_1_a_T_9, _io_vsd_out_2_1_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_2_1_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_1_a_T_24 = mux(_io_vsd_out_2_1_a_T_23, _io_vsd_out_2_1_a_T_12, _io_vsd_out_2_1_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_2_1_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_1_a_T_26 = mux(_io_vsd_out_2_1_a_T_25, _io_vsd_out_2_1_a_T_14, _io_vsd_out_2_1_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_2_1_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_1_a_T_28 = mux(_io_vsd_out_2_1_a_T_27, _io_vsd_out_2_1_a_T_16, _io_vsd_out_2_1_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_2_1_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_2_1_a = mux(_io_vsd_out_2_1_a_T_29, _io_vsd_out_2_1_a_T_18, _io_vsd_out_2_1_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_2_1_b_T = bits(io.vs1_in[2][1], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_2_1_b_T_1 = asSInt(_io_vsd_out_2_1_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_2_1_b_T_2 = bits(io.vs2_in[2][1], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_2_1_b_T_3 = asSInt(_io_vsd_out_2_1_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_2_1_b_T_4 = add(_io_vsd_out_2_1_b_T_1, _io_vsd_out_2_1_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_2_1_b_T_5 = tail(_io_vsd_out_2_1_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_2_1_b_T_6 = asSInt(_io_vsd_out_2_1_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_2_1_b_T_7 = sub(_io_vsd_out_2_1_b_T_1, _io_vsd_out_2_1_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_2_1_b_T_8 = tail(_io_vsd_out_2_1_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_2_1_b_T_9 = asSInt(_io_vsd_out_2_1_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_2_1_b_T_10 = sub(_io_vsd_out_2_1_b_T_3, _io_vsd_out_2_1_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_2_1_b_T_11 = tail(_io_vsd_out_2_1_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_2_1_b_T_12 = asSInt(_io_vsd_out_2_1_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_2_1_b_T_13 = and(_io_vsd_out_2_1_b_T_1, _io_vsd_out_2_1_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_2_1_b_T_14 = asSInt(_io_vsd_out_2_1_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_2_1_b_T_15 = or(_io_vsd_out_2_1_b_T_1, _io_vsd_out_2_1_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_2_1_b_T_16 = asSInt(_io_vsd_out_2_1_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_2_1_b_T_17 = xor(_io_vsd_out_2_1_b_T_1, _io_vsd_out_2_1_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_2_1_b_T_18 = asSInt(_io_vsd_out_2_1_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_2_1_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_1_b_T_20 = mux(_io_vsd_out_2_1_b_T_19, _io_vsd_out_2_1_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_2_1_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_1_b_T_22 = mux(_io_vsd_out_2_1_b_T_21, _io_vsd_out_2_1_b_T_9, _io_vsd_out_2_1_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_2_1_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_1_b_T_24 = mux(_io_vsd_out_2_1_b_T_23, _io_vsd_out_2_1_b_T_12, _io_vsd_out_2_1_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_2_1_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_1_b_T_26 = mux(_io_vsd_out_2_1_b_T_25, _io_vsd_out_2_1_b_T_14, _io_vsd_out_2_1_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_2_1_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_2_1_b_T_28 = mux(_io_vsd_out_2_1_b_T_27, _io_vsd_out_2_1_b_T_16, _io_vsd_out_2_1_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_2_1_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_2_1_b = mux(_io_vsd_out_2_1_b_T_29, _io_vsd_out_2_1_b_T_18, _io_vsd_out_2_1_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_2_1_lo = asUInt(io_vsd_out_2_1_b) @[Cat.scala 30:58]
    node io_vsd_out_2_1_hi = asUInt(io_vsd_out_2_1_a) @[Cat.scala 30:58]
    node _io_vsd_out_2_1_T = cat(io_vsd_out_2_1_hi, io_vsd_out_2_1_lo) @[Cat.scala 30:58]
    node _io_vsd_out_2_1_T_1 = asSInt(_io_vsd_out_2_1_T) @[vec_alu.scala 46:14]
    io.vsd_out[2][1] <= _io_vsd_out_2_1_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_3_0_a_T = bits(io.vs1_in[3][0], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_3_0_a_T_1 = asSInt(_io_vsd_out_3_0_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_3_0_a_T_2 = bits(io.vs2_in[3][0], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_3_0_a_T_3 = asSInt(_io_vsd_out_3_0_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_3_0_a_T_4 = add(_io_vsd_out_3_0_a_T_1, _io_vsd_out_3_0_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_3_0_a_T_5 = tail(_io_vsd_out_3_0_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_3_0_a_T_6 = asSInt(_io_vsd_out_3_0_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_3_0_a_T_7 = sub(_io_vsd_out_3_0_a_T_1, _io_vsd_out_3_0_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_3_0_a_T_8 = tail(_io_vsd_out_3_0_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_3_0_a_T_9 = asSInt(_io_vsd_out_3_0_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_3_0_a_T_10 = sub(_io_vsd_out_3_0_a_T_3, _io_vsd_out_3_0_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_3_0_a_T_11 = tail(_io_vsd_out_3_0_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_3_0_a_T_12 = asSInt(_io_vsd_out_3_0_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_3_0_a_T_13 = and(_io_vsd_out_3_0_a_T_1, _io_vsd_out_3_0_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_3_0_a_T_14 = asSInt(_io_vsd_out_3_0_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_3_0_a_T_15 = or(_io_vsd_out_3_0_a_T_1, _io_vsd_out_3_0_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_3_0_a_T_16 = asSInt(_io_vsd_out_3_0_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_3_0_a_T_17 = xor(_io_vsd_out_3_0_a_T_1, _io_vsd_out_3_0_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_3_0_a_T_18 = asSInt(_io_vsd_out_3_0_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_3_0_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_0_a_T_20 = mux(_io_vsd_out_3_0_a_T_19, _io_vsd_out_3_0_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_3_0_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_0_a_T_22 = mux(_io_vsd_out_3_0_a_T_21, _io_vsd_out_3_0_a_T_9, _io_vsd_out_3_0_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_3_0_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_0_a_T_24 = mux(_io_vsd_out_3_0_a_T_23, _io_vsd_out_3_0_a_T_12, _io_vsd_out_3_0_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_3_0_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_0_a_T_26 = mux(_io_vsd_out_3_0_a_T_25, _io_vsd_out_3_0_a_T_14, _io_vsd_out_3_0_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_3_0_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_0_a_T_28 = mux(_io_vsd_out_3_0_a_T_27, _io_vsd_out_3_0_a_T_16, _io_vsd_out_3_0_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_3_0_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_3_0_a = mux(_io_vsd_out_3_0_a_T_29, _io_vsd_out_3_0_a_T_18, _io_vsd_out_3_0_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_3_0_b_T = bits(io.vs1_in[3][0], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_3_0_b_T_1 = asSInt(_io_vsd_out_3_0_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_3_0_b_T_2 = bits(io.vs2_in[3][0], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_3_0_b_T_3 = asSInt(_io_vsd_out_3_0_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_3_0_b_T_4 = add(_io_vsd_out_3_0_b_T_1, _io_vsd_out_3_0_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_3_0_b_T_5 = tail(_io_vsd_out_3_0_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_3_0_b_T_6 = asSInt(_io_vsd_out_3_0_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_3_0_b_T_7 = sub(_io_vsd_out_3_0_b_T_1, _io_vsd_out_3_0_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_3_0_b_T_8 = tail(_io_vsd_out_3_0_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_3_0_b_T_9 = asSInt(_io_vsd_out_3_0_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_3_0_b_T_10 = sub(_io_vsd_out_3_0_b_T_3, _io_vsd_out_3_0_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_3_0_b_T_11 = tail(_io_vsd_out_3_0_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_3_0_b_T_12 = asSInt(_io_vsd_out_3_0_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_3_0_b_T_13 = and(_io_vsd_out_3_0_b_T_1, _io_vsd_out_3_0_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_3_0_b_T_14 = asSInt(_io_vsd_out_3_0_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_3_0_b_T_15 = or(_io_vsd_out_3_0_b_T_1, _io_vsd_out_3_0_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_3_0_b_T_16 = asSInt(_io_vsd_out_3_0_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_3_0_b_T_17 = xor(_io_vsd_out_3_0_b_T_1, _io_vsd_out_3_0_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_3_0_b_T_18 = asSInt(_io_vsd_out_3_0_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_3_0_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_0_b_T_20 = mux(_io_vsd_out_3_0_b_T_19, _io_vsd_out_3_0_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_3_0_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_0_b_T_22 = mux(_io_vsd_out_3_0_b_T_21, _io_vsd_out_3_0_b_T_9, _io_vsd_out_3_0_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_3_0_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_0_b_T_24 = mux(_io_vsd_out_3_0_b_T_23, _io_vsd_out_3_0_b_T_12, _io_vsd_out_3_0_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_3_0_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_0_b_T_26 = mux(_io_vsd_out_3_0_b_T_25, _io_vsd_out_3_0_b_T_14, _io_vsd_out_3_0_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_3_0_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_0_b_T_28 = mux(_io_vsd_out_3_0_b_T_27, _io_vsd_out_3_0_b_T_16, _io_vsd_out_3_0_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_3_0_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_3_0_b = mux(_io_vsd_out_3_0_b_T_29, _io_vsd_out_3_0_b_T_18, _io_vsd_out_3_0_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_3_0_lo = asUInt(io_vsd_out_3_0_b) @[Cat.scala 30:58]
    node io_vsd_out_3_0_hi = asUInt(io_vsd_out_3_0_a) @[Cat.scala 30:58]
    node _io_vsd_out_3_0_T = cat(io_vsd_out_3_0_hi, io_vsd_out_3_0_lo) @[Cat.scala 30:58]
    node _io_vsd_out_3_0_T_1 = asSInt(_io_vsd_out_3_0_T) @[vec_alu.scala 46:14]
    io.vsd_out[3][0] <= _io_vsd_out_3_0_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_3_1_a_T = bits(io.vs1_in[3][1], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_3_1_a_T_1 = asSInt(_io_vsd_out_3_1_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_3_1_a_T_2 = bits(io.vs2_in[3][1], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_3_1_a_T_3 = asSInt(_io_vsd_out_3_1_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_3_1_a_T_4 = add(_io_vsd_out_3_1_a_T_1, _io_vsd_out_3_1_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_3_1_a_T_5 = tail(_io_vsd_out_3_1_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_3_1_a_T_6 = asSInt(_io_vsd_out_3_1_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_3_1_a_T_7 = sub(_io_vsd_out_3_1_a_T_1, _io_vsd_out_3_1_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_3_1_a_T_8 = tail(_io_vsd_out_3_1_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_3_1_a_T_9 = asSInt(_io_vsd_out_3_1_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_3_1_a_T_10 = sub(_io_vsd_out_3_1_a_T_3, _io_vsd_out_3_1_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_3_1_a_T_11 = tail(_io_vsd_out_3_1_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_3_1_a_T_12 = asSInt(_io_vsd_out_3_1_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_3_1_a_T_13 = and(_io_vsd_out_3_1_a_T_1, _io_vsd_out_3_1_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_3_1_a_T_14 = asSInt(_io_vsd_out_3_1_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_3_1_a_T_15 = or(_io_vsd_out_3_1_a_T_1, _io_vsd_out_3_1_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_3_1_a_T_16 = asSInt(_io_vsd_out_3_1_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_3_1_a_T_17 = xor(_io_vsd_out_3_1_a_T_1, _io_vsd_out_3_1_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_3_1_a_T_18 = asSInt(_io_vsd_out_3_1_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_3_1_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_1_a_T_20 = mux(_io_vsd_out_3_1_a_T_19, _io_vsd_out_3_1_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_3_1_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_1_a_T_22 = mux(_io_vsd_out_3_1_a_T_21, _io_vsd_out_3_1_a_T_9, _io_vsd_out_3_1_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_3_1_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_1_a_T_24 = mux(_io_vsd_out_3_1_a_T_23, _io_vsd_out_3_1_a_T_12, _io_vsd_out_3_1_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_3_1_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_1_a_T_26 = mux(_io_vsd_out_3_1_a_T_25, _io_vsd_out_3_1_a_T_14, _io_vsd_out_3_1_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_3_1_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_1_a_T_28 = mux(_io_vsd_out_3_1_a_T_27, _io_vsd_out_3_1_a_T_16, _io_vsd_out_3_1_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_3_1_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_3_1_a = mux(_io_vsd_out_3_1_a_T_29, _io_vsd_out_3_1_a_T_18, _io_vsd_out_3_1_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_3_1_b_T = bits(io.vs1_in[3][1], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_3_1_b_T_1 = asSInt(_io_vsd_out_3_1_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_3_1_b_T_2 = bits(io.vs2_in[3][1], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_3_1_b_T_3 = asSInt(_io_vsd_out_3_1_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_3_1_b_T_4 = add(_io_vsd_out_3_1_b_T_1, _io_vsd_out_3_1_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_3_1_b_T_5 = tail(_io_vsd_out_3_1_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_3_1_b_T_6 = asSInt(_io_vsd_out_3_1_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_3_1_b_T_7 = sub(_io_vsd_out_3_1_b_T_1, _io_vsd_out_3_1_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_3_1_b_T_8 = tail(_io_vsd_out_3_1_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_3_1_b_T_9 = asSInt(_io_vsd_out_3_1_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_3_1_b_T_10 = sub(_io_vsd_out_3_1_b_T_3, _io_vsd_out_3_1_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_3_1_b_T_11 = tail(_io_vsd_out_3_1_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_3_1_b_T_12 = asSInt(_io_vsd_out_3_1_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_3_1_b_T_13 = and(_io_vsd_out_3_1_b_T_1, _io_vsd_out_3_1_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_3_1_b_T_14 = asSInt(_io_vsd_out_3_1_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_3_1_b_T_15 = or(_io_vsd_out_3_1_b_T_1, _io_vsd_out_3_1_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_3_1_b_T_16 = asSInt(_io_vsd_out_3_1_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_3_1_b_T_17 = xor(_io_vsd_out_3_1_b_T_1, _io_vsd_out_3_1_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_3_1_b_T_18 = asSInt(_io_vsd_out_3_1_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_3_1_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_1_b_T_20 = mux(_io_vsd_out_3_1_b_T_19, _io_vsd_out_3_1_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_3_1_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_1_b_T_22 = mux(_io_vsd_out_3_1_b_T_21, _io_vsd_out_3_1_b_T_9, _io_vsd_out_3_1_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_3_1_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_1_b_T_24 = mux(_io_vsd_out_3_1_b_T_23, _io_vsd_out_3_1_b_T_12, _io_vsd_out_3_1_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_3_1_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_1_b_T_26 = mux(_io_vsd_out_3_1_b_T_25, _io_vsd_out_3_1_b_T_14, _io_vsd_out_3_1_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_3_1_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_3_1_b_T_28 = mux(_io_vsd_out_3_1_b_T_27, _io_vsd_out_3_1_b_T_16, _io_vsd_out_3_1_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_3_1_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_3_1_b = mux(_io_vsd_out_3_1_b_T_29, _io_vsd_out_3_1_b_T_18, _io_vsd_out_3_1_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_3_1_lo = asUInt(io_vsd_out_3_1_b) @[Cat.scala 30:58]
    node io_vsd_out_3_1_hi = asUInt(io_vsd_out_3_1_a) @[Cat.scala 30:58]
    node _io_vsd_out_3_1_T = cat(io_vsd_out_3_1_hi, io_vsd_out_3_1_lo) @[Cat.scala 30:58]
    node _io_vsd_out_3_1_T_1 = asSInt(_io_vsd_out_3_1_T) @[vec_alu.scala 46:14]
    io.vsd_out[3][1] <= _io_vsd_out_3_1_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_4_0_a_T = bits(io.vs1_in[4][0], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_4_0_a_T_1 = asSInt(_io_vsd_out_4_0_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_4_0_a_T_2 = bits(io.vs2_in[4][0], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_4_0_a_T_3 = asSInt(_io_vsd_out_4_0_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_4_0_a_T_4 = add(_io_vsd_out_4_0_a_T_1, _io_vsd_out_4_0_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_4_0_a_T_5 = tail(_io_vsd_out_4_0_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_4_0_a_T_6 = asSInt(_io_vsd_out_4_0_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_4_0_a_T_7 = sub(_io_vsd_out_4_0_a_T_1, _io_vsd_out_4_0_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_4_0_a_T_8 = tail(_io_vsd_out_4_0_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_4_0_a_T_9 = asSInt(_io_vsd_out_4_0_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_4_0_a_T_10 = sub(_io_vsd_out_4_0_a_T_3, _io_vsd_out_4_0_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_4_0_a_T_11 = tail(_io_vsd_out_4_0_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_4_0_a_T_12 = asSInt(_io_vsd_out_4_0_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_4_0_a_T_13 = and(_io_vsd_out_4_0_a_T_1, _io_vsd_out_4_0_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_4_0_a_T_14 = asSInt(_io_vsd_out_4_0_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_4_0_a_T_15 = or(_io_vsd_out_4_0_a_T_1, _io_vsd_out_4_0_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_4_0_a_T_16 = asSInt(_io_vsd_out_4_0_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_4_0_a_T_17 = xor(_io_vsd_out_4_0_a_T_1, _io_vsd_out_4_0_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_4_0_a_T_18 = asSInt(_io_vsd_out_4_0_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_4_0_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_0_a_T_20 = mux(_io_vsd_out_4_0_a_T_19, _io_vsd_out_4_0_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_4_0_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_0_a_T_22 = mux(_io_vsd_out_4_0_a_T_21, _io_vsd_out_4_0_a_T_9, _io_vsd_out_4_0_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_4_0_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_0_a_T_24 = mux(_io_vsd_out_4_0_a_T_23, _io_vsd_out_4_0_a_T_12, _io_vsd_out_4_0_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_4_0_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_0_a_T_26 = mux(_io_vsd_out_4_0_a_T_25, _io_vsd_out_4_0_a_T_14, _io_vsd_out_4_0_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_4_0_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_0_a_T_28 = mux(_io_vsd_out_4_0_a_T_27, _io_vsd_out_4_0_a_T_16, _io_vsd_out_4_0_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_4_0_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_4_0_a = mux(_io_vsd_out_4_0_a_T_29, _io_vsd_out_4_0_a_T_18, _io_vsd_out_4_0_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_4_0_b_T = bits(io.vs1_in[4][0], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_4_0_b_T_1 = asSInt(_io_vsd_out_4_0_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_4_0_b_T_2 = bits(io.vs2_in[4][0], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_4_0_b_T_3 = asSInt(_io_vsd_out_4_0_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_4_0_b_T_4 = add(_io_vsd_out_4_0_b_T_1, _io_vsd_out_4_0_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_4_0_b_T_5 = tail(_io_vsd_out_4_0_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_4_0_b_T_6 = asSInt(_io_vsd_out_4_0_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_4_0_b_T_7 = sub(_io_vsd_out_4_0_b_T_1, _io_vsd_out_4_0_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_4_0_b_T_8 = tail(_io_vsd_out_4_0_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_4_0_b_T_9 = asSInt(_io_vsd_out_4_0_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_4_0_b_T_10 = sub(_io_vsd_out_4_0_b_T_3, _io_vsd_out_4_0_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_4_0_b_T_11 = tail(_io_vsd_out_4_0_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_4_0_b_T_12 = asSInt(_io_vsd_out_4_0_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_4_0_b_T_13 = and(_io_vsd_out_4_0_b_T_1, _io_vsd_out_4_0_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_4_0_b_T_14 = asSInt(_io_vsd_out_4_0_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_4_0_b_T_15 = or(_io_vsd_out_4_0_b_T_1, _io_vsd_out_4_0_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_4_0_b_T_16 = asSInt(_io_vsd_out_4_0_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_4_0_b_T_17 = xor(_io_vsd_out_4_0_b_T_1, _io_vsd_out_4_0_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_4_0_b_T_18 = asSInt(_io_vsd_out_4_0_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_4_0_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_0_b_T_20 = mux(_io_vsd_out_4_0_b_T_19, _io_vsd_out_4_0_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_4_0_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_0_b_T_22 = mux(_io_vsd_out_4_0_b_T_21, _io_vsd_out_4_0_b_T_9, _io_vsd_out_4_0_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_4_0_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_0_b_T_24 = mux(_io_vsd_out_4_0_b_T_23, _io_vsd_out_4_0_b_T_12, _io_vsd_out_4_0_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_4_0_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_0_b_T_26 = mux(_io_vsd_out_4_0_b_T_25, _io_vsd_out_4_0_b_T_14, _io_vsd_out_4_0_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_4_0_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_0_b_T_28 = mux(_io_vsd_out_4_0_b_T_27, _io_vsd_out_4_0_b_T_16, _io_vsd_out_4_0_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_4_0_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_4_0_b = mux(_io_vsd_out_4_0_b_T_29, _io_vsd_out_4_0_b_T_18, _io_vsd_out_4_0_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_4_0_lo = asUInt(io_vsd_out_4_0_b) @[Cat.scala 30:58]
    node io_vsd_out_4_0_hi = asUInt(io_vsd_out_4_0_a) @[Cat.scala 30:58]
    node _io_vsd_out_4_0_T = cat(io_vsd_out_4_0_hi, io_vsd_out_4_0_lo) @[Cat.scala 30:58]
    node _io_vsd_out_4_0_T_1 = asSInt(_io_vsd_out_4_0_T) @[vec_alu.scala 46:14]
    io.vsd_out[4][0] <= _io_vsd_out_4_0_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_4_1_a_T = bits(io.vs1_in[4][1], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_4_1_a_T_1 = asSInt(_io_vsd_out_4_1_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_4_1_a_T_2 = bits(io.vs2_in[4][1], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_4_1_a_T_3 = asSInt(_io_vsd_out_4_1_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_4_1_a_T_4 = add(_io_vsd_out_4_1_a_T_1, _io_vsd_out_4_1_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_4_1_a_T_5 = tail(_io_vsd_out_4_1_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_4_1_a_T_6 = asSInt(_io_vsd_out_4_1_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_4_1_a_T_7 = sub(_io_vsd_out_4_1_a_T_1, _io_vsd_out_4_1_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_4_1_a_T_8 = tail(_io_vsd_out_4_1_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_4_1_a_T_9 = asSInt(_io_vsd_out_4_1_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_4_1_a_T_10 = sub(_io_vsd_out_4_1_a_T_3, _io_vsd_out_4_1_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_4_1_a_T_11 = tail(_io_vsd_out_4_1_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_4_1_a_T_12 = asSInt(_io_vsd_out_4_1_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_4_1_a_T_13 = and(_io_vsd_out_4_1_a_T_1, _io_vsd_out_4_1_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_4_1_a_T_14 = asSInt(_io_vsd_out_4_1_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_4_1_a_T_15 = or(_io_vsd_out_4_1_a_T_1, _io_vsd_out_4_1_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_4_1_a_T_16 = asSInt(_io_vsd_out_4_1_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_4_1_a_T_17 = xor(_io_vsd_out_4_1_a_T_1, _io_vsd_out_4_1_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_4_1_a_T_18 = asSInt(_io_vsd_out_4_1_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_4_1_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_1_a_T_20 = mux(_io_vsd_out_4_1_a_T_19, _io_vsd_out_4_1_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_4_1_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_1_a_T_22 = mux(_io_vsd_out_4_1_a_T_21, _io_vsd_out_4_1_a_T_9, _io_vsd_out_4_1_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_4_1_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_1_a_T_24 = mux(_io_vsd_out_4_1_a_T_23, _io_vsd_out_4_1_a_T_12, _io_vsd_out_4_1_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_4_1_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_1_a_T_26 = mux(_io_vsd_out_4_1_a_T_25, _io_vsd_out_4_1_a_T_14, _io_vsd_out_4_1_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_4_1_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_1_a_T_28 = mux(_io_vsd_out_4_1_a_T_27, _io_vsd_out_4_1_a_T_16, _io_vsd_out_4_1_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_4_1_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_4_1_a = mux(_io_vsd_out_4_1_a_T_29, _io_vsd_out_4_1_a_T_18, _io_vsd_out_4_1_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_4_1_b_T = bits(io.vs1_in[4][1], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_4_1_b_T_1 = asSInt(_io_vsd_out_4_1_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_4_1_b_T_2 = bits(io.vs2_in[4][1], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_4_1_b_T_3 = asSInt(_io_vsd_out_4_1_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_4_1_b_T_4 = add(_io_vsd_out_4_1_b_T_1, _io_vsd_out_4_1_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_4_1_b_T_5 = tail(_io_vsd_out_4_1_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_4_1_b_T_6 = asSInt(_io_vsd_out_4_1_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_4_1_b_T_7 = sub(_io_vsd_out_4_1_b_T_1, _io_vsd_out_4_1_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_4_1_b_T_8 = tail(_io_vsd_out_4_1_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_4_1_b_T_9 = asSInt(_io_vsd_out_4_1_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_4_1_b_T_10 = sub(_io_vsd_out_4_1_b_T_3, _io_vsd_out_4_1_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_4_1_b_T_11 = tail(_io_vsd_out_4_1_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_4_1_b_T_12 = asSInt(_io_vsd_out_4_1_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_4_1_b_T_13 = and(_io_vsd_out_4_1_b_T_1, _io_vsd_out_4_1_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_4_1_b_T_14 = asSInt(_io_vsd_out_4_1_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_4_1_b_T_15 = or(_io_vsd_out_4_1_b_T_1, _io_vsd_out_4_1_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_4_1_b_T_16 = asSInt(_io_vsd_out_4_1_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_4_1_b_T_17 = xor(_io_vsd_out_4_1_b_T_1, _io_vsd_out_4_1_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_4_1_b_T_18 = asSInt(_io_vsd_out_4_1_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_4_1_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_1_b_T_20 = mux(_io_vsd_out_4_1_b_T_19, _io_vsd_out_4_1_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_4_1_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_1_b_T_22 = mux(_io_vsd_out_4_1_b_T_21, _io_vsd_out_4_1_b_T_9, _io_vsd_out_4_1_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_4_1_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_1_b_T_24 = mux(_io_vsd_out_4_1_b_T_23, _io_vsd_out_4_1_b_T_12, _io_vsd_out_4_1_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_4_1_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_1_b_T_26 = mux(_io_vsd_out_4_1_b_T_25, _io_vsd_out_4_1_b_T_14, _io_vsd_out_4_1_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_4_1_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_4_1_b_T_28 = mux(_io_vsd_out_4_1_b_T_27, _io_vsd_out_4_1_b_T_16, _io_vsd_out_4_1_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_4_1_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_4_1_b = mux(_io_vsd_out_4_1_b_T_29, _io_vsd_out_4_1_b_T_18, _io_vsd_out_4_1_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_4_1_lo = asUInt(io_vsd_out_4_1_b) @[Cat.scala 30:58]
    node io_vsd_out_4_1_hi = asUInt(io_vsd_out_4_1_a) @[Cat.scala 30:58]
    node _io_vsd_out_4_1_T = cat(io_vsd_out_4_1_hi, io_vsd_out_4_1_lo) @[Cat.scala 30:58]
    node _io_vsd_out_4_1_T_1 = asSInt(_io_vsd_out_4_1_T) @[vec_alu.scala 46:14]
    io.vsd_out[4][1] <= _io_vsd_out_4_1_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_5_0_a_T = bits(io.vs1_in[5][0], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_5_0_a_T_1 = asSInt(_io_vsd_out_5_0_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_5_0_a_T_2 = bits(io.vs2_in[5][0], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_5_0_a_T_3 = asSInt(_io_vsd_out_5_0_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_5_0_a_T_4 = add(_io_vsd_out_5_0_a_T_1, _io_vsd_out_5_0_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_5_0_a_T_5 = tail(_io_vsd_out_5_0_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_5_0_a_T_6 = asSInt(_io_vsd_out_5_0_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_5_0_a_T_7 = sub(_io_vsd_out_5_0_a_T_1, _io_vsd_out_5_0_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_5_0_a_T_8 = tail(_io_vsd_out_5_0_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_5_0_a_T_9 = asSInt(_io_vsd_out_5_0_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_5_0_a_T_10 = sub(_io_vsd_out_5_0_a_T_3, _io_vsd_out_5_0_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_5_0_a_T_11 = tail(_io_vsd_out_5_0_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_5_0_a_T_12 = asSInt(_io_vsd_out_5_0_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_5_0_a_T_13 = and(_io_vsd_out_5_0_a_T_1, _io_vsd_out_5_0_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_5_0_a_T_14 = asSInt(_io_vsd_out_5_0_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_5_0_a_T_15 = or(_io_vsd_out_5_0_a_T_1, _io_vsd_out_5_0_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_5_0_a_T_16 = asSInt(_io_vsd_out_5_0_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_5_0_a_T_17 = xor(_io_vsd_out_5_0_a_T_1, _io_vsd_out_5_0_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_5_0_a_T_18 = asSInt(_io_vsd_out_5_0_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_5_0_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_0_a_T_20 = mux(_io_vsd_out_5_0_a_T_19, _io_vsd_out_5_0_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_5_0_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_0_a_T_22 = mux(_io_vsd_out_5_0_a_T_21, _io_vsd_out_5_0_a_T_9, _io_vsd_out_5_0_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_5_0_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_0_a_T_24 = mux(_io_vsd_out_5_0_a_T_23, _io_vsd_out_5_0_a_T_12, _io_vsd_out_5_0_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_5_0_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_0_a_T_26 = mux(_io_vsd_out_5_0_a_T_25, _io_vsd_out_5_0_a_T_14, _io_vsd_out_5_0_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_5_0_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_0_a_T_28 = mux(_io_vsd_out_5_0_a_T_27, _io_vsd_out_5_0_a_T_16, _io_vsd_out_5_0_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_5_0_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_5_0_a = mux(_io_vsd_out_5_0_a_T_29, _io_vsd_out_5_0_a_T_18, _io_vsd_out_5_0_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_5_0_b_T = bits(io.vs1_in[5][0], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_5_0_b_T_1 = asSInt(_io_vsd_out_5_0_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_5_0_b_T_2 = bits(io.vs2_in[5][0], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_5_0_b_T_3 = asSInt(_io_vsd_out_5_0_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_5_0_b_T_4 = add(_io_vsd_out_5_0_b_T_1, _io_vsd_out_5_0_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_5_0_b_T_5 = tail(_io_vsd_out_5_0_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_5_0_b_T_6 = asSInt(_io_vsd_out_5_0_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_5_0_b_T_7 = sub(_io_vsd_out_5_0_b_T_1, _io_vsd_out_5_0_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_5_0_b_T_8 = tail(_io_vsd_out_5_0_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_5_0_b_T_9 = asSInt(_io_vsd_out_5_0_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_5_0_b_T_10 = sub(_io_vsd_out_5_0_b_T_3, _io_vsd_out_5_0_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_5_0_b_T_11 = tail(_io_vsd_out_5_0_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_5_0_b_T_12 = asSInt(_io_vsd_out_5_0_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_5_0_b_T_13 = and(_io_vsd_out_5_0_b_T_1, _io_vsd_out_5_0_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_5_0_b_T_14 = asSInt(_io_vsd_out_5_0_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_5_0_b_T_15 = or(_io_vsd_out_5_0_b_T_1, _io_vsd_out_5_0_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_5_0_b_T_16 = asSInt(_io_vsd_out_5_0_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_5_0_b_T_17 = xor(_io_vsd_out_5_0_b_T_1, _io_vsd_out_5_0_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_5_0_b_T_18 = asSInt(_io_vsd_out_5_0_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_5_0_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_0_b_T_20 = mux(_io_vsd_out_5_0_b_T_19, _io_vsd_out_5_0_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_5_0_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_0_b_T_22 = mux(_io_vsd_out_5_0_b_T_21, _io_vsd_out_5_0_b_T_9, _io_vsd_out_5_0_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_5_0_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_0_b_T_24 = mux(_io_vsd_out_5_0_b_T_23, _io_vsd_out_5_0_b_T_12, _io_vsd_out_5_0_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_5_0_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_0_b_T_26 = mux(_io_vsd_out_5_0_b_T_25, _io_vsd_out_5_0_b_T_14, _io_vsd_out_5_0_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_5_0_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_0_b_T_28 = mux(_io_vsd_out_5_0_b_T_27, _io_vsd_out_5_0_b_T_16, _io_vsd_out_5_0_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_5_0_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_5_0_b = mux(_io_vsd_out_5_0_b_T_29, _io_vsd_out_5_0_b_T_18, _io_vsd_out_5_0_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_5_0_lo = asUInt(io_vsd_out_5_0_b) @[Cat.scala 30:58]
    node io_vsd_out_5_0_hi = asUInt(io_vsd_out_5_0_a) @[Cat.scala 30:58]
    node _io_vsd_out_5_0_T = cat(io_vsd_out_5_0_hi, io_vsd_out_5_0_lo) @[Cat.scala 30:58]
    node _io_vsd_out_5_0_T_1 = asSInt(_io_vsd_out_5_0_T) @[vec_alu.scala 46:14]
    io.vsd_out[5][0] <= _io_vsd_out_5_0_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_5_1_a_T = bits(io.vs1_in[5][1], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_5_1_a_T_1 = asSInt(_io_vsd_out_5_1_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_5_1_a_T_2 = bits(io.vs2_in[5][1], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_5_1_a_T_3 = asSInt(_io_vsd_out_5_1_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_5_1_a_T_4 = add(_io_vsd_out_5_1_a_T_1, _io_vsd_out_5_1_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_5_1_a_T_5 = tail(_io_vsd_out_5_1_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_5_1_a_T_6 = asSInt(_io_vsd_out_5_1_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_5_1_a_T_7 = sub(_io_vsd_out_5_1_a_T_1, _io_vsd_out_5_1_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_5_1_a_T_8 = tail(_io_vsd_out_5_1_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_5_1_a_T_9 = asSInt(_io_vsd_out_5_1_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_5_1_a_T_10 = sub(_io_vsd_out_5_1_a_T_3, _io_vsd_out_5_1_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_5_1_a_T_11 = tail(_io_vsd_out_5_1_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_5_1_a_T_12 = asSInt(_io_vsd_out_5_1_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_5_1_a_T_13 = and(_io_vsd_out_5_1_a_T_1, _io_vsd_out_5_1_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_5_1_a_T_14 = asSInt(_io_vsd_out_5_1_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_5_1_a_T_15 = or(_io_vsd_out_5_1_a_T_1, _io_vsd_out_5_1_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_5_1_a_T_16 = asSInt(_io_vsd_out_5_1_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_5_1_a_T_17 = xor(_io_vsd_out_5_1_a_T_1, _io_vsd_out_5_1_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_5_1_a_T_18 = asSInt(_io_vsd_out_5_1_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_5_1_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_1_a_T_20 = mux(_io_vsd_out_5_1_a_T_19, _io_vsd_out_5_1_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_5_1_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_1_a_T_22 = mux(_io_vsd_out_5_1_a_T_21, _io_vsd_out_5_1_a_T_9, _io_vsd_out_5_1_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_5_1_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_1_a_T_24 = mux(_io_vsd_out_5_1_a_T_23, _io_vsd_out_5_1_a_T_12, _io_vsd_out_5_1_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_5_1_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_1_a_T_26 = mux(_io_vsd_out_5_1_a_T_25, _io_vsd_out_5_1_a_T_14, _io_vsd_out_5_1_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_5_1_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_1_a_T_28 = mux(_io_vsd_out_5_1_a_T_27, _io_vsd_out_5_1_a_T_16, _io_vsd_out_5_1_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_5_1_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_5_1_a = mux(_io_vsd_out_5_1_a_T_29, _io_vsd_out_5_1_a_T_18, _io_vsd_out_5_1_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_5_1_b_T = bits(io.vs1_in[5][1], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_5_1_b_T_1 = asSInt(_io_vsd_out_5_1_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_5_1_b_T_2 = bits(io.vs2_in[5][1], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_5_1_b_T_3 = asSInt(_io_vsd_out_5_1_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_5_1_b_T_4 = add(_io_vsd_out_5_1_b_T_1, _io_vsd_out_5_1_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_5_1_b_T_5 = tail(_io_vsd_out_5_1_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_5_1_b_T_6 = asSInt(_io_vsd_out_5_1_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_5_1_b_T_7 = sub(_io_vsd_out_5_1_b_T_1, _io_vsd_out_5_1_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_5_1_b_T_8 = tail(_io_vsd_out_5_1_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_5_1_b_T_9 = asSInt(_io_vsd_out_5_1_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_5_1_b_T_10 = sub(_io_vsd_out_5_1_b_T_3, _io_vsd_out_5_1_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_5_1_b_T_11 = tail(_io_vsd_out_5_1_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_5_1_b_T_12 = asSInt(_io_vsd_out_5_1_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_5_1_b_T_13 = and(_io_vsd_out_5_1_b_T_1, _io_vsd_out_5_1_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_5_1_b_T_14 = asSInt(_io_vsd_out_5_1_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_5_1_b_T_15 = or(_io_vsd_out_5_1_b_T_1, _io_vsd_out_5_1_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_5_1_b_T_16 = asSInt(_io_vsd_out_5_1_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_5_1_b_T_17 = xor(_io_vsd_out_5_1_b_T_1, _io_vsd_out_5_1_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_5_1_b_T_18 = asSInt(_io_vsd_out_5_1_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_5_1_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_1_b_T_20 = mux(_io_vsd_out_5_1_b_T_19, _io_vsd_out_5_1_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_5_1_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_1_b_T_22 = mux(_io_vsd_out_5_1_b_T_21, _io_vsd_out_5_1_b_T_9, _io_vsd_out_5_1_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_5_1_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_1_b_T_24 = mux(_io_vsd_out_5_1_b_T_23, _io_vsd_out_5_1_b_T_12, _io_vsd_out_5_1_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_5_1_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_1_b_T_26 = mux(_io_vsd_out_5_1_b_T_25, _io_vsd_out_5_1_b_T_14, _io_vsd_out_5_1_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_5_1_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_5_1_b_T_28 = mux(_io_vsd_out_5_1_b_T_27, _io_vsd_out_5_1_b_T_16, _io_vsd_out_5_1_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_5_1_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_5_1_b = mux(_io_vsd_out_5_1_b_T_29, _io_vsd_out_5_1_b_T_18, _io_vsd_out_5_1_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_5_1_lo = asUInt(io_vsd_out_5_1_b) @[Cat.scala 30:58]
    node io_vsd_out_5_1_hi = asUInt(io_vsd_out_5_1_a) @[Cat.scala 30:58]
    node _io_vsd_out_5_1_T = cat(io_vsd_out_5_1_hi, io_vsd_out_5_1_lo) @[Cat.scala 30:58]
    node _io_vsd_out_5_1_T_1 = asSInt(_io_vsd_out_5_1_T) @[vec_alu.scala 46:14]
    io.vsd_out[5][1] <= _io_vsd_out_5_1_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_6_0_a_T = bits(io.vs1_in[6][0], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_6_0_a_T_1 = asSInt(_io_vsd_out_6_0_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_6_0_a_T_2 = bits(io.vs2_in[6][0], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_6_0_a_T_3 = asSInt(_io_vsd_out_6_0_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_6_0_a_T_4 = add(_io_vsd_out_6_0_a_T_1, _io_vsd_out_6_0_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_6_0_a_T_5 = tail(_io_vsd_out_6_0_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_6_0_a_T_6 = asSInt(_io_vsd_out_6_0_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_6_0_a_T_7 = sub(_io_vsd_out_6_0_a_T_1, _io_vsd_out_6_0_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_6_0_a_T_8 = tail(_io_vsd_out_6_0_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_6_0_a_T_9 = asSInt(_io_vsd_out_6_0_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_6_0_a_T_10 = sub(_io_vsd_out_6_0_a_T_3, _io_vsd_out_6_0_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_6_0_a_T_11 = tail(_io_vsd_out_6_0_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_6_0_a_T_12 = asSInt(_io_vsd_out_6_0_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_6_0_a_T_13 = and(_io_vsd_out_6_0_a_T_1, _io_vsd_out_6_0_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_6_0_a_T_14 = asSInt(_io_vsd_out_6_0_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_6_0_a_T_15 = or(_io_vsd_out_6_0_a_T_1, _io_vsd_out_6_0_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_6_0_a_T_16 = asSInt(_io_vsd_out_6_0_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_6_0_a_T_17 = xor(_io_vsd_out_6_0_a_T_1, _io_vsd_out_6_0_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_6_0_a_T_18 = asSInt(_io_vsd_out_6_0_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_6_0_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_0_a_T_20 = mux(_io_vsd_out_6_0_a_T_19, _io_vsd_out_6_0_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_6_0_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_0_a_T_22 = mux(_io_vsd_out_6_0_a_T_21, _io_vsd_out_6_0_a_T_9, _io_vsd_out_6_0_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_6_0_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_0_a_T_24 = mux(_io_vsd_out_6_0_a_T_23, _io_vsd_out_6_0_a_T_12, _io_vsd_out_6_0_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_6_0_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_0_a_T_26 = mux(_io_vsd_out_6_0_a_T_25, _io_vsd_out_6_0_a_T_14, _io_vsd_out_6_0_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_6_0_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_0_a_T_28 = mux(_io_vsd_out_6_0_a_T_27, _io_vsd_out_6_0_a_T_16, _io_vsd_out_6_0_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_6_0_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_6_0_a = mux(_io_vsd_out_6_0_a_T_29, _io_vsd_out_6_0_a_T_18, _io_vsd_out_6_0_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_6_0_b_T = bits(io.vs1_in[6][0], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_6_0_b_T_1 = asSInt(_io_vsd_out_6_0_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_6_0_b_T_2 = bits(io.vs2_in[6][0], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_6_0_b_T_3 = asSInt(_io_vsd_out_6_0_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_6_0_b_T_4 = add(_io_vsd_out_6_0_b_T_1, _io_vsd_out_6_0_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_6_0_b_T_5 = tail(_io_vsd_out_6_0_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_6_0_b_T_6 = asSInt(_io_vsd_out_6_0_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_6_0_b_T_7 = sub(_io_vsd_out_6_0_b_T_1, _io_vsd_out_6_0_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_6_0_b_T_8 = tail(_io_vsd_out_6_0_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_6_0_b_T_9 = asSInt(_io_vsd_out_6_0_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_6_0_b_T_10 = sub(_io_vsd_out_6_0_b_T_3, _io_vsd_out_6_0_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_6_0_b_T_11 = tail(_io_vsd_out_6_0_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_6_0_b_T_12 = asSInt(_io_vsd_out_6_0_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_6_0_b_T_13 = and(_io_vsd_out_6_0_b_T_1, _io_vsd_out_6_0_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_6_0_b_T_14 = asSInt(_io_vsd_out_6_0_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_6_0_b_T_15 = or(_io_vsd_out_6_0_b_T_1, _io_vsd_out_6_0_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_6_0_b_T_16 = asSInt(_io_vsd_out_6_0_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_6_0_b_T_17 = xor(_io_vsd_out_6_0_b_T_1, _io_vsd_out_6_0_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_6_0_b_T_18 = asSInt(_io_vsd_out_6_0_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_6_0_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_0_b_T_20 = mux(_io_vsd_out_6_0_b_T_19, _io_vsd_out_6_0_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_6_0_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_0_b_T_22 = mux(_io_vsd_out_6_0_b_T_21, _io_vsd_out_6_0_b_T_9, _io_vsd_out_6_0_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_6_0_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_0_b_T_24 = mux(_io_vsd_out_6_0_b_T_23, _io_vsd_out_6_0_b_T_12, _io_vsd_out_6_0_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_6_0_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_0_b_T_26 = mux(_io_vsd_out_6_0_b_T_25, _io_vsd_out_6_0_b_T_14, _io_vsd_out_6_0_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_6_0_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_0_b_T_28 = mux(_io_vsd_out_6_0_b_T_27, _io_vsd_out_6_0_b_T_16, _io_vsd_out_6_0_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_6_0_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_6_0_b = mux(_io_vsd_out_6_0_b_T_29, _io_vsd_out_6_0_b_T_18, _io_vsd_out_6_0_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_6_0_lo = asUInt(io_vsd_out_6_0_b) @[Cat.scala 30:58]
    node io_vsd_out_6_0_hi = asUInt(io_vsd_out_6_0_a) @[Cat.scala 30:58]
    node _io_vsd_out_6_0_T = cat(io_vsd_out_6_0_hi, io_vsd_out_6_0_lo) @[Cat.scala 30:58]
    node _io_vsd_out_6_0_T_1 = asSInt(_io_vsd_out_6_0_T) @[vec_alu.scala 46:14]
    io.vsd_out[6][0] <= _io_vsd_out_6_0_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_6_1_a_T = bits(io.vs1_in[6][1], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_6_1_a_T_1 = asSInt(_io_vsd_out_6_1_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_6_1_a_T_2 = bits(io.vs2_in[6][1], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_6_1_a_T_3 = asSInt(_io_vsd_out_6_1_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_6_1_a_T_4 = add(_io_vsd_out_6_1_a_T_1, _io_vsd_out_6_1_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_6_1_a_T_5 = tail(_io_vsd_out_6_1_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_6_1_a_T_6 = asSInt(_io_vsd_out_6_1_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_6_1_a_T_7 = sub(_io_vsd_out_6_1_a_T_1, _io_vsd_out_6_1_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_6_1_a_T_8 = tail(_io_vsd_out_6_1_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_6_1_a_T_9 = asSInt(_io_vsd_out_6_1_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_6_1_a_T_10 = sub(_io_vsd_out_6_1_a_T_3, _io_vsd_out_6_1_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_6_1_a_T_11 = tail(_io_vsd_out_6_1_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_6_1_a_T_12 = asSInt(_io_vsd_out_6_1_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_6_1_a_T_13 = and(_io_vsd_out_6_1_a_T_1, _io_vsd_out_6_1_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_6_1_a_T_14 = asSInt(_io_vsd_out_6_1_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_6_1_a_T_15 = or(_io_vsd_out_6_1_a_T_1, _io_vsd_out_6_1_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_6_1_a_T_16 = asSInt(_io_vsd_out_6_1_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_6_1_a_T_17 = xor(_io_vsd_out_6_1_a_T_1, _io_vsd_out_6_1_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_6_1_a_T_18 = asSInt(_io_vsd_out_6_1_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_6_1_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_1_a_T_20 = mux(_io_vsd_out_6_1_a_T_19, _io_vsd_out_6_1_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_6_1_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_1_a_T_22 = mux(_io_vsd_out_6_1_a_T_21, _io_vsd_out_6_1_a_T_9, _io_vsd_out_6_1_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_6_1_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_1_a_T_24 = mux(_io_vsd_out_6_1_a_T_23, _io_vsd_out_6_1_a_T_12, _io_vsd_out_6_1_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_6_1_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_1_a_T_26 = mux(_io_vsd_out_6_1_a_T_25, _io_vsd_out_6_1_a_T_14, _io_vsd_out_6_1_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_6_1_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_1_a_T_28 = mux(_io_vsd_out_6_1_a_T_27, _io_vsd_out_6_1_a_T_16, _io_vsd_out_6_1_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_6_1_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_6_1_a = mux(_io_vsd_out_6_1_a_T_29, _io_vsd_out_6_1_a_T_18, _io_vsd_out_6_1_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_6_1_b_T = bits(io.vs1_in[6][1], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_6_1_b_T_1 = asSInt(_io_vsd_out_6_1_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_6_1_b_T_2 = bits(io.vs2_in[6][1], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_6_1_b_T_3 = asSInt(_io_vsd_out_6_1_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_6_1_b_T_4 = add(_io_vsd_out_6_1_b_T_1, _io_vsd_out_6_1_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_6_1_b_T_5 = tail(_io_vsd_out_6_1_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_6_1_b_T_6 = asSInt(_io_vsd_out_6_1_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_6_1_b_T_7 = sub(_io_vsd_out_6_1_b_T_1, _io_vsd_out_6_1_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_6_1_b_T_8 = tail(_io_vsd_out_6_1_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_6_1_b_T_9 = asSInt(_io_vsd_out_6_1_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_6_1_b_T_10 = sub(_io_vsd_out_6_1_b_T_3, _io_vsd_out_6_1_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_6_1_b_T_11 = tail(_io_vsd_out_6_1_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_6_1_b_T_12 = asSInt(_io_vsd_out_6_1_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_6_1_b_T_13 = and(_io_vsd_out_6_1_b_T_1, _io_vsd_out_6_1_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_6_1_b_T_14 = asSInt(_io_vsd_out_6_1_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_6_1_b_T_15 = or(_io_vsd_out_6_1_b_T_1, _io_vsd_out_6_1_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_6_1_b_T_16 = asSInt(_io_vsd_out_6_1_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_6_1_b_T_17 = xor(_io_vsd_out_6_1_b_T_1, _io_vsd_out_6_1_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_6_1_b_T_18 = asSInt(_io_vsd_out_6_1_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_6_1_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_1_b_T_20 = mux(_io_vsd_out_6_1_b_T_19, _io_vsd_out_6_1_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_6_1_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_1_b_T_22 = mux(_io_vsd_out_6_1_b_T_21, _io_vsd_out_6_1_b_T_9, _io_vsd_out_6_1_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_6_1_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_1_b_T_24 = mux(_io_vsd_out_6_1_b_T_23, _io_vsd_out_6_1_b_T_12, _io_vsd_out_6_1_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_6_1_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_1_b_T_26 = mux(_io_vsd_out_6_1_b_T_25, _io_vsd_out_6_1_b_T_14, _io_vsd_out_6_1_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_6_1_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_6_1_b_T_28 = mux(_io_vsd_out_6_1_b_T_27, _io_vsd_out_6_1_b_T_16, _io_vsd_out_6_1_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_6_1_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_6_1_b = mux(_io_vsd_out_6_1_b_T_29, _io_vsd_out_6_1_b_T_18, _io_vsd_out_6_1_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_6_1_lo = asUInt(io_vsd_out_6_1_b) @[Cat.scala 30:58]
    node io_vsd_out_6_1_hi = asUInt(io_vsd_out_6_1_a) @[Cat.scala 30:58]
    node _io_vsd_out_6_1_T = cat(io_vsd_out_6_1_hi, io_vsd_out_6_1_lo) @[Cat.scala 30:58]
    node _io_vsd_out_6_1_T_1 = asSInt(_io_vsd_out_6_1_T) @[vec_alu.scala 46:14]
    io.vsd_out[6][1] <= _io_vsd_out_6_1_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_7_0_a_T = bits(io.vs1_in[7][0], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_7_0_a_T_1 = asSInt(_io_vsd_out_7_0_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_7_0_a_T_2 = bits(io.vs2_in[7][0], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_7_0_a_T_3 = asSInt(_io_vsd_out_7_0_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_7_0_a_T_4 = add(_io_vsd_out_7_0_a_T_1, _io_vsd_out_7_0_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_7_0_a_T_5 = tail(_io_vsd_out_7_0_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_7_0_a_T_6 = asSInt(_io_vsd_out_7_0_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_7_0_a_T_7 = sub(_io_vsd_out_7_0_a_T_1, _io_vsd_out_7_0_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_7_0_a_T_8 = tail(_io_vsd_out_7_0_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_7_0_a_T_9 = asSInt(_io_vsd_out_7_0_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_7_0_a_T_10 = sub(_io_vsd_out_7_0_a_T_3, _io_vsd_out_7_0_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_7_0_a_T_11 = tail(_io_vsd_out_7_0_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_7_0_a_T_12 = asSInt(_io_vsd_out_7_0_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_7_0_a_T_13 = and(_io_vsd_out_7_0_a_T_1, _io_vsd_out_7_0_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_7_0_a_T_14 = asSInt(_io_vsd_out_7_0_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_7_0_a_T_15 = or(_io_vsd_out_7_0_a_T_1, _io_vsd_out_7_0_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_7_0_a_T_16 = asSInt(_io_vsd_out_7_0_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_7_0_a_T_17 = xor(_io_vsd_out_7_0_a_T_1, _io_vsd_out_7_0_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_7_0_a_T_18 = asSInt(_io_vsd_out_7_0_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_7_0_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_0_a_T_20 = mux(_io_vsd_out_7_0_a_T_19, _io_vsd_out_7_0_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_7_0_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_0_a_T_22 = mux(_io_vsd_out_7_0_a_T_21, _io_vsd_out_7_0_a_T_9, _io_vsd_out_7_0_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_7_0_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_0_a_T_24 = mux(_io_vsd_out_7_0_a_T_23, _io_vsd_out_7_0_a_T_12, _io_vsd_out_7_0_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_7_0_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_0_a_T_26 = mux(_io_vsd_out_7_0_a_T_25, _io_vsd_out_7_0_a_T_14, _io_vsd_out_7_0_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_7_0_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_0_a_T_28 = mux(_io_vsd_out_7_0_a_T_27, _io_vsd_out_7_0_a_T_16, _io_vsd_out_7_0_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_7_0_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_7_0_a = mux(_io_vsd_out_7_0_a_T_29, _io_vsd_out_7_0_a_T_18, _io_vsd_out_7_0_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_7_0_b_T = bits(io.vs1_in[7][0], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_7_0_b_T_1 = asSInt(_io_vsd_out_7_0_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_7_0_b_T_2 = bits(io.vs2_in[7][0], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_7_0_b_T_3 = asSInt(_io_vsd_out_7_0_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_7_0_b_T_4 = add(_io_vsd_out_7_0_b_T_1, _io_vsd_out_7_0_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_7_0_b_T_5 = tail(_io_vsd_out_7_0_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_7_0_b_T_6 = asSInt(_io_vsd_out_7_0_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_7_0_b_T_7 = sub(_io_vsd_out_7_0_b_T_1, _io_vsd_out_7_0_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_7_0_b_T_8 = tail(_io_vsd_out_7_0_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_7_0_b_T_9 = asSInt(_io_vsd_out_7_0_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_7_0_b_T_10 = sub(_io_vsd_out_7_0_b_T_3, _io_vsd_out_7_0_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_7_0_b_T_11 = tail(_io_vsd_out_7_0_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_7_0_b_T_12 = asSInt(_io_vsd_out_7_0_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_7_0_b_T_13 = and(_io_vsd_out_7_0_b_T_1, _io_vsd_out_7_0_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_7_0_b_T_14 = asSInt(_io_vsd_out_7_0_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_7_0_b_T_15 = or(_io_vsd_out_7_0_b_T_1, _io_vsd_out_7_0_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_7_0_b_T_16 = asSInt(_io_vsd_out_7_0_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_7_0_b_T_17 = xor(_io_vsd_out_7_0_b_T_1, _io_vsd_out_7_0_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_7_0_b_T_18 = asSInt(_io_vsd_out_7_0_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_7_0_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_0_b_T_20 = mux(_io_vsd_out_7_0_b_T_19, _io_vsd_out_7_0_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_7_0_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_0_b_T_22 = mux(_io_vsd_out_7_0_b_T_21, _io_vsd_out_7_0_b_T_9, _io_vsd_out_7_0_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_7_0_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_0_b_T_24 = mux(_io_vsd_out_7_0_b_T_23, _io_vsd_out_7_0_b_T_12, _io_vsd_out_7_0_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_7_0_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_0_b_T_26 = mux(_io_vsd_out_7_0_b_T_25, _io_vsd_out_7_0_b_T_14, _io_vsd_out_7_0_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_7_0_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_0_b_T_28 = mux(_io_vsd_out_7_0_b_T_27, _io_vsd_out_7_0_b_T_16, _io_vsd_out_7_0_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_7_0_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_7_0_b = mux(_io_vsd_out_7_0_b_T_29, _io_vsd_out_7_0_b_T_18, _io_vsd_out_7_0_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_7_0_lo = asUInt(io_vsd_out_7_0_b) @[Cat.scala 30:58]
    node io_vsd_out_7_0_hi = asUInt(io_vsd_out_7_0_a) @[Cat.scala 30:58]
    node _io_vsd_out_7_0_T = cat(io_vsd_out_7_0_hi, io_vsd_out_7_0_lo) @[Cat.scala 30:58]
    node _io_vsd_out_7_0_T_1 = asSInt(_io_vsd_out_7_0_T) @[vec_alu.scala 46:14]
    io.vsd_out[7][0] <= _io_vsd_out_7_0_T_1 @[vec_alu.scala 62:22]
    node _io_vsd_out_7_1_a_T = bits(io.vs1_in[7][1], 63, 32) @[vec_alu.scala 44:27]
    node _io_vsd_out_7_1_a_T_1 = asSInt(_io_vsd_out_7_1_a_T) @[vec_alu.scala 44:35]
    node _io_vsd_out_7_1_a_T_2 = bits(io.vs2_in[7][1], 63, 32) @[vec_alu.scala 44:46]
    node _io_vsd_out_7_1_a_T_3 = asSInt(_io_vsd_out_7_1_a_T_2) @[vec_alu.scala 44:54]
    node _io_vsd_out_7_1_a_T_4 = add(_io_vsd_out_7_1_a_T_1, _io_vsd_out_7_1_a_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_7_1_a_T_5 = tail(_io_vsd_out_7_1_a_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_7_1_a_T_6 = asSInt(_io_vsd_out_7_1_a_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_7_1_a_T_7 = sub(_io_vsd_out_7_1_a_T_1, _io_vsd_out_7_1_a_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_7_1_a_T_8 = tail(_io_vsd_out_7_1_a_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_7_1_a_T_9 = asSInt(_io_vsd_out_7_1_a_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_7_1_a_T_10 = sub(_io_vsd_out_7_1_a_T_3, _io_vsd_out_7_1_a_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_7_1_a_T_11 = tail(_io_vsd_out_7_1_a_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_7_1_a_T_12 = asSInt(_io_vsd_out_7_1_a_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_7_1_a_T_13 = and(_io_vsd_out_7_1_a_T_1, _io_vsd_out_7_1_a_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_7_1_a_T_14 = asSInt(_io_vsd_out_7_1_a_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_7_1_a_T_15 = or(_io_vsd_out_7_1_a_T_1, _io_vsd_out_7_1_a_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_7_1_a_T_16 = asSInt(_io_vsd_out_7_1_a_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_7_1_a_T_17 = xor(_io_vsd_out_7_1_a_T_1, _io_vsd_out_7_1_a_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_7_1_a_T_18 = asSInt(_io_vsd_out_7_1_a_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_7_1_a_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_1_a_T_20 = mux(_io_vsd_out_7_1_a_T_19, _io_vsd_out_7_1_a_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_7_1_a_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_1_a_T_22 = mux(_io_vsd_out_7_1_a_T_21, _io_vsd_out_7_1_a_T_9, _io_vsd_out_7_1_a_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_7_1_a_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_1_a_T_24 = mux(_io_vsd_out_7_1_a_T_23, _io_vsd_out_7_1_a_T_12, _io_vsd_out_7_1_a_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_7_1_a_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_1_a_T_26 = mux(_io_vsd_out_7_1_a_T_25, _io_vsd_out_7_1_a_T_14, _io_vsd_out_7_1_a_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_7_1_a_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_1_a_T_28 = mux(_io_vsd_out_7_1_a_T_27, _io_vsd_out_7_1_a_T_16, _io_vsd_out_7_1_a_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_7_1_a_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_7_1_a = mux(_io_vsd_out_7_1_a_T_29, _io_vsd_out_7_1_a_T_18, _io_vsd_out_7_1_a_T_28) @[Mux.scala 80:57]
    node _io_vsd_out_7_1_b_T = bits(io.vs1_in[7][1], 31, 0) @[vec_alu.scala 45:27]
    node _io_vsd_out_7_1_b_T_1 = asSInt(_io_vsd_out_7_1_b_T) @[vec_alu.scala 45:34]
    node _io_vsd_out_7_1_b_T_2 = bits(io.vs2_in[7][1], 31, 0) @[vec_alu.scala 45:45]
    node _io_vsd_out_7_1_b_T_3 = asSInt(_io_vsd_out_7_1_b_T_2) @[vec_alu.scala 45:52]
    node _io_vsd_out_7_1_b_T_4 = add(_io_vsd_out_7_1_b_T_1, _io_vsd_out_7_1_b_T_3) @[vec_alu.scala 20:22]
    node _io_vsd_out_7_1_b_T_5 = tail(_io_vsd_out_7_1_b_T_4, 1) @[vec_alu.scala 20:22]
    node _io_vsd_out_7_1_b_T_6 = asSInt(_io_vsd_out_7_1_b_T_5) @[vec_alu.scala 20:22]
    node _io_vsd_out_7_1_b_T_7 = sub(_io_vsd_out_7_1_b_T_1, _io_vsd_out_7_1_b_T_3) @[vec_alu.scala 21:22]
    node _io_vsd_out_7_1_b_T_8 = tail(_io_vsd_out_7_1_b_T_7, 1) @[vec_alu.scala 21:22]
    node _io_vsd_out_7_1_b_T_9 = asSInt(_io_vsd_out_7_1_b_T_8) @[vec_alu.scala 21:22]
    node _io_vsd_out_7_1_b_T_10 = sub(_io_vsd_out_7_1_b_T_3, _io_vsd_out_7_1_b_T_1) @[vec_alu.scala 22:22]
    node _io_vsd_out_7_1_b_T_11 = tail(_io_vsd_out_7_1_b_T_10, 1) @[vec_alu.scala 22:22]
    node _io_vsd_out_7_1_b_T_12 = asSInt(_io_vsd_out_7_1_b_T_11) @[vec_alu.scala 22:22]
    node _io_vsd_out_7_1_b_T_13 = and(_io_vsd_out_7_1_b_T_1, _io_vsd_out_7_1_b_T_3) @[vec_alu.scala 23:22]
    node _io_vsd_out_7_1_b_T_14 = asSInt(_io_vsd_out_7_1_b_T_13) @[vec_alu.scala 23:22]
    node _io_vsd_out_7_1_b_T_15 = or(_io_vsd_out_7_1_b_T_1, _io_vsd_out_7_1_b_T_3) @[vec_alu.scala 24:23]
    node _io_vsd_out_7_1_b_T_16 = asSInt(_io_vsd_out_7_1_b_T_15) @[vec_alu.scala 24:23]
    node _io_vsd_out_7_1_b_T_17 = xor(_io_vsd_out_7_1_b_T_1, _io_vsd_out_7_1_b_T_3) @[vec_alu.scala 25:23]
    node _io_vsd_out_7_1_b_T_18 = asSInt(_io_vsd_out_7_1_b_T_17) @[vec_alu.scala 25:23]
    node _io_vsd_out_7_1_b_T_19 = eq(UInt<1>("h00"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_1_b_T_20 = mux(_io_vsd_out_7_1_b_T_19, _io_vsd_out_7_1_b_T_6, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _io_vsd_out_7_1_b_T_21 = eq(UInt<2>("h02"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_1_b_T_22 = mux(_io_vsd_out_7_1_b_T_21, _io_vsd_out_7_1_b_T_9, _io_vsd_out_7_1_b_T_20) @[Mux.scala 80:57]
    node _io_vsd_out_7_1_b_T_23 = eq(UInt<2>("h03"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_1_b_T_24 = mux(_io_vsd_out_7_1_b_T_23, _io_vsd_out_7_1_b_T_12, _io_vsd_out_7_1_b_T_22) @[Mux.scala 80:57]
    node _io_vsd_out_7_1_b_T_25 = eq(UInt<4>("h09"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_1_b_T_26 = mux(_io_vsd_out_7_1_b_T_25, _io_vsd_out_7_1_b_T_14, _io_vsd_out_7_1_b_T_24) @[Mux.scala 80:57]
    node _io_vsd_out_7_1_b_T_27 = eq(UInt<4>("h0a"), io.alu_opcode) @[Mux.scala 80:60]
    node _io_vsd_out_7_1_b_T_28 = mux(_io_vsd_out_7_1_b_T_27, _io_vsd_out_7_1_b_T_16, _io_vsd_out_7_1_b_T_26) @[Mux.scala 80:57]
    node _io_vsd_out_7_1_b_T_29 = eq(UInt<4>("h0b"), io.alu_opcode) @[Mux.scala 80:60]
    node io_vsd_out_7_1_b = mux(_io_vsd_out_7_1_b_T_29, _io_vsd_out_7_1_b_T_18, _io_vsd_out_7_1_b_T_28) @[Mux.scala 80:57]
    node io_vsd_out_7_1_lo = asUInt(io_vsd_out_7_1_b) @[Cat.scala 30:58]
    node io_vsd_out_7_1_hi = asUInt(io_vsd_out_7_1_a) @[Cat.scala 30:58]
    node _io_vsd_out_7_1_T = cat(io_vsd_out_7_1_hi, io_vsd_out_7_1_lo) @[Cat.scala 30:58]
    node _io_vsd_out_7_1_T_1 = asSInt(_io_vsd_out_7_1_T) @[vec_alu.scala 46:14]
    io.vsd_out[7][1] <= _io_vsd_out_7_1_T_1 @[vec_alu.scala 62:22]
    
  module excute_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip ex_vs1_data_in : SInt<64>[2][8], flip ex_vs2_data_in : SInt<64>[2][8], flip ex_sew_in : UInt<5>, flip ex_instr_in : UInt<32>, ex_instr_out : UInt<32>, flip ex_alu_op_in : UInt<6>, flip ex_write_en_in : UInt<1>, flip ex_read_en_in : UInt<1>, flip ex_rs1_data_in : SInt<32>, flip ex_reg_write_in : UInt<1>, ex_reg_write_out : UInt<1>, ex_rs1_data_out : SInt<32>, ex_write_en_out : UInt<1>, ex_read_en_out : UInt<1>, vsd_data_out : SInt<64>[2][8], ex_vs1_data_out_vs3 : SInt<64>[2][8]}
    
    inst vec_alu_module of vec_alu @[excute_stage.scala 33:32]
    vec_alu_module.clock <= clock
    vec_alu_module.reset <= reset
    reg next_sew : UInt, clock @[excute_stage.scala 45:27]
    next_sew <= io.ex_sew_in @[excute_stage.scala 45:27]
    reg ex_alu_op_out : UInt, clock @[excute_stage.scala 46:32]
    ex_alu_op_out <= io.ex_alu_op_in @[excute_stage.scala 46:32]
    reg io_ex_instr_out_REG : UInt, clock @[excute_stage.scala 47:31]
    io_ex_instr_out_REG <= io.ex_instr_in @[excute_stage.scala 47:31]
    io.ex_instr_out <= io_ex_instr_out_REG @[excute_stage.scala 47:21]
    vec_alu_module.io.vs1_in[0][0] <= io.ex_vs1_data_in[0][0] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[0][0] <= io.ex_vs2_data_in[0][0] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[0][1] <= io.ex_vs1_data_in[0][1] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[0][1] <= io.ex_vs2_data_in[0][1] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[1][0] <= io.ex_vs1_data_in[1][0] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[1][0] <= io.ex_vs2_data_in[1][0] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[1][1] <= io.ex_vs1_data_in[1][1] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[1][1] <= io.ex_vs2_data_in[1][1] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[2][0] <= io.ex_vs1_data_in[2][0] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[2][0] <= io.ex_vs2_data_in[2][0] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[2][1] <= io.ex_vs1_data_in[2][1] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[2][1] <= io.ex_vs2_data_in[2][1] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[3][0] <= io.ex_vs1_data_in[3][0] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[3][0] <= io.ex_vs2_data_in[3][0] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[3][1] <= io.ex_vs1_data_in[3][1] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[3][1] <= io.ex_vs2_data_in[3][1] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[4][0] <= io.ex_vs1_data_in[4][0] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[4][0] <= io.ex_vs2_data_in[4][0] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[4][1] <= io.ex_vs1_data_in[4][1] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[4][1] <= io.ex_vs2_data_in[4][1] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[5][0] <= io.ex_vs1_data_in[5][0] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[5][0] <= io.ex_vs2_data_in[5][0] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[5][1] <= io.ex_vs1_data_in[5][1] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[5][1] <= io.ex_vs2_data_in[5][1] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[6][0] <= io.ex_vs1_data_in[6][0] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[6][0] <= io.ex_vs2_data_in[6][0] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[6][1] <= io.ex_vs1_data_in[6][1] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[6][1] <= io.ex_vs2_data_in[6][1] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[7][0] <= io.ex_vs1_data_in[7][0] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[7][0] <= io.ex_vs2_data_in[7][0] @[excute_stage.scala 54:36]
    vec_alu_module.io.vs1_in[7][1] <= io.ex_vs1_data_in[7][1] @[excute_stage.scala 53:36]
    vec_alu_module.io.vs2_in[7][1] <= io.ex_vs2_data_in[7][1] @[excute_stage.scala 54:36]
    vec_alu_module.io.sew <= next_sew @[excute_stage.scala 58:23]
    vec_alu_module.io.alu_opcode <= ex_alu_op_out @[excute_stage.scala 59:30]
    io.vsd_data_out[0][0] <= vec_alu_module.io.vsd_out[0][0] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[0][0] <= io.ex_vs1_data_in[0][0] @[excute_stage.scala 64:34]
    io.vsd_data_out[0][1] <= vec_alu_module.io.vsd_out[0][1] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[0][1] <= io.ex_vs1_data_in[0][1] @[excute_stage.scala 64:34]
    io.vsd_data_out[1][0] <= vec_alu_module.io.vsd_out[1][0] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[1][0] <= io.ex_vs1_data_in[1][0] @[excute_stage.scala 64:34]
    io.vsd_data_out[1][1] <= vec_alu_module.io.vsd_out[1][1] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[1][1] <= io.ex_vs1_data_in[1][1] @[excute_stage.scala 64:34]
    io.vsd_data_out[2][0] <= vec_alu_module.io.vsd_out[2][0] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[2][0] <= io.ex_vs1_data_in[2][0] @[excute_stage.scala 64:34]
    io.vsd_data_out[2][1] <= vec_alu_module.io.vsd_out[2][1] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[2][1] <= io.ex_vs1_data_in[2][1] @[excute_stage.scala 64:34]
    io.vsd_data_out[3][0] <= vec_alu_module.io.vsd_out[3][0] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[3][0] <= io.ex_vs1_data_in[3][0] @[excute_stage.scala 64:34]
    io.vsd_data_out[3][1] <= vec_alu_module.io.vsd_out[3][1] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[3][1] <= io.ex_vs1_data_in[3][1] @[excute_stage.scala 64:34]
    io.vsd_data_out[4][0] <= vec_alu_module.io.vsd_out[4][0] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[4][0] <= io.ex_vs1_data_in[4][0] @[excute_stage.scala 64:34]
    io.vsd_data_out[4][1] <= vec_alu_module.io.vsd_out[4][1] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[4][1] <= io.ex_vs1_data_in[4][1] @[excute_stage.scala 64:34]
    io.vsd_data_out[5][0] <= vec_alu_module.io.vsd_out[5][0] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[5][0] <= io.ex_vs1_data_in[5][0] @[excute_stage.scala 64:34]
    io.vsd_data_out[5][1] <= vec_alu_module.io.vsd_out[5][1] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[5][1] <= io.ex_vs1_data_in[5][1] @[excute_stage.scala 64:34]
    io.vsd_data_out[6][0] <= vec_alu_module.io.vsd_out[6][0] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[6][0] <= io.ex_vs1_data_in[6][0] @[excute_stage.scala 64:34]
    io.vsd_data_out[6][1] <= vec_alu_module.io.vsd_out[6][1] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[6][1] <= io.ex_vs1_data_in[6][1] @[excute_stage.scala 64:34]
    io.vsd_data_out[7][0] <= vec_alu_module.io.vsd_out[7][0] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[7][0] <= io.ex_vs1_data_in[7][0] @[excute_stage.scala 64:34]
    io.vsd_data_out[7][1] <= vec_alu_module.io.vsd_out[7][1] @[excute_stage.scala 63:27]
    io.ex_vs1_data_out_vs3[7][1] <= io.ex_vs1_data_in[7][1] @[excute_stage.scala 64:34]
    reg io_ex_write_en_out_REG : UInt<1>, clock @[excute_stage.scala 67:32]
    io_ex_write_en_out_REG <= io.ex_write_en_in @[excute_stage.scala 67:32]
    io.ex_write_en_out <= io_ex_write_en_out_REG @[excute_stage.scala 67:22]
    reg io_ex_read_en_out_REG : UInt<1>, clock @[excute_stage.scala 68:32]
    io_ex_read_en_out_REG <= io.ex_read_en_in @[excute_stage.scala 68:32]
    io.ex_read_en_out <= io_ex_read_en_out_REG @[excute_stage.scala 68:21]
    reg io_ex_rs1_data_out_REG : SInt, clock @[excute_stage.scala 69:32]
    io_ex_rs1_data_out_REG <= io.ex_rs1_data_in @[excute_stage.scala 69:32]
    io.ex_rs1_data_out <= io_ex_rs1_data_out_REG @[excute_stage.scala 69:22]
    reg io_ex_reg_write_out_REG : UInt<1>, clock @[excute_stage.scala 73:33]
    io_ex_reg_write_out_REG <= io.ex_reg_write_in @[excute_stage.scala 73:33]
    io.ex_reg_write_out <= io_ex_reg_write_out_REG @[excute_stage.scala 73:23]
    
  module vec_mem_fetch : 
    input clock : Clock
    input reset : Reset
    output io : {flip addr : UInt<32>, flip mem_vs3_data : SInt<64>[2][8], vec_read_data_load : SInt<64>[2][8], flip write_en : UInt<1>, flip read_en : UInt<1>}
    
    io.vec_read_data_load[0][0] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[0][1] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[1][0] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[1][1] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[2][0] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[2][1] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[3][0] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[3][1] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[4][0] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[4][1] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[5][0] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[5][1] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[6][0] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[6][1] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[7][0] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    io.vec_read_data_load[7][1] <= asSInt(UInt<7>("h039")) @[vec_mem_fetch.scala 19:37]
    
  module mem_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip mem_vsd_data_in : SInt<64>[2][8], mem_vsd_data_out : SInt<64>[2][8], flip mem_instr_in : UInt<32>, mem_instr_out : UInt<32>, flip write_en : UInt<1>, flip read_en : UInt<1>, mem_read_en_out : UInt<1>, flip mem_reg_write_in : UInt<1>, mem_reg_write_out : UInt<1>, flip mem_rs1_data_in : SInt<32>, flip mem_vs1_data_vs3_in : SInt<64>[2][8], vec_read_data_load : SInt<64>[2][8]}
    
    inst vec_mem_module of vec_mem_fetch @[mem_stage.scala 25:32]
    vec_mem_module.clock <= clock
    vec_mem_module.reset <= reset
    wire _initValue_WIRE : SInt<64>[2] @[mem_stage.scala 28:48]
    _initValue_WIRE[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    _initValue_WIRE[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    wire _initValue_WIRE_1 : SInt<64>[2] @[mem_stage.scala 28:48]
    _initValue_WIRE_1[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    _initValue_WIRE_1[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    wire _initValue_WIRE_2 : SInt<64>[2] @[mem_stage.scala 28:48]
    _initValue_WIRE_2[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    _initValue_WIRE_2[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    wire _initValue_WIRE_3 : SInt<64>[2] @[mem_stage.scala 28:48]
    _initValue_WIRE_3[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    _initValue_WIRE_3[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    wire _initValue_WIRE_4 : SInt<64>[2] @[mem_stage.scala 28:48]
    _initValue_WIRE_4[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    _initValue_WIRE_4[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    wire _initValue_WIRE_5 : SInt<64>[2] @[mem_stage.scala 28:48]
    _initValue_WIRE_5[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    _initValue_WIRE_5[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    wire _initValue_WIRE_6 : SInt<64>[2] @[mem_stage.scala 28:48]
    _initValue_WIRE_6[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    _initValue_WIRE_6[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    wire _initValue_WIRE_7 : SInt<64>[2] @[mem_stage.scala 28:48]
    _initValue_WIRE_7[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    _initValue_WIRE_7[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 28:48]
    wire initValue : SInt<64>[2][8] @[mem_stage.scala 28:28]
    initValue[0][0] <= _initValue_WIRE[0] @[mem_stage.scala 28:28]
    initValue[0][1] <= _initValue_WIRE[1] @[mem_stage.scala 28:28]
    initValue[1][0] <= _initValue_WIRE_1[0] @[mem_stage.scala 28:28]
    initValue[1][1] <= _initValue_WIRE_1[1] @[mem_stage.scala 28:28]
    initValue[2][0] <= _initValue_WIRE_2[0] @[mem_stage.scala 28:28]
    initValue[2][1] <= _initValue_WIRE_2[1] @[mem_stage.scala 28:28]
    initValue[3][0] <= _initValue_WIRE_3[0] @[mem_stage.scala 28:28]
    initValue[3][1] <= _initValue_WIRE_3[1] @[mem_stage.scala 28:28]
    initValue[4][0] <= _initValue_WIRE_4[0] @[mem_stage.scala 28:28]
    initValue[4][1] <= _initValue_WIRE_4[1] @[mem_stage.scala 28:28]
    initValue[5][0] <= _initValue_WIRE_5[0] @[mem_stage.scala 28:28]
    initValue[5][1] <= _initValue_WIRE_5[1] @[mem_stage.scala 28:28]
    initValue[6][0] <= _initValue_WIRE_6[0] @[mem_stage.scala 28:28]
    initValue[6][1] <= _initValue_WIRE_6[1] @[mem_stage.scala 28:28]
    initValue[7][0] <= _initValue_WIRE_7[0] @[mem_stage.scala 28:28]
    initValue[7][1] <= _initValue_WIRE_7[1] @[mem_stage.scala 28:28]
    wire _vsd_data_WIRE : SInt<64>[2][8]
    _vsd_data_WIRE[0][0] <= initValue[0][0]
    _vsd_data_WIRE[0][1] <= initValue[0][1]
    _vsd_data_WIRE[1][0] <= initValue[1][0]
    _vsd_data_WIRE[1][1] <= initValue[1][1]
    _vsd_data_WIRE[2][0] <= initValue[2][0]
    _vsd_data_WIRE[2][1] <= initValue[2][1]
    _vsd_data_WIRE[3][0] <= initValue[3][0]
    _vsd_data_WIRE[3][1] <= initValue[3][1]
    _vsd_data_WIRE[4][0] <= initValue[4][0]
    _vsd_data_WIRE[4][1] <= initValue[4][1]
    _vsd_data_WIRE[5][0] <= initValue[5][0]
    _vsd_data_WIRE[5][1] <= initValue[5][1]
    _vsd_data_WIRE[6][0] <= initValue[6][0]
    _vsd_data_WIRE[6][1] <= initValue[6][1]
    _vsd_data_WIRE[7][0] <= initValue[7][0]
    _vsd_data_WIRE[7][1] <= initValue[7][1]
    reg vsd_data : SInt<64>[2][8], clock @[mem_stage.scala 29:27]
    vsd_data[0][0] <= _vsd_data_WIRE[0][0] @[mem_stage.scala 29:27]
    vsd_data[0][1] <= _vsd_data_WIRE[0][1] @[mem_stage.scala 29:27]
    vsd_data[1][0] <= _vsd_data_WIRE[1][0] @[mem_stage.scala 29:27]
    vsd_data[1][1] <= _vsd_data_WIRE[1][1] @[mem_stage.scala 29:27]
    vsd_data[2][0] <= _vsd_data_WIRE[2][0] @[mem_stage.scala 29:27]
    vsd_data[2][1] <= _vsd_data_WIRE[2][1] @[mem_stage.scala 29:27]
    vsd_data[3][0] <= _vsd_data_WIRE[3][0] @[mem_stage.scala 29:27]
    vsd_data[3][1] <= _vsd_data_WIRE[3][1] @[mem_stage.scala 29:27]
    vsd_data[4][0] <= _vsd_data_WIRE[4][0] @[mem_stage.scala 29:27]
    vsd_data[4][1] <= _vsd_data_WIRE[4][1] @[mem_stage.scala 29:27]
    vsd_data[5][0] <= _vsd_data_WIRE[5][0] @[mem_stage.scala 29:27]
    vsd_data[5][1] <= _vsd_data_WIRE[5][1] @[mem_stage.scala 29:27]
    vsd_data[6][0] <= _vsd_data_WIRE[6][0] @[mem_stage.scala 29:27]
    vsd_data[6][1] <= _vsd_data_WIRE[6][1] @[mem_stage.scala 29:27]
    vsd_data[7][0] <= _vsd_data_WIRE[7][0] @[mem_stage.scala 29:27]
    vsd_data[7][1] <= _vsd_data_WIRE[7][1] @[mem_stage.scala 29:27]
    wire _initValue_vs3_WIRE : SInt<64>[2] @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    wire _initValue_vs3_WIRE_1 : SInt<64>[2] @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_1[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_1[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    wire _initValue_vs3_WIRE_2 : SInt<64>[2] @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_2[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_2[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    wire _initValue_vs3_WIRE_3 : SInt<64>[2] @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_3[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_3[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    wire _initValue_vs3_WIRE_4 : SInt<64>[2] @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_4[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_4[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    wire _initValue_vs3_WIRE_5 : SInt<64>[2] @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_5[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_5[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    wire _initValue_vs3_WIRE_6 : SInt<64>[2] @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_6[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_6[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    wire _initValue_vs3_WIRE_7 : SInt<64>[2] @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_7[0] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    _initValue_vs3_WIRE_7[1] <= asSInt(UInt<64>("h00")) @[mem_stage.scala 31:52]
    wire initValue_vs3 : SInt<64>[2][8] @[mem_stage.scala 31:32]
    initValue_vs3[0][0] <= _initValue_vs3_WIRE[0] @[mem_stage.scala 31:32]
    initValue_vs3[0][1] <= _initValue_vs3_WIRE[1] @[mem_stage.scala 31:32]
    initValue_vs3[1][0] <= _initValue_vs3_WIRE_1[0] @[mem_stage.scala 31:32]
    initValue_vs3[1][1] <= _initValue_vs3_WIRE_1[1] @[mem_stage.scala 31:32]
    initValue_vs3[2][0] <= _initValue_vs3_WIRE_2[0] @[mem_stage.scala 31:32]
    initValue_vs3[2][1] <= _initValue_vs3_WIRE_2[1] @[mem_stage.scala 31:32]
    initValue_vs3[3][0] <= _initValue_vs3_WIRE_3[0] @[mem_stage.scala 31:32]
    initValue_vs3[3][1] <= _initValue_vs3_WIRE_3[1] @[mem_stage.scala 31:32]
    initValue_vs3[4][0] <= _initValue_vs3_WIRE_4[0] @[mem_stage.scala 31:32]
    initValue_vs3[4][1] <= _initValue_vs3_WIRE_4[1] @[mem_stage.scala 31:32]
    initValue_vs3[5][0] <= _initValue_vs3_WIRE_5[0] @[mem_stage.scala 31:32]
    initValue_vs3[5][1] <= _initValue_vs3_WIRE_5[1] @[mem_stage.scala 31:32]
    initValue_vs3[6][0] <= _initValue_vs3_WIRE_6[0] @[mem_stage.scala 31:32]
    initValue_vs3[6][1] <= _initValue_vs3_WIRE_6[1] @[mem_stage.scala 31:32]
    initValue_vs3[7][0] <= _initValue_vs3_WIRE_7[0] @[mem_stage.scala 31:32]
    initValue_vs3[7][1] <= _initValue_vs3_WIRE_7[1] @[mem_stage.scala 31:32]
    wire _vs3_data_WIRE : SInt<64>[2][8]
    _vs3_data_WIRE[0][0] <= initValue[0][0]
    _vs3_data_WIRE[0][1] <= initValue[0][1]
    _vs3_data_WIRE[1][0] <= initValue[1][0]
    _vs3_data_WIRE[1][1] <= initValue[1][1]
    _vs3_data_WIRE[2][0] <= initValue[2][0]
    _vs3_data_WIRE[2][1] <= initValue[2][1]
    _vs3_data_WIRE[3][0] <= initValue[3][0]
    _vs3_data_WIRE[3][1] <= initValue[3][1]
    _vs3_data_WIRE[4][0] <= initValue[4][0]
    _vs3_data_WIRE[4][1] <= initValue[4][1]
    _vs3_data_WIRE[5][0] <= initValue[5][0]
    _vs3_data_WIRE[5][1] <= initValue[5][1]
    _vs3_data_WIRE[6][0] <= initValue[6][0]
    _vs3_data_WIRE[6][1] <= initValue[6][1]
    _vs3_data_WIRE[7][0] <= initValue[7][0]
    _vs3_data_WIRE[7][1] <= initValue[7][1]
    reg vs3_data : SInt<64>[2][8], clock @[mem_stage.scala 32:27]
    vs3_data[0][0] <= _vs3_data_WIRE[0][0] @[mem_stage.scala 32:27]
    vs3_data[0][1] <= _vs3_data_WIRE[0][1] @[mem_stage.scala 32:27]
    vs3_data[1][0] <= _vs3_data_WIRE[1][0] @[mem_stage.scala 32:27]
    vs3_data[1][1] <= _vs3_data_WIRE[1][1] @[mem_stage.scala 32:27]
    vs3_data[2][0] <= _vs3_data_WIRE[2][0] @[mem_stage.scala 32:27]
    vs3_data[2][1] <= _vs3_data_WIRE[2][1] @[mem_stage.scala 32:27]
    vs3_data[3][0] <= _vs3_data_WIRE[3][0] @[mem_stage.scala 32:27]
    vs3_data[3][1] <= _vs3_data_WIRE[3][1] @[mem_stage.scala 32:27]
    vs3_data[4][0] <= _vs3_data_WIRE[4][0] @[mem_stage.scala 32:27]
    vs3_data[4][1] <= _vs3_data_WIRE[4][1] @[mem_stage.scala 32:27]
    vs3_data[5][0] <= _vs3_data_WIRE[5][0] @[mem_stage.scala 32:27]
    vs3_data[5][1] <= _vs3_data_WIRE[5][1] @[mem_stage.scala 32:27]
    vs3_data[6][0] <= _vs3_data_WIRE[6][0] @[mem_stage.scala 32:27]
    vs3_data[6][1] <= _vs3_data_WIRE[6][1] @[mem_stage.scala 32:27]
    vs3_data[7][0] <= _vs3_data_WIRE[7][0] @[mem_stage.scala 32:27]
    vs3_data[7][1] <= _vs3_data_WIRE[7][1] @[mem_stage.scala 32:27]
    vsd_data[0][0] <= io.mem_vsd_data_in[0][0] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[0][0] <= vsd_data[0][0] @[mem_stage.scala 38:39]
    vs3_data[0][0] <= io.mem_vs1_data_vs3_in[0][0] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[0][0] <= vs3_data[0][0] @[mem_stage.scala 40:50]
    io.vec_read_data_load[0][0] <= vec_mem_module.io.vec_read_data_load[0][0] @[mem_stage.scala 41:41]
    vsd_data[0][1] <= io.mem_vsd_data_in[0][1] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[0][1] <= vsd_data[0][1] @[mem_stage.scala 38:39]
    vs3_data[0][1] <= io.mem_vs1_data_vs3_in[0][1] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[0][1] <= vs3_data[0][1] @[mem_stage.scala 40:50]
    io.vec_read_data_load[0][1] <= vec_mem_module.io.vec_read_data_load[0][1] @[mem_stage.scala 41:41]
    vsd_data[1][0] <= io.mem_vsd_data_in[1][0] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[1][0] <= vsd_data[1][0] @[mem_stage.scala 38:39]
    vs3_data[1][0] <= io.mem_vs1_data_vs3_in[1][0] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[1][0] <= vs3_data[1][0] @[mem_stage.scala 40:50]
    io.vec_read_data_load[1][0] <= vec_mem_module.io.vec_read_data_load[1][0] @[mem_stage.scala 41:41]
    vsd_data[1][1] <= io.mem_vsd_data_in[1][1] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[1][1] <= vsd_data[1][1] @[mem_stage.scala 38:39]
    vs3_data[1][1] <= io.mem_vs1_data_vs3_in[1][1] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[1][1] <= vs3_data[1][1] @[mem_stage.scala 40:50]
    io.vec_read_data_load[1][1] <= vec_mem_module.io.vec_read_data_load[1][1] @[mem_stage.scala 41:41]
    vsd_data[2][0] <= io.mem_vsd_data_in[2][0] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[2][0] <= vsd_data[2][0] @[mem_stage.scala 38:39]
    vs3_data[2][0] <= io.mem_vs1_data_vs3_in[2][0] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[2][0] <= vs3_data[2][0] @[mem_stage.scala 40:50]
    io.vec_read_data_load[2][0] <= vec_mem_module.io.vec_read_data_load[2][0] @[mem_stage.scala 41:41]
    vsd_data[2][1] <= io.mem_vsd_data_in[2][1] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[2][1] <= vsd_data[2][1] @[mem_stage.scala 38:39]
    vs3_data[2][1] <= io.mem_vs1_data_vs3_in[2][1] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[2][1] <= vs3_data[2][1] @[mem_stage.scala 40:50]
    io.vec_read_data_load[2][1] <= vec_mem_module.io.vec_read_data_load[2][1] @[mem_stage.scala 41:41]
    vsd_data[3][0] <= io.mem_vsd_data_in[3][0] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[3][0] <= vsd_data[3][0] @[mem_stage.scala 38:39]
    vs3_data[3][0] <= io.mem_vs1_data_vs3_in[3][0] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[3][0] <= vs3_data[3][0] @[mem_stage.scala 40:50]
    io.vec_read_data_load[3][0] <= vec_mem_module.io.vec_read_data_load[3][0] @[mem_stage.scala 41:41]
    vsd_data[3][1] <= io.mem_vsd_data_in[3][1] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[3][1] <= vsd_data[3][1] @[mem_stage.scala 38:39]
    vs3_data[3][1] <= io.mem_vs1_data_vs3_in[3][1] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[3][1] <= vs3_data[3][1] @[mem_stage.scala 40:50]
    io.vec_read_data_load[3][1] <= vec_mem_module.io.vec_read_data_load[3][1] @[mem_stage.scala 41:41]
    vsd_data[4][0] <= io.mem_vsd_data_in[4][0] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[4][0] <= vsd_data[4][0] @[mem_stage.scala 38:39]
    vs3_data[4][0] <= io.mem_vs1_data_vs3_in[4][0] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[4][0] <= vs3_data[4][0] @[mem_stage.scala 40:50]
    io.vec_read_data_load[4][0] <= vec_mem_module.io.vec_read_data_load[4][0] @[mem_stage.scala 41:41]
    vsd_data[4][1] <= io.mem_vsd_data_in[4][1] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[4][1] <= vsd_data[4][1] @[mem_stage.scala 38:39]
    vs3_data[4][1] <= io.mem_vs1_data_vs3_in[4][1] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[4][1] <= vs3_data[4][1] @[mem_stage.scala 40:50]
    io.vec_read_data_load[4][1] <= vec_mem_module.io.vec_read_data_load[4][1] @[mem_stage.scala 41:41]
    vsd_data[5][0] <= io.mem_vsd_data_in[5][0] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[5][0] <= vsd_data[5][0] @[mem_stage.scala 38:39]
    vs3_data[5][0] <= io.mem_vs1_data_vs3_in[5][0] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[5][0] <= vs3_data[5][0] @[mem_stage.scala 40:50]
    io.vec_read_data_load[5][0] <= vec_mem_module.io.vec_read_data_load[5][0] @[mem_stage.scala 41:41]
    vsd_data[5][1] <= io.mem_vsd_data_in[5][1] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[5][1] <= vsd_data[5][1] @[mem_stage.scala 38:39]
    vs3_data[5][1] <= io.mem_vs1_data_vs3_in[5][1] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[5][1] <= vs3_data[5][1] @[mem_stage.scala 40:50]
    io.vec_read_data_load[5][1] <= vec_mem_module.io.vec_read_data_load[5][1] @[mem_stage.scala 41:41]
    vsd_data[6][0] <= io.mem_vsd_data_in[6][0] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[6][0] <= vsd_data[6][0] @[mem_stage.scala 38:39]
    vs3_data[6][0] <= io.mem_vs1_data_vs3_in[6][0] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[6][0] <= vs3_data[6][0] @[mem_stage.scala 40:50]
    io.vec_read_data_load[6][0] <= vec_mem_module.io.vec_read_data_load[6][0] @[mem_stage.scala 41:41]
    vsd_data[6][1] <= io.mem_vsd_data_in[6][1] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[6][1] <= vsd_data[6][1] @[mem_stage.scala 38:39]
    vs3_data[6][1] <= io.mem_vs1_data_vs3_in[6][1] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[6][1] <= vs3_data[6][1] @[mem_stage.scala 40:50]
    io.vec_read_data_load[6][1] <= vec_mem_module.io.vec_read_data_load[6][1] @[mem_stage.scala 41:41]
    vsd_data[7][0] <= io.mem_vsd_data_in[7][0] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[7][0] <= vsd_data[7][0] @[mem_stage.scala 38:39]
    vs3_data[7][0] <= io.mem_vs1_data_vs3_in[7][0] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[7][0] <= vs3_data[7][0] @[mem_stage.scala 40:50]
    io.vec_read_data_load[7][0] <= vec_mem_module.io.vec_read_data_load[7][0] @[mem_stage.scala 41:41]
    vsd_data[7][1] <= io.mem_vsd_data_in[7][1] @[mem_stage.scala 37:28]
    io.mem_vsd_data_out[7][1] <= vsd_data[7][1] @[mem_stage.scala 38:39]
    vs3_data[7][1] <= io.mem_vs1_data_vs3_in[7][1] @[mem_stage.scala 39:28]
    vec_mem_module.io.mem_vs3_data[7][1] <= vs3_data[7][1] @[mem_stage.scala 40:50]
    io.vec_read_data_load[7][1] <= vec_mem_module.io.vec_read_data_load[7][1] @[mem_stage.scala 41:41]
    reg io_mem_instr_out_REG : UInt, clock @[mem_stage.scala 44:32]
    io_mem_instr_out_REG <= io.mem_instr_in @[mem_stage.scala 44:32]
    io.mem_instr_out <= io_mem_instr_out_REG @[mem_stage.scala 44:22]
    reg vec_mem_module_io_write_en_REG : UInt<1>, clock @[mem_stage.scala 45:42]
    vec_mem_module_io_write_en_REG <= io.write_en @[mem_stage.scala 45:42]
    vec_mem_module.io.write_en <= vec_mem_module_io_write_en_REG @[mem_stage.scala 45:32]
    reg vec_mem_module_io_read_en_REG : UInt<1>, clock @[mem_stage.scala 46:41]
    vec_mem_module_io_read_en_REG <= io.read_en @[mem_stage.scala 46:41]
    vec_mem_module.io.read_en <= vec_mem_module_io_read_en_REG @[mem_stage.scala 46:31]
    node _vec_mem_module_io_addr_T = asUInt(io.mem_rs1_data_in) @[mem_stage.scala 47:58]
    reg vec_mem_module_io_addr_REG : UInt, clock @[mem_stage.scala 47:38]
    vec_mem_module_io_addr_REG <= _vec_mem_module_io_addr_T @[mem_stage.scala 47:38]
    vec_mem_module.io.addr <= vec_mem_module_io_addr_REG @[mem_stage.scala 47:28]
    reg io_mem_reg_write_out_REG : UInt<1>, clock @[mem_stage.scala 48:36]
    io_mem_reg_write_out_REG <= io.mem_reg_write_in @[mem_stage.scala 48:36]
    io.mem_reg_write_out <= io_mem_reg_write_out_REG @[mem_stage.scala 48:26]
    reg io_mem_read_en_out_REG : UInt<1>, clock @[mem_stage.scala 49:34]
    io_mem_read_en_out_REG <= io.read_en @[mem_stage.scala 49:34]
    io.mem_read_en_out <= io_mem_read_en_out_REG @[mem_stage.scala 49:24]
    
  module wb_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip wb_vsd_data_in : SInt<64>[2][8], flip wb_vs3_data_in_store : SInt<64>[2][8], wb_vsd_data_out : SInt<64>[2][8], flip wb_instr_in : UInt<32>, wb_instr_out : UInt<32>, flip wb_reg_write_in : UInt<1>, wb_reg_write_out : UInt<1>, flip mem_to_reg : UInt<1>}
    
    wire _initValue_WIRE : SInt<64>[2] @[wb_stage.scala 18:48]
    _initValue_WIRE[0] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    _initValue_WIRE[1] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    wire _initValue_WIRE_1 : SInt<64>[2] @[wb_stage.scala 18:48]
    _initValue_WIRE_1[0] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    _initValue_WIRE_1[1] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    wire _initValue_WIRE_2 : SInt<64>[2] @[wb_stage.scala 18:48]
    _initValue_WIRE_2[0] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    _initValue_WIRE_2[1] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    wire _initValue_WIRE_3 : SInt<64>[2] @[wb_stage.scala 18:48]
    _initValue_WIRE_3[0] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    _initValue_WIRE_3[1] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    wire _initValue_WIRE_4 : SInt<64>[2] @[wb_stage.scala 18:48]
    _initValue_WIRE_4[0] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    _initValue_WIRE_4[1] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    wire _initValue_WIRE_5 : SInt<64>[2] @[wb_stage.scala 18:48]
    _initValue_WIRE_5[0] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    _initValue_WIRE_5[1] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    wire _initValue_WIRE_6 : SInt<64>[2] @[wb_stage.scala 18:48]
    _initValue_WIRE_6[0] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    _initValue_WIRE_6[1] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    wire _initValue_WIRE_7 : SInt<64>[2] @[wb_stage.scala 18:48]
    _initValue_WIRE_7[0] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    _initValue_WIRE_7[1] <= asSInt(UInt<64>("h00")) @[wb_stage.scala 18:48]
    wire initValue : SInt<64>[2][8] @[wb_stage.scala 18:28]
    initValue[0][0] <= _initValue_WIRE[0] @[wb_stage.scala 18:28]
    initValue[0][1] <= _initValue_WIRE[1] @[wb_stage.scala 18:28]
    initValue[1][0] <= _initValue_WIRE_1[0] @[wb_stage.scala 18:28]
    initValue[1][1] <= _initValue_WIRE_1[1] @[wb_stage.scala 18:28]
    initValue[2][0] <= _initValue_WIRE_2[0] @[wb_stage.scala 18:28]
    initValue[2][1] <= _initValue_WIRE_2[1] @[wb_stage.scala 18:28]
    initValue[3][0] <= _initValue_WIRE_3[0] @[wb_stage.scala 18:28]
    initValue[3][1] <= _initValue_WIRE_3[1] @[wb_stage.scala 18:28]
    initValue[4][0] <= _initValue_WIRE_4[0] @[wb_stage.scala 18:28]
    initValue[4][1] <= _initValue_WIRE_4[1] @[wb_stage.scala 18:28]
    initValue[5][0] <= _initValue_WIRE_5[0] @[wb_stage.scala 18:28]
    initValue[5][1] <= _initValue_WIRE_5[1] @[wb_stage.scala 18:28]
    initValue[6][0] <= _initValue_WIRE_6[0] @[wb_stage.scala 18:28]
    initValue[6][1] <= _initValue_WIRE_6[1] @[wb_stage.scala 18:28]
    initValue[7][0] <= _initValue_WIRE_7[0] @[wb_stage.scala 18:28]
    initValue[7][1] <= _initValue_WIRE_7[1] @[wb_stage.scala 18:28]
    wire _vsd_data_WIRE : SInt<64>[2][8]
    _vsd_data_WIRE[0][0] <= initValue[0][0]
    _vsd_data_WIRE[0][1] <= initValue[0][1]
    _vsd_data_WIRE[1][0] <= initValue[1][0]
    _vsd_data_WIRE[1][1] <= initValue[1][1]
    _vsd_data_WIRE[2][0] <= initValue[2][0]
    _vsd_data_WIRE[2][1] <= initValue[2][1]
    _vsd_data_WIRE[3][0] <= initValue[3][0]
    _vsd_data_WIRE[3][1] <= initValue[3][1]
    _vsd_data_WIRE[4][0] <= initValue[4][0]
    _vsd_data_WIRE[4][1] <= initValue[4][1]
    _vsd_data_WIRE[5][0] <= initValue[5][0]
    _vsd_data_WIRE[5][1] <= initValue[5][1]
    _vsd_data_WIRE[6][0] <= initValue[6][0]
    _vsd_data_WIRE[6][1] <= initValue[6][1]
    _vsd_data_WIRE[7][0] <= initValue[7][0]
    _vsd_data_WIRE[7][1] <= initValue[7][1]
    reg vsd_data : SInt<64>[2][8], clock @[wb_stage.scala 19:27]
    vsd_data[0][0] <= _vsd_data_WIRE[0][0] @[wb_stage.scala 19:27]
    vsd_data[0][1] <= _vsd_data_WIRE[0][1] @[wb_stage.scala 19:27]
    vsd_data[1][0] <= _vsd_data_WIRE[1][0] @[wb_stage.scala 19:27]
    vsd_data[1][1] <= _vsd_data_WIRE[1][1] @[wb_stage.scala 19:27]
    vsd_data[2][0] <= _vsd_data_WIRE[2][0] @[wb_stage.scala 19:27]
    vsd_data[2][1] <= _vsd_data_WIRE[2][1] @[wb_stage.scala 19:27]
    vsd_data[3][0] <= _vsd_data_WIRE[3][0] @[wb_stage.scala 19:27]
    vsd_data[3][1] <= _vsd_data_WIRE[3][1] @[wb_stage.scala 19:27]
    vsd_data[4][0] <= _vsd_data_WIRE[4][0] @[wb_stage.scala 19:27]
    vsd_data[4][1] <= _vsd_data_WIRE[4][1] @[wb_stage.scala 19:27]
    vsd_data[5][0] <= _vsd_data_WIRE[5][0] @[wb_stage.scala 19:27]
    vsd_data[5][1] <= _vsd_data_WIRE[5][1] @[wb_stage.scala 19:27]
    vsd_data[6][0] <= _vsd_data_WIRE[6][0] @[wb_stage.scala 19:27]
    vsd_data[6][1] <= _vsd_data_WIRE[6][1] @[wb_stage.scala 19:27]
    vsd_data[7][0] <= _vsd_data_WIRE[7][0] @[wb_stage.scala 19:27]
    vsd_data[7][1] <= _vsd_data_WIRE[7][1] @[wb_stage.scala 19:27]
    reg mem_to_reg : UInt<1>, clock @[wb_stage.scala 21:29]
    mem_to_reg <= io.mem_to_reg @[wb_stage.scala 21:29]
    node _T = eq(mem_to_reg, UInt<1>("h00")) @[wb_stage.scala 23:20]
    when _T : @[wb_stage.scala 23:27]
      vsd_data[0][0] <= io.wb_vsd_data_in[0][0] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[0][0] <= vsd_data[0][0] @[wb_stage.scala 27:38]
      vsd_data[0][1] <= io.wb_vsd_data_in[0][1] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[0][1] <= vsd_data[0][1] @[wb_stage.scala 27:38]
      vsd_data[1][0] <= io.wb_vsd_data_in[1][0] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[1][0] <= vsd_data[1][0] @[wb_stage.scala 27:38]
      vsd_data[1][1] <= io.wb_vsd_data_in[1][1] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[1][1] <= vsd_data[1][1] @[wb_stage.scala 27:38]
      vsd_data[2][0] <= io.wb_vsd_data_in[2][0] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[2][0] <= vsd_data[2][0] @[wb_stage.scala 27:38]
      vsd_data[2][1] <= io.wb_vsd_data_in[2][1] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[2][1] <= vsd_data[2][1] @[wb_stage.scala 27:38]
      vsd_data[3][0] <= io.wb_vsd_data_in[3][0] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[3][0] <= vsd_data[3][0] @[wb_stage.scala 27:38]
      vsd_data[3][1] <= io.wb_vsd_data_in[3][1] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[3][1] <= vsd_data[3][1] @[wb_stage.scala 27:38]
      vsd_data[4][0] <= io.wb_vsd_data_in[4][0] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[4][0] <= vsd_data[4][0] @[wb_stage.scala 27:38]
      vsd_data[4][1] <= io.wb_vsd_data_in[4][1] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[4][1] <= vsd_data[4][1] @[wb_stage.scala 27:38]
      vsd_data[5][0] <= io.wb_vsd_data_in[5][0] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[5][0] <= vsd_data[5][0] @[wb_stage.scala 27:38]
      vsd_data[5][1] <= io.wb_vsd_data_in[5][1] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[5][1] <= vsd_data[5][1] @[wb_stage.scala 27:38]
      vsd_data[6][0] <= io.wb_vsd_data_in[6][0] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[6][0] <= vsd_data[6][0] @[wb_stage.scala 27:38]
      vsd_data[6][1] <= io.wb_vsd_data_in[6][1] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[6][1] <= vsd_data[6][1] @[wb_stage.scala 27:38]
      vsd_data[7][0] <= io.wb_vsd_data_in[7][0] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[7][0] <= vsd_data[7][0] @[wb_stage.scala 27:38]
      vsd_data[7][1] <= io.wb_vsd_data_in[7][1] @[wb_stage.scala 26:28]
      io.wb_vsd_data_out[7][1] <= vsd_data[7][1] @[wb_stage.scala 27:38]
      skip @[wb_stage.scala 23:27]
    else : @[wb_stage.scala 29:17]
      io.wb_vsd_data_out[0][0] <= io.wb_vs3_data_in_store[0][0] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[0][1] <= io.wb_vs3_data_in_store[0][1] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[1][0] <= io.wb_vs3_data_in_store[1][0] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[1][1] <= io.wb_vs3_data_in_store[1][1] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[2][0] <= io.wb_vs3_data_in_store[2][0] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[2][1] <= io.wb_vs3_data_in_store[2][1] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[3][0] <= io.wb_vs3_data_in_store[3][0] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[3][1] <= io.wb_vs3_data_in_store[3][1] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[4][0] <= io.wb_vs3_data_in_store[4][0] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[4][1] <= io.wb_vs3_data_in_store[4][1] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[5][0] <= io.wb_vs3_data_in_store[5][0] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[5][1] <= io.wb_vs3_data_in_store[5][1] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[6][0] <= io.wb_vs3_data_in_store[6][0] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[6][1] <= io.wb_vs3_data_in_store[6][1] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[7][0] <= io.wb_vs3_data_in_store[7][0] @[wb_stage.scala 32:38]
      io.wb_vsd_data_out[7][1] <= io.wb_vs3_data_in_store[7][1] @[wb_stage.scala 32:38]
      skip @[wb_stage.scala 29:17]
    reg io_wb_instr_out_REG : UInt, clock @[wb_stage.scala 37:31]
    io_wb_instr_out_REG <= io.wb_instr_in @[wb_stage.scala 37:31]
    io.wb_instr_out <= io_wb_instr_out_REG @[wb_stage.scala 37:21]
    reg io_wb_reg_write_out_REG : UInt<1>, clock @[wb_stage.scala 38:35]
    io_wb_reg_write_out_REG <= io.wb_reg_write_in @[wb_stage.scala 38:35]
    io.wb_reg_write_out <= io_wb_reg_write_out_REG @[wb_stage.scala 38:25]
    
  module ForwardingUnit : 
    input clock : Clock
    input reset : Reset
    output io : {flip mem_vd : UInt<5>, flip wb_vd : UInt<5>, flip vs2_vs1_addr_func3 : UInt<13>, flip mem_regWrite : UInt<1>, flip wb_regWrite : UInt<1>, forwardA : UInt<2>, forwardB : UInt<2>}
    
    node vs2_addr = bits(io.vs2_vs1_addr_func3, 12, 8) @[ForwardingUnit.scala 16:39]
    node vs1_addr = bits(io.vs2_vs1_addr_func3, 7, 3) @[ForwardingUnit.scala 17:39]
    node func3 = bits(io.vs2_vs1_addr_func3, 2, 0) @[ForwardingUnit.scala 18:36]
    io.forwardA is invalid @[ForwardingUnit.scala 21:15]
    io.forwardB is invalid @[ForwardingUnit.scala 22:15]
    node _T = eq(vs1_addr, io.mem_vd) @[ForwardingUnit.scala 24:18]
    node _T_1 = eq(UInt<1>("h00"), func3) @[ForwardingUnit.scala 24:38]
    node _T_2 = and(_T, _T_1) @[ForwardingUnit.scala 24:32]
    node _T_3 = neq(io.mem_vd, UInt<1>("h00")) @[ForwardingUnit.scala 24:61]
    node _T_4 = and(_T_2, _T_3) @[ForwardingUnit.scala 24:48]
    node _T_5 = and(_T_4, io.mem_regWrite) @[ForwardingUnit.scala 24:69]
    when _T_5 : @[ForwardingUnit.scala 24:89]
      io.forwardA <= UInt<1>("h01") @[ForwardingUnit.scala 25:17]
      skip @[ForwardingUnit.scala 24:89]
    else : @[ForwardingUnit.scala 26:91]
      node _T_6 = eq(vs1_addr, io.wb_vd) @[ForwardingUnit.scala 26:24]
      node _T_7 = eq(UInt<1>("h00"), func3) @[ForwardingUnit.scala 26:43]
      node _T_8 = and(_T_6, _T_7) @[ForwardingUnit.scala 26:37]
      node _T_9 = neq(io.wb_vd, UInt<1>("h00")) @[ForwardingUnit.scala 26:64]
      node _T_10 = and(_T_8, _T_9) @[ForwardingUnit.scala 26:52]
      node _T_11 = and(_T_10, io.wb_regWrite) @[ForwardingUnit.scala 26:72]
      when _T_11 : @[ForwardingUnit.scala 26:91]
        io.forwardA <= UInt<2>("h02") @[ForwardingUnit.scala 27:19]
        skip @[ForwardingUnit.scala 26:91]
      else : @[ForwardingUnit.scala 29:16]
        io.forwardA <= UInt<1>("h00") @[ForwardingUnit.scala 30:19]
        skip @[ForwardingUnit.scala 29:16]
    node _T_12 = eq(vs2_addr, io.mem_vd) @[ForwardingUnit.scala 33:16]
    node _T_13 = neq(io.mem_vd, UInt<1>("h00")) @[ForwardingUnit.scala 33:44]
    node _T_14 = and(_T_12, _T_13) @[ForwardingUnit.scala 33:31]
    node _T_15 = and(_T_14, io.mem_regWrite) @[ForwardingUnit.scala 33:52]
    when _T_15 : @[ForwardingUnit.scala 33:72]
      io.forwardB <= UInt<1>("h01") @[ForwardingUnit.scala 34:17]
      skip @[ForwardingUnit.scala 33:72]
    else : @[ForwardingUnit.scala 35:76]
      node _T_16 = eq(vs2_addr, io.wb_vd) @[ForwardingUnit.scala 35:24]
      node _T_17 = neq(io.wb_vd, UInt<1>("h00")) @[ForwardingUnit.scala 35:49]
      node _T_18 = and(_T_16, _T_17) @[ForwardingUnit.scala 35:37]
      node _T_19 = and(_T_18, io.wb_regWrite) @[ForwardingUnit.scala 35:57]
      when _T_19 : @[ForwardingUnit.scala 35:76]
        io.forwardB <= UInt<2>("h02") @[ForwardingUnit.scala 36:19]
        skip @[ForwardingUnit.scala 35:76]
      else : @[ForwardingUnit.scala 38:16]
        io.forwardB <= UInt<1>("h00") @[ForwardingUnit.scala 39:19]
        skip @[ForwardingUnit.scala 38:16]
    
  module vec_top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr : UInt<32>, flip rs1_data : SInt<32>}
    
    inst de_module of decode_stage @[vec_top.scala 12:27]
    de_module.clock <= clock
    de_module.reset <= reset
    inst excute_stage_module of excute_stage @[vec_top.scala 14:37]
    excute_stage_module.clock <= clock
    excute_stage_module.reset <= reset
    inst mem_stage_module of mem_stage @[vec_top.scala 17:34]
    mem_stage_module.clock <= clock
    mem_stage_module.reset <= reset
    inst wb_stage_module of wb_stage @[vec_top.scala 20:33]
    wb_stage_module.clock <= clock
    wb_stage_module.reset <= reset
    inst fu_module of ForwardingUnit @[vec_top.scala 23:27]
    fu_module.clock <= clock
    fu_module.reset <= reset
    de_module.io.instr <= io.instr @[vec_top.scala 30:24]
    de_module.io.rs1_data <= io.rs1_data @[vec_top.scala 31:27]
    de_module.io.wb_reg_write_in <= wb_stage_module.io.wb_reg_write_out @[vec_top.scala 32:35]
    node _fu_module_io_mem_vd_T = bits(mem_stage_module.io.mem_instr_out, 11, 7) @[vec_top.scala 37:61]
    fu_module.io.mem_vd <= _fu_module_io_mem_vd_T @[vec_top.scala 37:25]
    node _fu_module_io_wb_vd_T = bits(wb_stage_module.io.wb_instr_out, 11, 7) @[vec_top.scala 38:58]
    fu_module.io.wb_vd <= _fu_module_io_wb_vd_T @[vec_top.scala 38:24]
    node _fu_module_io_vs2_vs1_addr_func3_T = bits(excute_stage_module.io.ex_instr_out, 24, 12) @[vec_top.scala 39:75]
    fu_module.io.vs2_vs1_addr_func3 <= _fu_module_io_vs2_vs1_addr_func3_T @[vec_top.scala 39:37]
    fu_module.io.mem_regWrite <= mem_stage_module.io.mem_reg_write_out @[vec_top.scala 40:31]
    fu_module.io.wb_regWrite <= wb_stage_module.io.wb_reg_write_out @[vec_top.scala 41:30]
    node _T = eq(fu_module.io.forwardA, UInt<1>("h01")) @[vec_top.scala 42:31]
    when _T : @[vec_top.scala 42:38]
      excute_stage_module.io.ex_vs1_data_in[0][0] <= mem_stage_module.io.mem_vsd_data_out[0][0] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[0][1] <= mem_stage_module.io.mem_vsd_data_out[0][1] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[1][0] <= mem_stage_module.io.mem_vsd_data_out[1][0] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[1][1] <= mem_stage_module.io.mem_vsd_data_out[1][1] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[2][0] <= mem_stage_module.io.mem_vsd_data_out[2][0] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[2][1] <= mem_stage_module.io.mem_vsd_data_out[2][1] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[3][0] <= mem_stage_module.io.mem_vsd_data_out[3][0] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[3][1] <= mem_stage_module.io.mem_vsd_data_out[3][1] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[4][0] <= mem_stage_module.io.mem_vsd_data_out[4][0] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[4][1] <= mem_stage_module.io.mem_vsd_data_out[4][1] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[5][0] <= mem_stage_module.io.mem_vsd_data_out[5][0] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[5][1] <= mem_stage_module.io.mem_vsd_data_out[5][1] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[6][0] <= mem_stage_module.io.mem_vsd_data_out[6][0] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[6][1] <= mem_stage_module.io.mem_vsd_data_out[6][1] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[7][0] <= mem_stage_module.io.mem_vsd_data_out[7][0] @[vec_top.scala 45:57]
      excute_stage_module.io.ex_vs1_data_in[7][1] <= mem_stage_module.io.mem_vsd_data_out[7][1] @[vec_top.scala 45:57]
      skip @[vec_top.scala 42:38]
    else : @[vec_top.scala 48:43]
      node _T_1 = eq(fu_module.io.forwardA, UInt<2>("h02")) @[vec_top.scala 48:36]
      when _T_1 : @[vec_top.scala 48:43]
        excute_stage_module.io.ex_vs1_data_in[0][0] <= wb_stage_module.io.wb_vsd_data_out[0][0] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[0][1] <= wb_stage_module.io.wb_vsd_data_out[0][1] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[1][0] <= wb_stage_module.io.wb_vsd_data_out[1][0] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[1][1] <= wb_stage_module.io.wb_vsd_data_out[1][1] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[2][0] <= wb_stage_module.io.wb_vsd_data_out[2][0] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[2][1] <= wb_stage_module.io.wb_vsd_data_out[2][1] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[3][0] <= wb_stage_module.io.wb_vsd_data_out[3][0] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[3][1] <= wb_stage_module.io.wb_vsd_data_out[3][1] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[4][0] <= wb_stage_module.io.wb_vsd_data_out[4][0] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[4][1] <= wb_stage_module.io.wb_vsd_data_out[4][1] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[5][0] <= wb_stage_module.io.wb_vsd_data_out[5][0] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[5][1] <= wb_stage_module.io.wb_vsd_data_out[5][1] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[6][0] <= wb_stage_module.io.wb_vsd_data_out[6][0] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[6][1] <= wb_stage_module.io.wb_vsd_data_out[6][1] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[7][0] <= wb_stage_module.io.wb_vsd_data_out[7][0] @[vec_top.scala 51:57]
        excute_stage_module.io.ex_vs1_data_in[7][1] <= wb_stage_module.io.wb_vsd_data_out[7][1] @[vec_top.scala 51:57]
        skip @[vec_top.scala 48:43]
      else : @[vec_top.scala 54:15]
        reg excute_stage_module_io_ex_vs1_data_in_0_0_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_0_0_REG <= de_module.io.vs1_data_out[0][0] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[0][0] <= excute_stage_module_io_ex_vs1_data_in_0_0_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_0_1_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_0_1_REG <= de_module.io.vs1_data_out[0][1] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[0][1] <= excute_stage_module_io_ex_vs1_data_in_0_1_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_1_0_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_1_0_REG <= de_module.io.vs1_data_out[1][0] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[1][0] <= excute_stage_module_io_ex_vs1_data_in_1_0_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_1_1_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_1_1_REG <= de_module.io.vs1_data_out[1][1] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[1][1] <= excute_stage_module_io_ex_vs1_data_in_1_1_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_2_0_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_2_0_REG <= de_module.io.vs1_data_out[2][0] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[2][0] <= excute_stage_module_io_ex_vs1_data_in_2_0_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_2_1_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_2_1_REG <= de_module.io.vs1_data_out[2][1] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[2][1] <= excute_stage_module_io_ex_vs1_data_in_2_1_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_3_0_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_3_0_REG <= de_module.io.vs1_data_out[3][0] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[3][0] <= excute_stage_module_io_ex_vs1_data_in_3_0_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_3_1_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_3_1_REG <= de_module.io.vs1_data_out[3][1] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[3][1] <= excute_stage_module_io_ex_vs1_data_in_3_1_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_4_0_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_4_0_REG <= de_module.io.vs1_data_out[4][0] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[4][0] <= excute_stage_module_io_ex_vs1_data_in_4_0_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_4_1_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_4_1_REG <= de_module.io.vs1_data_out[4][1] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[4][1] <= excute_stage_module_io_ex_vs1_data_in_4_1_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_5_0_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_5_0_REG <= de_module.io.vs1_data_out[5][0] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[5][0] <= excute_stage_module_io_ex_vs1_data_in_5_0_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_5_1_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_5_1_REG <= de_module.io.vs1_data_out[5][1] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[5][1] <= excute_stage_module_io_ex_vs1_data_in_5_1_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_6_0_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_6_0_REG <= de_module.io.vs1_data_out[6][0] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[6][0] <= excute_stage_module_io_ex_vs1_data_in_6_0_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_6_1_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_6_1_REG <= de_module.io.vs1_data_out[6][1] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[6][1] <= excute_stage_module_io_ex_vs1_data_in_6_1_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_7_0_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_7_0_REG <= de_module.io.vs1_data_out[7][0] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[7][0] <= excute_stage_module_io_ex_vs1_data_in_7_0_REG @[vec_top.scala 57:57]
        reg excute_stage_module_io_ex_vs1_data_in_7_1_REG : SInt, clock @[vec_top.scala 57:67]
        excute_stage_module_io_ex_vs1_data_in_7_1_REG <= de_module.io.vs1_data_out[7][1] @[vec_top.scala 57:67]
        excute_stage_module.io.ex_vs1_data_in[7][1] <= excute_stage_module_io_ex_vs1_data_in_7_1_REG @[vec_top.scala 57:57]
        skip @[vec_top.scala 54:15]
    node _T_2 = eq(fu_module.io.forwardB, UInt<1>("h01")) @[vec_top.scala 60:31]
    when _T_2 : @[vec_top.scala 60:38]
      excute_stage_module.io.ex_vs2_data_in[0][0] <= mem_stage_module.io.mem_vsd_data_out[0][0] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[0][1] <= mem_stage_module.io.mem_vsd_data_out[0][1] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[1][0] <= mem_stage_module.io.mem_vsd_data_out[1][0] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[1][1] <= mem_stage_module.io.mem_vsd_data_out[1][1] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[2][0] <= mem_stage_module.io.mem_vsd_data_out[2][0] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[2][1] <= mem_stage_module.io.mem_vsd_data_out[2][1] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[3][0] <= mem_stage_module.io.mem_vsd_data_out[3][0] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[3][1] <= mem_stage_module.io.mem_vsd_data_out[3][1] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[4][0] <= mem_stage_module.io.mem_vsd_data_out[4][0] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[4][1] <= mem_stage_module.io.mem_vsd_data_out[4][1] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[5][0] <= mem_stage_module.io.mem_vsd_data_out[5][0] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[5][1] <= mem_stage_module.io.mem_vsd_data_out[5][1] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[6][0] <= mem_stage_module.io.mem_vsd_data_out[6][0] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[6][1] <= mem_stage_module.io.mem_vsd_data_out[6][1] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[7][0] <= mem_stage_module.io.mem_vsd_data_out[7][0] @[vec_top.scala 63:57]
      excute_stage_module.io.ex_vs2_data_in[7][1] <= mem_stage_module.io.mem_vsd_data_out[7][1] @[vec_top.scala 63:57]
      skip @[vec_top.scala 60:38]
    else : @[vec_top.scala 66:44]
      node _T_3 = eq(fu_module.io.forwardB, UInt<2>("h02")) @[vec_top.scala 66:37]
      when _T_3 : @[vec_top.scala 66:44]
        excute_stage_module.io.ex_vs2_data_in[0][0] <= wb_stage_module.io.wb_vsd_data_out[0][0] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[0][1] <= wb_stage_module.io.wb_vsd_data_out[0][1] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[1][0] <= wb_stage_module.io.wb_vsd_data_out[1][0] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[1][1] <= wb_stage_module.io.wb_vsd_data_out[1][1] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[2][0] <= wb_stage_module.io.wb_vsd_data_out[2][0] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[2][1] <= wb_stage_module.io.wb_vsd_data_out[2][1] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[3][0] <= wb_stage_module.io.wb_vsd_data_out[3][0] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[3][1] <= wb_stage_module.io.wb_vsd_data_out[3][1] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[4][0] <= wb_stage_module.io.wb_vsd_data_out[4][0] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[4][1] <= wb_stage_module.io.wb_vsd_data_out[4][1] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[5][0] <= wb_stage_module.io.wb_vsd_data_out[5][0] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[5][1] <= wb_stage_module.io.wb_vsd_data_out[5][1] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[6][0] <= wb_stage_module.io.wb_vsd_data_out[6][0] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[6][1] <= wb_stage_module.io.wb_vsd_data_out[6][1] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[7][0] <= wb_stage_module.io.wb_vsd_data_out[7][0] @[vec_top.scala 69:57]
        excute_stage_module.io.ex_vs2_data_in[7][1] <= wb_stage_module.io.wb_vsd_data_out[7][1] @[vec_top.scala 69:57]
        skip @[vec_top.scala 66:44]
      else : @[vec_top.scala 71:16]
        reg excute_stage_module_io_ex_vs2_data_in_0_0_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_0_0_REG <= de_module.io.vs2_data_out[0][0] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[0][0] <= excute_stage_module_io_ex_vs2_data_in_0_0_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_0_1_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_0_1_REG <= de_module.io.vs2_data_out[0][1] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[0][1] <= excute_stage_module_io_ex_vs2_data_in_0_1_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_1_0_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_1_0_REG <= de_module.io.vs2_data_out[1][0] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[1][0] <= excute_stage_module_io_ex_vs2_data_in_1_0_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_1_1_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_1_1_REG <= de_module.io.vs2_data_out[1][1] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[1][1] <= excute_stage_module_io_ex_vs2_data_in_1_1_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_2_0_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_2_0_REG <= de_module.io.vs2_data_out[2][0] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[2][0] <= excute_stage_module_io_ex_vs2_data_in_2_0_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_2_1_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_2_1_REG <= de_module.io.vs2_data_out[2][1] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[2][1] <= excute_stage_module_io_ex_vs2_data_in_2_1_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_3_0_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_3_0_REG <= de_module.io.vs2_data_out[3][0] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[3][0] <= excute_stage_module_io_ex_vs2_data_in_3_0_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_3_1_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_3_1_REG <= de_module.io.vs2_data_out[3][1] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[3][1] <= excute_stage_module_io_ex_vs2_data_in_3_1_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_4_0_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_4_0_REG <= de_module.io.vs2_data_out[4][0] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[4][0] <= excute_stage_module_io_ex_vs2_data_in_4_0_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_4_1_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_4_1_REG <= de_module.io.vs2_data_out[4][1] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[4][1] <= excute_stage_module_io_ex_vs2_data_in_4_1_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_5_0_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_5_0_REG <= de_module.io.vs2_data_out[5][0] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[5][0] <= excute_stage_module_io_ex_vs2_data_in_5_0_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_5_1_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_5_1_REG <= de_module.io.vs2_data_out[5][1] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[5][1] <= excute_stage_module_io_ex_vs2_data_in_5_1_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_6_0_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_6_0_REG <= de_module.io.vs2_data_out[6][0] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[6][0] <= excute_stage_module_io_ex_vs2_data_in_6_0_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_6_1_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_6_1_REG <= de_module.io.vs2_data_out[6][1] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[6][1] <= excute_stage_module_io_ex_vs2_data_in_6_1_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_7_0_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_7_0_REG <= de_module.io.vs2_data_out[7][0] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[7][0] <= excute_stage_module_io_ex_vs2_data_in_7_0_REG @[vec_top.scala 74:57]
        reg excute_stage_module_io_ex_vs2_data_in_7_1_REG : SInt, clock @[vec_top.scala 74:67]
        excute_stage_module_io_ex_vs2_data_in_7_1_REG <= de_module.io.vs2_data_out[7][1] @[vec_top.scala 74:67]
        excute_stage_module.io.ex_vs2_data_in[7][1] <= excute_stage_module_io_ex_vs2_data_in_7_1_REG @[vec_top.scala 74:57]
        skip @[vec_top.scala 71:16]
    excute_stage_module.io.ex_sew_in <= de_module.io.sew_out @[vec_top.scala 78:38]
    excute_stage_module.io.ex_alu_op_in <= de_module.io.alu_op_out @[vec_top.scala 79:41]
    excute_stage_module.io.ex_instr_in <= io.instr @[vec_top.scala 80:40]
    excute_stage_module.io.ex_read_en_in <= de_module.io.de_read_en @[vec_top.scala 81:42]
    excute_stage_module.io.ex_write_en_in <= de_module.io.de_write_en @[vec_top.scala 82:43]
    excute_stage_module.io.ex_rs1_data_in <= io.rs1_data @[vec_top.scala 83:43]
    excute_stage_module.io.ex_reg_write_in <= de_module.io.de_reg_write @[vec_top.scala 84:44]
    mem_stage_module.io.mem_vsd_data_in[0][0] <= excute_stage_module.io.vsd_data_out[0][0] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[0][1] <= excute_stage_module.io.vsd_data_out[0][1] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[1][0] <= excute_stage_module.io.vsd_data_out[1][0] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[1][1] <= excute_stage_module.io.vsd_data_out[1][1] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[2][0] <= excute_stage_module.io.vsd_data_out[2][0] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[2][1] <= excute_stage_module.io.vsd_data_out[2][1] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[3][0] <= excute_stage_module.io.vsd_data_out[3][0] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[3][1] <= excute_stage_module.io.vsd_data_out[3][1] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[4][0] <= excute_stage_module.io.vsd_data_out[4][0] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[4][1] <= excute_stage_module.io.vsd_data_out[4][1] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[5][0] <= excute_stage_module.io.vsd_data_out[5][0] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[5][1] <= excute_stage_module.io.vsd_data_out[5][1] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[6][0] <= excute_stage_module.io.vsd_data_out[6][0] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[6][1] <= excute_stage_module.io.vsd_data_out[6][1] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[7][0] <= excute_stage_module.io.vsd_data_out[7][0] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_vsd_data_in[7][1] <= excute_stage_module.io.vsd_data_out[7][1] @[vec_top.scala 90:55]
    mem_stage_module.io.mem_instr_in <= excute_stage_module.io.ex_instr_out @[vec_top.scala 92:37]
    mem_stage_module.io.write_en <= excute_stage_module.io.ex_write_en_out @[vec_top.scala 93:33]
    mem_stage_module.io.read_en <= excute_stage_module.io.ex_read_en_out @[vec_top.scala 94:32]
    mem_stage_module.io.mem_rs1_data_in <= excute_stage_module.io.ex_rs1_data_out @[vec_top.scala 95:40]
    mem_stage_module.io.mem_reg_write_in <= excute_stage_module.io.ex_reg_write_out @[vec_top.scala 96:41]
    wb_stage_module.io.wb_vsd_data_in[0][0] <= mem_stage_module.io.mem_vsd_data_out[0][0] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[0][0] <= excute_stage_module.io.ex_vs1_data_out_vs3[0][0] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[0][1] <= mem_stage_module.io.mem_vsd_data_out[0][1] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[0][1] <= excute_stage_module.io.ex_vs1_data_out_vs3[0][1] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[1][0] <= mem_stage_module.io.mem_vsd_data_out[1][0] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[1][0] <= excute_stage_module.io.ex_vs1_data_out_vs3[1][0] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[1][1] <= mem_stage_module.io.mem_vsd_data_out[1][1] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[1][1] <= excute_stage_module.io.ex_vs1_data_out_vs3[1][1] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[2][0] <= mem_stage_module.io.mem_vsd_data_out[2][0] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[2][0] <= excute_stage_module.io.ex_vs1_data_out_vs3[2][0] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[2][1] <= mem_stage_module.io.mem_vsd_data_out[2][1] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[2][1] <= excute_stage_module.io.ex_vs1_data_out_vs3[2][1] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[3][0] <= mem_stage_module.io.mem_vsd_data_out[3][0] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[3][0] <= excute_stage_module.io.ex_vs1_data_out_vs3[3][0] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[3][1] <= mem_stage_module.io.mem_vsd_data_out[3][1] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[3][1] <= excute_stage_module.io.ex_vs1_data_out_vs3[3][1] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[4][0] <= mem_stage_module.io.mem_vsd_data_out[4][0] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[4][0] <= excute_stage_module.io.ex_vs1_data_out_vs3[4][0] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[4][1] <= mem_stage_module.io.mem_vsd_data_out[4][1] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[4][1] <= excute_stage_module.io.ex_vs1_data_out_vs3[4][1] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[5][0] <= mem_stage_module.io.mem_vsd_data_out[5][0] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[5][0] <= excute_stage_module.io.ex_vs1_data_out_vs3[5][0] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[5][1] <= mem_stage_module.io.mem_vsd_data_out[5][1] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[5][1] <= excute_stage_module.io.ex_vs1_data_out_vs3[5][1] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[6][0] <= mem_stage_module.io.mem_vsd_data_out[6][0] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[6][0] <= excute_stage_module.io.ex_vs1_data_out_vs3[6][0] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[6][1] <= mem_stage_module.io.mem_vsd_data_out[6][1] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[6][1] <= excute_stage_module.io.ex_vs1_data_out_vs3[6][1] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[7][0] <= mem_stage_module.io.mem_vsd_data_out[7][0] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[7][0] <= excute_stage_module.io.ex_vs1_data_out_vs3[7][0] @[vec_top.scala 104:59]
    wb_stage_module.io.wb_vsd_data_in[7][1] <= mem_stage_module.io.mem_vsd_data_out[7][1] @[vec_top.scala 102:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][0] <= mem_stage_module.io.vec_read_data_load[0][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[0][1] <= mem_stage_module.io.vec_read_data_load[0][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][0] <= mem_stage_module.io.vec_read_data_load[1][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[1][1] <= mem_stage_module.io.vec_read_data_load[1][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][0] <= mem_stage_module.io.vec_read_data_load[2][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[2][1] <= mem_stage_module.io.vec_read_data_load[2][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][0] <= mem_stage_module.io.vec_read_data_load[3][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[3][1] <= mem_stage_module.io.vec_read_data_load[3][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][0] <= mem_stage_module.io.vec_read_data_load[4][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[4][1] <= mem_stage_module.io.vec_read_data_load[4][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][0] <= mem_stage_module.io.vec_read_data_load[5][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[5][1] <= mem_stage_module.io.vec_read_data_load[5][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][0] <= mem_stage_module.io.vec_read_data_load[6][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[6][1] <= mem_stage_module.io.vec_read_data_load[6][1] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][0] <= mem_stage_module.io.vec_read_data_load[7][0] @[vec_top.scala 103:53]
    wb_stage_module.io.wb_vs3_data_in_store[7][1] <= mem_stage_module.io.vec_read_data_load[7][1] @[vec_top.scala 103:53]
    mem_stage_module.io.mem_vs1_data_vs3_in[7][1] <= excute_stage_module.io.ex_vs1_data_out_vs3[7][1] @[vec_top.scala 104:59]
    wb_stage_module.io.mem_to_reg <= mem_stage_module.io.mem_read_en_out @[vec_top.scala 106:39]
    wb_stage_module.io.wb_instr_in <= mem_stage_module.io.mem_instr_out @[vec_top.scala 108:36]
    de_module.io.vsd_data_in[0][0] <= wb_stage_module.io.wb_vsd_data_out[0][0] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[0][1] <= wb_stage_module.io.wb_vsd_data_out[0][1] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[1][0] <= wb_stage_module.io.wb_vsd_data_out[1][0] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[1][1] <= wb_stage_module.io.wb_vsd_data_out[1][1] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[2][0] <= wb_stage_module.io.wb_vsd_data_out[2][0] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[2][1] <= wb_stage_module.io.wb_vsd_data_out[2][1] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[3][0] <= wb_stage_module.io.wb_vsd_data_out[3][0] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[3][1] <= wb_stage_module.io.wb_vsd_data_out[3][1] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[4][0] <= wb_stage_module.io.wb_vsd_data_out[4][0] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[4][1] <= wb_stage_module.io.wb_vsd_data_out[4][1] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[5][0] <= wb_stage_module.io.wb_vsd_data_out[5][0] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[5][1] <= wb_stage_module.io.wb_vsd_data_out[5][1] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[6][0] <= wb_stage_module.io.wb_vsd_data_out[6][0] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[6][1] <= wb_stage_module.io.wb_vsd_data_out[6][1] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[7][0] <= wb_stage_module.io.wb_vsd_data_out[7][0] @[vec_top.scala 111:44]
    de_module.io.vsd_data_in[7][1] <= wb_stage_module.io.wb_vsd_data_out[7][1] @[vec_top.scala 111:44]
    de_module.io.wb_de_instr_in <= wb_stage_module.io.wb_instr_out @[vec_top.scala 115:36]
    wb_stage_module.io.wb_reg_write_in <= mem_stage_module.io.mem_reg_write_out @[vec_top.scala 116:43]
    
