{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763195889496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763195889496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 15 11:38:09 2025 " "Processing started: Sat Nov 15 11:38:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763195889496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763195889496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc " "Command: quartus_map --read_settings_files=on --write_settings_files=off divmmc -c divmmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763195889496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763195889963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-Behavioral " "Found design unit 1: divmmc-Behavioral" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763195890491 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763195890491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763195890491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divmmc " "Elaborating entity \"divmmc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763195890632 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(178) " "VHDL Process Statement warning at divmmc.vhd(178): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763195890662 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TState divmmc.vhd(278) " "VHDL Process Statement warning at divmmc.vhd(278): signal \"TState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763195890662 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "toSDByte divmmc.vhd(279) " "VHDL Process Statement warning at divmmc.vhd(279): signal \"toSDByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763195890662 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset divmmc.vhd(287) " "VHDL Process Statement warning at divmmc.vhd(287): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763195890662 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A divmmc.vhd(289) " "VHDL Process Statement warning at divmmc.vhd(289): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763195890662 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iorq divmmc.vhd(289) " "VHDL Process Statement warning at divmmc.vhd(289): signal \"iorq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763195890662 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr divmmc.vhd(289) " "VHDL Process Statement warning at divmmc.vhd(289): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763195890663 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 divmmc.vhd(289) " "VHDL Process Statement warning at divmmc.vhd(289): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763195890663 "|divmmc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divmmc.vhd(290) " "VHDL Process Statement warning at divmmc.vhd(290): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1763195890663 "|divmmc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock_cs divmmc.vhd(285) " "VHDL Process Statement warning at divmmc.vhd(285): inferring latch(es) for signal or variable \"clock_cs\", which holds its previous value in one or more paths through the process" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 285 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1763195890663 "|divmmc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_cs divmmc.vhd(285) " "Inferred latch for \"clock_cs\" at divmmc.vhd(285)" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1763195890663 "|divmmc"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "TState_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"TState_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763195890746 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1763195890746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:TState_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:TState_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763195890882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:TState_rtl_0 " "Instantiated megafunction \"lpm_counter:TState_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763195890882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763195890882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763195890882 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1763195890882 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 209 -1 0 } } { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 232 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763195890948 ""}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clock " "Promoted clock signal driven by pin \"clock\" to global clock signal" {  } {  } 0 280014 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "Quartus II" 0 -1 1763195890992 ""}  } {  } 0 280013 "Promoted pin-driven signal(s) to global signal" 0 0 "Quartus II" 0 -1 1763195890992 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_3_5 " "No output dependent on input pin \"clock_3_5\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763195891271 "|divmmc|clock_3_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SI " "No output dependent on input pin \"E_SI\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763195891271 "|divmmc|E_SI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SO " "No output dependent on input pin \"E_SO\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 57 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763195891271 "|divmmc|E_SO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SCK " "No output dependent on input pin \"E_SCK\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 58 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763195891271 "|divmmc|E_SCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_CS " "No output dependent on input pin \"E_CS\"" {  } { { "divmmc.vhd" "" { Text "D:/ST/DivMmc/Div_MMC/CPLD/NemoBUS/EPM3256_144/Ver1_0_0/divmmc.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763195891271 "|divmmc|E_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1763195891271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "175 " "Implemented 175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763195891272 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763195891272 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1763195891272 ""} { "Info" "ICUT_CUT_TM_MCELLS" "97 " "Implemented 97 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1763195891272 ""} { "Info" "ICUT_CUT_TM_SEXPS" "17 " "Implemented 17 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1763195891272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763195891272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763195891360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 15 11:38:11 2025 " "Processing ended: Sat Nov 15 11:38:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763195891360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763195891360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763195891360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763195891360 ""}
