Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Mon Nov 16 16:44:10 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.342        0.000                      0                   40        0.056        0.000                      0                   40        3.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
sys_clk   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                        3.500        0.000                       0                     1  
sys_clk            38.342        0.000                      0                   40        0.056        0.000                      0                   40       19.725        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ps_block/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0  ps_block/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  ps_block/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  ps_block/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  ps_block/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  ps_block/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.342ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.464ns (28.766%)  route 1.149ns (71.234%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 42.386 - 40.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.643ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.585ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.556     3.074    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.167 r  led_inst/timer_cnt_reg[24]/Q
                         net (fo=34, routed)          0.679     3.846    led_inst/timer_cnt[24]
    SLICE_X13Y39         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.994 r  led_inst/timer_cnt_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.022    led_inst/timer_cnt_reg[24]_i_2_n_0
    SLICE_X13Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.094 r  led_inst/timer_cnt_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.374     4.468    led_inst/timer_cnt0[25]
    SLICE_X14Y40         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.619 r  led_inst/timer_cnt[25]_i_1/O
                         net (fo=1, routed)           0.068     4.687    led_inst/p_0_in__0[25]
    SLICE_X14Y40         FDCE                                         r  led_inst/timer_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.360    42.386    led_inst/sys_clk
    SLICE_X14Y40         FDCE                                         r  led_inst/timer_cnt_reg[25]/C
                         clock pessimism              0.652    43.038    
                         clock uncertainty           -0.035    43.002    
    SLICE_X14Y40         FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.027    43.029    led_inst/timer_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         43.029    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 38.342    

Slack (MET) :             38.409ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.482ns (32.327%)  route 1.009ns (67.673%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 42.384 - 40.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.547ns (routing 0.643ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.585ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.547     3.065    led_inst/sys_clk
    SLICE_X13Y35         FDCE                                         r  led_inst/timer_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.161 r  led_inst/timer_cnt_reg[0]/Q
                         net (fo=3, routed)           0.364     3.525    led_inst/timer_cnt[0]
    SLICE_X13Y37         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     3.716 r  led_inst/timer_cnt_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.744    led_inst/timer_cnt_reg[8]_i_2_n_0
    SLICE_X13Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.841 r  led_inst/timer_cnt_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.535     4.376    led_inst/timer_cnt0[10]
    SLICE_X14Y38         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.098     4.474 r  led_inst/timer_cnt[10]_i_1/O
                         net (fo=1, routed)           0.082     4.556    led_inst/p_0_in__0[10]
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.358    42.384    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[10]/C
                         clock pessimism              0.590    42.973    
                         clock uncertainty           -0.035    42.938    
    SLICE_X14Y38         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027    42.965    led_inst/timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         42.965    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                 38.409    

Slack (MET) :             38.410ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.450ns (29.126%)  route 1.095ns (70.874%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 42.386 - 40.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.643ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.585ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.556     3.074    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.167 r  led_inst/timer_cnt_reg[24]/Q
                         net (fo=34, routed)          0.679     3.846    led_inst/timer_cnt[24]
    SLICE_X13Y39         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.994 r  led_inst/timer_cnt_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.022    led_inst/timer_cnt_reg[24]_i_2_n_0
    SLICE_X13Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.131 r  led_inst/timer_cnt_reg[31]_i_3/O[4]
                         net (fo=1, routed)           0.325     4.456    led_inst/timer_cnt0[29]
    SLICE_X14Y40         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.556 r  led_inst/timer_cnt[29]_i_1/O
                         net (fo=1, routed)           0.063     4.619    led_inst/p_0_in__0[29]
    SLICE_X14Y40         FDCE                                         r  led_inst/timer_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.360    42.386    led_inst/sys_clk
    SLICE_X14Y40         FDCE                                         r  led_inst/timer_cnt_reg[29]/C
                         clock pessimism              0.652    43.038    
                         clock uncertainty           -0.035    43.002    
    SLICE_X14Y40         FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.027    43.029    led_inst/timer_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         43.029    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                 38.410    

Slack (MET) :             38.412ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/led_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.338ns (22.993%)  route 1.132ns (77.007%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 42.382 - 40.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.643ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.585ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.556     3.074    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.169 r  led_inst/timer_cnt_reg[18]/Q
                         net (fo=2, routed)           0.385     3.554    led_inst/timer_cnt[18]
    SLICE_X12Y40         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.733 f  led_inst/timer_cnt[31]_i_5/O
                         net (fo=33, routed)          0.450     4.183    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X14Y38         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     4.247 r  led_inst/led[3]_i_1/O
                         net (fo=4, routed)           0.297     4.544    led_inst/led[3]_i_1_n_0
    SLICE_X14Y41         FDCE                                         r  led_inst/led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.356    42.382    led_inst/sys_clk
    SLICE_X14Y41         FDCE                                         r  led_inst/led_reg[0]/C
                         clock pessimism              0.652    43.034    
                         clock uncertainty           -0.035    42.999    
    SLICE_X14Y41         FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    42.957    led_inst/led_reg[0]
  -------------------------------------------------------------------
                         required time                         42.957    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 38.412    

Slack (MET) :             38.412ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/led_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.338ns (23.009%)  route 1.131ns (76.991%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 42.382 - 40.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.643ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.585ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.556     3.074    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.169 r  led_inst/timer_cnt_reg[18]/Q
                         net (fo=2, routed)           0.385     3.554    led_inst/timer_cnt[18]
    SLICE_X12Y40         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.733 f  led_inst/timer_cnt[31]_i_5/O
                         net (fo=33, routed)          0.450     4.183    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X14Y38         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     4.247 r  led_inst/led[3]_i_1/O
                         net (fo=4, routed)           0.296     4.543    led_inst/led[3]_i_1_n_0
    SLICE_X14Y41         FDCE                                         r  led_inst/led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.356    42.382    led_inst/sys_clk
    SLICE_X14Y41         FDCE                                         r  led_inst/led_reg[1]/C
                         clock pessimism              0.652    43.034    
                         clock uncertainty           -0.035    42.999    
    SLICE_X14Y41         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    42.956    led_inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                         42.956    
                         arrival time                          -4.543    
  -------------------------------------------------------------------
                         slack                                 38.412    

Slack (MET) :             38.412ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/led_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.338ns (23.009%)  route 1.131ns (76.991%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 42.382 - 40.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.643ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.585ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.556     3.074    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.169 r  led_inst/timer_cnt_reg[18]/Q
                         net (fo=2, routed)           0.385     3.554    led_inst/timer_cnt[18]
    SLICE_X12Y40         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.733 f  led_inst/timer_cnt[31]_i_5/O
                         net (fo=33, routed)          0.450     4.183    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X14Y38         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     4.247 r  led_inst/led[3]_i_1/O
                         net (fo=4, routed)           0.296     4.543    led_inst/led[3]_i_1_n_0
    SLICE_X14Y41         FDCE                                         r  led_inst/led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.356    42.382    led_inst/sys_clk
    SLICE_X14Y41         FDCE                                         r  led_inst/led_reg[2]/C
                         clock pessimism              0.652    43.034    
                         clock uncertainty           -0.035    42.999    
    SLICE_X14Y41         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    42.956    led_inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                         42.956    
                         arrival time                          -4.543    
  -------------------------------------------------------------------
                         slack                                 38.412    

Slack (MET) :             38.448ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.451ns (31.494%)  route 0.981ns (68.506%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 42.373 - 40.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.643ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.585ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.556     3.074    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.169 f  led_inst/timer_cnt_reg[18]/Q
                         net (fo=2, routed)           0.385     3.554    led_inst/timer_cnt[18]
    SLICE_X12Y40         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.733 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=33, routed)          0.538     4.271    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X13Y35         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     4.448 r  led_inst/timer_cnt[13]_i_1/O
                         net (fo=1, routed)           0.058     4.506    led_inst/p_0_in__0[13]
    SLICE_X13Y35         FDCE                                         r  led_inst/timer_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.347    42.373    led_inst/sys_clk
    SLICE_X13Y35         FDCE                                         r  led_inst/timer_cnt_reg[13]/C
                         clock pessimism              0.590    42.962    
                         clock uncertainty           -0.035    42.927    
    SLICE_X13Y35         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027    42.954    led_inst/timer_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         42.954    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                 38.448    

Slack (MET) :             38.462ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.390ns (27.484%)  route 1.029ns (72.516%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 42.374 - 40.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.643ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.585ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.556     3.074    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.169 f  led_inst/timer_cnt_reg[18]/Q
                         net (fo=2, routed)           0.385     3.554    led_inst/timer_cnt[18]
    SLICE_X12Y40         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.733 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=33, routed)          0.586     4.319    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X13Y36         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     4.435 r  led_inst/timer_cnt[2]_i_1/O
                         net (fo=1, routed)           0.058     4.493    led_inst/p_0_in__0[2]
    SLICE_X13Y36         FDCE                                         r  led_inst/timer_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.348    42.374    led_inst/sys_clk
    SLICE_X13Y36         FDCE                                         r  led_inst/timer_cnt_reg[2]/C
                         clock pessimism              0.590    42.963    
                         clock uncertainty           -0.035    42.928    
    SLICE_X13Y36         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    42.955    led_inst/timer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         42.955    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                 38.462    

Slack (MET) :             38.467ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.387ns (27.369%)  route 1.027ns (72.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 42.374 - 40.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.643ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.585ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.556     3.074    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.169 f  led_inst/timer_cnt_reg[18]/Q
                         net (fo=2, routed)           0.385     3.554    led_inst/timer_cnt[18]
    SLICE_X12Y40         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.733 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=33, routed)          0.583     4.316    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X13Y36         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.429 r  led_inst/timer_cnt[3]_i_1/O
                         net (fo=1, routed)           0.059     4.488    led_inst/p_0_in__0[3]
    SLICE_X13Y36         FDCE                                         r  led_inst/timer_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.348    42.374    led_inst/sys_clk
    SLICE_X13Y36         FDCE                                         r  led_inst/timer_cnt_reg[3]/C
                         clock pessimism              0.590    42.963    
                         clock uncertainty           -0.035    42.928    
    SLICE_X13Y36         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027    42.955    led_inst/timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         42.955    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                 38.467    

Slack (MET) :             38.470ns  (required time - arrival time)
  Source:                 led_inst/timer_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk rise@40.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.452ns (32.057%)  route 0.958ns (67.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 42.373 - 40.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.643ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.585ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.556     3.074    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.169 f  led_inst/timer_cnt_reg[18]/Q
                         net (fo=2, routed)           0.385     3.554    led_inst/timer_cnt[18]
    SLICE_X12Y40         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.733 r  led_inst/timer_cnt[31]_i_5/O
                         net (fo=33, routed)          0.515     4.248    led_inst/timer_cnt[31]_i_5_n_0
    SLICE_X13Y35         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     4.426 r  led_inst/timer_cnt[14]_i_1/O
                         net (fo=1, routed)           0.058     4.484    led_inst/p_0_in__0[14]
    SLICE_X13Y35         FDCE                                         r  led_inst/timer_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   40.000    40.000 r  
    AB11                                              0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          1.347    42.373    led_inst/sys_clk
    SLICE_X13Y35         FDCE                                         r  led_inst/timer_cnt_reg[14]/C
                         clock pessimism              0.590    42.962    
                         clock uncertainty           -0.035    42.927    
    SLICE_X13Y35         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.027    42.954    led_inst/timer_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         42.954    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                 38.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 led_inst/led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      0.780ns (routing 0.324ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.358ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.780     1.686    led_inst/sys_clk
    SLICE_X14Y36         FDCE                                         r  led_inst/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.725 f  led_inst/led_reg[3]/Q
                         net (fo=2, routed)           0.029     1.754    led_inst/led[3]
    SLICE_X14Y36         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.768 r  led_inst/led[3]_i_2/O
                         net (fo=1, routed)           0.026     1.794    led_inst/p_1_in[3]
    SLICE_X14Y36         FDCE                                         r  led_inst/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.884     2.057    led_inst/sys_clk
    SLICE_X14Y36         FDCE                                         r  led_inst/led_reg[3]/C
                         clock pessimism             -0.366     1.692    
    SLICE_X14Y36         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.738    led_inst/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.052ns (46.429%)  route 0.060ns (53.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      0.786ns (routing 0.324ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.358ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.786     1.692    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.730 f  led_inst/timer_cnt_reg[23]/Q
                         net (fo=34, routed)          0.036     1.766    led_inst/timer_cnt[23]
    SLICE_X14Y38         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     1.780 r  led_inst/timer_cnt[18]_i_1/O
                         net (fo=1, routed)           0.024     1.804    led_inst/p_0_in__0[18]
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.889     2.062    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[18]/C
                         clock pessimism             -0.365     1.698    
    SLICE_X14Y38         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.744    led_inst/timer_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.052ns (45.614%)  route 0.062ns (54.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      0.786ns (routing 0.324ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.358ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.786     1.692    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.730 f  led_inst/timer_cnt_reg[23]/Q
                         net (fo=34, routed)          0.036     1.766    led_inst/timer_cnt[23]
    SLICE_X14Y38         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     1.780 r  led_inst/timer_cnt[10]_i_1/O
                         net (fo=1, routed)           0.026     1.806    led_inst/p_0_in__0[10]
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.889     2.062    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[10]/C
                         clock pessimism             -0.365     1.698    
    SLICE_X14Y38         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.744    led_inst/timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.060ns (50.420%)  route 0.059ns (49.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      0.786ns (routing 0.324ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.358ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.786     1.692    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.730 f  led_inst/timer_cnt_reg[24]/Q
                         net (fo=34, routed)          0.038     1.768    led_inst/timer_cnt[24]
    SLICE_X14Y38         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     1.790 r  led_inst/timer_cnt[23]_i_1/O
                         net (fo=1, routed)           0.021     1.811    led_inst/p_0_in__0[23]
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.889     2.062    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[23]/C
                         clock pessimism             -0.365     1.698    
    SLICE_X14Y38         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.744    led_inst/timer_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.052ns (38.806%)  route 0.082ns (61.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.786ns (routing 0.324ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.358ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.786     1.692    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.730 f  led_inst/timer_cnt_reg[23]/Q
                         net (fo=34, routed)          0.064     1.794    led_inst/timer_cnt[23]
    SLICE_X14Y37         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.014     1.808 r  led_inst/timer_cnt[8]_i_1/O
                         net (fo=1, routed)           0.018     1.826    led_inst/p_0_in__0[8]
    SLICE_X14Y37         FDCE                                         r  led_inst/timer_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.885     2.058    led_inst/sys_clk
    SLICE_X14Y37         FDCE                                         r  led_inst/timer_cnt_reg[8]/C
                         clock pessimism             -0.353     1.706    
    SLICE_X14Y37         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.752    led_inst/timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.060ns (41.379%)  route 0.085ns (58.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Net Delay (Source):      0.786ns (routing 0.324ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.358ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.786     1.692    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.730 f  led_inst/timer_cnt_reg[24]/Q
                         net (fo=34, routed)          0.064     1.794    led_inst/timer_cnt[24]
    SLICE_X14Y40         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     1.816 r  led_inst/timer_cnt[28]_i_1/O
                         net (fo=1, routed)           0.021     1.837    led_inst/p_0_in__0[28]
    SLICE_X14Y40         FDCE                                         r  led_inst/timer_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.891     2.064    led_inst/sys_clk
    SLICE_X14Y40         FDCE                                         r  led_inst/timer_cnt_reg[28]/C
                         clock pessimism             -0.352     1.712    
    SLICE_X14Y40         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.758    led_inst/timer_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 led_inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.074ns (56.489%)  route 0.057ns (43.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      0.783ns (routing 0.324ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.358ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.783     1.689    led_inst/sys_clk
    SLICE_X14Y41         FDCE                                         r  led_inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.728 f  led_inst/led_reg[1]/Q
                         net (fo=2, routed)           0.031     1.759    led_inst/led[1]
    SLICE_X14Y41         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     1.794 r  led_inst/led[1]_i_1/O
                         net (fo=1, routed)           0.026     1.820    led_inst/p_1_in[1]
    SLICE_X14Y41         FDCE                                         r  led_inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.887     2.060    led_inst/sys_clk
    SLICE_X14Y41         FDCE                                         r  led_inst/led_reg[1]/C
                         clock pessimism             -0.366     1.695    
    SLICE_X14Y41         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.741    led_inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.060ns (42.553%)  route 0.081ns (57.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.786ns (routing 0.324ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.358ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.786     1.692    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.730 f  led_inst/timer_cnt_reg[23]/Q
                         net (fo=34, routed)          0.060     1.790    led_inst/timer_cnt[23]
    SLICE_X14Y39         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     1.812 r  led_inst/timer_cnt[21]_i_1/O
                         net (fo=1, routed)           0.021     1.833    led_inst/p_0_in__0[21]
    SLICE_X14Y39         FDCE                                         r  led_inst/timer_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.886     2.059    led_inst/sys_clk
    SLICE_X14Y39         FDCE                                         r  led_inst/timer_cnt_reg[21]/C
                         clock pessimism             -0.353     1.707    
    SLICE_X14Y39         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.753    led_inst/timer_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.060ns (40.541%)  route 0.088ns (59.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.786ns (routing 0.324ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.358ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.786     1.692    led_inst/sys_clk
    SLICE_X14Y38         FDCE                                         r  led_inst/timer_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.730 f  led_inst/timer_cnt_reg[24]/Q
                         net (fo=34, routed)          0.062     1.792    led_inst/timer_cnt[24]
    SLICE_X14Y37         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     1.814 r  led_inst/timer_cnt[5]_i_1/O
                         net (fo=1, routed)           0.026     1.840    led_inst/p_0_in__0[5]
    SLICE_X14Y37         FDCE                                         r  led_inst/timer_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.885     2.058    led_inst/sys_clk
    SLICE_X14Y37         FDCE                                         r  led_inst/timer_cnt_reg[5]/C
                         clock pessimism             -0.353     1.706    
    SLICE_X14Y37         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.752    led_inst/timer_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 led_inst/timer_cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_inst/timer_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.068ns (35.233%)  route 0.125ns (64.767%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.778ns (routing 0.324ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.358ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.778     1.684    led_inst/sys_clk
    SLICE_X13Y41         FDCE                                         r  led_inst/timer_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.723 f  led_inst/timer_cnt_reg[31]/Q
                         net (fo=2, routed)           0.073     1.796    led_inst/timer_cnt[31]
    SLICE_X14Y40         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     1.810 f  led_inst/timer_cnt[31]_i_4/O
                         net (fo=33, routed)          0.031     1.841    led_inst/timer_cnt[31]_i_4_n_0
    SLICE_X14Y40         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.856 r  led_inst/timer_cnt[25]_i_1/O
                         net (fo=1, routed)           0.021     1.877    led_inst/p_0_in__0[25]
    SLICE_X14Y40         FDCE                                         r  led_inst/timer_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X2Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  sys_clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=36, routed)          0.889     2.062    led_inst/sys_clk
    SLICE_X14Y40         FDCE                                         r  led_inst/timer_cnt_reg[25]/C
                         clock pessimism             -0.324     1.739    
    SLICE_X14Y40         FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.785    led_inst/timer_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         40.000      38.501     BUFGCE_HDIO_X2Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X14Y41      led_inst/led_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X14Y41      led_inst/led_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X14Y41      led_inst/led_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X14Y36      led_inst/led_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X13Y36      led_inst/timer_cnt_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X13Y36      led_inst/timer_cnt_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X14Y37      led_inst/timer_cnt_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X14Y37      led_inst/timer_cnt_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X14Y37      led_inst/timer_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X14Y36      led_inst/led_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X13Y36      led_inst/timer_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X13Y36      led_inst/timer_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X13Y35      led_inst/timer_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X13Y35      led_inst/timer_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X14Y38      led_inst/timer_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X13Y36      led_inst/timer_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X13Y36      led_inst/timer_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X13Y41      led_inst/timer_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X13Y41      led_inst/timer_cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X14Y36      led_inst/led_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X13Y36      led_inst/timer_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X13Y36      led_inst/timer_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X13Y36      led_inst/timer_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X13Y36      led_inst/timer_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X14Y37      led_inst/timer_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X14Y37      led_inst/timer_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X14Y37      led_inst/timer_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X14Y37      led_inst/timer_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X14Y37      led_inst/timer_cnt_reg[7]/C



