# 16-bit ALU and Memory Design

ğŸš€ **Welcome to the 16-bit ALU and Memory Design Project!**
This project is a comprehensive implementation of a 16-bit Arithmetic Logic Unit (ALU) integrated with registers and RAM. It demonstrates the fundamental structure and functionality of a simple processor system, focusing on memory access and data manipulation through arithmetic and logic operations.

---

## ğŸŒŸ Project Highlights

### ğŸ—ï¸ Components Overview

#### 1. **16-bit Register**
   ğŸ“Œ Acts as a storage unit for intermediate or temporary data.
   - Data from this register is sent to the ALU for computations.

#### 2. **16-bit ALU**
   ğŸ”§ Performs arithmetic and logic operations such as addition, subtraction, AND, OR, and NOT.
   - Accepts inputs from the 16-bit register and another source (multiplexer-controlled).
   - Outputs the result of computations to either RAM or another component.

#### 3. **RAM (Data Memory)**
   ğŸ—„ï¸ Stores and retrieves data using the address generated by the ALU.
   - Data input (D) is sourced from the ALU output, while data output is sent back to the system through another multiplexer.

#### 4. **Multiplexers (MUX)**
   ğŸ”€ Allow selection of data from multiple sources based on control signals.
   - Control the flow of data between the ALU, RAM, and registers.

#### 5. **Immediate Values**
   âœï¸ The immediate values (from instruction encoding) are used as direct inputs for operations or memory addressing.
   - Extended to 16 bits to align with the width of the system.

---

## ğŸŒ Images

### 1. **ALU Diagram**
   ![1](https://github.com/user-attachments/assets/2df8ecf7-0ba4-4241-9cda-6b1b2f54dce8)

### 2. **Control Unit**
   ![2](https://github.com/user-attachments/assets/3d1a2369-d71e-415c-8f4b-9f94fcf1d842)

### 3. **ALU Control**
   ![3](https://github.com/user-attachments/assets/4cfa3c13-54bd-40ea-b7f3-1c01a036ec96)

### 4. **16-bit ALU**
   ![4](https://github.com/user-attachments/assets/4955cd5b-9b85-4039-88f0-0a0baab3e25c)

### 5. **16-bit Registers**
   ![5](https://github.com/user-attachments/assets/6f49fe5b-30ed-4b5f-9fc9-5467503d9479)

---

## âš™ï¸ Key Functionalities

### âœ¨ Core Features
- **Arithmetic Operations**: The ALU can add or subtract data from the register and other inputs.
- **Logic Operations**: Perform bitwise operations like AND, OR, and NOT.
- **Memory Access**: The ALU generates addresses for RAM to perform read/write operations.
- **Data Routing**: Multiplexers route the correct data to the required components based on control signals.

### ğŸ§  Example Operation

1. **Input Data**:
   - Data is loaded into the 16-bit register and RAM.
   - Immediate values are prepared (if needed).

2. **ALU Computation**:
   - Register 1 sends its data to the ALU.
   - Register 2 provides data for a secondary ALU input via the multiplexer.
   - The ALU computes the result and outputs it.

3. **Memory Write**:
   - ALU output serves as an address for RAM.
   - Data from Register 2 is written to the specified address in RAM.

4. **Memory Read**:
   - ALU generates an address.
   - RAM sends the data stored at that address to the next stage (e.g., a register).

---

## ğŸš€ How to Run the Project

1. Open the design in a digital circuit simulator (e.g., Logisim, Quartus, or similar).
2. Load the initial data into registers and RAM.
3. Set the control signals (e.g., `RegDst`, `ALUOp`, `MemRead`, `MemWrite`) as required.
4. Observe data flow and results through the ALU, RAM, and registers.

---

## ğŸ”® Future Enhancements

- ğŸ”¢ Expand the ALU with additional operations (e.g., multiplication, division).
- ğŸ“ˆ Increase the memory size for handling larger datasets.
- ğŸ”€ Add support for branching and conditional jumps.
