--- verilog_synth
+++ uhdm_synth
@@ -2,13 +2,13 @@
 (* top =  1  *)
 (* src = "dut.sv:3.1-9.10" *)
 module mux16(D, S, Y);
-(* src = "dut.sv:4.17-4.18" *)
+(* src = "dut.sv:3.15-3.16" *)
 input [15:0] D;
 wire [15:0] D;
-(* src = "dut.sv:5.16-5.17" *)
+(* src = "dut.sv:3.18-3.19" *)
 input [3:0] S;
 wire [3:0] S;
-(* src = "dut.sv:6.10-6.11" *)
+(* src = "dut.sv:3.21-3.22" *)
 output Y;
 wire Y;
 wire _00_;
