# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do testbench.ldo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity period_dual_count
# -- Compiling architecture behavioral of period_dual_count
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sync_genlock_regen
# -- Compiling architecture behavioral of sync_genlock_regen
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading entity sync_genlock_regen
# vsim -t 1ps testbench 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_signed(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../modelsim_lib.util(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.testbench(behavioral)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.sync_genlock_regen(behavioral)
# Loading work.period_dual_count(behavioral)
# .wave
# .structure
# .signals
run
add wave sim:/testbench/f4m_genlock_regen/count_val1
add wave sim:/testbench/f4m_genlock_regen/count_val2
add wave sim:/testbench/f4m_genlock_regen/bits1
add wave sim:/testbench/f4m_genlock_regen/bits2
add wave sim:/testbench/f4m_genlock_regen/mreset_i
add wave sim:/testbench/f4m_genlock_regen/clk_i
add wave sim:/testbench/f4m_genlock_regen/sync_i
add wave sim:/testbench/f4m_genlock_regen/sync_clean_o
add wave sim:/testbench/f4m_genlock_regen/genlock_ok_o
add wave sim:/testbench/f4m_genlock_regen/sync_reset_o
add wave sim:/testbench/f4m_genlock_regen/sync_delayed_1
add wave sim:/testbench/f4m_genlock_regen/sync_delayed_2
add wave sim:/testbench/f4m_genlock_regen/sync_pulse
add wave sim:/testbench/f4m_genlock_regen/sync_pulse_delayed_1
add wave sim:/testbench/f4m_genlock_regen/sync_pulse_delayed_2
add wave sim:/testbench/f4m_genlock_regen/sync_pulse_delayed_3
add wave sim:/testbench/f4m_genlock_regen/sync_pulse_delayed_4
add wave sim:/testbench/f4m_genlock_regen/window_start
add wave sim:/testbench/f4m_genlock_regen/window_mid
add wave sim:/testbench/f4m_genlock_regen/window_end
add wave sim:/testbench/f4m_genlock_regen/sync_reset
add wave sim:/testbench/f4m_genlock_regen/illegal_pulse
add wave sim:/testbench/f4m_genlock_regen/illegal_pulse_temp
add wave sim:/testbench/f4m_genlock_regen/no_pulse
add wave sim:/testbench/f4m_genlock_regen/no_pulse_temp
add wave sim:/testbench/f4m_genlock_regen/genlock_error_count
add wave sim:/testbench/f4m_genlock_regen/genlock_resync
restart
run
vcom -reportprogress 300 -work work F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_Testbench/sync_genlock_regen.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sync_genlock_regen
# -- Compiling architecture behavioral of sync_genlock_regen
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
restart
# Loading work.sync_genlock_regen(behavioral)
# Warning in wave window restart:  No objects found matching "/testbench/f4m_genlock_regen/sync_pulse_delayed_4" 
run
