# astraea-tools

Some tools to help me design Astraea, my SDR.

## cic_truncation_calc.py

Calculates bits to truncate per stage in a CIC decimator given design parameters.

Implements the truncation calculation from E. Hogenauer 1981 section IV B.