v 20130925 2
B 300 300 1200 1800 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 250 600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1800 1800 1500 1800 1 0 0
{
T 1500 1850 5 10 0 0 0 6 1
pintype=out
T 1442 1792 9 10 1 1 0 6 1
pinlabel=Q
T 1592 1842 5 10 0 1 0 0 1
pinnumber=1
T 1500 1850 5 10 0 0 0 6 1
pinseq=1
}
P 0 1800 300 1800 1 0 0
{
T 100 1850 5 10 0 0 0 0 1
pintype=in
T 100 1850 5 10 0 0 0 0 1
pinseq=2
T 358 1792 9 10 1 1 0 0 1
pinlabel=D
T 208 1742 5 10 0 1 0 6 1
pinnumber=2
}
P 700 0 700 300 1 0 0
{
T 750 300 5 10 0 0 270 6 1
pintype=in
T 700 355 9 10 1 1 90 0 1
pinlabel=R
T 650 205 5 10 0 1 90 6 1
pinnumber=3
T 750 300 5 10 0 0 270 6 1
pinseq=3
}
P 0 1400 200 1400 1 0 0
{
T 100 1450 5 10 0 0 0 0 1
pintype=in
T 100 1450 5 10 0 0 0 0 1
pinseq=4
T 358 1392 9 10 1 1 0 0 1
pinlabel=EN
T 208 1342 5 10 0 1 0 6 1
pinnumber=4
}
P 0 600 200 600 1 0 0
{
T 100 650 5 10 0 0 0 0 1
pintype=clk
T 100 650 5 10 0 0 0 0 1
pinseq=5
T 358 592 9 10 1 1 0 0 1
pinlabel=XN
T 208 642 5 10 0 1 0 6 1
pinnumber=5
}
T 295 1195 8 10 0 0 0 0 1
net=VDD:6
T 295 995 8 10 0 0 0 0 1
net=GND:7
T 392 1092 5 16 1 1 0 0 1
device=LATERN
T 1292 2292 8 10 0 1 0 0 1
description=Low-active D-Latch w/ clock-enable + high-active Reset
T 292 2189 5 10 1 1 0 0 1
refdes=X?
T 1892 1392 8 10 0 0 0 0 1
footprint=none
T -8 -8 8 10 0 1 0 0 1
source=LATERN.sch
T 600 100 9 10 0 0 0 0 1
numslots=0
V 250 1400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
