<html>
  <head>
    <meta charset="utf-8"/>
  </head>
  <body>
    <div>
      <h1>Instruction sets</h1>
      <table border="1">
        <tr>
          <td> Instruction set </td>
          <td> Bits </td>
          <td> Version </td>
          <td> Introduced </td>
          <td> Max # operand </td>
          <td> Type </td>
          <td> Design </td>
          <td> &quot;Registers&quot; </td>
          <td> Instruction encoding </td>
          <td> Branch evaluation </td>
          <td> Endianness </td>
          <td> Extensions </td>
          <td> Open </td>
          <td> Royalty free </td>
        </tr>
        <tr>
          <td> Alpha </td>
          <td> 64 </td>
          <td> </td>
          <td> 1992 </td>
          <td> 3 </td>
          <td> Register Register </td>
          <td> RISC </td>
          <td> 32 (including &quot;zero&quot;) </td>
          <td> Fixed (32-bit) </td>
          <td> Condition register </td>
          <td> Bi </td>
          <td> MVI, BWX, FIX, CIX </td>
          <td> No </td>
          <td> Unknown </td>
        </tr>
        <tr>
          <td> ARM </td>
          <td> 32 </td>
          <td> ARMv7 and earlier </td>
          <td> 1983 </td>
          <td> 3 </td>
          <td> Register Register </td>
          <td> RISC </td>
          <td> 16 (including PC and SP) </td>
          <td>
            Fixed (32-bit), Thumb: Fixed (16-bit), Thumb-2: Variable (16 and 32-bit)
          </td>
          <td> Condition code </td>
          <td> Bi </td>
          <td> NEON, Jazelle, VFP, TrustZone, LPAE </td>
          <td> Unknown </td>
          <td> No </td>
        </tr>
        <tr>
          <td> ARMv8-A </td>
          <td> 64/32 </td>
          <td> ARMv8-A </td>
          <td> 2011 </td>
          <td> 3 </td>
          <td> Register Register </td>
          <td> RISC </td>
          <td> 32 (including SP) </td>
          <td>
            Fixed (32-bit). In ARMv7 compatibility mode: Thumb: Fixed (16-bit), Thumb-2: Variable (16 and 32-bit), A64
          </td>
          <td> Condition code </td>
          <td> Bi </td>
          <td> NEON, Jazelle, VFP, TrustZone </td>
          <td> Unknown </td>
          <td> No </td>
        </tr>
        <tr>
          <td> AVR32 </td>
          <td> 32 </td>
          <td> Rev 2 </td>
          <td> 2006 </td>
          <td> 2-3 </td>
          <td> </td>
          <td> RISC </td>
          <td> 15 </td>
          <td> Variable </td>
          <td> </td>
          <td> Big </td>
          <td> Java Virtual Machine </td>
          <td> Unknown </td>
          <td> Unknown </td>
        </tr>
        <tr>
          <td> Blackfin </td>
          <td> 32 </td>
          <td> </td>
          <td> 2000 </td>
          <td> </td>
          <td> </td>
          <td> RISC </td>
          <td> 8 </td>
          <td> </td>
          <td> </td>
          <td> Little </td>
          <td> </td>
          <td> Unknown </td>
          <td> Unknown </td>
        </tr>
        <tr>
          <td> DLX </td>
          <td> 32 </td>
          <td> </td>
          <td> 1990 </td>
          <td> 3 </td>
          <td> </td>
          <td> RISC </td>
          <td> 32 </td>
          <td> Fixed (32-bit) </td>
          <td> </td>
          <td> Big </td>
          <td> </td>
          <td> Unknown </td>
          <td> Unknown </td>
        </tr>
        <tr>
          <td> eSi-RISC </td>
          <td> 16/32 </td>
          <td> </td>
          <td> 2009 </td>
          <td> 3 </td>
          <td> Register Register </td>
          <td> RISC </td>
          <td> 8-72 </td>
          <td> Variable (16 or 32-bit) </td>
          <td> Compare and branch and condition register </td>
          <td> Bi </td>
          <td> User-defined instructions </td>
          <td> No </td>
          <td> No </td>
        </tr>
        <tr>
          <td> Itanium (IA-64) </td>
          <td> 64 </td>
          <td> </td>
          <td> 2001 </td>
          <td> </td>
          <td> Register Register </td>
          <td> EPIC </td>
          <td> 128 </td>
          <td> </td>
          <td> Condition register </td>
          <td> Bi (selectable) </td>
          <td> Intel Virtualization Technology </td>
          <td> No </td>
          <td> No </td>
        </tr>
        <tr>
          <td> M32R </td>
          <td> 32 </td>
          <td> </td>
          <td> 1997 </td>
          <td> </td>
          <td> </td>
          <td> RISC </td>
          <td> 16 </td>
          <td> Fixed (16- or 32-bit) </td>
          <td> </td>
          <td> Bi </td>
          <td> </td>
          <td> Unknown </td>
          <td> Unknown </td>
        </tr>
        <tr>
          <td> Motorola 68k </td>
          <td> 32 </td>
          <td> </td>
          <td> 1979 </td>
          <td> 2 </td>
          <td> Register Memory </td>
          <td> CISC </td>
          <td> 8 data and 8 address </td>
          <td> Variable </td>
          <td> Condition register </td>
          <td> Big </td>
          <td> </td>
          <td> Unknown </td>
          <td> Unknown </td>
        </tr>
        <tr>
          <td> Mico32 </td>
          <td> 32 </td>
          <td> </td>
          <td> 2006 </td>
          <td> 3 </td>
          <td> Register Register </td>
          <td> RISC </td>
          <td> 32 </td>
          <td> Fixed (32-bit) </td>
          <td> Compare and branch </td>
          <td> Big </td>
          <td> User-defined instructions </td>
          <td> Yes </td>
          <td> Yes </td>
        </tr>
        <tr>
          <td> MIPS </td>
          <td> 64 (32â†’64) </td>
          <td> 5 </td>
          <td> 1981 </td>
          <td> 1-3 </td>
          <td> Register Register </td>
          <td> RISC </td>
          <td> 4-32 (including &quot;zero&quot;) </td>
          <td> Fixed (32-bit) </td>
          <td> Condition register </td>
          <td> Bi </td>
          <td> MDMX, MIPS-3D </td>
          <td> Unknown </td>
          <td> No </td>
        </tr>
        <tr>
          <td> MMIX </td>
          <td> 64 </td>
          <td> </td>
          <td> 1999 </td>
          <td> 3 </td>
          <td> Register Register </td>
          <td> RISC </td>
          <td> 256 </td>
          <td> Fixed (32-bit) </td>
          <td> </td>
          <td> Big </td>
          <td> </td>
          <td> Yes </td>
          <td> Yes </td>
        </tr>
        <tr>
          <td> 6502 </td>
          <td> 8 </td>
          <td> </td>
          <td> 1975 </td>
          <td> 1 </td>
          <td> Register Memory </td>
          <td> CISC </td>
          <td> 1 </td>
          <td> Variable (8 to 32 bits) </td>
          <td> Condition register </td>
          <td> Little </td>
          <td> </td>
          <td> </td>
          <td> </td>
        </tr>
        <tr>
          <td> 65k </td>
          <td> 64 (8â†’64) </td>
          <td> </td>
          <td> 2006? </td>
          <td> 1 </td>
          <td> Memory Memory </td>
          <td> CISC </td>
          <td> 1 </td>
          <td> Variable (8 bits to 256 bytes) </td>
          <td> Compare and branch </td>
          <td> Little </td>
          <td> </td>
          <td> </td>
          <td> </td>
        </tr>
        <tr>
          <td> NS320xx </td>
          <td> 32 </td>
          <td> </td>
          <td> 1982 </td>
          <td> 5 </td>
          <td> Memory Memory </td>
          <td> CISC </td>
          <td> 8 </td>
          <td> Variable Huffman coded, up to 23 bytes long </td>
          <td> Condition Code </td>
          <td> Little </td>
          <td> BitBlt instructions </td>
          <td> Unknown </td>
          <td> Unknown </td>
        </tr>
        <tr>
          <td> PA-RISC (HP/PA) </td>
          <td> 64 (32â†’64) </td>
          <td> 2.0 </td>
          <td> 1986 </td>
          <td> 3 </td>
          <td> Register Register </td>
          <td> RISC </td>
          <td> 32 </td>
          <td> Fixed (32-bit) </td>
          <td> Compare and branch </td>
          <td> Big â†’ Bi </td>
          <td> Multimedia Acceleration eXtensions (MAX), MAX-2 </td>
          <td> No </td>
          <td> Unknown </td>
        </tr>
        <tr>
          <td> PowerPC </td>
          <td> 32/64 (32â†’64) </td>
          <td> 2.07 </td>
          <td> 1991 </td>
          <td> 3 </td>
          <td> Register Register </td>
          <td> RISC </td>
          <td> 32 </td>
          <td> Fixed (32-bit), Variable </td>
          <td> Condition code </td>
          <td> Big/Bi </td>
          <td> AltiVec, APU, VSX, Cell </td>
          <td> Yes </td>
          <td> No </td>
        </tr>
        <tr>
          <td> S+core </td>
          <td> 16/32 </td>
          <td> </td>
          <td> 2005 </td>
          <td> </td>
          <td> </td>
          <td> RISC </td>
          <td> </td>
          <td> </td>
          <td> </td>
          <td> Little </td>
          <td> </td>
          <td> Unknown </td>
          <td> Unknown </td>
        </tr>
        <tr>
          <td> SPARC </td>
          <td> 64 (32â†’64) </td>
          <td> V9 </td>
          <td> 1985 </td>
          <td> 3 </td>
          <td> Register Register </td>
          <td> RISC </td>
          <td> 32 (including &quot;zero&quot;) </td>
          <td> Fixed (32-bit) </td>
          <td> Condition code </td>
          <td> Big â†’ Bi </td>
          <td> VIS 1.0, 2.0, 3.0 </td>
          <td> Yes </td>
          <td> Yes </td>
        </tr>
        <tr>
          <td> SuperH (SH) </td>
          <td> 32 </td>
          <td> </td>
          <td> 1990s </td>
          <td> 2 </td>
          <td> Register Register / Register Memory </td>
          <td> RISC </td>
          <td> 16 </td>
          <td> Fixed (16- or 32-bit), Variable </td>
          <td> Condition Code (Single Bit) </td>
          <td> Bi </td>
          <td> </td>
          <td> Unknown </td>
          <td> Unknown </td>
        </tr>
        <tr>
          <td> System/360 / System/370 / z/Architecture </td>
          <td> 64 (32â†’64) </td>
          <td> 3 </td>
          <td> 1964 </td>
          <td> </td>
          <td> Register Memory / Memory Memory </td>
          <td> CISC </td>
          <td> 16 </td>
          <td> Variable </td>
          <td> Condition code </td>
          <td> Big </td>
          <td> </td>
          <td> Unknown </td>
          <td> Unknown </td>
        </tr>
        <tr>
          <td> VAX </td>
          <td> 32 </td>
          <td> </td>
          <td> 1977 </td>
          <td> 6 </td>
          <td> Memory Memory </td>
          <td> CISC </td>
          <td> 16 </td>
          <td> Variable </td>
          <td> Compare and branch </td>
          <td> Little </td>
          <td> VAX Vector Architecture </td>
          <td> Unknown </td>
          <td> Unknown </td>
        </tr>
        <tr>
          <td> x86 </td>
          <td> 32 (16â†’32) </td>
          <td> </td>
          <td> 1978 </td>
          <td> 2 </td>
          <td> Register Memory </td>
          <td> CISC </td>
          <td> 8 (including SP and BP) </td>
          <td> Variable </td>
          <td> Condition code </td>
          <td> Little </td>
          <td> MMX, 3DNow!, SSE, PAE </td>
          <td> No </td>
          <td> No </td>
        </tr>
        <tr>
          <td> x86-64 </td>
          <td> 64 (32â†’64) </td>
          <td> </td>
          <td> 2003 </td>
          <td>
            2 (integer)
            <br/>
            3 (AVX)
          </td>
          <td> Register Memory </td>
          <td> CISC </td>
          <td> 16 (including SP and BP) </td>
          <td> Variable </td>
          <td> Condition code </td>
          <td> Little </td>
          <td> MMX, 3DNow!, PAE, AVX, AES, FMA </td>
          <td> No </td>
          <td> No </td>
        </tr>
        <tr>
          <td> Z80 </td>
          <td> 8 </td>
          <td> </td>
          <td> 1976 </td>
          <td> 2 </td>
          <td> Register Memory </td>
          <td> CISC </td>
          <td> 8 </td>
          <td> Variable (8 to 32 bits) </td>
          <td> Condition register </td>
          <td> Little </td>
          <td> </td>
          <td> </td>
          <td> </td>
        </tr>
        <tr>
          <td> Xilinx Spartan </td>
          <td> 4â†’48â†’56 </td>
          <td> </td>
          <td> 2005 </td>
          <td> 1 </td>
          <td> Condition Code </td>
          <td> FPGA </td>
          <td> 1 </td>
          <td> Variable (up to 768 bytes) </td>
          <td> Condition register </td>
          <td> Little </td>
          <td> </td>
          <td> </td>
          <td> </td>
        </tr>
        <tr>
          <td> Crusoe </td>
          <td> 32 </td>
          <td> </td>
          <td> 2000 </td>
          <td> 1 </td>
          <td> Register Register </td>
          <td> VLIW </td>
          <td> 64 </td>
          <td> Variable (64 or 128 bits) </td>
          <td> Condition code </td>
          <td> Little </td>
          <td> </td>
          <td> </td>
          <td> </td>
        </tr>
        <tr>
          <td> Architecture </td>
          <td> Bits </td>
          <td> Version </td>
          <td> Introduced </td>
          <td> Max # operands </td>
          <td> Type </td>
          <td> Design </td>
          <td> Registers </td>
          <td> Instruction encoding </td>
          <td> Branch evaluation </td>
          <td> Endianness </td>
          <td> Extensions </td>
          <td> Open </td>
          <td> Royalty free </td>
        </tr>
      </table>
    </div>
  </body>
</html>