#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5651c9a27540 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5651c9a276d0 .scope module, "seqdec_26_bench" "seqdec_26_bench" 3 1;
 .timescale 0 0;
v0x5651c9a57b70_0 .net "Clk", 0 0, v0x5651c9a57780_0;  1 drivers
v0x5651c9a57c10_0 .var "Inp", 0 0;
v0x5651c9a57cd0_0 .net "Out", 0 0, L_0x5651c9a58cb0;  1 drivers
v0x5651c9a57dd0_0 .net "Reset", 0 0, v0x5651c9a579c0_0;  1 drivers
L_0x7f8e99a2c0a8 .functor BUFT 1, C4<00100110>, C4<0>, C4<0>, C4<0>;
v0x5651c9a57e70_0 .net/2u *"_ivl_2", 7 0, L_0x7f8e99a2c0a8;  1 drivers
L_0x7f8e99a2c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5651c9a57f10_0 .net "err", 0 0, L_0x7f8e99a2c018;  1 drivers
v0x5651c9a57fb0_0 .net "golden", 0 0, L_0x5651c9a58e40;  1 drivers
v0x5651c9a58050_0 .var/i "k", 31 0;
v0x5651c9a580f0_0 .var "seq", 7 0;
v0x5651c9a58260_0 .var "seqp1", 7 0;
v0x5651c9a58340_0 .var "sequenc", 127 0;
E_0x5651c9a33640 .event negedge, v0x5651c9a263d0_0;
L_0x5651c9a58e40 .cmp/eq 8, v0x5651c9a58260_0, L_0x7f8e99a2c0a8;
S_0x5651c9a3a1b0 .scope module, "DUT" "seqdec_26" 3 14, 4 1 0, S_0x5651c9a276d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Inp";
    .port_info 1 /INPUT 1 "Clk";
    .port_info 2 /INPUT 1 "Reset";
    .port_info 3 /OUTPUT 1 "Out";
v0x5651c9a56f00_0 .net "Clk", 0 0, v0x5651c9a57780_0;  alias, 1 drivers
v0x5651c9a56fc0_0 .net "Inp", 0 0, v0x5651c9a57c10_0;  1 drivers
v0x5651c9a57080_0 .net "Out", 0 0, L_0x5651c9a58cb0;  alias, 1 drivers
v0x5651c9a57120_0 .net "Reset", 0 0, v0x5651c9a579c0_0;  alias, 1 drivers
L_0x7f8e99a2c060 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5651c9a571c0_0 .net/2u *"_ivl_4", 2 0, L_0x7f8e99a2c060;  1 drivers
v0x5651c9a572f0_0 .var "next_state", 2 0;
v0x5651c9a573d0_0 .net "state", 2 0, L_0x5651c9a58830;  1 drivers
E_0x5651c9a334e0 .event edge, v0x5651c9a573d0_0, v0x5651c9a56fc0_0;
L_0x5651c9a58830 .concat [ 1 1 1 0], L_0x5651c9a58440, L_0x5651c9a58550, L_0x5651c9a586c0;
L_0x5651c9a58a20 .part v0x5651c9a572f0_0, 0, 1;
L_0x5651c9a58ac0 .part v0x5651c9a572f0_0, 1, 1;
L_0x5651c9a58bb0 .part v0x5651c9a572f0_0, 2, 1;
L_0x5651c9a58cb0 .cmp/eq 3, L_0x5651c9a58830, L_0x7f8e99a2c060;
S_0x5651c9a3a390 .scope module, "state_flops[0]" "dff" 4 9, 5 6 0, S_0x5651c9a3a1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_0x5651c9a58440/d .functor BUFZ 1, v0x5651c9a56090_0, C4<0>, C4<0>, C4<0>;
L_0x5651c9a58440 .delay 1 (1,1,1) L_0x5651c9a58440/d;
v0x5651c9a263d0_0 .net "clk", 0 0, v0x5651c9a57780_0;  alias, 1 drivers
v0x5651c9a23c90_0 .net "d", 0 0, L_0x5651c9a58a20;  1 drivers
v0x5651c9a1ff10_0 .net "q", 0 0, L_0x5651c9a58440;  1 drivers
v0x5651c9a1f4c0_0 .net "rst", 0 0, v0x5651c9a579c0_0;  alias, 1 drivers
v0x5651c9a56090_0 .var "state", 0 0;
E_0x5651c9a17fc0 .event posedge, v0x5651c9a263d0_0;
S_0x5651c9a56220 .scope module, "state_flops[1]" "dff" 4 9, 5 6 0, S_0x5651c9a3a1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_0x5651c9a58550/d .functor BUFZ 1, v0x5651c9a566c0_0, C4<0>, C4<0>, C4<0>;
L_0x5651c9a58550 .delay 1 (1,1,1) L_0x5651c9a58550/d;
v0x5651c9a56440_0 .net "clk", 0 0, v0x5651c9a57780_0;  alias, 1 drivers
v0x5651c9a564e0_0 .net "d", 0 0, L_0x5651c9a58ac0;  1 drivers
v0x5651c9a56580_0 .net "q", 0 0, L_0x5651c9a58550;  1 drivers
v0x5651c9a56620_0 .net "rst", 0 0, v0x5651c9a579c0_0;  alias, 1 drivers
v0x5651c9a566c0_0 .var "state", 0 0;
S_0x5651c9a56830 .scope module, "state_flops[2]" "dff" 4 9, 5 6 0, S_0x5651c9a3a1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_0x5651c9a586c0/d .functor BUFZ 1, v0x5651c9a56d70_0, C4<0>, C4<0>, C4<0>;
L_0x5651c9a586c0 .delay 1 (1,1,1) L_0x5651c9a586c0/d;
v0x5651c9a56a30_0 .net "clk", 0 0, v0x5651c9a57780_0;  alias, 1 drivers
v0x5651c9a56b20_0 .net "d", 0 0, L_0x5651c9a58bb0;  1 drivers
v0x5651c9a56be0_0 .net "q", 0 0, L_0x5651c9a586c0;  1 drivers
v0x5651c9a56c80_0 .net "rst", 0 0, v0x5651c9a579c0_0;  alias, 1 drivers
v0x5651c9a56d70_0 .var "state", 0 0;
S_0x5651c9a57530 .scope module, "my_ckrst" "clkrst" 3 15, 6 12 0, S_0x5651c9a276d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rst";
    .port_info 2 /INPUT 1 "err";
v0x5651c9a57780_0 .var "clk", 0 0;
v0x5651c9a57840_0 .var/i "cycle_count", 31 0;
v0x5651c9a57920_0 .net "err", 0 0, L_0x7f8e99a2c018;  alias, 1 drivers
v0x5651c9a579c0_0 .var "rst", 0 0;
    .scope S_0x5651c9a3a390;
T_0 ;
    %wait E_0x5651c9a17fc0;
    %load/vec4 v0x5651c9a1f4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x5651c9a23c90_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x5651c9a56090_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5651c9a56220;
T_1 ;
    %wait E_0x5651c9a17fc0;
    %load/vec4 v0x5651c9a56620_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x5651c9a564e0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x5651c9a566c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5651c9a56830;
T_2 ;
    %wait E_0x5651c9a17fc0;
    %load/vec4 v0x5651c9a56c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x5651c9a56b20_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x5651c9a56d70_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5651c9a3a1b0;
T_3 ;
    %wait E_0x5651c9a334e0;
    %load/vec4 v0x5651c9a573d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x5651c9a56fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x5651c9a572f0_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x5651c9a56fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %store/vec4 v0x5651c9a572f0_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x5651c9a56fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0x5651c9a572f0_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x5651c9a56fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0x5651c9a572f0_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x5651c9a56fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %store/vec4 v0x5651c9a572f0_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x5651c9a56fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v0x5651c9a572f0_0, 0, 3;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x5651c9a56fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.20, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %store/vec4 v0x5651c9a572f0_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5651c9a57530;
T_4 ;
    %vpi_call/w 6 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5651c9a57840_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651c9a579c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651c9a57780_0, 0, 1;
    %delay 201, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c9a579c0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5651c9a57530;
T_5 ;
    %delay 50, 0;
    %load/vec4 v0x5651c9a57780_0;
    %inv;
    %store/vec4 v0x5651c9a57780_0, 0, 1;
    %load/vec4 v0x5651c9a57780_0;
    %load/vec4 v0x5651c9a57920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call/w 6 33 "$display", "Error signal asserted" {0 0 0};
    %vpi_call/w 6 34 "$stop" {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5651c9a57530;
T_6 ;
    %wait E_0x5651c9a17fc0;
    %load/vec4 v0x5651c9a57840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5651c9a57840_0, 0, 32;
    %load/vec4 v0x5651c9a57840_0;
    %cmpi/s 100000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.0, 5;
    %vpi_call/w 6 40 "$display", "hmm....more than 100000 cycles of simulation...error?\012" {0 0 0};
    %vpi_call/w 6 41 "$finish" {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5651c9a276d0;
T_7 ;
    %wait E_0x5651c9a17fc0;
    %load/vec4 v0x5651c9a57dd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651c9a57c10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5651c9a58050_0, 0, 32;
    %pushi/vec4 2592951253, 0, 42;
    %concati/vec4 3002230959, 0, 35;
    %concati/vec4 2593432798, 0, 37;
    %concati/vec4 683, 0, 14;
    %store/vec4 v0x5651c9a58340_0, 0, 128;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5651c9a580f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5651c9a58260_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5651c9a58340_0;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0x5651c9a58050_0;
    %sub;
    %part/s 1;
    %store/vec4 v0x5651c9a57c10_0, 0, 1;
    %load/vec4 v0x5651c9a58050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5651c9a58050_0, 0, 32;
    %load/vec4 v0x5651c9a580f0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5651c9a580f0_0, 4, 5;
    %load/vec4 v0x5651c9a57c10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5651c9a580f0_0, 4, 5;
    %load/vec4 v0x5651c9a580f0_0;
    %assign/vec4 v0x5651c9a58260_0, 0;
    %load/vec4 v0x5651c9a58050_0;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 36 "$finish" {0 0 0};
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5651c9a276d0;
T_8 ;
    %wait E_0x5651c9a33640;
    %load/vec4 v0x5651c9a57cd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x5651c9a58260_0;
    %pushi/vec4 38, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call/w 3 47 "$display", "ERRORCHECK :: Out not going to 1 as expected" {0 0 0};
T_8.0 ;
    %load/vec4 v0x5651c9a57cd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5651c9a58260_0;
    %pushi/vec4 38, 0, 8;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call/w 3 49 "$display", "ERRORCHECK :: Out going to 1 unnexpected" {0 0 0};
T_8.2 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "seqdec_26_bench.v";
    "seqdec_26.v";
    "dff.v";
    "clkrst.v";
