

================================================================
== Vitis HLS Report for 'Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2'
================================================================
* Date:           Sun Sep  3 06:47:02 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_148_1_VITIS_LOOP_149_2  |      768|      768|         1|          1|          1|   768|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      23|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      23|    136|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln148_1_fu_350_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln148_fu_362_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln149_fu_446_p2       |         +|   0|  0|  14|           7|           1|
    |icmp_ln148_fu_344_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln149_fu_368_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln148_1_fu_382_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln148_fu_374_p3    |    select|   0|  0|   7|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  73|          40|          26|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v57_load             |   9|          2|    4|          8|
    |ap_sig_allocacmp_v58_load             |   9|          2|    7|         14|
    |indvar_flatten_fu_98                  |   9|          2|   10|         20|
    |v57_fu_94                             |   9|          2|    4|          8|
    |v58_fu_90                             |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   43|         86|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   1|   0|    1|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |indvar_flatten_fu_98  |  10|   0|   10|          0|
    |v57_fu_94             |   4|   0|    4|          0|
    |v58_fu_90             |   7|   0|    7|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  23|   0|   23|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Context_layer_Pipeline_VITIS_LOOP_148_1_VITIS_LOOP_149_2|  return value|
|v56_0_0_address0  |  out|    6|   ap_memory|                                                   v56_0_0|         array|
|v56_0_0_ce0       |  out|    1|   ap_memory|                                                   v56_0_0|         array|
|v56_0_0_we0       |  out|    1|   ap_memory|                                                   v56_0_0|         array|
|v56_0_0_d0        |  out|   32|   ap_memory|                                                   v56_0_0|         array|
|v56_0_1_address0  |  out|    6|   ap_memory|                                                   v56_0_1|         array|
|v56_0_1_ce0       |  out|    1|   ap_memory|                                                   v56_0_1|         array|
|v56_0_1_we0       |  out|    1|   ap_memory|                                                   v56_0_1|         array|
|v56_0_1_d0        |  out|   32|   ap_memory|                                                   v56_0_1|         array|
|v56_0_2_address0  |  out|    6|   ap_memory|                                                   v56_0_2|         array|
|v56_0_2_ce0       |  out|    1|   ap_memory|                                                   v56_0_2|         array|
|v56_0_2_we0       |  out|    1|   ap_memory|                                                   v56_0_2|         array|
|v56_0_2_d0        |  out|   32|   ap_memory|                                                   v56_0_2|         array|
|v56_0_3_address0  |  out|    6|   ap_memory|                                                   v56_0_3|         array|
|v56_0_3_ce0       |  out|    1|   ap_memory|                                                   v56_0_3|         array|
|v56_0_3_we0       |  out|    1|   ap_memory|                                                   v56_0_3|         array|
|v56_0_3_d0        |  out|   32|   ap_memory|                                                   v56_0_3|         array|
|v56_1_0_address0  |  out|    6|   ap_memory|                                                   v56_1_0|         array|
|v56_1_0_ce0       |  out|    1|   ap_memory|                                                   v56_1_0|         array|
|v56_1_0_we0       |  out|    1|   ap_memory|                                                   v56_1_0|         array|
|v56_1_0_d0        |  out|   32|   ap_memory|                                                   v56_1_0|         array|
|v56_1_1_address0  |  out|    6|   ap_memory|                                                   v56_1_1|         array|
|v56_1_1_ce0       |  out|    1|   ap_memory|                                                   v56_1_1|         array|
|v56_1_1_we0       |  out|    1|   ap_memory|                                                   v56_1_1|         array|
|v56_1_1_d0        |  out|   32|   ap_memory|                                                   v56_1_1|         array|
|v56_1_2_address0  |  out|    6|   ap_memory|                                                   v56_1_2|         array|
|v56_1_2_ce0       |  out|    1|   ap_memory|                                                   v56_1_2|         array|
|v56_1_2_we0       |  out|    1|   ap_memory|                                                   v56_1_2|         array|
|v56_1_2_d0        |  out|   32|   ap_memory|                                                   v56_1_2|         array|
|v56_1_3_address0  |  out|    6|   ap_memory|                                                   v56_1_3|         array|
|v56_1_3_ce0       |  out|    1|   ap_memory|                                                   v56_1_3|         array|
|v56_1_3_we0       |  out|    1|   ap_memory|                                                   v56_1_3|         array|
|v56_1_3_d0        |  out|   32|   ap_memory|                                                   v56_1_3|         array|
|v56_2_0_address0  |  out|    6|   ap_memory|                                                   v56_2_0|         array|
|v56_2_0_ce0       |  out|    1|   ap_memory|                                                   v56_2_0|         array|
|v56_2_0_we0       |  out|    1|   ap_memory|                                                   v56_2_0|         array|
|v56_2_0_d0        |  out|   32|   ap_memory|                                                   v56_2_0|         array|
|v56_2_1_address0  |  out|    6|   ap_memory|                                                   v56_2_1|         array|
|v56_2_1_ce0       |  out|    1|   ap_memory|                                                   v56_2_1|         array|
|v56_2_1_we0       |  out|    1|   ap_memory|                                                   v56_2_1|         array|
|v56_2_1_d0        |  out|   32|   ap_memory|                                                   v56_2_1|         array|
|v56_2_2_address0  |  out|    6|   ap_memory|                                                   v56_2_2|         array|
|v56_2_2_ce0       |  out|    1|   ap_memory|                                                   v56_2_2|         array|
|v56_2_2_we0       |  out|    1|   ap_memory|                                                   v56_2_2|         array|
|v56_2_2_d0        |  out|   32|   ap_memory|                                                   v56_2_2|         array|
|v56_2_3_address0  |  out|    6|   ap_memory|                                                   v56_2_3|         array|
|v56_2_3_ce0       |  out|    1|   ap_memory|                                                   v56_2_3|         array|
|v56_2_3_we0       |  out|    1|   ap_memory|                                                   v56_2_3|         array|
|v56_2_3_d0        |  out|   32|   ap_memory|                                                   v56_2_3|         array|
|v56_3_0_address0  |  out|    6|   ap_memory|                                                   v56_3_0|         array|
|v56_3_0_ce0       |  out|    1|   ap_memory|                                                   v56_3_0|         array|
|v56_3_0_we0       |  out|    1|   ap_memory|                                                   v56_3_0|         array|
|v56_3_0_d0        |  out|   32|   ap_memory|                                                   v56_3_0|         array|
|v56_3_1_address0  |  out|    6|   ap_memory|                                                   v56_3_1|         array|
|v56_3_1_ce0       |  out|    1|   ap_memory|                                                   v56_3_1|         array|
|v56_3_1_we0       |  out|    1|   ap_memory|                                                   v56_3_1|         array|
|v56_3_1_d0        |  out|   32|   ap_memory|                                                   v56_3_1|         array|
|v56_3_2_address0  |  out|    6|   ap_memory|                                                   v56_3_2|         array|
|v56_3_2_ce0       |  out|    1|   ap_memory|                                                   v56_3_2|         array|
|v56_3_2_we0       |  out|    1|   ap_memory|                                                   v56_3_2|         array|
|v56_3_2_d0        |  out|   32|   ap_memory|                                                   v56_3_2|         array|
|v56_3_3_address0  |  out|    6|   ap_memory|                                                   v56_3_3|         array|
|v56_3_3_ce0       |  out|    1|   ap_memory|                                                   v56_3_3|         array|
|v56_3_3_we0       |  out|    1|   ap_memory|                                                   v56_3_3|         array|
|v56_3_3_d0        |  out|   32|   ap_memory|                                                   v56_3_3|         array|
+------------------+-----+-----+------------+----------------------------------------------------------+--------------+

