// Seed: 2238542671
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  assign id_2[1] = id_3;
  uwire id_4 = ~id_4[1 : 1];
  logic id_5;
endmodule
