#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Sep 20 19:25:54 2017
# Process ID: 2597
# Current directory: /media/udit01/files/practice/DSpractice/A2
# Command line: vivado
# Log file: /media/udit01/files/practice/DSpractice/A2/vivado.log
# Journal file: /media/udit01/files/practice/DSpractice/A2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/udit01/files/opt/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 5972.426 ; gain = 21.820 ; free physical = 463 ; free virtual = 10737
update_compile_order -fileset sources_1
import_files -force -norecurse {{/media/udit01/files/IITD Course Materials/Sem3/mine/current/col215Udit/LAB6/carry_lookahead_adder4.vhd} {/media/udit01/files/IITD Course Materials/Sem3/mine/current/col215Udit/LAB6/lab4_seven_segment_display.vhd} {/media/udit01/files/IITD Course Materials/Sem3/mine/current/col215Udit/LAB6/full_adder.vhd} {/media/udit01/files/IITD Course Materials/Sem3/mine/current/col215Udit/LAB6/multiplier3.vhd} {/media/udit01/files/IITD Course Materials/Sem3/mine/current/col215Udit/LAB6/multiplier1.vhd} {/media/udit01/files/IITD Course Materials/Sem3/mine/current/col215Udit/LAB6/lab6_multiplier.vhd} {/media/udit01/files/IITD Course Materials/Sem3/mine/current/col215Udit/LAB6/multiplier2.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -force -norecurse {{/media/udit01/files/IITD Course Materials/Sem3/mine/current/col215Udit/LAB6/lab6_tb.vhd}}
set_property is_enabled false [get_files  /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/lab6_multiplier.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/lab4_seven_segment_display.vhd]
set_property is_enabled false [get_files  {/media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/multiplier3.vhd /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/multiplier2.vhd}]
set_property is_enabled false [get_files  /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/carry_lookahead_adder4.vhd]
launch_runs synth_1 -jobs 2
[Wed Sep 20 19:35:02 2017] Launched synth_1...
Run output will be captured here: /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 6576.570 ; gain = 336.410 ; free physical = 176 ; free virtual = 10699
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
launch_runs impl_1 -jobs 2
[Wed Sep 20 19:41:12 2017] Launched impl_1...
Run output will be captured here: /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.runs/impl_1/runme.log
close_design
set_property is_enabled false [get_files  /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/multiplier1.vhd]
set_property is_enabled true [get_files  /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/multiplier2.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Sep 20 19:45:22 2017] Launched synth_1...
Run output will be captured here: /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
launch_runs impl_1 -jobs 2
[Wed Sep 20 19:48:59 2017] Launched impl_1...
Run output will be captured here: /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.runs/impl_1/runme.log
set_property is_enabled false [get_files  /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/multiplier2.vhd]
set_property is_enabled true [get_files  /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/multiplier3.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/carry_lookahead_adder4.vhd]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Sep 20 19:51:35 2017] Launched synth_1...
Run output will be captured here: /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_3
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
launch_runs impl_1 -jobs 2
[Wed Sep 20 19:54:02 2017] Launched impl_1...
Run output will be captured here: /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.14 . Memory (MB): peak = 7278.738 ; gain = 0.000 ; free physical = 1055 ; free virtual = 10526
Restored from archive | CPU: 0.040000 secs | Memory: 0.141670 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.14 . Memory (MB): peak = 7278.738 ; gain = 0.000 ; free physical = 1055 ; free virtual = 10526
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
set_property is_enabled true [get_files  /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/lab4_seven_segment_display.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {/media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/lab6_multiplier.vhd /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/multiplier1.vhd /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.srcs/sources_1/imports/LAB6/multiplier2.vhd}]
update_compile_order -fileset sources_1
set_property top lab6_multiplier [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Sep 20 20:05:36 2017] Launched synth_1...
Run output will be captured here: /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.runs/synth_1/runme.log
[Wed Sep 20 20:05:36 2017] Launched impl_1...
Run output will be captured here: /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Sep 20 20:08:07 2017] Launched impl_1...
Run output will be captured here: /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Sep 20 20:09:23 2017] Launched impl_1...
Run output will be captured here: /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse /home/udit01/Desktop/lab6_multiplier.xdc
import_files -fileset constrs_1 /home/udit01/Desktop/lab6_multiplier.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Sep 20 20:14:12 2017] Launched synth_1...
Run output will be captured here: /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.runs/synth_1/runme.log
[Wed Sep 20 20:14:12 2017] Launched impl_1...
Run output will be captured here: /media/udit01/files/practice/digitalLogicLabs/lab6_multiplier/lab6_multiplier.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 20 20:16:10 2017...
