INFO-FLOW: Workspace F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1 opened at Sat Jun 21 16:56:48 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.421 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.575 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/Fl-pailler_fpga/ 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/
Execute     config_export -output=F:/Fl-pailler_fpga/ 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.688 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.202 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -flow syn -format ip_catalog -output F:/Fl-pailler_fpga/ -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output F:/Fl-pailler_fpga/ -rtl verilog -vivado_clock 10 
Execute   source ./Fl-pailler_fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
Execute     set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 676.160 MB.
INFO: [HLS 200-10] Analyzing design file 'src/paillier_hls.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/paillier_hls.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang src/paillier_hls.cpp -foptimization-record-file=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.cpp.clang.out.log 2> F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.cpp.clang.err.log 
Command       ap_eval done; 0.199 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top paillier_fl_kernel -name=paillier_fl_kernel 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/clang.out.log 2> F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.47 sec.
WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:15:34)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/.systemc_flag -fix-errors F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.356 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/all.directive.json -fix-errors F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.568 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.359 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.719 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.747 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.333 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp.clang.out.log 2> F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.496 sec.
WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:113:52)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:130:116)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:130:137)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:134:115)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:134:136)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:138:117)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:138:160)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:138:181)
WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:144:96)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:144:166)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:144:187)
WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:149:126)
WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:149:169)
WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:149:195)
WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:149:217)
WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:149:238)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.005 seconds; current allocated memory: 678.973 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.0.bc -args  "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_hls.g.bc -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.0.bc > F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -args F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc > F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -args F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc > F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.179 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.18 sec.
Execute       run_link_or_opt -opt -out F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=paillier_fl_kernel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=paillier_fl_kernel -reflow-float-conversion -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc > F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.841 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.842 sec.
Execute       run_link_or_opt -out F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -args F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc > F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=paillier_fl_kernel 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=paillier_fl_kernel -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc > F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=paillier_fl_kernel -mllvm -hls-db-dir -mllvm F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'paillier_fl_kernel(hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, hls::stream<axis_t, 0>&, int, int)' (src/paillier_hls.cpp:182:13)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:169:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.519 seconds; current allocated memory: 679.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 679.699 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top paillier_fl_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.0.bc -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 692.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.1.bc -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 704.027 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.g.1.bc to F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.o.1.bc -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 735.570 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.o.2.bc -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 740.598 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.347 sec.
Command     elaborate done; 7.91 sec.
Execute     ap_eval exec zip -j F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.116 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'paillier_fl_kernel' ...
Execute       ap_set_top_model paillier_fl_kernel 
Execute       get_model_list paillier_fl_kernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model paillier_fl_kernel 
Execute       preproc_iomode -model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
Execute       get_model_list paillier_fl_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 paillier_fl_kernel
INFO-FLOW: Configuring Module : paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 ...
Execute       set_default_model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
Execute       apply_spec_resource_limit paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
INFO-FLOW: Configuring Module : paillier_fl_kernel ...
Execute       set_default_model paillier_fl_kernel 
Execute       apply_spec_resource_limit paillier_fl_kernel 
INFO-FLOW: Model list for preprocess: paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 paillier_fl_kernel
INFO-FLOW: Preprocessing Module: paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 ...
Execute       set_default_model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
Execute       cdfg_preprocess -model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
Execute       rtl_gen_preprocess paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
INFO-FLOW: Preprocessing Module: paillier_fl_kernel ...
Execute       set_default_model paillier_fl_kernel 
Execute       cdfg_preprocess -model paillier_fl_kernel 
Execute       rtl_gen_preprocess paillier_fl_kernel 
INFO-FLOW: Model list for synthesis: paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 paillier_fl_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
Execute       schedule -model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_178_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 744.355 MB.
Execute       syn_report -verbosereport -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.sched.adb -f 
INFO-FLOW: Finish scheduling paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.
Execute       set_default_model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
Execute       bind -model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 745.547 MB.
Execute       syn_report -verbosereport -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.bind.adb -f 
INFO-FLOW: Finish binding paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model paillier_fl_kernel 
Execute       schedule -model paillier_fl_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 745.777 MB.
Execute       syn_report -verbosereport -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling paillier_fl_kernel.
Execute       set_default_model paillier_fl_kernel 
Execute       bind -model paillier_fl_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 746.035 MB.
Execute       syn_report -verbosereport -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.bind.adb -f 
INFO-FLOW: Finish binding paillier_fl_kernel.
Execute       get_model_list paillier_fl_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
Execute       rtl_gen_preprocess paillier_fl_kernel 
INFO-FLOW: Model list for RTL generation: paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 paillier_fl_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 -top_prefix paillier_fl_kernel_ -sub_prefix paillier_fl_kernel_ -mg_file F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1' pipeline 'VITIS_LOOP_178_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 747.586 MB.
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 -style xilinx -f -lang vhdl -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/syn/vhdl/paillier_fl_kernel_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
Execute       gen_rtl paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 -style xilinx -f -lang vlog -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/syn/verilog/paillier_fl_kernel_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
Execute       syn_report -csynth -model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/syn/report/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/syn/report/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_csynth.xml 
Execute       syn_report -verbosereport -model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 -f -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.adb 
Execute       db_write -model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 -bindview -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 -p F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paillier_fl_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model paillier_fl_kernel -top_prefix  -sub_prefix paillier_fl_kernel_ -mg_file F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/grad_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/data_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_samples' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'paillier_fl_kernel/num_clients' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'paillier_fl_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_samples', 'num_clients' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paillier_fl_kernel'.
Command       create_rtl_model done; 0.219 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 749.328 MB.
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl paillier_fl_kernel -istop -style xilinx -f -lang vhdl -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/syn/vhdl/paillier_fl_kernel 
Execute       gen_rtl paillier_fl_kernel -istop -style xilinx -f -lang vlog -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/syn/verilog/paillier_fl_kernel 
Execute       syn_report -csynth -model paillier_fl_kernel -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/syn/report/paillier_fl_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model paillier_fl_kernel -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/syn/report/paillier_fl_kernel_csynth.xml 
Execute       syn_report -verbosereport -model paillier_fl_kernel -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model paillier_fl_kernel -f -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.adb 
Execute       db_write -model paillier_fl_kernel -bindview -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info paillier_fl_kernel -p F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel 
Execute       export_constraint_db -f -tool general -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.constraint.tcl 
Execute       syn_report -designview -model paillier_fl_kernel -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.design.xml 
Execute       syn_report -csynthDesign -model paillier_fl_kernel -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model paillier_fl_kernel -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model paillier_fl_kernel -o F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.protoinst 
Execute       sc_get_clocks paillier_fl_kernel 
Execute       sc_get_portdomain paillier_fl_kernel 
INFO-FLOW: Model list for RTL component generation: paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 paillier_fl_kernel
INFO-FLOW: Handling components in module [paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1] ... 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.compgen.tcl 
INFO-FLOW: Found component paillier_fl_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model paillier_fl_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [paillier_fl_kernel] ... 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.compgen.tcl 
INFO-FLOW: Found component paillier_fl_kernel_control_s_axi.
INFO-FLOW: Append model paillier_fl_kernel_control_s_axi
INFO-FLOW: Found component paillier_fl_kernel_regslice_both.
INFO-FLOW: Append model paillier_fl_kernel_regslice_both
INFO-FLOW: Found component paillier_fl_kernel_regslice_both.
INFO-FLOW: Append model paillier_fl_kernel_regslice_both
INFO-FLOW: Found component paillier_fl_kernel_regslice_both.
INFO-FLOW: Append model paillier_fl_kernel_regslice_both
INFO-FLOW: Append model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1
INFO-FLOW: Append model paillier_fl_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: paillier_fl_kernel_flow_control_loop_pipe_sequential_init paillier_fl_kernel_control_s_axi paillier_fl_kernel_regslice_both paillier_fl_kernel_regslice_both paillier_fl_kernel_regslice_both paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 paillier_fl_kernel
INFO-FLOW: Generating F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model paillier_fl_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model paillier_fl_kernel_control_s_axi
INFO-FLOW: To file: write model paillier_fl_kernel_regslice_both
INFO-FLOW: To file: write model paillier_fl_kernel_regslice_both
INFO-FLOW: To file: write model paillier_fl_kernel_regslice_both
INFO-FLOW: To file: write model paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1
INFO-FLOW: To file: write model paillier_fl_kernel
INFO-FLOW: Generating F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/vhdl' dstVlogDir='F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/vlog' tclDir='F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db' modelList='paillier_fl_kernel_flow_control_loop_pipe_sequential_init
paillier_fl_kernel_control_s_axi
paillier_fl_kernel_regslice_both
paillier_fl_kernel_regslice_both
paillier_fl_kernel_regslice_both
paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1
paillier_fl_kernel
' expOnly='0'
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.compgen.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 752.840 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='paillier_fl_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name paillier_fl_kernel
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='paillier_fl_kernel_flow_control_loop_pipe_sequential_init
paillier_fl_kernel_control_s_axi
paillier_fl_kernel_regslice_both
paillier_fl_kernel_regslice_both
paillier_fl_kernel_regslice_both
paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1
paillier_fl_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/top-io-be.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.compgen.dataonly.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.compgen.dataonly.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.rtl_wrap.cfg.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.compgen.dataonly.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.tbgen.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.constraint.tcl 
Execute       sc_get_clocks paillier_fl_kernel 
Execute       source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE paillier_fl_kernel LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST paillier_fl_kernel MODULE2INSTS {paillier_fl_kernel paillier_fl_kernel paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52} INST2MODULE {paillier_fl_kernel paillier_fl_kernel grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52 paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1} INSTDATA {paillier_fl_kernel {DEPTH 1 CHILDREN grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52} grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52 {DEPTH 2 CHILDREN {}}} MODULEDATA {paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_94_p2 SOURCE src/paillier_hls.cpp:178 VARIABLE add_ln178 LOOP VITIS_LOOP_178_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} paillier_fl_kernel {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 758.309 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for paillier_fl_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for paillier_fl_kernel.
Execute       syn_report -model paillier_fl_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.29 MHz
Command     autosyn done; 1.957 sec.
Command   csynth_design done; 9.989 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.989 seconds; current allocated memory: 82.453 MB.
Command ap_source done; 22.972 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1 opened at Sat Jun 21 17:05:10 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.498 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.66 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/Fl-pailler_fpga/ 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Fl-pailler_fpga/
Execute     config_export -output=F:/Fl-pailler_fpga/ 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.741 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.187 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -flow syn -format ip_catalog -output F:/Fl-pailler_fpga/ -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output F:/Fl-pailler_fpga/ -rtl verilog -vivado_clock 10 
Execute   source ./Fl-pailler_fpga/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Fl-pailler_fpga/solution1/directives.tcl
Execute     set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name paillier_fl_kernel paillier_fl_kernel 
Execute   export_design -flow syn -rtl verilog -format ip_catalog -output F:/Fl-pailler_fpga/ 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output F:/Fl-pailler_fpga/ 
Execute     config_export -flow=syn -format=ip_catalog -output=F:/Fl-pailler_fpga/ -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=paillier_fl_kernel xml_exists=0
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.rtl_wrap.cfg.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.rtl_wrap.cfg.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.rtl_wrap.cfg.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to paillier_fl_kernel
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=7 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='paillier_fl_kernel_flow_control_loop_pipe_sequential_init
paillier_fl_kernel_control_s_axi
paillier_fl_kernel_regslice_both
paillier_fl_kernel_regslice_both
paillier_fl_kernel_regslice_both
paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1
paillier_fl_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/top-io-be.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.compgen.dataonly.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.compgen.dataonly.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.rtl_wrap.cfg.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.compgen.dataonly.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.tbgen.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.constraint.tcl 
Execute     sc_get_clocks paillier_fl_kernel 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to paillier_fl_kernel
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.compgen.dataonly.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.compgen.dataonly.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=paillier_fl_kernel
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.rtl_wrap.cfg.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.rtl_wrap.cfg.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.rtl_wrap.cfg.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.constraint.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.constraint.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/paillier_fl_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix paillier_fl_kernel_ TopModuleNoPrefix paillier_fl_kernel TopModuleWithPrefix paillier_fl_kernel' export_design_flow='syn' impl_dir='F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg484-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000001E50E5BEFEC' export_design_flow='syn' export_rpt='F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 207.397 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 207.397 seconds; current allocated memory: 8.578 MB.
Command ap_source done; 220.414 sec.
Execute cleanup_all 
