Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Apr 21 09:18:35 2019
| Host         : A203-35 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file IP2SOC_Top_control_sets_placed.rpt
| Design       : IP2SOC_Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   295 |
| Unused register locations in slices containing registers |  1296 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             354 |          159 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1118 |          669 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------+--------------------------------------------+------------------+----------------+
|      Clock Signal      |             Enable Signal            |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------------+--------------------------------------------+------------------+----------------+
|  Clk_CPU_BUFG          |                                      | U_7SEG/rst                                 |                1 |              1 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[13][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[15][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[26][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[19][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[27][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[25][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[14][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                2 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[17][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[24][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[20][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  Clk_CPU_BUFG          | U_SCPU/de_reg/E[0]                   | U_SCPU/id_stage/rf/AR[1]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/E[0]                   | U_SCPU/id_stage/rf/AR[0]                   |                2 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[12][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[23][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[10][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[11][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[21][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[22][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[18][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[16][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[28][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[29][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[2][0][0]  | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[9][0][0]  | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[30][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[31][0][0] | U_SCPU/id_stage/rf/AR[0]                   |                2 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[3][0][0]  | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[4][0][0]  | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[5][0][0]  | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[6][0][0]  | U_SCPU/id_stage/rf/AR[0]                   |                1 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[7][0][0]  | U_SCPU/id_stage/rf/AR[0]                   |                2 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[8][0][0]  | U_SCPU/id_stage/rf/AR[0]                   |                2 |              2 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[12][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[20][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[21][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[20][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[14][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[12][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[15][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[10][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[17][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[18][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[22][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[10][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[11][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[15][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[16][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[9][0][0]  | U_SCPU/id_stage/rf/AR[1]                   |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[21][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              3 |
|  U_7SEG/seg7_clk       |                                      | U_7SEG/rst                                 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[11][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[27][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[13][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[26][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[26][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[18][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[25][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[16][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[27][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[19][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[28][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[28][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[25][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[29][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[29][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[24][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[2][0][0]  | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                1 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[24][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[2][0][0]  | U_SCPU/id_stage/rf/AR[1]                   |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[30][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[23][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[23][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[5][0][0]  | U_SCPU/id_stage/rf/AR[1]                   |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[31][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[31][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[13][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[3][0][0]  | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/E[0]                   | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                1 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[3][0][0]  | U_SCPU/id_stage/rf/AR[1]                   |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[4][0][0]  | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                1 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[14][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[4][0][0]  | U_SCPU/id_stage/rf/AR[1]                   |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[30][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[17][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[6][0][0]  | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                1 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[19][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[6][0][0]  | U_SCPU/id_stage/rf/AR[1]                   |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[7][0][0]  | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                1 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[22][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[7][0][0]  | U_SCPU/id_stage/rf/AR[1]                   |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[8][0][0]  | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/E[0]                   | U_SCPU/id_stage/rf/AR[1]                   |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[8][0][0]  | U_SCPU/id_stage/rf/AR[1]                   |                3 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[9][0][0]  | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[5][0][0]  | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              3 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[15][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[15][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[15][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[15][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[16][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[16][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[16][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[16][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[16][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[16][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[17][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[17][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[17][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[17][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[17][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[17][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[18][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[18][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[18][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[18][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[18][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[18][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[19][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[19][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[19][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[19][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[19][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[19][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[20][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[20][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[20][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[20][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[20][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[20][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[21][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[21][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[21][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[21][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[21][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[21][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[22][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[22][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[22][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[22][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[22][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[22][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[23][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[23][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[23][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[23][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[23][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[10][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[24][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[24][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[24][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[24][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[24][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[24][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[25][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[25][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[25][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[25][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[25][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[25][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[26][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[26][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[26][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[26][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[26][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[26][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[27][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[27][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[27][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[27][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[27][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/E[0]                   | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/E[0]                   | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[27][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[28][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[28][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[28][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/E[0]                   | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[28][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/E[0]                   | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[28][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/E[0]                   | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[28][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[29][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[29][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[29][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/E[0]                   | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[29][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[12][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[29][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[12][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[29][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[2][0][0]  | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[2][0][0]  | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[12][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[2][0][0]  | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[2][0][0]  | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[2][0][0]  | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[2][0][0]  | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[12][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[12][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[30][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[30][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[30][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[12][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[30][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[10][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[30][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[10][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[10][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[31][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[31][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[31][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[10][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[31][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[10][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[31][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[11][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[31][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[3][0][0]  | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[3][0][0]  | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[3][0][0]  | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[11][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[3][0][0]  | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[3][0][0]  | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[3][0][0]  | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[11][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[11][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[4][0][0]  | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[4][0][0]  | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[11][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[4][0][0]  | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[4][0][0]  | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[4][0][0]  | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[4][0][0]  | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[11][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[13][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[5][0][0]  | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[5][0][0]  | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[13][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[5][0][0]  | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[5][0][0]  | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[5][0][0]  | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[5][0][0]  | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[13][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[23][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[6][0][0]  | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[6][0][0]  | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[13][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[6][0][0]  | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[6][0][0]  | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[6][0][0]  | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[6][0][0]  | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[13][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[13][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[7][0][0]  | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[7][0][0]  | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[14][0][0] | U_SCPU/id_stage/rf/register[1][17]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[7][0][0]  | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[7][0][0]  | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[7][0][0]  | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[7][0][0]  | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[14][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[14][0][0] | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[8][0][0]  | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[14][0][0] | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[8][0][0]  | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[8][0][0]  | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[8][0][0]  | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[8][0][0]  | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[8][0][0]  | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[14][0][0] | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[14][0][0] | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[9][0][0]  | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[15][0][0] | U_SCPU/id_stage/rf/register[1][13]_i_2_n_0 |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[9][0][0]  | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[9][0][0]  | U_SCPU/id_stage/rf/register[1][24]_i_2_n_0 |                1 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[9][0][0]  | U_SCPU/id_stage/rf/register[1][28]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[9][0][0]  | U_SCPU/id_stage/rf/register[1][5]_i_2_n_0  |                4 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[9][0][0]  | U_SCPU/id_stage/rf/register[1][9]_i_2_n_0  |                3 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[15][0][0] | U_SCPU/id_stage/rf/register[1][20]_i_2_n_0 |                2 |              4 |
|  id_stagen_0_1297_BUFG | U_SCPU/mw_reg/register_reg[30][0][0] | U_SCPU/id_stage/rf/AR[1]                   |                2 |              4 |
|  Clk_CPU_BUFG          | U_SCPU/de_reg/E[0]                   | U_SCPU/id_stage/rf/AR[0]                   |                3 |              6 |
|  Clk_CPU_BUFG          |                                      | U_SCPU/id_stage/rf/AR[1]                   |                3 |             12 |
|  clk_IBUF_BUFG         |                                      | U_SCPU/mw_reg/wm2reg_reg_0[0]              |                7 |             26 |
|  Clk_CPU_BUFG          | U_SCPU/de_reg/E[0]                   | U_SCPU/de_reg/eb_reg[11]_0[0]              |               10 |             27 |
|  Clk_CPU_BUFG          | U_SCPU/de_reg/E[0]                   | U_SCPU/mw_reg/wm2reg_reg_0[0]              |               17 |             28 |
|  Clk_CPU_BUFG          | U_SCPU/de_reg/E[0]                   | U_SCPU/mw_reg/wm2reg_reg_0[1]              |               16 |             31 |
|  clk_IBUF_BUFG         | U_SCPU/em_reg/E[0]                   | U_SCPU/mw_reg/wm2reg_reg_0[0]              |               22 |             32 |
|  Clk_CPU_BUFG          |                                      | U_SCPU/mw_reg/wm2reg_reg_0[0]              |               10 |             32 |
|  Clk_CPU_BUFG          |                                      | U_SCPU/id_stage/rf/AR[0]                   |               31 |             50 |
|  clk_IBUF_BUFG         |                                      | U_7SEG/rst                                 |               23 |             54 |
|  Clk_CPU_BUFG          | U_SCPU/em_reg/ram_we                 |                                            |               16 |             64 |
|  Clk_CPU_BUFG          |                                      | U_SCPU/mw_reg/wm2reg_reg_0[1]              |               43 |             86 |
|  Clk_CPU_BUFG          |                                      | U_SCPU/de_reg/eb_reg[11]_0[0]              |               39 |             90 |
+------------------------+--------------------------------------+--------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                    32 |
| 3      |                    63 |
| 4      |                   186 |
| 6      |                     1 |
| 12     |                     1 |
| 16+    |                    11 |
+--------+-----------------------+


