module divby6 (
    input clk,
    input rst,
    output reg f_div6
);

    reg [2:0] count;
    reg q1;

    always @(posedge clk or posedge rst) begin
        if (rst)
            count <= 3'b000;
        else if (count == 3'b101)
            count <= 3'b000;
        else
            count <= count + 1;
    end

    always @(posedge clk or posedge rst) begin
        if (rst)
            q1 <= 0;
        else
            q1 <= count[2];
    end

    assign f_div6 = q1 | count[2];

endmodule
