// Seed: 53796203
module module_0 (
    input wand id_0,
    output wire id_1,
    output tri id_2,
    inout uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input wand id_6,
    input supply1 id_7
);
  id_9(
      .id_0(id_7),
      .id_1(!id_2),
      .id_2(1),
      .id_3(1),
      .id_4(id_1),
      .id_5(),
      .id_6(id_7 == 1),
      .id_7(1),
      .id_8(1)
  );
  supply1 id_10;
  wire id_11;
  assign id_10 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri id_5,
    output uwire id_6,
    input tri id_7
);
  always disable id_9;
  module_0(
      id_3, id_1, id_1, id_9, id_5, id_3, id_5, id_9
  );
  assign id_9 = id_2;
endmodule
