<profile>

<section name = "Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3'" level="0">
<item name = "Date">Wed Sep  6 10:24:05 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.417 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9231, 9231, 92.310 us, 92.310 us, 9231, 9231, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_scale_outp_i3_l_j3">9229, 9229, 15, 1, 1, 9216, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 477, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 143, 386, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 361, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U90">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="mux_124_22_1_1_U92">mux_124_22_1_1, 0, 0, 0, 65, 0</column>
<column name="sitofp_32s_32_6_no_dsp_1_U91">sitofp_32s_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln346_fu_659_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln72_1_fu_512_p2">+, 0, 0, 17, 14, 1</column>
<column name="add_ln72_fu_570_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln73_fu_551_p2">+, 0, 0, 13, 10, 1</column>
<column name="result_V_11_fu_752_p2">-, 0, 0, 15, 1, 8</column>
<column name="sub_ln1512_fu_673_p2">-, 0, 0, 15, 7, 8</column>
<column name="icmp_ln72_fu_506_p2">icmp, 0, 0, 12, 14, 14</column>
<column name="icmp_ln73_fu_521_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="r_V_fu_711_p2">lshr, 0, 0, 163, 55, 55</column>
<column name="result_V_fu_757_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln72_1_fu_576_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln72_fu_527_p3">select, 0, 0, 10, 1, 1</column>
<column name="ush_fu_683_p3">select, 0, 0, 9, 1, 9</column>
<column name="val_fu_745_p3">select, 0, 0, 8, 1, 8</column>
<column name="r_V_54_fu_717_p2">shl, 0, 0, 163, 55, 55</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten14_load">9, 2, 14, 28</column>
<column name="ap_sig_allocacmp_j3_load">9, 2, 10, 20</column>
<column name="i3_fu_148">9, 2, 4, 8</column>
<column name="indvar_flatten14_fu_152">9, 2, 14, 28</column>
<column name="j3_fu_144">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i3_fu_148">4, 0, 4, 0</column>
<column name="icmp_ln73_reg_800">1, 0, 1, 0</column>
<column name="indvar_flatten14_fu_152">14, 0, 14, 0</column>
<column name="isNeg_reg_931">1, 0, 1, 0</column>
<column name="j3_fu_144">10, 0, 10, 0</column>
<column name="p_Result_37_reg_926">23, 0, 23, 0</column>
<column name="p_Result_s_reg_921">1, 0, 1, 0</column>
<column name="p_Result_s_reg_921_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="select_ln72_1_reg_881">4, 0, 4, 0</column>
<column name="ush_reg_936">9, 0, 9, 0</column>
<column name="v32_V_reg_886">22, 0, 22, 0</column>
<column name="v341_load_reg_901">32, 0, 32, 0</column>
<column name="v34_reg_906">32, 0, 32, 0</column>
<column name="v35_reg_916">32, 0, 32, 0</column>
<column name="val_reg_941">8, 0, 8, 0</column>
<column name="zext_ln73_reg_805">10, 0, 64, 54</column>
<column name="select_ln72_1_reg_881">64, 32, 4, 0</column>
<column name="zext_ln73_reg_805">64, 32, 64, 54</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, return value</column>
<column name="v341_address0">out, 4, ap_memory, v341, array</column>
<column name="v341_ce0">out, 1, ap_memory, v341, array</column>
<column name="v341_q0">in, 32, ap_memory, v341, array</column>
<column name="acc_outp_V_address0">out, 10, ap_memory, acc_outp_V, array</column>
<column name="acc_outp_V_ce0">out, 1, ap_memory, acc_outp_V, array</column>
<column name="acc_outp_V_q0">in, 22, ap_memory, acc_outp_V, array</column>
<column name="acc_outp_V_1_address0">out, 10, ap_memory, acc_outp_V_1, array</column>
<column name="acc_outp_V_1_ce0">out, 1, ap_memory, acc_outp_V_1, array</column>
<column name="acc_outp_V_1_q0">in, 22, ap_memory, acc_outp_V_1, array</column>
<column name="acc_outp_V_2_address0">out, 10, ap_memory, acc_outp_V_2, array</column>
<column name="acc_outp_V_2_ce0">out, 1, ap_memory, acc_outp_V_2, array</column>
<column name="acc_outp_V_2_q0">in, 22, ap_memory, acc_outp_V_2, array</column>
<column name="acc_outp_V_3_address0">out, 10, ap_memory, acc_outp_V_3, array</column>
<column name="acc_outp_V_3_ce0">out, 1, ap_memory, acc_outp_V_3, array</column>
<column name="acc_outp_V_3_q0">in, 22, ap_memory, acc_outp_V_3, array</column>
<column name="acc_outp_V_4_address0">out, 10, ap_memory, acc_outp_V_4, array</column>
<column name="acc_outp_V_4_ce0">out, 1, ap_memory, acc_outp_V_4, array</column>
<column name="acc_outp_V_4_q0">in, 22, ap_memory, acc_outp_V_4, array</column>
<column name="acc_outp_V_5_address0">out, 10, ap_memory, acc_outp_V_5, array</column>
<column name="acc_outp_V_5_ce0">out, 1, ap_memory, acc_outp_V_5, array</column>
<column name="acc_outp_V_5_q0">in, 22, ap_memory, acc_outp_V_5, array</column>
<column name="acc_outp_V_6_address0">out, 10, ap_memory, acc_outp_V_6, array</column>
<column name="acc_outp_V_6_ce0">out, 1, ap_memory, acc_outp_V_6, array</column>
<column name="acc_outp_V_6_q0">in, 22, ap_memory, acc_outp_V_6, array</column>
<column name="acc_outp_V_7_address0">out, 10, ap_memory, acc_outp_V_7, array</column>
<column name="acc_outp_V_7_ce0">out, 1, ap_memory, acc_outp_V_7, array</column>
<column name="acc_outp_V_7_q0">in, 22, ap_memory, acc_outp_V_7, array</column>
<column name="acc_outp_V_8_address0">out, 10, ap_memory, acc_outp_V_8, array</column>
<column name="acc_outp_V_8_ce0">out, 1, ap_memory, acc_outp_V_8, array</column>
<column name="acc_outp_V_8_q0">in, 22, ap_memory, acc_outp_V_8, array</column>
<column name="acc_outp_V_9_address0">out, 10, ap_memory, acc_outp_V_9, array</column>
<column name="acc_outp_V_9_ce0">out, 1, ap_memory, acc_outp_V_9, array</column>
<column name="acc_outp_V_9_q0">in, 22, ap_memory, acc_outp_V_9, array</column>
<column name="acc_outp_V_10_address0">out, 10, ap_memory, acc_outp_V_10, array</column>
<column name="acc_outp_V_10_ce0">out, 1, ap_memory, acc_outp_V_10, array</column>
<column name="acc_outp_V_10_q0">in, 22, ap_memory, acc_outp_V_10, array</column>
<column name="acc_outp_V_11_address0">out, 10, ap_memory, acc_outp_V_11, array</column>
<column name="acc_outp_V_11_ce0">out, 1, ap_memory, acc_outp_V_11, array</column>
<column name="acc_outp_V_11_q0">in, 22, ap_memory, acc_outp_V_11, array</column>
<column name="v13_0_address0">out, 10, ap_memory, v13_0, array</column>
<column name="v13_0_ce0">out, 1, ap_memory, v13_0, array</column>
<column name="v13_0_we0">out, 1, ap_memory, v13_0, array</column>
<column name="v13_0_d0">out, 8, ap_memory, v13_0, array</column>
<column name="v13_1_address0">out, 10, ap_memory, v13_1, array</column>
<column name="v13_1_ce0">out, 1, ap_memory, v13_1, array</column>
<column name="v13_1_we0">out, 1, ap_memory, v13_1, array</column>
<column name="v13_1_d0">out, 8, ap_memory, v13_1, array</column>
<column name="v13_2_address0">out, 10, ap_memory, v13_2, array</column>
<column name="v13_2_ce0">out, 1, ap_memory, v13_2, array</column>
<column name="v13_2_we0">out, 1, ap_memory, v13_2, array</column>
<column name="v13_2_d0">out, 8, ap_memory, v13_2, array</column>
<column name="v13_3_address0">out, 10, ap_memory, v13_3, array</column>
<column name="v13_3_ce0">out, 1, ap_memory, v13_3, array</column>
<column name="v13_3_we0">out, 1, ap_memory, v13_3, array</column>
<column name="v13_3_d0">out, 8, ap_memory, v13_3, array</column>
<column name="v13_4_address0">out, 10, ap_memory, v13_4, array</column>
<column name="v13_4_ce0">out, 1, ap_memory, v13_4, array</column>
<column name="v13_4_we0">out, 1, ap_memory, v13_4, array</column>
<column name="v13_4_d0">out, 8, ap_memory, v13_4, array</column>
<column name="v13_5_address0">out, 10, ap_memory, v13_5, array</column>
<column name="v13_5_ce0">out, 1, ap_memory, v13_5, array</column>
<column name="v13_5_we0">out, 1, ap_memory, v13_5, array</column>
<column name="v13_5_d0">out, 8, ap_memory, v13_5, array</column>
<column name="v13_6_address0">out, 10, ap_memory, v13_6, array</column>
<column name="v13_6_ce0">out, 1, ap_memory, v13_6, array</column>
<column name="v13_6_we0">out, 1, ap_memory, v13_6, array</column>
<column name="v13_6_d0">out, 8, ap_memory, v13_6, array</column>
<column name="v13_7_address0">out, 10, ap_memory, v13_7, array</column>
<column name="v13_7_ce0">out, 1, ap_memory, v13_7, array</column>
<column name="v13_7_we0">out, 1, ap_memory, v13_7, array</column>
<column name="v13_7_d0">out, 8, ap_memory, v13_7, array</column>
<column name="v13_8_address0">out, 10, ap_memory, v13_8, array</column>
<column name="v13_8_ce0">out, 1, ap_memory, v13_8, array</column>
<column name="v13_8_we0">out, 1, ap_memory, v13_8, array</column>
<column name="v13_8_d0">out, 8, ap_memory, v13_8, array</column>
<column name="v13_9_address0">out, 10, ap_memory, v13_9, array</column>
<column name="v13_9_ce0">out, 1, ap_memory, v13_9, array</column>
<column name="v13_9_we0">out, 1, ap_memory, v13_9, array</column>
<column name="v13_9_d0">out, 8, ap_memory, v13_9, array</column>
<column name="v13_10_address0">out, 10, ap_memory, v13_10, array</column>
<column name="v13_10_ce0">out, 1, ap_memory, v13_10, array</column>
<column name="v13_10_we0">out, 1, ap_memory, v13_10, array</column>
<column name="v13_10_d0">out, 8, ap_memory, v13_10, array</column>
<column name="v13_11_address0">out, 10, ap_memory, v13_11, array</column>
<column name="v13_11_ce0">out, 1, ap_memory, v13_11, array</column>
<column name="v13_11_we0">out, 1, ap_memory, v13_11, array</column>
<column name="v13_11_d0">out, 8, ap_memory, v13_11, array</column>
</table>
</item>
</section>
</profile>
