;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* WDT */
WDT_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
WDT_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
WDT_Int__INTC_MASK EQU 0x100
WDT_Int__INTC_NUMBER EQU 8
WDT_Int__INTC_PRIOR_MASK EQU 0xC0
WDT_Int__INTC_PRIOR_NUM EQU 3
WDT_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
WDT_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
WDT_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Rx_1 */
Rx_1__0__DR EQU CYREG_GPIO_PRT1_DR
Rx_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Rx_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Rx_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Rx_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Rx_1__0__HSIOM_MASK EQU 0x000F0000
Rx_1__0__HSIOM_SHIFT EQU 16
Rx_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Rx_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Rx_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Rx_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Rx_1__0__MASK EQU 0x10
Rx_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Rx_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Rx_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Rx_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Rx_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Rx_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Rx_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Rx_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Rx_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Rx_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Rx_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Rx_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Rx_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Rx_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Rx_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Rx_1__0__PC EQU CYREG_GPIO_PRT1_PC
Rx_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Rx_1__0__PORT EQU 1
Rx_1__0__PS EQU CYREG_GPIO_PRT1_PS
Rx_1__0__SHIFT EQU 4
Rx_1__DR EQU CYREG_GPIO_PRT1_DR
Rx_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Rx_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Rx_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Rx_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Rx_1__INTR EQU CYREG_GPIO_PRT1_INTR
Rx_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Rx_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Rx_1__MASK EQU 0x10
Rx_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Rx_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Rx_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Rx_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Rx_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Rx_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Rx_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Rx_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Rx_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Rx_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Rx_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Rx_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Rx_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Rx_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Rx_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Rx_1__PC EQU CYREG_GPIO_PRT1_PC
Rx_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Rx_1__PORT EQU 1
Rx_1__PS EQU CYREG_GPIO_PRT1_PS
Rx_1__SHIFT EQU 4

/* Tx_1 */
Tx_1__0__DR EQU CYREG_GPIO_PRT1_DR
Tx_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Tx_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Tx_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Tx_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Tx_1__0__HSIOM_MASK EQU 0x00F00000
Tx_1__0__HSIOM_SHIFT EQU 20
Tx_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Tx_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Tx_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Tx_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Tx_1__0__MASK EQU 0x20
Tx_1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Tx_1__0__OUT_SEL_SHIFT EQU 10
Tx_1__0__OUT_SEL_VAL EQU 3
Tx_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Tx_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Tx_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Tx_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Tx_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Tx_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Tx_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Tx_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Tx_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Tx_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Tx_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Tx_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Tx_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Tx_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Tx_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Tx_1__0__PC EQU CYREG_GPIO_PRT1_PC
Tx_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Tx_1__0__PORT EQU 1
Tx_1__0__PS EQU CYREG_GPIO_PRT1_PS
Tx_1__0__SHIFT EQU 5
Tx_1__DR EQU CYREG_GPIO_PRT1_DR
Tx_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Tx_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Tx_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Tx_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Tx_1__INTR EQU CYREG_GPIO_PRT1_INTR
Tx_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Tx_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Tx_1__MASK EQU 0x20
Tx_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Tx_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Tx_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Tx_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Tx_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Tx_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Tx_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Tx_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Tx_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Tx_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Tx_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Tx_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Tx_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Tx_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Tx_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Tx_1__PC EQU CYREG_GPIO_PRT1_PC
Tx_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Tx_1__PORT EQU 1
Tx_1__PS EQU CYREG_GPIO_PRT1_PS
Tx_1__SHIFT EQU 5

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL1
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL1
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK1
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK1
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST1
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A01
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A11
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D01
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D11
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F01
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F11
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A01
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A11
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D01
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D11
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F01
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F11
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
UART_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
UART_BUART_sRX_RxSts__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK0
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A3
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A03
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A13
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D3
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D03
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D13
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F3
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F03
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F13
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A02
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A12
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D02
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D12
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F02
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F12
UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK2
UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
UART_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST2
UART_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST2
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST2
UART_IntClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
UART_IntClock__DIV_ID EQU 0x00000042
UART_IntClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_IntClock__PA_DIV_ID EQU 0x000000FF
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_TXInternalInterrupt__INTC_MASK EQU 0x40
UART_TXInternalInterrupt__INTC_NUMBER EQU 6
UART_TXInternalInterrupt__INTC_PRIOR_MASK EQU 0xC00000
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 3
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock0 */
Clock0__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock0__DIV_ID EQU 0x00000041
Clock0__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock0__PA_DIV_ID EQU 0x000000FF

/* Clock1 */
Clock1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
Clock1__DIV_ID EQU 0x00000040
Clock1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock1__PA_DIV_ID EQU 0x000000FF

/* Rx_Int */
Rx_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Rx_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Rx_Int__INTC_MASK EQU 0x02
Rx_Int__INTC_NUMBER EQU 1
Rx_Int__INTC_PRIOR_MASK EQU 0xC000
Rx_Int__INTC_PRIOR_NUM EQU 3
Rx_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Rx_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Rx_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Timer0 */
Timer0_Comp_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Timer0_Comp_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Timer0_Comp_Int__INTC_MASK EQU 0x20000
Timer0_Comp_Int__INTC_NUMBER EQU 17
Timer0_Comp_Int__INTC_PRIOR_MASK EQU 0xC000
Timer0_Comp_Int__INTC_PRIOR_NUM EQU 3
Timer0_Comp_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Timer0_Comp_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Timer0_Comp_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
Timer0_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer0_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer0_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer0_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer0_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer0_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer0_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer0_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer0_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer0_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer0_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer0_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer0_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer0_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer0_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer0_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer0_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2
Timer0_Ovf_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Timer0_Ovf_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Timer0_Ovf_Int__INTC_MASK EQU 0x04
Timer0_Ovf_Int__INTC_NUMBER EQU 2
Timer0_Ovf_Int__INTC_PRIOR_MASK EQU 0xC00000
Timer0_Ovf_Int__INTC_PRIOR_NUM EQU 3
Timer0_Ovf_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Timer0_Ovf_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Timer0_Ovf_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Timer1 */
Timer1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2
Timer1_Ovf_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Timer1_Ovf_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Timer1_Ovf_Int__INTC_MASK EQU 0x10
Timer1_Ovf_Int__INTC_NUMBER EQU 4
Timer1_Ovf_Int__INTC_PRIOR_MASK EQU 0xC0
Timer1_Ovf_Int__INTC_PRIOR_NUM EQU 3
Timer1_Ovf_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
Timer1_Ovf_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Timer1_Ovf_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Tx_Int */
Tx_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Tx_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Tx_Int__INTC_MASK EQU 0x20
Tx_Int__INTC_NUMBER EQU 5
Tx_Int__INTC_PRIOR_MASK EQU 0xC000
Tx_Int__INTC_PRIOR_NUM EQU 3
Tx_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
Tx_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Tx_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Limit_Int */
Limit_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Limit_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Limit_Int__INTC_MASK EQU 0x01
Limit_Int__INTC_NUMBER EQU 0
Limit_Int__INTC_PRIOR_MASK EQU 0xC0
Limit_Int__INTC_PRIOR_NUM EQU 3
Limit_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Limit_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Limit_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Limit_Pins */
Limit_Pins__0__DR EQU CYREG_GPIO_PRT0_DR
Limit_Pins__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Limit_Pins__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Limit_Pins__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Limit_Pins__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Limit_Pins__0__HSIOM_MASK EQU 0x0000000F
Limit_Pins__0__HSIOM_SHIFT EQU 0
Limit_Pins__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__0__INTR EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__0__MASK EQU 0x01
Limit_Pins__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Limit_Pins__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Limit_Pins__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Limit_Pins__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Limit_Pins__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Limit_Pins__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Limit_Pins__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Limit_Pins__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Limit_Pins__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Limit_Pins__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Limit_Pins__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Limit_Pins__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Limit_Pins__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Limit_Pins__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Limit_Pins__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Limit_Pins__0__PC EQU CYREG_GPIO_PRT0_PC
Limit_Pins__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Limit_Pins__0__PORT EQU 0
Limit_Pins__0__PS EQU CYREG_GPIO_PRT0_PS
Limit_Pins__0__SHIFT EQU 0
Limit_Pins__1__DR EQU CYREG_GPIO_PRT0_DR
Limit_Pins__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Limit_Pins__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Limit_Pins__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Limit_Pins__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Limit_Pins__1__HSIOM_MASK EQU 0x000000F0
Limit_Pins__1__HSIOM_SHIFT EQU 4
Limit_Pins__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__1__INTR EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__1__MASK EQU 0x02
Limit_Pins__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Limit_Pins__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Limit_Pins__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Limit_Pins__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Limit_Pins__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Limit_Pins__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Limit_Pins__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Limit_Pins__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Limit_Pins__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Limit_Pins__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Limit_Pins__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Limit_Pins__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Limit_Pins__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Limit_Pins__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Limit_Pins__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Limit_Pins__1__PC EQU CYREG_GPIO_PRT0_PC
Limit_Pins__1__PC2 EQU CYREG_GPIO_PRT0_PC2
Limit_Pins__1__PORT EQU 0
Limit_Pins__1__PS EQU CYREG_GPIO_PRT0_PS
Limit_Pins__1__SHIFT EQU 1
Limit_Pins__2__DR EQU CYREG_GPIO_PRT0_DR
Limit_Pins__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Limit_Pins__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Limit_Pins__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Limit_Pins__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Limit_Pins__2__HSIOM_MASK EQU 0x00000F00
Limit_Pins__2__HSIOM_SHIFT EQU 8
Limit_Pins__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__2__INTR EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__2__MASK EQU 0x04
Limit_Pins__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Limit_Pins__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Limit_Pins__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Limit_Pins__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Limit_Pins__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Limit_Pins__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Limit_Pins__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Limit_Pins__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Limit_Pins__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Limit_Pins__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Limit_Pins__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Limit_Pins__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Limit_Pins__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Limit_Pins__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Limit_Pins__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Limit_Pins__2__PC EQU CYREG_GPIO_PRT0_PC
Limit_Pins__2__PC2 EQU CYREG_GPIO_PRT0_PC2
Limit_Pins__2__PORT EQU 0
Limit_Pins__2__PS EQU CYREG_GPIO_PRT0_PS
Limit_Pins__2__SHIFT EQU 2
Limit_Pins__3__DR EQU CYREG_GPIO_PRT0_DR
Limit_Pins__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Limit_Pins__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Limit_Pins__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Limit_Pins__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Limit_Pins__3__HSIOM_MASK EQU 0x0000F000
Limit_Pins__3__HSIOM_SHIFT EQU 12
Limit_Pins__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__3__INTR EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__3__MASK EQU 0x08
Limit_Pins__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Limit_Pins__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Limit_Pins__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Limit_Pins__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Limit_Pins__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Limit_Pins__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Limit_Pins__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Limit_Pins__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Limit_Pins__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Limit_Pins__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Limit_Pins__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Limit_Pins__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Limit_Pins__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Limit_Pins__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Limit_Pins__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Limit_Pins__3__PC EQU CYREG_GPIO_PRT0_PC
Limit_Pins__3__PC2 EQU CYREG_GPIO_PRT0_PC2
Limit_Pins__3__PORT EQU 0
Limit_Pins__3__PS EQU CYREG_GPIO_PRT0_PS
Limit_Pins__3__SHIFT EQU 3
Limit_Pins__4__DR EQU CYREG_GPIO_PRT0_DR
Limit_Pins__4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Limit_Pins__4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Limit_Pins__4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Limit_Pins__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Limit_Pins__4__HSIOM_MASK EQU 0x000F0000
Limit_Pins__4__HSIOM_SHIFT EQU 16
Limit_Pins__4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__4__INTR EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__4__MASK EQU 0x10
Limit_Pins__4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Limit_Pins__4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Limit_Pins__4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Limit_Pins__4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Limit_Pins__4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Limit_Pins__4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Limit_Pins__4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Limit_Pins__4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Limit_Pins__4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Limit_Pins__4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Limit_Pins__4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Limit_Pins__4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Limit_Pins__4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Limit_Pins__4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Limit_Pins__4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Limit_Pins__4__PC EQU CYREG_GPIO_PRT0_PC
Limit_Pins__4__PC2 EQU CYREG_GPIO_PRT0_PC2
Limit_Pins__4__PORT EQU 0
Limit_Pins__4__PS EQU CYREG_GPIO_PRT0_PS
Limit_Pins__4__SHIFT EQU 4
Limit_Pins__5__DR EQU CYREG_GPIO_PRT0_DR
Limit_Pins__5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Limit_Pins__5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Limit_Pins__5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Limit_Pins__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Limit_Pins__5__HSIOM_MASK EQU 0x00F00000
Limit_Pins__5__HSIOM_SHIFT EQU 20
Limit_Pins__5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__5__INTR EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__5__MASK EQU 0x20
Limit_Pins__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Limit_Pins__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Limit_Pins__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Limit_Pins__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Limit_Pins__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Limit_Pins__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Limit_Pins__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Limit_Pins__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Limit_Pins__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Limit_Pins__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Limit_Pins__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Limit_Pins__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Limit_Pins__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Limit_Pins__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Limit_Pins__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Limit_Pins__5__PC EQU CYREG_GPIO_PRT0_PC
Limit_Pins__5__PC2 EQU CYREG_GPIO_PRT0_PC2
Limit_Pins__5__PORT EQU 0
Limit_Pins__5__PS EQU CYREG_GPIO_PRT0_PS
Limit_Pins__5__SHIFT EQU 5
Limit_Pins__DR EQU CYREG_GPIO_PRT0_DR
Limit_Pins__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Limit_Pins__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Limit_Pins__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Limit_Pins__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__INTR EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Limit_Pins__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Limit_Pins__MASK EQU 0x3F
Limit_Pins__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Limit_Pins__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Limit_Pins__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Limit_Pins__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Limit_Pins__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Limit_Pins__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Limit_Pins__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Limit_Pins__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Limit_Pins__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Limit_Pins__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Limit_Pins__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Limit_Pins__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Limit_Pins__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Limit_Pins__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Limit_Pins__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Limit_Pins__PC EQU CYREG_GPIO_PRT0_PC
Limit_Pins__PC2 EQU CYREG_GPIO_PRT0_PC2
Limit_Pins__PORT EQU 0
Limit_Pins__PS EQU CYREG_GPIO_PRT0_PS
Limit_Pins__SHIFT EQU 0
Limit_Pins__SNAP EQU CYREG_GPIO_PRT0_INTR

/* Pin_Step_X */
Pin_Step_X__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Step_X__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Step_X__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Step_X__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Step_X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Step_X__0__HSIOM_MASK EQU 0x0F000000
Pin_Step_X__0__HSIOM_SHIFT EQU 24
Pin_Step_X__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Step_X__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Step_X__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Step_X__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Step_X__0__MASK EQU 0x40
Pin_Step_X__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_Step_X__0__OUT_SEL_SHIFT EQU 12
Pin_Step_X__0__OUT_SEL_VAL EQU 1
Pin_Step_X__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Step_X__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Step_X__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Step_X__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Step_X__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Step_X__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Step_X__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Step_X__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Step_X__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Step_X__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Step_X__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Step_X__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Step_X__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Step_X__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Step_X__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Step_X__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Step_X__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Step_X__0__PORT EQU 1
Pin_Step_X__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Step_X__0__SHIFT EQU 6
Pin_Step_X__DR EQU CYREG_GPIO_PRT1_DR
Pin_Step_X__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Step_X__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Step_X__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Step_X__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Step_X__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Step_X__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Step_X__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Step_X__MASK EQU 0x40
Pin_Step_X__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Step_X__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Step_X__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Step_X__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Step_X__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Step_X__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Step_X__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Step_X__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Step_X__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Step_X__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Step_X__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Step_X__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Step_X__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Step_X__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Step_X__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Step_X__PC EQU CYREG_GPIO_PRT1_PC
Pin_Step_X__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Step_X__PORT EQU 1
Pin_Step_X__PS EQU CYREG_GPIO_PRT1_PS
Pin_Step_X__SHIFT EQU 6

/* Pin_Step_Y */
Pin_Step_Y__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Step_Y__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Step_Y__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Step_Y__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Step_Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Step_Y__0__HSIOM_MASK EQU 0xF0000000
Pin_Step_Y__0__HSIOM_SHIFT EQU 28
Pin_Step_Y__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Step_Y__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Step_Y__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Step_Y__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Step_Y__0__MASK EQU 0x80
Pin_Step_Y__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_Step_Y__0__OUT_SEL_SHIFT EQU 14
Pin_Step_Y__0__OUT_SEL_VAL EQU 0
Pin_Step_Y__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Step_Y__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Step_Y__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Step_Y__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Step_Y__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Step_Y__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Step_Y__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Step_Y__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Step_Y__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Step_Y__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Step_Y__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Step_Y__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Step_Y__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Step_Y__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Step_Y__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Step_Y__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Step_Y__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Step_Y__0__PORT EQU 1
Pin_Step_Y__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Step_Y__0__SHIFT EQU 7
Pin_Step_Y__DR EQU CYREG_GPIO_PRT1_DR
Pin_Step_Y__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Step_Y__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Step_Y__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Step_Y__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Step_Y__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Step_Y__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Step_Y__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Step_Y__MASK EQU 0x80
Pin_Step_Y__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Step_Y__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Step_Y__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Step_Y__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Step_Y__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Step_Y__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Step_Y__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Step_Y__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Step_Y__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Step_Y__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Step_Y__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Step_Y__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Step_Y__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Step_Y__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Step_Y__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Step_Y__PC EQU CYREG_GPIO_PRT1_PC
Pin_Step_Y__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Step_Y__PORT EQU 1
Pin_Step_Y__PS EQU CYREG_GPIO_PRT1_PS
Pin_Step_Y__SHIFT EQU 7

/* Pin_Step_Z */
Pin_Step_Z__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Step_Z__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Step_Z__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Step_Z__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Step_Z__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Step_Z__0__HSIOM_MASK EQU 0x0000F000
Pin_Step_Z__0__HSIOM_SHIFT EQU 12
Pin_Step_Z__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Step_Z__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Step_Z__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Step_Z__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Step_Z__0__MASK EQU 0x08
Pin_Step_Z__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_Step_Z__0__OUT_SEL_SHIFT EQU 6
Pin_Step_Z__0__OUT_SEL_VAL EQU 2
Pin_Step_Z__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Step_Z__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Step_Z__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Step_Z__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Step_Z__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Step_Z__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Step_Z__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Step_Z__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Step_Z__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Step_Z__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Step_Z__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Step_Z__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Step_Z__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Step_Z__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Step_Z__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Step_Z__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Step_Z__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Step_Z__0__PORT EQU 1
Pin_Step_Z__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Step_Z__0__SHIFT EQU 3
Pin_Step_Z__DR EQU CYREG_GPIO_PRT1_DR
Pin_Step_Z__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Step_Z__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Step_Z__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Step_Z__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Step_Z__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Step_Z__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Step_Z__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Step_Z__MASK EQU 0x08
Pin_Step_Z__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Step_Z__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Step_Z__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Step_Z__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Step_Z__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Step_Z__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Step_Z__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Step_Z__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Step_Z__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Step_Z__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Step_Z__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Step_Z__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Step_Z__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Step_Z__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Step_Z__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Step_Z__PC EQU CYREG_GPIO_PRT1_PC
Pin_Step_Z__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Step_Z__PORT EQU 1
Pin_Step_Z__PS EQU CYREG_GPIO_PRT1_PS
Pin_Step_Z__SHIFT EQU 3

/* Control_Int */
Control_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Control_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Control_Int__INTC_MASK EQU 0x08
Control_Int__INTC_NUMBER EQU 3
Control_Int__INTC_PRIOR_MASK EQU 0xC0000000
Control_Int__INTC_PRIOR_NUM EQU 3
Control_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Control_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Control_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Control_Pins */
Control_Pins__0__DR EQU CYREG_GPIO_PRT3_DR
Control_Pins__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Control_Pins__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Control_Pins__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Control_Pins__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Control_Pins__0__HSIOM_MASK EQU 0x0000000F
Control_Pins__0__HSIOM_SHIFT EQU 0
Control_Pins__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__0__INTR EQU CYREG_GPIO_PRT3_INTR
Control_Pins__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Control_Pins__0__MASK EQU 0x01
Control_Pins__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Control_Pins__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Control_Pins__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Control_Pins__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Control_Pins__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Control_Pins__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Control_Pins__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Control_Pins__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Control_Pins__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Control_Pins__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Control_Pins__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Control_Pins__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Control_Pins__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Control_Pins__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Control_Pins__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Control_Pins__0__PC EQU CYREG_GPIO_PRT3_PC
Control_Pins__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Control_Pins__0__PORT EQU 3
Control_Pins__0__PS EQU CYREG_GPIO_PRT3_PS
Control_Pins__0__SHIFT EQU 0
Control_Pins__1__DR EQU CYREG_GPIO_PRT3_DR
Control_Pins__1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Control_Pins__1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Control_Pins__1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Control_Pins__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Control_Pins__1__HSIOM_MASK EQU 0x000000F0
Control_Pins__1__HSIOM_SHIFT EQU 4
Control_Pins__1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__1__INTR EQU CYREG_GPIO_PRT3_INTR
Control_Pins__1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Control_Pins__1__MASK EQU 0x02
Control_Pins__1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Control_Pins__1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Control_Pins__1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Control_Pins__1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Control_Pins__1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Control_Pins__1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Control_Pins__1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Control_Pins__1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Control_Pins__1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Control_Pins__1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Control_Pins__1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Control_Pins__1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Control_Pins__1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Control_Pins__1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Control_Pins__1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Control_Pins__1__PC EQU CYREG_GPIO_PRT3_PC
Control_Pins__1__PC2 EQU CYREG_GPIO_PRT3_PC2
Control_Pins__1__PORT EQU 3
Control_Pins__1__PS EQU CYREG_GPIO_PRT3_PS
Control_Pins__1__SHIFT EQU 1
Control_Pins__2__DR EQU CYREG_GPIO_PRT3_DR
Control_Pins__2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Control_Pins__2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Control_Pins__2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Control_Pins__2__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Control_Pins__2__HSIOM_MASK EQU 0x00000F00
Control_Pins__2__HSIOM_SHIFT EQU 8
Control_Pins__2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__2__INTR EQU CYREG_GPIO_PRT3_INTR
Control_Pins__2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Control_Pins__2__MASK EQU 0x04
Control_Pins__2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Control_Pins__2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Control_Pins__2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Control_Pins__2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Control_Pins__2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Control_Pins__2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Control_Pins__2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Control_Pins__2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Control_Pins__2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Control_Pins__2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Control_Pins__2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Control_Pins__2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Control_Pins__2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Control_Pins__2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Control_Pins__2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Control_Pins__2__PC EQU CYREG_GPIO_PRT3_PC
Control_Pins__2__PC2 EQU CYREG_GPIO_PRT3_PC2
Control_Pins__2__PORT EQU 3
Control_Pins__2__PS EQU CYREG_GPIO_PRT3_PS
Control_Pins__2__SHIFT EQU 2
Control_Pins__3__DR EQU CYREG_GPIO_PRT3_DR
Control_Pins__3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Control_Pins__3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Control_Pins__3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Control_Pins__3__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Control_Pins__3__HSIOM_MASK EQU 0x0000F000
Control_Pins__3__HSIOM_SHIFT EQU 12
Control_Pins__3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__3__INTR EQU CYREG_GPIO_PRT3_INTR
Control_Pins__3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Control_Pins__3__MASK EQU 0x08
Control_Pins__3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Control_Pins__3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Control_Pins__3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Control_Pins__3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Control_Pins__3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Control_Pins__3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Control_Pins__3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Control_Pins__3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Control_Pins__3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Control_Pins__3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Control_Pins__3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Control_Pins__3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Control_Pins__3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Control_Pins__3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Control_Pins__3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Control_Pins__3__PC EQU CYREG_GPIO_PRT3_PC
Control_Pins__3__PC2 EQU CYREG_GPIO_PRT3_PC2
Control_Pins__3__PORT EQU 3
Control_Pins__3__PS EQU CYREG_GPIO_PRT3_PS
Control_Pins__3__SHIFT EQU 3
Control_Pins__4__DR EQU CYREG_GPIO_PRT3_DR
Control_Pins__4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Control_Pins__4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Control_Pins__4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Control_Pins__4__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Control_Pins__4__HSIOM_MASK EQU 0x000F0000
Control_Pins__4__HSIOM_SHIFT EQU 16
Control_Pins__4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__4__INTR EQU CYREG_GPIO_PRT3_INTR
Control_Pins__4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Control_Pins__4__MASK EQU 0x10
Control_Pins__4__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Control_Pins__4__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Control_Pins__4__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Control_Pins__4__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Control_Pins__4__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Control_Pins__4__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Control_Pins__4__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Control_Pins__4__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Control_Pins__4__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Control_Pins__4__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Control_Pins__4__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Control_Pins__4__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Control_Pins__4__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Control_Pins__4__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Control_Pins__4__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Control_Pins__4__PC EQU CYREG_GPIO_PRT3_PC
Control_Pins__4__PC2 EQU CYREG_GPIO_PRT3_PC2
Control_Pins__4__PORT EQU 3
Control_Pins__4__PS EQU CYREG_GPIO_PRT3_PS
Control_Pins__4__SHIFT EQU 4
Control_Pins__5__DR EQU CYREG_GPIO_PRT3_DR
Control_Pins__5__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Control_Pins__5__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Control_Pins__5__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Control_Pins__5__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Control_Pins__5__HSIOM_MASK EQU 0x00F00000
Control_Pins__5__HSIOM_SHIFT EQU 20
Control_Pins__5__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__5__INTR EQU CYREG_GPIO_PRT3_INTR
Control_Pins__5__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__5__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Control_Pins__5__MASK EQU 0x20
Control_Pins__5__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Control_Pins__5__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Control_Pins__5__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Control_Pins__5__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Control_Pins__5__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Control_Pins__5__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Control_Pins__5__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Control_Pins__5__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Control_Pins__5__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Control_Pins__5__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Control_Pins__5__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Control_Pins__5__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Control_Pins__5__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Control_Pins__5__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Control_Pins__5__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Control_Pins__5__PC EQU CYREG_GPIO_PRT3_PC
Control_Pins__5__PC2 EQU CYREG_GPIO_PRT3_PC2
Control_Pins__5__PORT EQU 3
Control_Pins__5__PS EQU CYREG_GPIO_PRT3_PS
Control_Pins__5__SHIFT EQU 5
Control_Pins__DR EQU CYREG_GPIO_PRT3_DR
Control_Pins__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Control_Pins__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Control_Pins__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Control_Pins__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__INTR EQU CYREG_GPIO_PRT3_INTR
Control_Pins__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Control_Pins__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Control_Pins__MASK EQU 0x3F
Control_Pins__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Control_Pins__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Control_Pins__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Control_Pins__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Control_Pins__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Control_Pins__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Control_Pins__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Control_Pins__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Control_Pins__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Control_Pins__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Control_Pins__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Control_Pins__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Control_Pins__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Control_Pins__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Control_Pins__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Control_Pins__PC EQU CYREG_GPIO_PRT3_PC
Control_Pins__PC2 EQU CYREG_GPIO_PRT3_PC2
Control_Pins__PORT EQU 3
Control_Pins__PS EQU CYREG_GPIO_PRT3_PS
Control_Pins__SHIFT EQU 0
Control_Pins__SNAP EQU CYREG_GPIO_PRT3_INTR

/* Debug_Red_Pin */
Debug_Red_Pin__0__DR EQU CYREG_GPIO_PRT2_DR
Debug_Red_Pin__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Debug_Red_Pin__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Debug_Red_Pin__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Debug_Red_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Debug_Red_Pin__0__HSIOM_MASK EQU 0x0F000000
Debug_Red_Pin__0__HSIOM_SHIFT EQU 24
Debug_Red_Pin__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Debug_Red_Pin__0__INTR EQU CYREG_GPIO_PRT2_INTR
Debug_Red_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Debug_Red_Pin__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Debug_Red_Pin__0__MASK EQU 0x40
Debug_Red_Pin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Debug_Red_Pin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Debug_Red_Pin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Debug_Red_Pin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Debug_Red_Pin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Debug_Red_Pin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Debug_Red_Pin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Debug_Red_Pin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Debug_Red_Pin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Debug_Red_Pin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Debug_Red_Pin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Debug_Red_Pin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Debug_Red_Pin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Debug_Red_Pin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Debug_Red_Pin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Debug_Red_Pin__0__PC EQU CYREG_GPIO_PRT2_PC
Debug_Red_Pin__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Debug_Red_Pin__0__PORT EQU 2
Debug_Red_Pin__0__PS EQU CYREG_GPIO_PRT2_PS
Debug_Red_Pin__0__SHIFT EQU 6
Debug_Red_Pin__DR EQU CYREG_GPIO_PRT2_DR
Debug_Red_Pin__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Debug_Red_Pin__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Debug_Red_Pin__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Debug_Red_Pin__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Debug_Red_Pin__INTR EQU CYREG_GPIO_PRT2_INTR
Debug_Red_Pin__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Debug_Red_Pin__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Debug_Red_Pin__MASK EQU 0x40
Debug_Red_Pin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Debug_Red_Pin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Debug_Red_Pin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Debug_Red_Pin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Debug_Red_Pin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Debug_Red_Pin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Debug_Red_Pin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Debug_Red_Pin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Debug_Red_Pin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Debug_Red_Pin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Debug_Red_Pin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Debug_Red_Pin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Debug_Red_Pin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Debug_Red_Pin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Debug_Red_Pin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Debug_Red_Pin__PC EQU CYREG_GPIO_PRT2_PC
Debug_Red_Pin__PC2 EQU CYREG_GPIO_PRT2_PC2
Debug_Red_Pin__PORT EQU 2
Debug_Red_Pin__PS EQU CYREG_GPIO_PRT2_PS
Debug_Red_Pin__SHIFT EQU 6

/* Pin_Direction_X */
Pin_Direction_X__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Direction_X__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Direction_X__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Direction_X__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Direction_X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Direction_X__0__HSIOM_MASK EQU 0x00000F00
Pin_Direction_X__0__HSIOM_SHIFT EQU 8
Pin_Direction_X__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Direction_X__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Direction_X__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Direction_X__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Direction_X__0__MASK EQU 0x04
Pin_Direction_X__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_Direction_X__0__OUT_SEL_SHIFT EQU 4
Pin_Direction_X__0__OUT_SEL_VAL EQU 3
Pin_Direction_X__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Direction_X__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Direction_X__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Direction_X__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Direction_X__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Direction_X__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Direction_X__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Direction_X__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Direction_X__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Direction_X__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Direction_X__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Direction_X__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Direction_X__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Direction_X__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Direction_X__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Direction_X__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Direction_X__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Direction_X__0__PORT EQU 1
Pin_Direction_X__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Direction_X__0__SHIFT EQU 2
Pin_Direction_X__DR EQU CYREG_GPIO_PRT1_DR
Pin_Direction_X__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Direction_X__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Direction_X__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Direction_X__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Direction_X__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Direction_X__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Direction_X__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Direction_X__MASK EQU 0x04
Pin_Direction_X__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Direction_X__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Direction_X__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Direction_X__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Direction_X__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Direction_X__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Direction_X__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Direction_X__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Direction_X__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Direction_X__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Direction_X__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Direction_X__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Direction_X__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Direction_X__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Direction_X__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Direction_X__PC EQU CYREG_GPIO_PRT1_PC
Pin_Direction_X__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Direction_X__PORT EQU 1
Pin_Direction_X__PS EQU CYREG_GPIO_PRT1_PS
Pin_Direction_X__SHIFT EQU 2

/* Pin_Direction_Y */
Pin_Direction_Y__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Direction_Y__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Direction_Y__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Direction_Y__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Direction_Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Direction_Y__0__HSIOM_MASK EQU 0x000000F0
Pin_Direction_Y__0__HSIOM_SHIFT EQU 4
Pin_Direction_Y__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Direction_Y__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Direction_Y__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Direction_Y__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Direction_Y__0__MASK EQU 0x02
Pin_Direction_Y__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_Direction_Y__0__OUT_SEL_SHIFT EQU 2
Pin_Direction_Y__0__OUT_SEL_VAL EQU 1
Pin_Direction_Y__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Direction_Y__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Direction_Y__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Direction_Y__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Direction_Y__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Direction_Y__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Direction_Y__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Direction_Y__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Direction_Y__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Direction_Y__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Direction_Y__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Direction_Y__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Direction_Y__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Direction_Y__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Direction_Y__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Direction_Y__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Direction_Y__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Direction_Y__0__PORT EQU 1
Pin_Direction_Y__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Direction_Y__0__SHIFT EQU 1
Pin_Direction_Y__DR EQU CYREG_GPIO_PRT1_DR
Pin_Direction_Y__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Direction_Y__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Direction_Y__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Direction_Y__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Direction_Y__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Direction_Y__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Direction_Y__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Direction_Y__MASK EQU 0x02
Pin_Direction_Y__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Direction_Y__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Direction_Y__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Direction_Y__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Direction_Y__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Direction_Y__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Direction_Y__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Direction_Y__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Direction_Y__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Direction_Y__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Direction_Y__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Direction_Y__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Direction_Y__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Direction_Y__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Direction_Y__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Direction_Y__PC EQU CYREG_GPIO_PRT1_PC
Pin_Direction_Y__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Direction_Y__PORT EQU 1
Pin_Direction_Y__PS EQU CYREG_GPIO_PRT1_PS
Pin_Direction_Y__SHIFT EQU 1

/* Pin_Direction_Z */
Pin_Direction_Z__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Direction_Z__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Direction_Z__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Direction_Z__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Direction_Z__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Direction_Z__0__HSIOM_MASK EQU 0x0000000F
Pin_Direction_Z__0__HSIOM_SHIFT EQU 0
Pin_Direction_Z__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Direction_Z__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Direction_Z__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Direction_Z__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Direction_Z__0__MASK EQU 0x01
Pin_Direction_Z__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_Direction_Z__0__OUT_SEL_SHIFT EQU 0
Pin_Direction_Z__0__OUT_SEL_VAL EQU 0
Pin_Direction_Z__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Direction_Z__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Direction_Z__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Direction_Z__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Direction_Z__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Direction_Z__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Direction_Z__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Direction_Z__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Direction_Z__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Direction_Z__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Direction_Z__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Direction_Z__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Direction_Z__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Direction_Z__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Direction_Z__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Direction_Z__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Direction_Z__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Direction_Z__0__PORT EQU 1
Pin_Direction_Z__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Direction_Z__0__SHIFT EQU 0
Pin_Direction_Z__DR EQU CYREG_GPIO_PRT1_DR
Pin_Direction_Z__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Direction_Z__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Direction_Z__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Direction_Z__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Direction_Z__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Direction_Z__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Direction_Z__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Direction_Z__MASK EQU 0x01
Pin_Direction_Z__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Direction_Z__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Direction_Z__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Direction_Z__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Direction_Z__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Direction_Z__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Direction_Z__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Direction_Z__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Direction_Z__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Direction_Z__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Direction_Z__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Direction_Z__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Direction_Z__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Direction_Z__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Direction_Z__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Direction_Z__PC EQU CYREG_GPIO_PRT1_PC
Pin_Direction_Z__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Direction_Z__PORT EQU 1
Pin_Direction_Z__PS EQU CYREG_GPIO_PRT1_PS
Pin_Direction_Z__SHIFT EQU 0

/* Control_Reg_Step */
Control_Reg_Step_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Step_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Step_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Step_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Step_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Control_Reg_Step_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Control_Reg_Step_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
Control_Reg_Step_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Control_Reg_Step_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
Control_Reg_Step_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
Control_Reg_Step_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Control_Reg_Step_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
Control_Reg_Step_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Control_Reg_Step_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Step_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Step_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Control_Reg_Step_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
Control_Reg_Step_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Control_Reg_Step_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
Control_Reg_Step_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Control_Reg_Step_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_Step_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Control_Reg_Step_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Control_Reg_Step_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

/* Control_Reg_Direction */
Control_Reg_Direction_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Direction_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Direction_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Direction_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Direction_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Direction_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Direction_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Control_Reg_Direction_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
Control_Reg_Direction_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Control_Reg_Direction_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL3
Control_Reg_Direction_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Control_Reg_Direction_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_Direction_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Control_Reg_Direction_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Control_Reg_Direction_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK3

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
