// Seed: 922526012
module module_0 (
    input uwire id_0,
    output wor id_1,
    input wire id_2,
    output wand id_3,
    output wor id_4,
    output supply0 id_5,
    output uwire id_6,
    input supply0 id_7,
    input supply1 id_8
    , id_26,
    output uwire id_9,
    input supply0 id_10,
    input wire id_11,
    input wand id_12,
    input supply0 id_13,
    input tri0 id_14,
    output uwire id_15,
    output tri id_16,
    output supply1 id_17,
    output tri id_18,
    output supply1 id_19,
    output tri id_20,
    input supply1 id_21,
    input uwire id_22,
    output wand id_23,
    input tri0 id_24
);
  assign id_15 = id_13;
  wire id_27;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    output tri0 id_4,
    output wor  id_5
);
  wire id_7;
  module_0(
      id_3,
      id_5,
      id_3,
      id_0,
      id_5,
      id_0,
      id_5,
      id_1,
      id_2,
      id_5,
      id_3,
      id_2,
      id_2,
      id_2,
      id_1,
      id_5,
      id_0,
      id_5,
      id_4,
      id_0,
      id_5,
      id_3,
      id_2,
      id_4,
      id_2
  );
endmodule
