{
  "Top": "cnn_accelerator",
  "RtlTop": "cnn_accelerator",
  "RtlPrefix": "",
  "RtlSubPrefix": "cnn_accelerator_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_int<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weights8": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_int<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights8_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights8_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weights6": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_int<6>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights6_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights6_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weights4": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_int<4>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights4_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights4_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weights2": {
      "index": "4",
      "direction": "inout",
      "srcType": "ap_int<2>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "5",
      "direction": "inout",
      "srcType": "ap_int<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "Cin": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Cin",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Cout": {
      "index": "7",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "Cout",
          "usage": "data",
          "direction": "in"
        }]
    },
    "H": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "H",
          "usage": "data",
          "direction": "in"
        }]
    },
    "W": {
      "index": "9",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "W",
          "usage": "data",
          "direction": "in"
        }]
    },
    "precision": {
      "index": "10",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "precision",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cnn_accelerator"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "17956",
    "Latency": "17955"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn_accelerator",
    "Version": "1.0",
    "DisplayName": "Cnn_accelerator",
    "Revision": "2114489502",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cnn_accelerator_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/approx_mac.h",
      "..\/..\/accelerator.cpp",
      "..\/..\/accelerator.h",
      "..\/..\/pe.h",
      "..\/..\/systolic_array.h"
    ],
    "TestBench": ["..\/..\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.vhd",
      "impl\/vhdl\/cnn_accelerator_control_s_axi.vhd",
      "impl\/vhdl\/cnn_accelerator_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cnn_accelerator_gmem_m_axi.vhd",
      "impl\/vhdl\/cnn_accelerator_mul_2s_2s_2_1_1.vhd",
      "impl\/vhdl\/cnn_accelerator_mul_4ns_32s_36_2_1.vhd",
      "impl\/vhdl\/cnn_accelerator_mul_4s_4s_4_1_1.vhd",
      "impl\/vhdl\/cnn_accelerator_mul_8s_8s_16_1_1.vhd",
      "impl\/vhdl\/cnn_accelerator_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/cnn_accelerator_mul_32s_32s_62_2_1.vhd",
      "impl\/vhdl\/cnn_accelerator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3.v",
      "impl\/verilog\/cnn_accelerator_control_s_axi.v",
      "impl\/verilog\/cnn_accelerator_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cnn_accelerator_gmem_m_axi.v",
      "impl\/verilog\/cnn_accelerator_mul_2s_2s_2_1_1.v",
      "impl\/verilog\/cnn_accelerator_mul_4ns_32s_36_2_1.v",
      "impl\/verilog\/cnn_accelerator_mul_4s_4s_4_1_1.v",
      "impl\/verilog\/cnn_accelerator_mul_8s_8s_16_1_1.v",
      "impl\/verilog\/cnn_accelerator_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/cnn_accelerator_mul_32s_32s_62_2_1.v",
      "impl\/verilog\/cnn_accelerator.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/data\/cnn_accelerator.mdd",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/data\/cnn_accelerator.tcl",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/data\/cnn_accelerator.yaml",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/xcnn_accelerator.c",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/xcnn_accelerator.h",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/xcnn_accelerator_hw.h",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/xcnn_accelerator_linux.c",
      "impl\/misc\/drivers\/cnn_accelerator_v1_0\/src\/xcnn_accelerator_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cnn_accelerator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_r_1",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_r_2",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 63 to 32 of input_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "weights8_1",
          "access": "W",
          "description": "Data signal of weights8",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights8",
              "access": "W",
              "description": "Bit 31 to 0 of weights8"
            }]
        },
        {
          "offset": "0x20",
          "name": "weights8_2",
          "access": "W",
          "description": "Data signal of weights8",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights8",
              "access": "W",
              "description": "Bit 63 to 32 of weights8"
            }]
        },
        {
          "offset": "0x28",
          "name": "weights6_1",
          "access": "W",
          "description": "Data signal of weights6",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights6",
              "access": "W",
              "description": "Bit 31 to 0 of weights6"
            }]
        },
        {
          "offset": "0x2c",
          "name": "weights6_2",
          "access": "W",
          "description": "Data signal of weights6",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights6",
              "access": "W",
              "description": "Bit 63 to 32 of weights6"
            }]
        },
        {
          "offset": "0x34",
          "name": "weights4_1",
          "access": "W",
          "description": "Data signal of weights4",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights4",
              "access": "W",
              "description": "Bit 31 to 0 of weights4"
            }]
        },
        {
          "offset": "0x38",
          "name": "weights4_2",
          "access": "W",
          "description": "Data signal of weights4",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights4",
              "access": "W",
              "description": "Bit 63 to 32 of weights4"
            }]
        },
        {
          "offset": "0x40",
          "name": "weights2_1",
          "access": "W",
          "description": "Data signal of weights2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights2",
              "access": "W",
              "description": "Bit 31 to 0 of weights2"
            }]
        },
        {
          "offset": "0x44",
          "name": "weights2_2",
          "access": "W",
          "description": "Data signal of weights2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights2",
              "access": "W",
              "description": "Bit 63 to 32 of weights2"
            }]
        },
        {
          "offset": "0x4c",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x50",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        },
        {
          "offset": "0x58",
          "name": "Cin",
          "access": "W",
          "description": "Data signal of Cin",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Cin",
              "access": "W",
              "description": "Bit 31 to 0 of Cin"
            }]
        },
        {
          "offset": "0x60",
          "name": "Cout",
          "access": "W",
          "description": "Data signal of Cout",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Cout",
              "access": "W",
              "description": "Bit 31 to 0 of Cout"
            }]
        },
        {
          "offset": "0x68",
          "name": "H",
          "access": "W",
          "description": "Data signal of H",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "H",
              "access": "W",
              "description": "Bit 31 to 0 of H"
            }]
        },
        {
          "offset": "0x70",
          "name": "W",
          "access": "W",
          "description": "Data signal of W",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W",
              "access": "W",
              "description": "Bit 31 to 0 of W"
            }]
        },
        {
          "offset": "0x78",
          "name": "precision",
          "access": "W",
          "description": "Data signal of precision",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "precision",
              "access": "W",
              "description": "Bit 31 to 0 of precision"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "weights8"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "weights6"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "weights4"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "weights2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "Cin"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "Cout"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "104",
          "argName": "H"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "W"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "120",
          "argName": "precision"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "32",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "weights8"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "32",
          "argName": "weights8"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "weights6"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "6",
          "final_bitwidth": "32",
          "argName": "weights6"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "weights4"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "4",
          "final_bitwidth": "32",
          "argName": "weights4"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "weights2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "2",
          "final_bitwidth": "32",
          "argName": "weights2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn_accelerator",
      "BindInstances": "mul_32s_32s_32_2_1_U155 tmp1_fu_422_p2 mul_32s_32s_32_2_1_U156 tmp2_fu_428_p2 mul_32s_32s_32_2_1_U157 tmp3_fu_446_p2 mul_32s_32s_32_2_1_U158 tmp4_fu_452_p2 mul_32s_32s_32_2_1_U159 tmp5_fu_458_p2 mul_32s_32s_32_2_1_U160 tmp6_fu_464_p2 mul_32s_32s_32_2_1_U161 p_sub437_fu_476_p2 tmp7_fu_482_p2 mul_32s_32s_32_2_1_U162 mul_32s_32s_32_2_1_U163 tmp9_fu_488_p2 mul_32s_32s_32_2_1_U164 tmp10_fu_494_p2 mul_32s_32s_32_2_1_U165 tmp11_fu_500_p2 mul_32s_32s_32_2_1_U166 mul_32s_32s_62_2_1_U167 add_ln39_1_fu_559_p2 add_ln39_2_fu_564_p2 icmp_ln39_fu_569_p2 add_ln39_fu_575_p2 empty_72_fu_1239_p2 empty_73_fu_1243_p2 empty_74_fu_585_p2 empty_76_fu_901_p2 empty_78_fu_629_p2 empty_80_fu_951_p2 empty_82_fu_658_p2 empty_84_fu_1001_p2 empty_86_fu_687_p2 empty_88_fu_1051_p2 empty_90_fu_716_p2 empty_92_fu_1101_p2 empty_94_fu_745_p2 empty_96_fu_1180_p2 empty_98_fu_774_p2 empty_100_fu_1201_p2 empty_102_fu_803_p2 empty_104_fu_1258_p2 empty_106_fu_832_p2 empty_108_fu_1327_p2 empty_110_fu_861_p2 empty_112_fu_1377_p2 empty_114_fu_911_p2 empty_116_fu_1427_p2 empty_118_fu_961_p2 empty_120_fu_1477_p2 empty_122_fu_1011_p2 empty_124_fu_1527_p2 empty_126_fu_1061_p2 empty_128_fu_1577_p2 empty_130_fu_1111_p2 empty_132_fu_1627_p2 empty_134_fu_1140_p2 empty_136_fu_1677_p2 empty_138_fu_1211_p2 empty_141_fu_1731_p2 empty_144_fu_1790_p2 empty_145_fu_1337_p2 empty_148_fu_1843_p2 empty_149_fu_1387_p2 empty_152_fu_1896_p2 empty_153_fu_1437_p2 empty_156_fu_1949_p2 empty_157_fu_1487_p2 empty_160_fu_2002_p2 empty_161_fu_1537_p2 empty_164_fu_2084_p2 empty_165_fu_1587_p2 empty_168_fu_2108_p2 empty_169_fu_1637_p2 empty_172_fu_2132_p2 empty_173_fu_1691_p2 empty_176_fu_2185_p2 empty_177_fu_1740_p2 empty_180_fu_2238_p2 empty_181_fu_1799_p2 empty_184_fu_2291_p2 empty_185_fu_1852_p2 empty_188_fu_2344_p2 empty_189_fu_1905_p2 empty_192_fu_2397_p2 empty_193_fu_1958_p2 empty_196_fu_2450_p2 empty_197_fu_2011_p2 empty_200_fu_2503_p2 empty_201_fu_2040_p2 empty_204_fu_2556_p2 empty_223_fu_2609_p2 empty_224_fu_2145_p2 empty_227_fu_2662_p2 empty_228_fu_2198_p2 empty_231_fu_2715_p2 empty_232_fu_2251_p2 empty_235_fu_2768_p2 empty_236_fu_2304_p2 empty_239_fu_2821_p2 empty_240_fu_2357_p2 empty_243_fu_2903_p2 empty_244_fu_2410_p2 empty_247_fu_2927_p2 empty_248_fu_2463_p2 empty_251_fu_2989_p2 empty_252_fu_2516_p2 empty_255_fu_3051_p2 empty_256_fu_2569_p2 empty_259_fu_3113_p2 empty_260_fu_2618_p2 empty_263_fu_3175_p2 empty_264_fu_2671_p2 empty_267_fu_3237_p2 empty_268_fu_2724_p2 empty_271_fu_3299_p2 empty_272_fu_2777_p2 empty_275_fu_3361_p2 empty_276_fu_2830_p2 empty_279_fu_3423_p2 empty_280_fu_2859_p2 empty_283_fu_3485_p2 tmp13_fu_2940_p2 empty_300_fu_2949_p2 empty_303_fu_3547_p2 tmp14_fu_3002_p2 empty_304_fu_3011_p2 empty_307_fu_3615_p2 tmp15_fu_3064_p2 empty_308_fu_3073_p2 empty_311_fu_3683_p2 tmp16_fu_3126_p2 empty_312_fu_3135_p2 empty_315_fu_3827_p2 tmp17_fu_3188_p2 empty_316_fu_3197_p2 empty_319_fu_3857_p2 tmp18_fu_3250_p2 empty_320_fu_3259_p2 empty_323_fu_3887_p2 tmp19_fu_3312_p2 empty_324_fu_3321_p2 empty_327_fu_3917_p2 tmp20_fu_3374_p2 empty_328_fu_3383_p2 empty_331_fu_3947_p2 tmp21_fu_3436_p2 empty_332_fu_3445_p2 empty_335_fu_3977_p2 tmp22_fu_3498_p2 empty_336_fu_3507_p2 empty_339_fu_4007_p2 tmp23_fu_3556_p2 empty_340_fu_3565_p2 empty_343_fu_4037_p2 tmp24_fu_3624_p2 empty_344_fu_3633_p2 empty_347_fu_4067_p2 tmp25_fu_3692_p2 empty_348_fu_3701_p2 empty_351_fu_4097_p2 tmp26_fu_3730_p2 empty_352_fu_3739_p2 empty_355_fu_4127_p2 tmp27_fu_3768_p2 empty_356_fu_3777_p2 empty_359_fu_4157_p2 control_s_axi_U gmem_m_axi_U",
      "Instances": [{
          "ModuleName": "cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3",
          "InstanceName": "grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270",
          "BindInstances": "icmp_ln40_fu_1246_p2 add_ln40_fu_1252_p2 icmp_ln41_fu_1264_p2 select_ln40_fu_1270_p3 add_ln40_1_fu_1278_p2 select_ln40_1_fu_1284_p3 first_iter_0_fu_1292_p2 mul_4ns_32s_36_2_1_U1 empty_64_fu_1527_p2 empty_65_fu_1540_p2 lshr_ln60_fu_1971_p2 add_ln60_2_fu_1606_p2 add_ln60_4_fu_1626_p2 add_ln60_3_fu_1635_p2 lshr_ln60_1_fu_2062_p2 add_ln60_6_fu_1664_p2 add_ln60_5_fu_1672_p2 lshr_ln60_2_fu_2309_p2 add_ln60_8_fu_1701_p2 add_ln60_7_fu_1709_p2 lshr_ln60_3_fu_2391_p2 add_ln60_10_fu_1738_p2 add_ln60_9_fu_1746_p2 lshr_ln60_4_fu_2487_p2 add_ln60_12_fu_1775_p2 add_ln60_11_fu_1783_p2 lshr_ln60_5_fu_2569_p2 add_ln60_14_fu_1812_p2 add_ln60_13_fu_1820_p2 lshr_ln60_6_fu_2678_p2 add_ln60_16_fu_1849_p2 add_ln60_15_fu_1857_p2 lshr_ln60_7_fu_2760_p2 add_ln60_18_fu_1886_p2 add_ln60_17_fu_1894_p2 lshr_ln60_8_fu_2856_p2 add_ln60_20_fu_1923_p2 add_ln60_19_fu_1931_p2 lshr_ln60_9_fu_2938_p2 add_ln60_22_fu_1981_p2 add_ln60_21_fu_1989_p2 lshr_ln60_10_fu_3060_p2 add_ln60_24_fu_2072_p2 add_ln60_23_fu_2080_p2 lshr_ln60_11_fu_3142_p2 add_ln60_26_fu_2109_p2 add_ln60_25_fu_2117_p2 lshr_ln60_12_fu_3238_p2 add_ln60_28_fu_2146_p2 add_ln60_27_fu_2154_p2 lshr_ln60_13_fu_3320_p2 add_ln60_30_fu_2183_p2 add_ln60_29_fu_2191_p2 lshr_ln60_14_fu_3429_p2 add_ln60_32_fu_2220_p2 add_ln60_31_fu_2228_p2 lshr_ln60_15_fu_3511_p2 mul_2s_2s_2_1_1_U2 mul_4s_4s_4_1_1_U3 mul_4s_4s_4_1_1_U4 mul_8s_8s_16_1_1_U5 mul_2s_2s_2_1_1_U6 mul_4s_4s_4_1_1_U7 mul_4s_4s_4_1_1_U8 mul_8s_8s_16_1_1_U9 mul_2s_2s_2_1_1_U10 mul_4s_4s_4_1_1_U11 mul_4s_4s_4_1_1_U12 mul_8s_8s_16_1_1_U13 mul_2s_2s_2_1_1_U14 mul_4s_4s_4_1_1_U15 mul_4s_4s_4_1_1_U16 mul_8s_8s_16_1_1_U17 mul_2s_2s_2_1_1_U18 mul_4s_4s_4_1_1_U19 mul_4s_4s_4_1_1_U20 mul_8s_8s_16_1_1_U21 mul_2s_2s_2_1_1_U22 mul_4s_4s_4_1_1_U23 mul_4s_4s_4_1_1_U24 mul_8s_8s_16_1_1_U25 mul_2s_2s_2_1_1_U26 mul_4s_4s_4_1_1_U27 mul_4s_4s_4_1_1_U28 mul_8s_8s_16_1_1_U29 mul_2s_2s_2_1_1_U30 mul_4s_4s_4_1_1_U31 mul_4s_4s_4_1_1_U32 mul_8s_8s_16_1_1_U33 mul_2s_2s_2_1_1_U34 mul_4s_4s_4_1_1_U35 mul_4s_4s_4_1_1_U36 mul_8s_8s_16_1_1_U37 mul_2s_2s_2_1_1_U38 mul_4s_4s_4_1_1_U39 mul_4s_4s_4_1_1_U40 mul_8s_8s_16_1_1_U41 mul_2s_2s_2_1_1_U42 mul_4s_4s_4_1_1_U43 mul_4s_4s_4_1_1_U44 mul_8s_8s_16_1_1_U45 mul_2s_2s_2_1_1_U46 mul_4s_4s_4_1_1_U47 mul_4s_4s_4_1_1_U48 mul_8s_8s_16_1_1_U49 mul_2s_2s_2_1_1_U50 mul_4s_4s_4_1_1_U51 mul_4s_4s_4_1_1_U52 mul_8s_8s_16_1_1_U53 mul_2s_2s_2_1_1_U54 mul_4s_4s_4_1_1_U55 mul_4s_4s_4_1_1_U56 mul_8s_8s_16_1_1_U57 mul_2s_2s_2_1_1_U58 mul_4s_4s_4_1_1_U59 mul_4s_4s_4_1_1_U60 mul_8s_8s_16_1_1_U61 mul_2s_2s_2_1_1_U62 mul_4s_4s_4_1_1_U63 mul_4s_4s_4_1_1_U64 mul_8s_8s_16_1_1_U65 add_ln70_fu_2470_p2 add_ln70_1_fu_2651_p2 add_ln70_2_fu_2661_p2 add_ln70_3_fu_2839_p2 add_ln70_4_fu_3023_p2 add_ln70_5_fu_3033_p2 add_ln70_6_fu_3043_p2 add_ln70_7_fu_3221_p2 add_ln70_8_fu_3402_p2 add_ln70_9_fu_3412_p2 add_ln70_10_fu_3590_p2 add_ln70_11_fu_3658_p2 add_ln70_12_fu_3668_p2 add_ln70_13_fu_3678_p2 sum_fu_1617_p2 add_ln41_fu_1508_p2 icmp_ln41_1_fu_1513_p2"
        }]
    },
    "Info": {
      "cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_accelerator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3": {
        "Latency": {
          "LatencyBest": "1047",
          "LatencyAvg": "1047",
          "LatencyWorst": "1047",
          "PipelineII": "1040",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_2_VITIS_LOOP_41_3",
            "TripCount": "64",
            "Latency": "1045",
            "PipelineII": "16",
            "PipelineDepth": "38"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "3405",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "6331",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "11",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_accelerator": {
        "Latency": {
          "LatencyBest": "17955",
          "LatencyAvg": "17955",
          "LatencyWorst": "17955",
          "PipelineII": "17956",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_1",
            "TripCount": "16",
            "Latency": "17952",
            "PipelineII": "",
            "PipelineDepth": "1122"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "40",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "18",
          "FF": "14832",
          "AVAIL_FF": "106400",
          "UTIL_FF": "13",
          "LUT": "21020",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "39",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-20 21:42:23 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
