#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 10 14:54:44 2024
# Process ID: 11796
# Current directory: D:/MyProjects/FPGA/Lab2/full_addr/full_addr.runs/synth_1
# Command line: vivado.exe -log full_addr_clk.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_addr_clk.tcl
# Log file: D:/MyProjects/FPGA/Lab2/full_addr/full_addr.runs/synth_1/full_addr_clk.vds
# Journal file: D:/MyProjects/FPGA/Lab2/full_addr/full_addr.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source full_addr_clk.tcl -notrace
