packet 0 \
01 00 5e 32 92 11 00 00 00 00 00 04 08 00 45 00 \
00 4f 00 01 00 00 40 06 f0 98 c0 a8 01 03 c0 64 \
08 00 30 39 15 b3 00 00 00 00 00 00 00 00 50 02 \
20 00 38 58 00 00 74 65 73 74 20 74 65 73 74 20 \

expect 8

wait
check_register mc_ttl_reg(0) lo = 255 
