

================================================================
== Vitis HLS Report for 'compute_edge_embedding'
================================================================
* Date:           Mon Apr 12 16:03:22 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.954 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- Loop 1                             |   600000|   600000|          1|          1|          1|  600000|       yes|
        |- VITIS_LOOP_212_1_VITIS_LOOP_213_2  |        ?|        ?|  308 ~ 310|          -|          -|       ?|        no|
        | + VITIS_LOOP_199_1                  |        0|        2|          2|          1|          1|   0 ~ 2|       yes|
        | + VITIS_LOOP_215_3                  |      300|      300|          2|          1|          1|     300|       yes|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 8 9 }
  Pipeline-2 : II = 1, D = 2, States = { 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 13 12 
12 --> 11 
13 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 14 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges"   --->   Operation 15 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer_cast = zext i3 %layer_read"   --->   Operation 16 'zext' 'layer_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_table_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln211 = br void %memset.loop" [GIN_compute.cpp:211]   --->   Operation 20 'br' 'br_ln211' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.75>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = phi i20 0, void, i20 %empty_97, void %memset.loop.split"   --->   Operation 21 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.80ns)   --->   "%empty_97 = add i20 %empty, i20 1"   --->   Operation 22 'add' 'empty_97' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.72ns)   --->   "%exitcond548 = icmp_eq  i20 %empty, i20 600000"   --->   Operation 24 'icmp' 'exitcond548' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_98 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600000, i64 600000, i64 600000"   --->   Operation 25 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond548, void %memset.loop.split, void %split"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast = zext i20 %empty"   --->   Operation 27 'zext' 'p_cast' <Predicate = (!exitcond548)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%edge_embedding_V_addr = getelementptr i32 %edge_embedding_V, i64 0, i64 %p_cast"   --->   Operation 28 'getelementptr' 'edge_embedding_V_addr' <Predicate = (!exitcond548)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.03ns)   --->   "%store_ln0 = store i32 0, i20 %edge_embedding_V_addr"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond548)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600000> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond548)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.91>
ST_3 : Operation 31 [1/1] (0.91ns)   --->   "%mul_i = mul i7 %layer_cast, i7 13"   --->   Operation 31 'mul' 'mul_i' <Predicate = true> <Delay = 0.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%cast = zext i32 %num_of_edges_read"   --->   Operation 32 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %num_of_edges_read, i2 0"   --->   Operation 33 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.90ns)   --->   "%bound = sub i34 %p_shl2, i34 %cast"   --->   Operation 34 'sub' 'bound' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln212 = br void" [GIN_compute.cpp:212]   --->   Operation 35 'br' 'br_ln212' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i34 0, void %split, i34 %add_ln212_1, void" [GIN_compute.cpp:212]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%e = phi i32 0, void %split, i32 %select_ln212_1, void" [GIN_compute.cpp:212]   --->   Operation 37 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%ef = phi i2 0, void %split, i2 %add_ln213, void" [GIN_compute.cpp:213]   --->   Operation 38 'phi' 'ef' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.90ns)   --->   "%add_ln212_1 = add i34 %indvar_flatten, i34 1" [GIN_compute.cpp:212]   --->   Operation 39 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln212 = trunc i32 %e" [GIN_compute.cpp:212]   --->   Operation 40 'trunc' 'trunc_ln212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_99 = trunc i32 %e" [GIN_compute.cpp:212]   --->   Operation 41 'trunc' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_99, i2 0" [GIN_compute.cpp:212]   --->   Operation 42 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.75ns)   --->   "%empty_100 = sub i13 %p_shl, i13 %trunc_ln212" [GIN_compute.cpp:212]   --->   Operation 43 'sub' 'empty_100' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.90ns)   --->   "%icmp_ln212 = icmp_eq  i34 %indvar_flatten, i34 %bound" [GIN_compute.cpp:212]   --->   Operation 44 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %.split6, void %._crit_edge.loopexit" [GIN_compute.cpp:212]   --->   Operation 45 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln212 = add i32 %e, i32 1" [GIN_compute.cpp:212]   --->   Operation 46 'add' 'add_ln212' <Predicate = (!icmp_ln212)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.34ns)   --->   "%icmp_ln213 = icmp_eq  i2 %ef, i2 3" [GIN_compute.cpp:213]   --->   Operation 47 'icmp' 'icmp_ln213' <Predicate = (!icmp_ln212)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln212 = select i1 %icmp_ln213, i2 0, i2 %ef" [GIN_compute.cpp:212]   --->   Operation 48 'select' 'select_ln212' <Predicate = (!icmp_ln212)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.22ns)   --->   "%select_ln212_1 = select i1 %icmp_ln213, i32 %add_ln212, i32 %e" [GIN_compute.cpp:212]   --->   Operation 49 'select' 'select_ln212_1' <Predicate = (!icmp_ln212)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i32 %select_ln212_1"   --->   Operation 50 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 51 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i20 %trunc_ln703, i20 300"   --->   Operation 51 'mul' 'mul_ln703' <Predicate = (!icmp_ln212)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln212_1 = trunc i32 %add_ln212" [GIN_compute.cpp:212]   --->   Operation 52 'trunc' 'trunc_ln212_1' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_103 = trunc i32 %add_ln212" [GIN_compute.cpp:212]   --->   Operation 53 'trunc' 'empty_103' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_103, i2 0" [GIN_compute.cpp:212]   --->   Operation 54 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.75ns)   --->   "%p_mid1 = sub i13 %p_shl_mid1, i13 %trunc_ln212_1" [GIN_compute.cpp:212]   --->   Operation 55 'sub' 'p_mid1' <Predicate = (!icmp_ln212)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln214)   --->   "%select_ln212_2 = select i1 %icmp_ln213, i13 %p_mid1, i13 %empty_100" [GIN_compute.cpp:212]   --->   Operation 56 'select' 'select_ln212_2' <Predicate = (!icmp_ln212)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln214)   --->   "%zext_ln213 = zext i2 %select_ln212" [GIN_compute.cpp:213]   --->   Operation 57 'zext' 'zext_ln213' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln214 = add i13 %select_ln212_2, i13 %zext_ln213" [GIN_compute.cpp:214]   --->   Operation 58 'add' 'add_ln214' <Predicate = (!icmp_ln212)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i13 %add_ln214" [GIN_compute.cpp:214]   --->   Operation 59 'zext' 'zext_ln214' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%edge_attr_addr = getelementptr i32 %edge_attr, i64 0, i64 %zext_ln214" [GIN_compute.cpp:214]   --->   Operation 60 'getelementptr' 'edge_attr_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.24ns)   --->   "%e_f = load i13 %edge_attr_addr" [GIN_compute.cpp:214]   --->   Operation 61 'load' 'e_f' <Predicate = (!icmp_ln212)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6000> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln233 = ret" [GIN_compute.cpp:233]   --->   Operation 62 'ret' 'ret_ln233' <Predicate = (icmp_ln212)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.24>
ST_5 : Operation 63 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i20 %trunc_ln703, i20 300"   --->   Operation 63 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/2] (1.24ns)   --->   "%e_f = load i13 %edge_attr_addr" [GIN_compute.cpp:214]   --->   Operation 64 'load' 'e_f' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6000> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_104 = trunc i32 %e_f" [GIN_compute.cpp:214]   --->   Operation 65 'trunc' 'empty_104' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 66 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i20 %trunc_ln703, i20 300"   --->   Operation 66 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.38>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_212_1_VITIS_LOOP_213_2_str"   --->   Operation 67 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln703 = mul i20 %trunc_ln703, i20 300"   --->   Operation 68 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [GIN_compute.cpp:213]   --->   Operation 69 'specloopname' 'specloopname_ln213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln199 = br void" [GIN_compute.cpp:199]   --->   Operation 70 'br' 'br_ln199' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.65>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln199, void %.split, i2 0, void %.split6" [GIN_compute.cpp:199]   --->   Operation 71 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%addr = phi i4 %addr_2, void %.split, i4 0, void %.split6"   --->   Operation 72 'phi' 'addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.43ns)   --->   "%add_ln199 = add i2 %i, i2 1" [GIN_compute.cpp:199]   --->   Operation 73 'add' 'add_ln199' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.34ns)   --->   "%icmp_ln199 = icmp_eq  i2 %i, i2 %select_ln212" [GIN_compute.cpp:199]   --->   Operation 75 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%empty_101 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 0"   --->   Operation 76 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %.split, void %_Z15get_ed_emb_addrii.exit.loopexit" [GIN_compute.cpp:199]   --->   Operation 77 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i" [GIN_compute.cpp:199]   --->   Operation 78 'zext' 'i_cast' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%ed_feature_table_1_addr = getelementptr i3 %ed_feature_table_1, i64 0, i64 %i_cast" [GIN_compute.cpp:200]   --->   Operation 79 'getelementptr' 'ed_feature_table_1_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (0.65ns)   --->   "%ed_feature_table_1_load = load i2 %ed_feature_table_1_addr" [GIN_compute.cpp:200]   --->   Operation 80 'load' 'ed_feature_table_1_load' <Predicate = (!icmp_ln199)> <Delay = 0.65> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 3> <ROM>

State 9 <SV = 8> <Delay = 1.35>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [GIN_compute.cpp:198]   --->   Operation 81 'specloopname' 'specloopname_ln198' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_9 : Operation 82 [1/2] (0.65ns)   --->   "%ed_feature_table_1_load = load i2 %ed_feature_table_1_addr" [GIN_compute.cpp:200]   --->   Operation 82 'load' 'ed_feature_table_1_load' <Predicate = (!icmp_ln199)> <Delay = 0.65> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 3> <ROM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%ed_feature_table_1_load_cast = zext i3 %ed_feature_table_1_load" [GIN_compute.cpp:200]   --->   Operation 83 'zext' 'ed_feature_table_1_load_cast' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.70ns)   --->   "%addr_2 = add i4 %ed_feature_table_1_load_cast, i4 %addr" [GIN_compute.cpp:200]   --->   Operation 84 'add' 'addr_2' <Predicate = (!icmp_ln199)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln199)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.42>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%addr_cast = zext i4 %addr" [GIN_compute.cpp:200]   --->   Operation 86 'zext' 'addr_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i7 %mul_i, i7 %addr_cast" [GIN_compute.cpp:200]   --->   Operation 87 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 88 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add3 = add i7 %tmp, i7 %empty_104" [GIN_compute.cpp:200]   --->   Operation 88 'add' 'add3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i7 %add3" [GIN_compute.cpp:215]   --->   Operation 89 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (1.70ns)   --->   "%mul_ln215 = mul i15 %zext_ln215, i15 300" [GIN_compute.cpp:215]   --->   Operation 90 'mul' 'mul_ln215' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.38ns)   --->   "%br_ln215 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [GIN_compute.cpp:215]   --->   Operation 91 'br' 'br_ln215' <Predicate = true> <Delay = 0.38>

State 11 <SV = 9> <Delay = 2.84>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void %_Z15get_ed_emb_addrii.exit.loopexit, i9 %add_ln215, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split" [GIN_compute.cpp:215]   --->   Operation 92 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.71ns)   --->   "%add_ln215 = add i9 %dim, i9 1" [GIN_compute.cpp:215]   --->   Operation 93 'add' 'add_ln215' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 94 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.59ns)   --->   "%icmp_ln215 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:215]   --->   Operation 95 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%empty_102 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 96 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split, void" [GIN_compute.cpp:215]   --->   Operation 97 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i9 %dim"   --->   Operation 98 'zext' 'zext_ln703' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i9 %dim"   --->   Operation 99 'zext' 'zext_ln703_7' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.80ns)   --->   "%add_ln703_7 = add i20 %mul_ln703, i20 %zext_ln703_7"   --->   Operation 100 'add' 'add_ln703_7' <Predicate = (!icmp_ln215)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i20 %add_ln703_7"   --->   Operation 101 'zext' 'zext_ln703_8' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%edge_embedding_V_addr_1 = getelementptr i32 %edge_embedding_V, i64 0, i64 %zext_ln703_8"   --->   Operation 102 'getelementptr' 'edge_embedding_V_addr_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.77ns)   --->   "%add_ln218 = add i15 %mul_ln215, i15 %zext_ln703" [GIN_compute.cpp:218]   --->   Operation 103 'add' 'add_ln218' <Predicate = (!icmp_ln215)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i15 %add_ln218" [GIN_compute.cpp:218]   --->   Operation 104 'zext' 'zext_ln218' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_addr = getelementptr i32 %edge_embedding_table_V, i64 0, i64 %zext_ln218" [GIN_compute.cpp:218]   --->   Operation 105 'getelementptr' 'edge_embedding_table_V_addr' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_11 : Operation 106 [2/2] (1.86ns)   --->   "%emb_value_V = load i15 %edge_embedding_table_V_addr" [GIN_compute.cpp:218]   --->   Operation 106 'load' 'emb_value_V' <Predicate = (!icmp_ln215)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19500> <RAM>
ST_11 : Operation 107 [2/2] (2.03ns)   --->   "%edge_embedding_V_load = load i20 %edge_embedding_V_addr_1"   --->   Operation 107 'load' 'edge_embedding_V_load' <Predicate = (!icmp_ln215)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600000> <RAM>

State 12 <SV = 10> <Delay = 4.95>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [GIN_compute.cpp:215]   --->   Operation 108 'specloopname' 'specloopname_ln215' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_12 : Operation 109 [1/2] (1.86ns)   --->   "%emb_value_V = load i15 %edge_embedding_table_V_addr" [GIN_compute.cpp:218]   --->   Operation 109 'load' 'emb_value_V' <Predicate = (!icmp_ln215)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19500> <RAM>
ST_12 : Operation 110 [1/2] (2.03ns)   --->   "%edge_embedding_V_load = load i20 %edge_embedding_V_addr_1"   --->   Operation 110 'load' 'edge_embedding_V_load' <Predicate = (!icmp_ln215)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600000> <RAM>
ST_12 : Operation 111 [1/1] (0.88ns)   --->   "%add_ln703 = add i32 %edge_embedding_V_load, i32 %emb_value_V"   --->   Operation 111 'add' 'add_ln703' <Predicate = (!icmp_ln215)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (2.03ns)   --->   "%store_ln703 = store i32 %add_ln703, i20 %edge_embedding_V_addr_1"   --->   Operation 112 'store' 'store_ln703' <Predicate = (!icmp_ln215)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600000> <RAM>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 113 'br' 'br_ln0' <Predicate = (!icmp_ln215)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.43>
ST_13 : Operation 114 [1/1] (0.43ns)   --->   "%add_ln213 = add i2 %select_ln212, i2 1" [GIN_compute.cpp:213]   --->   Operation 114 'add' 'add_ln213' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_of_edges]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_embedding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ ed_feature_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ edge_embedding_table_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ edge_attr]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer_read                   (read             ) [ 00000000000000]
num_of_edges_read            (read             ) [ 00110000000000]
layer_cast                   (zext             ) [ 00110000000000]
specmemcore_ln0              (specmemcore      ) [ 00000000000000]
specmemcore_ln0              (specmemcore      ) [ 00000000000000]
specmemcore_ln0              (specmemcore      ) [ 00000000000000]
br_ln211                     (br               ) [ 01100000000000]
empty                        (phi              ) [ 00100000000000]
empty_97                     (add              ) [ 01100000000000]
specpipeline_ln0             (specpipeline     ) [ 00000000000000]
exitcond548                  (icmp             ) [ 00100000000000]
empty_98                     (speclooptripcount) [ 00000000000000]
br_ln0                       (br               ) [ 00000000000000]
p_cast                       (zext             ) [ 00000000000000]
edge_embedding_V_addr        (getelementptr    ) [ 00000000000000]
store_ln0                    (store            ) [ 00000000000000]
br_ln0                       (br               ) [ 01100000000000]
mul_i                        (mul              ) [ 00001111111111]
cast                         (zext             ) [ 00000000000000]
p_shl2                       (bitconcatenate   ) [ 00000000000000]
bound                        (sub              ) [ 00001111111111]
br_ln212                     (br               ) [ 00011111111111]
indvar_flatten               (phi              ) [ 00001000000000]
e                            (phi              ) [ 00001000000000]
ef                           (phi              ) [ 00001000000000]
add_ln212_1                  (add              ) [ 00011111111111]
trunc_ln212                  (trunc            ) [ 00000000000000]
empty_99                     (trunc            ) [ 00000000000000]
p_shl                        (bitconcatenate   ) [ 00000000000000]
empty_100                    (sub              ) [ 00000000000000]
icmp_ln212                   (icmp             ) [ 00001111111111]
br_ln212                     (br               ) [ 00000000000000]
add_ln212                    (add              ) [ 00000000000000]
icmp_ln213                   (icmp             ) [ 00000000000000]
select_ln212                 (select           ) [ 00000111111111]
select_ln212_1               (select           ) [ 00011111111111]
trunc_ln703                  (trunc            ) [ 00000111000000]
trunc_ln212_1                (trunc            ) [ 00000000000000]
empty_103                    (trunc            ) [ 00000000000000]
p_shl_mid1                   (bitconcatenate   ) [ 00000000000000]
p_mid1                       (sub              ) [ 00000000000000]
select_ln212_2               (select           ) [ 00000000000000]
zext_ln213                   (zext             ) [ 00000000000000]
add_ln214                    (add              ) [ 00000000000000]
zext_ln214                   (zext             ) [ 00000000000000]
edge_attr_addr               (getelementptr    ) [ 00000100000000]
ret_ln233                    (ret              ) [ 00000000000000]
e_f                          (load             ) [ 00000000000000]
empty_104                    (trunc            ) [ 00000011111000]
specloopname_ln0             (specloopname     ) [ 00000000000000]
mul_ln703                    (mul              ) [ 00000000111110]
specloopname_ln213           (specloopname     ) [ 00000000000000]
br_ln199                     (br               ) [ 00001111111111]
i                            (phi              ) [ 00000000100000]
addr                         (phi              ) [ 00000000111000]
add_ln199                    (add              ) [ 00001111111111]
specpipeline_ln0             (specpipeline     ) [ 00000000000000]
icmp_ln199                   (icmp             ) [ 00001111111111]
empty_101                    (speclooptripcount) [ 00000000000000]
br_ln199                     (br               ) [ 00000000000000]
i_cast                       (zext             ) [ 00000000000000]
ed_feature_table_1_addr      (getelementptr    ) [ 00000000110000]
specloopname_ln198           (specloopname     ) [ 00000000000000]
ed_feature_table_1_load      (load             ) [ 00000000000000]
ed_feature_table_1_load_cast (zext             ) [ 00000000000000]
addr_2                       (add              ) [ 00001111111111]
br_ln0                       (br               ) [ 00001111111111]
addr_cast                    (zext             ) [ 00000000000000]
tmp                          (add              ) [ 00000000000000]
add3                         (add              ) [ 00000000000000]
zext_ln215                   (zext             ) [ 00000000000000]
mul_ln215                    (mul              ) [ 00000000000110]
br_ln215                     (br               ) [ 00001111111111]
dim                          (phi              ) [ 00000000000100]
add_ln215                    (add              ) [ 00001111111111]
specpipeline_ln0             (specpipeline     ) [ 00000000000000]
icmp_ln215                   (icmp             ) [ 00001111111111]
empty_102                    (speclooptripcount) [ 00000000000000]
br_ln215                     (br               ) [ 00000000000000]
zext_ln703                   (zext             ) [ 00000000000000]
zext_ln703_7                 (zext             ) [ 00000000000000]
add_ln703_7                  (add              ) [ 00000000000000]
zext_ln703_8                 (zext             ) [ 00000000000000]
edge_embedding_V_addr_1      (getelementptr    ) [ 00000000000110]
add_ln218                    (add              ) [ 00000000000000]
zext_ln218                   (zext             ) [ 00000000000000]
edge_embedding_table_V_addr  (getelementptr    ) [ 00000000000110]
specloopname_ln215           (specloopname     ) [ 00000000000000]
emb_value_V                  (load             ) [ 00000000000000]
edge_embedding_V_load        (load             ) [ 00000000000000]
add_ln703                    (add              ) [ 00000000000000]
store_ln703                  (store            ) [ 00000000000000]
br_ln0                       (br               ) [ 00001111111111]
add_ln213                    (add              ) [ 00011111111111]
br_ln0                       (br               ) [ 00011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_of_edges">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_edges"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edge_embedding_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_embedding_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ed_feature_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ed_feature_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="edge_embedding_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_embedding_table_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="edge_attr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_212_1_VITIS_LOOP_213_2_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="layer_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="3" slack="0"/>
<pin id="93" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="num_of_edges_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_edges_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="edge_embedding_V_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="20" slack="0"/>
<pin id="106" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_embedding_V_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="20" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="20" slack="0"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
<pin id="117" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln0/2 edge_embedding_V_load/11 store_ln703/12 "/>
</bind>
</comp>

<comp id="120" class="1004" name="edge_attr_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="13" slack="0"/>
<pin id="124" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_attr_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="13" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_f/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="ed_feature_table_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="2" slack="0"/>
<pin id="137" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ed_feature_table_1_addr/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ed_feature_table_1_load/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="edge_embedding_V_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="20" slack="0"/>
<pin id="150" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_embedding_V_addr_1/11 "/>
</bind>
</comp>

<comp id="153" class="1004" name="edge_embedding_table_V_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="15" slack="0"/>
<pin id="157" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_embedding_table_V_addr/11 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="15" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="emb_value_V/11 "/>
</bind>
</comp>

<comp id="167" class="1005" name="empty_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="20" slack="1"/>
<pin id="169" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="empty_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="20" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="indvar_flatten_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="34" slack="1"/>
<pin id="180" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvar_flatten_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="34" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="189" class="1005" name="e_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="e_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="ef_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="1"/>
<pin id="202" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ef (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="ef_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="2" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ef/4 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="1"/>
<pin id="213" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="222" class="1005" name="addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="1"/>
<pin id="224" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="addr (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="addr_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="addr/8 "/>
</bind>
</comp>

<comp id="234" class="1005" name="dim_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="1"/>
<pin id="236" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="dim_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="9" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim/11 "/>
</bind>
</comp>

<comp id="245" class="1004" name="layer_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="layer_cast/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="empty_97_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="20" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_97/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond548_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="20" slack="0"/>
<pin id="257" dir="0" index="1" bw="20" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond548/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="20" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mul_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="2"/>
<pin id="268" dir="0" index="1" bw="5" slack="0"/>
<pin id="269" dir="1" index="2" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2"/>
<pin id="273" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_shl2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="34" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="bound_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="34" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bound/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln212_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="34" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln212_1/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln212_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln212/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="empty_99_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_99/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_shl_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="0"/>
<pin id="303" dir="0" index="1" bw="11" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="empty_100_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="13" slack="0"/>
<pin id="311" dir="0" index="1" bw="13" slack="0"/>
<pin id="312" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_100/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln212_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="34" slack="0"/>
<pin id="317" dir="0" index="1" bw="34" slack="1"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln212_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln212/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln213_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln213/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln212_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="2" slack="0"/>
<pin id="336" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln212/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln212_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="0"/>
<pin id="344" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln212_1/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln703_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln212_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln212_1/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_103_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_103/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_shl_mid1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="13" slack="0"/>
<pin id="362" dir="0" index="1" bw="11" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_mid1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="13" slack="0"/>
<pin id="370" dir="0" index="1" bw="13" slack="0"/>
<pin id="371" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid1/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln212_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="13" slack="0"/>
<pin id="377" dir="0" index="2" bw="13" slack="0"/>
<pin id="378" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln212_2/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln213_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln214_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="13" slack="0"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln214_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="13" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="empty_104_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_104/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln199_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln199_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="0" index="1" bw="2" slack="4"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="i_cast_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="ed_feature_table_1_load_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ed_feature_table_1_load_cast/9 "/>
</bind>
</comp>

<comp id="421" class="1004" name="addr_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="4" slack="1"/>
<pin id="424" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_2/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="addr_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addr_cast/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="6"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="7" slack="4"/>
<pin id="439" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add3/10 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln215_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="0"/>
<pin id="443" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/10 "/>
</bind>
</comp>

<comp id="445" class="1004" name="mul_ln215_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="10" slack="0"/>
<pin id="448" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln215/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln215_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="9" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/11 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln215_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="9" slack="0"/>
<pin id="459" dir="0" index="1" bw="9" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln703_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/11 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln703_7_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_7/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln703_7_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="20" slack="3"/>
<pin id="473" dir="0" index="1" bw="9" slack="0"/>
<pin id="474" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/11 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln703_8_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="20" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_8/11 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln218_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="15" slack="1"/>
<pin id="483" dir="0" index="1" bw="9" slack="0"/>
<pin id="484" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln218/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln218_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="15" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln218/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln703_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/12 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln213_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="7"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/13 "/>
</bind>
</comp>

<comp id="503" class="1007" name="grp_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="20" slack="0"/>
<pin id="505" dir="0" index="1" bw="20" slack="0"/>
<pin id="506" dir="1" index="2" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703/4 "/>
</bind>
</comp>

<comp id="509" class="1005" name="num_of_edges_read_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="2"/>
<pin id="511" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_of_edges_read "/>
</bind>
</comp>

<comp id="515" class="1005" name="layer_cast_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="2"/>
<pin id="517" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="layer_cast "/>
</bind>
</comp>

<comp id="520" class="1005" name="empty_97_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="20" slack="0"/>
<pin id="522" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="empty_97 "/>
</bind>
</comp>

<comp id="528" class="1005" name="mul_i_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="6"/>
<pin id="530" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="533" class="1005" name="bound_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="34" slack="1"/>
<pin id="535" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="538" class="1005" name="add_ln212_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="34" slack="0"/>
<pin id="540" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opset="add_ln212_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="select_ln212_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="4"/>
<pin id="548" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="select_ln212 "/>
</bind>
</comp>

<comp id="552" class="1005" name="select_ln212_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln212_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="trunc_ln703_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="20" slack="1"/>
<pin id="559" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703 "/>
</bind>
</comp>

<comp id="562" class="1005" name="edge_attr_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="13" slack="1"/>
<pin id="564" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="edge_attr_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="empty_104_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="4"/>
<pin id="569" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="empty_104 "/>
</bind>
</comp>

<comp id="572" class="1005" name="mul_ln703_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="20" slack="3"/>
<pin id="574" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln703 "/>
</bind>
</comp>

<comp id="577" class="1005" name="add_ln199_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln199 "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln199_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="586" class="1005" name="ed_feature_table_1_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="1"/>
<pin id="588" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ed_feature_table_1_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="addr_2_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="1"/>
<pin id="593" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="addr_2 "/>
</bind>
</comp>

<comp id="596" class="1005" name="mul_ln215_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="15" slack="1"/>
<pin id="598" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln215 "/>
</bind>
</comp>

<comp id="601" class="1005" name="add_ln215_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="9" slack="0"/>
<pin id="603" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln215 "/>
</bind>
</comp>

<comp id="606" class="1005" name="icmp_ln215_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="610" class="1005" name="edge_embedding_V_addr_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="20" slack="1"/>
<pin id="612" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="edge_embedding_V_addr_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="edge_embedding_table_V_addr_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="15" slack="1"/>
<pin id="618" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="edge_embedding_table_V_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="add_ln213_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="1"/>
<pin id="623" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="119"><net_src comp="102" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="146" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="52" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="70" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="80" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="90" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="171" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="171" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="171" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="279"><net_src comp="50" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="52" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="271" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="182" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="56" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="193" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="193" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="293" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="182" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="193" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="204" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="204" pin="4"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="326" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="320" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="193" pin="4"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="320" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="320" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="352" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="326" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="309" pin="2"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="332" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="374" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="400"><net_src comp="127" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="215" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="72" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="215" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="215" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="420"><net_src comp="140" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="222" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="222" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="78" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="238" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="82" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="238" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="84" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="238" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="238" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="471" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="485"><net_src comp="463" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="481" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="495"><net_src comp="109" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="160" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="497"><net_src comp="491" pin="2"/><net_sink comp="109" pin=4"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="348" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="62" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="96" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="518"><net_src comp="245" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="523"><net_src comp="249" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="531"><net_src comp="266" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="536"><net_src comp="281" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="541"><net_src comp="287" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="549"><net_src comp="332" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="555"><net_src comp="340" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="560"><net_src comp="348" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="565"><net_src comp="120" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="570"><net_src comp="397" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="575"><net_src comp="503" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="580"><net_src comp="401" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="585"><net_src comp="407" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="133" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="594"><net_src comp="421" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="599"><net_src comp="445" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="604"><net_src comp="451" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="609"><net_src comp="457" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="146" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="619"><net_src comp="153" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="624"><net_src comp="498" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="204" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: edge_embedding_V | {2 12 }
 - Input state : 
	Port: compute_edge_embedding : num_of_edges | {1 }
	Port: compute_edge_embedding : layer | {1 }
	Port: compute_edge_embedding : edge_embedding_V | {11 12 }
	Port: compute_edge_embedding : ed_feature_table_1 | {8 9 }
	Port: compute_edge_embedding : edge_embedding_table_V | {11 12 }
	Port: compute_edge_embedding : edge_attr | {4 5 }
  - Chain level:
	State 1
	State 2
		empty_97 : 1
		exitcond548 : 1
		br_ln0 : 2
		p_cast : 1
		edge_embedding_V_addr : 2
		store_ln0 : 3
	State 3
		bound : 1
	State 4
		add_ln212_1 : 1
		trunc_ln212 : 1
		empty_99 : 1
		p_shl : 2
		empty_100 : 3
		icmp_ln212 : 1
		br_ln212 : 2
		add_ln212 : 1
		icmp_ln213 : 1
		select_ln212 : 2
		select_ln212_1 : 2
		trunc_ln703 : 3
		mul_ln703 : 4
		trunc_ln212_1 : 2
		empty_103 : 2
		p_shl_mid1 : 3
		p_mid1 : 4
		select_ln212_2 : 5
		zext_ln213 : 3
		add_ln214 : 6
		zext_ln214 : 7
		edge_attr_addr : 8
		e_f : 9
	State 5
		empty_104 : 1
	State 6
	State 7
	State 8
		add_ln199 : 1
		icmp_ln199 : 1
		br_ln199 : 2
		i_cast : 1
		ed_feature_table_1_addr : 2
		ed_feature_table_1_load : 3
	State 9
		ed_feature_table_1_load_cast : 1
		addr_2 : 2
	State 10
		tmp : 1
		add3 : 2
		zext_ln215 : 3
		mul_ln215 : 4
	State 11
		add_ln215 : 1
		icmp_ln215 : 1
		br_ln215 : 2
		zext_ln703 : 1
		zext_ln703_7 : 1
		add_ln703_7 : 2
		zext_ln703_8 : 3
		edge_embedding_V_addr_1 : 4
		add_ln218 : 2
		zext_ln218 : 3
		edge_embedding_table_V_addr : 4
		emb_value_V : 5
		edge_embedding_V_load : 5
	State 12
		add_ln703 : 1
		store_ln703 : 2
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |           empty_97_fu_249           |    0    |    0    |    27   |
|          |          add_ln212_1_fu_287         |    0    |    0    |    41   |
|          |           add_ln212_fu_320          |    0    |    0    |    39   |
|          |           add_ln214_fu_386          |    0    |    0    |    20   |
|          |           add_ln199_fu_401          |    0    |    0    |    9    |
|          |            addr_2_fu_421            |    0    |    0    |    12   |
|    add   |              tmp_fu_431             |    0    |    0    |    16   |
|          |             add3_fu_436             |    0    |    0    |    16   |
|          |           add_ln215_fu_451          |    0    |    0    |    16   |
|          |          add_ln703_7_fu_471         |    0    |    0    |    27   |
|          |           add_ln218_fu_481          |    0    |    0    |    22   |
|          |           add_ln703_fu_491          |    0    |    0    |    39   |
|          |           add_ln213_fu_498          |    0    |    0    |    9    |
|----------|-------------------------------------|---------|---------|---------|
|          |             bound_fu_281            |    0    |    0    |    41   |
|    sub   |           empty_100_fu_309          |    0    |    0    |    20   |
|          |            p_mid1_fu_368            |    0    |    0    |    20   |
|----------|-------------------------------------|---------|---------|---------|
|          |             mul_i_fu_266            |    0    |    0    |    17   |
|    mul   |           mul_ln215_fu_445          |    0    |    0    |    62   |
|          |              grp_fu_503             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          exitcond548_fu_255         |    0    |    0    |    14   |
|          |          icmp_ln212_fu_315          |    0    |    0    |    20   |
|   icmp   |          icmp_ln213_fu_326          |    0    |    0    |    8    |
|          |          icmp_ln199_fu_407          |    0    |    0    |    8    |
|          |          icmp_ln215_fu_457          |    0    |    0    |    11   |
|----------|-------------------------------------|---------|---------|---------|
|          |         select_ln212_fu_332         |    0    |    0    |    2    |
|  select  |        select_ln212_1_fu_340        |    0    |    0    |    32   |
|          |        select_ln212_2_fu_374        |    0    |    0    |    13   |
|----------|-------------------------------------|---------|---------|---------|
|   read   |        layer_read_read_fu_90        |    0    |    0    |    0    |
|          |     num_of_edges_read_read_fu_96    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          layer_cast_fu_245          |    0    |    0    |    0    |
|          |            p_cast_fu_261            |    0    |    0    |    0    |
|          |             cast_fu_271             |    0    |    0    |    0    |
|          |          zext_ln213_fu_382          |    0    |    0    |    0    |
|          |          zext_ln214_fu_392          |    0    |    0    |    0    |
|          |            i_cast_fu_412            |    0    |    0    |    0    |
|   zext   | ed_feature_table_1_load_cast_fu_417 |    0    |    0    |    0    |
|          |           addr_cast_fu_427          |    0    |    0    |    0    |
|          |          zext_ln215_fu_441          |    0    |    0    |    0    |
|          |          zext_ln703_fu_463          |    0    |    0    |    0    |
|          |         zext_ln703_7_fu_467         |    0    |    0    |    0    |
|          |         zext_ln703_8_fu_476         |    0    |    0    |    0    |
|          |          zext_ln218_fu_486          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            p_shl2_fu_274            |    0    |    0    |    0    |
|bitconcatenate|             p_shl_fu_301            |    0    |    0    |    0    |
|          |          p_shl_mid1_fu_360          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          trunc_ln212_fu_293         |    0    |    0    |    0    |
|          |           empty_99_fu_297           |    0    |    0    |    0    |
|   trunc  |          trunc_ln703_fu_348         |    0    |    0    |    0    |
|          |         trunc_ln212_1_fu_352        |    0    |    0    |    0    |
|          |           empty_103_fu_356          |    0    |    0    |    0    |
|          |           empty_104_fu_397          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    1    |    0    |   561   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|         add_ln199_reg_577         |    2   |
|        add_ln212_1_reg_538        |   34   |
|         add_ln213_reg_621         |    2   |
|         add_ln215_reg_601         |    9   |
|           addr_2_reg_591          |    4   |
|            addr_reg_222           |    4   |
|           bound_reg_533           |   34   |
|            dim_reg_234            |    9   |
|             e_reg_189             |   32   |
|  ed_feature_table_1_addr_reg_586  |    2   |
|       edge_attr_addr_reg_562      |   13   |
|  edge_embedding_V_addr_1_reg_610  |   20   |
|edge_embedding_table_V_addr_reg_616|   15   |
|             ef_reg_200            |    2   |
|         empty_104_reg_567         |    7   |
|          empty_97_reg_520         |   20   |
|           empty_reg_167           |   20   |
|             i_reg_211             |    2   |
|         icmp_ln199_reg_582        |    1   |
|         icmp_ln215_reg_606        |    1   |
|       indvar_flatten_reg_178      |   34   |
|         layer_cast_reg_515        |    7   |
|           mul_i_reg_528           |    7   |
|         mul_ln215_reg_596         |   15   |
|         mul_ln703_reg_572         |   20   |
|     num_of_edges_read_reg_509     |   32   |
|       select_ln212_1_reg_552      |   32   |
|        select_ln212_reg_546       |    2   |
|        trunc_ln703_reg_557        |   20   |
+-----------------------------------+--------+
|               Total               |   402  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_109 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_109 |  p4  |   2  |  20  |   40   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_160 |  p0  |   2  |  15  |   30   ||    9    |
|    addr_reg_222   |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_503    |  p0  |   2  |  20  |   40   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  ||  3.096  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   561  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   402  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   402  |   633  |
+-----------+--------+--------+--------+--------+
