# verilog_simulation
A verilog simulation environment based on iverilog and gtkwave

This project provides a script ([create_templete.sh](./create_templete.sh)) to create a verilog simulation environment based on iverilog and gtkwave.

The project test is the results of running this script. The user can go to the directory of test/sim, and make it to use this environment.