{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 08 14:03:00 2017 " "Info: Processing started: Sun Jan 08 14:03:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FREQ2SIN -c FREQ2SIN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FREQ2SIN -c FREQ2SIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider-Clk_Divider_architecture " "Info: Found design unit 1: Clk_Divider-Clk_Divider_architecture" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider " "Info: Found entity 1: Clk_Divider" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign2bin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sign2bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign2bin-arc2 " "Info: Found design unit 1: sign2bin-arc2" {  } { { "sign2bin.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/sign2bin.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign2bin " "Info: Found entity 1: sign2bin" {  } { { "sign2bin.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/sign2bin.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter256.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter256-SYN " "Info: Found design unit 1: counter256-SYN" {  } { { "counter256.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/counter256.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter256 " "Info: Found entity 1: counter256" {  } { { "counter256.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/counter256.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq2sin.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file freq2sin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FREQ2SIN " "Info: Found entity 1: FREQ2SIN" {  } { { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintabletc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sintabletc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinTableTC-arch " "Info: Found design unit 1: SinTableTC-arch" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/SinTableTC.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SinTableTC " "Info: Found entity 1: SinTableTC" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/SinTableTC.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq2clkdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file freq2clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq2ClkDiv-arch " "Info: Found design unit 1: freq2ClkDiv-arch" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 freq2ClkDiv " "Info: Found entity 1: freq2ClkDiv" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FREQ2SIN " "Info: Elaborating entity \"FREQ2SIN\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign2bin sign2bin:inst6 " "Info: Elaborating entity \"sign2bin\" for hierarchy \"sign2bin:inst6\"" {  } { { "FREQ2SIN.bdf" "inst6" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 896 1120 -8 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinTableTC SinTableTC:inst25 " "Info: Elaborating entity \"SinTableTC\" for hierarchy \"SinTableTC:inst25\"" {  } { { "FREQ2SIN.bdf" "inst25" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 704 848 24 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter256 counter256:inst7 " "Info: Elaborating entity \"counter256\" for hierarchy \"counter256:inst7\"" {  } { { "FREQ2SIN.bdf" "inst7" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -64 464 608 32 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter256:inst7\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter256:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "counter256.vhd" "lpm_counter_component" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/counter256.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter256:inst7\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter256:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "counter256.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/counter256.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter256:inst7\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"counter256:inst7\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter256.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/counter256.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1cj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1cj " "Info: Found entity 1: cntr_1cj" {  } { { "db/cntr_1cj.tdf" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/db/cntr_1cj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1cj counter256:inst7\|lpm_counter:lpm_counter_component\|cntr_1cj:auto_generated " "Info: Elaborating entity \"cntr_1cj\" for hierarchy \"counter256:inst7\|lpm_counter:lpm_counter_component\|cntr_1cj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider Clk_Divider:inst " "Info: Elaborating entity \"Clk_Divider\" for hierarchy \"Clk_Divider:inst\"" {  } { { "FREQ2SIN.bdf" "inst" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -48 256 392 48 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Div Clk_Divider.vhd(63) " "Warning (10492): VHDL Process Statement warning at Clk_Divider.vhd(63): signal \"Div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq2ClkDiv freq2ClkDiv:inst1 " "Info: Elaborating entity \"freq2ClkDiv\" for hierarchy \"freq2ClkDiv:inst1\"" {  } { { "FREQ2SIN.bdf" "inst1" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -16 16 176 112 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FREQ freq2ClkDiv.vhd(46) " "Warning (10492): VHDL Process Statement warning at freq2ClkDiv.vhd(46): signal \"FREQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "Div\[9\] freq2ClkDiv freq2ClkDiv:inst1 " "Warning: Port \"Div\[9\]\" does not exist in entity definition of \"freq2ClkDiv\".  The port's range differs between the entity definition and its actual instantiation, \"freq2ClkDiv:inst1\"." {  } { { "FREQ2SIN.bdf" "inst1" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -16 16 176 112 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "Div\[9\] Clk_Divider Clk_Divider:inst " "Warning: Port \"Div\[9\]\" does not exist in entity definition of \"Clk_Divider\".  The port's range differs between the entity definition and its actual instantiation, \"Clk_Divider:inst\"." {  } { { "FREQ2SIN.bdf" "inst" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -48 256 392 48 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 47 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[0\] Clk_Divider:inst\|clk_div_param\[0\]~_emulated Clk_Divider:inst\|clk_div_param\[0\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[0\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[0\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[0\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[1\] Clk_Divider:inst\|clk_div_param\[1\]~_emulated Clk_Divider:inst\|clk_div_param\[1\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[1\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[1\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[1\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[2\] Clk_Divider:inst\|clk_div_param\[2\]~_emulated Clk_Divider:inst\|clk_div_param\[2\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[2\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[2\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[2\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[3\] Clk_Divider:inst\|clk_div_param\[3\]~_emulated Clk_Divider:inst\|clk_div_param\[3\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[3\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[3\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[3\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[4\] Clk_Divider:inst\|clk_div_param\[4\]~_emulated Clk_Divider:inst\|clk_div_param\[4\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[4\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[4\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[4\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[5\] Clk_Divider:inst\|clk_div_param\[5\]~_emulated Clk_Divider:inst\|clk_div_param\[5\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[5\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[5\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[5\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[6\] Clk_Divider:inst\|clk_div_param\[6\]~_emulated Clk_Divider:inst\|clk_div_param\[6\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[6\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[6\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[6\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Clk_Divider:inst\|clk_div_param\[7\] Clk_Divider:inst\|clk_div_param\[7\]~_emulated Clk_Divider:inst\|clk_div_param\[7\]~latch " "Warning (13310): Register \"Clk_Divider:inst\|clk_div_param\[7\]\" is converted into an equivalent circuit using register \"Clk_Divider:inst\|clk_div_param\[7\]~_emulated\" and latch \"Clk_Divider:inst\|clk_div_param\[7\]~latch\"" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "freq2ClkDiv:inst1\|Div\[0\] High " "Critical Warning (18010): Register freq2ClkDiv:inst1\|Div\[0\] will power up to High" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FREQ_in\[13\] " "Warning (15610): No output dependent on input pin \"FREQ_in\[13\]\"" {  } { { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FREQ_in\[12\] " "Warning (15610): No output dependent on input pin \"FREQ_in\[12\]\"" {  } { { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "291 " "Info: Implemented 291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Info: Implemented 265 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 08 14:03:04 2017 " "Info: Processing ended: Sun Jan 08 14:03:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 08 14:03:06 2017 " "Info: Processing started: Sun Jan 08 14:03:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FREQ2SIN -c FREQ2SIN " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FREQ2SIN -c FREQ2SIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "FREQ2SIN EP2C35F672C6 " "Info: Automatically selected device EP2C35F672C6 for design FREQ2SIN" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 436 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 437 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 438 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "Critical Warning: No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sin_out\[7\] " "Info: Pin Sin_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sin_out[7] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -80 1168 1344 -64 "Sin_out\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sin_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sin_out\[6\] " "Info: Pin Sin_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sin_out[6] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -80 1168 1344 -64 "Sin_out\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sin_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sin_out\[5\] " "Info: Pin Sin_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sin_out[5] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -80 1168 1344 -64 "Sin_out\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sin_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sin_out\[4\] " "Info: Pin Sin_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sin_out[4] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -80 1168 1344 -64 "Sin_out\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sin_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sin_out\[3\] " "Info: Pin Sin_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sin_out[3] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -80 1168 1344 -64 "Sin_out\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sin_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sin_out\[2\] " "Info: Pin Sin_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sin_out[2] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -80 1168 1344 -64 "Sin_out\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sin_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sin_out\[1\] " "Info: Pin Sin_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sin_out[1] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -80 1168 1344 -64 "Sin_out\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sin_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sin_out\[0\] " "Info: Pin Sin_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Sin_out[0] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -80 1168 1344 -64 "Sin_out\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sin_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[13\] " "Info: Pin FREQ_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[13] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[12\] " "Info: Pin FREQ_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[12] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_IN " "Info: Pin CLK_IN not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK_IN } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESETn " "Info: Pin RESETn not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESETn } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 184 -200 -32 200 "RESETn" "" } { 192 202 544 212 "RESETn" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SinEnable " "Info: Pin SinEnable not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SinEnable } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 112 240 408 128 "SinEnable" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SinEnable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[7\] " "Info: Pin FREQ_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[7] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[6\] " "Info: Pin FREQ_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[6] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[4\] " "Info: Pin FREQ_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[4] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[8\] " "Info: Pin FREQ_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[8] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[9\] " "Info: Pin FREQ_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[9] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[10\] " "Info: Pin FREQ_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[10] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[2\] " "Info: Pin FREQ_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[2] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[11\] " "Info: Pin FREQ_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[11] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[3\] " "Info: Pin FREQ_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[3] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[5\] " "Info: Pin FREQ_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[5] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[1\] " "Info: Pin FREQ_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[1] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREQ_in\[0\] " "Info: Pin FREQ_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FREQ_in[0] } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq2Div_ena " "Info: Pin freq2Div_ena not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { freq2Div_ena } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 40 -224 -56 56 "freq2Div_ena" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq2Div_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_IN (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node CLK_IN (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK_IN } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESETn (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node RESETn (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_Divider:inst\|clk_out_sig " "Info: Destination node Clk_Divider:inst\|clk_out_sig" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_Divider:inst\|clk_div_param\[1\]~head_lut " "Info: Destination node Clk_Divider:inst\|clk_div_param\[1\]~head_lut" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_Divider:inst|clk_div_param[1]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_Divider:inst\|clk_div_param\[0\]~head_lut " "Info: Destination node Clk_Divider:inst\|clk_div_param\[0\]~head_lut" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_Divider:inst|clk_div_param[0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_Divider:inst\|clk_div_param\[3\]~head_lut " "Info: Destination node Clk_Divider:inst\|clk_div_param\[3\]~head_lut" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_Divider:inst|clk_div_param[3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_Divider:inst\|clk_div_param\[2\]~head_lut " "Info: Destination node Clk_Divider:inst\|clk_div_param\[2\]~head_lut" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_Divider:inst|clk_div_param[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_Divider:inst\|clk_div_param\[5\]~head_lut " "Info: Destination node Clk_Divider:inst\|clk_div_param\[5\]~head_lut" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_Divider:inst|clk_div_param[5]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_Divider:inst\|clk_div_param\[4\]~head_lut " "Info: Destination node Clk_Divider:inst\|clk_div_param\[4\]~head_lut" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_Divider:inst|clk_div_param[4]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_Divider:inst\|clk_div_param\[7\]~head_lut " "Info: Destination node Clk_Divider:inst\|clk_div_param\[7\]~head_lut" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_Divider:inst|clk_div_param[7]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_Divider:inst\|clk_div_param\[6\]~head_lut " "Info: Destination node Clk_Divider:inst\|clk_div_param\[6\]~head_lut" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_Divider:inst|clk_div_param[6]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESETn } } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 184 -200 -32 200 "RESETn" "" } { 192 202 544 212 "RESETn" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 16 8 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 16 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.528 ns register register " "Info: Estimated most critical path is register to register delay of 4.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_Divider:inst\|clk_div_param\[14\] 1 REG LAB_X36_Y33 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y33; Fanout = 3; REG Node = 'Clk_Divider:inst\|clk_div_param\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_Divider:inst|clk_div_param[14] } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.150 ns) 1.082 ns Clk_Divider:inst\|Equal0~7 2 COMB LAB_X34_Y33 1 " "Info: 2: + IC(0.932 ns) + CELL(0.150 ns) = 1.082 ns; Loc. = LAB_X34_Y33; Fanout = 1; COMB Node = 'Clk_Divider:inst\|Equal0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { Clk_Divider:inst|clk_div_param[14] Clk_Divider:inst|Equal0~7 } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.275 ns) 2.107 ns Clk_Divider:inst\|Equal0~9 3 COMB LAB_X36_Y33 2 " "Info: 3: + IC(0.750 ns) + CELL(0.275 ns) = 2.107 ns; Loc. = LAB_X36_Y33; Fanout = 2; COMB Node = 'Clk_Divider:inst\|Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { Clk_Divider:inst|Equal0~7 Clk_Divider:inst|Equal0~9 } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.438 ns) 3.420 ns Clk_Divider:inst\|Equal0~11 4 COMB LAB_X38_Y34 8 " "Info: 4: + IC(0.875 ns) + CELL(0.438 ns) = 3.420 ns; Loc. = LAB_X38_Y34; Fanout = 8; COMB Node = 'Clk_Divider:inst\|Equal0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clk_Divider:inst|Equal0~9 Clk_Divider:inst|Equal0~11 } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.275 ns) 4.444 ns Clk_Divider:inst\|clk_div_param\[2\]~data_lut 5 COMB LAB_X36_Y34 1 " "Info: 5: + IC(0.749 ns) + CELL(0.275 ns) = 4.444 ns; Loc. = LAB_X36_Y34; Fanout = 1; COMB Node = 'Clk_Divider:inst\|clk_div_param\[2\]~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { Clk_Divider:inst|Equal0~11 Clk_Divider:inst|clk_div_param[2]~data_lut } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.528 ns Clk_Divider:inst\|clk_div_param\[2\]~_emulated 6 REG LAB_X36_Y34 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.528 ns; Loc. = LAB_X36_Y34; Fanout = 1; REG Node = 'Clk_Divider:inst\|clk_div_param\[2\]~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Clk_Divider:inst|clk_div_param[2]~data_lut Clk_Divider:inst|clk_div_param[2]~_emulated } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns ( 26.99 % ) " "Info: Total cell delay = 1.222 ns ( 26.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.306 ns ( 73.01 % ) " "Info: Total interconnect delay = 3.306 ns ( 73.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { Clk_Divider:inst|clk_div_param[14] Clk_Divider:inst|Equal0~7 Clk_Divider:inst|Equal0~9 Clk_Divider:inst|Equal0~11 Clk_Divider:inst|clk_div_param[2]~data_lut Clk_Divider:inst|clk_div_param[2]~_emulated } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y24 X43_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sin_out\[7\] 0 " "Info: Pin \"Sin_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sin_out\[6\] 0 " "Info: Pin \"Sin_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sin_out\[5\] 0 " "Info: Pin \"Sin_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sin_out\[4\] 0 " "Info: Pin \"Sin_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sin_out\[3\] 0 " "Info: Pin \"Sin_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sin_out\[2\] 0 " "Info: Pin \"Sin_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sin_out\[1\] 0 " "Info: Pin \"Sin_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sin_out\[0\] 0 " "Info: Pin \"Sin_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Info: Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 08 14:03:14 2017 " "Info: Processing ended: Sun Jan 08 14:03:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 08 14:03:17 2017 " "Info: Processing started: Sun Jan 08 14:03:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FREQ2SIN -c FREQ2SIN " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FREQ2SIN -c FREQ2SIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 08 14:03:20 2017 " "Info: Processing ended: Sun Jan 08 14:03:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 08 14:03:23 2017 " "Info: Processing started: Sun Jan 08 14:03:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FREQ2SIN -c FREQ2SIN --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FREQ2SIN -c FREQ2SIN --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[2\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[2\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[3\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[3\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[7\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[7\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[6\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[6\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[0\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[0\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[1\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[1\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[5\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[5\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Clk_Divider:inst\|clk_div_param\[4\]~latch " "Warning: Node \"Clk_Divider:inst\|clk_div_param\[4\]~latch\" is a latch" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_IN " "Info: Assuming node \"CLK_IN\" is an undefined clock" {  } { { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RESETn " "Info: Assuming node \"RESETn\" is a latch enable. Will not compute fmax for this pin." {  } { { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 184 -200 -32 200 "RESETn" "" } { 192 202 544 212 "RESETn" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_IN register freq2ClkDiv:inst1\|Div\[3\] register Clk_Divider:inst\|clk_div_param\[8\] 211.33 MHz 4.732 ns Internal " "Info: Clock \"CLK_IN\" has Internal fmax of 211.33 MHz between source register \"freq2ClkDiv:inst1\|Div\[3\]\" and destination register \"Clk_Divider:inst\|clk_div_param\[8\]\" (period= 4.732 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.512 ns + Longest register register " "Info: + Longest register to register delay is 4.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq2ClkDiv:inst1\|Div\[3\] 1 REG LCFF_X38_Y34_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y34_N17; Fanout = 3; REG Node = 'freq2ClkDiv:inst1\|Div\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq2ClkDiv:inst1|Div[3] } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.275 ns) 0.599 ns Clk_Divider:inst\|clk_div_param\[3\]~head_lut 2 COMB LCCOMB_X38_Y34_N0 3 " "Info: 2: + IC(0.324 ns) + CELL(0.275 ns) = 0.599 ns; Loc. = LCCOMB_X38_Y34_N0; Fanout = 3; COMB Node = 'Clk_Divider:inst\|clk_div_param\[3\]~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { freq2ClkDiv:inst1|Div[3] Clk_Divider:inst|clk_div_param[3]~head_lut } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.150 ns) 1.942 ns Clk_Divider:inst\|Equal0~1 3 COMB LCCOMB_X36_Y34_N20 1 " "Info: 3: + IC(1.193 ns) + CELL(0.150 ns) = 1.942 ns; Loc. = LCCOMB_X36_Y34_N20; Fanout = 1; COMB Node = 'Clk_Divider:inst\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { Clk_Divider:inst|clk_div_param[3]~head_lut Clk_Divider:inst|Equal0~1 } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.410 ns) 2.632 ns Clk_Divider:inst\|Equal0~4 4 COMB LCCOMB_X36_Y34_N16 9 " "Info: 4: + IC(0.280 ns) + CELL(0.410 ns) = 2.632 ns; Loc. = LCCOMB_X36_Y34_N16; Fanout = 9; COMB Node = 'Clk_Divider:inst\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Clk_Divider:inst|Equal0~1 Clk_Divider:inst|Equal0~4 } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.275 ns) 3.360 ns Clk_Divider:inst\|Equal0~10 5 COMB LCCOMB_X36_Y33_N8 19 " "Info: 5: + IC(0.453 ns) + CELL(0.275 ns) = 3.360 ns; Loc. = LCCOMB_X36_Y33_N8; Fanout = 19; COMB Node = 'Clk_Divider:inst\|Equal0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { Clk_Divider:inst|Equal0~4 Clk_Divider:inst|Equal0~10 } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.150 ns) 4.428 ns Clk_Divider:inst\|Add0~69 6 COMB LCCOMB_X35_Y34_N16 1 " "Info: 6: + IC(0.918 ns) + CELL(0.150 ns) = 4.428 ns; Loc. = LCCOMB_X35_Y34_N16; Fanout = 1; COMB Node = 'Clk_Divider:inst\|Add0~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { Clk_Divider:inst|Equal0~10 Clk_Divider:inst|Add0~69 } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.512 ns Clk_Divider:inst\|clk_div_param\[8\] 7 REG LCFF_X35_Y34_N17 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.512 ns; Loc. = LCFF_X35_Y34_N17; Fanout = 4; REG Node = 'Clk_Divider:inst\|clk_div_param\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Clk_Divider:inst|Add0~69 Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 29.79 % ) " "Info: Total cell delay = 1.344 ns ( 29.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.168 ns ( 70.21 % ) " "Info: Total interconnect delay = 3.168 ns ( 70.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.512 ns" { freq2ClkDiv:inst1|Div[3] Clk_Divider:inst|clk_div_param[3]~head_lut Clk_Divider:inst|Equal0~1 Clk_Divider:inst|Equal0~4 Clk_Divider:inst|Equal0~10 Clk_Divider:inst|Add0~69 Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.512 ns" { freq2ClkDiv:inst1|Div[3] {} Clk_Divider:inst|clk_div_param[3]~head_lut {} Clk_Divider:inst|Equal0~1 {} Clk_Divider:inst|Equal0~4 {} Clk_Divider:inst|Equal0~10 {} Clk_Divider:inst|Add0~69 {} Clk_Divider:inst|clk_div_param[8] {} } { 0.000ns 0.324ns 1.193ns 0.280ns 0.453ns 0.918ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.670 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_IN\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns Clk_Divider:inst\|clk_div_param\[8\] 3 REG LCFF_X35_Y34_N17 4 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X35_Y34_N17; Fanout = 4; REG Node = 'Clk_Divider:inst\|clk_div_param\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLK_IN~clkctrl Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider:inst|clk_div_param[8] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"CLK_IN\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns freq2ClkDiv:inst1\|Div\[3\] 3 REG LCFF_X38_Y34_N17 3 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X38_Y34_N17; Fanout = 3; REG Node = 'freq2ClkDiv:inst1\|Div\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CLK_IN~clkctrl freq2ClkDiv:inst1|Div[3] } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK_IN CLK_IN~clkctrl freq2ClkDiv:inst1|Div[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} freq2ClkDiv:inst1|Div[3] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider:inst|clk_div_param[8] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK_IN CLK_IN~clkctrl freq2ClkDiv:inst1|Div[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} freq2ClkDiv:inst1|Div[3] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.512 ns" { freq2ClkDiv:inst1|Div[3] Clk_Divider:inst|clk_div_param[3]~head_lut Clk_Divider:inst|Equal0~1 Clk_Divider:inst|Equal0~4 Clk_Divider:inst|Equal0~10 Clk_Divider:inst|Add0~69 Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.512 ns" { freq2ClkDiv:inst1|Div[3] {} Clk_Divider:inst|clk_div_param[3]~head_lut {} Clk_Divider:inst|Equal0~1 {} Clk_Divider:inst|Equal0~4 {} Clk_Divider:inst|Equal0~10 {} Clk_Divider:inst|Add0~69 {} Clk_Divider:inst|clk_div_param[8] {} } { 0.000ns 0.324ns 1.193ns 0.280ns 0.453ns 0.918ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider:inst|clk_div_param[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider:inst|clk_div_param[8] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK_IN CLK_IN~clkctrl freq2ClkDiv:inst1|Div[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} freq2ClkDiv:inst1|Div[3] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "freq2ClkDiv:inst1\|Div\[1\] FREQ_in\[10\] CLK_IN 8.314 ns register " "Info: tsu for register \"freq2ClkDiv:inst1\|Div\[1\]\" (data pin = \"FREQ_in\[10\]\", clock pin = \"CLK_IN\") is 8.314 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.025 ns + Longest pin register " "Info: + Longest pin to register delay is 11.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns FREQ_in\[10\] 1 PIN PIN_C15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C15; Fanout = 4; PIN Node = 'FREQ_in\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ_in[10] } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 56 -224 -56 72 "FREQ_in\[13..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.068 ns) + CELL(0.275 ns) 6.183 ns freq2ClkDiv:inst1\|Equal0~0 2 COMB LCCOMB_X41_Y34_N18 5 " "Info: 2: + IC(5.068 ns) + CELL(0.275 ns) = 6.183 ns; Loc. = LCCOMB_X41_Y34_N18; Fanout = 5; COMB Node = 'freq2ClkDiv:inst1\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { FREQ_in[10] freq2ClkDiv:inst1|Equal0~0 } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.393 ns) 7.046 ns freq2ClkDiv:inst1\|Equal0~4 3 COMB LCCOMB_X42_Y34_N22 4 " "Info: 3: + IC(0.470 ns) + CELL(0.393 ns) = 7.046 ns; Loc. = LCCOMB_X42_Y34_N22; Fanout = 4; COMB Node = 'freq2ClkDiv:inst1\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { freq2ClkDiv:inst1|Equal0~0 freq2ClkDiv:inst1|Equal0~4 } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.376 ns) 8.335 ns freq2ClkDiv:inst1\|WideNor0~2 4 COMB LCCOMB_X38_Y34_N10 2 " "Info: 4: + IC(0.913 ns) + CELL(0.376 ns) = 8.335 ns; Loc. = LCCOMB_X38_Y34_N10; Fanout = 2; COMB Node = 'freq2ClkDiv:inst1\|WideNor0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { freq2ClkDiv:inst1|Equal0~4 freq2ClkDiv:inst1|WideNor0~2 } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.150 ns) 9.435 ns freq2ClkDiv:inst1\|WideOr6 5 COMB LCCOMB_X41_Y33_N0 1 " "Info: 5: + IC(0.950 ns) + CELL(0.150 ns) = 9.435 ns; Loc. = LCCOMB_X41_Y33_N0; Fanout = 1; COMB Node = 'freq2ClkDiv:inst1\|WideOr6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { freq2ClkDiv:inst1|WideNor0~2 freq2ClkDiv:inst1|WideOr6 } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.366 ns) 11.025 ns freq2ClkDiv:inst1\|Div\[1\] 6 REG LCFF_X37_Y34_N1 3 " "Info: 6: + IC(1.224 ns) + CELL(0.366 ns) = 11.025 ns; Loc. = LCFF_X37_Y34_N1; Fanout = 3; REG Node = 'freq2ClkDiv:inst1\|Div\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { freq2ClkDiv:inst1|WideOr6 freq2ClkDiv:inst1|Div[1] } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 21.77 % ) " "Info: Total cell delay = 2.400 ns ( 21.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.625 ns ( 78.23 % ) " "Info: Total interconnect delay = 8.625 ns ( 78.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.025 ns" { FREQ_in[10] freq2ClkDiv:inst1|Equal0~0 freq2ClkDiv:inst1|Equal0~4 freq2ClkDiv:inst1|WideNor0~2 freq2ClkDiv:inst1|WideOr6 freq2ClkDiv:inst1|Div[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.025 ns" { FREQ_in[10] {} FREQ_in[10]~combout {} freq2ClkDiv:inst1|Equal0~0 {} freq2ClkDiv:inst1|Equal0~4 {} freq2ClkDiv:inst1|WideNor0~2 {} freq2ClkDiv:inst1|WideOr6 {} freq2ClkDiv:inst1|Div[1] {} } { 0.000ns 0.000ns 5.068ns 0.470ns 0.913ns 0.950ns 1.224ns } { 0.000ns 0.840ns 0.275ns 0.393ns 0.376ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.675 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_IN\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.675 ns freq2ClkDiv:inst1\|Div\[1\] 3 REG LCFF_X37_Y34_N1 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X37_Y34_N1; Fanout = 3; REG Node = 'freq2ClkDiv:inst1\|Div\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLK_IN~clkctrl freq2ClkDiv:inst1|Div[1] } "NODE_NAME" } } { "freq2ClkDiv.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/freq2ClkDiv.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLK_IN CLK_IN~clkctrl freq2ClkDiv:inst1|Div[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} freq2ClkDiv:inst1|Div[1] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.025 ns" { FREQ_in[10] freq2ClkDiv:inst1|Equal0~0 freq2ClkDiv:inst1|Equal0~4 freq2ClkDiv:inst1|WideNor0~2 freq2ClkDiv:inst1|WideOr6 freq2ClkDiv:inst1|Div[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.025 ns" { FREQ_in[10] {} FREQ_in[10]~combout {} freq2ClkDiv:inst1|Equal0~0 {} freq2ClkDiv:inst1|Equal0~4 {} freq2ClkDiv:inst1|WideNor0~2 {} freq2ClkDiv:inst1|WideOr6 {} freq2ClkDiv:inst1|Div[1] {} } { 0.000ns 0.000ns 5.068ns 0.470ns 0.913ns 0.950ns 1.224ns } { 0.000ns 0.840ns 0.275ns 0.393ns 0.376ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLK_IN CLK_IN~clkctrl freq2ClkDiv:inst1|Div[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} freq2ClkDiv:inst1|Div[1] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_IN Sin_out\[7\] SinTableTC:inst25\|Q\[7\] 7.963 ns register " "Info: tco from clock \"CLK_IN\" to destination pin \"Sin_out\[7\]\" through register \"SinTableTC:inst25\|Q\[7\]\" is 7.963 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns SinTableTC:inst25\|Q\[7\] 3 REG LCFF_X47_Y16_N25 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X47_Y16_N25; Fanout = 1; REG Node = 'SinTableTC:inst25\|Q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK_IN~clkctrl SinTableTC:inst25|Q[7] } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/SinTableTC.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK_IN CLK_IN~clkctrl SinTableTC:inst25|Q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} SinTableTC:inst25|Q[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SinTableTC.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/SinTableTC.vhd" 289 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.033 ns + Longest register pin " "Info: + Longest register to pin delay is 5.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SinTableTC:inst25\|Q\[7\] 1 REG LCFF_X47_Y16_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y16_N25; Fanout = 1; REG Node = 'SinTableTC:inst25\|Q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SinTableTC:inst25|Q[7] } "NODE_NAME" } } { "SinTableTC.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/SinTableTC.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.225 ns) + CELL(2.808 ns) 5.033 ns Sin_out\[7\] 2 PIN PIN_AE20 0 " "Info: 2: + IC(2.225 ns) + CELL(2.808 ns) = 5.033 ns; Loc. = PIN_AE20; Fanout = 0; PIN Node = 'Sin_out\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { SinTableTC:inst25|Q[7] Sin_out[7] } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -80 1168 1344 -64 "Sin_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 55.79 % ) " "Info: Total cell delay = 2.808 ns ( 55.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.225 ns ( 44.21 % ) " "Info: Total interconnect delay = 2.225 ns ( 44.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { SinTableTC:inst25|Q[7] Sin_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.033 ns" { SinTableTC:inst25|Q[7] {} Sin_out[7] {} } { 0.000ns 2.225ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK_IN CLK_IN~clkctrl SinTableTC:inst25|Q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} SinTableTC:inst25|Q[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { SinTableTC:inst25|Q[7] Sin_out[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.033 ns" { SinTableTC:inst25|Q[7] {} Sin_out[7] {} } { 0.000ns 2.225ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Clk_Divider:inst\|clk_out_sig RESETn CLK_IN -0.944 ns register " "Info: th for register \"Clk_Divider:inst\|clk_out_sig\" (data pin = \"RESETn\", clock pin = \"CLK_IN\") is -0.944 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.669 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { -104 -200 -32 -88 "CLK_IN" "" } { -112 210 456 -96 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns Clk_Divider:inst\|clk_out_sig 3 REG LCFF_X36_Y33_N9 1 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X36_Y33_N9; Fanout = 1; REG Node = 'Clk_Divider:inst\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLK_IN~clkctrl Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider:inst|clk_out_sig {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.879 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETn 1 CLK PIN_P1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 10; CLK Node = 'RESETn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "FREQ2SIN.bdf" "" { Schematic "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/FREQ2SIN.bdf" { { 184 -200 -32 200 "RESETn" "" } { 192 202 544 212 "RESETn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.220 ns) + CELL(0.660 ns) 3.879 ns Clk_Divider:inst\|clk_out_sig 2 REG LCFF_X36_Y33_N9 1 " "Info: 2: + IC(2.220 ns) + CELL(0.660 ns) = 3.879 ns; Loc. = LCFF_X36_Y33_N9; Fanout = 1; REG Node = 'Clk_Divider:inst\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { RESETn Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "Clk_Divider.vhd" "" { Text "C:/Users/sakopzon/Desktop/alexKopzon/LabEE/PROJECT/soundPlayer/Clk_Divider.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 42.77 % ) " "Info: Total cell delay = 1.659 ns ( 42.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.220 ns ( 57.23 % ) " "Info: Total interconnect delay = 2.220 ns ( 57.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.879 ns" { RESETn Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.879 ns" { RESETn {} RESETn~combout {} Clk_Divider:inst|clk_out_sig {} } { 0.000ns 0.000ns 2.220ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider:inst|clk_out_sig {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.879 ns" { RESETn Clk_Divider:inst|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.879 ns" { RESETn {} RESETn~combout {} Clk_Divider:inst|clk_out_sig {} } { 0.000ns 0.000ns 2.220ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 08 14:03:23 2017 " "Info: Processing ended: Sun Jan 08 14:03:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Info: Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
