// Seed: 2978195710
module module_0 (
    id_1
);
  output wor id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout tri0 id_1;
  assign id_2 = id_1;
  generate
    assign id_1 = -1;
  endgenerate
  parameter id_4 = -1;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_1 = 0;
  wire id_5;
endmodule
module module_2 #(
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd11,
    parameter id_3 = 32'd68
) (
    input uwire id_0,
    input uwire _id_1,
    input uwire _id_2,
    input supply0 _id_3,
    output logic id_4,
    input wor id_5,
    output logic id_6,
    input wor id_7
);
  logic [7:0][id_3 : id_1] id_9;
  assign id_6 = 1 | id_5;
  always begin : LABEL_0
    if (1'b0) id_6 <= -1'b0;
    else begin : LABEL_1
      id_4 <= id_7;
    end
    $unsigned(98);
    ;
    @(*)
    if (1) begin : LABEL_2
      id_4 <= (-1);
    end
  end
  wire id_10;
  ;
  module_0 modCall_1 (id_10);
  assign modCall_1.id_1 = 0;
endmodule
