Fitter report for top_module
Wed Apr 09 20:57:32 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ALTSYNCRAM
 25. |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ALTSYNCRAM
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Apr 09 20:57:32 2025       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; top_module                                  ;
; Top-level Entity Name              ; top_module                                  ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,916 / 114,480 ( 4 % )                     ;
;     Total combinational functions  ; 3,908 / 114,480 ( 3 % )                     ;
;     Dedicated logic registers      ; 2,165 / 114,480 ( 2 % )                     ;
; Total registers                    ; 2165                                        ;
; Total pins                         ; 16 / 529 ( 3 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 112,782 / 3,981,312 ( 3 % )                 ;
; Embedded Multiplier 9-bit elements ; 128 / 532 ( 24 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE115F29C7                         ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.4%      ;
;     Processor 3            ;   3.0%      ;
;     Processor 4            ;   2.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                 ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[0]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a0  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[1]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a1  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[2]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a2  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[3]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a3  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[4]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a4  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[5]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a5  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[6]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a6  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[7]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a7  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[8]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a8  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[9]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a9  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[10]                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a10 ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[11]                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a11 ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[12]                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a12 ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_cos_data[13]                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ram_block1a13 ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[0]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a0  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[1]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a1  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[2]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a2  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[3]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a3  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[4]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a4  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[5]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a5  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[6]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a6  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[7]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a7  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[8]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a8  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[9]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a9  ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[10]                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a10 ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[11]                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a11 ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[12]                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a12 ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[13]                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ram_block1a13 ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~1             ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                                  ;                  ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_4                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_5                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_5   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_6                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_6   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_6   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_7                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_7   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_7   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_8                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_8   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_8   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_9                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_9   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_9   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_10                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_10  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_10  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_11                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_11  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_11  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_12                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_12  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_12  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_13                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_13  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_13  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_14                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_14  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_14  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_15                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_15  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_15  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_16                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_16  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_16  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_17                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_17  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_17  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_18                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_18  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_18  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_19                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_19  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_4                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_5                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_6                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_7                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_7  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_8                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_8  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_8  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_9                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_9  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_9  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_10                                                                             ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_10 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_10 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_11                                                                             ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_11 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_11 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_12                                                                             ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_12 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_12 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_13                                                                             ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_13 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_13 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_14                                                                             ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_14 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_14 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_15                                                                             ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_15 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_4                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_5                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_6                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_7                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_7  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_8                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_8  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_8  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_9                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_9  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_9  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_10                                                                             ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_10 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_10 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_11                                                                             ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_11 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_11 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_12                                                                             ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_12 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_12 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_13                                                                             ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_13 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_13 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_14                                                                             ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_14 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_14 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_15                                                                             ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_15 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_4                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_5                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_5   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_6                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_6   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_6   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_7                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_7   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_4                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_5                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_5   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_6                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_6   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_6   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_7                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_7   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_4                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_5                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_6                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_7                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_4                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_5                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_6                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_7                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_4                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_5                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_5   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_6                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_6   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_6   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_7                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_7   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_7   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_8                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_8   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_8   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_9                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_9   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_9   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_10                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_10  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_10  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_11                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_11  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_4                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_5                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_5   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_6                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_6   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_6   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_7                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_7   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[6]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_cos_data[13]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[6]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_1                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_2                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_3                                                                               ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3                                         ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3                                                                              ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6867 ) ; 0.00 % ( 0 / 6867 )        ; 0.00 % ( 0 / 6867 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6867 ) ; 0.00 % ( 0 / 6867 )        ; 0.00 % ( 0 / 6867 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6857 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Digital chipset design/FFT_Parallel_lab/Quartus/output_files/top_module.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 4,916 / 114,480 ( 4 % )     ;
;     -- Combinational with no register       ; 2751                        ;
;     -- Register only                        ; 1008                        ;
;     -- Combinational with a register        ; 1157                        ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 441                         ;
;     -- 3 input functions                    ; 2875                        ;
;     -- <=2 input functions                  ; 592                         ;
;     -- Register only                        ; 1008                        ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 1885                        ;
;     -- arithmetic mode                      ; 2023                        ;
;                                             ;                             ;
; Total registers*                            ; 2,165 / 117,053 ( 2 % )     ;
;     -- Dedicated logic registers            ; 2,165 / 114,480 ( 2 % )     ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )           ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 402 / 7,155 ( 6 % )         ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 16 / 529 ( 3 % )            ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )              ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )               ;
;                                             ;                             ;
; M9Ks                                        ; 19 / 432 ( 4 % )            ;
; Total block memory bits                     ; 112,782 / 3,981,312 ( 3 % ) ;
; Total block memory implementation bits      ; 175,104 / 3,981,312 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 128 / 532 ( 24 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )               ;
; Global signals                              ; 9                           ;
;     -- Global clocks                        ; 9 / 20 ( 45 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )               ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 2.6% / 2.9% / 2.2%          ;
; Peak interconnect usage (total/H/V)         ; 15.8% / 17.6% / 13.2%       ;
; Maximum fan-out                             ; 2239                        ;
; Highest non-global fan-out                  ; 329                         ;
; Total fan-out                               ; 20871                       ;
; Average fan-out                             ; 2.92                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 4916 / 114480 ( 4 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 2751                  ; 0                              ;
;     -- Register only                        ; 1008                  ; 0                              ;
;     -- Combinational with a register        ; 1157                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 441                   ; 0                              ;
;     -- 3 input functions                    ; 2875                  ; 0                              ;
;     -- <=2 input functions                  ; 592                   ; 0                              ;
;     -- Register only                        ; 1008                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1885                  ; 0                              ;
;     -- arithmetic mode                      ; 2023                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 2165                  ; 0                              ;
;     -- Dedicated logic registers            ; 2165 / 114480 ( 2 % ) ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 402 / 7155 ( 6 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 16                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 128 / 532 ( 24 % )    ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 112782                ; 0                              ;
; Total RAM block bits                        ; 175104                ; 0                              ;
; M9K                                         ; 19 / 432 ( 4 % )      ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 9 / 24 ( 37 % )       ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 23430                 ; 5                              ;
;     -- Registered Connections               ; 6001                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 7                     ; 0                              ;
;     -- Output Ports                         ; 9                     ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk     ; Y2    ; 2        ; 0            ; 36           ; 14           ; 2247                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; data_in ; G12   ; 8        ; 27           ; 73           ; 7            ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; key[0]  ; R5    ; 2        ; 0            ; 32           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; key[1]  ; C22   ; 7        ; 96           ; 73           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; key[2]  ; C24   ; 7        ; 98           ; 73           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; key[3]  ; H8    ; 8        ; 11           ; 73           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; rst_n   ; M23   ; 6        ; 115          ; 40           ; 7            ; 329                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; seg[0] ; AG17  ; 4        ; 62           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seg[1] ; AF16  ; 4        ; 65           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seg[2] ; V5    ; 2        ; 0            ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seg[3] ; AF26  ; 4        ; 89           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seg[4] ; AG21  ; 4        ; 74           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seg[5] ; D22   ; 7        ; 111          ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seg[6] ; AF20  ; 4        ; 85           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; seg[7] ; K2    ; 1        ; 0            ; 55           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; tx_o   ; G9    ; 8        ; 13           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 5 / 56 ( 9 % ) ; 2.5V          ; --           ;
; 2        ; 3 / 63 ( 5 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 73 ( 0 % ) ; 2.5V          ; --           ;
; 4        ; 5 / 71 ( 7 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 65 ( 0 % ) ; 2.5V          ; --           ;
; 6        ; 2 / 58 ( 3 % ) ; 3.3V          ; --           ;
; 7        ; 3 / 72 ( 4 % ) ; 2.5V          ; --           ;
; 8        ; 3 / 71 ( 4 % ) ; 3.3V          ; --           ;
+----------+----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; seg[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; seg[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; seg[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; seg[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; seg[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; key[1]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; key[2]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; seg[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; tx_o                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; data_in                                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; key[3]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; seg[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; rst_n                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; key[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; seg[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; clk                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; key[0]   ; Incomplete set of assignments ;
; key[1]   ; Incomplete set of assignments ;
; key[2]   ; Incomplete set of assignments ;
; key[3]   ; Incomplete set of assignments ;
; tx_o     ; Missing drive strength        ;
; seg[0]   ; Incomplete set of assignments ;
; seg[1]   ; Incomplete set of assignments ;
; seg[2]   ; Incomplete set of assignments ;
; seg[3]   ; Incomplete set of assignments ;
; seg[4]   ; Incomplete set of assignments ;
; seg[5]   ; Incomplete set of assignments ;
; seg[6]   ; Incomplete set of assignments ;
; seg[7]   ; Incomplete set of assignments ;
; key[0]   ; Missing location assignment   ;
; key[1]   ; Missing location assignment   ;
; key[2]   ; Missing location assignment   ;
; key[3]   ; Missing location assignment   ;
; seg[0]   ; Missing location assignment   ;
; seg[1]   ; Missing location assignment   ;
; seg[2]   ; Missing location assignment   ;
; seg[3]   ; Missing location assignment   ;
; seg[4]   ; Missing location assignment   ;
; seg[5]   ; Missing location assignment   ;
; seg[6]   ; Missing location assignment   ;
; seg[7]   ; Missing location assignment   ;
+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                               ; Entity Name              ; Library Name ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |top_module                                                  ; 4916 (1)    ; 2165 (0)                  ; 0 (0)         ; 112782      ; 19   ; 128          ; 0       ; 64        ; 16   ; 0            ; 2751 (1)     ; 1008 (0)          ; 1157 (0)         ; |top_module                                                                                                                                                                                                                       ; top_module               ; work         ;
;    |INVERT_ADDR:INVERT_ADDR|                                 ; 64 (64)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 36 (36)           ; 20 (20)          ; |top_module|INVERT_ADDR:INVERT_ADDR                                                                                                                                                                                               ; INVERT_ADDR              ; work         ;
;    |MODIFY_FFT:MODIFY_FFT|                                   ; 4642 (0)    ; 1943 (0)                  ; 0 (0)         ; 112782      ; 19   ; 128          ; 0       ; 64        ; 0    ; 0            ; 2699 (0)     ; 902 (0)           ; 1041 (0)         ; |top_module|MODIFY_FFT:MODIFY_FFT                                                                                                                                                                                                 ; MODIFY_FFT               ; work         ;
;       |final_state:final_state_ins|                          ; 659 (0)     ; 202 (0)                   ; 0 (0)         ; 26624       ; 4    ; 32           ; 0       ; 16        ; 0    ; 0            ; 453 (0)      ; 102 (0)           ; 104 (0)          ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins                                                                                                                                                                     ; final_state              ; work         ;
;          |MODIFY_RADIX2:modify_radix2_inst|                  ; 492 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 32           ; 0       ; 16        ; 0    ; 0            ; 439 (0)      ; 0 (0)             ; 53 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst                                                                                                                                    ; MODIFY_RADIX2            ; work         ;
;             |modifying_adder:modifying_adder|                ; 160 (160)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (108)    ; 0 (0)             ; 52 (52)          ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder                                                                                                    ; modifying_adder          ; work         ;
;             |multiply:multiply1|                             ; 164 (72)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 163 (72)     ; 0 (0)             ; 1 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1                                                                                                                 ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0|mult_66t:auto_generated                                                                          ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1|mult_66t:auto_generated                                                                          ; mult_66t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2|mult_66t:auto_generated                                                                          ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 1 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 1 (1)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3|mult_66t:auto_generated                                                                          ; mult_66t                 ; work         ;
;             |multiply:multiply2|                             ; 168 (72)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 168 (72)     ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2                                                                                                                 ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_o9t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0|mult_o9t:auto_generated                                                                          ; mult_o9t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_o9t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1|mult_o9t:auto_generated                                                                          ; mult_o9t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_o9t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2|mult_o9t:auto_generated                                                                          ; mult_o9t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3                                                                                                  ; lpm_mult                 ; work         ;
;                   |mult_o9t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3|mult_o9t:auto_generated                                                                          ; mult_o9t                 ; work         ;
;          |RAM:ram_data_store|                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store                                                                                                                                                  ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                                          ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated                                                                                           ; altsyncram_ssd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                                          ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated                                                                                           ; altsyncram_ssd1          ; work         ;
;          |demultiplexor:demux_inst|                          ; 149 (149)   ; 146 (146)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 97 (97)           ; 50 (50)          ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst                                                                                                                                            ; demultiplexor            ; work         ;
;          |final_addres_generator:final_addres_generator_ins| ; 32 (32)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 5 (5)             ; 16 (16)          ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins                                                                                                                   ; final_addres_generator   ; work         ;
;          |multiplexor:mux_inst|                              ; 35 (35)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 34 (34)          ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst                                                                                                                                                ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                              ; tw_factor_generator      ; work         ;
;             |M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins                                                                                          ; M_TWIDLE_14_bit          ; work         ;
;                |altsyncram:m_cos_rtl_0|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7168        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0                                                                   ; altsyncram               ; work         ;
;                   |altsyncram_sp81:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7168        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated                                    ; altsyncram_sp81          ; work         ;
;                |altsyncram:m_sin_rtl_0|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7168        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0                                                                   ; altsyncram               ; work         ;
;                   |altsyncram_rp81:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7168        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated                                    ; altsyncram_rp81          ; work         ;
;       |first_state:first_state_ins|                          ; 379 (0)     ; 251 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 120 (0)           ; 132 (0)          ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins                                                                                                                                                                     ; first_state              ; work         ;
;          |RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst|       ; 128 (128)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (101)    ; 0 (0)             ; 27 (27)          ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst                                                                                                                         ; RADIX_WITH_NO_MULTIPLIER ; work         ;
;          |RAM:ram_data_store|                                ; 100 (100)   ; 99 (99)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 49 (49)           ; 50 (50)          ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store                                                                                                                                                  ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                                          ; altsyncram               ; work         ;
;                |altsyncram_ffi1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated                                                                                           ; altsyncram_ffi1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                                          ; altsyncram               ; work         ;
;                |altsyncram_ffi1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated                                                                                           ; altsyncram_ffi1          ; work         ;
;          |addres_1st_generator:addres_1st_generator|         ; 49 (49)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 26 (26)          ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator                                                                                                                           ; addres_1st_generator     ; work         ;
;          |demultiplexor:demux_inst|                          ; 100 (100)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 71 (71)           ; 28 (28)          ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst                                                                                                                                            ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 35 (35)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 34 (34)          ; |top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst                                                                                                                                                ; multiplexor              ; work         ;
;       |inter_state:processor[2].inter_state_ins|             ; 465 (0)     ; 154 (0)                   ; 0 (0)         ; 8192        ; 1    ; 16           ; 0       ; 8         ; 0    ; 0            ; 311 (0)      ; 95 (0)            ; 59 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins                                                                                                                                                        ; inter_state              ; work         ;
;          |RADIX:radix2_inst|                                 ; 292 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 288 (0)      ; 0 (0)             ; 4 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst                                                                                                                                      ; RADIX                    ; work         ;
;             |adder:adder_inst|                               ; 142 (142)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 138 (138)    ; 0 (0)             ; 4 (4)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst                                                                                                                     ; adder                    ; work         ;
;             |multiply:multiply_inst|                         ; 150 (56)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 150 (56)     ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst                                                                                                               ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;          |RAM:ram_data_store|                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store                                                                                                                                     ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_usd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_usd1:auto_generated                                                                              ; altsyncram_usd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_usd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_usd1:auto_generated                                                                              ; altsyncram_usd1          ; work         ;
;          |addres_generator:addres_generator_ins|             ; 40 (40)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 20 (20)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins                                                                                                                  ; addres_generator         ; work         ;
;          |demultiplexor:demux_inst|                          ; 101 (101)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 94 (94)           ; 5 (5)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst                                                                                                                               ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 35 (35)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 33 (33)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst                                                                                                                                   ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                 ; tw_factor_generator      ; work         ;
;             |tw_factor_for_sec:tw_factor_for_sec_ins|        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_sec:tw_factor_for_sec_ins                                                                         ; tw_factor_for_sec        ; work         ;
;       |inter_state:processor[3].inter_state_ins|             ; 555 (0)     ; 222 (0)                   ; 0 (0)         ; 12288       ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 331 (0)      ; 102 (0)           ; 122 (0)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins                                                                                                                                                        ; inter_state              ; work         ;
;          |RADIX:radix2_inst|                                 ; 358 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 306 (0)      ; 0 (0)             ; 52 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst                                                                                                                                      ; RADIX                    ; work         ;
;             |adder:adder_inst|                               ; 192 (192)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 140 (140)    ; 0 (0)             ; 52 (52)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|adder:adder_inst                                                                                                                     ; adder                    ; work         ;
;             |multiply:multiply_inst|                         ; 166 (72)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 166 (72)     ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst                                                                                                               ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;          |RAM:ram_data_store|                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store                                                                                                                                     ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;          |addres_generator:addres_generator_ins|             ; 42 (42)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 4 (4)             ; 17 (17)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins                                                                                                                  ; addres_generator         ; work         ;
;          |demultiplexor:demux_inst|                          ; 149 (149)   ; 146 (146)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 94 (94)           ; 53 (53)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst                                                                                                                               ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 52 (52)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 49 (49)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst                                                                                                                                   ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 6 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 2 (0)             ; 3 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                 ; tw_factor_generator      ; work         ;
;             |tw_factor_for_3th:tw_factor_for_3th_ins|        ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 3 (3)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_3th:tw_factor_for_3th_ins                                                                         ; tw_factor_for_3th        ; work         ;
;       |inter_state:processor[4].inter_state_ins|             ; 571 (0)     ; 235 (0)                   ; 0 (0)         ; 12288       ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 336 (0)      ; 105 (0)           ; 130 (0)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins                                                                                                                                                        ; inter_state              ; work         ;
;          |RADIX:radix2_inst|                                 ; 358 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 310 (0)      ; 0 (0)             ; 48 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst                                                                                                                                      ; RADIX                    ; work         ;
;             |adder:adder_inst|                               ; 192 (192)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (144)    ; 0 (0)             ; 48 (48)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|adder:adder_inst                                                                                                                     ; adder                    ; work         ;
;             |multiply:multiply_inst|                         ; 166 (72)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 166 (72)     ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst                                                                                                               ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;          |RAM:ram_data_store|                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store                                                                                                                                     ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;          |addres_generator:addres_generator_ins|             ; 41 (41)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 2 (2)             ; 18 (18)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins                                                                                                                  ; addres_generator         ; work         ;
;          |demultiplexor:demux_inst|                          ; 149 (149)   ; 146 (146)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 98 (98)           ; 48 (48)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst                                                                                                                               ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 52 (52)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 48 (48)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst                                                                                                                                   ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 16 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                 ; tw_factor_generator      ; work         ;
;             |tw_factor_for_4th:tw_factor_for_4th_ins|        ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 16 (16)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_4th:tw_factor_for_4th_ins                                                                         ; tw_factor_for_4th        ; work         ;
;       |inter_state:processor[5].inter_state_ins|             ; 570 (0)     ; 243 (0)                   ; 0 (0)         ; 12288       ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 327 (0)      ; 97 (0)            ; 146 (0)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins                                                                                                                                                        ; inter_state              ; work         ;
;          |RADIX:radix2_inst|                                 ; 358 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 309 (0)      ; 0 (0)             ; 49 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst                                                                                                                                      ; RADIX                    ; work         ;
;             |adder:adder_inst|                               ; 192 (192)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (143)    ; 0 (0)             ; 49 (49)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|adder:adder_inst                                                                                                                     ; adder                    ; work         ;
;             |multiply:multiply_inst|                         ; 166 (72)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 166 (72)     ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst                                                                                                               ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;          |RAM:ram_data_store|                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store                                                                                                                                     ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;          |addres_generator:addres_generator_ins|             ; 35 (35)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 20 (20)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins                                                                                                                  ; addres_generator         ; work         ;
;          |demultiplexor:demux_inst|                          ; 149 (149)   ; 146 (146)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 96 (96)           ; 51 (51)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst                                                                                                                               ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 51 (51)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 49 (49)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst                                                                                                                                   ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                 ; tw_factor_generator      ; work         ;
;             |tw_factor_for_5th:tw_factor_for_5th_ins|        ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_5th:tw_factor_for_5th_ins                                                                         ; tw_factor_for_5th        ; work         ;
;       |inter_state:processor[6].inter_state_ins|             ; 608 (0)     ; 244 (0)                   ; 0 (0)         ; 12288       ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 364 (0)      ; 98 (0)            ; 146 (0)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins                                                                                                                                                        ; inter_state              ; work         ;
;          |RADIX:radix2_inst|                                 ; 358 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 309 (0)      ; 0 (0)             ; 49 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst                                                                                                                                      ; RADIX                    ; work         ;
;             |adder:adder_inst|                               ; 192 (192)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (143)    ; 0 (0)             ; 49 (49)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|adder:adder_inst                                                                                                                     ; adder                    ; work         ;
;             |multiply:multiply_inst|                         ; 166 (72)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 166 (72)     ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst                                                                                                               ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;          |RAM:ram_data_store|                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store                                                                                                                                     ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;          |addres_generator:addres_generator_ins|             ; 36 (36)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 20 (20)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins                                                                                                                  ; addres_generator         ; work         ;
;          |demultiplexor:demux_inst|                          ; 149 (149)   ; 146 (146)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 98 (98)           ; 49 (49)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst                                                                                                                               ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 51 (51)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 50 (50)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst                                                                                                                                   ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 65 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 0 (0)             ; 29 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                 ; tw_factor_generator      ; work         ;
;             |tw_factor_for_6th:tw_factor_for_6th_ins|        ; 65 (65)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 29 (29)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_6th:tw_factor_for_6th_ins                                                                         ; tw_factor_for_6th        ; work         ;
;       |inter_state:processor[7].inter_state_ins|             ; 679 (0)     ; 245 (0)                   ; 0 (0)         ; 12430       ; 4    ; 16           ; 0       ; 8         ; 0    ; 0            ; 434 (0)      ; 99 (0)            ; 146 (0)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins                                                                                                                                                        ; inter_state              ; work         ;
;          |RADIX:radix2_inst|                                 ; 358 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 309 (0)      ; 0 (0)             ; 49 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst                                                                                                                                      ; RADIX                    ; work         ;
;             |adder:adder_inst|                               ; 192 (192)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (143)    ; 0 (0)             ; 49 (49)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst                                                                                                                     ; adder                    ; work         ;
;             |multiply:multiply_inst|                         ; 166 (72)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 166 (72)     ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst                                                                                                               ; multiply                 ; work         ;
;                |lpm_mult:Mult0|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult1|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;                |lpm_mult:Mult2|                              ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_66t:auto_generated|                  ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated                                                                        ; mult_66t                 ; work         ;
;                |lpm_mult:Mult3|                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3                                                                                                ; lpm_mult                 ; work         ;
;                   |mult_46t:auto_generated|                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                        ; mult_46t                 ; work         ;
;          |RAM:ram_data_store|                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store                                                                                                                                     ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                             ; altsyncram               ; work         ;
;                |altsyncram_ssd1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated                                                                              ; altsyncram_ssd1          ; work         ;
;          |addres_generator:addres_generator_ins|             ; 37 (36)     ; 21 (20)                   ; 0 (0)         ; 142         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 1 (1)             ; 20 (19)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins                                                                                                                  ; addres_generator         ; work         ;
;             |shift_register:shift_reg_inst|                  ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 142         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst                                                                                    ; shift_register           ; work         ;
;                |altshift_taps:data_rtl_0|                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 142         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0                                                           ; altshift_taps            ; work         ;
;                   |shift_taps_e6m:auto_generated|            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 142         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated                             ; shift_taps_e6m           ; work         ;
;                      |altsyncram_0e81:altsyncram2|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 142         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2 ; altsyncram_0e81          ; work         ;
;                      |cntr_4pf:cntr1|                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|cntr_4pf:cntr1              ; cntr_4pf                 ; work         ;
;          |demultiplexor:demux_inst|                          ; 149 (149)   ; 146 (146)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 97 (97)           ; 50 (50)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst                                                                                                                               ; demultiplexor            ; work         ;
;          |multiplexor:mux_inst|                              ; 51 (51)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 49 (49)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst                                                                                                                                   ; multiplexor              ; work         ;
;          |tw_factor_generator:tw_factor_gen_inst|            ; 137 (0)     ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (0)      ; 0 (0)             ; 31 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst                                                                                                                 ; tw_factor_generator      ; work         ;
;             |tw_factor_for_7th:tw_factor_for_7th_ins|        ; 137 (137)   ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (106)    ; 0 (0)             ; 31 (31)          ; |top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|tw_factor_generator:tw_factor_gen_inst|tw_factor_for_7th:tw_factor_for_7th_ins                                                                         ; tw_factor_for_7th        ; work         ;
;       |out_state:out_state_ins|                              ; 163 (0)     ; 147 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 84 (0)            ; 63 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins                                                                                                                                                                         ; out_state                ; work         ;
;          |RAM:ram_data_store|                                ; 136 (136)   ; 133 (133)                 ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 83 (83)           ; 50 (50)          ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store                                                                                                                                                      ; RAM                      ; work         ;
;             |altsyncram:mem_Im_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0                                                                                                                              ; altsyncram               ; work         ;
;                |altsyncram_80h1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated                                                                                               ; altsyncram_80h1          ; work         ;
;             |altsyncram:mem_Re_rtl_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0                                                                                                                              ; altsyncram               ; work         ;
;                |altsyncram_80h1:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated                                                                                               ; altsyncram_80h1          ; work         ;
;          |out_addres_generator:out_addres_generator|         ; 27 (27)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 1 (1)             ; 13 (13)          ; |top_module|MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator                                                                                                                               ; out_addres_generator     ; work         ;
;    |PROCESS_O_DATA:PROCESS_O_DATA|                           ; 87 (87)     ; 83 (83)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 57 (57)           ; 26 (26)          ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA                                                                                                                                                                                         ; PROCESS_O_DATA           ; work         ;
;    |uart_rx:UART_RX|                                         ; 71 (71)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 9 (9)             ; 38 (38)          ; |top_module|uart_rx:UART_RX                                                                                                                                                                                                       ; uart_rx                  ; work         ;
;    |uart_tx:UART_TX|                                         ; 52 (52)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 4 (4)             ; 33 (33)          ; |top_module|uart_tx:UART_TX                                                                                                                                                                                                       ; uart_tx                  ; work         ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; key[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; key[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; key[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; key[3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; tx_o    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; key[0]                                                                                                                                          ;                   ;         ;
; key[1]                                                                                                                                          ;                   ;         ;
; key[2]                                                                                                                                          ;                   ;         ;
; key[3]                                                                                                                                          ;                   ;         ;
; clk                                                                                                                                             ;                   ;         ;
; rst_n                                                                                                                                           ;                   ;         ;
;      - uart_tx:UART_TX|tx_bits[0]                                                                                                               ; 0                 ; 6       ;
;      - uart_tx:UART_TX|tx_bits[1]                                                                                                               ; 0                 ; 6       ;
;      - uart_tx:UART_TX|tx_bits[2]                                                                                                               ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[0]                                                                                                                ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[1]                                                                                                                ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[2]                                                                                                                ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[3]                                                                                                                ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[4]                                                                                                                ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[5]                                                                                                                ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[6]                                                                                                                ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[7]                                                                                                                ; 0                 ; 6       ;
;      - uart_tx:UART_TX|tx_o                                                                                                                     ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                       ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                  ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                  ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                  ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                     ; 0                 ; 6       ;
;      - uart_tx:UART_TX|state.s_start1                                                                                                           ; 0                 ; 6       ;
;      - uart_tx:UART_TX|state.s_start2                                                                                                           ; 0                 ; 6       ;
;      - uart_tx:UART_TX|state.s_wr                                                                                                               ; 0                 ; 6       ;
;      - uart_tx:UART_TX|state.s_stop                                                                                                             ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[0]                                                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[1]                                                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[2]                                                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[3]                                                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[4]                                                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[5]                                                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[6]                                                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[7]                                                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[8]                                                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[9]                                                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[10]                                                                                                                  ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[11]                                                                                                                  ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[12]                                                                                                                  ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[13]                                                                                                                  ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[14]                                                                                                                  ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[15]                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[0]                                                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[1]                                                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[2]                                                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[3]                                                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[4]                                                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[5]                                                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[6]                                                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[7]                                                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[8]                                                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[9]                                                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[10]                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[11]                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[12]                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[13]                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[14]                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[15]                                                                                                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - uart_tx:UART_TX|state.s_idle                                                                                                             ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|cur_state.READ                                                                                             ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WRITE                                                                                            ; 0                 ; 6       ;
;      - uart_tx:UART_TX|state.s_done                                                                                                             ; 0                 ; 6       ;
;      - uart_tx:UART_TX|en_cnt                                                                                                                   ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|data_out[7]~0                                                                                              ; 0                 ; 6       ;
;      - uart_tx:UART_TX|tx_done_o                                                                                                                ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                             ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                             ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][7]~0                                                                                      ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|en_rd                                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re~0                                                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[8]                                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[12]                                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[10]                                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[6]                                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[16]                                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[14]                                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[4]                                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[2]                                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im~0                                                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[8]                                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[6]                                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[2]                                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[4]                                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[12]                                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[10]                                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[16]                                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[14]                                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|cur_state.WAIT_1                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[0]                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[7]                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[6]                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[5]                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[4]                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[3]                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[2]                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|rd_ptr[1]                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|start_next_stage                     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|cur_state.IDLE                                   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|out_valid                                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|cur_state.READ_1                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|cur_state.READ_2                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|cur_state.READ_2                     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr[7]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|cur_state.IDLE                       ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|cur_state.READ_1                     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|cur_state.DONE                                   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|state.WRITE2                                                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid                                                     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|Im_o[8]~0                                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|cur_state.DONE                       ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[4]                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr[6]~1                          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[5]                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[6]                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[0]                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[1]                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[2]                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|k[3]                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7]                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|cur_state.READ_1                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|cur_state.DONE                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|cur_state.READ_2                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|k[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5]~1                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|k[5]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|k[4]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|k[3]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|k[1]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0                                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5]                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|Im_o1_temp[23]~1                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|en_rd                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|cur_state.READ_1                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|cur_state.DONE                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|cur_state.READ_2                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[4]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[4]~0                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[3]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[1]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]~1                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|out_valid                                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[4]                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|state.WRITE2                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[0]~1                                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|cur_state.READ_2                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3]~0                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|cur_state.READ_1                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|cur_state.DONE                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|k[3]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|k[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|k[1]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|i[3]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5]~2                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6]~4                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3]                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|k[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|cur_state.READ_2                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[2]~1                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|cur_state.READ_1                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|cur_state.DONE                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|k[1]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|i[4]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[4]~2                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|i[3]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|en_rd                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[23]~1                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[2]                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|out_valid                                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|cur_state.READ_1                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|cur_state.DONE                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|cur_state.READ_2                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|k[1]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[1]~0                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|i[4]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3]~1                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|i[3]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|i[5]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|state.WRITE2                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|Im_o[0]~0                                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[1]                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|cur_state.READ_1                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|cur_state.DONE                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|cur_state.IDLE                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|cur_state.READ_2                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|k[0]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[0]~0                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[4]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3]~1                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[3]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[1]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[6]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|i[5]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|rd_ptr[0]                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|rd_ptr[7]                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|rd_ptr[6]                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|rd_ptr[5]                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|rd_ptr[4]                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|rd_ptr[2]                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|en_rd                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[23]~1                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|cur_state.READ_1                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|cur_state.DONE                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|cur_state.IDLE                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|cur_state.READ_2                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[7]                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[6]                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[5]                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[4]                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[3]                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[2]                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|i[1]                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|out_valid                                            ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|invert                                                                                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|state.WRITE2                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|Re_o[0]~1                                            ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_done_o                                                                                                                ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                                                ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|cur_state.READ                                                                                                   ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                   ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|rd_ptr[0]~24                                                                                                     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                    ; 0                 ; 6       ;
;      - uart_rx:UART_RX|state.s_done                                                                                                             ; 0                 ; 6       ;
;      - uart_rx:UART_RX|state.s_start                                                                                                            ; 0                 ; 6       ;
;      - uart_rx:UART_RX|state.s_rd                                                                                                               ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                                                ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|cur_state.DONE                                                                                                   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0                                  ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_bits[1]                                                                                                               ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_bits[0]                                                                                                               ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_bits[3]                                                                                                               ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_bits[2]                                                                                                               ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_0                                                                                                                     ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_1                                                                                                                     ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_2                                                                                                                     ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_3                                                                                                                     ; 0                 ; 6       ;
;      - uart_rx:UART_RX|state.s_idle                                                                                                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|en_rd                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[23]~1                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|out_valid                                            ; 0                 ; 6       ;
;      - uart_rx:UART_RX|en_cnt                                                                                                                   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|state.WRITE2                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[0]~0                                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|en_rd                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[23]~1                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|out_valid                                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[0]~1                                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|en_rd                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[23]~1                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|out_valid                                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|state.WRITE2                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Im_o[0]~0                                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|en_rd                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[8]~1                                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|out_valid                                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid                                                     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|state.WRITE2                                                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|Re_o[8]~1                                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|state.SEC_OUT                                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1[21]~0                                                   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|en_rd                                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1_temp[8]~1                                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[4]                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[2]                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[8]                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[6]                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[12]                                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[10]                                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[16]                                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Re_rtl_0_bypass[14]                                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[4]                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[2]                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[8]                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[6]                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[12]                                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[10]                                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[16]                                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|mem_Im_rtl_0_bypass[14]                                             ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|en_o                                                                                                             ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|Re_o[8]~0                                                                                                        ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[7]                                                                                                                ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|Re_o_temp[8]~0                                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[6]                                                                                                                ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[5]                                                                                                                ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[4]                                                                                                                ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[3]                                                                                                                ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[2]                                                                                                                ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[1]                                                                                                                ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[0]                                                                                                                ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|Im_o_temp[8]~0                                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|Decoder0~1                                                                                                               ; 0                 ; 6       ;
; data_in                                                                                                                                         ;                   ;         ;
;      - uart_rx:UART_RX|Selector8~0                                                                                                              ; 0                 ; 6       ;
;      - uart_rx:UART_RX|Selector6~0                                                                                                              ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[7]~0                                                                                                           ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[6]~1                                                                                                           ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[5]~2                                                                                                           ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[4]~3                                                                                                           ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[3]~4                                                                                                           ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[2]~5                                                                                                           ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[1]~6                                                                                                           ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[0]~7                                                                                                           ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_3~feeder                                                                                                              ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                             ; Location           ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[8]~0                                                                           ; LCCOMB_X60_Y38_N16 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|Re_o[8]~0                                                                                ; LCCOMB_X60_Y38_N20 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[8]~0                                                                           ; LCCOMB_X60_Y38_N22 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|en_o                                                                                     ; FF_X60_Y38_N3      ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|invert                                                                                   ; FF_X60_Y38_N1      ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|rd_ptr[0]~24                                                                             ; LCCOMB_X60_Y38_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|shift_rd_ptr[4]~1                                                                        ; LCCOMB_X63_Y36_N10 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|Im_o1_temp[23]~1                      ; LCCOMB_X47_Y41_N26 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0                       ; LCCOMB_X47_Y41_N30 ; 98      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid                             ; FF_X47_Y41_N3      ; 64      ; Latch enable                            ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|en_rd        ; FF_X56_Y40_N25     ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|final_addres_generator:final_addres_generator_ins|rd_ptr[6]~1  ; LCCOMB_X56_Y40_N20 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|Im_o[8]~0                                 ; LCCOMB_X69_Y36_N28 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|out_valid                                 ; FF_X61_Y36_N11     ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|state.WRITE2                              ; FF_X69_Y36_N29     ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|addres_1st_generator:addres_1st_generator|en_rd                ; FF_X59_Y36_N5      ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1[21]~0                           ; LCCOMB_X56_Y33_N0  ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|Re_o1_temp[8]~1                       ; LCCOMB_X59_Y36_N14 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid                             ; FF_X54_Y20_N1      ; 64      ; Latch enable                            ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|Re_o[8]~1                                 ; LCCOMB_X52_Y33_N0  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|out_valid                                 ; FF_X49_Y33_N17     ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|state.WRITE2                              ; FF_X52_Y33_N1      ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|en_rd       ; FF_X5_Y36_N29      ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3]~1 ; LCCOMB_X5_Y36_N12  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[8]~1          ; LCCOMB_X5_Y36_N24  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0          ; LCCOMB_X7_Y34_N16  ; 72      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid                ; FF_X1_Y36_N21      ; 64      ; Latch enable                            ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Im_o[0]~0                    ; LCCOMB_X46_Y34_N2  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|out_valid                    ; FF_X47_Y36_N9      ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|state.WRITE2                 ; FF_X46_Y34_N3      ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|en_rd       ; FF_X57_Y39_N3      ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[1]~0 ; LCCOMB_X57_Y39_N8  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3]~1 ; LCCOMB_X57_Y39_N10 ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[23]~1         ; LCCOMB_X4_Y36_N0   ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0          ; LCCOMB_X4_Y36_N20  ; 104     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid                ; FF_X1_Y36_N15      ; 96      ; Latch enable                            ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[0]~1                    ; LCCOMB_X1_Y36_N12  ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|out_valid                    ; FF_X13_Y36_N9      ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state.WRITE2                 ; FF_X1_Y36_N5       ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|en_rd       ; FF_X40_Y37_N5      ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[2]~1 ; LCCOMB_X40_Y37_N26 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[4]~3 ; LCCOMB_X41_Y36_N14 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[23]~1         ; LCCOMB_X4_Y36_N28  ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0          ; LCCOMB_X4_Y36_N26  ; 104     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid                ; FF_X1_Y36_N23      ; 96      ; Latch enable                            ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[0]~0                    ; LCCOMB_X26_Y36_N8  ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|out_valid                    ; FF_X32_Y37_N25     ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|state.WRITE2                 ; FF_X21_Y36_N9      ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|en_rd       ; FF_X39_Y38_N31     ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[0]   ; FF_X39_Y38_N25     ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[3]~0 ; LCCOMB_X39_Y38_N12 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[23]~1         ; LCCOMB_X21_Y36_N10 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0          ; LCCOMB_X21_Y36_N22 ; 104     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid                ; FF_X1_Y36_N13      ; 96      ; Latch enable                            ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|Re_o[0]~1                    ; LCCOMB_X32_Y36_N8  ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|out_valid                    ; FF_X35_Y37_N17     ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|state.WRITE2                 ; FF_X32_Y36_N9      ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|en_rd       ; FF_X59_Y32_N3      ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[2]   ; FF_X59_Y32_N27     ; 44      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[4]~0 ; LCCOMB_X59_Y32_N0  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|Im_o1_temp[23]~1         ; LCCOMB_X59_Y22_N10 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0          ; LCCOMB_X59_Y22_N30 ; 104     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid                ; FF_X57_Y20_N19     ; 96      ; Latch enable                            ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|Im_o[0]~0                    ; LCCOMB_X59_Y27_N12 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|out_valid                    ; FF_X59_Y29_N17     ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|state.WRITE2                 ; FF_X59_Y27_N13     ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|en_rd       ; FF_X52_Y38_N3      ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5]   ; FF_X49_Y38_N19     ; 78      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5]~1 ; LCCOMB_X52_Y38_N24 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|Re_o1_temp[23]~1         ; LCCOMB_X48_Y38_N18 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|o_sin_data[0]~0          ; LCCOMB_X48_Y38_N24 ; 104     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid                ; FF_X48_Y38_N13     ; 96      ; Latch enable                            ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[0]~1                    ; LCCOMB_X49_Y39_N22 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|out_valid                    ; FF_X52_Y40_N17     ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|state.WRITE2                 ; FF_X49_Y39_N23     ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im~22                                       ; LCCOMB_X58_Y36_N8  ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Im~25                                       ; LCCOMB_X58_Y36_N26 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|mem_Re~22                                       ; LCCOMB_X59_Y36_N30 ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|o_valid                                         ; FF_X66_Y35_N5      ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|out_addres_generator:out_addres_generator|en_rd                    ; FF_X60_Y37_N25     ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PROCESS_O_DATA:PROCESS_O_DATA|data_out[7]~0                                                                      ; LCCOMB_X67_Y37_N22 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][7]~0                                                              ; LCCOMB_X67_Y37_N16 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                              ; PIN_Y2             ; 2224    ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; clk                                                                                                              ; PIN_Y2             ; 9       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                            ; PIN_M23            ; 329     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; uart_rx:UART_RX|always0~0                                                                                        ; LCCOMB_X58_Y41_N2  ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_rx:UART_RX|state.s_done                                                                                     ; FF_X60_Y39_N19     ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_tx:UART_TX|Selector7~1                                                                                      ; LCCOMB_X68_Y37_N10 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_tx:UART_TX|always0~1                                                                                        ; LCCOMB_X67_Y41_N22 ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_tx:UART_TX|next_state                                                                                       ; FF_X67_Y41_N9      ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                              ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid              ; FF_X47_Y41_N3  ; 64      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid              ; FF_X54_Y20_N1  ; 64      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid ; FF_X1_Y36_N21  ; 64      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid ; FF_X1_Y36_N15  ; 96      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid ; FF_X1_Y36_N23  ; 96      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid ; FF_X1_Y36_N13  ; 96      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid ; FF_X57_Y20_N19 ; 96      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid ; FF_X48_Y38_N13 ; 96      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; clk                                                                                               ; PIN_Y2         ; 2224    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+---------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                 ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                                ; M9K_X51_Y39_N0, M9K_X51_Y40_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                                ; M9K_X51_Y39_N0, M9K_X51_Y40_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ALTSYNCRAM                                    ; AUTO ; ROM              ; Single Clock ; 512          ; 14           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 7168 ; 512                         ; 14                          ; --                          ; --                          ; 7168                ; 1    ; db/top_module.ram1_M_TWIDLE_14_bit_f5b2482a.hdl.mif ; M9K_X64_Y39_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ALTSYNCRAM                                    ; AUTO ; ROM              ; Single Clock ; 512          ; 14           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 7168 ; 512                         ; 14                          ; --                          ; --                          ; 7168                ; 2    ; db/top_module.ram0_M_TWIDLE_14_bit_f5b2482a.hdl.mif ; M9K_X64_Y39_N0, M9K_X64_Y38_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                                ; M9K_X64_Y34_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                                ; M9K_X64_Y34_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                                ; M9K_X37_Y33_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                                ; M9K_X37_Y33_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                                ; M9K_X51_Y42_N0, M9K_X51_Y38_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                                ; M9K_X51_Y42_N0, M9K_X51_Y38_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                                ; M9K_X37_Y41_N0, M9K_X37_Y40_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                                ; M9K_X37_Y41_N0, M9K_X37_Y40_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                                ; M9K_X37_Y38_N0, M9K_X37_Y37_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                                ; M9K_X37_Y38_N0, M9K_X37_Y37_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                                ; M9K_X51_Y32_N0, M9K_X51_Y33_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                                ; M9K_X51_Y32_N0, M9K_X51_Y33_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                                ; M9K_X51_Y35_N0, M9K_X51_Y37_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                                ; M9K_X51_Y35_N0, M9K_X51_Y37_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|addres_generator:addres_generator_ins|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_e6m:auto_generated|altsyncram_0e81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 71           ; 2            ; 71           ; yes                    ; no                      ; yes                    ; yes                     ; 142  ; 2                           ; 71                          ; 2                           ; 71                          ; 142                 ; 2    ; None                                                ; M9K_X51_Y36_N0, M9K_X37_Y36_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                                ; M9K_X64_Y36_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|out_state:out_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                                ; M9K_X64_Y36_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_cos_rtl_0|altsyncram_sp81:auto_generated|ALTSYNCRAM                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(01000000000000) (10000) (4096) (1000)    ;(00111111111111) (7777) (4095) (FFF)   ;(00111111111111) (7777) (4095) (FFF)   ;(00111111111111) (7777) (4095) (FFF)   ;(00111111111111) (7777) (4095) (FFF)   ;(00111111111110) (7776) (4094) (FFE)   ;(00111111111110) (7776) (4094) (FFE)   ;(00111111111101) (7775) (4093) (FFD)   ;
;8;(00111111111100) (7774) (4092) (FFC)    ;(00111111111100) (7774) (4092) (FFC)   ;(00111111111011) (7773) (4091) (FFB)   ;(00111111111010) (7772) (4090) (FFA)   ;(00111111111000) (7770) (4088) (FF8)   ;(00111111110111) (7767) (4087) (FF7)   ;(00111111110110) (7766) (4086) (FF6)   ;(00111111110100) (7764) (4084) (FF4)   ;
;16;(00111111110011) (7763) (4083) (FF3)    ;(00111111110001) (7761) (4081) (FF1)   ;(00111111110000) (7760) (4080) (FF0)   ;(00111111101110) (7756) (4078) (FEE)   ;(00111111101100) (7754) (4076) (FEC)   ;(00111111101010) (7752) (4074) (FEA)   ;(00111111101000) (7750) (4072) (FE8)   ;(00111111100101) (7745) (4069) (FE5)   ;
;24;(00111111100011) (7743) (4067) (FE3)    ;(00111111100001) (7741) (4065) (FE1)   ;(00111111011110) (7736) (4062) (FDE)   ;(00111111011100) (7734) (4060) (FDC)   ;(00111111011001) (7731) (4057) (FD9)   ;(00111111010110) (7726) (4054) (FD6)   ;(00111111010011) (7723) (4051) (FD3)   ;(00111111010000) (7720) (4048) (FD0)   ;
;32;(00111111001101) (7715) (4045) (FCD)    ;(00111111001010) (7712) (4042) (FCA)   ;(00111111000111) (7707) (4039) (FC7)   ;(00111111000011) (7703) (4035) (FC3)   ;(00111111000000) (7700) (4032) (FC0)   ;(00111110111100) (7674) (4028) (FBC)   ;(00111110111000) (7670) (4024) (FB8)   ;(00111110110101) (7665) (4021) (FB5)   ;
;40;(00111110110001) (7661) (4017) (FB1)    ;(00111110101101) (7655) (4013) (FAD)   ;(00111110101001) (7651) (4009) (FA9)   ;(00111110100101) (7645) (4005) (FA5)   ;(00111110100000) (7640) (4000) (FA0)   ;(00111110011100) (7634) (3996) (F9C)   ;(00111110011000) (7630) (3992) (F98)   ;(00111110010011) (7623) (3987) (F93)   ;
;48;(00111110001110) (7616) (3982) (F8E)    ;(00111110001010) (7612) (3978) (F8A)   ;(00111110000101) (7605) (3973) (F85)   ;(00111110000000) (7600) (3968) (F80)   ;(00111101111011) (7573) (3963) (F7B)   ;(00111101110110) (7566) (3958) (F76)   ;(00111101110000) (7560) (3952) (F70)   ;(00111101101011) (7553) (3947) (F6B)   ;
;56;(00111101100110) (7546) (3942) (F66)    ;(00111101100000) (7540) (3936) (F60)   ;(00111101011011) (7533) (3931) (F5B)   ;(00111101010101) (7525) (3925) (F55)   ;(00111101001111) (7517) (3919) (F4F)   ;(00111101001001) (7511) (3913) (F49)   ;(00111101000011) (7503) (3907) (F43)   ;(00111100111101) (7475) (3901) (F3D)   ;
;64;(00111100110111) (7467) (3895) (F37)    ;(00111100110001) (7461) (3889) (F31)   ;(00111100101010) (7452) (3882) (F2A)   ;(00111100100100) (7444) (3876) (F24)   ;(00111100011101) (7435) (3869) (F1D)   ;(00111100010111) (7427) (3863) (F17)   ;(00111100010000) (7420) (3856) (F10)   ;(00111100001001) (7411) (3849) (F09)   ;
;72;(00111100000010) (7402) (3842) (F02)    ;(00111011111011) (7373) (3835) (EFB)   ;(00111011110100) (7364) (3828) (EF4)   ;(00111011101101) (7355) (3821) (EED)   ;(00111011100110) (7346) (3814) (EE6)   ;(00111011011110) (7336) (3806) (EDE)   ;(00111011010111) (7327) (3799) (ED7)   ;(00111011001111) (7317) (3791) (ECF)   ;
;80;(00111011001000) (7310) (3784) (EC8)    ;(00111011000000) (7300) (3776) (EC0)   ;(00111010111000) (7270) (3768) (EB8)   ;(00111010110000) (7260) (3760) (EB0)   ;(00111010101000) (7250) (3752) (EA8)   ;(00111010100000) (7240) (3744) (EA0)   ;(00111010011000) (7230) (3736) (E98)   ;(00111010010000) (7220) (3728) (E90)   ;
;88;(00111010000111) (7207) (3719) (E87)    ;(00111001111111) (7177) (3711) (E7F)   ;(00111001110110) (7166) (3702) (E76)   ;(00111001101110) (7156) (3694) (E6E)   ;(00111001100101) (7145) (3685) (E65)   ;(00111001011100) (7134) (3676) (E5C)   ;(00111001010011) (7123) (3667) (E53)   ;(00111001001010) (7112) (3658) (E4A)   ;
;96;(00111001000001) (7101) (3649) (E41)    ;(00111000111000) (7070) (3640) (E38)   ;(00111000101111) (7057) (3631) (E2F)   ;(00111000100101) (7045) (3621) (E25)   ;(00111000011100) (7034) (3612) (E1C)   ;(00111000010010) (7022) (3602) (E12)   ;(00111000001001) (7011) (3593) (E09)   ;(00110111111111) (6777) (3583) (DFF)   ;
;104;(00110111110101) (6765) (3573) (DF5)    ;(00110111101011) (6753) (3563) (DEB)   ;(00110111100001) (6741) (3553) (DE1)   ;(00110111010111) (6727) (3543) (DD7)   ;(00110111001101) (6715) (3533) (DCD)   ;(00110111000011) (6703) (3523) (DC3)   ;(00110110111001) (6671) (3513) (DB9)   ;(00110110101110) (6656) (3502) (DAE)   ;
;112;(00110110100100) (6644) (3492) (DA4)    ;(00110110011001) (6631) (3481) (D99)   ;(00110110001111) (6617) (3471) (D8F)   ;(00110110000100) (6604) (3460) (D84)   ;(00110101111001) (6571) (3449) (D79)   ;(00110101101110) (6556) (3438) (D6E)   ;(00110101100011) (6543) (3427) (D63)   ;(00110101011000) (6530) (3416) (D58)   ;
;120;(00110101001101) (6515) (3405) (D4D)    ;(00110101000010) (6502) (3394) (D42)   ;(00110100110111) (6467) (3383) (D37)   ;(00110100101011) (6453) (3371) (D2B)   ;(00110100100000) (6440) (3360) (D20)   ;(00110100010100) (6424) (3348) (D14)   ;(00110100001001) (6411) (3337) (D09)   ;(00110011111101) (6375) (3325) (CFD)   ;
;128;(00110011110001) (6361) (3313) (CF1)    ;(00110011100101) (6345) (3301) (CE5)   ;(00110011011001) (6331) (3289) (CD9)   ;(00110011001101) (6315) (3277) (CCD)   ;(00110011000001) (6301) (3265) (CC1)   ;(00110010110101) (6265) (3253) (CB5)   ;(00110010101001) (6251) (3241) (CA9)   ;(00110010011101) (6235) (3229) (C9D)   ;
;136;(00110010010000) (6220) (3216) (C90)    ;(00110010000100) (6204) (3204) (C84)   ;(00110001110111) (6167) (3191) (C77)   ;(00110001101010) (6152) (3178) (C6A)   ;(00110001011110) (6136) (3166) (C5E)   ;(00110001010001) (6121) (3153) (C51)   ;(00110001000100) (6104) (3140) (C44)   ;(00110000110111) (6067) (3127) (C37)   ;
;144;(00110000101010) (6052) (3114) (C2A)    ;(00110000011101) (6035) (3101) (C1D)   ;(00110000010000) (6020) (3088) (C10)   ;(00110000000011) (6003) (3075) (C03)   ;(00101111110101) (5765) (3061) (BF5)   ;(00101111101000) (5750) (3048) (BE8)   ;(00101111011010) (5732) (3034) (BDA)   ;(00101111001101) (5715) (3021) (BCD)   ;
;152;(00101110111111) (5677) (3007) (BBF)    ;(00101110110010) (5662) (2994) (BB2)   ;(00101110100100) (5644) (2980) (BA4)   ;(00101110010110) (5626) (2966) (B96)   ;(00101110001000) (5610) (2952) (B88)   ;(00101101111010) (5572) (2938) (B7A)   ;(00101101101100) (5554) (2924) (B6C)   ;(00101101011110) (5536) (2910) (B5E)   ;
;160;(00101101010000) (5520) (2896) (B50)    ;(00101101000010) (5502) (2882) (B42)   ;(00101100110011) (5463) (2867) (B33)   ;(00101100100101) (5445) (2853) (B25)   ;(00101100010110) (5426) (2838) (B16)   ;(00101100001000) (5410) (2824) (B08)   ;(00101011111001) (5371) (2809) (AF9)   ;(00101011101011) (5353) (2795) (AEB)   ;
;168;(00101011011100) (5334) (2780) (ADC)    ;(00101011001101) (5315) (2765) (ACD)   ;(00101010111110) (5276) (2750) (ABE)   ;(00101010101111) (5257) (2735) (AAF)   ;(00101010100000) (5240) (2720) (AA0)   ;(00101010010001) (5221) (2705) (A91)   ;(00101010000010) (5202) (2690) (A82)   ;(00101001110011) (5163) (2675) (A73)   ;
;176;(00101001100100) (5144) (2660) (A64)    ;(00101001010100) (5124) (2644) (A54)   ;(00101001000101) (5105) (2629) (A45)   ;(00101000110101) (5065) (2613) (A35)   ;(00101000100110) (5046) (2598) (A26)   ;(00101000010110) (5026) (2582) (A16)   ;(00101000000111) (5007) (2567) (A07)   ;(00100111110111) (4767) (2551) (9F7)   ;
;184;(00100111100111) (4747) (2535) (9E7)    ;(00100111010111) (4727) (2519) (9D7)   ;(00100111001000) (4710) (2504) (9C8)   ;(00100110111000) (4670) (2488) (9B8)   ;(00100110101000) (4650) (2472) (9A8)   ;(00100110011000) (4630) (2456) (998)   ;(00100110000111) (4607) (2439) (987)   ;(00100101110111) (4567) (2423) (977)   ;
;192;(00100101100111) (4547) (2407) (967)    ;(00100101010111) (4527) (2391) (957)   ;(00100101000110) (4506) (2374) (946)   ;(00100100110110) (4466) (2358) (936)   ;(00100100100110) (4446) (2342) (926)   ;(00100100010101) (4425) (2325) (915)   ;(00100100000100) (4404) (2308) (904)   ;(00100011110100) (4364) (2292) (8F4)   ;
;200;(00100011100011) (4343) (2275) (8E3)    ;(00100011010010) (4322) (2258) (8D2)   ;(00100011000010) (4302) (2242) (8C2)   ;(00100010110001) (4261) (2225) (8B1)   ;(00100010100000) (4240) (2208) (8A0)   ;(00100010001111) (4217) (2191) (88F)   ;(00100001111110) (4176) (2174) (87E)   ;(00100001101101) (4155) (2157) (86D)   ;
;208;(00100001011100) (4134) (2140) (85C)    ;(00100001001010) (4112) (2122) (84A)   ;(00100000111001) (4071) (2105) (839)   ;(00100000101000) (4050) (2088) (828)   ;(00100000010111) (4027) (2071) (817)   ;(00100000000101) (4005) (2053) (805)   ;(00011111110100) (3764) (2036) (7F4)   ;(00011111100010) (3742) (2018) (7E2)   ;
;216;(00011111010001) (3721) (2001) (7D1)    ;(00011110111111) (3677) (1983) (7BF)   ;(00011110101110) (3656) (1966) (7AE)   ;(00011110011100) (3634) (1948) (79C)   ;(00011110001010) (3612) (1930) (78A)   ;(00011101111001) (3571) (1913) (779)   ;(00011101100111) (3547) (1895) (767)   ;(00011101010101) (3525) (1877) (755)   ;
;224;(00011101000011) (3503) (1859) (743)    ;(00011100110001) (3461) (1841) (731)   ;(00011100011111) (3437) (1823) (71F)   ;(00011100001101) (3415) (1805) (70D)   ;(00011011111011) (3373) (1787) (6FB)   ;(00011011101001) (3351) (1769) (6E9)   ;(00011011010111) (3327) (1751) (6D7)   ;(00011011000101) (3305) (1733) (6C5)   ;
;232;(00011010110010) (3262) (1714) (6B2)    ;(00011010100000) (3240) (1696) (6A0)   ;(00011010001110) (3216) (1678) (68E)   ;(00011001111011) (3173) (1659) (67B)   ;(00011001101001) (3151) (1641) (669)   ;(00011001010111) (3127) (1623) (657)   ;(00011001000100) (3104) (1604) (644)   ;(00011000110010) (3062) (1586) (632)   ;
;240;(00011000011111) (3037) (1567) (61F)    ;(00011000001100) (3014) (1548) (60C)   ;(00010111111010) (2772) (1530) (5FA)   ;(00010111100111) (2747) (1511) (5E7)   ;(00010111010100) (2724) (1492) (5D4)   ;(00010111000010) (2702) (1474) (5C2)   ;(00010110101111) (2657) (1455) (5AF)   ;(00010110011100) (2634) (1436) (59C)   ;
;248;(00010110001001) (2611) (1417) (589)    ;(00010101110110) (2566) (1398) (576)   ;(00010101100011) (2543) (1379) (563)   ;(00010101010000) (2520) (1360) (550)   ;(00010100111101) (2475) (1341) (53D)   ;(00010100101010) (2452) (1322) (52A)   ;(00010100010111) (2427) (1303) (517)   ;(00010100000100) (2404) (1284) (504)   ;
;256;(00010011110001) (2361) (1265) (4F1)    ;(00010011011110) (2336) (1246) (4DE)   ;(00010011001011) (2313) (1227) (4CB)   ;(00010010111000) (2270) (1208) (4B8)   ;(00010010100101) (2245) (1189) (4A5)   ;(00010010010001) (2221) (1169) (491)   ;(00010001111110) (2176) (1150) (47E)   ;(00010001101011) (2153) (1131) (46B)   ;
;264;(00010001010111) (2127) (1111) (457)    ;(00010001000100) (2104) (1092) (444)   ;(00010000110001) (2061) (1073) (431)   ;(00010000011101) (2035) (1053) (41D)   ;(00010000001010) (2012) (1034) (40A)   ;(00001111110110) (1766) (1014) (3F6)   ;(00001111100011) (1743) (995) (3E3)   ;(00001111001111) (1717) (975) (3CF)   ;
;272;(00001110111100) (1674) (956) (3BC)    ;(00001110101000) (1650) (936) (3A8)   ;(00001110010101) (1625) (917) (395)   ;(00001110000001) (1601) (897) (381)   ;(00001101101101) (1555) (877) (36D)   ;(00001101011010) (1532) (858) (35A)   ;(00001101000110) (1506) (838) (346)   ;(00001100110010) (1462) (818) (332)   ;
;280;(00001100011111) (1437) (799) (31F)    ;(00001100001011) (1413) (779) (30B)   ;(00001011110111) (1367) (759) (2F7)   ;(00001011100011) (1343) (739) (2E3)   ;(00001011010000) (1320) (720) (2D0)   ;(00001010111100) (1274) (700) (2BC)   ;(00001010101000) (1250) (680) (2A8)   ;(00001010010100) (1224) (660) (294)   ;
;288;(00001010000000) (1200) (640) (280)    ;(00001001101100) (1154) (620) (26C)   ;(00001001011001) (1131) (601) (259)   ;(00001001000101) (1105) (581) (245)   ;(00001000110001) (1061) (561) (231)   ;(00001000011101) (1035) (541) (21D)   ;(00001000001001) (1011) (521) (209)   ;(00000111110101) (765) (501) (1F5)   ;
;296;(00000111100001) (741) (481) (1E1)    ;(00000111001101) (715) (461) (1CD)   ;(00000110111001) (671) (441) (1B9)   ;(00000110100101) (645) (421) (1A5)   ;(00000110010001) (621) (401) (191)   ;(00000101111101) (575) (381) (17D)   ;(00000101101001) (551) (361) (169)   ;(00000101010101) (525) (341) (155)   ;
;304;(00000101000001) (501) (321) (141)    ;(00000100101101) (455) (301) (12D)   ;(00000100011001) (431) (281) (119)   ;(00000100000101) (405) (261) (105)   ;(00000011110001) (361) (241) (F1)   ;(00000011011101) (335) (221) (DD)   ;(00000011001000) (310) (200) (C8)   ;(00000010110100) (264) (180) (B4)   ;
;312;(00000010100000) (240) (160) (A0)    ;(00000010001100) (214) (140) (8C)   ;(00000001111000) (170) (120) (78)   ;(00000001100100) (144) (100) (64)   ;(00000001010000) (120) (80) (50)   ;(00000000111100) (74) (60) (3C)   ;(00000000101000) (50) (40) (28)   ;(00000000010100) (24) (20) (14)   ;
;320;(00000000000000) (0) (0) (00)    ;(11111111101100) (37754) (16364) (3FEC)   ;(11111111011000) (37730) (16344) (3FD8)   ;(11111111000100) (37704) (16324) (3FC4)   ;(11111110110000) (37660) (16304) (3FB0)   ;(11111110011011) (37633) (16283) (3F9B)   ;(11111110000111) (37607) (16263) (3F87)   ;(11111101110011) (37563) (16243) (3F73)   ;
;328;(11111101011111) (37537) (16223) (3F5F)    ;(11111101001011) (37513) (16203) (3F4B)   ;(11111100110111) (37467) (16183) (3F37)   ;(11111100100011) (37443) (16163) (3F23)   ;(11111100001111) (37417) (16143) (3F0F)   ;(11111011111011) (37373) (16123) (3EFB)   ;(11111011100111) (37347) (16103) (3EE7)   ;(11111011010011) (37323) (16083) (3ED3)   ;
;336;(11111010111111) (37277) (16063) (3EBF)    ;(11111010101011) (37253) (16043) (3EAB)   ;(11111010010111) (37227) (16023) (3E97)   ;(11111010000011) (37203) (16003) (3E83)   ;(11111001101111) (37157) (15983) (3E6F)   ;(11111001011011) (37133) (15963) (3E5B)   ;(11111001000111) (37107) (15943) (3E47)   ;(11111000110011) (37063) (15923) (3E33)   ;
;344;(11111000011111) (37037) (15903) (3E1F)    ;(11111000001011) (37013) (15883) (3E0B)   ;(11110111110111) (36767) (15863) (3DF7)   ;(11110111100011) (36743) (15843) (3DE3)   ;(11110111001111) (36717) (15823) (3DCF)   ;(11110110111011) (36673) (15803) (3DBB)   ;(11110110100111) (36647) (15783) (3DA7)   ;(11110110010011) (36623) (15763) (3D93)   ;
;352;(11110101111111) (36577) (15743) (3D7F)    ;(11110101101011) (36553) (15723) (3D6B)   ;(11110101011000) (36530) (15704) (3D58)   ;(11110101000100) (36504) (15684) (3D44)   ;(11110100110000) (36460) (15664) (3D30)   ;(11110100011100) (36434) (15644) (3D1C)   ;(11110100001000) (36410) (15624) (3D08)   ;(11110011110101) (36365) (15605) (3CF5)   ;
;360;(11110011100001) (36341) (15585) (3CE1)    ;(11110011001101) (36315) (15565) (3CCD)   ;(11110010111010) (36272) (15546) (3CBA)   ;(11110010100110) (36246) (15526) (3CA6)   ;(11110010010010) (36222) (15506) (3C92)   ;(11110001111111) (36177) (15487) (3C7F)   ;(11110001101011) (36153) (15467) (3C6B)   ;(11110001010111) (36127) (15447) (3C57)   ;
;368;(11110001000100) (36104) (15428) (3C44)    ;(11110000110000) (36060) (15408) (3C30)   ;(11110000011101) (36035) (15389) (3C1D)   ;(11110000001001) (36011) (15369) (3C09)   ;(11101111110110) (35766) (15350) (3BF6)   ;(11101111100010) (35742) (15330) (3BE2)   ;(11101111001111) (35717) (15311) (3BCF)   ;(11101110111100) (35674) (15292) (3BBC)   ;
;376;(11101110101000) (35650) (15272) (3BA8)    ;(11101110010101) (35625) (15253) (3B95)   ;(11101110000010) (35602) (15234) (3B82)   ;(11101101101110) (35556) (15214) (3B6E)   ;(11101101011011) (35533) (15195) (3B5B)   ;(11101101001000) (35510) (15176) (3B48)   ;(11101100110101) (35465) (15157) (3B35)   ;(11101100100001) (35441) (15137) (3B21)   ;
;384;(11101100001110) (35416) (15118) (3B0E)    ;(11101011111011) (35373) (15099) (3AFB)   ;(11101011101000) (35350) (15080) (3AE8)   ;(11101011010101) (35325) (15061) (3AD5)   ;(11101011000010) (35302) (15042) (3AC2)   ;(11101010101111) (35257) (15023) (3AAF)   ;(11101010011100) (35234) (15004) (3A9C)   ;(11101010001001) (35211) (14985) (3A89)   ;
;392;(11101001110110) (35166) (14966) (3A76)    ;(11101001100011) (35143) (14947) (3A63)   ;(11101001010001) (35121) (14929) (3A51)   ;(11101000111110) (35076) (14910) (3A3E)   ;(11101000101011) (35053) (14891) (3A2B)   ;(11101000011000) (35030) (14872) (3A18)   ;(11101000000110) (35006) (14854) (3A06)   ;(11100111110011) (34763) (14835) (39F3)   ;
;400;(11100111100001) (34741) (14817) (39E1)    ;(11100111001110) (34716) (14798) (39CE)   ;(11100110111011) (34673) (14779) (39BB)   ;(11100110101001) (34651) (14761) (39A9)   ;(11100110010111) (34627) (14743) (3997)   ;(11100110000100) (34604) (14724) (3984)   ;(11100101110010) (34562) (14706) (3972)   ;(11100101011111) (34537) (14687) (395F)   ;
;408;(11100101001101) (34515) (14669) (394D)    ;(11100100111011) (34473) (14651) (393B)   ;(11100100101001) (34451) (14633) (3929)   ;(11100100010111) (34427) (14615) (3917)   ;(11100100000100) (34404) (14596) (3904)   ;(11100011110010) (34362) (14578) (38F2)   ;(11100011100000) (34340) (14560) (38E0)   ;(11100011001110) (34316) (14542) (38CE)   ;
;416;(11100010111100) (34274) (14524) (38BC)    ;(11100010101011) (34253) (14507) (38AB)   ;(11100010011001) (34231) (14489) (3899)   ;(11100010000111) (34207) (14471) (3887)   ;(11100001110101) (34165) (14453) (3875)   ;(11100001100011) (34143) (14435) (3863)   ;(11100001010010) (34122) (14418) (3852)   ;(11100001000000) (34100) (14400) (3840)   ;
;424;(11100000101111) (34057) (14383) (382F)    ;(11100000011101) (34035) (14365) (381D)   ;(11100000001100) (34014) (14348) (380C)   ;(11011111111010) (33772) (14330) (37FA)   ;(11011111101001) (33751) (14313) (37E9)   ;(11011111011000) (33730) (14296) (37D8)   ;(11011111000110) (33706) (14278) (37C6)   ;(11011110110101) (33665) (14261) (37B5)   ;
;432;(11011110100100) (33644) (14244) (37A4)    ;(11011110010011) (33623) (14227) (3793)   ;(11011110000010) (33602) (14210) (3782)   ;(11011101110001) (33561) (14193) (3771)   ;(11011101100000) (33540) (14176) (3760)   ;(11011101001111) (33517) (14159) (374F)   ;(11011100111110) (33476) (14142) (373E)   ;(11011100101101) (33455) (14125) (372D)   ;
;440;(11011100011100) (33434) (14108) (371C)    ;(11011100001100) (33414) (14092) (370C)   ;(11011011111011) (33373) (14075) (36FB)   ;(11011011101010) (33352) (14058) (36EA)   ;(11011011011010) (33332) (14042) (36DA)   ;(11011011001001) (33311) (14025) (36C9)   ;(11011010111001) (33271) (14009) (36B9)   ;(11011010101001) (33251) (13993) (36A9)   ;
;448;(11011010011000) (33230) (13976) (3698)    ;(11011010001000) (33210) (13960) (3688)   ;(11011001111000) (33170) (13944) (3678)   ;(11011001101000) (33150) (13928) (3668)   ;(11011001011000) (33130) (13912) (3658)   ;(11011001001000) (33110) (13896) (3648)   ;(11011000111000) (33070) (13880) (3638)   ;(11011000101000) (33050) (13864) (3628)   ;
;456;(11011000011000) (33030) (13848) (3618)    ;(11011000001000) (33010) (13832) (3608)   ;(11010111111001) (32771) (13817) (35F9)   ;(11010111101001) (32751) (13801) (35E9)   ;(11010111011010) (32732) (13786) (35DA)   ;(11010111001010) (32712) (13770) (35CA)   ;(11010110111011) (32673) (13755) (35BB)   ;(11010110101011) (32653) (13739) (35AB)   ;
;464;(11010110011100) (32634) (13724) (359C)    ;(11010110001101) (32615) (13709) (358D)   ;(11010101111101) (32575) (13693) (357D)   ;(11010101101110) (32556) (13678) (356E)   ;(11010101011111) (32537) (13663) (355F)   ;(11010101010000) (32520) (13648) (3550)   ;(11010101000001) (32501) (13633) (3541)   ;(11010100110010) (32462) (13618) (3532)   ;
;472;(11010100100100) (32444) (13604) (3524)    ;(11010100010101) (32425) (13589) (3515)   ;(11010100000110) (32406) (13574) (3506)   ;(11010011111000) (32370) (13560) (34F8)   ;(11010011101001) (32351) (13545) (34E9)   ;(11010011011011) (32333) (13531) (34DB)   ;(11010011001100) (32314) (13516) (34CC)   ;(11010010111110) (32276) (13502) (34BE)   ;
;480;(11010010110000) (32260) (13488) (34B0)    ;(11010010100010) (32242) (13474) (34A2)   ;(11010010010011) (32223) (13459) (3493)   ;(11010010000101) (32205) (13445) (3485)   ;(11010001110111) (32167) (13431) (3477)   ;(11010001101001) (32151) (13417) (3469)   ;(11010001011100) (32134) (13404) (345C)   ;(11010001001110) (32116) (13390) (344E)   ;
;488;(11010001000000) (32100) (13376) (3440)    ;(11010000110011) (32063) (13363) (3433)   ;(11010000100101) (32045) (13349) (3425)   ;(11010000011000) (32030) (13336) (3418)   ;(11010000001010) (32012) (13322) (340A)   ;(11001111111101) (31775) (13309) (33FD)   ;(11001111110000) (31760) (13296) (33F0)   ;(11001111100010) (31742) (13282) (33E2)   ;
;496;(11001111010101) (31725) (13269) (33D5)    ;(11001111001000) (31710) (13256) (33C8)   ;(11001110111011) (31673) (13243) (33BB)   ;(11001110101111) (31657) (13231) (33AF)   ;(11001110100010) (31642) (13218) (33A2)   ;(11001110010101) (31625) (13205) (3395)   ;(11001110001000) (31610) (13192) (3388)   ;(11001101111100) (31574) (13180) (337C)   ;
;504;(11001101101111) (31557) (13167) (336F)    ;(11001101100011) (31543) (13155) (3363)   ;(11001101010111) (31527) (13143) (3357)   ;(11001101001010) (31512) (13130) (334A)   ;(11001100111110) (31476) (13118) (333E)   ;(11001100110010) (31462) (13106) (3332)   ;(11001100100110) (31446) (13094) (3326)   ;(11001100011010) (31432) (13082) (331A)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_bit:M_TWIDLE_14_bit_ins|altsyncram:m_sin_rtl_0|altsyncram_rp81:auto_generated|ALTSYNCRAM                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000) (0) (0) (00)    ;(11111111101100) (37754) (16364) (3FEC)   ;(11111111011000) (37730) (16344) (3FD8)   ;(11111111000100) (37704) (16324) (3FC4)   ;(11111110110000) (37660) (16304) (3FB0)   ;(11111110011011) (37633) (16283) (3F9B)   ;(11111110000111) (37607) (16263) (3F87)   ;(11111101110011) (37563) (16243) (3F73)   ;
;8;(11111101011111) (37537) (16223) (3F5F)    ;(11111101001011) (37513) (16203) (3F4B)   ;(11111100110111) (37467) (16183) (3F37)   ;(11111100100011) (37443) (16163) (3F23)   ;(11111100001111) (37417) (16143) (3F0F)   ;(11111011111011) (37373) (16123) (3EFB)   ;(11111011100111) (37347) (16103) (3EE7)   ;(11111011010011) (37323) (16083) (3ED3)   ;
;16;(11111010111111) (37277) (16063) (3EBF)    ;(11111010101011) (37253) (16043) (3EAB)   ;(11111010010111) (37227) (16023) (3E97)   ;(11111010000011) (37203) (16003) (3E83)   ;(11111001101111) (37157) (15983) (3E6F)   ;(11111001011011) (37133) (15963) (3E5B)   ;(11111001000111) (37107) (15943) (3E47)   ;(11111000110011) (37063) (15923) (3E33)   ;
;24;(11111000011111) (37037) (15903) (3E1F)    ;(11111000001011) (37013) (15883) (3E0B)   ;(11110111110111) (36767) (15863) (3DF7)   ;(11110111100011) (36743) (15843) (3DE3)   ;(11110111001111) (36717) (15823) (3DCF)   ;(11110110111011) (36673) (15803) (3DBB)   ;(11110110100111) (36647) (15783) (3DA7)   ;(11110110010011) (36623) (15763) (3D93)   ;
;32;(11110101111111) (36577) (15743) (3D7F)    ;(11110101101011) (36553) (15723) (3D6B)   ;(11110101011000) (36530) (15704) (3D58)   ;(11110101000100) (36504) (15684) (3D44)   ;(11110100110000) (36460) (15664) (3D30)   ;(11110100011100) (36434) (15644) (3D1C)   ;(11110100001000) (36410) (15624) (3D08)   ;(11110011110101) (36365) (15605) (3CF5)   ;
;40;(11110011100001) (36341) (15585) (3CE1)    ;(11110011001101) (36315) (15565) (3CCD)   ;(11110010111010) (36272) (15546) (3CBA)   ;(11110010100110) (36246) (15526) (3CA6)   ;(11110010010010) (36222) (15506) (3C92)   ;(11110001111111) (36177) (15487) (3C7F)   ;(11110001101011) (36153) (15467) (3C6B)   ;(11110001010111) (36127) (15447) (3C57)   ;
;48;(11110001000100) (36104) (15428) (3C44)    ;(11110000110000) (36060) (15408) (3C30)   ;(11110000011101) (36035) (15389) (3C1D)   ;(11110000001001) (36011) (15369) (3C09)   ;(11101111110110) (35766) (15350) (3BF6)   ;(11101111100010) (35742) (15330) (3BE2)   ;(11101111001111) (35717) (15311) (3BCF)   ;(11101110111100) (35674) (15292) (3BBC)   ;
;56;(11101110101000) (35650) (15272) (3BA8)    ;(11101110010101) (35625) (15253) (3B95)   ;(11101110000010) (35602) (15234) (3B82)   ;(11101101101110) (35556) (15214) (3B6E)   ;(11101101011011) (35533) (15195) (3B5B)   ;(11101101001000) (35510) (15176) (3B48)   ;(11101100110101) (35465) (15157) (3B35)   ;(11101100100001) (35441) (15137) (3B21)   ;
;64;(11101100001110) (35416) (15118) (3B0E)    ;(11101011111011) (35373) (15099) (3AFB)   ;(11101011101000) (35350) (15080) (3AE8)   ;(11101011010101) (35325) (15061) (3AD5)   ;(11101011000010) (35302) (15042) (3AC2)   ;(11101010101111) (35257) (15023) (3AAF)   ;(11101010011100) (35234) (15004) (3A9C)   ;(11101010001001) (35211) (14985) (3A89)   ;
;72;(11101001110110) (35166) (14966) (3A76)    ;(11101001100011) (35143) (14947) (3A63)   ;(11101001010001) (35121) (14929) (3A51)   ;(11101000111110) (35076) (14910) (3A3E)   ;(11101000101011) (35053) (14891) (3A2B)   ;(11101000011000) (35030) (14872) (3A18)   ;(11101000000110) (35006) (14854) (3A06)   ;(11100111110011) (34763) (14835) (39F3)   ;
;80;(11100111100001) (34741) (14817) (39E1)    ;(11100111001110) (34716) (14798) (39CE)   ;(11100110111011) (34673) (14779) (39BB)   ;(11100110101001) (34651) (14761) (39A9)   ;(11100110010111) (34627) (14743) (3997)   ;(11100110000100) (34604) (14724) (3984)   ;(11100101110010) (34562) (14706) (3972)   ;(11100101011111) (34537) (14687) (395F)   ;
;88;(11100101001101) (34515) (14669) (394D)    ;(11100100111011) (34473) (14651) (393B)   ;(11100100101001) (34451) (14633) (3929)   ;(11100100010111) (34427) (14615) (3917)   ;(11100100000100) (34404) (14596) (3904)   ;(11100011110010) (34362) (14578) (38F2)   ;(11100011100000) (34340) (14560) (38E0)   ;(11100011001110) (34316) (14542) (38CE)   ;
;96;(11100010111100) (34274) (14524) (38BC)    ;(11100010101011) (34253) (14507) (38AB)   ;(11100010011001) (34231) (14489) (3899)   ;(11100010000111) (34207) (14471) (3887)   ;(11100001110101) (34165) (14453) (3875)   ;(11100001100011) (34143) (14435) (3863)   ;(11100001010010) (34122) (14418) (3852)   ;(11100001000000) (34100) (14400) (3840)   ;
;104;(11100000101111) (34057) (14383) (382F)    ;(11100000011101) (34035) (14365) (381D)   ;(11100000001100) (34014) (14348) (380C)   ;(11011111111010) (33772) (14330) (37FA)   ;(11011111101001) (33751) (14313) (37E9)   ;(11011111011000) (33730) (14296) (37D8)   ;(11011111000110) (33706) (14278) (37C6)   ;(11011110110101) (33665) (14261) (37B5)   ;
;112;(11011110100100) (33644) (14244) (37A4)    ;(11011110010011) (33623) (14227) (3793)   ;(11011110000010) (33602) (14210) (3782)   ;(11011101110001) (33561) (14193) (3771)   ;(11011101100000) (33540) (14176) (3760)   ;(11011101001111) (33517) (14159) (374F)   ;(11011100111110) (33476) (14142) (373E)   ;(11011100101101) (33455) (14125) (372D)   ;
;120;(11011100011100) (33434) (14108) (371C)    ;(11011100001100) (33414) (14092) (370C)   ;(11011011111011) (33373) (14075) (36FB)   ;(11011011101010) (33352) (14058) (36EA)   ;(11011011011010) (33332) (14042) (36DA)   ;(11011011001001) (33311) (14025) (36C9)   ;(11011010111001) (33271) (14009) (36B9)   ;(11011010101001) (33251) (13993) (36A9)   ;
;128;(11011010011000) (33230) (13976) (3698)    ;(11011010001000) (33210) (13960) (3688)   ;(11011001111000) (33170) (13944) (3678)   ;(11011001101000) (33150) (13928) (3668)   ;(11011001011000) (33130) (13912) (3658)   ;(11011001001000) (33110) (13896) (3648)   ;(11011000111000) (33070) (13880) (3638)   ;(11011000101000) (33050) (13864) (3628)   ;
;136;(11011000011000) (33030) (13848) (3618)    ;(11011000001000) (33010) (13832) (3608)   ;(11010111111001) (32771) (13817) (35F9)   ;(11010111101001) (32751) (13801) (35E9)   ;(11010111011010) (32732) (13786) (35DA)   ;(11010111001010) (32712) (13770) (35CA)   ;(11010110111011) (32673) (13755) (35BB)   ;(11010110101011) (32653) (13739) (35AB)   ;
;144;(11010110011100) (32634) (13724) (359C)    ;(11010110001101) (32615) (13709) (358D)   ;(11010101111101) (32575) (13693) (357D)   ;(11010101101110) (32556) (13678) (356E)   ;(11010101011111) (32537) (13663) (355F)   ;(11010101010000) (32520) (13648) (3550)   ;(11010101000001) (32501) (13633) (3541)   ;(11010100110010) (32462) (13618) (3532)   ;
;152;(11010100100100) (32444) (13604) (3524)    ;(11010100010101) (32425) (13589) (3515)   ;(11010100000110) (32406) (13574) (3506)   ;(11010011111000) (32370) (13560) (34F8)   ;(11010011101001) (32351) (13545) (34E9)   ;(11010011011011) (32333) (13531) (34DB)   ;(11010011001100) (32314) (13516) (34CC)   ;(11010010111110) (32276) (13502) (34BE)   ;
;160;(11010010110000) (32260) (13488) (34B0)    ;(11010010100010) (32242) (13474) (34A2)   ;(11010010010011) (32223) (13459) (3493)   ;(11010010000101) (32205) (13445) (3485)   ;(11010001110111) (32167) (13431) (3477)   ;(11010001101001) (32151) (13417) (3469)   ;(11010001011100) (32134) (13404) (345C)   ;(11010001001110) (32116) (13390) (344E)   ;
;168;(11010001000000) (32100) (13376) (3440)    ;(11010000110011) (32063) (13363) (3433)   ;(11010000100101) (32045) (13349) (3425)   ;(11010000011000) (32030) (13336) (3418)   ;(11010000001010) (32012) (13322) (340A)   ;(11001111111101) (31775) (13309) (33FD)   ;(11001111110000) (31760) (13296) (33F0)   ;(11001111100010) (31742) (13282) (33E2)   ;
;176;(11001111010101) (31725) (13269) (33D5)    ;(11001111001000) (31710) (13256) (33C8)   ;(11001110111011) (31673) (13243) (33BB)   ;(11001110101111) (31657) (13231) (33AF)   ;(11001110100010) (31642) (13218) (33A2)   ;(11001110010101) (31625) (13205) (3395)   ;(11001110001000) (31610) (13192) (3388)   ;(11001101111100) (31574) (13180) (337C)   ;
;184;(11001101101111) (31557) (13167) (336F)    ;(11001101100011) (31543) (13155) (3363)   ;(11001101010111) (31527) (13143) (3357)   ;(11001101001010) (31512) (13130) (334A)   ;(11001100111110) (31476) (13118) (333E)   ;(11001100110010) (31462) (13106) (3332)   ;(11001100100110) (31446) (13094) (3326)   ;(11001100011010) (31432) (13082) (331A)   ;
;192;(11001100001110) (31416) (13070) (330E)    ;(11001100000010) (31402) (13058) (3302)   ;(11001011110111) (31367) (13047) (32F7)   ;(11001011101011) (31353) (13035) (32EB)   ;(11001011100000) (31340) (13024) (32E0)   ;(11001011010100) (31324) (13012) (32D4)   ;(11001011001001) (31311) (13001) (32C9)   ;(11001010111110) (31276) (12990) (32BE)   ;
;200;(11001010110010) (31262) (12978) (32B2)    ;(11001010100111) (31247) (12967) (32A7)   ;(11001010011100) (31234) (12956) (329C)   ;(11001010010001) (31221) (12945) (3291)   ;(11001010000110) (31206) (12934) (3286)   ;(11001001111011) (31173) (12923) (327B)   ;(11001001110001) (31161) (12913) (3271)   ;(11001001100110) (31146) (12902) (3266)   ;
;208;(11001001011100) (31134) (12892) (325C)    ;(11001001010001) (31121) (12881) (3251)   ;(11001001000111) (31107) (12871) (3247)   ;(11001000111100) (31074) (12860) (323C)   ;(11001000110010) (31062) (12850) (3232)   ;(11001000101000) (31050) (12840) (3228)   ;(11001000011110) (31036) (12830) (321E)   ;(11001000010100) (31024) (12820) (3214)   ;
;216;(11001000001010) (31012) (12810) (320A)    ;(11001000000000) (31000) (12800) (3200)   ;(11000111110111) (30767) (12791) (31F7)   ;(11000111101101) (30755) (12781) (31ED)   ;(11000111100100) (30744) (12772) (31E4)   ;(11000111011010) (30732) (12762) (31DA)   ;(11000111010001) (30721) (12753) (31D1)   ;(11000111001000) (30710) (12744) (31C8)   ;
;224;(11000110111110) (30676) (12734) (31BE)    ;(11000110110101) (30665) (12725) (31B5)   ;(11000110101100) (30654) (12716) (31AC)   ;(11000110100011) (30643) (12707) (31A3)   ;(11000110011011) (30633) (12699) (319B)   ;(11000110010010) (30622) (12690) (3192)   ;(11000110001001) (30611) (12681) (3189)   ;(11000110000001) (30601) (12673) (3181)   ;
;232;(11000101111000) (30570) (12664) (3178)    ;(11000101110000) (30560) (12656) (3170)   ;(11000101101000) (30550) (12648) (3168)   ;(11000101011111) (30537) (12639) (315F)   ;(11000101010111) (30527) (12631) (3157)   ;(11000101001111) (30517) (12623) (314F)   ;(11000101000111) (30507) (12615) (3147)   ;(11000101000000) (30500) (12608) (3140)   ;
;240;(11000100111000) (30470) (12600) (3138)    ;(11000100110000) (30460) (12592) (3130)   ;(11000100101001) (30451) (12585) (3129)   ;(11000100100001) (30441) (12577) (3121)   ;(11000100011010) (30432) (12570) (311A)   ;(11000100010010) (30422) (12562) (3112)   ;(11000100001011) (30413) (12555) (310B)   ;(11000100000100) (30404) (12548) (3104)   ;
;248;(11000011111101) (30375) (12541) (30FD)    ;(11000011110110) (30366) (12534) (30F6)   ;(11000011101111) (30357) (12527) (30EF)   ;(11000011101001) (30351) (12521) (30E9)   ;(11000011100010) (30342) (12514) (30E2)   ;(11000011011100) (30334) (12508) (30DC)   ;(11000011010101) (30325) (12501) (30D5)   ;(11000011001111) (30317) (12495) (30CF)   ;
;256;(11000011001000) (30310) (12488) (30C8)    ;(11000011000010) (30302) (12482) (30C2)   ;(11000010111100) (30274) (12476) (30BC)   ;(11000010110110) (30266) (12470) (30B6)   ;(11000010110000) (30260) (12464) (30B0)   ;(11000010101011) (30253) (12459) (30AB)   ;(11000010100101) (30245) (12453) (30A5)   ;(11000010011111) (30237) (12447) (309F)   ;
;264;(11000010011010) (30232) (12442) (309A)    ;(11000010010100) (30224) (12436) (3094)   ;(11000010001111) (30217) (12431) (308F)   ;(11000010001010) (30212) (12426) (308A)   ;(11000010000101) (30205) (12421) (3085)   ;(11000010000000) (30200) (12416) (3080)   ;(11000001111011) (30173) (12411) (307B)   ;(11000001110110) (30166) (12406) (3076)   ;
;272;(11000001110001) (30161) (12401) (3071)    ;(11000001101101) (30155) (12397) (306D)   ;(11000001101000) (30150) (12392) (3068)   ;(11000001100100) (30144) (12388) (3064)   ;(11000001011111) (30137) (12383) (305F)   ;(11000001011011) (30133) (12379) (305B)   ;(11000001010111) (30127) (12375) (3057)   ;(11000001010011) (30123) (12371) (3053)   ;
;280;(11000001001111) (30117) (12367) (304F)    ;(11000001001011) (30113) (12363) (304B)   ;(11000001000111) (30107) (12359) (3047)   ;(11000001000011) (30103) (12355) (3043)   ;(11000001000000) (30100) (12352) (3040)   ;(11000000111100) (30074) (12348) (303C)   ;(11000000111001) (30071) (12345) (3039)   ;(11000000110110) (30066) (12342) (3036)   ;
;288;(11000000110010) (30062) (12338) (3032)    ;(11000000101111) (30057) (12335) (302F)   ;(11000000101100) (30054) (12332) (302C)   ;(11000000101001) (30051) (12329) (3029)   ;(11000000100111) (30047) (12327) (3027)   ;(11000000100100) (30044) (12324) (3024)   ;(11000000100001) (30041) (12321) (3021)   ;(11000000011111) (30037) (12319) (301F)   ;
;296;(11000000011100) (30034) (12316) (301C)    ;(11000000011010) (30032) (12314) (301A)   ;(11000000011000) (30030) (12312) (3018)   ;(11000000010110) (30026) (12310) (3016)   ;(11000000010100) (30024) (12308) (3014)   ;(11000000010010) (30022) (12306) (3012)   ;(11000000010000) (30020) (12304) (3010)   ;(11000000001110) (30016) (12302) (300E)   ;
;304;(11000000001101) (30015) (12301) (300D)    ;(11000000001011) (30013) (12299) (300B)   ;(11000000001010) (30012) (12298) (300A)   ;(11000000001000) (30010) (12296) (3008)   ;(11000000000111) (30007) (12295) (3007)   ;(11000000000110) (30006) (12294) (3006)   ;(11000000000101) (30005) (12293) (3005)   ;(11000000000100) (30004) (12292) (3004)   ;
;312;(11000000000011) (30003) (12291) (3003)    ;(11000000000010) (30002) (12290) (3002)   ;(11000000000010) (30002) (12290) (3002)   ;(11000000000001) (30001) (12289) (3001)   ;(11000000000001) (30001) (12289) (3001)   ;(11000000000000) (30000) (12288) (3000)   ;(11000000000000) (30000) (12288) (3000)   ;(11000000000000) (30000) (12288) (3000)   ;
;320;(11000000000000) (30000) (12288) (3000)    ;(11000000000000) (30000) (12288) (3000)   ;(11000000000000) (30000) (12288) (3000)   ;(11000000000000) (30000) (12288) (3000)   ;(11000000000001) (30001) (12289) (3001)   ;(11000000000001) (30001) (12289) (3001)   ;(11000000000010) (30002) (12290) (3002)   ;(11000000000010) (30002) (12290) (3002)   ;
;328;(11000000000011) (30003) (12291) (3003)    ;(11000000000100) (30004) (12292) (3004)   ;(11000000000101) (30005) (12293) (3005)   ;(11000000000110) (30006) (12294) (3006)   ;(11000000000111) (30007) (12295) (3007)   ;(11000000001000) (30010) (12296) (3008)   ;(11000000001010) (30012) (12298) (300A)   ;(11000000001011) (30013) (12299) (300B)   ;
;336;(11000000001101) (30015) (12301) (300D)    ;(11000000001110) (30016) (12302) (300E)   ;(11000000010000) (30020) (12304) (3010)   ;(11000000010010) (30022) (12306) (3012)   ;(11000000010100) (30024) (12308) (3014)   ;(11000000010110) (30026) (12310) (3016)   ;(11000000011000) (30030) (12312) (3018)   ;(11000000011010) (30032) (12314) (301A)   ;
;344;(11000000011100) (30034) (12316) (301C)    ;(11000000011111) (30037) (12319) (301F)   ;(11000000100001) (30041) (12321) (3021)   ;(11000000100100) (30044) (12324) (3024)   ;(11000000100111) (30047) (12327) (3027)   ;(11000000101001) (30051) (12329) (3029)   ;(11000000101100) (30054) (12332) (302C)   ;(11000000101111) (30057) (12335) (302F)   ;
;352;(11000000110010) (30062) (12338) (3032)    ;(11000000110110) (30066) (12342) (3036)   ;(11000000111001) (30071) (12345) (3039)   ;(11000000111100) (30074) (12348) (303C)   ;(11000001000000) (30100) (12352) (3040)   ;(11000001000011) (30103) (12355) (3043)   ;(11000001000111) (30107) (12359) (3047)   ;(11000001001011) (30113) (12363) (304B)   ;
;360;(11000001001111) (30117) (12367) (304F)    ;(11000001010011) (30123) (12371) (3053)   ;(11000001010111) (30127) (12375) (3057)   ;(11000001011011) (30133) (12379) (305B)   ;(11000001011111) (30137) (12383) (305F)   ;(11000001100100) (30144) (12388) (3064)   ;(11000001101000) (30150) (12392) (3068)   ;(11000001101101) (30155) (12397) (306D)   ;
;368;(11000001110001) (30161) (12401) (3071)    ;(11000001110110) (30166) (12406) (3076)   ;(11000001111011) (30173) (12411) (307B)   ;(11000010000000) (30200) (12416) (3080)   ;(11000010000101) (30205) (12421) (3085)   ;(11000010001010) (30212) (12426) (308A)   ;(11000010001111) (30217) (12431) (308F)   ;(11000010010100) (30224) (12436) (3094)   ;
;376;(11000010011010) (30232) (12442) (309A)    ;(11000010011111) (30237) (12447) (309F)   ;(11000010100101) (30245) (12453) (30A5)   ;(11000010101011) (30253) (12459) (30AB)   ;(11000010110000) (30260) (12464) (30B0)   ;(11000010110110) (30266) (12470) (30B6)   ;(11000010111100) (30274) (12476) (30BC)   ;(11000011000010) (30302) (12482) (30C2)   ;
;384;(11000011001000) (30310) (12488) (30C8)    ;(11000011001111) (30317) (12495) (30CF)   ;(11000011010101) (30325) (12501) (30D5)   ;(11000011011100) (30334) (12508) (30DC)   ;(11000011100010) (30342) (12514) (30E2)   ;(11000011101001) (30351) (12521) (30E9)   ;(11000011101111) (30357) (12527) (30EF)   ;(11000011110110) (30366) (12534) (30F6)   ;
;392;(11000011111101) (30375) (12541) (30FD)    ;(11000100000100) (30404) (12548) (3104)   ;(11000100001011) (30413) (12555) (310B)   ;(11000100010010) (30422) (12562) (3112)   ;(11000100011010) (30432) (12570) (311A)   ;(11000100100001) (30441) (12577) (3121)   ;(11000100101001) (30451) (12585) (3129)   ;(11000100110000) (30460) (12592) (3130)   ;
;400;(11000100111000) (30470) (12600) (3138)    ;(11000101000000) (30500) (12608) (3140)   ;(11000101000111) (30507) (12615) (3147)   ;(11000101001111) (30517) (12623) (314F)   ;(11000101010111) (30527) (12631) (3157)   ;(11000101011111) (30537) (12639) (315F)   ;(11000101101000) (30550) (12648) (3168)   ;(11000101110000) (30560) (12656) (3170)   ;
;408;(11000101111000) (30570) (12664) (3178)    ;(11000110000001) (30601) (12673) (3181)   ;(11000110001001) (30611) (12681) (3189)   ;(11000110010010) (30622) (12690) (3192)   ;(11000110011011) (30633) (12699) (319B)   ;(11000110100011) (30643) (12707) (31A3)   ;(11000110101100) (30654) (12716) (31AC)   ;(11000110110101) (30665) (12725) (31B5)   ;
;416;(11000110111110) (30676) (12734) (31BE)    ;(11000111001000) (30710) (12744) (31C8)   ;(11000111010001) (30721) (12753) (31D1)   ;(11000111011010) (30732) (12762) (31DA)   ;(11000111100100) (30744) (12772) (31E4)   ;(11000111101101) (30755) (12781) (31ED)   ;(11000111110111) (30767) (12791) (31F7)   ;(11001000000000) (31000) (12800) (3200)   ;
;424;(11001000001010) (31012) (12810) (320A)    ;(11001000010100) (31024) (12820) (3214)   ;(11001000011110) (31036) (12830) (321E)   ;(11001000101000) (31050) (12840) (3228)   ;(11001000110010) (31062) (12850) (3232)   ;(11001000111100) (31074) (12860) (323C)   ;(11001001000111) (31107) (12871) (3247)   ;(11001001010001) (31121) (12881) (3251)   ;
;432;(11001001011100) (31134) (12892) (325C)    ;(11001001100110) (31146) (12902) (3266)   ;(11001001110001) (31161) (12913) (3271)   ;(11001001111011) (31173) (12923) (327B)   ;(11001010000110) (31206) (12934) (3286)   ;(11001010010001) (31221) (12945) (3291)   ;(11001010011100) (31234) (12956) (329C)   ;(11001010100111) (31247) (12967) (32A7)   ;
;440;(11001010110010) (31262) (12978) (32B2)    ;(11001010111110) (31276) (12990) (32BE)   ;(11001011001001) (31311) (13001) (32C9)   ;(11001011010100) (31324) (13012) (32D4)   ;(11001011100000) (31340) (13024) (32E0)   ;(11001011101011) (31353) (13035) (32EB)   ;(11001011110111) (31367) (13047) (32F7)   ;(11001100000010) (31402) (13058) (3302)   ;
;448;(11001100001110) (31416) (13070) (330E)    ;(11001100011010) (31432) (13082) (331A)   ;(11001100100110) (31446) (13094) (3326)   ;(11001100110010) (31462) (13106) (3332)   ;(11001100111110) (31476) (13118) (333E)   ;(11001101001010) (31512) (13130) (334A)   ;(11001101010111) (31527) (13143) (3357)   ;(11001101100011) (31543) (13155) (3363)   ;
;456;(11001101101111) (31557) (13167) (336F)    ;(11001101111100) (31574) (13180) (337C)   ;(11001110001000) (31610) (13192) (3388)   ;(11001110010101) (31625) (13205) (3395)   ;(11001110100010) (31642) (13218) (33A2)   ;(11001110101111) (31657) (13231) (33AF)   ;(11001110111011) (31673) (13243) (33BB)   ;(11001111001000) (31710) (13256) (33C8)   ;
;464;(11001111010101) (31725) (13269) (33D5)    ;(11001111100010) (31742) (13282) (33E2)   ;(11001111110000) (31760) (13296) (33F0)   ;(11001111111101) (31775) (13309) (33FD)   ;(11010000001010) (32012) (13322) (340A)   ;(11010000011000) (32030) (13336) (3418)   ;(11010000100101) (32045) (13349) (3425)   ;(11010000110011) (32063) (13363) (3433)   ;
;472;(11010001000000) (32100) (13376) (3440)    ;(11010001001110) (32116) (13390) (344E)   ;(11010001011100) (32134) (13404) (345C)   ;(11010001101001) (32151) (13417) (3469)   ;(11010001110111) (32167) (13431) (3477)   ;(11010010000101) (32205) (13445) (3485)   ;(11010010010011) (32223) (13459) (3493)   ;(11010010100010) (32242) (13474) (34A2)   ;
;480;(11010010110000) (32260) (13488) (34B0)    ;(11010010111110) (32276) (13502) (34BE)   ;(11010011001100) (32314) (13516) (34CC)   ;(11010011011011) (32333) (13531) (34DB)   ;(11010011101001) (32351) (13545) (34E9)   ;(11010011111000) (32370) (13560) (34F8)   ;(11010100000110) (32406) (13574) (3506)   ;(11010100010101) (32425) (13589) (3515)   ;
;488;(11010100100100) (32444) (13604) (3524)    ;(11010100110010) (32462) (13618) (3532)   ;(11010101000001) (32501) (13633) (3541)   ;(11010101010000) (32520) (13648) (3550)   ;(11010101011111) (32537) (13663) (355F)   ;(11010101101110) (32556) (13678) (356E)   ;(11010101111101) (32575) (13693) (357D)   ;(11010110001101) (32615) (13709) (358D)   ;
;496;(11010110011100) (32634) (13724) (359C)    ;(11010110101011) (32653) (13739) (35AB)   ;(11010110111011) (32673) (13755) (35BB)   ;(11010111001010) (32712) (13770) (35CA)   ;(11010111011010) (32732) (13786) (35DA)   ;(11010111101001) (32751) (13801) (35E9)   ;(11010111111001) (32771) (13817) (35F9)   ;(11011000001000) (33010) (13832) (3608)   ;
;504;(11011000011000) (33030) (13848) (3618)    ;(11011000101000) (33050) (13864) (3628)   ;(11011000111000) (33070) (13880) (3638)   ;(11011001001000) (33110) (13896) (3648)   ;(11011001011000) (33130) (13912) (3658)   ;(11011001101000) (33150) (13928) (3668)   ;(11011001111000) (33170) (13944) (3678)   ;(11011010001000) (33210) (13960) (3688)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 532               ;
; Simple Multipliers (18-bit)           ; 64          ; 1                   ; 266               ;
; Embedded Multiplier Blocks            ; 64          ; --                  ; 266               ;
; Embedded Multiplier 9-bit elements    ; 128         ; 2                   ; 532               ;
; Signed Embedded Multipliers           ; 32          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 32          ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                        ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0|mult_o9t:auto_generated|mac_out4       ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0|mult_o9t:auto_generated|mac_mult3   ;                            ; DSPMULT_X93_Y35_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0|mult_o9t:auto_generated|w212w[0]       ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult0|mult_o9t:auto_generated|mac_mult1   ;                            ; DSPMULT_X93_Y36_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1|mult_o9t:auto_generated|mac_out4       ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1|mult_o9t:auto_generated|mac_mult3   ;                            ; DSPMULT_X93_Y34_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1|mult_o9t:auto_generated|w212w[0]       ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult1|mult_o9t:auto_generated|mac_mult1   ;                            ; DSPMULT_X93_Y37_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4       ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3   ;                            ; DSPMULT_X71_Y39_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]       ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1   ;                            ; DSPMULT_X71_Y40_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1|mult_66t:auto_generated|mac_out4       ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult3   ;                            ; DSPMULT_X71_Y36_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1|mult_66t:auto_generated|w218w[0]       ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1   ;                            ; DSPMULT_X71_Y37_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2|mult_o9t:auto_generated|mac_out4       ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2|mult_o9t:auto_generated|mac_mult3   ;                            ; DSPMULT_X93_Y39_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2|mult_o9t:auto_generated|w212w[0]       ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult2|mult_o9t:auto_generated|mac_mult1   ;                            ; DSPMULT_X93_Y38_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3|mult_o9t:auto_generated|mac_out4       ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3|mult_o9t:auto_generated|mac_mult3   ;                            ; DSPMULT_X93_Y40_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3|mult_o9t:auto_generated|w212w[0]       ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply2|lpm_mult:Mult3|mult_o9t:auto_generated|mac_mult1   ;                            ; DSPMULT_X93_Y41_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4       ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3   ;                            ; DSPMULT_X71_Y42_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]       ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1   ;                            ; DSPMULT_X71_Y41_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3|mult_66t:auto_generated|mac_out4       ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult3   ;                            ; DSPMULT_X71_Y35_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3|mult_66t:auto_generated|w218w[0]       ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|multiply:multiply1|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1   ;                            ; DSPMULT_X71_Y38_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y39_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y40_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y42_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y41_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y45_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y46_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y46_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y43_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y43_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y44_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3 ;                            ; DSPMULT_X71_Y31_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y29_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X71_Y25_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y26_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3 ;                            ; DSPMULT_X71_Y30_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y28_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X71_Y24_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y27_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3 ;                            ; DSPMULT_X22_Y39_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1 ;                            ; DSPMULT_X22_Y40_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X22_Y42_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y43_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X22_Y43_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3 ;                            ; DSPMULT_X22_Y41_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1 ;                            ; DSPMULT_X22_Y45_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X22_Y44_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y46_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X22_Y46_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3 ;                            ; DSPMULT_X22_Y32_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1 ;                            ; DSPMULT_X22_Y31_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X22_Y36_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X22_Y33_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3 ;                            ; DSPMULT_X22_Y38_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1 ;                            ; DSPMULT_X22_Y37_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X22_Y34_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X22_Y35_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y47_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3 ;                            ; DSPMULT_X71_Y47_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y48_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y48_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y50_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X71_Y50_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y49_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y49_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3 ;                            ; DSPMULT_X93_Y45_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y46_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y46_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X71_Y44_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X71_Y45_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y30_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y31_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y29_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y32_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y27_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y28_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y24_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|multiply:multiply_inst|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y25_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 8,473 / 342,891 ( 2 % ) ;
; C16 interconnects     ; 67 / 10,120 ( < 1 % )   ;
; C4 interconnects      ; 5,017 / 209,544 ( 2 % ) ;
; Direct links          ; 810 / 342,891 ( < 1 % ) ;
; Global clocks         ; 9 / 20 ( 45 % )         ;
; Local interconnects   ; 1,783 / 119,088 ( 1 % ) ;
; R24 interconnects     ; 237 / 9,963 ( 2 % )     ;
; R4 interconnects      ; 8,348 / 289,782 ( 3 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.23) ; Number of LABs  (Total = 402) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 35                            ;
; 2                                           ; 7                             ;
; 3                                           ; 6                             ;
; 4                                           ; 4                             ;
; 5                                           ; 5                             ;
; 6                                           ; 4                             ;
; 7                                           ; 2                             ;
; 8                                           ; 2                             ;
; 9                                           ; 39                            ;
; 10                                          ; 30                            ;
; 11                                          ; 2                             ;
; 12                                          ; 3                             ;
; 13                                          ; 12                            ;
; 14                                          ; 38                            ;
; 15                                          ; 51                            ;
; 16                                          ; 162                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.22) ; Number of LABs  (Total = 402) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 44                            ;
; 1 Clock                            ; 239                           ;
; 1 Clock enable                     ; 128                           ;
; 1 Sync. clear                      ; 2                             ;
; 1 Sync. load                       ; 4                             ;
; 2 Clock enables                    ; 70                            ;
; 2 Clocks                           ; 3                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.75) ; Number of LABs  (Total = 402) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 13                            ;
; 1                                            ; 25                            ;
; 2                                            ; 14                            ;
; 3                                            ; 3                             ;
; 4                                            ; 4                             ;
; 5                                            ; 4                             ;
; 6                                            ; 7                             ;
; 7                                            ; 1                             ;
; 8                                            ; 4                             ;
; 9                                            ; 40                            ;
; 10                                           ; 17                            ;
; 11                                           ; 4                             ;
; 12                                           ; 0                             ;
; 13                                           ; 3                             ;
; 14                                           ; 33                            ;
; 15                                           ; 17                            ;
; 16                                           ; 11                            ;
; 17                                           ; 8                             ;
; 18                                           ; 13                            ;
; 19                                           ; 6                             ;
; 20                                           ; 14                            ;
; 21                                           ; 9                             ;
; 22                                           ; 24                            ;
; 23                                           ; 21                            ;
; 24                                           ; 8                             ;
; 25                                           ; 11                            ;
; 26                                           ; 12                            ;
; 27                                           ; 6                             ;
; 28                                           ; 18                            ;
; 29                                           ; 3                             ;
; 30                                           ; 6                             ;
; 31                                           ; 2                             ;
; 32                                           ; 41                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.46) ; Number of LABs  (Total = 402) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 13                            ;
; 1                                               ; 38                            ;
; 2                                               ; 12                            ;
; 3                                               ; 16                            ;
; 4                                               ; 7                             ;
; 5                                               ; 11                            ;
; 6                                               ; 30                            ;
; 7                                               ; 20                            ;
; 8                                               ; 19                            ;
; 9                                               ; 65                            ;
; 10                                              ; 30                            ;
; 11                                              ; 5                             ;
; 12                                              ; 26                            ;
; 13                                              ; 8                             ;
; 14                                              ; 26                            ;
; 15                                              ; 11                            ;
; 16                                              ; 35                            ;
; 17                                              ; 2                             ;
; 18                                              ; 1                             ;
; 19                                              ; 2                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 1                             ;
; 24                                              ; 17                            ;
; 25                                              ; 5                             ;
; 26                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.73) ; Number of LABs  (Total = 402) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 21                            ;
; 3                                            ; 16                            ;
; 4                                            ; 14                            ;
; 5                                            ; 10                            ;
; 6                                            ; 12                            ;
; 7                                            ; 8                             ;
; 8                                            ; 12                            ;
; 9                                            ; 12                            ;
; 10                                           ; 8                             ;
; 11                                           ; 34                            ;
; 12                                           ; 4                             ;
; 13                                           ; 5                             ;
; 14                                           ; 26                            ;
; 15                                           ; 20                            ;
; 16                                           ; 23                            ;
; 17                                           ; 9                             ;
; 18                                           ; 32                            ;
; 19                                           ; 6                             ;
; 20                                           ; 17                            ;
; 21                                           ; 16                            ;
; 22                                           ; 3                             ;
; 23                                           ; 6                             ;
; 24                                           ; 6                             ;
; 25                                           ; 6                             ;
; 26                                           ; 9                             ;
; 27                                           ; 12                            ;
; 28                                           ; 15                            ;
; 29                                           ; 9                             ;
; 30                                           ; 5                             ;
; 31                                           ; 4                             ;
; 32                                           ; 1                             ;
; 33                                           ; 14                            ;
; 34                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 4            ; 0            ; 4            ; 0            ; 0            ; 16        ; 4            ; 0            ; 16        ; 16        ; 0            ; 8            ; 0            ; 0            ; 7            ; 0            ; 8            ; 7            ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 16        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 12           ; 16           ; 12           ; 16           ; 16           ; 0         ; 12           ; 16           ; 0         ; 0         ; 16           ; 8            ; 16           ; 16           ; 9            ; 16           ; 8            ; 9            ; 16           ; 16           ; 16           ; 8            ; 16           ; 16           ; 16           ; 16           ; 16           ; 0         ; 16           ; 16           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; key[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_o               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 5.0               ;
; I/O             ; clk                  ; 1.4               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                ; Destination Register                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; clk                                                                                                            ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid                                                                        ; 1.426             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[18]                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a18~porta_datain_reg0              ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[19]                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a19~porta_datain_reg0              ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[8]                    ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0               ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[9]                    ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a9~porta_datain_reg0               ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[10]                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a10~porta_datain_reg0              ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[11]                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a11~porta_datain_reg0              ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[12]                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a12~porta_datain_reg0              ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[13]                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a13~porta_datain_reg0              ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[14]                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0              ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[16]                   ; MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a16~porta_datain_reg0              ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[7] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; 0.165             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[4] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; 0.164             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[6] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; 0.164             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|addres_generator:addres_generator_ins|rd_ptr[5] ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; 0.164             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[14]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a14~porta_datain_reg0 ; 0.059             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[23]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a23~porta_datain_reg0 ; 0.053             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[16]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a16~porta_datain_reg0 ; 0.053             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[21]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a21~porta_datain_reg0 ; 0.052             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[22]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a22~porta_datain_reg0 ; 0.051             ;
; MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Re_o[22]                   ; MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a22~porta_datain_reg0 ; 0.051             ;
; INVERT_ADDR:INVERT_ADDR|Im_o[15]                                                                               ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a11~porta_datain_reg0              ; 0.045             ;
; INVERT_ADDR:INVERT_ADDR|Im_o[13]                                                                               ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a5~porta_datain_reg0               ; 0.045             ;
; INVERT_ADDR:INVERT_ADDR|Im_o[11]                                                                               ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a3~porta_datain_reg0               ; 0.045             ;
; INVERT_ADDR:INVERT_ADDR|Im_o[8]                                                                                ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0               ; 0.045             ;
; INVERT_ADDR:INVERT_ADDR|Re_o[15]                                                                               ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a15~porta_datain_reg0              ; 0.045             ;
; INVERT_ADDR:INVERT_ADDR|Re_o[13]                                                                               ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a5~porta_datain_reg0               ; 0.045             ;
; INVERT_ADDR:INVERT_ADDR|Re_o[10]                                                                               ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a2~porta_datain_reg0               ; 0.045             ;
; INVERT_ADDR:INVERT_ADDR|Im_o[10]                                                                               ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a2~porta_datain_reg0               ; 0.045             ;
; INVERT_ADDR:INVERT_ADDR|Re_o[12]                                                                               ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a4~porta_datain_reg0               ; 0.045             ;
; INVERT_ADDR:INVERT_ADDR|Re_o[8]                                                                                ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a0~porta_datain_reg0               ; 0.045             ;
; INVERT_ADDR:INVERT_ADDR|Im_o[14]                                                                               ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a6~porta_datain_reg0               ; 0.042             ;
; INVERT_ADDR:INVERT_ADDR|Im_o[9]                                                                                ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a1~porta_datain_reg0               ; 0.039             ;
; INVERT_ADDR:INVERT_ADDR|Re_o[11]                                                                               ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a3~porta_datain_reg0               ; 0.039             ;
; INVERT_ADDR:INVERT_ADDR|Im_o[12]                                                                               ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a4~porta_datain_reg0               ; 0.021             ;
; INVERT_ADDR:INVERT_ADDR|Re_o[14]                                                                               ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a6~porta_datain_reg0               ; 0.021             ;
; INVERT_ADDR:INVERT_ADDR|Re_o[9]                                                                                ; MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RAM:ram_data_store|altsyncram:mem_Re_rtl_0|altsyncram_ffi1:auto_generated|ram_block1a1~porta_datain_reg0               ; 0.021             ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 37 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "top_module"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 12 pins of 16 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 672 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'db/SDC1.sdc'
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|RADIX:radix2_inst|adder:adder_inst|Re_o2[16] is being clocked by MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
Info (176353): Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 24
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid  File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 15
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|Re_o[0]~1 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 27
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|multiplexor:mux_inst|state~8 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 16
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid  File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 15
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|Im_o[0]~0 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 27
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|multiplexor:mux_inst|state~8 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 16
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid  File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 15
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|Re_o[0]~1 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 27
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|multiplexor:mux_inst|state~8 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 16
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid  File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 15
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|Im_o[0]~0 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 27
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|multiplexor:mux_inst|state~8 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 16
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid  File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 15
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|Re_o[0]~1 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 27
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|multiplexor:mux_inst|state~8 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 16
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid  File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 15
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|Im_o[8]~0 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 27
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|multiplexor:mux_inst|state~8 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 16
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid  File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 15
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|Re_o[8]~1 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 27
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|multiplexor:mux_inst|state~8 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 16
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid  File: D:/Digital chipset design/FFT_Parallel_lab/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|out_valid File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 15
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|Im_o[0]~0 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 27
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|multiplexor:mux_inst|state~8 File: D:/Digital chipset design/FFT_Parallel_lab/multiplexor.v Line: 16
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 28 registers into blocks of type Block RAM
    Extra Info (176218): Packed 488 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 383 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 4 input, 8 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  69 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 2.01 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin key[3] uses I/O standard 2.5 V at H8 File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 27
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at Y2 File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 24
    Info (169178): Pin rst_n uses I/O standard 3.3-V LVTTL at M23 File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 25
    Info (169178): Pin data_in uses I/O standard 3.3-V LVTTL at G12 File: D:/Digital chipset design/FFT_Parallel_lab/top_module.v Line: 26
Info (144001): Generated suppressed messages file D:/Digital chipset design/FFT_Parallel_lab/Quartus/output_files/top_module.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 5792 megabytes
    Info: Processing ended: Wed Apr 09 20:57:33 2025
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:38


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Digital chipset design/FFT_Parallel_lab/Quartus/output_files/top_module.fit.smsg.


