<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'threshold_hls/in_stream_TLAST' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:41.447+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'threshold_hls/in_stream_TUSER' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:41.428+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit16134_' to 'Block_Mat_exit16134_s'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:37.965+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit16134_proc' to 'Block_Mat.exit16134_' (threshold/threshold.cpp:26:38)" projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:37.911+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Threshold&lt;1080, 1920, 0, 0>' to 'Threshold' (C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_arithm.h:40:50)" projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:37.056+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (threshold/threshold.cpp:44) in function 'threshold_hls': cannot completely unroll a loop with a variable trip count." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:35.036+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.23': cannot find another array to be merged with." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.910+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.24': cannot find another array to be merged with." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.824+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.11': cannot find another array to be merged with." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.816+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.9': cannot find another array to be merged with." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.808+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.7': cannot find another array to be merged with." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.799+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.5': cannot find another array to be merged with." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.791+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'g_img_1.data_stream.V' (threshold/threshold.cpp:24)." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.784+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'g_img_0.data_stream.V.3' (threshold/threshold.cpp:23)." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.775+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'g_img_0.data_stream.V.2' (threshold/threshold.cpp:23)." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.763+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'g_img_0.data_stream.V.1' (threshold/threshold.cpp:23)." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.752+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'g_img_0.data_stream.V' (threshold/threshold.cpp:23)." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.743+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (threshold/threshold.cpp:3)." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.731+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (threshold/threshold.cpp:3)." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:34.719+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.668+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.660+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.652+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.644+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.635+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.628+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.619+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.611+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.604+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.596+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.589+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.580+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.571+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.563+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.554+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.541+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.527+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.517+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.506+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.494+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.484+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.474+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.462+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.451+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.440+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="threshold" solutionName="solution1" date="2018-08-02T16:02:30.428+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:58.170+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;AXI_LITE_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:58.150+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Loop_2_proc_U0/ap_done_reg_reg) is unused and will be removed from module threshold_hls.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 827.129 ; gain = 525.859&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|threshold_hls                | (A2*B2)'    | 20     | 10     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;|threshold_hls_mulcud_DSP48_1 | (A2*B2)'    | 11     | 9      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 867.586 ; gain = 566.316&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 950.258 ; gain = 648.988&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 951.266 ; gain = 649.996&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:35.605+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Threshold_U0/ap_done_reg_reg) is unused and will be removed from module threshold_hls." projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.457+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Loop_1_proc_U0/ap_done_reg_reg) is unused and will be removed from module threshold_hls." projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.445+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design threshold_hls has port s_axi_CONTROL_BUS_BRESP[0] driven by constant 0" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.431+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design threshold_hls has port s_axi_CONTROL_BUS_BRESP[1] driven by constant 0" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.418+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design threshold_hls has port s_axi_CONTROL_BUS_RRESP[0] driven by constant 0" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.406+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design threshold_hls has port s_axi_CONTROL_BUS_RRESP[1] driven by constant 0" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.394+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Loop_2_proc_U0/indvar_flatten_next_reg_385_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Loop_2_proc.v:466]&#xD;&#xA;DSP Report: Generating DSP Block_Mat_exit16134_U0/threshold_hls_mulbkb_U1/threshold_hls_mulbkb_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.&#xD;&#xA;DSP Report: register B is absorbed into DSP Block_Mat_exit16134_U0/threshold_hls_mulbkb_U1/threshold_hls_mulbkb_DSP48_0_U/p_reg_reg.&#xD;&#xA;DSP Report: register Block_Mat_exit16134_U0/threshold_hls_mulbkb_U1/threshold_hls_mulbkb_DSP48_0_U/a_reg_reg is absorbed into DSP Block_Mat_exit16134_U0/threshold_hls_mulbkb_U1/threshold_hls_mulbkb_DSP48_0_U/p_reg_reg.&#xD;&#xA;DSP Report: register Block_Mat_exit16134_U0/threshold_hls_mulbkb_U1/threshold_hls_mulbkb_DSP48_0_U/p_reg_reg is absorbed into DSP Block_Mat_exit16134_U0/threshold_hls_mulbkb_U1/threshold_hls_mulbkb_DSP48_0_U/p_reg_reg.&#xD;&#xA;DSP Report: operator Block_Mat_exit16134_U0/threshold_hls_mulbkb_U1/threshold_hls_mulbkb_DSP48_0_U/p_reg_reg0 is absorbed into DSP Block_Mat_exit16134_U0/threshold_hls_mulbkb_U1/threshold_hls_mulbkb_DSP48_0_U/p_reg_reg.&#xD;&#xA;DSP Report: Generating DSP Loop_2_proc_U0/threshold_hls_mulcud_U17/threshold_hls_mulcud_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.&#xD;&#xA;DSP Report: register Loop_2_proc_U0/threshold_hls_mulcud_U17/threshold_hls_mulcud_DSP48_1_U/a_reg_reg is absorbed into DSP Loop_2_proc_U0/threshold_hls_mulcud_U17/threshold_hls_mulcud_DSP48_1_U/p_reg_reg.&#xD;&#xA;DSP Report: register Loop_2_proc_U0/threshold_hls_mulcud_U17/threshold_hls_mulcud_DSP48_1_U/b_reg_reg is absorbed into DSP Loop_2_proc_U0/threshold_hls_mulcud_U17/threshold_hls_mulcud_DSP48_1_U/p_reg_reg.&#xD;&#xA;DSP Report: register Loop_2_proc_U0/threshold_hls_mulcud_U17/threshold_hls_mulcud_DSP48_1_U/p_reg_reg is absorbed into DSP Loop_2_proc_U0/threshold_hls_mulcud_U17/threshold_hls_mulcud_DSP48_1_U/p_reg_reg.&#xD;&#xA;DSP Report: operator Loop_2_proc_U0/threshold_hls_mulcud_U17/threshold_hls_mulcud_DSP48_1_U/p_reg_reg0 is absorbed into DSP Loop_2_proc_U0/threshold_hls_mulcud_U17/threshold_hls_mulcud_DSP48_1_U/p_reg_reg." projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.383+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Threshold_U0/t_V_1_reg_176_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Threshold.v:218]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.370+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Loop_1_proc_U0/r_reg_169_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Loop_1_proc.v:243]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.357+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/threshold_hls_mulbkb.v:19]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.343+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Loop_2_proc_U0/threshold_hls_mulcud_U17/threshold_hls_mulcud_DSP48_1_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/threshold_hls_mulcud.v:20]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.329+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit16134_U0/threshold_hls_mulbkb_U1/threshold_hls_mulbkb_DSP48_0_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/threshold_hls_mulbkb.v:19]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.318+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Loop_2_proc_U0/threshold_hls_mulcud_U17/threshold_hls_mulcud_DSP48_1_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/threshold_hls_mulcud.v:19]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.304+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/threshold_hls_mulbkb.v:19]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.290+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/fifo_w20_d2_A.v:36]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.274+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/fifo_w20_d2_A.v:36]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.261+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/fifo_w20_d2_A.v:36]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.249+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/fifo_w9_d3_A.v:36]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.236+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/fifo_w9_d3_A.v:36]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.223+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/fifo_w9_d3_A.v:36]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.210+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/fifo_w9_d3_A.v:36]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.198+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next_reg_385_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Loop_2_proc.v:466]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.186+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/threshold_hls_mulcud.v:20]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.174+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/threshold_hls_mulcud.v:19]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.162+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_176_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Threshold.v:218]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.150+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_reg_169_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Loop_1_proc.v:243]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.138+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/threshold_hls_mulbkb.v:19]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.125+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/threshold_hls_mulbkb.v:20]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.113+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/threshold_hls_mulbkb.v:19]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:05:10.101+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[18]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:56.106+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[19]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:56.095+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[20]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:56.084+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[21]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:56.073+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[22]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:56.062+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[23]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:56.051+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[24]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:56.039+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[25]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:56.028+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[26]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:56.017+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[27]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:56.004+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[28]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.989+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[29]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.978+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[30]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.967+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port maxval[31]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.956+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[8]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.944+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[9]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.929+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[10]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.917+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[11]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.905+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[12]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.894+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[13]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.881+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[14]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.871+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[15]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.859+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[16]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.848+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[17]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.837+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[18]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.826+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[19]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.816+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[20]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.804+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[21]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.793+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[22]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.781+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[23]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.770+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[24]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.759+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[25]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.749+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[26]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.739+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[27]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.727+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[28]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.717+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[29]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.707+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[30]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.698+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port thresh[31]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.688+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[12]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.679+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[13]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.668+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[14]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.658+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[15]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.647+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[16]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.637+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[17]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.628+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[18]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.619+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[19]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.609+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[20]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.599+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[21]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.588+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[22]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.578+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[23]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.569+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[24]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.559+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[25]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.550+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[26]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.539+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[27]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.529+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[28]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.519+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[29]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.509+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[30]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.500+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_cols_V[31]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.491+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[12]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.480+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[13]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.465+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[14]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.448+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[15]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.433+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[16]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.422+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[17]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.413+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[18]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.403+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[19]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.394+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[20]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.384+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[21]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.375+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[22]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.365+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[23]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.356+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[24]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.347+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[25]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.338+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[26]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.329+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[27]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.320+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[28]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.310+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[29]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.301+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[30]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.292+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Threshold has unconnected port src_rows_V[31]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.284+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[11]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.275+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[12]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.266+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[13]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.256+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[14]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.247+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[15]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.238+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[16]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.229+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[17]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.220+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[18]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.211+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[19]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.202+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[20]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.193+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[21]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.183+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[22]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.173+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[23]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.164+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[24]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.152+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[25]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.143+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[26]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.133+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[27]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.123+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[28]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.114+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[29]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.106+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[30]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.097+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows[31]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.089+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design threshold_hls_mulcud_DSP48_1 has unconnected port rst" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.080+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Loop_1_proc_U0_ap_ready_count_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/threshold_hls.v:398]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.071+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit16134_U0_ap_ready_count_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/threshold_hls.v:390]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.060+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Loop_2_proc.v:959]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.049+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Loop_2_proc.v:951]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.040+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Loop_2_proc.v:937]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.030+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Threshold.v:438]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.021+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Threshold.v:436]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.012+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Threshold.v:434]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:55.004+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Threshold.v:432]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:54.995+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Threshold.v:430]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:54.986+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Threshold.v:428]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:54.978+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Threshold.v:426]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:54.968+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Threshold.v:424]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:54.959+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Threshold.v:422]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:54.950+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/threshold/solution1/impl/verilog/Threshold.v:420]" projectName="threshold" solutionName="solution1" date="2018-08-02T16:04:54.940+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
