

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Feb 23 14:49:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir1
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.560 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min |  max |                      Type                      |
    +---------+---------+-----------+----------+-----+------+------------------------------------------------+
    |        5|     1005|  25.000 ns|  5.025 us|    4|  1004|  loop auto-rewind stp (delay=3 clock cycles(s))|
    +---------+---------+-----------+----------+-----+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- sample_loop  |        3|     1003|         5|          1|          1|  0 ~ 1000|       yes|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [fir.cpp:12]   --->   Operation 8 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg = alloca i32 1" [fir.cpp:9]   --->   Operation 9 'alloca' 'reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reg_2 = alloca i32 1" [fir.cpp:9]   --->   Operation 10 'alloca' 'reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_4 = alloca i32 1" [fir.cpp:9]   --->   Operation 11 'alloca' 'reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_6 = alloca i32 1" [fir.cpp:9]   --->   Operation 12 'alloca' 'reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_8 = alloca i32 1" [fir.cpp:9]   --->   Operation 13 'alloca' 'reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_1 = alloca i32 1" [fir.cpp:9]   --->   Operation 14 'alloca' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_3 = alloca i32 1" [fir.cpp:9]   --->   Operation 15 'alloca' 'reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reg_5 = alloca i32 1" [fir.cpp:9]   --->   Operation 16 'alloca' 'reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reg_7 = alloca i32 1" [fir.cpp:9]   --->   Operation 17 'alloca' 'reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.82ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [fir.cpp:7]   --->   Operation 18 'read' 'p_read_3' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_7" [fir.cpp:9]   --->   Operation 19 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_5" [fir.cpp:9]   --->   Operation 20 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_3" [fir.cpp:9]   --->   Operation 21 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_1" [fir.cpp:9]   --->   Operation 22 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_8" [fir.cpp:9]   --->   Operation 23 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_6" [fir.cpp:9]   --->   Operation 24 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_4" [fir.cpp:9]   --->   Operation 25 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg_2" [fir.cpp:9]   --->   Operation 26 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 0, i17 %reg" [fir.cpp:9]   --->   Operation 27 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln12 = store i31 0, i31 %n" [fir.cpp:12]   --->   Operation 28 'store' 'store_ln12' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln12 = br void %shift_loop" [fir.cpp:12]   --->   Operation 29 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%n_1 = load i31 %n" [fir.cpp:12]   --->   Operation 30 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i31 %n_1" [fir.cpp:12]   --->   Operation 31 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.01ns)   --->   "%icmp_ln12 = icmp_slt  i32 %zext_ln12_1, i32 %p_read_3" [fir.cpp:12]   --->   Operation 32 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.end25.loopexit, void %fpga_resource_hint.shift_loop.17" [fir.cpp:12]   --->   Operation 33 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%add_ln12 = add i31 %n_1, i31 1" [fir.cpp:12]   --->   Operation 34 'add' 'add_ln12' <Predicate = (icmp_ln12)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %n_1" [fir.cpp:12]   --->   Operation 35 'zext' 'zext_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i17 %in_r, i64 0, i64 %zext_ln12" [fir.cpp:18]   --->   Operation 36 'getelementptr' 'in_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%reg_14 = load i10 %in_addr" [fir.cpp:18]   --->   Operation 37 'load' 'reg_14' <Predicate = (icmp_ln12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 1000> <RAM>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln12 = store i31 %add_ln12, i31 %n" [fir.cpp:12]   --->   Operation 38 'store' 'store_ln12' <Predicate = (icmp_ln12)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%reg_10 = load i17 %reg_1" [fir.cpp:29]   --->   Operation 39 'load' 'reg_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%reg_11 = load i17 %reg_3" [fir.cpp:29]   --->   Operation 40 'load' 'reg_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%reg_load = load i17 %reg" [fir.cpp:9]   --->   Operation 41 'load' 'reg_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%reg_2_load = load i17 %reg_2" [fir.cpp:9]   --->   Operation 42 'load' 'reg_2_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] ( I:1.23ns O:1.23ns )   --->   "%reg_14 = load i10 %in_addr" [fir.cpp:18]   --->   Operation 43 'load' 'reg_14' <Predicate = (icmp_ln12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 1000> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i17 %reg_load" [fir.cpp:29]   --->   Operation 44 'sext' 'sext_ln29' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.54ns)   --->   "%mul_ln29 = mul i32 %sext_ln29, i32 4294954188" [fir.cpp:29]   --->   Operation 45 'mul' 'mul_ln29' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln29, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 46 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i17.i14, i17 %reg_14, i14 0" [fir.cpp:29]   --->   Operation 47 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i31 %shl_ln" [fir.cpp:29]   --->   Operation 48 'sext' 'sext_ln29_1' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.01ns)   --->   "%add_ln29 = add i32 %mul_ln29, i32 %sext_ln29_1" [fir.cpp:29]   --->   Operation 49 'add' 'add_ln29' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln29, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 50 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %add_ln29, i32 14, i32 31" [fir.cpp:29]   --->   Operation 51 'partselect' 'trunc_ln' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i17 %reg_10" [fir.cpp:29]   --->   Operation 52 'sext' 'sext_ln29_2' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.54ns)   --->   "%mul_ln29_1 = mul i32 %sext_ln29_2, i32 9830" [fir.cpp:29]   --->   Operation 53 'mul' 'mul_ln29_1' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln29_1, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 54 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln29_4 = sext i17 %reg_2_load" [fir.cpp:29]   --->   Operation 55 'sext' 'sext_ln29_4' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.54ns)   --->   "%mul_ln29_2 = mul i31 %sext_ln29_4, i31 2147477094" [fir.cpp:29]   --->   Operation 56 'mul' 'mul_ln29_2' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i31 %mul_ln29_2, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 57 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_2_load, i17 %reg_3" [fir.cpp:9]   --->   Operation 58 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_load, i17 %reg_1" [fir.cpp:9]   --->   Operation 59 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_10, i17 %reg_2" [fir.cpp:9]   --->   Operation 60 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_14, i17 %reg" [fir.cpp:9]   --->   Operation 61 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%reg_12 = load i17 %reg_5" [fir.cpp:29]   --->   Operation 62 'load' 'reg_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%reg_4_load = load i17 %reg_4" [fir.cpp:9]   --->   Operation 63 'load' 'reg_4_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln, i14 0" [fir.cpp:29]   --->   Operation 64 'bitconcatenate' 'tmp' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln29_18 = sext i32 %tmp" [fir.cpp:29]   --->   Operation 65 'sext' 'sext_ln29_18' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i32 %mul_ln29_1" [fir.cpp:29]   --->   Operation 66 'sext' 'sext_ln29_3' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.01ns)   --->   "%add_ln29_1 = add i33 %sext_ln29_18, i33 %sext_ln29_3" [fir.cpp:29]   --->   Operation 67 'add' 'add_ln29_1' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_1, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 68 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_1, i32 14, i32 32" [fir.cpp:29]   --->   Operation 69 'partselect' 'tmp_6' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_6, i14 0" [fir.cpp:29]   --->   Operation 70 'bitconcatenate' 'and_ln' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln29_5 = sext i31 %mul_ln29_2" [fir.cpp:29]   --->   Operation 71 'sext' 'sext_ln29_5' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.01ns)   --->   "%add_ln29_2 = add i33 %and_ln, i33 %sext_ln29_5" [fir.cpp:29]   --->   Operation 72 'add' 'add_ln29_2' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_2, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 73 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_2, i32 14, i32 32" [fir.cpp:29]   --->   Operation 74 'partselect' 'tmp_7' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%and_ln29_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_7, i14 0" [fir.cpp:29]   --->   Operation 75 'bitconcatenate' 'and_ln29_1' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln29_6 = sext i17 %reg_11" [fir.cpp:29]   --->   Operation 76 'sext' 'sext_ln29_6' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.54ns)   --->   "%mul_ln29_3 = mul i29 %sext_ln29_6, i29 1638" [fir.cpp:29]   --->   Operation 77 'mul' 'mul_ln29_3' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i29 %mul_ln29_3, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 78 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln29_7 = sext i29 %mul_ln29_3" [fir.cpp:29]   --->   Operation 79 'sext' 'sext_ln29_7' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.01ns)   --->   "%add_ln29_3 = add i33 %and_ln29_1, i33 %sext_ln29_7" [fir.cpp:29]   --->   Operation 80 'add' 'add_ln29_3' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_3, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 81 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_3, i32 14, i32 32" [fir.cpp:29]   --->   Operation 82 'partselect' 'tmp_8' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln29_8 = sext i17 %reg_4_load" [fir.cpp:29]   --->   Operation 83 'sext' 'sext_ln29_8' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.54ns)   --->   "%mul_ln29_4 = mul i32 %sext_ln29_8, i32 9830" [fir.cpp:29]   --->   Operation 84 'mul' 'mul_ln29_4' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln29_4, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 85 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln29_10 = sext i17 %reg_12" [fir.cpp:29]   --->   Operation 86 'sext' 'sext_ln29_10' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (2.54ns)   --->   "%mul_ln29_5 = mul i32 %sext_ln29_10, i32 4294957465" [fir.cpp:29]   --->   Operation 87 'mul' 'mul_ln29_5' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln29_5, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 88 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_4_load, i17 %reg_5" [fir.cpp:9]   --->   Operation 89 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_3 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_11, i17 %reg_4" [fir.cpp:9]   --->   Operation 90 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.56>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%reg_13 = load i17 %reg_7" [fir.cpp:29]   --->   Operation 91 'load' 'reg_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%reg_6_load = load i17 %reg_6" [fir.cpp:9]   --->   Operation 92 'load' 'reg_6_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%reg_8_load = load i17 %reg_8" [fir.cpp:29]   --->   Operation 93 'load' 'reg_8_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%and_ln29_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_8, i14 0" [fir.cpp:29]   --->   Operation 94 'bitconcatenate' 'and_ln29_2' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln29_9 = sext i32 %mul_ln29_4" [fir.cpp:29]   --->   Operation 95 'sext' 'sext_ln29_9' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.01ns)   --->   "%add_ln29_4 = add i33 %and_ln29_2, i33 %sext_ln29_9" [fir.cpp:29]   --->   Operation 96 'add' 'add_ln29_4' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_4, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 97 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_4, i32 14, i32 32" [fir.cpp:29]   --->   Operation 98 'partselect' 'tmp_9' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%and_ln29_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_9, i14 0" [fir.cpp:29]   --->   Operation 99 'bitconcatenate' 'and_ln29_3' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln29_11 = sext i32 %mul_ln29_5" [fir.cpp:29]   --->   Operation 100 'sext' 'sext_ln29_11' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.01ns)   --->   "%add_ln29_5 = add i33 %and_ln29_3, i33 %sext_ln29_11" [fir.cpp:29]   --->   Operation 101 'add' 'add_ln29_5' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_5, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 102 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_5, i32 14, i32 32" [fir.cpp:29]   --->   Operation 103 'partselect' 'tmp_s' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%and_ln29_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_s, i14 0" [fir.cpp:29]   --->   Operation 104 'bitconcatenate' 'and_ln29_4' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln29_12 = sext i17 %reg_6_load" [fir.cpp:29]   --->   Operation 105 'sext' 'sext_ln29_12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (2.54ns)   --->   "%mul_ln29_6 = mul i31 %sext_ln29_12, i31 6553" [fir.cpp:29]   --->   Operation 106 'mul' 'mul_ln29_6' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i31 %mul_ln29_6, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 107 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln29_13 = sext i31 %mul_ln29_6" [fir.cpp:29]   --->   Operation 108 'sext' 'sext_ln29_13' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.01ns)   --->   "%add_ln29_6 = add i33 %and_ln29_4, i33 %sext_ln29_13" [fir.cpp:29]   --->   Operation 109 'add' 'add_ln29_6' <Predicate = (icmp_ln12)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_6, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 110 'specfucore' 'specfucore_ln27' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_6, i32 14, i32 32" [fir.cpp:29]   --->   Operation 111 'partselect' 'tmp_1' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln29_14 = sext i17 %reg_13" [fir.cpp:29]   --->   Operation 112 'sext' 'sext_ln29_14' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.54ns)   --->   "%mul_ln29_7 = mul i30 %sext_ln29_14, i30 3276" [fir.cpp:29]   --->   Operation 113 'mul' 'mul_ln29_7' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln29_7, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 114 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln29_16 = sext i17 %reg_8_load" [fir.cpp:29]   --->   Operation 115 'sext' 'sext_ln29_16' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (2.54ns)   --->   "%mul_ln29_8 = mul i30 %sext_ln29_16, i30 1073738547" [fir.cpp:29]   --->   Operation 116 'mul' 'mul_ln29_8' <Predicate = (icmp_ln12)> <Delay = 2.54> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln29_8, i64 12, i64 4, i64 0" [fir.cpp:26]   --->   Operation 117 'specfucore' 'specfucore_ln26' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_6_load, i17 %reg_7" [fir.cpp:9]   --->   Operation 118 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_4 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_13, i17 %reg_8" [fir.cpp:9]   --->   Operation 119 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_4 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln9 = store i17 %reg_12, i17 %reg_6" [fir.cpp:9]   --->   Operation 120 'store' 'store_ln9' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_4 : Operation 155 [1/1] (0.42ns)   --->   "%ret_ln37 = ret i32 %p_read_3" [fir.cpp:37]   --->   Operation 155 'ret' 'ret_ln37' <Predicate = (!icmp_ln12)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.27>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [fir.cpp:9]   --->   Operation 121 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1000, i64 500" [fir.cpp:13]   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [fir.cpp:12]   --->   Operation 123 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [fir.cpp:25]   --->   Operation 124 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin8" [fir.cpp:29]   --->   Operation 125 'specregionend' 'rend18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [fir.cpp:25]   --->   Operation 126 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin" [fir.cpp:29]   --->   Operation 127 'specregionend' 'rend14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [fir.cpp:25]   --->   Operation 128 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin9" [fir.cpp:29]   --->   Operation 129 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [fir.cpp:25]   --->   Operation 130 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin5" [fir.cpp:29]   --->   Operation 131 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [fir.cpp:25]   --->   Operation 132 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin2" [fir.cpp:29]   --->   Operation 133 'specregionend' 'rend38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [fir.cpp:25]   --->   Operation 134 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin3" [fir.cpp:29]   --->   Operation 135 'specregionend' 'rend34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [fir.cpp:25]   --->   Operation 136 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%and_ln29_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_1, i14 0" [fir.cpp:29]   --->   Operation 137 'bitconcatenate' 'and_ln29_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin4" [fir.cpp:29]   --->   Operation 138 'specregionend' 'rend30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [fir.cpp:25]   --->   Operation 139 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln29_15 = sext i30 %mul_ln29_7" [fir.cpp:29]   --->   Operation 140 'sext' 'sext_ln29_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (1.01ns)   --->   "%add_ln29_7 = add i33 %and_ln29_5, i33 %sext_ln29_15" [fir.cpp:29]   --->   Operation 141 'add' 'add_ln29_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_7, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 142 'specfucore' 'specfucore_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_7, i32 14, i32 32" [fir.cpp:29]   --->   Operation 143 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%and_ln29_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_2, i14 0" [fir.cpp:29]   --->   Operation 144 'bitconcatenate' 'and_ln29_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin6" [fir.cpp:29]   --->   Operation 145 'specregionend' 'rend26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [fir.cpp:25]   --->   Operation 146 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln29_17 = sext i30 %mul_ln29_8" [fir.cpp:29]   --->   Operation 147 'sext' 'sext_ln29_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (1.01ns)   --->   "%add_ln29_8 = add i33 %and_ln29_6, i33 %sext_ln29_17" [fir.cpp:29]   --->   Operation 148 'add' 'add_ln29_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i33 %add_ln29_8, i64 8, i64 4, i64 0" [fir.cpp:27]   --->   Operation 149 'specfucore' 'specfucore_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1" [fir.cpp:29]   --->   Operation 150 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln29_8, i32 14, i32 32" [fir.cpp:29]   --->   Operation 151 'partselect' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i19 %out_r, i64 0, i64 %zext_ln12" [fir.cpp:33]   --->   Operation 152 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln33 = store i19 %trunc_ln29_1, i10 %out_addr" [fir.cpp:33]   --->   Operation 153 'store' 'store_ln33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1000> <RAM>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln12 = br void %shift_loop" [fir.cpp:12]   --->   Operation 154 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.268ns
The critical path consists of the following:
	wire read operation ('p_read_3', fir.cpp:7) on port 'p_read' (fir.cpp:7) [14]  (1.825 ns)
	'icmp' operation 1 bit ('icmp_ln12', fir.cpp:12) [33]  (1.016 ns)
	'store' operation 0 bit ('store_ln12', fir.cpp:12) of variable 'add_ln12', fir.cpp:12 on local variable 'n', fir.cpp:12 [150]  (0.427 ns)

 <State 2>: 3.558ns
The critical path consists of the following:
	'load' operation 17 bit ('reg_load', fir.cpp:9) on local variable 'reg', fir.cpp:9 [36]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln29', fir.cpp:29) [50]  (2.542 ns)
	'add' operation 32 bit ('add_ln29', fir.cpp:29) [54]  (1.016 ns)

 <State 3>: 3.560ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln29_3', fir.cpp:29) [82]  (2.542 ns)
	'add' operation 33 bit ('add_ln29_3', fir.cpp:29) [85]  (1.018 ns)

 <State 4>: 3.560ns
The critical path consists of the following:
	'load' operation 17 bit ('reg_6_load', fir.cpp:9) on local variable 'reg', fir.cpp:9 [39]  (0.000 ns)
	'mul' operation 31 bit ('mul_ln29_6', fir.cpp:29) [112]  (2.542 ns)
	'add' operation 33 bit ('add_ln29_6', fir.cpp:29) [115]  (1.018 ns)

 <State 5>: 3.273ns
The critical path consists of the following:
	'add' operation 33 bit ('add_ln29_7', fir.cpp:29) [125]  (1.018 ns)
	'add' operation 33 bit ('add_ln29_8', fir.cpp:29) [135]  (1.018 ns)
	'store' operation 0 bit ('store_ln33', fir.cpp:33) of variable 'trunc_ln29_1', fir.cpp:29 on array 'out_r' [140]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
