* PSpice Model Editor - Version 16.0.0
*$
* TPS51220A
*****************************************************************************
*  (C) Copyright 2010 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warrenties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: Analog eLab Design Center, Texas Instruments Inc.
* Part: TPS51220A
* Date: 05DEC2011
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.0.0.p001
* EVM Order Number: TPS51220AEVM-476
* EVM Users Guide: SLUU381–September 2009
* Datasheet: SLUS897D -DECEMBER 2008-REVISED FEBRUARY 2010
*
* Model Version: Final 2.00
*
*****************************************************************************
*
* Updates: COMP clamping change
*
* Final 2.00
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS51220A_TRANS VREF2 VBST1 VBST2 EN RF SW1 SW2 COMP1 COMP2 SKIPSEL
+ VIN VFB1 VFB2 DRVH1 DRVH2 DRVL1 DRVL2 EN1 EN2 PGOOD1 PGOOD2 TRIP 
+ CSN1 CSN2 CSP1 CSP2 GND PARAMS: MODE=1
E_CH1_PGOOD1_ABM26         CH1_PGOOD1_N11099107 0 VALUE {
+  V(CH1_PGOOD1_N11098852) * 0.95    }
E_CH1_PGOOD1_ABM25         CH1_PGOOD1_N11099022 0 VALUE {
+  V(CH1_PGOOD1_N11098852) * 1.05    }
X_CH1_PGOOD1_S19    CH1_PGOOD1_N4951715 0 PGOOD1 0 PGOOD_CH1_PGOOD1_S19 
R_CH1_PGOOD1_R285         CH1_PGOOD1_N4951725 CH1_PGOOD1_N4951715  1  
X_CH1_PGOOD1_U557         ENAB1 CH1_PGOOD1_N4951583 CH1_PGOOD1_N4952155
+  CH1_PGOOD1_VSGOOD NAND3_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
C_CH1_PGOOD1_C160         0 CH1_PGOOD1_N4951831  1n  
R_CH1_PGOOD1_R284         CH1_PGOOD1_VSGOOD CH1_PGOOD1_N4951831  1  
X_CH1_PGOOD1_U555         CH1_PGOOD1_N11099022 VFB1 CH1_PGOOD1_N4951583
+  COMP_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
V_CH1_PGOOD1_V10         CH1_PGOOD1_N11098852 0 1
X_CH1_PGOOD1_U554         CH1_PGOOD1_N4951831 CH1_PGOOD1_N4951725
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=100u
C_CH1_PGOOD1_C161         0 CH1_PGOOD1_N4951715  1n  
X_CH1_PGOOD1_U556         VFB1 CH1_PGOOD1_N11099107 CH1_PGOOD1_N4952155
+  COMP_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH1_SOFTSTART1_ABM7         CH1_SOFTSTART1_N16787804 0 VALUE {
+  IF(V(CH1_SOFTSTART1_N16723271) > 2.5 &  
+ V(CH1_SOFTSTART1_N16821122) >2.5,5,0)   }
E_CH1_SOFTSTART1_ABM4         CH1_VREF_GM 0 VALUE { {IF(V(CH1_SOFTSTART1_VREF)
+  > V(CH1_SOFTSTART1_SS),  
+ V(CH1_SOFTSTART1_SS),V(CH1_SOFTSTART1_VREF))}   }
C_CH1_SOFTSTART1_C3         0 CH1_SOFTSTART1_VREF  1n  
E_CH1_SOFTSTART1_ABM8         CH1_SOFTSTART1_N16729586 0 VALUE { IF(V(ENAB1) <
+  2.5 &  
+ V(CH1_SOFTSTART1_SS) >15m,1,0)   }
E_CH1_SOFTSTART1_ABM11         CH1_SOFTSTART1_N16773369 0 VALUE {
+  IF(V(CH1_SOFTSTART1_UVTP) > 2.5 &  
+ V(CH1_SSEND) >2.5,5,0)   }
E_CH1_SOFTSTART1_ABM17         CH1_SOFTSTART1_N16723271 0 VALUE {
+  if(V(EN1)>2.5,5,0)    }
C_CH1_SOFTSTART1_C5         CH1_SOFTSTART1_SSNORMAL 0  1n IC=0 TC=0,0 
R_CH1_SOFTSTART1_R28         0 ENAB1  1e11  
E_CH1_SOFTSTART1_ABM3         CH1_SOFTSTART1_N16601004 0 VALUE { {IF(V(EN1) <
+  1,0,  
+ IF(V(VIN) < 1, V(VIN), 1))}   }
X_CH1_SOFTSTART1_U575         CH1_SOFTSTART1_N167599040 CH1_SOFTSTART1_DISCH
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=0.5u
X_CH1_SOFTSTART1_U580         CH1_SOFTSTART1_N16839252 CH1_SOFTSTART1_N16839217
+  CH1_SOFTSTART1_N16839255 CH1_SOFTSTART1_N168391941 srlatchrhp_basic_gen
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_SOFTSTART1_U576         CH1_SOFTSTART1_N16764272 VFB1 CH1_SOFTSTART1_UVTP
+  COMP_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=0.5
E_CH1_SOFTSTART1_ABM21         CH1_SOFTSTART1_N16839217 0 VALUE {
+  if(V(EN1)>2.5,0,5)    }
X_CH1_SOFTSTART1_S2    CH1_SOFTSTART1_DISCH 0 CSN1 0
+  SOFTSTART_CH1_SOFTSTART1_S2 
V_CH1_SOFTSTART1_V80         CH1_SOFTSTART1_N16764272 0 0.7
E_CH1_SOFTSTART1_ABM13         ENAB1 0 VALUE { IF(V(CH1_SOFTSTART1_N16800028) >
+  2.5 &  
+ V(CH1_SOFTSTART1_N16839255) > 2.5 ,5,0)   }
X_CH1_SOFTSTART1_U6         EN1 VIN d_d1 PARAMS:
R_CH1_SOFTSTART1_R32         0 CH1_SOFTSTART1_N168391941  1Meg  
R_CH1_SOFTSTART1_R27         0 VIN  1e11  
X_CH1_SOFTSTART1_U578         CH1_SOFTSTART1_N16769163 CH1_SOFTSTART1_N16763423
+  CH1_SOFTSTART1_UVLATCH CH1_SOFTSTART1_N167633311 srlatchrhp_basic_gen PARAMS:
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_SOFTSTART1_U573         CH1_SOFTSTART1_N16772892 CH1_SOFTSTART1_N16770477
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=1u
E_CH1_SOFTSTART1_ABM9         CH1_OVP 0 VALUE { IF(V(CH1_SOFTSTART1_OVLATCH) >
+  2.5 &  
+ V(ENAB1) >2.5,5,0)   }
R_CH1_SOFTSTART1_R30         0 CH1_SOFTSTART1_N16763423  1Meg  
E_CH1_SOFTSTART1_ABM18         CH1_SOFTSTART1_N16821122 0 VALUE {
+  if(V(VIN)>5,5,0)    }
E_CH1_SOFTSTART1_ABM20         CH1_SOFTSTART1_N16839252 0 VALUE { if(V(COMP1)
+  >1.9 & V(COMP1)<2.15,5,0)    }
X_CH1_SOFTSTART1_U577         CH1_SOFTSTART1_N16773369 CH1_SOFTSTART1_N16769163
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=1m
R_CH1_SOFTSTART1_R26         0 CH1_SOFTSTART1_N167633311  1Meg  
E_CH1_SOFTSTART1_ABM19         CH1_SOFTSTART1_SLOWSS 0 VALUE { if( V(EN1)>
+  1,(V(EN1)-1), 0)    }
E_CH1_SOFTSTART1_ABM51         CH1_SOFTSTART1_N167599040 0 VALUE { if(
+  V(CH1_OVP)>2.5 |  
+ V(CH1_UVP) >2.5 |  
+ (V(ENAB1) <2.5 & V(CSN1)>.05),5,0)  }
R_CH1_SOFTSTART1_R29         0 CH1_SOFTSTART1_N16746839  1Meg  
X_CH1_SOFTSTART1_U579         CH1_SOFTSTART1_N16787804 CH1_SOFTSTART1_N16800028
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=200u
E_CH1_SOFTSTART1_ABM10         CH1_UVP 0 VALUE { IF(V(CH1_SOFTSTART1_UVLATCH) >
+  2.5 &  
+ V(CH1_SSEND) >2.5,5,0)   }
R_CH1_SOFTSTART1_R24         0 CH1_SOFTSTART1_SLOWSS  1Meg  
X_CH1_SOFTSTART1_U574         CH1_SOFTSTART1_N16770477 CH1_SOFTSTART1_N16746839
+  CH1_SOFTSTART1_OVLATCH CH1_SOFTSTART1_N167438811 srlatchrhp_basic_gen PARAMS:
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
V_CH1_SOFTSTART1_V79         CH1_SOFTSTART1_N16749097 0 1.15
R_CH1_SOFTSTART1_R25         0 CH1_SOFTSTART1_N167438811  1Meg  
R_CH1_SOFTSTART1_R22         0 CH1_SSEND  1Meg  
E_CH1_SOFTSTART1_ABM50         CH1_SOFTSTART1_SS 0 VALUE { if(
+  V(CH1_SOFTSTART1_SSNORMAL)< V(CH1_SOFTSTART1_SLOWSS),  
+ V(CH1_SOFTSTART1_SSNORMAL), V(CH1_SOFTSTART1_SLOWSS) )   }
R_CH1_SOFTSTART1_R256         EN1 VIN  100MEG  
E_CH1_SOFTSTART1_ABM2         CH1_SSEND 0 VALUE { if(V(CH1_VREF_GM)>0.99, 5,0) 
+    }
X_CH1_SOFTSTART1_U572         VFB1 CH1_SOFTSTART1_N16749097 CH1_SOFTSTART1_OVTP
+  COMP_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=0.5
G_CH1_SOFTSTART1_ABMI1         VIN CH1_SOFTSTART1_SSNORMAL VALUE { {IF(V(ENAB1)
+  > 2.5,1.31u + MODE*5u,0)}    }
R_CH1_SOFTSTART1_R31         0 CH1_SOFTSTART1_SSNORMAL  1e11  
X_CH1_SOFTSTART1_S1    CH1_SOFTSTART1_SSNORMAL 0 CH1_SOFTSTART1_N16729586 0
+  SOFTSTART_CH1_SOFTSTART1_S1 
G_CH1_SOFTSTART1_ABMII1         VIN EN1 VALUE { if(V(VIN)>3, 2u,0)    }
R_CH1_SOFTSTART1_R3         CH1_SOFTSTART1_N16601004 CH1_SOFTSTART1_VREF  1  
E_CH1_SOFTSTART1_ABM12         CH1_SOFTSTART1_N16772892 0 VALUE {
+  IF(V(CH1_SOFTSTART1_OVTP) > 2.5 &  
+ V(ENAB1) >2.5,5,0)   }
E_CH1_SLOPE_COMP_PWM1_ABM152         CH1_SLOPE_COMP_PWM1_N16866597 0 VALUE { 
+ {IF(V(DRVL1) > 2.5, 5,0)}    }
R_CH1_SLOPE_COMP_PWM1_R256         CH1_SLOPE_COMP_PWM1_N16866597
+  CH1_SLOPE_COMP_PWM1_N16761673  10k  
X_CH1_SLOPE_COMP_PWM1_U6         CH1_SLOPE_COMP_PWM1_N16761673
+  CH1_SLOPE_COMP_PWM1_N16866597 d_d1 PARAMS:
E_CH1_SLOPE_COMP_PWM1_ABM163         CH1_SLOPE_COMP_PWM1_ITAR 0 VALUE {
+  (V(CH1_SLOPE_COMP_PWM1_COMPI) - V(CH1_SLOPE_COMP_PWM1_RAMP))     }
R_CH1_SLOPE_COMP_PWM1_R28         0 CSP1  1e11  
X_CH1_SLOPE_COMP_PWM1_U632         CH1_SLOPE_COMP_PWM1_PULSESKIP
+  CH1_SLOPE_COMP_PWM1_CLKEDGE ENAB1 CH1_SLOPE_COMP_PWM1_PWMRES AND3_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH1_SLOPE_COMP_PWM1_ABM153         CH1_SLOPE_COMP_PWM1_PULSESKIP 0 VALUE { 
+ {IF(V(VFB1) > 1.02, 0,5)}    }
X_CH1_SLOPE_COMP_PWM1_U634         CLK1 CH1_SLOPE_COMP_PWM1_N16796145
+  CH1_SLOPE_COMP_PWM1_CLKEDGE AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
G_CH1_SLOPE_COMP_PWM1_ABMI5         CH1_SLOPE_COMP_PWM1_N16968590
+  CH1_SLOPE_COMP_PWM1_VRAMPIN VALUE { if(V(ENAB1)>1, V(RMUL) * 1,0)    }
X_CH1_SLOPE_COMP_PWM1_S27    CH1_SLOPE_COMP_PWM1_CLKEDGE 0
+  CH1_SLOPE_COMP_PWM1_VRAMPIN 0 SLOPE_COMP_PWM_CH1_SLOPE_COMP_PWM1_S27 
R_CH1_SLOPE_COMP_PWM1_R245         CH1_SLOPE_COMP_PWM1_PWMOK
+  CH1_SLOPE_COMP_PWM1_N4419099  1  
E_CH1_SLOPE_COMP_PWM1_ABM149         CH1_SLOPE_COMP_PWM1_PWMOK 0 VALUE { 
+ {IF(V(CH1_ISWF) > V(CH1_SLOPE_COMP_PWM1_ITARGET),  
+ 0,5)}   }
C_CH1_SLOPE_COMP_PWM1_C148         CH1_SLOPE_COMP_PWM1_VRAMPIN 0  .8333n IC=0
+  TC=0,0 
G_CH1_SLOPE_COMP_PWM1_ABM3I1         CH1_SLOPE_COMP_PWM1_ISW 0 VALUE {
+  if(V(TRIP)<2,  
+ -(V(CSP1)- V(CSN1))*3.33,  
+ -(V(CSP1)- V(CSN1))*1.6667)  }
V_CH1_SLOPE_COMP_PWM1_V1         CH1_SLOPE_COMP_PWM1_N16968590 0 .1
R_CH1_SLOPE_COMP_PWM1_R252         0 CH1_SLOPE_COMP_PWM1_N16840083  100MEG  
E_CH1_SLOPE_COMP_PWM1_ABM156         CH1_SLOPE_COMP_PWM1_TARGET 0 VALUE {
+  if((0.025 - V(CH1_SLOPE_COMP_PWM1_VRAMPIN)*0.2166)<
+  V(CH1_SLOPE_COMP_PWM1_ITAR) | V(CH1_SSEND)<2.5, V(CH1_SLOPE_COMP_PWM1_ITAR)  
+ , (0.025 - V(CH1_SLOPE_COMP_PWM1_VRAMPIN)*0.2166))   }
E_CH1_SLOPE_COMP_PWM1_ABM155         CH1_ISWF 0 VALUE { {IF(V(CH1_N16780414) >
+  3.1,   
+ V(CH1_SLOPE_COMP_PWM1_ISW),0)}   }
R_CH1_SLOPE_COMP_PWM1_R27         0 RMUL  1e11  
X_CH1_SLOPE_COMP_PWM1_U635         CLK1 CH1_SLOPE_COMP_PWM1_N16796145
+  INV_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=30n
X_CH1_SLOPE_COMP_PWM1_U630         CH1_SLOPE_COMP_PWM1_PWMRES
+  CH1_SLOPE_COMP_PWM1_PWM CH1_PWMFF1 CH1_SLOPE_COMP_PWM1_N16840083
+  srlatchrhp_basic_gen PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH1_SLOPE_COMP_PWM1_GAIN1         CH1_SLOPE_COMP_PWM1_VRAMP1 0 VALUE {1 *
+  V(CH1_SLOPE_COMP_PWM1_VRAMPIN)}
E_CH1_SLOPE_COMP_PWM1_ABM157         CH1_SLOPE_COMP_PWM1_COMPI 0 VALUE {
+  IF(V(VREF2) <1.99 | V(ENAB1) <2.5,0,  
+ (V(COMP1) - V(VREF2)))   }
X_CH1_SLOPE_COMP_PWM1_U7         0 CH1_SLOPE_COMP_PWM1_VRAMPIN d_d1 PARAMS:
E_CH1_SLOPE_COMP_PWM1_ABM154         CH1_OCLOW 0 VALUE { 
+ {IF(V(CH1_SLOPE_COMP_PWM1_N16761673) > 3.1,   
+ V(CH1_SLOPE_COMP_PWM1_ISW),0)}   }
E_CH1_SLOPE_COMP_PWM1_ABM166         CH1_SLOPE_COMP_PWM1_TAR_LIM 0 VALUE {
+  if(V(CH1_SLOPE_COMP_PWM1_STABLE)<2.5, {MODE *0.2 + 100m}, 100m)    }
R_CH1_SLOPE_COMP_PWM1_R249         0 CH1_SLOPE_COMP_PWM1_ISW  1 TC=0,0 
X_CH1_SLOPE_COMP_PWM1_U633         CH1_SLOPE_COMP_PWM1_N4419099 CH1_N16780456
+  CH1_SLOPE_COMP_PWM1_PWM NAND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH1_SLOPE_COMP_PWM1_ABM150         CH1_SLOPE_COMP_PWM1_ITARGET 0 VALUE { 
+ {IF(V(CH1_SLOPE_COMP_PWM1_TARGET) > V(CH1_SLOPE_COMP_PWM1_TAR_LIM),  
+  V(CH1_SLOPE_COMP_PWM1_TAR_LIM),  V(CH1_SLOPE_COMP_PWM1_TARGET))}   }
E_CH1_SLOPE_COMP_PWM1_ABM164         CH1_SLOPE_COMP_PWM1_RAMP 0 VALUE {
+  LIMIT((V(CH1_SLOPE_COMP_PWM1_VRAMP1)-30m),-30m,45m)    }
C_CH1_SLOPE_COMP_PWM1_C147         0 CH1_SLOPE_COMP_PWM1_N16761673  10p  
X_CH1_SLOPE_COMP_PWM1_U803         CH1_SSEND CH1_SLOPE_COMP_PWM1_STABLE
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=15u
C_CH1_SLOPE_COMP_PWM1_C136         0 CH1_SLOPE_COMP_PWM1_N4419099  1n  
R_CH1_SLOPE_COMP_PWM1_R29         0 CSN1  1e11  
X_CH1_PWM_LOGIC1_U623         0 CH1_PWM_LOGIC1_TIMER1 d_d PARAMS:
X_CH1_PWM_LOGIC1_U620         CH1_PWMFF1 CH1_PWM_LOGIC1_INDELAYED1 d_d PARAMS:
R_CH1_PWM_LOGIC1_R292         CH1_PWM_LOGIC1_N16816120 CH1_PWM_LOGIC1_PWMFFX  1
+   
X_CH1_PWM_LOGIC1_U612         CH1_PWM_LOGIC1_N16816257 CH1_PWM_LOGIC1_CLKEDGE
+  CH1_PWM_LOGIC1_N16816109 CH1_PWM_LOGIC1_N16816581 srnandlatchrhp_basic PARAMS:
R_CH1_PWM_LOGIC1_R280         CH1_PWM_LOGIC1_N16816106 CH1_PWM_LOGIC1_N16816257
+   1  
X_CH1_PWM_LOGIC1_U797         CH1_PWM_LOGIC1_N16816574 ENAB1
+  CH1_PWM_LOGIC1_N16816617 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
G_CH1_PWM_LOGIC1_ABMI8         0 CH1_PWM_LOGIC1_TIMER1 VALUE { IF(V(CH1_PWMFF1)
+  > 2.5 | V(CH1_PWM_LOGIC1_OR2OUT1) > 2.5,3.7m,-1)    }
C_CH1_PWM_LOGIC1_C54         0 CH1_PWM_LOGIC1_N16816289  1n  
X_CH1_PWM_LOGIC1_U804         ENAB1 CH1_PWM_LOGIC1_N16816574
+  INV_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=50n
X_CH1_PWM_LOGIC1_U792         CH1_HDRV_PRE CH1_PWM_LOGIC1_N16816617
+  CH1_N16780434 CH1_PWM_LOGIC1_LDRV_PREBIASBAR srnandlatchrhp_basic PARAMS:
R_CH1_PWM_LOGIC1_R125         CH1_PWM_LOGIC1_N16816289 CH1_PWM_LOGIC1_N16815950
+   1  
C_CH1_PWM_LOGIC1_C174         0 CH1_PWM_LOGIC1_N16816257  1n  
C_CH1_PWM_LOGIC1_C168         0 CH1_PWM_LOGIC1_TIMERCTRL1  3p  
R_CH1_PWM_LOGIC1_R273         CH1_PWMFF1 CH1_PWM_LOGIC1_INDELAYED1  19.48k  
E_CH1_PWM_LOGIC1_ABM15         CH1_PWM_LOGIC1_N16816070 0 VALUE {
+  IF(V(CH1_PWM_LOGIC1_TIMER1) > 0.5,0,5)    }
X_CH1_PWM_LOGIC1_U802         CH1_PWM_LOGIC1_PH1 CH1_PWM_LOGIC1_N16816480
+  INV_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=10n
C_CH1_PWM_LOGIC1_C175         0 CH1_PWM_LOGIC1_PWMFFX  1n  
X_CH1_PWM_LOGIC1_U803         CH1_PWM_LOGIC1_PH1 CH1_PWM_LOGIC1_N16816237
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=10n
R_CH1_PWM_LOGIC1_R148         0 CH1_PWM_LOGIC1_N16816102  1MEG  
X_CH1_PWM_LOGIC1_U796         CH1_PWM_LOGIC1_PWMFFX CH1_PWM_LOGIC1_N16816109
+  CH1_PWM_LOGIC1_PH1 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH1_PWM_LOGIC1_ABM193         CH1_PWM_LOGIC1_N16815950 0 VALUE { 
+ {IF(V(CH1_PWM_LOGIC1_LDRV_PREBIASBAR) > 2.5,0,  
+ IF(V(DRVL1) > 2.5 ,   
+ V(CH1_OCLOW),0.099))}  }
C_CH1_PWM_LOGIC1_C169         0 CH1_PWM_LOGIC1_TIMER1  1n  
X_CH1_PWM_LOGIC1_U572         CH1_PWM_LOGIC1_N16815963 CH1_PWM_LOGIC1_N16816289
+  CH1_PWM_LOGIC1_POCPSET COMP_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=0.5
X_CH1_PWM_LOGIC1_U795         CLK1 CH1_PWM_LOGIC1_N16816227
+  CH1_PWM_LOGIC1_CLKEDGE AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_PWM_LOGIC1_U801         CH1_PWMFF1 CH1_PWM_LOGIC1_OR2OUT1
+  CH1_PWM_LOGIC1_TIMERCTRL1 CH1_PWM_LOGIC1_OUT1 MUX2_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
E_CH1_PWM_LOGIC1_ABM181         CH1_PWM_LOGIC1_N16816106 0 VALUE { 
+ {IF(V(CH1_PWM_LOGIC1_INDELAYED1) > 4.9,5,0)}    }
X_CH1_PWM_LOGIC1_U791         CH1_PWM_LOGIC1_POCPSET CH1_PWM_LOGIC1_POCPRESET
+  CH1_PWM_LOGIC1_QPOCP CH1_PWM_LOGIC1_N16816102 srnandlatchrhp_basic PARAMS:
E_CH1_PWM_LOGIC1_ABM12         CH1_PWM_LOGIC1_N16816120 0 VALUE {
+  IF(V(CH1_PWM_LOGIC1_OUT1) > 2.5 ,5,0)    }
X_CH1_PWM_LOGIC1_U617         CH1_PWM_LOGIC1_TIMERCTRL1
+  CH1_PWM_LOGIC1_N16816070 d_d PARAMS:
V_CH1_PWM_LOGIC1_V1         CH1_PWM_LOGIC1_N16815963 0 100m
X_CH1_PWM_LOGIC1_U798         CH1_PWM_LOGIC1_N16816237 CH1_PWM_LOGIC1_QPOCP
+  CH1_PWMFF AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_PWM_LOGIC1_U805         CLK1 CH1_PWM_LOGIC1_N16816227 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=20n
X_CH1_PWM_LOGIC1_U799         CH1_PWM_LOGIC1_PH1 CH1_PWM_LOGIC1_N16816480
+  CH1_PWM_LOGIC1_POCPRESET NOR2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
R_CH1_PWM_LOGIC1_R149         0 ENAB1  1MEG  
R_CH1_PWM_LOGIC1_R27         0 CH1_PWMFF1  1e11  
R_CH1_PWM_LOGIC1_R291         0 CH1_PWM_LOGIC1_N16816581  1Meg  
X_CH1_PWM_LOGIC1_U800         CH1_PWMFF1 CH1_PWM_LOGIC1_INDELAYED1
+  CH1_PWM_LOGIC1_OR2OUT1 OR2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
R_CH1_PWM_LOGIC1_R283         CH1_PWM_LOGIC1_N16816070
+  CH1_PWM_LOGIC1_TIMERCTRL1  1k  
C_CH1_PWM_LOGIC1_C172         0 CH1_PWM_LOGIC1_INDELAYED1  10p  
E_CH1_OVERCURRENT1_ABM157         CH1_OVERCURRENT1_N4402321 0 VALUE { 
+ {IF(V(CH1_OVERCURRENT1_N4402117) > 3.1,   
+ V(CH1_OCLOW),0)}   }
X_CH1_OVERCURRENT1_U595         CH1_OVERCURRENT1_ZC CH1_OVERCURRENT1_ZCRESET
+  CH1_OVERCURRENT1_N16724835 CH1_N16780414 srlatchrhp_basic_gen PARAMS:
+  VDD=5 VSS=0 VTHRESH=2.5
E_CH1_OVERCURRENT1_ABM155         CH1_OVERCURRENT1_N4402173 0 VALUE { 
+ {IF(V(CLK1) > 2.5,5,0)}    }
R_CH1_OVERCURRENT1_R270         CH1_OVERCURRENT1_N4402173 CH1_OVERCURRENT1_CLKB
+   1  
R_CH1_OVERCURRENT1_R271         CH1_OVERCURRENT1_N4402153
+  CH1_OVERCURRENT1_FFRESET  1  
C_CH1_OVERCURRENT1_C153         0 CH1_OVERCURRENT1_FFRESET  1n  
C_CH1_OVERCURRENT1_C154         0 CH1_OVERCURRENT1_N4402117  10p  
E_CH1_OVERCURRENT1_ABM158         CH1_OVERCURRENT1_N4402241 0 VALUE { 
+ {IF(V(CH1_PWMFF) < 2.5, 5,0)}    }
R_CH1_OVERCURRENT1_R272         CH1_OVERCURRENT1_N4402241
+  CH1_OVERCURRENT1_N4402117  10k  
C_CH1_OVERCURRENT1_C152         0 CH1_OVERCURRENT1_CLKB  1n  
X_CH1_OVERCURRENT1_U6         CH1_OVERCURRENT1_N4402117
+  CH1_OVERCURRENT1_N4402241 d_d1 PARAMS:
C_CH1_OVERCURRENT1_C151         CH1_OVERCURRENT1_CLKB CH1_OVERCURRENT1_N4402113
+   140.5p  
R_CH1_OVERCURRENT1_R268         0 CH1_OVERCURRENT1_N16724835  100MEG  
X_CH1_OVERCURRENT1_U594         CH1_OVERCURRENT1_FFRESET ENAB1
+  CH1_OVERCURRENT1_N16727103 CH1_OVERCURRENT1_ZCRESET AND3_BASIC_GEN PARAMS:
+  VDD=5 VSS=0 VTHRESH=2.5
R_CH1_OVERCURRENT1_R269         0 CH1_OVERCURRENT1_N4402113  1k  
E_CH1_OVERCURRENT1_ABM160         CH1_OVERCURRENT1_N16727103 0 VALUE { 
+ {IF(V(CH1_HDRV_PRE) > 2.5, 5,0)}    }
E_CH1_OVERCURRENT1_ABM159         CH1_OVERCURRENT1_TH_NEG 0 VALUE { 
+ {IF(V(SKIPSEL) < 1, -100m,0)}    }
E_CH1_OVERCURRENT1_ABM156         CH1_OVERCURRENT1_N4402153 0 VALUE { 
+ {IF(V(CH1_OVERCURRENT1_N4402113) > 2.5,0,5)}    }
X_CH1_OVERCURRENT1_U572         CH1_OVERCURRENT1_TH_NEG
+  CH1_OVERCURRENT1_N4402321 CH1_OVERCURRENT1_ZC COMP_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
X_CH1_OUTPUT_DRIVER1_U90         CH1_OUTPUT_DRIVER1_N16759823
+  CH1_OUTPUT_DRIVER1_N16759851 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_OUTPUT_DRIVER1_U77         CH1_OUTPUT_DRIVER1_N16759953
+  CH1_OUTPUT_DRIVER1_PWMFFBAR CH1_OUTPUT_DRIVER1_N16759935 AND2_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_OUTPUT_DRIVER1_U92         CH1_OUTPUT_DRIVER1_N16907082
+  CH1_OUTPUT_DRIVER1_N16906971 ENAB1 CH1_OUTPUT_DRIVER1_BOOT_SDWN AND3_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_OUTPUT_DRIVER1_S5    CH1_OUTPUT_DRIVER1_N16759823 0 DRVL1 0
+  OUTPUT_DRIVER_CH1_OUTPUT_DRIVER1_S5 
X_CH1_OUTPUT_DRIVER1_U8         V5 VBST1 d_d1 PARAMS:
V_CH1_OUTPUT_DRIVER1_V17         CH1_OUTPUT_DRIVER1_N16759155 0 5
X_CH1_OUTPUT_DRIVER1_U83         CH1_OUTPUT_DRIVER1_N16759885
+  CH1_OUTPUT_DRIVER1_N16759925 CH1_OUTPUT_DRIVER1_N16759823 AND2_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_OUTPUT_DRIVER1_U72         CH1_OUTPUT_DRIVER1_OVP_CLEAR
+  CH1_OUTPUT_DRIVER1_UVP_CLEAR CH1_OUTPUT_DRIVER1_N16876656
+  CH1_OUTPUT_DRIVER1_HDRVIN AND3_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_OUTPUT_DRIVER1_U87         CH1_HDRV_PRE CH1_OUTPUT_DRIVER1_N16759753
+  INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_OUTPUT_DRIVER1_S2    CH1_HDRV_PRE 0 VBST1 DRVH1
+  OUTPUT_DRIVER_CH1_OUTPUT_DRIVER1_S2 
X_CH1_OUTPUT_DRIVER1_U27         CH1_OUTPUT_DRIVER1_N16759155
+  CH1_OUTPUT_DRIVER1_PWMANDI1 CH1_OUTPUT_DRIVER1_N16759499 0 SWHYSTE PARAMS: 
+  RON=1 ROFF=1MEG VT=3.9 VH=0.8
X_CH1_OUTPUT_DRIVER1_U80         CH1_OUTPUT_DRIVER1_HDRVIN
+  CH1_OUTPUT_DRIVER1_N16759703 CH1_HDRV_PRE AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
E_CH1_OUTPUT_DRIVER1_ABM170         CH1_OUTPUT_DRIVER1_N167594410 0 VALUE {
+  (V(VBST1) - V(SW1))    }
X_CH1_OUTPUT_DRIVER1_U26         CH1_OUTPUT_DRIVER1_N16906935
+  CH1_OUTPUT_DRIVER1_N16906971 CH1_OUTPUT_DRIVER1_N16907029 0 SWHYSTE PARAMS: 
+  RON=1MEG ROFF=1 VT=6 VH=100m
X_CH1_OUTPUT_DRIVER1_U79         CH1_OUTPUT_DRIVER1_LDRVIN CH1_N16780414
+  CH1_OUTPUT_DRIVER1_N16761645 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_OUTPUT_DRIVER1_U74         CH1_OUTPUT_DRIVER1_N16876428
+  CH1_OUTPUT_DRIVER1_N16876425 BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5 DELAY=40n
R_CH1_OUTPUT_DRIVER1_R248         CH1_OUTPUT_DRIVER1_N167594410
+  CH1_OUTPUT_DRIVER1_N16759499  1  
X_CH1_OUTPUT_DRIVER1_U89         CH1_OUTPUT_DRIVER1_LDRV_PRE
+  CH1_OUTPUT_DRIVER1_N16759885 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH1_OUTPUT_DRIVER1_ABM171         CH1_OUTPUT_DRIVER1_OVP_CLEAR 0 VALUE {
+  if(V(CH1_OVP)<2.5, 5,0)    }
E_CH1_OUTPUT_DRIVER1_ABM172         CH1_OUTPUT_DRIVER1_UVP_CLEAR 0 VALUE {
+  if(V(CH1_UVP)<2.5, 5,0)    }
X_CH1_OUTPUT_DRIVER1_U86         CH1_OUTPUT_DRIVER1_N16759895
+  CH1_OUTPUT_DRIVER1_N16759925 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH1_OUTPUT_DRIVER1_ABM169         CH1_OUTPUT_DRIVER1_N16891156 0 VALUE { 
+ {V(DRVH1) - V(SW1)}    }
X_CH1_OUTPUT_DRIVER1_U93         CH1_OUTPUT_DRIVER1_HDRVIN
+  CH1_OUTPUT_DRIVER1_N16907082 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
C_CH1_OUTPUT_DRIVER1_C140         0 CH1_N16780456  1n  
R_CH1_OUTPUT_DRIVER1_R149         0 CH1_OUTPUT_DRIVER1_N16906971  1k  
X_CH1_OUTPUT_DRIVER1_U82         CH1_OUTPUT_DRIVER1_N16759895
+  CH1_OUTPUT_DRIVER1_N16759851 CH1_OUTPUT_DRIVER1_LDRV_PRE AND2_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
V_CH1_OUTPUT_DRIVER1_V16         CH1_OUTPUT_DRIVER1_N16906935 0 5
X_CH1_OUTPUT_DRIVER1_S4    CH1_OUTPUT_DRIVER1_LDRV_PRE 0 V5 DRVL1
+  OUTPUT_DRIVER_CH1_OUTPUT_DRIVER1_S4 
X_CH1_OUTPUT_DRIVER1_U73         CH1_OUTPUT_DRIVER1_N16761645
+  CH1_OUTPUT_DRIVER1_UVP_CLEAR CH1_N16780434 CH1_OUTPUT_DRIVER1_N16882434
+  AND3_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH1_OUTPUT_DRIVER1_ABM168         CH1_OUTPUT_DRIVER1_N16907045 0 VALUE {
+  (V(VBST1) - V(SW1))    }
R_CH1_OUTPUT_DRIVER1_R247         CH1_OUTPUT_DRIVER1_N16907045
+  CH1_OUTPUT_DRIVER1_N16907029  1  
X_CH1_OUTPUT_DRIVER1_U84         CH1_PWMFF CH1_OUTPUT_DRIVER1_PWMFFBAR
+  INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
C_CH1_OUTPUT_DRIVER1_C148         0 CH1_OUTPUT_DRIVER1_N16759499  1n  
X_CH1_OUTPUT_DRIVER1_U78         CH1_OUTPUT_DRIVER1_N16759935 ENAB1
+  CH1_OUTPUT_DRIVER1_LDRVIN AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
C_CH1_OUTPUT_DRIVER1_C147         0 CH1_OUTPUT_DRIVER1_N16907029  1n  
R_CH1_OUTPUT_DRIVER1_R244         CH1_OUTPUT_DRIVER1_PWMANDI1 CH1_N16780456  1 
+  
X_CH1_OUTPUT_DRIVER1_S3    CH1_OUTPUT_DRIVER1_N16759659 0 DRVH1 SW1
+  OUTPUT_DRIVER_CH1_OUTPUT_DRIVER1_S3 
E_CH1_OUTPUT_DRIVER1_ABM79         CH1_OUTPUT_DRIVER1_N16876428 0 VALUE { {IF (
+  V(CH1_OUTPUT_DRIVER1_LDRV_PRE) > V(CH1_OUTPUT_DRIVER1_N16876405)  
+ ,0,5)}   }
X_CH1_OUTPUT_DRIVER1_U70         CH1_OUTPUT_DRIVER1_N16882434 CH1_OVP
+  CH1_OUTPUT_DRIVER1_N16759895 OR2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_OUTPUT_DRIVER1_U88         CH1_OUTPUT_DRIVER1_N16759659
+  CH1_OUTPUT_DRIVER1_N16759703 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_OUTPUT_DRIVER1_U75         CH1_OUTPUT_DRIVER1_N16892028
+  CH1_OUTPUT_DRIVER1_N16759953 BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5 DELAY=30n
X_CH1_OUTPUT_DRIVER1_U85         CH1_OUTPUT_DRIVER1_HDRVIN
+  CH1_OUTPUT_DRIVER1_N16760167 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
V_CH1_OUTPUT_DRIVER1_V30         CH1_OUTPUT_DRIVER1_N16876405 0 0.5
E_CH1_OUTPUT_DRIVER1_ABM84         CH1_OUTPUT_DRIVER1_N16892028 0 VALUE { {IF (
+  V(CH1_OUTPUT_DRIVER1_N16891156) > V(CH1_OUTPUT_DRIVER1_N16891162)  
+ ,0,5)}   }
X_CH1_OUTPUT_DRIVER1_U81         CH1_OUTPUT_DRIVER1_N16759753
+  CH1_OUTPUT_DRIVER1_N16760167 CH1_OUTPUT_DRIVER1_N16759659 AND2_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH1_OUTPUT_DRIVER1_U76         CH1_OUTPUT_DRIVER1_N16876425 ENAB1 CH1_PWMFF
+  CH1_OUTPUT_DRIVER1_N16876656 AND3_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
V_CH1_OUTPUT_DRIVER1_V31         CH1_OUTPUT_DRIVER1_N16891162 0 1
R_CH1_OUTPUT_DRIVER1_R150         0 CH1_OUTPUT_DRIVER1_PWMANDI1  1k  
C_CH1_OUTPUT_DRIVER1_C141         0 V5  1u  
R_CH1_TRANS_AMP1_R7         VREF2 CH1_TRANS_AMP1_N16724663  1  
G_CH1_TRANS_AMP1_ABM2I5         VREF2 COMP1 VALUE { 
+ {LIMIT((V(CH1_TRANS_AMP1_N16724663) - V(VREF2))*400u, -33u,33u)}    }
C_CH1_TRANS_AMP1_C10         VREF2 COMP1  20.6p  
R_CH1_TRANS_AMP1_R11         CH1_TRANS_AMP1_N4405515 CH1_N16780347  1  
E_CH1_TRANS_AMP1_ABM8         CH1_TRANS_AMP1_N4405515 0 VALUE { {IF(V(COMP1) >
+  2.3 ,5,0)}    }
R_CH1_TRANS_AMP1_R28         0 CH1_VREF_GM  1e11  
C_CH1_TRANS_AMP1_C9         0 CH1_N16780347  1n  
V_CH1_TRANS_AMP1_V6         CH1_TRANS_AMP1_N4400295 0 2.5
G_CH1_TRANS_AMP1_ABM2I3         VREF2 CH1_TRANS_AMP1_N16724663 VALUE {
+  if(V(ENAB1)> 1,V(CH1_VREF_GM) - V(VFB1),0)    }
C_CH1_TRANS_AMP1_C11         VREF2 CH1_TRANS_AMP1_N16724663  79.6n  
R_CH1_TRANS_AMP1_R27         0 VFB1  1e11  
X_CH1_TRANS_AMP1_U2         COMP1 CH1_TRANS_AMP1_N4400295 d_d2 PARAMS:
R_CH1_TRANS_AMP1_R4         VREF2 COMP1  10Meg  
V_CH1_TRANS_AMP1_V5         CH1_TRANS_AMP1_N4400355 0 1.95
X_CH1_TRANS_AMP1_U1         CH1_TRANS_AMP1_N4400355 COMP1 d_d2 PARAMS:
V_V4         V5 0 5
R_OSCILLATOR1_R2         OSCILLATOR1_SHI OSCILLATOR1_N16781081  1 TC=0,0 
V_OSCILLATOR1_V2         OSCILLATOR1_P2 0 .2
X_OSCILLATOR1_U5         OSCILLATOR1_SHI OSCILLATOR1_SLOW OSCILLATOR1_N00881
+  OSCILLATOR1_N16774256 srlatchshp_basic_gen PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
C_OSCILLATOR1_C2         0 OSCILLATOR1_SHI  20p  TC=0,0 
R_OSCILLATOR1_R3         OSCILLATOR1_SLOW OSCILLATOR1_N16781109  1 TC=0,0 
C_OSCILLATOR1_C3         0 OSCILLATOR1_SLOW  20p  TC=0,0 
R_OSCILLATOR1_R1         OSCILLATOR1_N00166 V5  1 TC=0,0 
R_OSCILLATOR1_R4         0 OSCILLATOR1_RM  1 TC=0,0 
G_OSCILLATOR1_ABMII1         OSCILLATOR1_CRAMP 0 VALUE {
+  if(V(OSCILLATOR1_N00881)>0.5, 2*V(OSCILLATOR1_RM),0)    }
X_OSCILLATOR1_F3    OSCILLATOR1_N16723464 RF OSCILLATOR1_RM 0
+  OSCILLATOR_OSCILLATOR1_F3 
E_OSCILLATOR1_ABM13         CLK2 0 VALUE { IF(V(ENCLK) > 2.5
+  ,V(OSCILLATOR1_N16774256),0)    }
E_OSCILLATOR1_ABM12         CLK1 0 VALUE { IF(V(ENCLK) > 2.5
+  ,V(OSCILLATOR1_N00881),0)    }
X_OSCILLATOR1_F1    OSCILLATOR1_N00166 OSCILLATOR1_N16723464 V5
+  OSCILLATOR1_CRAMP OSCILLATOR_OSCILLATOR1_F1 
E_OSCILLATOR1_E1         RMUL 0 OSCILLATOR1_RM 0 1
C_OSCILLATOR1_C1         0 OSCILLATOR1_CRAMP  50p  TC=0,0 
E_OSCILLATOR1_ABM15         OSCILLATOR1_N16781081 0 VALUE {
+  IF(V(OSCILLATOR1_CRAMP) > .7 ,5,0)    }
E_OSCILLATOR1_ABM16         OSCILLATOR1_N16781109 0 VALUE {
+  IF(V(OSCILLATOR1_CRAMP) < .2 ,5,0)    }
V_OSCILLATOR1_V1         OSCILLATOR1_P7 0 0.7
X_OSCILLATOR1_U8         OSCILLATOR1_CRAMP V5 d_d1 PARAMS:
E_CH2_PGOOD1_ABM26         CH2_PGOOD1_N11099107 0 VALUE {
+  V(CH2_PGOOD1_N11098852) * 0.95    }
E_CH2_PGOOD1_ABM25         CH2_PGOOD1_N11099022 0 VALUE {
+  V(CH2_PGOOD1_N11098852) * 1.05    }
X_CH2_PGOOD1_S19    CH2_PGOOD1_N4951715 0 PGOOD2 0 PGOOD_CH2_PGOOD1_S19 
R_CH2_PGOOD1_R285         CH2_PGOOD1_N4951725 CH2_PGOOD1_N4951715  1  
X_CH2_PGOOD1_U557         ENAB2 CH2_PGOOD1_N4951583 CH2_PGOOD1_N4952155
+  CH2_PGOOD1_VSGOOD NAND3_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
C_CH2_PGOOD1_C160         0 CH2_PGOOD1_N4951831  1n  
R_CH2_PGOOD1_R284         CH2_PGOOD1_VSGOOD CH2_PGOOD1_N4951831  1  
X_CH2_PGOOD1_U555         CH2_PGOOD1_N11099022 VFB2 CH2_PGOOD1_N4951583
+  COMP_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
V_CH2_PGOOD1_V10         CH2_PGOOD1_N11098852 0 1
X_CH2_PGOOD1_U554         CH2_PGOOD1_N4951831 CH2_PGOOD1_N4951725
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=100u
C_CH2_PGOOD1_C161         0 CH2_PGOOD1_N4951715  1n  
X_CH2_PGOOD1_U556         VFB2 CH2_PGOOD1_N11099107 CH2_PGOOD1_N4952155
+  COMP_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH2_SOFTSTART1_ABM7         CH2_SOFTSTART1_N16787804 0 VALUE {
+  IF(V(CH2_SOFTSTART1_N16723271) > 2.5 &  
+ V(CH2_SOFTSTART1_N16821122) >2.5,5,0)   }
E_CH2_SOFTSTART1_ABM4         CH2_VREF_GM 0 VALUE { {IF(V(CH2_SOFTSTART1_VREF)
+  > V(CH2_SOFTSTART1_SS),  
+ V(CH2_SOFTSTART1_SS),V(CH2_SOFTSTART1_VREF))}   }
C_CH2_SOFTSTART1_C3         0 CH2_SOFTSTART1_VREF  1n  
E_CH2_SOFTSTART1_ABM8         CH2_SOFTSTART1_N16729586 0 VALUE { IF(V(ENAB2) <
+  2.5 &  
+ V(CH2_SOFTSTART1_SS) >15m,1,0)   }
E_CH2_SOFTSTART1_ABM11         CH2_SOFTSTART1_N16773369 0 VALUE {
+  IF(V(CH2_SOFTSTART1_UVTP) > 2.5 &  
+ V(CH2_SSEND) >2.5,5,0)   }
E_CH2_SOFTSTART1_ABM17         CH2_SOFTSTART1_N16723271 0 VALUE {
+  if(V(EN2)>2.5,5,0)    }
C_CH2_SOFTSTART1_C5         CH2_SOFTSTART1_SSNORMAL 0  1n IC=0 TC=0,0 
R_CH2_SOFTSTART1_R28         0 ENAB2  1e11  
E_CH2_SOFTSTART1_ABM3         CH2_SOFTSTART1_N16601004 0 VALUE { {IF(V(EN2) <
+  1,0,  
+ IF(V(VIN) < 1, V(VIN), 1))}   }
X_CH2_SOFTSTART1_U575         CH2_SOFTSTART1_N167599040 CH2_SOFTSTART1_DISCH
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=0.5u
X_CH2_SOFTSTART1_U580         CH2_SOFTSTART1_N16839252 CH2_SOFTSTART1_N16839217
+  CH2_SOFTSTART1_N16839255 CH2_SOFTSTART1_N168391941 srlatchrhp_basic_gen
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_SOFTSTART1_U576         CH2_SOFTSTART1_N16764272 VFB2 CH2_SOFTSTART1_UVTP
+  COMP_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=0.5
E_CH2_SOFTSTART1_ABM21         CH2_SOFTSTART1_N16839217 0 VALUE {
+  if(V(EN2)>2.5,0,5)    }
X_CH2_SOFTSTART1_S2    CH2_SOFTSTART1_DISCH 0 CSN2 0
+  SOFTSTART_CH2_SOFTSTART1_S2 
V_CH2_SOFTSTART1_V80         CH2_SOFTSTART1_N16764272 0 0.7
E_CH2_SOFTSTART1_ABM13         ENAB2 0 VALUE { IF(V(CH2_SOFTSTART1_N16800028) >
+  2.5 &  
+ V(CH2_SOFTSTART1_N16839255) > 2.5 ,5,0)   }
X_CH2_SOFTSTART1_U6         EN2 VIN d_d1 PARAMS:
R_CH2_SOFTSTART1_R32         0 CH2_SOFTSTART1_N168391941  1Meg  
R_CH2_SOFTSTART1_R27         0 VIN  1e11  
X_CH2_SOFTSTART1_U578         CH2_SOFTSTART1_N16769163 CH2_SOFTSTART1_N16763423
+  CH2_SOFTSTART1_UVLATCH CH2_SOFTSTART1_N167633311 srlatchrhp_basic_gen PARAMS:
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_SOFTSTART1_U573         CH2_SOFTSTART1_N16772892 CH2_SOFTSTART1_N16770477
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=1u
E_CH2_SOFTSTART1_ABM9         CH2_OVP 0 VALUE { IF(V(CH2_SOFTSTART1_OVLATCH) >
+  2.5 &  
+ V(ENAB2) >2.5,5,0)   }
R_CH2_SOFTSTART1_R30         0 CH2_SOFTSTART1_N16763423  1Meg  
E_CH2_SOFTSTART1_ABM18         CH2_SOFTSTART1_N16821122 0 VALUE {
+  if(V(VIN)>5,5,0)    }
E_CH2_SOFTSTART1_ABM20         CH2_SOFTSTART1_N16839252 0 VALUE { if(V(COMP2)
+  >1.9 & V(COMP2)<2.15,5,0)    }
X_CH2_SOFTSTART1_U577         CH2_SOFTSTART1_N16773369 CH2_SOFTSTART1_N16769163
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=1m
R_CH2_SOFTSTART1_R26         0 CH2_SOFTSTART1_N167633311  1Meg  
E_CH2_SOFTSTART1_ABM19         CH2_SOFTSTART1_SLOWSS 0 VALUE { if( V(EN2)>
+  1,(V(EN2)-1), 0)    }
E_CH2_SOFTSTART1_ABM51         CH2_SOFTSTART1_N167599040 0 VALUE { if(
+  V(CH2_OVP)>2.5 |  
+ V(CH2_UVP) >2.5 |  
+ (V(ENAB2) <2.5 & V(CSN2)>.05),5,0)  }
R_CH2_SOFTSTART1_R29         0 CH2_SOFTSTART1_N16746839  1Meg  
X_CH2_SOFTSTART1_U579         CH2_SOFTSTART1_N16787804 CH2_SOFTSTART1_N16800028
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=200u
E_CH2_SOFTSTART1_ABM10         CH2_UVP 0 VALUE { IF(V(CH2_SOFTSTART1_UVLATCH) >
+  2.5 &  
+ V(CH2_SSEND) >2.5,5,0)   }
R_CH2_SOFTSTART1_R24         0 CH2_SOFTSTART1_SLOWSS  1Meg  
X_CH2_SOFTSTART1_U574         CH2_SOFTSTART1_N16770477 CH2_SOFTSTART1_N16746839
+  CH2_SOFTSTART1_OVLATCH CH2_SOFTSTART1_N167438811 srlatchrhp_basic_gen PARAMS:
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
V_CH2_SOFTSTART1_V79         CH2_SOFTSTART1_N16749097 0 1.15
R_CH2_SOFTSTART1_R25         0 CH2_SOFTSTART1_N167438811  1Meg  
R_CH2_SOFTSTART1_R22         0 CH2_SSEND  1Meg  
E_CH2_SOFTSTART1_ABM50         CH2_SOFTSTART1_SS 0 VALUE { if(
+  V(CH2_SOFTSTART1_SSNORMAL)< V(CH2_SOFTSTART1_SLOWSS),  
+ V(CH2_SOFTSTART1_SSNORMAL), V(CH2_SOFTSTART1_SLOWSS) )   }
R_CH2_SOFTSTART1_R256         EN2 VIN  100MEG  
E_CH2_SOFTSTART1_ABM2         CH2_SSEND 0 VALUE { if(V(CH2_VREF_GM)>0.99, 5,0) 
+    }
X_CH2_SOFTSTART1_U572         VFB2 CH2_SOFTSTART1_N16749097 CH2_SOFTSTART1_OVTP
+  COMP_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=0.5
G_CH2_SOFTSTART1_ABMI1         VIN CH2_SOFTSTART1_SSNORMAL VALUE { {IF(V(ENAB2)
+  > 2.5,1.31u + MODE*5u,0)}    }
R_CH2_SOFTSTART1_R31         0 CH2_SOFTSTART1_SSNORMAL  1e11  
X_CH2_SOFTSTART1_S1    CH2_SOFTSTART1_SSNORMAL 0 CH2_SOFTSTART1_N16729586 0
+  SOFTSTART_CH2_SOFTSTART1_S1 
G_CH2_SOFTSTART1_ABMII1         VIN EN2 VALUE { if(V(VIN)>3, 2u,0)    }
R_CH2_SOFTSTART1_R3         CH2_SOFTSTART1_N16601004 CH2_SOFTSTART1_VREF  1  
E_CH2_SOFTSTART1_ABM12         CH2_SOFTSTART1_N16772892 0 VALUE {
+  IF(V(CH2_SOFTSTART1_OVTP) > 2.5 &  
+ V(ENAB2) >2.5,5,0)   }
E_CH2_SLOPE_COMP_PWM1_ABM152         CH2_SLOPE_COMP_PWM1_N16866597 0 VALUE { 
+ {IF(V(DRVL2) > 2.5, 5,0)}    }
R_CH2_SLOPE_COMP_PWM1_R256         CH2_SLOPE_COMP_PWM1_N16866597
+  CH2_SLOPE_COMP_PWM1_N16761673  10k  
X_CH2_SLOPE_COMP_PWM1_U6         CH2_SLOPE_COMP_PWM1_N16761673
+  CH2_SLOPE_COMP_PWM1_N16866597 d_d1 PARAMS:
E_CH2_SLOPE_COMP_PWM1_ABM163         CH2_SLOPE_COMP_PWM1_ITAR 0 VALUE {
+  (V(CH2_SLOPE_COMP_PWM1_COMPI) - V(CH2_SLOPE_COMP_PWM1_RAMP))     }
R_CH2_SLOPE_COMP_PWM1_R28         0 CSP2  1e11  
X_CH2_SLOPE_COMP_PWM1_U632         CH2_SLOPE_COMP_PWM1_PULSESKIP
+  CH2_SLOPE_COMP_PWM1_CLKEDGE ENAB2 CH2_SLOPE_COMP_PWM1_PWMRES AND3_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH2_SLOPE_COMP_PWM1_ABM153         CH2_SLOPE_COMP_PWM1_PULSESKIP 0 VALUE { 
+ {IF(V(VFB2) > 1.02, 0,5)}    }
X_CH2_SLOPE_COMP_PWM1_U634         CLK2 CH2_SLOPE_COMP_PWM1_N16796145
+  CH2_SLOPE_COMP_PWM1_CLKEDGE AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
G_CH2_SLOPE_COMP_PWM1_ABMI5         CH2_SLOPE_COMP_PWM1_N16968590
+  CH2_SLOPE_COMP_PWM1_VRAMPIN VALUE { if(V(ENAB2)>1, V(RMUL) * 1,0)    }
X_CH2_SLOPE_COMP_PWM1_S27    CH2_SLOPE_COMP_PWM1_CLKEDGE 0
+  CH2_SLOPE_COMP_PWM1_VRAMPIN 0 SLOPE_COMP_PWM_CH2_SLOPE_COMP_PWM1_S27 
R_CH2_SLOPE_COMP_PWM1_R245         CH2_SLOPE_COMP_PWM1_PWMOK
+  CH2_SLOPE_COMP_PWM1_N4419099  1  
E_CH2_SLOPE_COMP_PWM1_ABM149         CH2_SLOPE_COMP_PWM1_PWMOK 0 VALUE { 
+ {IF(V(CH2_ISWF) > V(CH2_SLOPE_COMP_PWM1_ITARGET),  
+ 0,5)}   }
C_CH2_SLOPE_COMP_PWM1_C148         CH2_SLOPE_COMP_PWM1_VRAMPIN 0  .8333n IC=0
+  TC=0,0 
G_CH2_SLOPE_COMP_PWM1_ABM3I1         CH2_SLOPE_COMP_PWM1_ISW 0 VALUE {
+  if(V(TRIP)<2,  
+ -(V(CSP2)- V(CSN2))*3.33,  
+ -(V(CSP2)- V(CSN2))*1.6667)  }
V_CH2_SLOPE_COMP_PWM1_V1         CH2_SLOPE_COMP_PWM1_N16968590 0 .1
R_CH2_SLOPE_COMP_PWM1_R252         0 CH2_SLOPE_COMP_PWM1_N16840083  100MEG  
E_CH2_SLOPE_COMP_PWM1_ABM156         CH2_SLOPE_COMP_PWM1_TARGET 0 VALUE {
+  if((0.025 - V(CH2_SLOPE_COMP_PWM1_VRAMPIN)*0.2166)<
+  V(CH2_SLOPE_COMP_PWM1_ITAR) | V(CH2_SSEND)<2.5, V(CH2_SLOPE_COMP_PWM1_ITAR)  
+ , (0.025 - V(CH2_SLOPE_COMP_PWM1_VRAMPIN)*0.2166))   }
E_CH2_SLOPE_COMP_PWM1_ABM155         CH2_ISWF 0 VALUE { {IF(V(CH2_N16780414) >
+  3.1,   
+ V(CH2_SLOPE_COMP_PWM1_ISW),0)}   }
R_CH2_SLOPE_COMP_PWM1_R27         0 RMUL  1e11  
X_CH2_SLOPE_COMP_PWM1_U635         CLK2 CH2_SLOPE_COMP_PWM1_N16796145
+  INV_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=30n
X_CH2_SLOPE_COMP_PWM1_U630         CH2_SLOPE_COMP_PWM1_PWMRES
+  CH2_SLOPE_COMP_PWM1_PWM CH2_PWMFF1 CH2_SLOPE_COMP_PWM1_N16840083
+  srlatchrhp_basic_gen PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH2_SLOPE_COMP_PWM1_GAIN1         CH2_SLOPE_COMP_PWM1_VRAMP1 0 VALUE {1 *
+  V(CH2_SLOPE_COMP_PWM1_VRAMPIN)}
E_CH2_SLOPE_COMP_PWM1_ABM157         CH2_SLOPE_COMP_PWM1_COMPI 0 VALUE {
+  IF(V(VREF2) <1.99 | V(ENAB2) <2.5,0,  
+ (V(COMP2) - V(VREF2)))   }
X_CH2_SLOPE_COMP_PWM1_U7         0 CH2_SLOPE_COMP_PWM1_VRAMPIN d_d1 PARAMS:
E_CH2_SLOPE_COMP_PWM1_ABM154         CH2_OCLOW 0 VALUE { 
+ {IF(V(CH2_SLOPE_COMP_PWM1_N16761673) > 3.1,   
+ V(CH2_SLOPE_COMP_PWM1_ISW),0)}   }
E_CH2_SLOPE_COMP_PWM1_ABM166         CH2_SLOPE_COMP_PWM1_TAR_LIM 0 VALUE {
+  if(V(CH2_SLOPE_COMP_PWM1_STABLE)<2.5, {MODE *0.2 + 100m}, 100m)    }
R_CH2_SLOPE_COMP_PWM1_R249         0 CH2_SLOPE_COMP_PWM1_ISW  1 TC=0,0 
X_CH2_SLOPE_COMP_PWM1_U633         CH2_SLOPE_COMP_PWM1_N4419099 CH2_N16780456
+  CH2_SLOPE_COMP_PWM1_PWM NAND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH2_SLOPE_COMP_PWM1_ABM150         CH2_SLOPE_COMP_PWM1_ITARGET 0 VALUE { 
+ {IF(V(CH2_SLOPE_COMP_PWM1_TARGET) > V(CH2_SLOPE_COMP_PWM1_TAR_LIM),  
+  V(CH2_SLOPE_COMP_PWM1_TAR_LIM),  V(CH2_SLOPE_COMP_PWM1_TARGET))}   }
E_CH2_SLOPE_COMP_PWM1_ABM164         CH2_SLOPE_COMP_PWM1_RAMP 0 VALUE {
+  LIMIT((V(CH2_SLOPE_COMP_PWM1_VRAMP1)-30m),-30m,45m)    }
C_CH2_SLOPE_COMP_PWM1_C147         0 CH2_SLOPE_COMP_PWM1_N16761673  10p  
X_CH2_SLOPE_COMP_PWM1_U803         CH2_SSEND CH2_SLOPE_COMP_PWM1_STABLE
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=15u
C_CH2_SLOPE_COMP_PWM1_C136         0 CH2_SLOPE_COMP_PWM1_N4419099  1n  
R_CH2_SLOPE_COMP_PWM1_R29         0 CSN2  1e11  
X_CH2_PWM_LOGIC1_U623         0 CH2_PWM_LOGIC1_TIMER1 d_d PARAMS:
X_CH2_PWM_LOGIC1_U620         CH2_PWMFF1 CH2_PWM_LOGIC1_INDELAYED1 d_d PARAMS:
R_CH2_PWM_LOGIC1_R292         CH2_PWM_LOGIC1_N16816120 CH2_PWM_LOGIC1_PWMFFX  1
+   
X_CH2_PWM_LOGIC1_U612         CH2_PWM_LOGIC1_N16816257 CH2_PWM_LOGIC1_CLKEDGE
+  CH2_PWM_LOGIC1_N16816109 CH2_PWM_LOGIC1_N16816581 srnandlatchrhp_basic PARAMS:
R_CH2_PWM_LOGIC1_R280         CH2_PWM_LOGIC1_N16816106 CH2_PWM_LOGIC1_N16816257
+   1  
X_CH2_PWM_LOGIC1_U797         CH2_PWM_LOGIC1_N16816574 ENAB2
+  CH2_PWM_LOGIC1_N16816617 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
G_CH2_PWM_LOGIC1_ABMI8         0 CH2_PWM_LOGIC1_TIMER1 VALUE { IF(V(CH2_PWMFF1)
+  > 2.5 | V(CH2_PWM_LOGIC1_OR2OUT1) > 2.5,3.7m,-1)    }
C_CH2_PWM_LOGIC1_C54         0 CH2_PWM_LOGIC1_N16816289  1n  
X_CH2_PWM_LOGIC1_U804         ENAB2 CH2_PWM_LOGIC1_N16816574
+  INV_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=50n
X_CH2_PWM_LOGIC1_U792         CH2_HDRV_PRE CH2_PWM_LOGIC1_N16816617
+  CH2_N16780434 CH2_PWM_LOGIC1_LDRV_PREBIASBAR srnandlatchrhp_basic PARAMS:
R_CH2_PWM_LOGIC1_R125         CH2_PWM_LOGIC1_N16816289 CH2_PWM_LOGIC1_N16815950
+   1  
C_CH2_PWM_LOGIC1_C174         0 CH2_PWM_LOGIC1_N16816257  1n  
C_CH2_PWM_LOGIC1_C168         0 CH2_PWM_LOGIC1_TIMERCTRL1  3p  
R_CH2_PWM_LOGIC1_R273         CH2_PWMFF1 CH2_PWM_LOGIC1_INDELAYED1  19.48k  
E_CH2_PWM_LOGIC1_ABM15         CH2_PWM_LOGIC1_N16816070 0 VALUE {
+  IF(V(CH2_PWM_LOGIC1_TIMER1) > 0.5,0,5)    }
X_CH2_PWM_LOGIC1_U802         CH2_PWM_LOGIC1_PH1 CH2_PWM_LOGIC1_N16816480
+  INV_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=10n
C_CH2_PWM_LOGIC1_C175         0 CH2_PWM_LOGIC1_PWMFFX  1n  
X_CH2_PWM_LOGIC1_U803         CH2_PWM_LOGIC1_PH1 CH2_PWM_LOGIC1_N16816237
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=10n
R_CH2_PWM_LOGIC1_R148         0 CH2_PWM_LOGIC1_N16816102  1MEG  
X_CH2_PWM_LOGIC1_U796         CH2_PWM_LOGIC1_PWMFFX CH2_PWM_LOGIC1_N16816109
+  CH2_PWM_LOGIC1_PH1 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH2_PWM_LOGIC1_ABM193         CH2_PWM_LOGIC1_N16815950 0 VALUE { 
+ {IF(V(CH2_PWM_LOGIC1_LDRV_PREBIASBAR) > 2.5,0,  
+ IF(V(DRVL2) > 2.5 ,   
+ V(CH2_OCLOW),0.099))}  }
C_CH2_PWM_LOGIC1_C169         0 CH2_PWM_LOGIC1_TIMER1  1n  
X_CH2_PWM_LOGIC1_U572         CH2_PWM_LOGIC1_N16815963 CH2_PWM_LOGIC1_N16816289
+  CH2_PWM_LOGIC1_POCPSET COMP_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=0.5
X_CH2_PWM_LOGIC1_U795         CLK2 CH2_PWM_LOGIC1_N16816227
+  CH2_PWM_LOGIC1_CLKEDGE AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_PWM_LOGIC1_U801         CH2_PWMFF1 CH2_PWM_LOGIC1_OR2OUT1
+  CH2_PWM_LOGIC1_TIMERCTRL1 CH2_PWM_LOGIC1_OUT1 MUX2_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
E_CH2_PWM_LOGIC1_ABM181         CH2_PWM_LOGIC1_N16816106 0 VALUE { 
+ {IF(V(CH2_PWM_LOGIC1_INDELAYED1) > 4.9,5,0)}    }
X_CH2_PWM_LOGIC1_U791         CH2_PWM_LOGIC1_POCPSET CH2_PWM_LOGIC1_POCPRESET
+  CH2_PWM_LOGIC1_QPOCP CH2_PWM_LOGIC1_N16816102 srnandlatchrhp_basic PARAMS:
E_CH2_PWM_LOGIC1_ABM12         CH2_PWM_LOGIC1_N16816120 0 VALUE {
+  IF(V(CH2_PWM_LOGIC1_OUT1) > 2.5 ,5,0)    }
X_CH2_PWM_LOGIC1_U617         CH2_PWM_LOGIC1_TIMERCTRL1
+  CH2_PWM_LOGIC1_N16816070 d_d PARAMS:
V_CH2_PWM_LOGIC1_V1         CH2_PWM_LOGIC1_N16815963 0 100m
X_CH2_PWM_LOGIC1_U798         CH2_PWM_LOGIC1_N16816237 CH2_PWM_LOGIC1_QPOCP
+  CH2_PWMFF AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_PWM_LOGIC1_U805         CLK2 CH2_PWM_LOGIC1_N16816227 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5 DELAY=20n
X_CH2_PWM_LOGIC1_U799         CH2_PWM_LOGIC1_PH1 CH2_PWM_LOGIC1_N16816480
+  CH2_PWM_LOGIC1_POCPRESET NOR2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
R_CH2_PWM_LOGIC1_R149         0 ENAB2  1MEG  
R_CH2_PWM_LOGIC1_R27         0 CH2_PWMFF1  1e11  
R_CH2_PWM_LOGIC1_R291         0 CH2_PWM_LOGIC1_N16816581  1Meg  
X_CH2_PWM_LOGIC1_U800         CH2_PWMFF1 CH2_PWM_LOGIC1_INDELAYED1
+  CH2_PWM_LOGIC1_OR2OUT1 OR2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
R_CH2_PWM_LOGIC1_R283         CH2_PWM_LOGIC1_N16816070
+  CH2_PWM_LOGIC1_TIMERCTRL1  1k  
C_CH2_PWM_LOGIC1_C172         0 CH2_PWM_LOGIC1_INDELAYED1  10p  
E_CH2_OVERCURRENT1_ABM157         CH2_OVERCURRENT1_N4402321 0 VALUE { 
+ {IF(V(CH2_OVERCURRENT1_N4402117) > 3.1,   
+ V(CH2_OCLOW),0)}   }
X_CH2_OVERCURRENT1_U595         CH2_OVERCURRENT1_ZC CH2_OVERCURRENT1_ZCRESET
+  CH2_OVERCURRENT1_N16724835 CH2_N16780414 srlatchrhp_basic_gen PARAMS:
+  VDD=5 VSS=0 VTHRESH=2.5
E_CH2_OVERCURRENT1_ABM155         CH2_OVERCURRENT1_N4402173 0 VALUE { 
+ {IF(V(CLK2) > 2.5,5,0)}    }
R_CH2_OVERCURRENT1_R270         CH2_OVERCURRENT1_N4402173 CH2_OVERCURRENT1_CLKB
+   1  
R_CH2_OVERCURRENT1_R271         CH2_OVERCURRENT1_N4402153
+  CH2_OVERCURRENT1_FFRESET  1  
C_CH2_OVERCURRENT1_C153         0 CH2_OVERCURRENT1_FFRESET  1n  
C_CH2_OVERCURRENT1_C154         0 CH2_OVERCURRENT1_N4402117  10p  
E_CH2_OVERCURRENT1_ABM158         CH2_OVERCURRENT1_N4402241 0 VALUE { 
+ {IF(V(CH2_PWMFF) < 2.5, 5,0)}    }
R_CH2_OVERCURRENT1_R272         CH2_OVERCURRENT1_N4402241
+  CH2_OVERCURRENT1_N4402117  10k  
C_CH2_OVERCURRENT1_C152         0 CH2_OVERCURRENT1_CLKB  1n  
X_CH2_OVERCURRENT1_U6         CH2_OVERCURRENT1_N4402117
+  CH2_OVERCURRENT1_N4402241 d_d1 PARAMS:
C_CH2_OVERCURRENT1_C151         CH2_OVERCURRENT1_CLKB CH2_OVERCURRENT1_N4402113
+   140.5p  
R_CH2_OVERCURRENT1_R268         0 CH2_OVERCURRENT1_N16724835  100MEG  
X_CH2_OVERCURRENT1_U594         CH2_OVERCURRENT1_FFRESET ENAB2
+  CH2_OVERCURRENT1_N16727103 CH2_OVERCURRENT1_ZCRESET AND3_BASIC_GEN PARAMS:
+  VDD=5 VSS=0 VTHRESH=2.5
R_CH2_OVERCURRENT1_R269         0 CH2_OVERCURRENT1_N4402113  1k  
E_CH2_OVERCURRENT1_ABM160         CH2_OVERCURRENT1_N16727103 0 VALUE { 
+ {IF(V(CH2_HDRV_PRE) > 2.5, 5,0)}    }
E_CH2_OVERCURRENT1_ABM159         CH2_OVERCURRENT1_TH_NEG 0 VALUE { 
+ {IF(V(SKIPSEL) < 1, -100m,0)}    }
E_CH2_OVERCURRENT1_ABM156         CH2_OVERCURRENT1_N4402153 0 VALUE { 
+ {IF(V(CH2_OVERCURRENT1_N4402113) > 2.5,0,5)}    }
X_CH2_OVERCURRENT1_U572         CH2_OVERCURRENT1_TH_NEG
+  CH2_OVERCURRENT1_N4402321 CH2_OVERCURRENT1_ZC COMP_BASIC_GEN PARAMS: VDD=5
+  VSS=0 VTHRESH=2.5
X_CH2_OUTPUT_DRIVER1_U90         CH2_OUTPUT_DRIVER1_N16759823
+  CH2_OUTPUT_DRIVER1_N16759851 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_OUTPUT_DRIVER1_U77         CH2_OUTPUT_DRIVER1_N16759953
+  CH2_OUTPUT_DRIVER1_PWMFFBAR CH2_OUTPUT_DRIVER1_N16759935 AND2_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_OUTPUT_DRIVER1_U92         CH2_OUTPUT_DRIVER1_N16907082
+  CH2_OUTPUT_DRIVER1_N16906971 ENAB2 CH2_OUTPUT_DRIVER1_BOOT_SDWN AND3_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_OUTPUT_DRIVER1_S5    CH2_OUTPUT_DRIVER1_N16759823 0 DRVL2 0
+  OUTPUT_DRIVER_CH2_OUTPUT_DRIVER1_S5 
X_CH2_OUTPUT_DRIVER1_U8         V5 VBST2 d_d1 PARAMS:
V_CH2_OUTPUT_DRIVER1_V17         CH2_OUTPUT_DRIVER1_N16759155 0 5
X_CH2_OUTPUT_DRIVER1_U83         CH2_OUTPUT_DRIVER1_N16759885
+  CH2_OUTPUT_DRIVER1_N16759925 CH2_OUTPUT_DRIVER1_N16759823 AND2_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_OUTPUT_DRIVER1_U72         CH2_OUTPUT_DRIVER1_OVP_CLEAR
+  CH2_OUTPUT_DRIVER1_UVP_CLEAR CH2_OUTPUT_DRIVER1_N16876656
+  CH2_OUTPUT_DRIVER1_HDRVIN AND3_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_OUTPUT_DRIVER1_U87         CH2_HDRV_PRE CH2_OUTPUT_DRIVER1_N16759753
+  INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_OUTPUT_DRIVER1_S2    CH2_HDRV_PRE 0 VBST2 DRVH2
+  OUTPUT_DRIVER_CH2_OUTPUT_DRIVER1_S2 
X_CH2_OUTPUT_DRIVER1_U27         CH2_OUTPUT_DRIVER1_N16759155
+  CH2_OUTPUT_DRIVER1_PWMANDI1 CH2_OUTPUT_DRIVER1_N16759499 0 SWHYSTE PARAMS: 
+  RON=1 ROFF=1MEG VT=3.9 VH=0.8
X_CH2_OUTPUT_DRIVER1_U80         CH2_OUTPUT_DRIVER1_HDRVIN
+  CH2_OUTPUT_DRIVER1_N16759703 CH2_HDRV_PRE AND2_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5
E_CH2_OUTPUT_DRIVER1_ABM170         CH2_OUTPUT_DRIVER1_N167594410 0 VALUE {
+  (V(VBST2) - V(SW2))    }
X_CH2_OUTPUT_DRIVER1_U26         CH2_OUTPUT_DRIVER1_N16906935
+  CH2_OUTPUT_DRIVER1_N16906971 CH2_OUTPUT_DRIVER1_N16907029 0 SWHYSTE PARAMS: 
+  RON=1MEG ROFF=1 VT=6 VH=100m
X_CH2_OUTPUT_DRIVER1_U79         CH2_OUTPUT_DRIVER1_LDRVIN CH2_N16780414
+  CH2_OUTPUT_DRIVER1_N16761645 AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_OUTPUT_DRIVER1_U74         CH2_OUTPUT_DRIVER1_N16876428
+  CH2_OUTPUT_DRIVER1_N16876425 BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5 DELAY=40n
R_CH2_OUTPUT_DRIVER1_R248         CH2_OUTPUT_DRIVER1_N167594410
+  CH2_OUTPUT_DRIVER1_N16759499  1  
X_CH2_OUTPUT_DRIVER1_U89         CH2_OUTPUT_DRIVER1_LDRV_PRE
+  CH2_OUTPUT_DRIVER1_N16759885 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH2_OUTPUT_DRIVER1_ABM171         CH2_OUTPUT_DRIVER1_OVP_CLEAR 0 VALUE {
+  if(V(CH2_OVP)<2.5, 5,0)    }
E_CH2_OUTPUT_DRIVER1_ABM172         CH2_OUTPUT_DRIVER1_UVP_CLEAR 0 VALUE {
+  if(V(CH2_UVP)<2.5, 5,0)    }
X_CH2_OUTPUT_DRIVER1_U86         CH2_OUTPUT_DRIVER1_N16759895
+  CH2_OUTPUT_DRIVER1_N16759925 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH2_OUTPUT_DRIVER1_ABM169         CH2_OUTPUT_DRIVER1_N16891156 0 VALUE { 
+ {V(DRVH2) - V(SW2)}    }
X_CH2_OUTPUT_DRIVER1_U93         CH2_OUTPUT_DRIVER1_HDRVIN
+  CH2_OUTPUT_DRIVER1_N16907082 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
C_CH2_OUTPUT_DRIVER1_C140         0 CH2_N16780456  1n  
R_CH2_OUTPUT_DRIVER1_R149         0 CH2_OUTPUT_DRIVER1_N16906971  1k  
X_CH2_OUTPUT_DRIVER1_U82         CH2_OUTPUT_DRIVER1_N16759895
+  CH2_OUTPUT_DRIVER1_N16759851 CH2_OUTPUT_DRIVER1_LDRV_PRE AND2_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
V_CH2_OUTPUT_DRIVER1_V16         CH2_OUTPUT_DRIVER1_N16906935 0 5
X_CH2_OUTPUT_DRIVER1_S4    CH2_OUTPUT_DRIVER1_LDRV_PRE 0 V5 DRVL2
+  OUTPUT_DRIVER_CH2_OUTPUT_DRIVER1_S4 
X_CH2_OUTPUT_DRIVER1_U73         CH2_OUTPUT_DRIVER1_N16761645
+  CH2_OUTPUT_DRIVER1_UVP_CLEAR CH2_N16780434 CH2_OUTPUT_DRIVER1_N16882434
+  AND3_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
E_CH2_OUTPUT_DRIVER1_ABM168         CH2_OUTPUT_DRIVER1_N16907045 0 VALUE {
+  (V(VBST2) - V(SW2))    }
R_CH2_OUTPUT_DRIVER1_R247         CH2_OUTPUT_DRIVER1_N16907045
+  CH2_OUTPUT_DRIVER1_N16907029  1  
X_CH2_OUTPUT_DRIVER1_U84         CH2_PWMFF CH2_OUTPUT_DRIVER1_PWMFFBAR
+  INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
C_CH2_OUTPUT_DRIVER1_C148         0 CH2_OUTPUT_DRIVER1_N16759499  1n  
X_CH2_OUTPUT_DRIVER1_U78         CH2_OUTPUT_DRIVER1_N16759935 ENAB2
+  CH2_OUTPUT_DRIVER1_LDRVIN AND2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
C_CH2_OUTPUT_DRIVER1_C147         0 CH2_OUTPUT_DRIVER1_N16907029  1n  
R_CH2_OUTPUT_DRIVER1_R244         CH2_OUTPUT_DRIVER1_PWMANDI1 CH2_N16780456  1 
+  
X_CH2_OUTPUT_DRIVER1_S3    CH2_OUTPUT_DRIVER1_N16759659 0 DRVH2 SW2
+  OUTPUT_DRIVER_CH2_OUTPUT_DRIVER1_S3 
E_CH2_OUTPUT_DRIVER1_ABM79         CH2_OUTPUT_DRIVER1_N16876428 0 VALUE { {IF (
+  V(CH2_OUTPUT_DRIVER1_LDRV_PRE) > V(CH2_OUTPUT_DRIVER1_N16876405)  
+ ,0,5)}   }
X_CH2_OUTPUT_DRIVER1_U70         CH2_OUTPUT_DRIVER1_N16882434 CH2_OVP
+  CH2_OUTPUT_DRIVER1_N16759895 OR2_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_OUTPUT_DRIVER1_U88         CH2_OUTPUT_DRIVER1_N16759659
+  CH2_OUTPUT_DRIVER1_N16759703 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_OUTPUT_DRIVER1_U75         CH2_OUTPUT_DRIVER1_N16892028
+  CH2_OUTPUT_DRIVER1_N16759953 BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0
+  VTHRESH=2.5 DELAY=30n
X_CH2_OUTPUT_DRIVER1_U85         CH2_OUTPUT_DRIVER1_HDRVIN
+  CH2_OUTPUT_DRIVER1_N16760167 INV_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
V_CH2_OUTPUT_DRIVER1_V30         CH2_OUTPUT_DRIVER1_N16876405 0 0.5
E_CH2_OUTPUT_DRIVER1_ABM84         CH2_OUTPUT_DRIVER1_N16892028 0 VALUE { {IF (
+  V(CH2_OUTPUT_DRIVER1_N16891156) > V(CH2_OUTPUT_DRIVER1_N16891162)  
+ ,0,5)}   }
X_CH2_OUTPUT_DRIVER1_U81         CH2_OUTPUT_DRIVER1_N16759753
+  CH2_OUTPUT_DRIVER1_N16760167 CH2_OUTPUT_DRIVER1_N16759659 AND2_BASIC_GEN
+  PARAMS: VDD=5 VSS=0 VTHRESH=2.5
X_CH2_OUTPUT_DRIVER1_U76         CH2_OUTPUT_DRIVER1_N16876425 ENAB2 CH2_PWMFF
+  CH2_OUTPUT_DRIVER1_N16876656 AND3_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5
V_CH2_OUTPUT_DRIVER1_V31         CH2_OUTPUT_DRIVER1_N16891162 0 1
R_CH2_OUTPUT_DRIVER1_R150         0 CH2_OUTPUT_DRIVER1_PWMANDI1  1k  
C_CH2_OUTPUT_DRIVER1_C141         0 V5  1u  
R_CH2_TRANS_AMP1_R7         VREF2 CH2_TRANS_AMP1_N16724663  1  
G_CH2_TRANS_AMP1_ABM2I5         VREF2 COMP2 VALUE { 
+ {LIMIT((V(CH2_TRANS_AMP1_N16724663) - V(VREF2))*400u, -33u,33u)}    }
C_CH2_TRANS_AMP1_C10         VREF2 COMP2  20.6p  
R_CH2_TRANS_AMP1_R11         CH2_TRANS_AMP1_N4405515 CH2_N16780347  1  
E_CH2_TRANS_AMP1_ABM8         CH2_TRANS_AMP1_N4405515 0 VALUE { {IF(V(COMP2) >
+  2.3 ,5,0)}    }
R_CH2_TRANS_AMP1_R28         0 CH2_VREF_GM  1e11  
C_CH2_TRANS_AMP1_C9         0 CH2_N16780347  1n  
V_CH2_TRANS_AMP1_V6         CH2_TRANS_AMP1_N4400295 0 2.5
G_CH2_TRANS_AMP1_ABM2I3         VREF2 CH2_TRANS_AMP1_N16724663 VALUE {
+  if(V(ENAB2)> 1,V(CH2_VREF_GM) - V(VFB2),0)    }
C_CH2_TRANS_AMP1_C11         VREF2 CH2_TRANS_AMP1_N16724663  79.6n  
R_CH2_TRANS_AMP1_R27         0 VFB2  1e11  
X_CH2_TRANS_AMP1_U2         COMP2 CH2_TRANS_AMP1_N4400295 d_d2 PARAMS:
R_CH2_TRANS_AMP1_R4         VREF2 COMP2  10Meg  
V_CH2_TRANS_AMP1_V5         CH2_TRANS_AMP1_N4400355 0 1.95
X_CH2_TRANS_AMP1_U1         CH2_TRANS_AMP1_N4400355 COMP2 d_d2 PARAMS:
R_R4         N16777415 VREF2  .1m  
C_C4         0 VREF2  100u  
E_ABM7         ENCLK 0 VALUE { IF(V(ENAB1) > 2.5 |  
+ V(ENAB2) >2.5, 5,0)   }
E_ABM6         N16777415 0 VALUE { {IF(V(EN) < 2.5,0,  
+ IF(V(VIN) < 2, V(VIN), 2))}   }
.IC         V(CH1_OUTPUT_DRIVER1_N16759895 )=0
.IC         V(CH1_OUTPUT_DRIVER1_HDRVIN )=0
.IC         V(CH2_OUTPUT_DRIVER1_N16759895 )=0
.IC         V(CH2_OUTPUT_DRIVER1_HDRVIN )=0
.ends

.subckt PGOOD_CH1_PGOOD1_S19 1 2 3 4  
S_CH1_PGOOD1_S19         3 4 1 2 _CH1_PGOOD1_S19
RS_CH1_PGOOD1_S19         1 2 1G
.MODEL         _CH1_PGOOD1_S19 VSWITCH Roff=183e6 Ron=150 Voff=2.4V Von=2.5V
.ends PGOOD_CH1_PGOOD1_S19

.subckt SOFTSTART_CH1_SOFTSTART1_S2 1 2 3 4  
S_CH1_SOFTSTART1_S2         3 4 1 2 _CH1_SOFTSTART1_S2
RS_CH1_SOFTSTART1_S2         1 2 1G
.MODEL         _CH1_SOFTSTART1_S2 VSWITCH Roff=1e11 Ron=20 Voff=2.4 Von=2.6
.ends SOFTSTART_CH1_SOFTSTART1_S2

.subckt SOFTSTART_CH1_SOFTSTART1_S1 1 2 3 4  
S_CH1_SOFTSTART1_S1         3 4 1 2 _CH1_SOFTSTART1_S1
RS_CH1_SOFTSTART1_S1         1 2 1G
.MODEL         _CH1_SOFTSTART1_S1 VSWITCH Roff=1e11 Ron=1 Voff=0.0V Von=1.0V
.ends SOFTSTART_CH1_SOFTSTART1_S1

.subckt SLOPE_COMP_PWM_CH1_SLOPE_COMP_PWM1_S27 1 2 3 4  
S_CH1_SLOPE_COMP_PWM1_S27         3 4 1 2 _CH1_SLOPE_COMP_PWM1_S27
RS_CH1_SLOPE_COMP_PWM1_S27         1 2 1G
.MODEL         _CH1_SLOPE_COMP_PWM1_S27 VSWITCH Roff=100e6 Ron=10m Voff=0.4
+  Von=4
.ends SLOPE_COMP_PWM_CH1_SLOPE_COMP_PWM1_S27

.subckt OUTPUT_DRIVER_CH1_OUTPUT_DRIVER1_S5 1 2 3 4  
S_CH1_OUTPUT_DRIVER1_S5         3 4 1 2 _CH1_OUTPUT_DRIVER1_S5
RS_CH1_OUTPUT_DRIVER1_S5         1 2 1G
.MODEL         _CH1_OUTPUT_DRIVER1_S5 VSWITCH Roff=1e6 Ron=.7 Voff=1 Von=4
.ends OUTPUT_DRIVER_CH1_OUTPUT_DRIVER1_S5

.subckt OUTPUT_DRIVER_CH1_OUTPUT_DRIVER1_S2 1 2 3 4  
S_CH1_OUTPUT_DRIVER1_S2         3 4 1 2 _CH1_OUTPUT_DRIVER1_S2
RS_CH1_OUTPUT_DRIVER1_S2         1 2 1G
.MODEL         _CH1_OUTPUT_DRIVER1_S2 VSWITCH Roff=1e6 Ron=1.7 Voff=2.4
+  Von=2.5
.ends OUTPUT_DRIVER_CH1_OUTPUT_DRIVER1_S2

.subckt OUTPUT_DRIVER_CH1_OUTPUT_DRIVER1_S4 1 2 3 4  
S_CH1_OUTPUT_DRIVER1_S4         3 4 1 2 _CH1_OUTPUT_DRIVER1_S4
RS_CH1_OUTPUT_DRIVER1_S4         1 2 1G
.MODEL         _CH1_OUTPUT_DRIVER1_S4 VSWITCH Roff=1e6 Ron=1.3 Voff=2.4
+  Von=2.5
.ends OUTPUT_DRIVER_CH1_OUTPUT_DRIVER1_S4

.subckt OUTPUT_DRIVER_CH1_OUTPUT_DRIVER1_S3 1 2 3 4  
S_CH1_OUTPUT_DRIVER1_S3         3 4 1 2 _CH1_OUTPUT_DRIVER1_S3
RS_CH1_OUTPUT_DRIVER1_S3         1 2 1G
.MODEL         _CH1_OUTPUT_DRIVER1_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=1 Von=4
.ends OUTPUT_DRIVER_CH1_OUTPUT_DRIVER1_S3

.subckt OSCILLATOR_OSCILLATOR1_F3 1 2 3 4  
F_OSCILLATOR1_F3         3 4 VF_OSCILLATOR1_F3 -1
VF_OSCILLATOR1_F3         1 2 0V
.ends OSCILLATOR_OSCILLATOR1_F3

.subckt OSCILLATOR_OSCILLATOR1_F1 1 2 3 4  
F_OSCILLATOR1_F1         3 4 VF_OSCILLATOR1_F1 1
VF_OSCILLATOR1_F1         1 2 0V
.ends OSCILLATOR_OSCILLATOR1_F1

.subckt PGOOD_CH2_PGOOD1_S19 1 2 3 4  
S_CH2_PGOOD1_S19         3 4 1 2 _CH2_PGOOD1_S19
RS_CH2_PGOOD1_S19         1 2 1G
.MODEL         _CH2_PGOOD1_S19 VSWITCH Roff=183e6 Ron=150 Voff=2.4V Von=2.5V
.ends PGOOD_CH2_PGOOD1_S19

.subckt SOFTSTART_CH2_SOFTSTART1_S2 1 2 3 4  
S_CH2_SOFTSTART1_S2         3 4 1 2 _CH2_SOFTSTART1_S2
RS_CH2_SOFTSTART1_S2         1 2 1G
.MODEL         _CH2_SOFTSTART1_S2 VSWITCH Roff=1e11 Ron=20 Voff=2.4 Von=2.6
.ends SOFTSTART_CH2_SOFTSTART1_S2

.subckt SOFTSTART_CH2_SOFTSTART1_S1 1 2 3 4  
S_CH2_SOFTSTART1_S1         3 4 1 2 _CH2_SOFTSTART1_S1
RS_CH2_SOFTSTART1_S1         1 2 1G
.MODEL         _CH2_SOFTSTART1_S1 VSWITCH Roff=1e11 Ron=1 Voff=0.0V Von=1.0V
.ends SOFTSTART_CH2_SOFTSTART1_S1

.subckt SLOPE_COMP_PWM_CH2_SLOPE_COMP_PWM1_S27 1 2 3 4  
S_CH2_SLOPE_COMP_PWM1_S27         3 4 1 2 _CH2_SLOPE_COMP_PWM1_S27
RS_CH2_SLOPE_COMP_PWM1_S27         1 2 1G
.MODEL         _CH2_SLOPE_COMP_PWM1_S27 VSWITCH Roff=100e6 Ron=10m Voff=0.4
+  Von=4
.ends SLOPE_COMP_PWM_CH2_SLOPE_COMP_PWM1_S27

.subckt OUTPUT_DRIVER_CH2_OUTPUT_DRIVER1_S5 1 2 3 4  
S_CH2_OUTPUT_DRIVER1_S5         3 4 1 2 _CH2_OUTPUT_DRIVER1_S5
RS_CH2_OUTPUT_DRIVER1_S5         1 2 1G
.MODEL         _CH2_OUTPUT_DRIVER1_S5 VSWITCH Roff=1e6 Ron=.7 Voff=1 Von=4
.ends OUTPUT_DRIVER_CH2_OUTPUT_DRIVER1_S5

.subckt OUTPUT_DRIVER_CH2_OUTPUT_DRIVER1_S2 1 2 3 4  
S_CH2_OUTPUT_DRIVER1_S2         3 4 1 2 _CH2_OUTPUT_DRIVER1_S2
RS_CH2_OUTPUT_DRIVER1_S2         1 2 1G
.MODEL         _CH2_OUTPUT_DRIVER1_S2 VSWITCH Roff=1e6 Ron=1.7 Voff=2.4
+  Von=2.5
.ends OUTPUT_DRIVER_CH2_OUTPUT_DRIVER1_S2

.subckt OUTPUT_DRIVER_CH2_OUTPUT_DRIVER1_S4 1 2 3 4  
S_CH2_OUTPUT_DRIVER1_S4         3 4 1 2 _CH2_OUTPUT_DRIVER1_S4
RS_CH2_OUTPUT_DRIVER1_S4         1 2 1G
.MODEL         _CH2_OUTPUT_DRIVER1_S4 VSWITCH Roff=1e6 Ron=1.3 Voff=2.4
+  Von=2.5
.ends OUTPUT_DRIVER_CH2_OUTPUT_DRIVER1_S4

.subckt OUTPUT_DRIVER_CH2_OUTPUT_DRIVER1_S3 1 2 3 4  
S_CH2_OUTPUT_DRIVER1_S3         3 4 1 2 _CH2_OUTPUT_DRIVER1_S3
RS_CH2_OUTPUT_DRIVER1_S3         1 2 1G
.MODEL         _CH2_OUTPUT_DRIVER1_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=1 Von=4
.ends OUTPUT_DRIVER_CH2_OUTPUT_DRIVER1_S3
* PSpice Model Editor - Version 16.0.0
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=5 VSS=0
+ VTHRESH=2.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5
+ DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
Rs S 0 1e11
Rr R 0 1e11
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
Rs S 0 1e11
Rr R 0 1e11
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
Rs S 0 1e11
Rr R 0 1e11
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
Rs S 0 1e11
Rr R 0 1e11
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=5 VSS=0
+ VTHRESH=2.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS}
+ VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS}
+ VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5,
+ IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS}
+ VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS}
+ VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS}
+ VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5,
+ IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=5 VSS=0
+ VTHRESH=2.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT SRNANDLATCHRHP_BASIC S R Q QB
Rs S 0 1e11
Rr R 0 1e11
GQ 0 Qint VALUE = {IF(V(R) > 2.5,-5,IF(V(S)>2.5,5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > 2.5, 0,5)}
RQb Qbr QB 1 
Cdummy1 Q 0 1n IC={5}
Cdummy2 QB 0 1n IC={0}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS SRNANDLATCHRHP_BASIC
* PSpice Model Editor - Version 16.0.0
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5 	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=5 VSS=0 VTHRESH=2.5 	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=5 VSS=0 VTHRESH=2.5 	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT D_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS D_D1
*$
.SUBCKT D_D2 1 2
D1 1 2 DD2
.MODEL DD2 D( IS=1e-15 TT=10p Rs=0.01 N=.01  )
.ENDS D_D2
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.subckt SWHYSTE NodeMinus NodePlus Plus Minus PARAMS: RON=1 
+ ROFF=1MEG VT=5 VH=2
S5 NodePlus NodeMinus 8 0 smoothSW
EBcrtl 8 0 Value = { IF ( V(plus)-V(minus) > V(ref), 1, 0 ) }
EBref ref1 0 Value = { IF ( V(8) > 0.5, {VT-VH}, {VT+VH} ) }
Rdel ref1 ref 100
Cdel ref 0 100p  IC={VT+VH}
Rconv1 8 0 10Meg
Rconv2 plus 0 10Meg
Rconv3 minus 0 10Meg
.model smoothSW VSWITCH (RON={RON} ROFF={ROFF} VON=1 VOFF=0)
.ends SWHYSTE
*$

