#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar  2 09:40:10 2023
# Process ID: 19856
# Current directory: D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.runs/synth_1
# Command line: vivado.exe -log OExp01_muxctrl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OExp01_muxctrl.tcl
# Log file: D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.runs/synth_1/OExp01_muxctrl.vds
# Journal file: D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source OExp01_muxctrl.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/computerdesign/OExp01_muxctrl'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/computerdesign/OExp01_muxctrl' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_5:1.0'. The one found in IP location 'd:/computerdesign/OExp01_muxctrl/MUX4T1_32' will take precedence over the same IP in location d:/computerdesign/OExp01_muxctrl/MUX4T1_5
Command: synth_design -top OExp01_muxctrl -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13276
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1139.789 ; gain = 32.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OExp01_muxctrl' [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/sources_1/new/OExp01_muxctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_5_0' [d:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.gen/sources_1/ip/MUX2T1_5_0/synth/MUX2T1_5_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_5' [d:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.gen/sources_1/ip/MUX2T1_5_0/src/MUX2T1_5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_5' (1#1) [d:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.gen/sources_1/ip/MUX2T1_5_0/src/MUX2T1_5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_5_0' (2#1) [d:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.gen/sources_1/ip/MUX2T1_5_0/synth/MUX2T1_5_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX4T1_5_0' [d:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.gen/sources_1/ip/MUX4T1_5_0/synth/MUX4T1_5_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX4T1_5' [d:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.gen/sources_1/ip/MUX4T1_5_0/src/MUX4T1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX4T1_5' (3#1) [d:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.gen/sources_1/ip/MUX4T1_5_0/src/MUX4T1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX4T1_5_0' (4#1) [d:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.gen/sources_1/ip/MUX4T1_5_0/synth/MUX4T1_5_0.v:58]
WARNING: [Synth 8-689] width (5) of port connection 'o' does not match port width (32) of module 'MUX4T1_5_0' [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/sources_1/new/OExp01_muxctrl.v:33]
INFO: [Synth 8-6157] synthesizing module 'MUX8T1_8_0' [d:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.gen/sources_1/ip/MUX8T1_8_0/synth/MUX8T1_8_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX8T1_8' [d:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.gen/sources_1/ip/MUX8T1_8_0/src/MUX8T1_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX8T1_8' (5#1) [d:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.gen/sources_1/ip/MUX8T1_8_0/src/MUX8T1_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX8T1_8_0' (6#1) [d:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.gen/sources_1/ip/MUX8T1_8_0/synth/MUX8T1_8_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'OExp01_muxctrl' (7#1) [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/sources_1/new/OExp01_muxctrl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1191.895 ; gain = 84.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1191.895 ; gain = 84.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1191.895 ; gain = 84.457
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1191.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc]
WARNING: [Vivado 12-584] No ports matched 'o_0[5]'. [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_0[5]'. [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_0[6]'. [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_0[6]'. [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_0[7]'. [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_0[7]'. [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.srcs/constrs_1/new/muxtrl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OExp01_muxctrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OExp01_muxctrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1232.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1232.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1232.242 ; gain = 124.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1232.242 ; gain = 124.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for MUX8T1_8_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MUX4T1_5_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MUX2T1_5_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MUX2T1_5_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1232.242 ; gain = 124.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1232.242 ; gain = 124.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1232.242 ; gain = 124.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1282.637 ; gain = 175.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1282.637 ; gain = 175.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1301.766 ; gain = 194.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.488 ; gain = 200.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.488 ; gain = 200.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.488 ; gain = 200.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.488 ; gain = 200.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.488 ; gain = 200.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.488 ; gain = 200.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     5|
|2     |LUT4 |     4|
|3     |LUT5 |     4|
|4     |IBUF |    14|
|5     |OBUF |     5|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.488 ; gain = 200.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1307.488 ; gain = 159.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.488 ; gain = 200.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1319.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1322.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 9 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1322.738 ; gain = 215.301
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/computerdesign/OExp01_muxctrl/OExp01_muxctrl.runs/synth_1/OExp01_muxctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OExp01_muxctrl_utilization_synth.rpt -pb OExp01_muxctrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  2 09:40:36 2023...
