Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Mon May 29 15:23:16 2017
| Host         : meije running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -rpx top_wrapper_timing_summary_routed.rpx
| Design       : top_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.657        0.000                      0                  322        0.162        0.000                      0                  322        3.500        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk         {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.657        0.000                      0                  322        0.162        0.000                      0                  322        3.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 3.350ns (48.849%)  route 3.508ns (51.151%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.746     5.414    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.639     6.509    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X41Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.016 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.016    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.789     7.919    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.514 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.514    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.631 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.631    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.946 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.791     9.737    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[20]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.307    10.044 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.044    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.442 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.442    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.670 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.446    11.115    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.313    11.428 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.844    12.272    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_13
    SLICE_X40Y33         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.572    12.964    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y33         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]/C
                         clock pessimism              0.429    13.393    
                         clock uncertainty           -0.035    13.358    
    SLICE_X40Y33         FDRE (Setup_fdre_C_R)       -0.429    12.929    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 3.350ns (48.849%)  route 3.508ns (51.151%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.746     5.414    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.639     6.509    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X41Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.016 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.016    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.789     7.919    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.514 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.514    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.631 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.631    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.946 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.791     9.737    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[20]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.307    10.044 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.044    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.442 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.442    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.670 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.446    11.115    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.313    11.428 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.844    12.272    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_13
    SLICE_X40Y33         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.572    12.964    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y33         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]/C
                         clock pessimism              0.429    13.393    
                         clock uncertainty           -0.035    13.358    
    SLICE_X40Y33         FDRE (Setup_fdre_C_R)       -0.429    12.929    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 3.350ns (48.849%)  route 3.508ns (51.151%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.746     5.414    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.639     6.509    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X41Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.016 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.016    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.789     7.919    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.514 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.514    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.631 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.631    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.946 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.791     9.737    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[20]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.307    10.044 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.044    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.442 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.442    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.670 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.446    11.115    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.313    11.428 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.844    12.272    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_13
    SLICE_X40Y33         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.572    12.964    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y33         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[8]/C
                         clock pessimism              0.429    13.393    
                         clock uncertainty           -0.035    13.358    
    SLICE_X40Y33         FDRE (Setup_fdre_C_R)       -0.429    12.929    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 3.350ns (48.849%)  route 3.508ns (51.151%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.746     5.414    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.639     6.509    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X41Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.016 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.016    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.789     7.919    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.514 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.514    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.631 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.631    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.946 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.791     9.737    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[20]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.307    10.044 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.044    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.442 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.442    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.670 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.446    11.115    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.313    11.428 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.844    12.272    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_13
    SLICE_X40Y33         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.572    12.964    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y33         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[9]/C
                         clock pessimism              0.429    13.393    
                         clock uncertainty           -0.035    13.358    
    SLICE_X40Y33         FDRE (Setup_fdre_C_R)       -0.429    12.929    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 3.514ns (48.285%)  route 3.764ns (51.715%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 12.965 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.749     5.417    top_i/dht11_sa_top/U0/u0/u0/CU/clk
    SLICE_X43Y33         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     5.873 r  top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[3]/Q
                         net (fo=76, routed)          0.753     6.626    top_i/dht11_sa_top/U0/u0/u0/CU/out[3]
    SLICE_X43Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.750 r  top_i/dht11_sa_top/U0/u0/u0/CU/out_comparator_local3_carry_i_1/O
                         net (fo=1, routed)           0.629     7.379    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[3]_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.974 r  top_i/dht11_sa_top/U0/u0/u0/dp/out_comparator_local3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.974    top_i/dht11_sa_top/U0/u0/u0/dp/out_comparator_local3_carry_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.091 r  top_i/dht11_sa_top/U0/u0/u0/dp/out_comparator_local3_carry__0/CO[3]
                         net (fo=3, routed)           0.000     8.091    top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[4]_15[0]
    SLICE_X38Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.686 r  top_i/dht11_sa_top/U0/u0/u0/CU/out_comparator_local2_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.686    top_i/dht11_sa_top/U0/u0/u0/CU/out_comparator_local2_carry__0_i_10_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.009 r  top_i/dht11_sa_top/U0/u0/u0/CU/out_comparator_local2_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.504     9.513    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_3[4]
    SLICE_X39Y35         LUT4 (Prop_lut4_I0_O)        0.306     9.819 r  top_i/dht11_sa_top/U0/u0/u0/dp/out_comparator_local2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.819    top_i/dht11_sa_top/U0/u0/u0/dp/out_comparator_local2_carry__0_i_6_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.217 r  top_i/dht11_sa_top/U0/u0/u0/dp/out_comparator_local2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.217    top_i/dht11_sa_top/U0/u0/u0/dp/out_comparator_local2_carry__0_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.331 r  top_i/dht11_sa_top/U0/u0/u0/dp/out_comparator_local2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.331    top_i/dht11_sa_top/U0/u0/u0/dp/out_comparator_local2_carry__1_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.445 r  top_i/dht11_sa_top/U0/u0/u0/dp/out_comparator_local2_carry__2/CO[3]
                         net (fo=5, routed)           0.882    11.327    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_0[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124    11.451 r  top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE[3]_i_6/O
                         net (fo=3, routed)           0.426    11.877    top_i/dht11_sa_top/U0/u0/u0/CU/out_comparator[0]
    SLICE_X37Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.001 r  top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE[0]_i_2/O
                         net (fo=1, routed)           0.570    12.571    top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE[0]_i_2_n_0
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.695 r  top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    12.695    top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE[0]_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.573    12.965    top_i/dht11_sa_top/U0/u0/u0/CU/clk
    SLICE_X38Y36         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[0]/C
                         clock pessimism              0.391    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.081    13.402    top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                         -12.695    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 3.350ns (49.456%)  route 3.424ns (50.544%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.746     5.414    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.639     6.509    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X41Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.016 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.016    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.789     7.919    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.514 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.514    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.631 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.631    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.946 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.791     9.737    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[20]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.307    10.044 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.044    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.442 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.442    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.670 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.446    11.115    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.313    11.428 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.760    12.188    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_13
    SLICE_X40Y32         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571    12.963    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y32         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    12.928    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 3.350ns (49.456%)  route 3.424ns (50.544%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.746     5.414    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.639     6.509    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X41Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.016 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.016    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.789     7.919    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.514 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.514    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.631 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.631    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.946 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.791     9.737    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[20]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.307    10.044 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.044    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.442 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.442    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.670 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.446    11.115    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.313    11.428 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.760    12.188    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_13
    SLICE_X40Y32         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571    12.963    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y32         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    12.928    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 3.350ns (49.456%)  route 3.424ns (50.544%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.746     5.414    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.639     6.509    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X41Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.016 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.016    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.789     7.919    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.514 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.514    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.631 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.631    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.946 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.791     9.737    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[20]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.307    10.044 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.044    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.442 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.442    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.670 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.446    11.115    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.313    11.428 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.760    12.188    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_13
    SLICE_X40Y32         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571    12.963    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y32         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    12.928    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 3.350ns (49.456%)  route 3.424ns (50.544%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.963 - 8.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.746     5.414    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.639     6.509    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X41Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.016 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.016    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.789     7.919    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.514 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.514    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.631 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.631    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.946 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.791     9.737    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[20]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.307    10.044 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.044    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.442 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.442    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.670 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.446    11.115    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.313    11.428 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.760    12.188    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_13
    SLICE_X40Y32         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571    12.963    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y32         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]/C
                         clock pessimism              0.429    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X40Y32         FDRE (Setup_fdre_C_R)       -0.429    12.928    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 3.350ns (49.879%)  route 3.366ns (50.121%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.746     5.414    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y31         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.639     6.509    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X41Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.016 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.016    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.789     7.919    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.514 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.514    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.631 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.631    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.946 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.791     9.737    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[20]
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.307    10.044 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.044    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.442 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.442    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.670 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.446    11.115    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.313    11.428 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.702    12.131    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_13
    SLICE_X40Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.575    12.967    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.429    12.932    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  0.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.939%)  route 0.125ns (47.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.590     1.502    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X39Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[34]/Q
                         net (fo=2, routed)           0.125     1.768    top_i/dht11_sa_top/U0/u0/u0/dp/Q[34]
    SLICE_X40Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.861     2.020    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[35]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.066     1.606    top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.591     1.503    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X36Y40         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[14]/Q
                         net (fo=2, routed)           0.132     1.776    top_i/dht11_sa_top/U0/u0/u0/dp/Q[14]
    SLICE_X41Y40         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.862     2.021    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y40         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[15]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.070     1.611    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/deb/cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/deb/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.584     1.496    top_i/dht11_sa_top/U0/u0/deb/clk
    SLICE_X40Y22         FDRE                                         r  top_i/dht11_sa_top/U0/u0/deb/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  top_i/dht11_sa_top/U0/u0/deb/cnt1_reg[0]/Q
                         net (fo=6, routed)           0.098     1.735    top_i/dht11_sa_top/U0/u0/deb/cnt1_reg__0[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I2_O)        0.048     1.783 r  top_i/dht11_sa_top/U0/u0/deb/r_i_1/O
                         net (fo=1, routed)           0.000     1.783    top_i/dht11_sa_top/U0/u0/deb/r0
    SLICE_X41Y22         FDRE                                         r  top_i/dht11_sa_top/U0/u0/deb/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.850     2.009    top_i/dht11_sa_top/U0/u0/deb/clk
    SLICE_X41Y22         FDRE                                         r  top_i/dht11_sa_top/U0/u0/deb/r_reg/C
                         clock pessimism             -0.500     1.509    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.107     1.616    top_i/dht11_sa_top/U0/u0/deb/r_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.491    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X36Y24         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.632 f  top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg[5]/Q
                         net (fo=10, routed)          0.087     1.719    top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg__0[5]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.764 r  top_i/dht11_sa_top/U0/u0/u0/dp/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    top_i/dht11_sa_top/U0/u0/u0/dp/p_0_in__0[2]
    SLICE_X37Y24         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.845     2.004    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X37Y24         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg[2]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.092     1.596    top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.160%)  route 0.115ns (44.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.590     1.502    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X36Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[0]/Q
                         net (fo=2, routed)           0.115     1.757    top_i/dht11_sa_top/U0/u0/u0/dp/Q[0]
    SLICE_X39Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.859     2.018    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X39Y39         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[1]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.066     1.584    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.591     1.503    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X37Y40         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[13]/Q
                         net (fo=2, routed)           0.112     1.756    top_i/dht11_sa_top/U0/u0/u0/dp/Q[13]
    SLICE_X38Y41         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.860     2.019    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y41         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[14]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.063     1.582    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.593     1.505    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X43Y41         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[23]/Q
                         net (fo=2, routed)           0.122     1.768    top_i/dht11_sa_top/U0/u0/u0/dp/Q[23]
    SLICE_X43Y40         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.862     2.021    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X43Y40         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[24]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.070     1.591    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.590     1.502    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X39Y38         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[33]/Q
                         net (fo=2, routed)           0.122     1.765    top_i/dht11_sa_top/U0/u0/u0/dp/Q[33]
    SLICE_X39Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.857     2.016    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X39Y37         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[34]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.070     1.586    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/deb/cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/deb/lp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.584     1.496    top_i/dht11_sa_top/U0/u0/deb/clk
    SLICE_X40Y22         FDRE                                         r  top_i/dht11_sa_top/U0/u0/deb/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  top_i/dht11_sa_top/U0/u0/deb/cnt1_reg[0]/Q
                         net (fo=6, routed)           0.098     1.735    top_i/dht11_sa_top/U0/u0/deb/cnt1_reg__0[0]
    SLICE_X41Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.780 r  top_i/dht11_sa_top/U0/u0/deb/lp_i_1/O
                         net (fo=1, routed)           0.000     1.780    top_i/dht11_sa_top/U0/u0/deb/lp_i_1_n_0
    SLICE_X41Y22         FDRE                                         r  top_i/dht11_sa_top/U0/u0/deb/lp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.850     2.009    top_i/dht11_sa_top/U0/u0/deb/clk
    SLICE_X41Y22         FDRE                                         r  top_i/dht11_sa_top/U0/u0/deb/lp_reg/C
                         clock pessimism             -0.500     1.509    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.091     1.600    top_i/dht11_sa_top/U0/u0/deb/lp_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.862%)  route 0.126ns (47.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.593     1.505    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y41         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[22]/Q
                         net (fo=2, routed)           0.126     1.771    top_i/dht11_sa_top/U0/u0/u0/dp/Q[22]
    SLICE_X41Y41         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.862     2.021    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y41         FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[23]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.070     1.588    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y22    top_i/dht11_sa_top/U0/u0/deb/lp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y22    top_i/dht11_sa_top/U0/u0/deb/r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y19    top_i/dht11_sa_top/U0/u0/deb/sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y19    top_i/dht11_sa_top/U0/u0/deb/sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y37    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y37    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y38    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y38    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y31    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y22    top_i/dht11_sa_top/U0/u0/deb/lp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y22    top_i/dht11_sa_top/U0/u0/deb/r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y19    top_i/dht11_sa_top/U0/u0/deb/sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y19    top_i/dht11_sa_top/U0/u0/deb/sync_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y32    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y32    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y32    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y32    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y19    top_i/dht11_sa_top/U0/u0/deb/sync_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y19    top_i/dht11_sa_top/U0/u0/deb/sync_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y31    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y38    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[31]/C



