Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec 23 10:34:53 2025
| Host         : Rickarya running 64-bit major release  (build 9200)
| Command      : report_utilization -file bitserial_nn_utilization_placed.rpt -pb bitserial_nn_utilization_placed.pb
| Design       : bitserial_nn
| Device       : xcau25p-sfvb784-1LV-i
| Speed File   : -1LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                | 4523 |     0 |          0 |    141000 |  3.21 |
|   LUT as Logic          | 4523 |     0 |          0 |    141000 |  3.21 |
|   LUT as Memory         |    0 |     0 |          0 |     99840 |  0.00 |
| CLB Registers           | 5044 |     0 |          0 |    282000 |  1.79 |
|   Register as Flip Flop | 5044 |     0 |          0 |    282000 |  1.79 |
|   Register as Latch     |    0 |     0 |          0 |    282000 |  0.00 |
| CARRY8                  |   42 |     0 |          0 |     27120 |  0.15 |
| F7 Muxes                |  600 |     0 |          0 |    108480 |  0.55 |
| F8 Muxes                |  292 |     0 |          0 |     54240 |  0.54 |
| F9 Muxes                |    0 |     0 |          0 |     27120 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 5043  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1111 |     0 |          0 |     27120 |  4.10 |
|   CLBL                                     |  651 |     0 |            |           |       |
|   CLBM                                     |  460 |     0 |            |           |       |
| LUT as Logic                               | 4523 |     0 |          0 |    141000 |  3.21 |
|   using O5 output only                     |   24 |       |            |           |       |
|   using O6 output only                     | 4273 |       |            |           |       |
|   using O5 and O6                          |  226 |       |            |           |       |
| LUT as Memory                              |    0 |     0 |          0 |     99840 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 5044 |     0 |          0 |    282000 |  1.79 |
|   Register driven from within the CLB      | 2289 |       |            |           |       |
|   Register driven from outside the CLB     | 2755 |       |            |           |       |
|     LUT in front of the register is unused | 1791 |       |            |           |       |
|     LUT in front of the register is used   |  964 |       |            |           |       |
| Unique Control Sets                        |  165 |       |          0 |     54240 |  0.30 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    4 |     0 |          0 |       300 |  1.33 |
|   RAMB36/FIFO*    |    4 |     0 |          0 |       300 |  1.33 |
|     RAMB36E2 only |    4 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       600 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1200 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   91 |     0 |          0 |       304 | 29.93 |
|   HPIOB_M        |   44 |     0 |          0 |        96 | 45.83 |
|     INPUT        |   23 |       |            |           |       |
|     OUTPUT       |   21 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HPIOB_S        |   43 |     0 |          0 |        96 | 44.79 |
|     INPUT        |   23 |       |            |           |       |
|     OUTPUT       |   20 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
|   HDIOB_M        |    0 |     0 |          0 |        48 |  0.00 |
|   HDIOB_S        |    0 |     0 |          0 |        48 |  0.00 |
|   HPIOB_SNGL     |    4 |     0 |          0 |        16 | 25.00 |
|     INPUT        |    4 |       |            |           |       |
|     OUTPUT       |    0 |       |            |           |       |
|     BIDIR        |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |       112 |  0.89 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |        96 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTYE4_CHANNEL   |    0 |     0 |          0 |        12 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5043 |            Register |
| LUT6     | 3970 |                 CLB |
| MUXF7    |  600 |                 CLB |
| LUT5     |  398 |                 CLB |
| MUXF8    |  292 |                 CLB |
| LUT2     |  232 |                 CLB |
| LUT4     |   81 |                 CLB |
| LUT3     |   66 |                 CLB |
| INBUF    |   50 |                 I/O |
| IBUFCTRL |   50 |              Others |
| CARRY8   |   42 |                 CLB |
| OBUF     |   41 |                 I/O |
| RAMB36E2 |    4 |            BLOCKRAM |
| LUT1     |    2 |                 CLB |
| FDSE     |    1 |            Register |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


