

================================================================
== Vivado HLS Report for 'warpTransform'
================================================================
* Date:           Fri Jul 31 10:42:30 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        warpPerpective
* Solution:       FullHD_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.913|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |  120|  2162197|  119|  2162196| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+-----+---------+-----+---------+---------+
        |                          |                       |    Latency    |    Interval   | Pipeline|
        |         Instance         |         Module        | min |   max   | min |   max   |   Type  |
        +--------------------------+-----------------------+-----+---------+-----+---------+---------+
        |warpTransform_Block_U0    |warpTransform_Block_s  |  118|  2162195|  118|  2162195|   none  |
        |warpTransform_Loop_1_U0   |warpTransform_Loop_1   |    4|  2073603|    4|  2073603|   none  |
        |warpTransform_Loop_4_U0   |warpTransform_Loop_4   |    4|  2073603|    4|  2073603|   none  |
        |warpTransform_Block_1_U0  |warpTransform_Block_1  |    0|        0|    0|        0|   none  |
        +--------------------------+-----------------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     50|
|FIFO             |        0|      -|      40|    184|
|Instance         |      116|     55|   12833|  21713|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|      10|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      116|     55|   12883|  22010|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       41|     25|      12|     41|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+-------+-------+
    |         Instance         |         Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +--------------------------+-----------------------+---------+-------+-------+-------+
    |warpTransform_Block_1_U0  |warpTransform_Block_1  |        0|      0|      3|    110|
    |warpTransform_Block_U0    |warpTransform_Block_s  |      116|     53|  12670|  21284|
    |warpTransform_Loop_1_U0   |warpTransform_Loop_1   |        0|      1|     80|    164|
    |warpTransform_Loop_4_U0   |warpTransform_Loop_4   |        0|      1|     80|    155|
    +--------------------------+-----------------------+---------+-------+-------+-------+
    |Total                     |                       |      116|     55|  12833|  21713|
    +--------------------------+-----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+---+----+------+-----+---------+
    |            Name           | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +---------------------------+---------+---+----+------+-----+---------+
    |in_stream_V_V_U            |        0|  5|  20|     2|    8|       16|
    |out_stream_V_V_U           |        0|  5|  20|     2|    8|       16|
    |p_dst_mat_cols_c_i_U       |        0|  5|  24|     4|   12|       48|
    |p_dst_mat_rows_c_i_U       |        0|  5|  24|     4|   12|       48|
    |p_src_mat_cols_load33_1_U  |        0|  5|  24|     2|   12|       24|
    |p_src_mat_cols_load33_U    |        0|  5|  24|     2|   12|       24|
    |p_src_mat_rows_c_i_U       |        0|  5|  24|     2|   12|       24|
    |p_src_mat_rows_load_U      |        0|  5|  24|     2|   12|       24|
    +---------------------------+---------+---+----+------+-----+---------+
    |Total                      |        0| 40| 184|    20|   88|      224|
    +---------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |warpTransform_Block_1_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |warpTransform_Block_U0_ap_ready_count      |     +    |      0|  0|  10|           2|           1|
    |warpTransform_Loop_1_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |ap_idle                                    |    and   |      0|  0|   2|           1|           1|
    |ap_sync_continue                           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                               |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                              |    and   |      0|  0|   2|           1|           1|
    |warpTransform_Block_1_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |warpTransform_Block_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |warpTransform_Loop_1_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_warpTransform_Block_1_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_warpTransform_Block_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_warpTransform_Loop_1_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                      |          |      0|  0|  50|          16|          13|
    +-------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_warpTransform_Block_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_warpTransform_Block_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_warpTransform_Loop_1_U0_ap_ready   |   9|          2|    1|          2|
    |real_start                                     |   9|          2|    1|          2|
    |warpTransform_Block_1_U0_ap_ready_count        |   9|          2|    2|          4|
    |warpTransform_Block_U0_ap_ready_count          |   9|          2|    2|          4|
    |warpTransform_Loop_1_U0_ap_ready_count         |   9|          2|    2|          4|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  63|         14|   10|         20|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_warpTransform_Block_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_warpTransform_Block_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_warpTransform_Loop_1_U0_ap_ready   |  1|   0|    1|          0|
    |start_once_reg                                 |  1|   0|    1|          0|
    |warpTransform_Block_1_U0_ap_ready_count        |  2|   0|    2|          0|
    |warpTransform_Block_U0_ap_ready_count          |  2|   0|    2|          0|
    |warpTransform_Loop_1_U0_ap_ready_count         |  2|   0|    2|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          | 10|   0|   10|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_start                   |  in |    1| ap_ctrl_hs |    warpTransform   | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |    warpTransform   | return value |
|start_out                  | out |    1| ap_ctrl_hs |    warpTransform   | return value |
|start_write                | out |    1| ap_ctrl_hs |    warpTransform   | return value |
|ap_clk                     |  in |    1| ap_ctrl_hs |    warpTransform   | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    warpTransform   | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    warpTransform   | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    warpTransform   | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    warpTransform   | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |    warpTransform   | return value |
|p_src_mat_rows_dout        |  in |   12|   ap_fifo  |   p_src_mat_rows   |    pointer   |
|p_src_mat_rows_empty_n     |  in |    1|   ap_fifo  |   p_src_mat_rows   |    pointer   |
|p_src_mat_rows_read        | out |    1|   ap_fifo  |   p_src_mat_rows   |    pointer   |
|p_src_mat_cols_dout        |  in |   12|   ap_fifo  |   p_src_mat_cols   |    pointer   |
|p_src_mat_cols_empty_n     |  in |    1|   ap_fifo  |   p_src_mat_cols   |    pointer   |
|p_src_mat_cols_read        | out |    1|   ap_fifo  |   p_src_mat_cols   |    pointer   |
|p_src_mat_data_V_dout      |  in |    8|   ap_fifo  |  p_src_mat_data_V  |    pointer   |
|p_src_mat_data_V_empty_n   |  in |    1|   ap_fifo  |  p_src_mat_data_V  |    pointer   |
|p_src_mat_data_V_read      | out |    1|   ap_fifo  |  p_src_mat_data_V  |    pointer   |
|p_dst_mat_rows_dout        |  in |   12|   ap_fifo  |   p_dst_mat_rows   |    pointer   |
|p_dst_mat_rows_empty_n     |  in |    1|   ap_fifo  |   p_dst_mat_rows   |    pointer   |
|p_dst_mat_rows_read        | out |    1|   ap_fifo  |   p_dst_mat_rows   |    pointer   |
|p_dst_mat_cols_dout        |  in |   12|   ap_fifo  |   p_dst_mat_cols   |    pointer   |
|p_dst_mat_cols_empty_n     |  in |    1|   ap_fifo  |   p_dst_mat_cols   |    pointer   |
|p_dst_mat_cols_read        | out |    1|   ap_fifo  |   p_dst_mat_cols   |    pointer   |
|p_dst_mat_data_V_din       | out |    8|   ap_fifo  |  p_dst_mat_data_V  |    pointer   |
|p_dst_mat_data_V_full_n    |  in |    1|   ap_fifo  |  p_dst_mat_data_V  |    pointer   |
|p_dst_mat_data_V_write     | out |    1|   ap_fifo  |  p_dst_mat_data_V  |    pointer   |
|P_matrix_address0          | out |    4|  ap_memory |      P_matrix      |     array    |
|P_matrix_ce0               | out |    1|  ap_memory |      P_matrix      |     array    |
|P_matrix_d0                | out |   32|  ap_memory |      P_matrix      |     array    |
|P_matrix_q0                |  in |   32|  ap_memory |      P_matrix      |     array    |
|P_matrix_we0               | out |    1|  ap_memory |      P_matrix      |     array    |
|P_matrix_address1          | out |    4|  ap_memory |      P_matrix      |     array    |
|P_matrix_ce1               | out |    1|  ap_memory |      P_matrix      |     array    |
|P_matrix_d1                | out |   32|  ap_memory |      P_matrix      |     array    |
|P_matrix_q1                |  in |   32|  ap_memory |      P_matrix      |     array    |
|P_matrix_we1               | out |    1|  ap_memory |      P_matrix      |     array    |
|p_dst_mat_rows_out_din     | out |   12|   ap_fifo  | p_dst_mat_rows_out |    pointer   |
|p_dst_mat_rows_out_full_n  |  in |    1|   ap_fifo  | p_dst_mat_rows_out |    pointer   |
|p_dst_mat_rows_out_write   | out |    1|   ap_fifo  | p_dst_mat_rows_out |    pointer   |
|p_dst_mat_cols_out_din     | out |   12|   ap_fifo  | p_dst_mat_cols_out |    pointer   |
|p_dst_mat_cols_out_full_n  |  in |    1|   ap_fifo  | p_dst_mat_cols_out |    pointer   |
|p_dst_mat_cols_out_write   | out |    1|   ap_fifo  | p_dst_mat_cols_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

