---
id: IEEE1076.3-1997
title:
- content: IEEE Standard VHDL Synthesis Packages
  format: text/plain
  type: main
link:
- content: https://ieeexplore.ieee.org/document/592543
  type: src
type: standard
docid:
- id: IEEE 1076.3-1997
  type: IEEE
  primary: true
- id: IEEE 1076.3â„¢-1997
  type: IEEE
  scope: trademark
  primary: true
- id: 978-0-7381-0989-3
  type: ISBN
- id: 10.1109/IEEESTD.1997.82399
  type: DOI
docnumber: IEEE 1076.3-1997
date:
- type: created
  value: '1997'
- type: published
  value: '2014-10-17'
- type: issued
  value: '1997-03-20'
contributor:
- organization:
    name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
    contact:
    - address:
        city: New York
        country: USA
  role:
  - publisher
revdate: '2014-10-17'
language:
- en
script:
- Latn
abstract:
- content: The current interpretation of common logic values and the association of
    numeric values to specific VHDL array types is described. This standard provides
    semantic for the VHDL synthesis domain, and enables formal verification and simulation
    acceleration in the VHDL based design. The standard interpretations are provided
    for values of standard logic types defined by IEEE Std 1164-1993, and of the BIT
    and BOOLEAN types defined in IEEE Std 1076-1993. The numeric types SIGNED and
    UNSIGNED and their associated operators define integer and natural number arithmetic
    for arrays of common logic values. Twos complement and binary encoding techniques
    are used. The numeric semantic is conveyed by two VHDL packages. This standard
    also contains any allowable modifications.
  language:
  - en
  script:
  - Latn
  format: text/plain
docstatus:
  stage:
    value: Superseded
copyright:
- owner:
  - name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
  from: '1997'
fetched: '2022-08-28'
keyword:
- content: Hardware design languages
- content: interpretations
- content: metalogical values
- content: numeric VHDL vector types
- content: signed
- content: synthesis
- content: unsigned
editorialgroup:
  committee:
  - Design Automation of the IEEE Computer Society
ics:
- code: '35.060'
  text: Languages used in information technology
