$comment
	File created using the following command:
		vcd file Lab3.msim.vcd -direction
$end
$date
	Tue Apr 20 18:23:54 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Seg7Dec_Beha_vlg_vec_tst $end
$var reg 2 ! C [1:0] $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) LEDR [1] $end
$var wire 1 * LEDR [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 2 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 3 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 4 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 5 LEDR[0]~output_o $end
$var wire 1 6 LEDR[1]~output_o $end
$var wire 1 7 HEX0[0]~output_o $end
$var wire 1 8 HEX0[1]~output_o $end
$var wire 1 9 HEX0[2]~output_o $end
$var wire 1 : HEX0[3]~output_o $end
$var wire 1 ; HEX0[4]~output_o $end
$var wire 1 < HEX0[5]~output_o $end
$var wire 1 = HEX0[6]~output_o $end
$var wire 1 > C[0]~input_o $end
$var wire 1 ? C[1]~input_o $end
$var wire 1 @ Decoder0~0_combout $end
$var wire 1 A Decoder0~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1(
0'
0&
0%
0$
1#
0"
0*
0)
0+
1,
x-
1.
1/
10
01
z2
z3
z4
05
06
17
08
09
0:
0;
1<
0=
0>
0?
0@
0A
$end
#250000
b1 !
1>
0<
07
15
1*
0(
0#
1@
18
19
1&
1'
#500000
b11 !
b10 !
1?
0>
1<
17
05
16
1=
1"
1)
0*
1(
1#
1A
0@
08
09
1:
1;
1$
1%
0&
0'
#750000
b11 !
1>
0<
07
15
1*
0(
0#
0A
0:
0;
0$
0%
#1000000
