
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207773    0.000489    1.114069 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008264    0.085655    0.136728    1.250798 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085655    0.000253    1.251051 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004381    0.082451    0.115435    1.366485 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.082451    0.000316    1.366801 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003995    0.053363    0.077388    1.444189 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053364    0.000160    1.444348 v _273_/A (sg13g2_nor2_1)
     1    0.003849    0.057533    0.069519    1.513867 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.057534    0.000153    1.514020 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004080    0.055718    0.065695    1.579715 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.055719    0.000298    1.580013 v output15/A (sg13g2_buf_2)
     1    0.052678    0.089428    0.145858    1.725871 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089470    0.001810    1.727681 v sine_out[1] (out)
                                              1.727681   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.727681   data arrival time
---------------------------------------------------------------------------------------------
                                              2.072319   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207773    0.000489    1.114069 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008264    0.085655    0.136728    1.250798 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.085655    0.000266    1.251064 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003404    0.078291    0.101259    1.352323 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.078291    0.000129    1.352452 ^ _239_/B (sg13g2_and3_1)
     1    0.003343    0.033568    0.130497    1.482950 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033568    0.000134    1.483084 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005933    0.077136    0.075168    1.558252 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.077138    0.000765    1.559017 v output4/A (sg13g2_buf_2)
     1    0.054206    0.092465    0.156223    1.715240 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.092806    0.004307    1.719547 v sine_out[0] (out)
                                              1.719547   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.719547   data arrival time
---------------------------------------------------------------------------------------------
                                              2.080453   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207780    0.001145    1.114725 ^ _185_/B (sg13g2_nor2_2)
     5    0.017408    0.073104    0.101932    1.216657 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.073106    0.000432    1.217089 v _189_/A2 (sg13g2_o21ai_1)
     1    0.005053    0.090641    0.108288    1.325377 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.090641    0.000363    1.325740 ^ output29/A (sg13g2_buf_2)
     1    0.053363    0.115071    0.169669    1.495409 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.115164    0.002022    1.497431 ^ sine_out[32] (out)
                                              1.497431   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.497431   data arrival time
---------------------------------------------------------------------------------------------
                                              2.302568   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207780    0.001145    1.114725 ^ _185_/B (sg13g2_nor2_2)
     5    0.017408    0.073104    0.101932    1.216657 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.073106    0.000438    1.217095 v _186_/A2 (sg13g2_a21oi_1)
     1    0.005957    0.079089    0.104368    1.321463 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.079089    0.000439    1.321902 ^ output27/A (sg13g2_buf_2)
     1    0.054035    0.116916    0.163440    1.485343 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.117149    0.004265    1.489608 ^ sine_out[30] (out)
                                              1.489608   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.489608   data arrival time
---------------------------------------------------------------------------------------------
                                              2.310392   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207780    0.001127    1.114707 ^ _147_/B (sg13g2_nand2_1)
     2    0.010586    0.091862    0.132553    1.247260 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.091926    0.001446    1.248706 v _275_/B (sg13g2_nor2_1)
     1    0.004378    0.066205    0.078629    1.327334 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.066205    0.000172    1.327507 ^ output30/A (sg13g2_buf_2)
     1    0.052778    0.113832    0.156903    1.484410 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.113915    0.001840    1.486250 ^ sine_out[3] (out)
                                              1.486250   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.486250   data arrival time
---------------------------------------------------------------------------------------------
                                              2.313750   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207780    0.001127    1.114707 ^ _147_/B (sg13g2_nand2_1)
     2    0.010586    0.091862    0.132553    1.247260 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.091926    0.001447    1.248707 v _149_/B (sg13g2_nand2_1)
     1    0.007179    0.053881    0.072528    1.321235 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.053922    0.000886    1.322121 ^ output10/A (sg13g2_buf_2)
     1    0.052119    0.112485    0.150050    1.472171 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112558    0.001636    1.473807 ^ sine_out[15] (out)
                                              1.473807   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.473807   data arrival time
---------------------------------------------------------------------------------------------
                                              2.326193   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207780    0.001145    1.114725 ^ _185_/B (sg13g2_nor2_2)
     5    0.017408    0.073104    0.101932    1.216657 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.073106    0.000427    1.217084 v _278_/B (sg13g2_nor2_1)
     1    0.006872    0.080602    0.088245    1.305329 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.080633    0.000472    1.305800 ^ output33/A (sg13g2_buf_2)
     1    0.052785    0.114414    0.162687    1.468487 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.114610    0.003867    1.472354 ^ sine_out[6] (out)
                                              1.472354   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.472354   data arrival time
---------------------------------------------------------------------------------------------
                                              2.327646   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027834    0.002213    0.922535 v _141_/A (sg13g2_or2_1)
     3    0.011821    0.052603    0.127168    1.049702 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.052603    0.000313    1.050015 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008656    0.119739    0.125964    1.175979 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.119740    0.000541    1.176520 ^ _174_/B (sg13g2_nand2_1)
     1    0.004565    0.047836    0.081422    1.257942 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.047839    0.000342    1.258284 v _175_/B (sg13g2_nand2_1)
     1    0.004900    0.037831    0.048291    1.306575 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037831    0.000326    1.306901 ^ output22/A (sg13g2_buf_2)
     1    0.052850    0.114547    0.141545    1.448446 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114747    0.003917    1.452363 ^ sine_out[26] (out)
                                              1.452363   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.452363   data arrival time
---------------------------------------------------------------------------------------------
                                              2.347637   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027650    0.001751    0.826356 ^ fanout73/A (sg13g2_buf_8)
     8    0.034591    0.029796    0.072540    0.898896 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030107    0.002344    0.901240 ^ _137_/B (sg13g2_nand3_1)
     5    0.019581    0.179486    0.169837    1.071077 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179492    0.000920    1.071997 v _138_/B (sg13g2_nor2_1)
     2    0.009181    0.114075    0.132163    1.204160 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.114076    0.000293    1.204453 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003853    0.052173    0.090247    1.294700 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.052174    0.000270    1.294971 v output8/A (sg13g2_buf_2)
     1    0.052111    0.088552    0.143635    1.438606 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088587    0.001634    1.440240 v sine_out[13] (out)
                                              1.440240   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.440240   data arrival time
---------------------------------------------------------------------------------------------
                                              2.359760   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105113    0.001315    1.028542 ^ _152_/B (sg13g2_nor2_2)
     4    0.016479    0.050698    0.073753    1.102296 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.050719    0.000958    1.103254 v _155_/B1 (sg13g2_a221oi_1)
     1    0.005186    0.131943    0.144080    1.247334 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.131943    0.000377    1.247711 ^ output12/A (sg13g2_buf_2)
     1    0.052533    0.113850    0.183371    1.431082 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.113880    0.001763    1.432844 ^ sine_out[17] (out)
                                              1.432844   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.432844   data arrival time
---------------------------------------------------------------------------------------------
                                              2.367155   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027862    0.002349    0.922671 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018277    0.207771    0.190910    1.113581 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.207780    0.001108    1.114689 ^ _171_/A (sg13g2_nand2_1)
     1    0.004282    0.066694    0.090607    1.205296 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.066694    0.000172    1.205468 v _172_/B (sg13g2_nand2_1)
     1    0.005311    0.042902    0.056608    1.262075 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.042903    0.000362    1.262437 ^ output21/A (sg13g2_buf_2)
     1    0.052782    0.114424    0.143972    1.406410 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.114622    0.003892    1.410302 ^ sine_out[25] (out)
                                              1.410302   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.410302   data arrival time
---------------------------------------------------------------------------------------------
                                              2.389698   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105103    0.001017    1.028244 ^ _144_/A (sg13g2_nand2_1)
     2    0.008331    0.070567    0.091840    1.120084 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070568    0.000434    1.120518 v _212_/B (sg13g2_nor2_1)
     2    0.010554    0.108142    0.110406    1.230924 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.108143    0.000301    1.231225 ^ output26/A (sg13g2_buf_2)
     1    0.052268    0.113056    0.175143    1.406368 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.113082    0.001681    1.408048 ^ sine_out[2] (out)
                                              1.408048   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.408048   data arrival time
---------------------------------------------------------------------------------------------
                                              2.391952   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027650    0.001751    0.826356 ^ fanout73/A (sg13g2_buf_8)
     8    0.034591    0.029796    0.072540    0.898896 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030107    0.002344    0.901240 ^ _137_/B (sg13g2_nand3_1)
     5    0.019581    0.179486    0.169837    1.071077 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179492    0.000920    1.071997 v _138_/B (sg13g2_nor2_1)
     2    0.009181    0.114075    0.132163    1.204160 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.114077    0.000415    1.204575 ^ _279_/B (sg13g2_nor2_1)
     1    0.004474    0.038161    0.058289    1.262864 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.038163    0.000479    1.263342 v output34/A (sg13g2_buf_2)
     1    0.053477    0.091136    0.136697    1.400039 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.091412    0.004112    1.404152 v sine_out[7] (out)
                                              1.404152   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.404152   data arrival time
---------------------------------------------------------------------------------------------
                                              2.395848   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027650    0.001751    0.826356 ^ fanout73/A (sg13g2_buf_8)
     8    0.034591    0.029796    0.072540    0.898896 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030107    0.002344    0.901240 ^ _137_/B (sg13g2_nand3_1)
     5    0.019581    0.179486    0.169837    1.071077 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179494    0.000993    1.072070 v _156_/B (sg13g2_nand2b_1)
     2    0.009291    0.078483    0.104870    1.176939 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.078487    0.000654    1.177593 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.003651    0.047043    0.077736    1.255330 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.047043    0.000261    1.255591 v output13/A (sg13g2_buf_2)
     1    0.052131    0.088547    0.141181    1.396772 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088582    0.001640    1.398412 v sine_out[18] (out)
                                              1.398412   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.398412   data arrival time
---------------------------------------------------------------------------------------------
                                              2.401588   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027650    0.001751    0.826356 ^ fanout73/A (sg13g2_buf_8)
     8    0.034591    0.029796    0.072540    0.898896 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030107    0.002344    0.901240 ^ _137_/B (sg13g2_nand3_1)
     5    0.019581    0.179486    0.169837    1.071077 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179494    0.000993    1.072070 v _156_/B (sg13g2_nand2b_1)
     2    0.009291    0.078483    0.104870    1.176939 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.078487    0.000660    1.177599 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004426    0.045659    0.072876    1.250475 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.045659    0.000317    1.250792 v output23/A (sg13g2_buf_2)
     1    0.052927    0.090359    0.139765    1.390556 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090618    0.003965    1.394521 v sine_out[27] (out)
                                              1.394521   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.394521   data arrival time
---------------------------------------------------------------------------------------------
                                              2.405479   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027850    0.002293    0.922615 v _158_/B (sg13g2_nor2_1)
     3    0.014889    0.137164    0.120586    1.043201 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.137170    0.000780    1.043982 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.004391    0.061144    0.099032    1.143014 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.061144    0.000321    1.143335 v _160_/B (sg13g2_nor2_1)
     1    0.006434    0.075426    0.081547    1.224882 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.075454    0.000420    1.225302 ^ output14/A (sg13g2_buf_2)
     1    0.052118    0.112557    0.160682    1.385984 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112630    0.001636    1.387620 ^ sine_out[19] (out)
                                              1.387620   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.387620   data arrival time
---------------------------------------------------------------------------------------------
                                              2.412380   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027643    0.001688    0.826294 ^ _132_/A (sg13g2_nand2_2)
     4    0.017314    0.062349    0.066484    0.892778 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062357    0.000555    0.893334 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019811    0.223840    0.209828    1.103162 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.223851    0.001314    1.104476 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004363    0.078667    0.115484    1.219960 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.078667    0.000293    1.220253 v output25/A (sg13g2_buf_2)
     1    0.053155    0.090889    0.155977    1.376230 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.091188    0.003978    1.380208 v sine_out[29] (out)
                                              1.380208   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.380208   data arrival time
---------------------------------------------------------------------------------------------
                                              2.419791   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027643    0.001688    0.826294 ^ _132_/A (sg13g2_nand2_2)
     4    0.017314    0.062349    0.066484    0.892778 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062357    0.000555    0.893334 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019811    0.223840    0.209828    1.103162 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.223850    0.001284    1.104445 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003999    0.067172    0.116589    1.221035 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.067175    0.000294    1.221329 v output17/A (sg13g2_buf_2)
     1    0.052098    0.088638    0.150854    1.372183 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088672    0.001630    1.373814 v sine_out[21] (out)
                                              1.373814   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.373814   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426186   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027643    0.001688    0.826294 ^ _132_/A (sg13g2_nand2_2)
     4    0.017314    0.062349    0.066484    0.892778 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062357    0.000555    0.893334 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019811    0.223840    0.209828    1.103162 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.223842    0.000629    1.103791 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003387    0.064255    0.113210    1.217000 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.064255    0.000130    1.217130 v output5/A (sg13g2_buf_2)
     1    0.052199    0.088769    0.149540    1.366670 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088804    0.001661    1.368331 v sine_out[10] (out)
                                              1.368331   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.368331   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431669   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027650    0.001751    0.826356 ^ fanout73/A (sg13g2_buf_8)
     8    0.034591    0.029796    0.072540    0.898896 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030107    0.002344    0.901240 ^ _137_/B (sg13g2_nand3_1)
     5    0.019581    0.179486    0.169837    1.071077 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.179493    0.000983    1.072060 v _166_/A (sg13g2_nor2_1)
     1    0.003672    0.065676    0.097337    1.169396 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.065676    0.000147    1.169543 ^ _167_/B (sg13g2_nor2_1)
     1    0.005693    0.036168    0.048588    1.218131 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.036169    0.000432    1.218563 v output19/A (sg13g2_buf_2)
     1    0.052784    0.090071    0.135091    1.353654 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.090322    0.003894    1.357548 v sine_out[23] (out)
                                              1.357548   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.357548   data arrival time
---------------------------------------------------------------------------------------------
                                              2.442452   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105113    0.001315    1.028542 ^ _152_/B (sg13g2_nor2_2)
     4    0.016479    0.050698    0.073753    1.102296 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.050701    0.000440    1.102735 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003985    0.069670    0.084262    1.186997 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.069670    0.000288    1.187285 ^ output6/A (sg13g2_buf_2)
     1    0.052813    0.114435    0.157260    1.344545 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.114634    0.003910    1.348455 ^ sine_out[11] (out)
                                              1.348455   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.348455   data arrival time
---------------------------------------------------------------------------------------------
                                              2.451545   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105113    0.001315    1.028542 ^ _152_/B (sg13g2_nor2_2)
     4    0.016479    0.050698    0.073753    1.102296 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.050719    0.000948    1.103243 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003403    0.056644    0.080842    1.184086 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.056644    0.000134    1.184220 ^ output18/A (sg13g2_buf_2)
     1    0.052152    0.112560    0.151435    1.335654 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.112633    0.001646    1.337300 ^ sine_out[22] (out)
                                              1.337300   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.337300   data arrival time
---------------------------------------------------------------------------------------------
                                              2.462700   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105113    0.001315    1.028542 ^ _152_/B (sg13g2_nor2_2)
     4    0.016479    0.050698    0.073753    1.102296 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.050712    0.000794    1.103089 v _277_/B (sg13g2_nor2_1)
     1    0.005705    0.068254    0.073609    1.176698 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.068255    0.000396    1.177095 ^ output32/A (sg13g2_buf_2)
     1    0.052608    0.114018    0.156354    1.333448 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.114209    0.003815    1.337263 ^ sine_out[5] (out)
                                              1.337263   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.337263   data arrival time
---------------------------------------------------------------------------------------------
                                              2.462737   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002286    0.021764    0.162406    0.285920 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021764    0.000085    0.286005 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009673    0.058468    0.376641    0.662646 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.058468    0.000417    0.663062 ^ fanout75/A (sg13g2_buf_8)
     5    0.033140    0.030622    0.087290    0.750352 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030739    0.002026    0.752378 ^ fanout74/A (sg13g2_buf_8)
     5    0.029012    0.027582    0.072228    0.824606 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027643    0.001688    0.826294 ^ _132_/A (sg13g2_nand2_2)
     4    0.017314    0.062349    0.066484    0.892778 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.062357    0.000555    0.893334 v _163_/A2 (sg13g2_o21ai_1)
     4    0.019811    0.223840    0.209828    1.103162 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.223847    0.001076    1.104237 ^ _276_/B (sg13g2_nor2_1)
     1    0.005518    0.057791    0.081502    1.185739 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.057801    0.000387    1.186126 v output31/A (sg13g2_buf_2)
     1    0.053008    0.090519    0.145772    1.331898 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.090814    0.003936    1.335834 v sine_out[4] (out)
                                              1.335834   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.335834   data arrival time
---------------------------------------------------------------------------------------------
                                              2.464166   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105103    0.001017    1.028244 ^ _144_/A (sg13g2_nand2_1)
     2    0.008331    0.070567    0.091840    1.120084 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070567    0.000268    1.120352 v _145_/B (sg13g2_nand2_1)
     1    0.005157    0.043939    0.057524    1.177876 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043940    0.000384    1.178261 ^ output9/A (sg13g2_buf_2)
     1    0.052983    0.114832    0.144761    1.323022 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.115033    0.003934    1.326955 ^ sine_out[14] (out)
                                              1.326955   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.326955   data arrival time
---------------------------------------------------------------------------------------------
                                              2.473044   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105092    0.000514    1.027741 ^ _169_/A (sg13g2_nand2_1)
     1    0.004871    0.053332    0.074127    1.101869 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.053333    0.000349    1.102218 v _170_/B (sg13g2_nand2_1)
     1    0.005095    0.039586    0.050936    1.153154 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.039587    0.000340    1.153495 ^ output20/A (sg13g2_buf_2)
     1    0.052274    0.112745    0.143156    1.296651 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.112820    0.001684    1.298335 ^ sine_out[24] (out)
                                              1.298335   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.298335   data arrival time
---------------------------------------------------------------------------------------------
                                              2.501665   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028100    0.001107    0.763748 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003908    0.059339    0.075483    0.839231 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.059340    0.000156    0.839387 ^ _179_/B (sg13g2_nand2_1)
     2    0.008887    0.068134    0.082609    0.921996 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.068143    0.000630    0.922625 v _281_/B (sg13g2_nor2_1)
     1    0.006996    0.080802    0.087165    1.009790 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.080819    0.000906    1.010696 ^ output35/A (sg13g2_buf_2)
     1    0.052290    0.112915    0.163539    1.174235 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.112991    0.001688    1.175923 ^ sine_out[8] (out)
                                              1.175923   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.175923   data arrival time
---------------------------------------------------------------------------------------------
                                              2.624077   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028100    0.001107    0.763748 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003908    0.059339    0.075483    0.839231 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.059340    0.000156    0.839387 ^ _179_/B (sg13g2_nand2_1)
     2    0.008887    0.068134    0.082609    0.921996 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.068143    0.000620    0.922616 v _180_/B (sg13g2_nand2_1)
     1    0.004334    0.039840    0.053938    0.976554 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.039840    0.000173    0.976727 ^ output24/A (sg13g2_buf_2)
     1    0.052697    0.113623    0.143786    1.120513 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.113665    0.001815    1.122328 ^ sine_out[28] (out)
                                              1.122328   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.122328   data arrival time
---------------------------------------------------------------------------------------------
                                              2.677672   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    0.122546 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.014052    0.065625    0.196024    0.318570 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.065629    0.000591    0.319161 ^ fanout58/A (sg13g2_buf_2)
     7    0.027204    0.065576    0.118516    0.437677 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.065602    0.001244    0.438921 ^ fanout57/A (sg13g2_buf_1)
     4    0.024553    0.106068    0.138032    0.576953 ^ fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.106133    0.001425    0.578378 ^ _181_/B (sg13g2_and2_1)
     4    0.016465    0.078230    0.151950    0.730328 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.078240    0.000896    0.731223 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004844    0.051170    0.065044    0.796267 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.051172    0.000341    0.796608 v output28/A (sg13g2_buf_2)
     1    0.053250    0.090253    0.144183    0.940792 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.090305    0.001988    0.942779 v sine_out[31] (out)
                                              0.942779   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.942779   data arrival time
---------------------------------------------------------------------------------------------
                                              2.857221   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013451    0.049581    0.186444    0.308988 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.049587    0.000565    0.309553 v fanout61/A (sg13g2_buf_2)
     5    0.027930    0.055603    0.110378    0.419931 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.055812    0.002644    0.422575 v fanout60/A (sg13g2_buf_8)
     8    0.031315    0.027747    0.091096    0.513672 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027772    0.001445    0.515117 v _131_/A (sg13g2_or2_1)
     6    0.025148    0.090047    0.164234    0.679351 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.090066    0.001286    0.680637 v _280_/B1 (sg13g2_a21oi_1)
     1    0.003402    0.065567    0.084277    0.764914 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.065567    0.000133    0.765047 ^ output36/A (sg13g2_buf_2)
     1    0.052781    0.114358    0.155206    0.920253 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.114556    0.003892    0.924144 ^ sine_out[9] (out)
                                              0.924144   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.924144   data arrival time
---------------------------------------------------------------------------------------------
                                              2.875856   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022801    0.000675    0.122721 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003378    0.020702    0.162093    0.284814 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.020702    0.000131    0.284945 v fanout70/A (sg13g2_buf_2)
     5    0.027223    0.053891    0.095861    0.380806 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.054068    0.002388    0.383194 v fanout69/A (sg13g2_buf_8)
     8    0.035331    0.028981    0.091367    0.474562 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.029196    0.002267    0.476829 v _125_/A (sg13g2_inv_2)
     3    0.020072    0.048092    0.048763    0.525592 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048105    0.000666    0.526258 ^ _161_/A (sg13g2_nand2_1)
     3    0.013950    0.092133    0.096731    0.622988 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.092169    0.000828    0.623816 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004505    0.068066    0.102749    0.726565 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.068066    0.000318    0.726883 ^ output16/A (sg13g2_buf_2)
     1    0.052964    0.114732    0.156651    0.883534 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.114936    0.003957    0.887491 ^ sine_out[20] (out)
                                              0.887491   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.887491   data arrival time
---------------------------------------------------------------------------------------------
                                              2.912509   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000498    0.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013451    0.049581    0.186444    0.308988 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.049587    0.000565    0.309553 v fanout61/A (sg13g2_buf_2)
     5    0.027930    0.055603    0.110378    0.419931 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.055812    0.002644    0.422575 v fanout60/A (sg13g2_buf_8)
     8    0.031315    0.027747    0.091096    0.513672 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027765    0.001241    0.514912 v _130_/A (sg13g2_nor2_1)
     2    0.011025    0.106499    0.103236    0.618148 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.106508    0.000820    0.618968 ^ _284_/A (sg13g2_and2_1)
     1    0.004452    0.033828    0.111863    0.730831 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.033835    0.000326    0.731157 ^ output7/A (sg13g2_buf_2)
     1    0.052152    0.112522    0.140171    0.871328 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112558    0.001646    0.872974 ^ sine_out[12] (out)
                                              0.872974   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.872974   data arrival time
---------------------------------------------------------------------------------------------
                                              2.927026   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    0.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    0.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000479    0.122525 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008905    0.036151    0.175463    0.297988 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036152    0.000251    0.298239 v fanout68/A (sg13g2_buf_2)
     6    0.027826    0.055340    0.103560    0.401799 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.055565    0.002742    0.404541 v _142_/A (sg13g2_or2_1)
     7    0.030894    0.107181    0.188192    0.592733 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.107191    0.001089    0.593822 v _148_/A2 (sg13g2_a21oi_1)
     1    0.005473    0.076628    0.112888    0.706710 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.076629    0.000391    0.707101 ^ output11/A (sg13g2_buf_2)
     1    0.052085    0.112494    0.161221    0.868322 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112567    0.001627    0.869949 ^ sine_out[16] (out)
                                              0.869949   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.869949   data arrival time
---------------------------------------------------------------------------------------------
                                              2.930051   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105103    0.001017    1.028244 ^ _144_/A (sg13g2_nand2_1)
     2    0.008331    0.070567    0.091840    1.120084 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070568    0.000434    1.120518 v _212_/B (sg13g2_nor2_1)
     2    0.010554    0.108142    0.110406    1.230924 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.108149    0.000740    1.231664 ^ _213_/C (sg13g2_nand3_1)
     2    0.010798    0.112643    0.147456    1.379119 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.112643    0.000407    1.379526 v _214_/B (sg13g2_xnor2_1)
     1    0.003348    0.042565    0.118070    1.497596 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.042565    0.000204    1.497799 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001990    0.034177    0.375629    1.873429 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.034177    0.000075    1.873503 v _300_/D (sg13g2_dfrbpq_1)
                                              1.873503   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    5.057328 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065250    5.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023512    0.001092    5.123671 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923670   clock uncertainty
                                  0.000000    4.923670   clock reconvergence pessimism
                                 -0.116835    4.806835   library setup time
                                              4.806835   data required time
---------------------------------------------------------------------------------------------
                                              4.806835   data required time
                                             -1.873503   data arrival time
---------------------------------------------------------------------------------------------
                                              2.933332   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023512    0.001092    0.123670 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.007943    0.042239    0.178739    0.302409 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.042242    0.000380    0.302790 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.005118    0.041498    0.371574    0.674364 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.041498    0.000377    0.674741 ^ output2/A (sg13g2_buf_2)
     1    0.051429    0.111542    0.142372    0.817113 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.111621    0.002441    0.819554 ^ sign (out)
                                              0.819554   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.819554   data arrival time
---------------------------------------------------------------------------------------------
                                              2.980446   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.005435    0.026234    0.167367    0.290451 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026234    0.000355    0.290806 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009525    0.055745    0.392655    0.683461 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055745    0.000413    0.683874 v fanout54/A (sg13g2_buf_8)
     8    0.038363    0.030010    0.093342    0.777216 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030220    0.001998    0.779215 v _191_/B (sg13g2_xnor2_1)
     2    0.011048    0.081602    0.117576    0.896791 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081605    0.000344    0.897135 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011436    0.147590    0.157703    1.054838 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147598    0.000829    1.055666 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011081    0.099281    0.134411    1.190077 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099282    0.000498    1.190575 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011259    0.145743    0.169373    1.359949 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.145748    0.000664    1.360612 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010278    0.089079    0.130381    1.490994 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.089122    0.000715    1.491709 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007140    0.110298    0.129777    1.621486 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.110299    0.000307    1.621793 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002514    0.062028    0.112320    1.734113 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.062028    0.000093    1.734205 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.734205   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    5.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    5.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022800    0.000500    5.122547 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.922546   clock uncertainty
                                  0.000000    4.922546   clock reconvergence pessimism
                                 -0.125975    4.796571   library setup time
                                              4.796571   data required time
---------------------------------------------------------------------------------------------
                                              4.796571   data required time
                                             -1.734205   data arrival time
---------------------------------------------------------------------------------------------
                                              3.062366   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.005435    0.026234    0.167367    0.290451 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026234    0.000355    0.290806 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009525    0.055745    0.392655    0.683461 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055745    0.000413    0.683874 v fanout54/A (sg13g2_buf_8)
     8    0.038363    0.030010    0.093342    0.777216 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030220    0.001998    0.779215 v _191_/B (sg13g2_xnor2_1)
     2    0.011048    0.081602    0.117576    0.896791 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081605    0.000344    0.897135 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011436    0.147590    0.157703    1.054838 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147598    0.000829    1.055666 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011081    0.099281    0.134411    1.190077 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099282    0.000498    1.190575 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011259    0.145743    0.169373    1.359949 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.145748    0.000664    1.360612 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010278    0.089079    0.130381    1.490994 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.089123    0.000754    1.491747 v _208_/B (sg13g2_xor2_1)
     1    0.002528    0.052974    0.113415    1.605162 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.052974    0.000093    1.605255 v _298_/D (sg13g2_dfrbpq_1)
                                              1.605255   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    5.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    5.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000497    5.122544 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.922544   clock uncertainty
                                  0.000000    4.922544   clock reconvergence pessimism
                                 -0.123789    4.798755   library setup time
                                              4.798755   data required time
---------------------------------------------------------------------------------------------
                                              4.798755   data required time
                                             -1.605255   data arrival time
---------------------------------------------------------------------------------------------
                                              3.193500   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.005435    0.026234    0.167367    0.290451 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026234    0.000355    0.290806 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009525    0.055745    0.392655    0.683461 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055745    0.000413    0.683874 v fanout54/A (sg13g2_buf_8)
     8    0.038363    0.030010    0.093342    0.777216 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030220    0.001998    0.779215 v _191_/B (sg13g2_xnor2_1)
     2    0.011048    0.081602    0.117576    0.896791 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081605    0.000344    0.897135 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011436    0.147590    0.157703    1.054838 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147598    0.000829    1.055666 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011081    0.099281    0.134411    1.190077 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099282    0.000498    1.190575 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011259    0.145743    0.169373    1.359949 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.145749    0.000740    1.360689 ^ _204_/B (sg13g2_xor2_1)
     1    0.002686    0.056917    0.129516    1.490205 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.056917    0.000098    1.490303 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.490303   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    5.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    5.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022799    0.000479    5.122525 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.922525   clock uncertainty
                                  0.000000    4.922525   clock reconvergence pessimism
                                 -0.124315    4.798211   library setup time
                                              4.798211   data required time
---------------------------------------------------------------------------------------------
                                              4.798211   data required time
                                             -1.490303   data arrival time
---------------------------------------------------------------------------------------------
                                              3.307907   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023512    0.001092    0.123670 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.007914    0.033230    0.173395    0.297065 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.033236    0.000442    0.297508 v _127_/A (sg13g2_inv_1)
     1    0.007063    0.038031    0.042499    0.340007 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.038045    0.000579    0.340586 ^ output3/A (sg13g2_buf_2)
     1    0.052048    0.112796    0.141387    0.481973 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.112887    0.002637    0.484610 ^ signB (out)
                                              0.484610   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.484610   data arrival time
---------------------------------------------------------------------------------------------
                                              3.315390   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    0.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002323    0.018018    0.159872    0.283386 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018018    0.000086    0.283472 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009387    0.055298    0.387634    0.671106 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.055298    0.000404    0.671510 v fanout75/A (sg13g2_buf_8)
     5    0.032401    0.028085    0.091131    0.762641 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028174    0.001980    0.764621 v fanout74/A (sg13g2_buf_8)
     5    0.028084    0.025790    0.076703    0.841324 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025831    0.001698    0.843022 v fanout73/A (sg13g2_buf_8)
     8    0.033976    0.027618    0.077300    0.920322 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027973    0.002839    0.923161 v _140_/A (sg13g2_nor2_2)
     5    0.021708    0.105089    0.104066    1.027227 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.105103    0.001017    1.028244 ^ _144_/A (sg13g2_nand2_1)
     2    0.008331    0.070567    0.091840    1.120084 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070568    0.000434    1.120518 v _212_/B (sg13g2_nor2_1)
     2    0.010554    0.108142    0.110406    1.230924 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.108149    0.000740    1.231664 ^ _213_/C (sg13g2_nand3_1)
     2    0.010798    0.112643    0.147456    1.379119 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.112643    0.000302    1.379422 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003192    0.069293    0.062553    1.441974 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.069293    0.000127    1.442101 ^ _219_/A (sg13g2_inv_1)
     1    0.002366    0.023497    0.036931    1.479033 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023497    0.000167    1.479200 v _301_/D (sg13g2_dfrbpq_1)
                                              1.479200   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    5.057328 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065250    5.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    5.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923084   clock uncertainty
                                  0.000000    4.923084   clock reconvergence pessimism
                                 -0.112991    4.810092   library setup time
                                              4.810092   data required time
---------------------------------------------------------------------------------------------
                                              4.810092   data required time
                                             -1.479200   data arrival time
---------------------------------------------------------------------------------------------
                                              3.330893   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.005435    0.026234    0.167367    0.290451 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026234    0.000355    0.290806 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009525    0.055745    0.392655    0.683461 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055745    0.000413    0.683874 v fanout54/A (sg13g2_buf_8)
     8    0.038363    0.030010    0.093342    0.777216 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030220    0.001998    0.779215 v _191_/B (sg13g2_xnor2_1)
     2    0.011048    0.081602    0.117576    0.896791 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081605    0.000344    0.897135 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011436    0.147590    0.157703    1.054838 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147598    0.000829    1.055666 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011081    0.099281    0.134411    1.190077 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099281    0.000382    1.190459 v _200_/A (sg13g2_xor2_1)
     1    0.002568    0.053602    0.121623    1.312082 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.053602    0.000090    1.312173 v _296_/D (sg13g2_dfrbpq_1)
                                              1.312173   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022682    0.001289    5.057294 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018979    0.022798    0.064753    5.122046 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022801    0.000675    5.122721 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.922721   clock uncertainty
                                  0.000000    4.922721   clock reconvergence pessimism
                                 -0.124015    4.798707   library setup time
                                              4.798707   data required time
---------------------------------------------------------------------------------------------
                                              4.798707   data required time
                                             -1.312173   data arrival time
---------------------------------------------------------------------------------------------
                                              3.486534   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.005435    0.026234    0.167367    0.290451 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026234    0.000355    0.290806 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009525    0.055745    0.392655    0.683461 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055745    0.000413    0.683874 v fanout54/A (sg13g2_buf_8)
     8    0.038363    0.030010    0.093342    0.777216 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030220    0.001998    0.779215 v _191_/B (sg13g2_xnor2_1)
     2    0.011048    0.081602    0.117576    0.896791 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.081605    0.000344    0.897135 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011436    0.147590    0.157703    1.054838 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147598    0.000871    1.055709 ^ _196_/A (sg13g2_xor2_1)
     1    0.004548    0.073895    0.146039    1.201747 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.073895    0.000312    1.202059 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.202059   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    5.057328 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065250    5.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023513    0.001123    5.123701 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923701   clock uncertainty
                                  0.000000    4.923701   clock reconvergence pessimism
                                 -0.129723    4.793978   library setup time
                                              4.793978   data required time
---------------------------------------------------------------------------------------------
                                              4.793978   data required time
                                             -1.202059   data arrival time
---------------------------------------------------------------------------------------------
                                              3.591919   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023498    0.000506    0.123084 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.005435    0.026234    0.167367    0.290451 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026234    0.000355    0.290806 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009525    0.055745    0.392655    0.683461 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.055745    0.000413    0.683874 v fanout54/A (sg13g2_buf_8)
     8    0.038363    0.030010    0.093342    0.777216 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030220    0.001998    0.779215 v _191_/B (sg13g2_xnor2_1)
     2    0.011465    0.120820    0.113807    0.893022 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.120825    0.000605    0.893627 ^ _192_/B (sg13g2_xnor2_1)
     1    0.002577    0.068144    0.111819    1.005445 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.068144    0.000165    1.005611 ^ _294_/D (sg13g2_dfrbpq_1)
                                              1.005611   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    5.057328 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065250    5.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000936    5.123514 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923514   clock uncertainty
                                  0.000000    4.923514   clock reconvergence pessimism
                                 -0.127857    4.795658   library setup time
                                              4.795658   data required time
---------------------------------------------------------------------------------------------
                                              4.795658   data required time
                                             -1.005611   data arrival time
---------------------------------------------------------------------------------------------
                                              3.790047   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015202    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    0.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055112    0.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    0.057327 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065251    0.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000962    0.123541 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001861    0.016797    0.158745    0.282286 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.016797    0.000072    0.282358 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009840    0.056762    0.388517    0.670875 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056762    0.000437    0.671311 v fanout77/A (sg13g2_buf_8)
     7    0.043403    0.031606    0.095128    0.766439 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.032189    0.002535    0.768974 v _128_/A (sg13g2_inv_2)
     5    0.024398    0.057186    0.056117    0.825091 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.057197    0.000658    0.825749 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.825749   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015202    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001786    0.000893    5.000893 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020904    0.022659    0.055111    5.056005 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022683    0.001323    5.057328 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020537    0.023497    0.065250    5.122578 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023508    0.000963    5.123541 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.923541   clock uncertainty
                                  0.000000    4.923541   clock reconvergence pessimism
                                 -0.124301    4.799240   library setup time
                                              4.799240   data required time
---------------------------------------------------------------------------------------------
                                              4.799240   data required time
                                             -0.825749   data arrival time
---------------------------------------------------------------------------------------------
                                              3.973491   slack (MET)



