<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright (c) 2001-2013 Xilinx Inc, All rights reserved -->

<Project Version="7" Minor="0" Path="C:/xup/stereoscopic_depth/stereoscopic_depth.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="89a0655254384977898c709a9a1cd8f7"/>
    <Option Name="Part" Val="xc7a100tcsg324-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val="digilentinc.com:nexys4_ddr:part0:1.1"/>
    <Option Name="BoardPartRepoPaths" Val="$PPRDIR/../board_repository"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../vdma_test/vdma_test.srcs/sources_1/bd/design_1/design_1.bd"/>
          <Attr Name="ImportTime" Val="1426568094"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../vdma_test/vdma_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"/>
          <Attr Name="ImportTime" Val="1426558298"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../vdma_test/vdma_test.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj"/>
          <Attr Name="ImportTime" Val="1426558256"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_ov7670_axi_stream_capture_0_0/design_1_ov7670_axi_stream_capture_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ov7670_test/ov7670_test.srcs/sources_1/bd/design_1/ip/design_1_ov7670_axi_stream_capture_0_0/design_1_ov7670_axi_stream_capture_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1426621598"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_I2C_AV_Config_0_0/design_1_I2C_AV_Config_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../vdma_2_test/vdma_2_test.srcs/sources_1/bd/design_1/ip/design_1_I2C_AV_Config_0_0/design_1_I2C_AV_Config_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1428200942"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_I2C_AV_Config_0_1/design_1_I2C_AV_Config_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../vdma_2_test/vdma_2_test.srcs/sources_1/bd/design_1/ip/design_1_I2C_AV_Config_0_1/design_1_I2C_AV_Config_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1428200943"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/ip/design_1_comperator_axi_ip_0_0/design_1_comperator_axi_ip_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../vdma_2_test/vdma_2_test.srcs/sources_1/bd/design_1/ip/design_1_comperator_axi_ip_0_0/design_1_comperator_axi_ip_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1428394142"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_1_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="IPRepoPath" Val="$PPRDIR/../ov7670_ip"/>
        <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo"/>
        <Option Name="IPRepoPath" Val="$PPRDIR/../i2c_controller_ip"/>
        <Option Name="IPRepoPath" Val="$PPRDIR/../vga_ip"/>
        <Option Name="IPRepoPath" Val="$PPRDIR/../comparator_ip"/>
        <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/comperator_axi_ip_1.0"/>
        <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/comperator_axi_ip_1.0"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/constraints.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../vdma_test/vdma_test.srcs/constrs_1/new/constraints.xdc"/>
          <Attr Name="ImportTime" Val="1425203332"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/constraints.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/tb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../vdma_test/vdma_test.srcs/sim_1/new/tb.v"/>
          <Attr Name="ImportTime" Val="1425200728"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
</Project>
