


ARM Macro Assembler    Page 1 


    1 00000000         ;
    2 00000000         ; Copyright (c) 2013-2019 Huawei Technologies Co., Ltd. 
                       All rights reserved.
    3 00000000         ; Copyright (c) 2020-2021 Huawei Device Co., Ltd. All ri
                       ghts reserved.
    4 00000000         ;
    5 00000000         ; Redistribution and use in source and binary forms, wit
                       h or without modification,
    6 00000000         ; are permitted provided that the following conditions a
                       re met:
    7 00000000         ;
    8 00000000         ; 1. Redistributions of source code must retain the abov
                       e copyright notice, this list of
    9 00000000         ;    conditions and the following disclaimer.
   10 00000000         ;
   11 00000000         ; 2. Redistributions in binary form must reproduce the a
                       bove copyright notice, this list
   12 00000000         ;    of conditions and the following disclaimer in the d
                       ocumentation and/or other materials
   13 00000000         ;    provided with the distribution.
   14 00000000         ;
   15 00000000         ; 3. Neither the name of the copyright holder nor the na
                       mes of its contributors may be used
   16 00000000         ;    to endorse or promote products derived from this so
                       ftware without specific prior written
   17 00000000         ;    permission.
   18 00000000         ;
   19 00000000         ; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
                        CONTRIBUTORS
   20 00000000         ; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDI
                       NG, BUT NOT LIMITED TO,
   21 00000000         ; THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS 
                       FOR A PARTICULAR
   22 00000000         ; PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGH
                       T HOLDER OR
   23 00000000         ; CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCID
                       ENTAL, SPECIAL,
   24 00000000         ; EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NO
                       T LIMITED TO,
   25 00000000         ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF U
                       SE, DATA, OR PROFITS;
   26 00000000         ; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY TH
                       EORY OF LIABILITY,
   27 00000000         ; WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUD
                       ING NEGLIGENCE OR
   28 00000000         ; OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS S
                       OFTWARE, EVEN IF
   29 00000000         ; ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   30 00000000         ;
   31 00000000         
   32 00000000                 PRESERVE8
   33 00000000         
   34 00000000                 EXPORT           HalIntLock
   35 00000000                 EXPORT           HalIntUnLock
   36 00000000                 EXPORT           HalIntRestore
   37 00000000                 EXPORT           HalStartToRun
   38 00000000                 EXPORT           HalTaskSchedule
   39 00000000                 EXPORT           HalPendSV
   40 00000000                 IMPORT           OsSchedTaskSwitch



ARM Macro Assembler    Page 2 


   41 00000000                 IMPORT           g_losTask
   42 00000000         
   43 00000000 E000ED04 
                       OS_NVIC_INT_CTRL
                               EQU              0xE000ED04
   44 00000000 E000ED20 
                       OS_NVIC_SYSPRI2
                               EQU              0xE000ED20
   45 00000000 F0F00000 
                       OS_NVIC_PENDSV_PRI
                               EQU              0xF0F00000
   46 00000000 10000000 
                       OS_NVIC_PENDSVSET
                               EQU              0x10000000
   47 00000000 00000010 
                       OS_TASK_STATUS_RUNNING
                               EQU              0x0010
   48 00000000         
   49 00000000                 AREA             |.text|, CODE, READONLY
   50 00000000                 THUMB
   51 00000000                 REQUIRE8
   52 00000000         
   53 00000000         HalStartToRun
   54 00000000 4C24            LDR              R4, =OS_NVIC_SYSPRI2
   55 00000002 4D25            LDR              R5, =OS_NVIC_PENDSV_PRI
   56 00000004 6025            STR              R5, [R4]
   57 00000006         
   58 00000006 F04F 0002       MOV              R0, #2
   59 0000000A F380 8814       MSR              CONTROL, R0
   60 0000000E         
   61 0000000E 4923            LDR              R1, =g_losTask
   62 00000010 6848            LDR              R0, [R1, #4]
   63 00000012 F8D0 C000       LDR              R12, [R0]
   64 00000016         ;ADD     R12, R12, #100
   65 00000016 F10C 0C24       ADD              R12, R12, #36
   66 0000001A         
   67 0000001A E8BC 00FF       LDMFD            R12!, {R0-R7}
   68 0000001E         ;ADD     R12, R12, #72
   69 0000001E F38C 8809       MSR              PSP, R12
   70 00000022         ;VPUSH   S0;
   71 00000022         ;VPOP    S0;
   72 00000022         
   73 00000022 46AE            MOV              LR, R5
   74 00000024         ;MSR     xPSR, R7
   75 00000024         
   76 00000024 B662            CPSIE            I
   77 00000026 4730            BX               R6
   78 00000028         
   79 00000028         
   80 00000028         HalIntLock
   81 00000028 F3EF 8010       MRS              R0, PRIMASK
   82 0000002C B672            CPSID            I
   83 0000002E 4770            BX               LR
   84 00000030         
   85 00000030         HalIntUnLock
   86 00000030 F3EF 8010       MRS              R0, PRIMASK
   87 00000034 B662            CPSIE            I
   88 00000036 4770            BX               LR
   89 00000038         



ARM Macro Assembler    Page 3 


   90 00000038         HalIntRestore
   91 00000038 F380 8810       MSR              PRIMASK, R0
   92 0000003C 4770            BX               LR
   93 0000003E         
   94 0000003E         HalTaskSchedule
   95 0000003E 4818            LDR              R0, =OS_NVIC_INT_CTRL
   96 00000040 F04F 5180       LDR              R1, =OS_NVIC_PENDSVSET
   97 00000044 6001            STR              R1, [R0]
   98 00000046 F3BF 8F4F       DSB
   99 0000004A F3BF 8F6F       ISB
  100 0000004E 4770            BX               LR
  101 00000050         
  102 00000050         HalPendSV
  103 00000050 F3EF 8C10       MRS              R12, PRIMASK
  104 00000054 B672            CPSID            I
  105 00000056         
  106 00000056         HalTaskSwitch
  107 00000056 E92D 5000       PUSH             {R12, LR}
  108 0000005A F7FF FFFE       BL               OsSchedTaskSwitch
  109 0000005E E8BD 5000       POP              {R12, LR}
  110 00000062 2800            CMP              R0, #0
  111 00000064 4670            MOV              R0, LR
  112 00000066 D102            BNE              TaskContextSwitch
  113 00000068 F38C 8810       MSR              PRIMASK, R12
  114 0000006C 4770            BX               LR
  115 0000006E         
  116 0000006E         TaskContextSwitch
  117 0000006E 4686            MOV              LR, R0
  118 00000070 F3EF 8009       MRS              R0, PSP
  119 00000074         
  120 00000074 E920 1FF0       STMFD            R0!, {R4-R12}
  121 00000078         ;VSTMDB  R0!, {D8-D15}
  122 00000078         
  123 00000078 4D08            LDR              R5, =g_losTask
  124 0000007A 682E            LDR              R6, [R5]
  125 0000007C 6030            STR              R0, [R6]
  126 0000007E         
  127 0000007E 6868            LDR              R0, [R5, #4]
  128 00000080 6028            STR              R0, [R5]
  129 00000082         
  130 00000082 6801            LDR              R1,   [R0]
  131 00000084         ;VLDMIA  R1!, {D8-D15}
  132 00000084 E8B1 1FF0       LDMFD            R1!, {R4-R12}
  133 00000088 F381 8809       MSR              PSP,  R1
  134 0000008C         
  135 0000008C F38C 8810       MSR              PRIMASK, R12
  136 00000090 4770            BX               LR
  137 00000092         
  138 00000092                 END
              00 00 E000ED20 
              F0F00000 
              00000000 
              E000ED04 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=liteos\los_dispatch.d -oliteos\los_dispatch.o -I.\RTE\_liteos -IC:
\Users\Administrator\AppData\Local\Arm\Packs\ARM\CMSIS\5.9.0\CMSIS\Core\Include
 -IC:\Users\Administrator\AppData\Local\Arm\Packs\Keil\STM32F1xx_DFP\2.4.1\Devi
ce\Include --predefine="__MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 
538" --predefine="_RTE_ SETA 1" --predefine="STM32F10X_HD SETA 1" --predefine="



ARM Macro Assembler    Page 4 


_RTE_ SETA 1" --list=los_dispatch.lst ..\Core\LiteOS\kernel\arch\arm\cortex-m3\
keil\los_dispatch.S



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 49 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      None
Comment: .text unused
HalIntLock 00000028

Symbol: HalIntLock
   Definitions
      At line 80 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      At line 34 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
Comment: HalIntLock used once
HalIntRestore 00000038

Symbol: HalIntRestore
   Definitions
      At line 90 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      At line 36 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
Comment: HalIntRestore used once
HalIntUnLock 00000030

Symbol: HalIntUnLock
   Definitions
      At line 85 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      At line 35 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
Comment: HalIntUnLock used once
HalPendSV 00000050

Symbol: HalPendSV
   Definitions
      At line 102 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_dis
patch.S
   Uses
      At line 39 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
Comment: HalPendSV used once
HalStartToRun 00000000

Symbol: HalStartToRun
   Definitions
      At line 53 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      At line 37 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
Comment: HalStartToRun used once



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

HalTaskSchedule 0000003E

Symbol: HalTaskSchedule
   Definitions
      At line 94 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      At line 38 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
Comment: HalTaskSchedule used once
HalTaskSwitch 00000056

Symbol: HalTaskSwitch
   Definitions
      At line 106 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_dis
patch.S
   Uses
      None
Comment: HalTaskSwitch unused
TaskContextSwitch 0000006E

Symbol: TaskContextSwitch
   Definitions
      At line 116 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_dis
patch.S
   Uses
      At line 112 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_dis
patch.S
Comment: TaskContextSwitch used once
9 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

OS_NVIC_INT_CTRL E000ED04

Symbol: OS_NVIC_INT_CTRL
   Definitions
      At line 43 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      At line 95 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
Comment: OS_NVIC_INT_CTRL used once
OS_NVIC_PENDSVSET 10000000

Symbol: OS_NVIC_PENDSVSET
   Definitions
      At line 46 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      At line 96 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
Comment: OS_NVIC_PENDSVSET used once
OS_NVIC_PENDSV_PRI F0F00000

Symbol: OS_NVIC_PENDSV_PRI
   Definitions
      At line 45 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      At line 55 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
Comment: OS_NVIC_PENDSV_PRI used once
OS_NVIC_SYSPRI2 E000ED20

Symbol: OS_NVIC_SYSPRI2
   Definitions
      At line 44 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      At line 54 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
Comment: OS_NVIC_SYSPRI2 used once
OS_TASK_STATUS_RUNNING 00000010

Symbol: OS_TASK_STATUS_RUNNING
   Definitions
      At line 47 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      None
Comment: OS_TASK_STATUS_RUNNING unused
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OsSchedTaskSwitch 00000000

Symbol: OsSchedTaskSwitch
   Definitions
      At line 40 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      At line 108 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_dis
patch.S
Comment: OsSchedTaskSwitch used once
g_losTask 00000000

Symbol: g_losTask
   Definitions
      At line 41 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
   Uses
      At line 61 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_disp
atch.S
      At line 123 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_dis
patch.S

2 symbols
352 symbols in table
