\hypertarget{scu__18xx__43xx_8h}{}\section{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/scu\+\_\+18xx\+\_\+43xx.h File Reference}
\label{scu__18xx__43xx_8h}\index{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/scu\+\_\+18xx\+\_\+43xx.\+h@{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/scu\+\_\+18xx\+\_\+43xx.\+h}}
This graph shows which files directly or indirectly include this file\+:
% FIG 0
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_p_i_n_m_u_x___g_r_p___t}{P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+T}
\begin{DoxyCompactList}\small\item\em Array of pin definitions passed to \hyperlink{group___s_c_u__18_x_x__43_x_x_ga118ccc4ab5b115c5e8c7ce457eb85536}{Chip\+\_\+\+S\+C\+U\+\_\+\+Set\+Pin\+Muxing()} must be in this format. \end{DoxyCompactList}\item 
struct \hyperlink{struct_l_p_c___s_c_u___t}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}
\begin{DoxyCompactList}\small\item\em System Control Unit register block. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gae75af2f0fdc362837d997ad5613d4a59}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP}~(0x0 $<$$<$ 3)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gac20d21e00fdd121d25725066cd02c41f}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER}~(0x1 $<$$<$ 3)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga9e19fc80ad4c70d25069566be9dccf53}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT}~(0x2 $<$$<$ 3)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gad9c9eb3ee857ec8d0917d257db190e79}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN}~(0x3 $<$$<$ 3)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaae9b7437fda7df4f7e0266d62df1ead1}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+H\+I\+G\+H\+S\+P\+E\+E\+D\+S\+L\+E\+W\+\_\+\+EN}~(0x1 $<$$<$ 5)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga66123729d389bc3191481392d4063290}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+B\+U\+F\+F\+\_\+\+EN}~(0x1 $<$$<$ 6)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga240a8e7d216587a3dcb1989274cb73a8}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+Z\+I\+F\+\_\+\+D\+IS}~(0x1 $<$$<$ 7)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gafc1e75b357677ff26cef511c0db63024}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+4\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}~(0x0 $<$$<$ 8)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gad8cd05fe91f6618f288a6a44a04b0f54}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+8\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}~(0x1 $<$$<$ 8)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gadf7d955c410140acacca5c0223420f59}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+14\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}~(0x2 $<$$<$ 8)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga6d08e27351b19971ac5d8dcd3a73f635}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+20\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}~(0x3 $<$$<$ 8)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaec79b551b98008d8986e719926f254bc}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C0}~0x0
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga60d35d65061196255b1470e3b9610fda}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C1}~0x1
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga6712e3f281a36fca627e7250bb50c0fe}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C2}~0x2
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga8f81cddf83d0f16413003431a5576034}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C3}~0x3
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaf1b58bdd83fd9b8331aaa1d54420a656}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C4}~0x4
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga074766e720367afb95f704af9ba1ea2f}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C5}~0x5
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gad58509d54177d5acbd01b86edb8c0054}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C6}~0x6
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga801a72581d27aa13d27f0d6bee3cd8b2}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C7}~0x7
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga092912eb475816a97971f97890e2d4a4}{S\+C\+U\+\_\+\+P\+I\+N\+I\+O\+\_\+\+F\+A\+ST}~(\hyperlink{group___s_c_u__18_x_x__43_x_x_ga9e19fc80ad4c70d25069566be9dccf53}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT} $\vert$ \hyperlink{group___s_c_u__18_x_x__43_x_x_gaae9b7437fda7df4f7e0266d62df1ead1}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+H\+I\+G\+H\+S\+P\+E\+E\+D\+S\+L\+E\+W\+\_\+\+EN} $\vert$ \hyperlink{group___s_c_u__18_x_x__43_x_x_ga66123729d389bc3191481392d4063290}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+B\+U\+F\+F\+\_\+\+EN} $\vert$ \hyperlink{group___s_c_u__18_x_x__43_x_x_ga240a8e7d216587a3dcb1989274cb73a8}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+Z\+I\+F\+\_\+\+D\+IS})
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga71356d77e0a6639fec743a8e73f24892}{M\+D\+\_\+\+P\+UP}~(0x0 $<$$<$ 3)		/$\ast$$\ast$ Enable pull-\/up resistor at pad $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaf637c444b0cbcd50aeaa4c4e34fbbd91}{M\+D\+\_\+\+B\+UK}~(0x1 $<$$<$ 3)		/$\ast$$\ast$ Enable pull-\/down and pull-\/up resistor at resistor at pad (repeater mode) $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gab1595b71147925d9e1b54402d5dd6f9c}{M\+D\+\_\+\+P\+LN}~(0x2 $<$$<$ 3)		/$\ast$$\ast$ Disable pull-\/down and pull-\/up resistor at resistor at pad $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga27ec0d2ed4901e435240b5e5d68211e7}{M\+D\+\_\+\+P\+DN}~(0x3 $<$$<$ 3)		/$\ast$$\ast$ Enable pull-\/down resistor at pad $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gafdcaedfabd920ede968f31684d1b89bd}{M\+D\+\_\+\+E\+HS}~(0x1 $<$$<$ 5)		/$\ast$$\ast$ Enable fast slew rate $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga7513946a011b52b79d37d4e96ed78936}{M\+D\+\_\+\+E\+ZI}~(0x1 $<$$<$ 6)		/$\ast$$\ast$ Input buffer enable $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga51a31f73d049149233853e096f585aab}{M\+D\+\_\+\+ZI}~(0x1 $<$$<$ 7)		/$\ast$$\ast$ Disable input glitch filter $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga994ff61515268737d1cc7858120425d3}{M\+D\+\_\+\+E\+H\+D0}~(0x1 $<$$<$ 8)		/$\ast$$\ast$ E\+H\+D driver strength low bit $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga9c28b5d75bb9f126c115b319b99fdfe6}{M\+D\+\_\+\+E\+H\+D1}~(0x1 $<$$<$ 8)		/$\ast$$\ast$ E\+H\+D driver strength high bit $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga0073c0520b247fe7d511d9b2b2386a20}{M\+D\+\_\+\+P\+L\+N\+\_\+\+F\+A\+ST}~(\hyperlink{group___s_c_u__18_x_x__43_x_x_gab1595b71147925d9e1b54402d5dd6f9c}{M\+D\+\_\+\+P\+LN} $\vert$ \hyperlink{group___s_c_u__18_x_x__43_x_x_ga7513946a011b52b79d37d4e96ed78936}{M\+D\+\_\+\+E\+ZI} $\vert$ \hyperlink{group___s_c_u__18_x_x__43_x_x_ga51a31f73d049149233853e096f585aab}{M\+D\+\_\+\+ZI} $\vert$ \hyperlink{group___s_c_u__18_x_x__43_x_x_gafdcaedfabd920ede968f31684d1b89bd}{M\+D\+\_\+\+E\+HS})
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga3d2136c7b5dd51b79986b151192bba55}{I2\+C0\+\_\+\+S\+T\+A\+N\+D\+A\+R\+D\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+DE}~(1 $<$$<$ 3 $\vert$ 1 $<$$<$ 11)	/$\ast$$\ast$ Pin configuration for S\+T\+A\+N\+D\+A\+RD/F\+A\+ST mode I2C $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaf916c6ac221dc40adadc9c873c754cfc}{I2\+C0\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+D\+E\+\_\+\+P\+L\+US}~(2 $<$$<$ 1 $\vert$ 1 $<$$<$ 3 $\vert$ 1 $<$$<$ 7 $\vert$ 1 $<$$<$ 10 $\vert$ 1 $<$$<$ 11)	/$\ast$$\ast$ Pin configuration for Fast-\/mode Plus I2C $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaa3ba064ba85ae0da9c55e7cdb8ea09b3}{F\+U\+N\+C0}~0x0				/$\ast$$\ast$ Pin function 0 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga3f9b8eb1b4789fef1da73f4eb041ddfc}{F\+U\+N\+C1}~0x1				/$\ast$$\ast$ Pin function 1 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga0e8023a25dd46655b8eda5b0476ba169}{F\+U\+N\+C2}~0x2				/$\ast$$\ast$ Pin function 2 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gadeea02cdf0e8b64c27b6fad4d2b3b2b5}{F\+U\+N\+C3}~0x3				/$\ast$$\ast$ Pin function 3 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga769e96bef0ce818be7aa2cb0a0a67753}{F\+U\+N\+C4}~0x4				/$\ast$$\ast$ Pin function 4 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaa8d0feff604f4d347ce09d433de1b32d}{F\+U\+N\+C5}~0x5				/$\ast$$\ast$ Pin function 5 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga3070395c343da6e051c4ebbcd3185a87}{F\+U\+N\+C6}~0x6				/$\ast$$\ast$ Pin function 6 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga25318daff6c777173bc54d6eeac7cb83}{F\+U\+N\+C7}~0x7				/$\ast$$\ast$ Pin function 7 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga54a4b9ad44bb7c8198f74fad5fdc4ceb}{P\+O\+R\+T\+\_\+\+O\+F\+F\+S\+ET}~0x80			/$\ast$$\ast$ Port offset definition $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga5f7411607a507d91047cc61c4bd5d815}{P\+I\+N\+\_\+\+O\+F\+F\+S\+ET}~0x04			/$\ast$$\ast$ Pin offset definition $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga339447eec03e1342c675fd3944347e50}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+P\+IN}(\hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gacd777eafbfcbc5701c9728c9261b1bd1}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE},  po,  pi)~($\ast$(volatile int $\ast$) ((\hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gacd777eafbfcbc5701c9728c9261b1bd1}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}) + ((po) $\ast$ 0x80) + ((pi) $\ast$ 0x4))
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga2de55e3e5c3031afc6e123f4c0de21c2}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+C\+LK}(\hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gacd777eafbfcbc5701c9728c9261b1bd1}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE},  c)~($\ast$(volatile int $\ast$) ((\hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gacd777eafbfcbc5701c9728c9261b1bd1}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}) +0x\+C00 + ((c) $\ast$ 0x4)))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_gaf7f798c364e281b3aa3247516e0a913e}{Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux\+Set} (uint8\+\_\+t port, uint8\+\_\+t pin, uint16\+\_\+t modefunc)
\begin{DoxyCompactList}\small\item\em Sets I/O Control pin mux. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_ga6bca03c66ecebe85cbecd51afb3f0009}{Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux} (uint8\+\_\+t port, uint8\+\_\+t pin, uint16\+\_\+t mode, uint8\+\_\+t func)
\begin{DoxyCompactList}\small\item\em Configure pin function. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_ga5ee82d9fd5e174d422df2a2e5baeae88}{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux\+Set} (uint8\+\_\+t clknum, uint16\+\_\+t modefunc)
\begin{DoxyCompactList}\small\item\em Configure clock pin function (pins S\+F\+S\+C\+L\+Kx) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_ga9b46fb9a2976c97279e2db19798f4736}{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux} (uint8\+\_\+t clknum, uint16\+\_\+t mode, uint8\+\_\+t func)
\begin{DoxyCompactList}\small\item\em Configure clock pin function (pins S\+F\+S\+C\+L\+Kx) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_gaa23b6f4d2f313a6c232e2ea3e7cd4786}{Chip\+\_\+\+S\+C\+U\+\_\+\+G\+P\+I\+O\+Int\+Pin\+Sel} (uint8\+\_\+t Port\+Sel, uint8\+\_\+t Port\+Num, uint8\+\_\+t Pin\+Num)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Interrupt Pin Select. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_gad01225996749db1265c496568a29eaf8}{Chip\+\_\+\+S\+C\+U\+\_\+\+I2\+C0\+Pin\+Config} (uint32\+\_\+t I2\+C0\+Mode)
\begin{DoxyCompactList}\small\item\em I2C Pin Configuration. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_ga198684376606623332684569065a6d27}{Chip\+\_\+\+S\+C\+U\+\_\+\+A\+D\+C\+\_\+\+Channel\+\_\+\+Config} (uint32\+\_\+t A\+D\+C\+\_\+\+ID, uint8\+\_\+t channel)
\begin{DoxyCompactList}\small\item\em A\+DC Pin Configuration. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_ga5dd513d87e5d14f80544f59692536a92}{Chip\+\_\+\+S\+C\+U\+\_\+\+D\+A\+C\+\_\+\+Analog\+\_\+\+Config} (void)
\begin{DoxyCompactList}\small\item\em D\+AC Pin Configuration. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_ga118ccc4ab5b115c5e8c7ce457eb85536}{Chip\+\_\+\+S\+C\+U\+\_\+\+Set\+Pin\+Muxing} (const \hyperlink{struct_p_i_n_m_u_x___g_r_p___t}{P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+T} $\ast$pin\+Array, uint32\+\_\+t array\+Length)
\begin{DoxyCompactList}\small\item\em Set all I/O Control pin muxing. \end{DoxyCompactList}\end{DoxyCompactItemize}
