Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\LeonB\Documents\VHDPlus\Projects\SDRAM_Library\Libraries\SDRAM.qsys --synthesis=VHDL --output-directory=C:\Users\LeonB\Documents\VHDPlus\Projects\SDRAM_Library\Libraries\SDRAM\synthesis --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading Libraries/SDRAM.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding pll [altpll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SDRAM.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: SDRAM.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: SDRAM.pll: pll.pll_slave must be connected to an Avalon-MM master
Warning: SDRAM.: You have exported the interface sdram_controller_0.s1 but not its associated clock interface.  Export the driver of sdram_controller_0.clk
Info: SDRAM: Generating SDRAM "SDRAM" for QUARTUS_SYNTH
Info: pll: "SDRAM" instantiated altpll "pll"
Info: sdram_controller_0: Starting RTL generation for module 'SDRAM_sdram_controller_0'
Info: sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SDRAM_sdram_controller_0 --dir=C:/Users/LeonB/AppData/Local/Temp/alt8640_4287701704385579428.dir/0004_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/LeonB/AppData/Local/Temp/alt8640_4287701704385579428.dir/0004_sdram_controller_0_gen//SDRAM_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller_0: Done RTL generation for module 'SDRAM_sdram_controller_0'
Info: sdram_controller_0: "SDRAM" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info: rst_controller: "SDRAM" instantiated altera_reset_controller "rst_controller"
Info: SDRAM: Done "SDRAM" with 4 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
