01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
0B800000|0B800000||fbug  10 <main+0x10>|PASS
0B800000|0B800000||fbug  4 <main+0x4>|PASS
0B800000|0B800000||fbug  8 <main+0x8>|PASS
0B800000|0B800000||fbug  c <main+0xc>|PASS
0B800000|0B800000||fbug  10 <main+0x10>|PASS
0B800000|0B800000||fbug  4 <main+0x4>|PASS
0B800000|0B800000||fbug  8 <main+0x8>|PASS
0B800000|0B800000||fbug  c <main+0xc>|PASS
0B800000|0B800000||fbug  10 <main+0x10>|PASS
0B800000|0B800000||fbug  4 <main+0x4>|PASS
0B800000|0B800000||fbug  8 <main+0x8>|PASS
0B800000|0B800000||fbug  c <main+0xc>|PASS
0B800000|0B800000||fbug  10 <main+0x10>|PASS
0B800000|0B800000||fbug  4 <main+0x4>|PASS
0B800000|0B800000||fbug  8 <main+0x8>|PASS
0B800000|0B800000||fbug  c <main+0xc>|PASS
2B800000|2B800000||fbug,a   14 <main+0x14>|PASS
2B800000|2B800000||fbug,a   18 <main+0x18>|PASS
2B800000|2B800000||fbug,a   1c <main+0x1c>|PASS
2B800000|2B800000||fbug,a   20 <main+0x20>|PASS
2B800000|2B800000||fbug,a   14 <main+0x14>|PASS
2B800000|2B800000||fbug,a   18 <main+0x18>|PASS
2B800000|2B800000||fbug,a   1c <main+0x1c>|PASS
2B800000|2B800000||fbug,a   20 <main+0x20>|PASS
2B800000|2B800000||fbug,a   14 <main+0x14>|PASS
2B800000|2B800000||fbug,a   18 <main+0x18>|PASS
2B800000|2B800000||fbug,a   1c <main+0x1c>|PASS
2B800000|2B800000||fbug,a   20 <main+0x20>|PASS
2B800000|2B800000||fbug,a   14 <main+0x14>|PASS
2B800000|2B800000||fbug,a   18 <main+0x18>|PASS
2B800000|2B800000||fbug,a   1c <main+0x1c>|PASS
2B800000|2B800000||fbug,a   20 <main+0x20>|PASS
