Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Jun 13 03:25:06 2021
| Host         : Home-PC-Linux running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_audio_timing_summary_routed.rpt -pb top_audio_timing_summary_routed.pb -rpx top_audio_timing_summary_routed.rpx -warn_on_violation
| Design       : top_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 146 register/latch pins with no clock driven by root clock pin: IR1_channel/clk_divider_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: channel1/controller/sampleClock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 446 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.502        0.000                      0                 1788        0.092        0.000                      0                 1788        4.500        0.000                       0                   254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.502        0.000                      0                 1788        0.092        0.000                      0                 1788        4.500        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 channel1/memory_buffer/r_fifo_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_0_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 0.952ns (13.515%)  route 6.092ns (86.485%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606     5.208    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X48Y119        FDRE                                         r  channel1/memory_buffer/r_fifo_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  channel1/memory_buffer/r_fifo_count_reg[26]/Q
                         net (fo=4, routed)           0.789     6.453    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_1[26]
    SLICE_X48Y119        LUT4 (Prop_lut4_I1_O)        0.124     6.577 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.145     7.721    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I2_O)        0.124     7.845 r  channel1/memory_buffer/BRAM/r_read_addr[16]_i_4/O
                         net (fo=2, routed)           0.777     8.623    channel1/memory_buffer/BRAM/r_read_addr[16]_i_4_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.747 f  channel1/memory_buffer/BRAM/memory_reg_0_0_i_4/O
                         net (fo=16, routed)          2.448    11.195    channel1/memory_buffer/BRAM/r_fifo_count_reg[16]
    SLICE_X72Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.319 r  channel1/memory_buffer/BRAM/memory_reg_0_6_ENBWREN_cooolgate_en_gate_20_LOPT_REMAP/O
                         net (fo=1, routed)           0.934    12.252    channel1/memory_buffer/BRAM/memory_reg_0_6_ENBWREN_cooolgate_en_sig_11
    RAMB36_X2Y13         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_0_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.631    15.053    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_0_6/CLKBWRCLK
                         clock pessimism              0.180    15.233    
                         clock uncertainty           -0.035    15.198    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.755    channel1/memory_buffer/BRAM/memory_reg_0_6
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 channel1/memory_buffer/r_fifo_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_0_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.952ns (14.373%)  route 5.671ns (85.627%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 14.961 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606     5.208    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X48Y119        FDRE                                         r  channel1/memory_buffer/r_fifo_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  channel1/memory_buffer/r_fifo_count_reg[26]/Q
                         net (fo=4, routed)           0.789     6.453    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_1[26]
    SLICE_X48Y119        LUT4 (Prop_lut4_I1_O)        0.124     6.577 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.711     7.288    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I4_O)        0.124     7.412 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_5/O
                         net (fo=4, routed)           0.750     8.162    channel1/memory_buffer/BRAM/r_fifo_count_reg[29]
    SLICE_X49Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.286 r  channel1/memory_buffer/BRAM/memory_reg_0_0_i_5/O
                         net (fo=48, routed)          1.202     9.488    channel1/memory_buffer/BRAM/r_fifo_count_reg[0]
    SLICE_X65Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.612 r  channel1/memory_buffer/BRAM/memory_reg_0_4_i_1/O
                         net (fo=10, routed)          2.220    11.832    channel1/memory_buffer/BRAM/memory_reg_0_4_i_1_n_0
    RAMB36_X1Y14         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_0_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.539    14.961    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_0_5/CLKARDCLK
                         clock pessimism              0.180    15.141    
                         clock uncertainty           -0.035    15.106    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.574    channel1/memory_buffer/BRAM/memory_reg_0_5
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 channel1/memory_buffer/r_fifo_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_0_10/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 0.952ns (14.012%)  route 5.842ns (85.988%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606     5.208    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X48Y119        FDRE                                         r  channel1/memory_buffer/r_fifo_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  channel1/memory_buffer/r_fifo_count_reg[26]/Q
                         net (fo=4, routed)           0.789     6.453    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_1[26]
    SLICE_X48Y119        LUT4 (Prop_lut4_I1_O)        0.124     6.577 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.145     7.721    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I2_O)        0.124     7.845 r  channel1/memory_buffer/BRAM/r_read_addr[16]_i_4/O
                         net (fo=2, routed)           0.777     8.623    channel1/memory_buffer/BRAM/r_read_addr[16]_i_4_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.747 f  channel1/memory_buffer/BRAM/memory_reg_0_0_i_4/O
                         net (fo=16, routed)          2.444    11.191    channel1/memory_buffer/BRAM/r_fifo_count_reg[16]
    SLICE_X72Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.315 r  channel1/memory_buffer/BRAM/memory_reg_0_10_ENBWREN_cooolgate_en_gate_6_LOPT_REMAP/O
                         net (fo=1, routed)           0.688    12.003    channel1/memory_buffer/BRAM/memory_reg_0_10_ENBWREN_cooolgate_en_sig_4
    RAMB36_X2Y15         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_0_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.623    15.045    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_0_10/CLKBWRCLK
                         clock pessimism              0.180    15.225    
                         clock uncertainty           -0.035    15.190    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.747    channel1/memory_buffer/BRAM/memory_reg_0_10
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 channel1/memory_buffer/r_fifo_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 0.952ns (14.450%)  route 5.636ns (85.550%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606     5.208    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X48Y119        FDRE                                         r  channel1/memory_buffer/r_fifo_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  channel1/memory_buffer/r_fifo_count_reg[26]/Q
                         net (fo=4, routed)           0.789     6.453    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_1[26]
    SLICE_X48Y119        LUT4 (Prop_lut4_I1_O)        0.124     6.577 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.711     7.288    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I4_O)        0.124     7.412 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_5/O
                         net (fo=4, routed)           0.750     8.162    channel1/memory_buffer/BRAM/r_fifo_count_reg[29]
    SLICE_X49Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.286 r  channel1/memory_buffer/BRAM/memory_reg_0_0_i_5/O
                         net (fo=48, routed)          1.202     9.488    channel1/memory_buffer/BRAM/r_fifo_count_reg[0]
    SLICE_X65Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.612 r  channel1/memory_buffer/BRAM/memory_reg_0_4_i_1/O
                         net (fo=10, routed)          2.185    11.797    channel1/memory_buffer/BRAM/memory_reg_0_4_i_1_n_0
    RAMB36_X1Y15         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.542    14.964    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_5/CLKARDCLK
                         clock pessimism              0.180    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.577    channel1/memory_buffer/BRAM/memory_reg_1_5
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 channel1/memory_buffer/r_fifo_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_0_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 0.952ns (14.099%)  route 5.800ns (85.901%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606     5.208    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X48Y119        FDRE                                         r  channel1/memory_buffer/r_fifo_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  channel1/memory_buffer/r_fifo_count_reg[26]/Q
                         net (fo=4, routed)           0.789     6.453    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_1[26]
    SLICE_X48Y119        LUT4 (Prop_lut4_I1_O)        0.124     6.577 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.145     7.721    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I2_O)        0.124     7.845 r  channel1/memory_buffer/BRAM/r_read_addr[16]_i_4/O
                         net (fo=2, routed)           0.777     8.623    channel1/memory_buffer/BRAM/r_read_addr[16]_i_4_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.747 f  channel1/memory_buffer/BRAM/memory_reg_0_0_i_4/O
                         net (fo=16, routed)          2.748    11.494    channel1/memory_buffer/BRAM/r_fifo_count_reg[16]
    SLICE_X80Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.618 r  channel1/memory_buffer/BRAM/memory_reg_0_0_ENBWREN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    11.961    channel1/memory_buffer/BRAM/memory_reg_0_0_ENBWREN_cooolgate_en_sig_2
    RAMB36_X3Y16         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_0_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.636    15.058    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X3Y16         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_0_0/CLKBWRCLK
                         clock pessimism              0.180    15.238    
                         clock uncertainty           -0.035    15.203    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.760    channel1/memory_buffer/BRAM/memory_reg_0_0
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 channel1/memory_buffer/r_fifo_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 0.952ns (14.180%)  route 5.762ns (85.820%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606     5.208    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X48Y119        FDRE                                         r  channel1/memory_buffer/r_fifo_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  channel1/memory_buffer/r_fifo_count_reg[26]/Q
                         net (fo=4, routed)           0.789     6.453    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_1[26]
    SLICE_X48Y119        LUT4 (Prop_lut4_I1_O)        0.124     6.577 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.145     7.721    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I2_O)        0.124     7.845 r  channel1/memory_buffer/BRAM/r_read_addr[16]_i_4/O
                         net (fo=2, routed)           0.777     8.623    channel1/memory_buffer/BRAM/r_read_addr[16]_i_4_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.747 f  channel1/memory_buffer/BRAM/memory_reg_0_0_i_4/O
                         net (fo=16, routed)          1.079     9.826    channel1/memory_buffer/BRAM/r_fifo_count_reg[16]
    SLICE_X65Y112        LUT2 (Prop_lut2_I0_O)        0.124     9.950 r  channel1/memory_buffer/BRAM/memory_reg_0_0_i_2/O
                         net (fo=14, routed)          1.972    11.922    channel1/memory_buffer/BRAM/memory_reg_0_0_i_2_n_0
    RAMB36_X2Y14         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.626    15.048    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_6/CLKBWRCLK
                         clock pessimism              0.180    15.228    
                         clock uncertainty           -0.035    15.193    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.750    channel1/memory_buffer/BRAM/memory_reg_1_6
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 channel1/memory_buffer/r_fifo_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_0_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.952ns (14.491%)  route 5.618ns (85.509%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606     5.208    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X48Y119        FDRE                                         r  channel1/memory_buffer/r_fifo_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  channel1/memory_buffer/r_fifo_count_reg[26]/Q
                         net (fo=4, routed)           0.789     6.453    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_1[26]
    SLICE_X48Y119        LUT4 (Prop_lut4_I1_O)        0.124     6.577 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.145     7.721    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I2_O)        0.124     7.845 r  channel1/memory_buffer/BRAM/r_read_addr[16]_i_4/O
                         net (fo=2, routed)           0.777     8.623    channel1/memory_buffer/BRAM/r_read_addr[16]_i_4_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.747 f  channel1/memory_buffer/BRAM/memory_reg_0_0_i_4/O
                         net (fo=16, routed)          2.038    10.784    channel1/memory_buffer/BRAM/r_fifo_count_reg[16]
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.124    10.908 r  channel1/memory_buffer/BRAM/memory_reg_0_5_ENBWREN_cooolgate_en_gate_18_LOPT_REMAP/O
                         net (fo=1, routed)           0.870    11.778    channel1/memory_buffer/BRAM/memory_reg_0_5_ENBWREN_cooolgate_en_sig_10
    RAMB36_X1Y14         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_0_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.542    14.964    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_0_5/CLKBWRCLK
                         clock pessimism              0.180    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.666    channel1/memory_buffer/BRAM/memory_reg_0_5
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 channel1/memory_buffer/r_fifo_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_10/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.952ns (14.343%)  route 5.686ns (85.657%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606     5.208    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X48Y119        FDRE                                         r  channel1/memory_buffer/r_fifo_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  channel1/memory_buffer/r_fifo_count_reg[26]/Q
                         net (fo=4, routed)           0.789     6.453    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_1[26]
    SLICE_X48Y119        LUT4 (Prop_lut4_I1_O)        0.124     6.577 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.145     7.721    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I2_O)        0.124     7.845 r  channel1/memory_buffer/BRAM/r_read_addr[16]_i_4/O
                         net (fo=2, routed)           0.777     8.623    channel1/memory_buffer/BRAM/r_read_addr[16]_i_4_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.747 f  channel1/memory_buffer/BRAM/memory_reg_0_0_i_4/O
                         net (fo=16, routed)          1.079     9.826    channel1/memory_buffer/BRAM/r_fifo_count_reg[16]
    SLICE_X65Y112        LUT2 (Prop_lut2_I0_O)        0.124     9.950 r  channel1/memory_buffer/BRAM/memory_reg_0_0_i_2/O
                         net (fo=14, routed)          1.896    11.846    channel1/memory_buffer/BRAM/memory_reg_0_0_i_2_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.628    15.050    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_10/CLKBWRCLK
                         clock pessimism              0.180    15.230    
                         clock uncertainty           -0.035    15.195    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.752    channel1/memory_buffer/BRAM/memory_reg_1_10
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 channel1/memory_buffer/r_fifo_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 0.952ns (14.427%)  route 5.647ns (85.573%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 15.063 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606     5.208    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X48Y119        FDRE                                         r  channel1/memory_buffer/r_fifo_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  channel1/memory_buffer/r_fifo_count_reg[26]/Q
                         net (fo=4, routed)           0.789     6.453    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_1[26]
    SLICE_X48Y119        LUT4 (Prop_lut4_I1_O)        0.124     6.577 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.145     7.721    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I2_O)        0.124     7.845 r  channel1/memory_buffer/BRAM/r_read_addr[16]_i_4/O
                         net (fo=2, routed)           0.777     8.623    channel1/memory_buffer/BRAM/r_read_addr[16]_i_4_n_0
    SLICE_X50Y116        LUT6 (Prop_lut6_I1_O)        0.124     8.747 f  channel1/memory_buffer/BRAM/memory_reg_0_0_i_4/O
                         net (fo=16, routed)          1.079     9.826    channel1/memory_buffer/BRAM/r_fifo_count_reg[16]
    SLICE_X65Y112        LUT2 (Prop_lut2_I0_O)        0.124     9.950 r  channel1/memory_buffer/BRAM/memory_reg_0_0_i_2/O
                         net (fo=14, routed)          1.857    11.807    channel1/memory_buffer/BRAM/memory_reg_0_0_i_2_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.641    15.063    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X3Y17         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_0/CLKBWRCLK
                         clock pessimism              0.180    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.765    channel1/memory_buffer/BRAM/memory_reg_1_0
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 channel1/memory_buffer/r_fifo_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_0_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 0.952ns (14.723%)  route 5.514ns (85.277%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606     5.208    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X48Y119        FDRE                                         r  channel1/memory_buffer/r_fifo_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  channel1/memory_buffer/r_fifo_count_reg[26]/Q
                         net (fo=4, routed)           0.789     6.453    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_1[26]
    SLICE_X48Y119        LUT4 (Prop_lut4_I1_O)        0.124     6.577 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.711     7.288    channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_8_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I4_O)        0.124     7.412 r  channel1/memory_buffer/BRAM/pp_select_emptyFifo_inv_OBUF_inst_i_5/O
                         net (fo=4, routed)           0.750     8.162    channel1/memory_buffer/BRAM/r_fifo_count_reg[29]
    SLICE_X49Y115        LUT5 (Prop_lut5_I0_O)        0.124     8.286 r  channel1/memory_buffer/BRAM/memory_reg_0_0_i_5/O
                         net (fo=48, routed)          1.202     9.488    channel1/memory_buffer/BRAM/r_fifo_count_reg[0]
    SLICE_X65Y112        LUT3 (Prop_lut3_I1_O)        0.124     9.612 r  channel1/memory_buffer/BRAM/memory_reg_0_4_i_1/O
                         net (fo=10, routed)          2.062    11.674    channel1/memory_buffer/BRAM/memory_reg_0_4_i_1_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_0_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.628    15.050    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_0_6/CLKARDCLK
                         clock pessimism              0.180    15.230    
                         clock uncertainty           -0.035    15.195    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.663    channel1/memory_buffer/BRAM/memory_reg_0_6
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                  2.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 channel1/memory_buffer/r_read_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.564%)  route 0.457ns (76.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.558     1.477    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X63Y114        FDRE                                         r  channel1/memory_buffer/r_read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y114        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  channel1/memory_buffer/r_read_addr_reg[7]/Q
                         net (fo=24, routed)          0.457     2.076    channel1/memory_buffer/BRAM/memory_reg_mux_sel__14_0[7]
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.881     2.046    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.245     1.801    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.984    channel1/memory_buffer/BRAM/memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 channel1/memory_buffer/r_read_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.535%)  route 0.458ns (76.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.558     1.477    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X63Y113        FDRE                                         r  channel1/memory_buffer/r_read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y113        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  channel1/memory_buffer/r_read_addr_reg[3]/Q
                         net (fo=24, routed)          0.458     2.077    channel1/memory_buffer/BRAM/memory_reg_mux_sel__14_0[3]
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.881     2.046    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.245     1.801    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.984    channel1/memory_buffer/BRAM/memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 channel1/memory_buffer/r_read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.453%)  route 0.487ns (77.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.558     1.477    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X63Y114        FDRE                                         r  channel1/memory_buffer/r_read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y114        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  channel1/memory_buffer/r_read_addr_reg[8]/Q
                         net (fo=24, routed)          0.487     2.105    channel1/memory_buffer/BRAM/memory_reg_mux_sel__14_0[8]
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.881     2.046    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.245     1.801    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.984    channel1/memory_buffer/BRAM/memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 channel1/memory_buffer/r_read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.141ns (22.107%)  route 0.497ns (77.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.558     1.477    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X64Y114        FDRE                                         r  channel1/memory_buffer/r_read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  channel1/memory_buffer/r_read_addr_reg[0]/Q
                         net (fo=24, routed)          0.497     2.115    channel1/memory_buffer/BRAM/memory_reg_mux_sel__14_0[0]
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.881     2.046    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.245     1.801    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.984    channel1/memory_buffer/BRAM/memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 EPP/data_req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/r_fifo_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.121%)  route 0.315ns (62.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.553     1.472    EPP/clk_IBUF_BUFG
    SLICE_X53Y116        FDRE                                         r  EPP/data_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  EPP/data_req_reg/Q
                         net (fo=36, routed)          0.315     1.928    channel1/memory_buffer/data_req
    SLICE_X48Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.973 r  channel1/memory_buffer/r_fifo_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.973    channel1/memory_buffer/r_fifo_count[12]_i_1_n_0
    SLICE_X48Y115        FDRE                                         r  channel1/memory_buffer/r_fifo_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.825     1.990    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X48Y115        FDRE                                         r  channel1/memory_buffer/r_fifo_count_reg[12]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X48Y115        FDRE (Hold_fdre_C_D)         0.092     1.831    channel1/memory_buffer/r_fifo_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 channel1/memory_buffer/r_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.435%)  route 0.517ns (78.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.558     1.477    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X68Y115        FDRE                                         r  channel1/memory_buffer/r_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y115        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  channel1/memory_buffer/r_write_addr_reg[2]/Q
                         net (fo=24, routed)          0.517     2.135    channel1/memory_buffer/BRAM/memory_reg_0_0_0[2]
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.882     2.047    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/CLKARDCLK
                         clock pessimism             -0.245     1.802    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.985    channel1/memory_buffer/BRAM/memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 channel1/memory_buffer/r_write_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_5__0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.981%)  route 0.246ns (60.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.556     1.475    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X66Y117        FDRE                                         r  channel1/memory_buffer/r_write_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  channel1/memory_buffer/r_write_addr_reg[3]_rep/Q
                         net (fo=17, routed)          0.246     1.886    channel1/memory_buffer/BRAM/memory_reg_0_7_0[3]
    RAMB36_X1Y23         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_5__0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.866     2.031    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X1Y23         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_5__0/CLKARDCLK
                         clock pessimism             -0.479     1.552    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.735    channel1/memory_buffer/BRAM/memory_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 channel1/memory_buffer/r_write_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.141ns (21.362%)  route 0.519ns (78.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.557     1.476    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X68Y116        FDRE                                         r  channel1/memory_buffer/r_write_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  channel1/memory_buffer/r_write_addr_reg[7]/Q
                         net (fo=24, routed)          0.519     2.136    channel1/memory_buffer/BRAM/memory_reg_0_0_0[7]
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.882     2.047    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/CLKARDCLK
                         clock pessimism             -0.245     1.802    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.985    channel1/memory_buffer/BRAM/memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 channel1/memory_buffer/r_read_addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_5__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.131%)  route 0.249ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.558     1.477    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X63Y114        FDRE                                         r  channel1/memory_buffer/r_read_addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y114        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  channel1/memory_buffer/r_read_addr_reg[8]_rep/Q
                         net (fo=17, routed)          0.249     1.868    channel1/memory_buffer/BRAM/memory_reg_0_12_0[8]
    RAMB36_X1Y23         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_5__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.868     2.033    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X1Y23         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_5__0/CLKBWRCLK
                         clock pessimism             -0.500     1.533    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.716    channel1/memory_buffer/BRAM/memory_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 channel1/memory_buffer/r_read_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.141ns (21.360%)  route 0.519ns (78.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.558     1.477    channel1/memory_buffer/clk_IBUF_BUFG
    SLICE_X64Y115        FDRE                                         r  channel1/memory_buffer/r_read_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  channel1/memory_buffer/r_read_addr_reg[9]/Q
                         net (fo=24, routed)          0.519     2.138    channel1/memory_buffer/BRAM/memory_reg_mux_sel__14_0[9]
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.881     2.046    channel1/memory_buffer/BRAM/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  channel1/memory_buffer/BRAM/memory_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.245     1.801    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.984    channel1/memory_buffer/BRAM/memory_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y15   channel1/memory_buffer/BRAM/memory_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y18   channel1/memory_buffer/BRAM/memory_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y14   channel1/memory_buffer/BRAM/memory_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y24   channel1/memory_buffer/BRAM/memory_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y27   channel1/memory_buffer/BRAM/memory_reg_1_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y19   channel1/memory_buffer/BRAM/memory_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y15   channel1/memory_buffer/BRAM/memory_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y25   channel1/memory_buffer/BRAM/memory_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y17   channel1/memory_buffer/BRAM/memory_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y18   channel1/memory_buffer/BRAM/memory_reg_0_3/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y115  EPP/r_dataCount_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y117  EPP/r_nAddrStrobe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y117  EPP/r_nDataStrobe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y115  EPP/r_outputEnable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y117  EPP/r_wait_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y112  channel1/memory_buffer/BRAM/memory_reg_mux_sel__14/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y112  channel1/memory_buffer/BRAM/memory_reg_mux_sel__46/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y117  channel1/memory_buffer/r_fifo_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y117  channel1/memory_buffer/r_fifo_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y117  channel1/memory_buffer/r_fifo_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y114  EPP/r_data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y113  EPP/r_data_out_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y114  EPP/r_data_out_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y113  EPP/r_data_out_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y114  EPP/r_data_out_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y117  EPP/r_write_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y113  channel1/memory_buffer/r_fifo_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y113  channel1/memory_buffer/r_fifo_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y113  channel1/memory_buffer/r_fifo_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y113  channel1/memory_buffer/r_fifo_count_reg[4]/C



