# Benchmark Edgelist Dumping (beta) "Multi2" written by ABC on Sun Apr 23 19:06:42 2023 (more at https://github.com/ycunxi/Verilog-to-PyG)
9 27 INVx1_ASAP7_75t_L
11 28 INVx1_ASAP7_75t_L
27 28 23 NOR2xp33_ASAP7_75t_L
11 9 10 12 29 AND4x1_ASAP7_75t_L
9 12 10 11 30 AOI22xp33_ASAP7_75t_L
30 29 24 NOR2xp33_ASAP7_75t_L
10 31 INVx1_ASAP7_75t_L
12 32 INVx1_ASAP7_75t_L
11 9 31 32 25 AOI211xp5_ASAP7_75t_L
31 27 32 28 26 NOR4xp25_ASAP7_75t_L
