{"Source Block": ["hdl/library/axi_adc_decimate/cic_decim.v@61:71@HdlIdDef", "  reg ce_out_reg = 1'b0;\n  reg [11:0] data_out = 'h00;\n\n  reg [15:0] rate;\n\n  wire [4:0] enable = filter_enable & {5{clk_enable}};\n\n  always @(*) begin\n    case (rate_sel)\n    3'h1: rate <= 16'd5 - 1;\n    3'h2: rate <= 16'd50 - 1;\n"], "Clone Blocks": [["hdl/library/axi_adc_decimate/cic_decim.v@59:69", "  reg ce_comb = 1'b0;\n\n  reg ce_out_reg = 1'b0;\n  reg [11:0] data_out = 'h00;\n\n  reg [15:0] rate;\n\n  wire [4:0] enable = filter_enable & {5{clk_enable}};\n\n  always @(*) begin\n    case (rate_sel)\n"]], "Diff Content": {"Delete": [[66, "  wire [4:0] enable = filter_enable & {5{clk_enable}};\n"]], "Add": [[66, "  wire [4:0] enable = (clk_enable == 1'b1) ? filter_enable : 5'b0;\n"]]}}