/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az799-436
+ date
Wed May 17 16:52:45 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1684342365
+ CACTUS_STARTTIME=1684342365
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      May 17 2023 (16:44:44)
Run date:          May 17 2023 (16:52:46+0000)
Run host:          fv-az799-436.1a0eysidlh5efce4rkxll4lmbe.jx.internal.cloudapp.net (pid=100695)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az799-436
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110612KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=2db40d93-188b-0040-9a8c-76d86d7cd1e6, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1037-azure, OSVersion="#44-Ubuntu SMP Thu Apr 20 13:19:31 UTC 2023", HostName=fv-az799-436, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110612KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00339339 sec
      iterations=10000000... time=0.0322838 sec
      iterations=100000000... time=0.322133 sec
      iterations=300000000... time=0.979521 sec
      iterations=600000000... time=1.94282 sec
      iterations=600000000... time=1.44331 sec
      result: 2.40234 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00332618 sec
      iterations=10000000... time=0.0323033 sec
      iterations=100000000... time=0.335114 sec
      iterations=300000000... time=0.958117 sec
      iterations=600000000... time=1.94964 sec
      result: 9.84796 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00229365 sec
      iterations=10000000... time=0.0213724 sec
      iterations=100000000... time=0.217685 sec
      iterations=500000000... time=1.09244 sec
      result: 7.32309 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149803 sec
      iterations=10000... time=0.00161553 sec
      iterations=100000... time=0.0159187 sec
      iterations=1000000... time=0.172763 sec
      iterations=6000000... time=0.967704 sec
      iterations=12000000... time=1.93795 sec
      result: 1.61496 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000582812 sec
      iterations=10000... time=0.00619093 sec
      iterations=100000... time=0.0599298 sec
      iterations=1000000... time=0.586477 sec
      iterations=2000000... time=1.22365 sec
      result: 6.11825 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=3.1001e-05 sec
      iterations=1000... time=0.000368208 sec
      iterations=10000... time=0.00329317 sec
      iterations=100000... time=0.0314296 sec
      iterations=1000000... time=0.321246 sec
      iterations=3000000... time=0.931997 sec
      iterations=6000000... time=1.92831 sec
      result: 76.469 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.301e-06 sec
      iterations=10... time=6.0001e-05 sec
      iterations=100... time=0.000513612 sec
      iterations=1000... time=0.00526473 sec
      iterations=10000... time=0.0523116 sec
      iterations=100000... time=0.517086 sec
      iterations=200000... time=1.04729 sec
      result: 37.5459 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.2e-06 sec
      iterations=10000... time=4.8402e-05 sec
      iterations=100000... time=0.000309007 sec
      iterations=1000000... time=0.00331248 sec
      iterations=10000000... time=0.0333203 sec
      iterations=100000000... time=0.328455 sec
      iterations=300000000... time=0.993983 sec
      iterations=600000000... time=1.97894 sec
      result: 0.41228 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.15e-05 sec
      iterations=10000... time=0.000185305 sec
      iterations=100000... time=0.00200815 sec
      iterations=1000000... time=0.021307 sec
      iterations=10000000... time=0.200295 sec
      iterations=50000000... time=1.01077 sec
      result: 2.52693 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=6.1e-06 sec
      iterations=100... time=5.8301e-05 sec
      iterations=1000... time=0.000681015 sec
      iterations=10000... time=0.00632794 sec
      iterations=100000... time=0.0649848 sec
      iterations=1000000... time=0.642611 sec
      iterations=2000000... time=1.29164 sec
      result: 38.054 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.4e-06 sec
      iterations=10... time=9.0102e-05 sec
      iterations=100... time=0.000964922 sec
      iterations=1000... time=0.00938661 sec
      iterations=10000... time=0.0994346 sec
      iterations=100000... time=0.964914 sec
      iterations=200000... time=1.94239 sec
      result: 20.2439 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.61e-05 sec
      iterations=10... time=0.000240405 sec
      iterations=100... time=0.00225945 sec
      iterations=1000... time=0.0244553 sec
      iterations=10000... time=0.244266 sec
      iterations=50000... time=1.22794 sec
      result: 0.0703615 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.3601e-05 sec
      iterations=10... time=0.00043821 sec
      iterations=100... time=0.0042274 sec
      iterations=1000... time=0.0427365 sec
      iterations=10000... time=0.428349 sec
      iterations=30000... time=1.30757 sec
      result: 0.279152 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00685127 sec
      iterations=10... time=0.0686761 sec
      iterations=100... time=0.6842 sec
      iterations=200... time=1.36044 sec
      result: 0.361704 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00322433 sec
      iterations=10000000... time=0.0323188 sec
      iterations=100000000... time=0.32895 sec
      iterations=300000000... time=0.966287 sec
      iterations=600000000... time=1.95772 sec
      iterations=600000000... time=1.46693 sec
      result: 2.44503 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00341943 sec
      iterations=10000000... time=0.0336867 sec
      iterations=100000000... time=0.349489 sec
      iterations=300000000... time=1.0246 sec
      result: 9.36948 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00207159 sec
      iterations=10000000... time=0.0247694 sec
      iterations=100000000... time=0.217573 sec
      iterations=500000000... time=1.10278 sec
      result: 7.25438 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000168153 sec
      iterations=10000... time=0.00171273 sec
      iterations=100000... time=0.0158656 sec
      iterations=1000000... time=0.161354 sec
      iterations=7000000... time=1.1467 sec
      result: 1.63814 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000558609 sec
      iterations=10000... time=0.0056176 sec
      iterations=100000... time=0.057619 sec
      iterations=1000000... time=0.574298 sec
      iterations=2000000... time=1.14121 sec
      result: 5.70603 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=3.35e-06 sec
      iterations=100... time=3.105e-05 sec
      iterations=1000... time=0.000308656 sec
      iterations=10000... time=0.00341461 sec
      iterations=100000... time=0.0321304 sec
      iterations=1000000... time=0.325242 sec
      iterations=3000000... time=0.97752 sec
      iterations=6000000... time=1.95815 sec
      result: 75.3037 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.95e-06 sec
      iterations=10... time=5.8149e-05 sec
      iterations=100... time=0.00059664 sec
      iterations=1000... time=0.00595976 sec
      iterations=10000... time=0.0598392 sec
      iterations=100000... time=0.585168 sec
      iterations=200000... time=1.18433 sec
      result: 33.2016 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=3.1301e-05 sec
      iterations=100000... time=0.000308806 sec
      iterations=1000000... time=0.00312017 sec
      iterations=10000000... time=0.0328999 sec
      iterations=100000000... time=0.328576 sec
      iterations=300000000... time=0.986598 sec
      iterations=600000000... time=1.95105 sec
      result: 0.406469 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.2701e-05 sec
      iterations=10000... time=0.000190304 sec
      iterations=100000... time=0.002057 sec
      iterations=1000000... time=0.020591 sec
      iterations=10000000... time=0.201105 sec
      iterations=50000000... time=1.01244 sec
      result: 2.5311 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.0701e-05 sec
      iterations=100... time=6.1401e-05 sec
      iterations=1000... time=0.000615264 sec
      iterations=10000... time=0.00641169 sec
      iterations=100000... time=0.0660791 sec
      iterations=1000000... time=0.640936 sec
      iterations=2000000... time=1.30193 sec
      result: 37.753 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.65e-06 sec
      iterations=10... time=9.5202e-05 sec
      iterations=100... time=0.00096697 sec
      iterations=1000... time=0.00953049 sec
      iterations=10000... time=0.0983861 sec
      iterations=100000... time=0.973624 sec
      iterations=200000... time=1.99283 sec
      result: 19.7316 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=3e-06 sec
      iterations=10... time=2.7301e-05 sec
      iterations=100... time=0.000277856 sec
      iterations=1000... time=0.00288341 sec
      iterations=10000... time=0.0307628 sec
      iterations=100000... time=0.290573 sec
      iterations=400000... time=1.15509 sec
      result: 0.252449 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.27e-05 sec
      iterations=10... time=0.000175904 sec
      iterations=100... time=0.00132223 sec
      iterations=1000... time=0.0135983 sec
      iterations=10000... time=0.139506 sec
      iterations=80000... time=1.11122 sec
      result: 0.419864 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00164002 sec
      iterations=10... time=0.0164121 sec
      iterations=100... time=0.167844 sec
      iterations=700... time=1.21468 sec
      result: 1.41788 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed May 17 16:53:54 UTC 2023
+ echo Done.
Done.
  Elapsed time: 68.9 s
