
---------- Begin Simulation Statistics ----------
final_tick                                10636709375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    280                       # Simulator instruction rate (inst/s)
host_mem_usage                                7619644                       # Number of bytes of host memory used
host_op_rate                                      287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26369.29                       # Real time elapsed on the host
host_tick_rate                                 268977                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7382164                       # Number of instructions simulated
sim_ops                                       7561880                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007093                       # Number of seconds simulated
sim_ticks                                  7092735000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.858106                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  265336                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               273943                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                399                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2958                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            275661                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2759                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3206                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              447                       # Number of indirect misses.
system.cpu.branchPred.lookups                  302220                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9419                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          433                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1843682                       # Number of instructions committed
system.cpu.committedOps                       1874830                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.164969                       # CPI: cycles per instruction
system.cpu.discardedOps                          7071                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1022539                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             62687                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           503558                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1830349                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315959                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      350                       # number of quiesce instructions executed
system.cpu.numCycles                          5835197                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       350                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1287498     68.67%     68.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                    886      0.05%     68.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                  68376      3.65%     72.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                518070     27.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1874830                       # Class of committed instruction
system.cpu.quiesceCycles                      5513179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4004848                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          676                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3089                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        477279                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              159070                       # Transaction distribution
system.membus.trans_dist::ReadResp             162199                       # Transaction distribution
system.membus.trans_dist::WriteReq              79960                       # Transaction distribution
system.membus.trans_dist::WriteResp             79960                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          114                       # Transaction distribution
system.membus.trans_dist::WriteClean               63                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2897                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3048                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            81                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       235520                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        235520                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       471580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       478636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       471040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       471040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 958614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       195072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       195072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        32836                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15073280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15073280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15301188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            713403                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000969                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031107                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  712712     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     691      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              713403                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1181060727                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7121750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8643687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1371000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4841980                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          959010245                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15745500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       153600                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       153600                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       320250                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       320250                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       942080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       942080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       947700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15073280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15073280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15080980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1623932875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             22.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1311120512                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    781050000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       158720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       158720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        76800                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        76800                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       471040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       471040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15073280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15073280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       282967                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       282967    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       282967                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    644722500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    870400000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4915200                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19070976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10158080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18022400                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       153600                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3692544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       317440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2283520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1995813463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    692990786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2688804248                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1108785257                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1432180957                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2540966214                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3104598720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2125171743                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5229770462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       195072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       196160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       195072                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       195072                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3048                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3065                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27503072                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       153396                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27656468                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27503072                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27503072                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27503072                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       153396                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27656468                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10158080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10168000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4915200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4926528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       158720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          177                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        76800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              76977                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1432180957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1398614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1433579571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1597127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    692990786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            694587913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1597127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2125171743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1398614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2128167484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    235377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000675258250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           79                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           79                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              285690                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              81695                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158875                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      76977                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158875                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    76977                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4817                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5105739040                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  793655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9272427790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32165.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58415.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       105                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   148096                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71712                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158875                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                76977                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  140584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    210                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    948.262711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   882.013168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.689250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          303      1.90%      1.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          303      1.90%      3.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          324      2.04%      5.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          204      1.28%      7.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          222      1.40%      8.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          215      1.35%      9.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          326      2.05%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          243      1.53%     13.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13771     86.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15911                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           79                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2009.278481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1220.709871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      5.06%      5.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.27%      6.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           22     27.85%     34.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           36     45.57%     79.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      8.86%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      1.27%     89.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            7      8.86%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8064-8191            1      1.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            79                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           79                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     974.417722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    838.163784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    222.004597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      5.06%      5.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      8.86%     13.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           68     86.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            79                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10158784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4926656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10168000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4926528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1432.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       694.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1433.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    694.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7092672500                       # Total gap between requests
system.mem_ctrls.avgGap                      30072.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10148928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4914176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1430890622.587760448456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1389590.898292407626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1759546.916668957798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 692846412.561585903168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       158720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          177                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        76800                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9265408020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7019770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9677306000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 121949567250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58375.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45288.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  54674045.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1587884.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3938987855                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    383681375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2773423555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 700                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           350                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9845358.928571                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2275699.107462                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          350    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5693625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11929750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             350                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7190833750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3445875625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       902751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           902751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       902751                       # number of overall hits
system.cpu.icache.overall_hits::total          902751                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3048                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3048                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3048                       # number of overall misses
system.cpu.icache.overall_misses::total          3048                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    133030625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    133030625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    133030625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    133030625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       905799                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       905799                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       905799                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       905799                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003365                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003365                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003365                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003365                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43645.218176                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43645.218176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43645.218176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43645.218176                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3048                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3048                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3048                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3048                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128409125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128409125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128409125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128409125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003365                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003365                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003365                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003365                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42128.978018                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42128.978018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42128.978018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42128.978018                       # average overall mshr miss latency
system.cpu.icache.replacements                   2842                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       902751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          902751                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3048                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3048                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    133030625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    133030625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       905799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       905799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003365                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003365                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43645.218176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43645.218176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3048                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3048                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128409125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128409125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42128.978018                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42128.978018                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.458134                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              803074                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2842                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            282.573540                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.458134                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.709879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.709879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1814646                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1814646                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       112975                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           112975                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       112975                       # number of overall hits
system.cpu.dcache.overall_hits::total          112975                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          252                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          252                       # number of overall misses
system.cpu.dcache.overall_misses::total           252                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19737500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19737500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19737500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19737500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       113227                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       113227                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       113227                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       113227                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002226                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002226                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002226                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002226                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78323.412698                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78323.412698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78323.412698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78323.412698                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          114                       # number of writebacks
system.cpu.dcache.writebacks::total               114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           80                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          172                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          172                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          172                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          172                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3510                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3510                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12778500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12778500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12778500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12778500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7572000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7572000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001519                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001519                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001519                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74293.604651                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74293.604651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74293.604651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74293.604651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2157.264957                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2157.264957                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    169                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        69426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           86                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            86                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6125625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6125625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        69512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        69512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71228.197674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71228.197674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           81                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          350                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          350                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5498250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5498250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7572000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7572000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67879.629630                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67879.629630                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21634.285714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21634.285714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13611875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13611875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81999.246988                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81999.246988                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3160                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3160                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7280250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7280250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80002.747253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80002.747253                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       235520                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       235520                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2450968125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2450968125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10406.624172                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10406.624172                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        55666                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        55666                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       179854                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       179854                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2376183352                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2376183352                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13211.734807                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13211.734807                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.418399                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4098                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               232                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.663793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.418399                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989098                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989098                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2337240                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2337240                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10636709375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10637073125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    280                       # Simulator instruction rate (inst/s)
host_mem_usage                                7619644                       # Number of bytes of host memory used
host_op_rate                                      287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26369.49                       # Real time elapsed on the host
host_tick_rate                                 268989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7382173                       # Number of instructions simulated
sim_ops                                       7561895                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007093                       # Number of seconds simulated
sim_ticks                                  7093098750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.855996                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  265337                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               273950                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                400                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2960                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            275661                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2759                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3206                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              447                       # Number of indirect misses.
system.cpu.branchPred.lookups                  302229                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9421                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          433                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1843691                       # Number of instructions committed
system.cpu.committedOps                       1874845                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.165270                       # CPI: cycles per instruction
system.cpu.discardedOps                          7078                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1022560                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             62687                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           503559                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1830883                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315929                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      350                       # number of quiesce instructions executed
system.cpu.numCycles                          5835779                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       350                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1287506     68.67%     68.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                    886      0.05%     68.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                  68382      3.65%     72.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                518070     27.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1874845                       # Class of committed instruction
system.cpu.quiesceCycles                      5513179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4004896                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          676                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        477283                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              159070                       # Transaction distribution
system.membus.trans_dist::ReadResp             162201                       # Transaction distribution
system.membus.trans_dist::WriteReq              79960                       # Transaction distribution
system.membus.trans_dist::WriteResp             79960                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          115                       # Transaction distribution
system.membus.trans_dist::WriteClean               63                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2898                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3048                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            83                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       235520                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        235520                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       471586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       478642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       471040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       471040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 958620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       195072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       195072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        33028                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15073280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15073280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15301380                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            713405                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000969                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031107                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  712714     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     691      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              713405                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1181070727                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7121750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8643687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1371000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4852980                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          959010245                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15745500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       153600                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       153600                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       320250                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       320250                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       942080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       942080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       947700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15073280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15073280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15080980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1623932875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             22.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1311120512                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    781050000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       158720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       158720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        76800                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        76800                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       471040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       471040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15073280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15073280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       282967                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       282967    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       282967                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    644722500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    870400000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4915200                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19070976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10158080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18022400                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       153600                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3692544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       317440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2283520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1995711113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    692955248                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2688666360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1108728396                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1432107512                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2540835908                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3104439509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2125062759                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5229502268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       195072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       196160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       195072                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       195072                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3048                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3065                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27501661                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       153389                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27655050                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27501661                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27501661                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27501661                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       153389                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27655050                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10158080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10168128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4915200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4926592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       158720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          178                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        76800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              76978                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1432107512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1416588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1433524100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1606068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    692955248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            694561316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1606068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2125062759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1416588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2128085415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    235377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000675258250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           79                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           79                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              285696                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              81695                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158877                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      76978                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158877                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    76978                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4817                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5105952540                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  793665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9272693790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32166.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58416.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       105                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   148097                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71712                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                76978                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  140584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    210                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    948.262711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   882.013168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.689250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          303      1.90%      1.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          303      1.90%      3.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          324      2.04%      5.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          204      1.28%      7.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          222      1.40%      8.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          215      1.35%      9.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          326      2.05%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          243      1.53%     13.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13771     86.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15911                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           79                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2009.278481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1220.709871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      5.06%      5.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.27%      6.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           22     27.85%     34.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           36     45.57%     79.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      8.86%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      1.27%     89.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            7      8.86%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8064-8191            1      1.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            79                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           79                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     974.417722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    838.163784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    222.004597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      5.06%      5.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      8.86%     13.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           68     86.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            79                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10158912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4926656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10168128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4926592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1432.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       694.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1433.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    694.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7093230625                       # Total gap between requests
system.mem_ctrls.avgGap                      30074.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10148928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4914176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1430817243.309914350510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1407565.346527848626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1759456.683159810724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 692810881.844835400581                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       158720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          178                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        76800                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9265408020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7285770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9677306000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 121949567250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58375.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46406.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  54366887.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1587884.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3938987855                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    383880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2773588680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 700                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           350                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9845358.928571                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2275699.107462                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          350    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5693625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11929750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             350                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7191197500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3445875625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       902763                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           902763                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       902763                       # number of overall hits
system.cpu.icache.overall_hits::total          902763                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3048                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3048                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3048                       # number of overall misses
system.cpu.icache.overall_misses::total          3048                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    133030625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    133030625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    133030625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    133030625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       905811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       905811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       905811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       905811                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003365                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003365                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003365                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003365                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43645.218176                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43645.218176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43645.218176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43645.218176                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3048                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3048                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3048                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3048                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128409125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128409125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128409125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128409125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003365                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003365                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003365                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003365                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42128.978018                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42128.978018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42128.978018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42128.978018                       # average overall mshr miss latency
system.cpu.icache.replacements                   2842                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       902763                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          902763                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3048                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3048                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    133030625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    133030625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       905811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       905811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003365                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003365                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43645.218176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43645.218176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3048                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3048                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128409125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128409125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42128.978018                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42128.978018                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.458419                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2483632                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3211                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            773.476176                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.458419                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.709880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.709880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1814670                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1814670                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       112979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           112979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       112979                       # number of overall hits
system.cpu.dcache.overall_hits::total          112979                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            254                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          254                       # number of overall misses
system.cpu.dcache.overall_misses::total           254                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20071250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20071250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20071250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20071250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       113233                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       113233                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       113233                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       113233                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002243                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002243                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002243                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002243                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79020.669291                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79020.669291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79020.669291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79020.669291                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          115                       # number of writebacks
system.cpu.dcache.writebacks::total               115                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           80                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3510                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3510                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13109125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13109125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13109125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13109125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7572000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7572000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001537                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001537                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001537                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75339.798851                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75339.798851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75339.798851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75339.798851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2157.264957                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2157.264957                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    171                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        69430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6459375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6459375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        69518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        69518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73401.988636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73401.988636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           83                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          350                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          350                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5828875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5828875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7572000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7572000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70227.409639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70227.409639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21634.285714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21634.285714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        43549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          43549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13611875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13611875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        43715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        43715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81999.246988                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81999.246988                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3160                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3160                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7280250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7280250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80002.747253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80002.747253                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       235520                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       235520                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2450968125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2450968125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10406.624172                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10406.624172                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        55666                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        55666                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       179854                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       179854                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2376183352                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2376183352                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13211.734807                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13211.734807                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.415608                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              117613                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               686                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            171.447522                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.415608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989093                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989093                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2337266                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2337266                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10637073125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
