# Bare-Metal MNIST Inference on Custom RV32IM CPU and Matmul Accelerator

This repository is the integration and simulation workspace for bare-metal MNIST inference on a custom RISC-V core and hardware accelerator.

## Project Motivation

This project is motivated by a practical systems question
how much end to end inference speedup can be achieved by co-designing software, CPU microarchitecture, and a domain specific accelerator under realistic hardware constraints.

The baseline software-only path on a small in-order RV32 core is functional but too slow for efficient embedded inference.
Most execution time is concentrated in dense matrix operations and surrounding control overhead.
That makes this workload a good target for

- instruction level parallelism improvements in the CPU including dual issue
- data movement and tiling improvements in the runtime
- specialized matmul hardware to reduce cycles spent in multiply accumulate loops

The goal is not only to maximize a single benchmark number.
The goal is to build a reproducible workflow where each optimization can be measured, validated, and traced from RTL behavior to end to end application impact.

## System Microarchitecture

```mermaid
%%{init: {'theme': 'base', 'themeVariables': {'fontSize': '14px'}}}%%
block-beta
  columns 13

  block:CPU["ğŸ”· RV32IM Dual-Issue CPU (Riscv151)"]:5
    columns 5
    space:5
    IF["IF\nFetch"]:1
    space
    ID["ID\nDecode"]:1
    space
    EX_WB["EX â†’ WB"]:1
    space:5
    BHT["GShare\nBHT"]:1
    space
    RF["RegFile\n(4R/2W)"]:1
    space
    L0["Lane 0\nALU + MUL"]:1
    BTB["Direct\nBTB"]:1
    space
    HZD["Dual Hazard\nUnit"]:1
    space
    L1["Lane 1\nALU"]:1
  end

  space

  block:MEM["ğŸ”¶ Memory Subsystem (Memory151)"]:3
    columns 1
    IC["I-Cache\n(64B line, 2-way SA)"]
    DC["D-Cache / no_cache_mem\n+ DMA Port (256-bit)"]
    ARB["Arbiter\n(IC / DC â†’ Bus)"]
    MAIN["Main Memory\n(ExtMemModel)"]
  end

  space

  block:ACCEL["ğŸŸ¢ INT8 Matmul Accelerator"]:3
    columns 1
    FIFO["MMIO Cmd FIFO\n(256b Ã— 4 deep)"]
    DMA_ENG["DMA Engine\n(256-bit burst reads)"]
    PE["4Ã—4 PE Array\nLegacy: Outer-Product\nSystolic: Weight-Stationary"]
    RESULT["Result Regs\nC[4][4] via MMIO read"]
  end

  IF --> IC
  DC --> EX_WB
  ARB --> MAIN

  style CPU fill:#1a1a2e,color:#e0e0ff,stroke:#4a4aff,stroke-width:2px
  style MEM fill:#2e1a00,color:#ffe0b0,stroke:#ff8c00,stroke-width:2px
  style ACCEL fill:#002e1a,color:#b0ffe0,stroke:#00c853,stroke-width:2px
  style IF fill:#283593,color:#fff
  style ID fill:#283593,color:#fff
  style EX_WB fill:#283593,color:#fff
  style BHT fill:#1565c0,color:#fff
  style BTB fill:#1565c0,color:#fff
  style RF fill:#4527a0,color:#fff
  style HZD fill:#4527a0,color:#fff
  style L0 fill:#00695c,color:#fff
  style L1 fill:#00695c,color:#fff
  style IC fill:#e65100,color:#fff
  style DC fill:#e65100,color:#fff
  style ARB fill:#bf360c,color:#fff
  style MAIN fill:#4e342e,color:#fff
  style FIFO fill:#1b5e20,color:#fff
  style DMA_ENG fill:#1b5e20,color:#fff
  style PE fill:#004d40,color:#fff
  style RESULT fill:#004d40,color:#fff
```

### Data Path and Interconnect

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                         riscv_top (SoC)                                          â”‚
â”‚                                                                                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚    RV32IM CPU (Riscv151)       â”‚        â”‚  Memory151    â”‚       â”‚    MatmulAccelerator     â”‚  â”‚
â”‚  â”‚                                â”‚ icache â”‚               â”‚       â”‚                          â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â” â”‚â”€â”€â”€addr â”€â–¶ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚       â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚
â”‚  â”‚  â”‚ IF â”‚â”€â–¶â”‚ ID â”‚â”€â–¶â”‚ EX â”‚â–¶â”‚ WB â”‚ â”‚â—€â”€64bâ”€â”€â”€â”€â”€ â”‚ I-Cache â”‚  â”‚       â”‚  â”‚   MMIO Cmd FIFO    â”‚  â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”¬â”€â”˜  â””â”€â”€â”¬â”€â”˜  â””â”€â”€â”¬â”€â”˜ â””â”€â”€â”¬â”€â”˜ â”‚  inst  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚       â”‚  â”‚  (256b Ã— 4-deep)   â”‚  â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”´â”€â”€â”€â” â”Œâ”€â”´â”€â”€â”€â” â”Œâ”€â”€â”´â”€â”€â”€â”  â”‚  â”‚        â”‚               â”‚       â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚
â”‚  â”‚  â”‚GShareâ”‚ â”‚ Reg â”‚ â”‚Lane 0â”‚  â”‚  â”‚  dcacheâ”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚       â”‚           â”‚              â”‚  â”‚
â”‚  â”‚  â”‚ BHT  â”‚ â”‚File â”‚ â”‚ALU+  â”‚  â”‚  â”‚â”€â”€â”€addrâ”€â–¶  â”‚ D-Cache â”‚  â”‚       â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚
â”‚  â”‚  â”‚      â”‚ â”‚4R/2Wâ”‚ â”‚ MUL  â”‚  â”‚  â”‚â—€â”€32bâ”€â”€â”€â”€â”€ â”‚/ no_mem â”‚  â”‚       â”‚  â”‚    DMA Engine      â”‚  â”‚  â”‚
â”‚  â”‚  â”‚ BTB  â”‚ â”‚     â”‚ â”œâ”€â”€â”€â”€â”€â”€â”¤  â”‚  â”‚  data  â”‚  â”‚ + DMA   â”‚â”€â”€â•‹â”€â”€256bâ”€â•‹â”€â–¶â”‚  (256-bit burst)   â”‚  â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”˜ â”‚Dual â”‚ â”‚Lane 1â”‚  â”‚  â”‚        â”‚  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜  â”‚       â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚
â”‚  â”‚           â”‚ Hzd â”‚ â”‚ ALU  â”‚  â”‚  â”‚        â”‚       â”‚       â”‚       â”‚           â”‚              â”‚  â”‚  
â”‚  â”‚           â””â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚        â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  |          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚
â”‚  â”‚                             â”‚  â”‚        â”‚  â”‚ Arbiter â”‚  â”‚       â”‚  â”‚  4Ã—4 PE Array      â”‚  â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚        â”‚  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜  â”‚       â”‚  â”‚                    â”‚  â”‚  â”‚
â”‚           â”‚                       â”‚        â”‚       â”‚       â”‚       â”‚  â”‚  Legacy: Outer-    â”‚  â”‚  â”‚
â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•‹â”€â”€â”€â”€â”€â”€â”€â•‹â”€â”€â–¶ Main Mem â”‚  â”‚       â”‚  â”‚  Systolic: Weight- â”‚  â”‚  â”‚
â”‚                                   â”‚        â”‚  â”‚(ExtMem) â”‚  â”‚       â”‚  â”‚   Stationary Array â”‚  â”‚  â”‚
â”‚                mmio_we/re â”€â”€â”€â”€â”€â”€â”€â”€â•‹â”€â”€â”€â”€â”€â”€â”€â”€â•‹â”€â”€â•‹â”€â”€â”€â”€â”€â”€â”€â”€â”€â•‹â”€â”€â•‹â”€â”€â”€â”€â”€â”€â”€â•‹â”€â–¶â”‚                    â”‚  â”‚  â”‚
â”‚                mmio_rdata â—€â”€â”€â”€â”€â”€â”€â”€â•‹â”€â”€â”€â”€â”€â”€â”€â”€â•‹â”€â”€â•‹â”€â”€â”€â”€â”€â”€â”€â”€â”€â•‹â”€â”€â•‹â”€â”€â”€â”€â”€â”€â”€â•‹â”€â”€â”‚  C[4][4] results   â”‚  â”‚  â”‚
â”‚                                   â”‚        â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚       â”‚  â”‚  readable via MMIO â”‚  â”‚  â”‚
â”‚                                   â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

 Key signals:
   CPU â”€â”€icache_addrâ”€â”€â–¶ Memory151 â”€â”€64b instâ”€â”€â–¶ CPU          (instruction fetch, 64-bit for dual-issue)
   CPU â”€â”€dcache_addrâ”€â”€â–¶ Memory151 â”€â”€32b dataâ”€â”€â–¶ CPU          (load/store path, addr[31]=0)
   CPU â”€â”€mmio_we/reâ”€â”€â”€â–¶ Accelerator â”€â”€rdataâ”€â”€â–¶ CPU           (MMIO control, addr[31]=1)
   Accelerator â”€â”€dma_addrâ”€â”€â–¶ Memory151 â”€â”€256bâ”€â”€â–¶ Accelerator  (DMA bulk data path, bypasses CPU)
```

## Scope

- CPU and SoC RTL source is referenced from `../asic-project-fa25-golden-gates/src` by default in this repo `Makefile`
- This repo provides
  - software workload `inference_bare.c`
  - accelerator RTL wrapper and implementations in `riscv-accelerator/`
  - Verilator harness `sim_main.cpp`
  - OpenLane workspace in `OpenLane/`

## Current Accelerator Modes

`riscv-accelerator/MatmulAccelerator.sv` selects one implementation at compile time

- Legacy path default
  - `riscv-accelerator/legacy/MatmulAcceleratorLegacy.sv`
  - DMA-fed 4x4 outer-product style engine
  - prints `ACCEL_PERF ...`

- Systolic path optional
  - enable with `EXTRA_VFLAGS="-DUSE_SYSTOLIC_ACCEL"`
  - `riscv-accelerator/systolic/MatmulAcceleratorSystolic.sv`
  - prints `ACCEL_PERF_SYSTOLIC ...`
  - currently modeled as a simplified systolic command timing path and not yet DMA-fed for operand movement in this branch

## Verified Results

Verified on February 25 2026 with

```bash
cd riscv-nn-inference
```

### Legacy accelerator

```bash
make clean && make run ENABLE_DUAL_ISSUE=0
make clean && make run ENABLE_DUAL_ISSUE=1
```

| Mode | Total cycles | Retired IPC | Status |
|---|---:|---:|---|
| SI | 1496975 | 0.895807 | PASSED |
| DI | 1343765 | 0.997669 | PASSED |

Representative legacy perf line

```text
ACCEL_PERF cmd=1 k_limit=196 busy=398 compute=196 stall=192 fill=394 dma_req=392 produced=196 consumed=196 occ0=196 occ1=196 occ2=3 occ_max=2 ...
```

### Systolic accelerator

```bash
make clean && make run ENABLE_DUAL_ISSUE=0 EXTRA_VFLAGS="-DUSE_SYSTOLIC_ACCEL"
make clean && make run ENABLE_DUAL_ISSUE=1 EXTRA_VFLAGS="-DUSE_SYSTOLIC_ACCEL"
```

| Mode | Total cycles | Retired IPC | Status |
|---|---:|---:|---|
| SI | 1338227 | 0.913079 | PASSED |
| DI | 1184508 | 1.031573 | PASSED |

Representative systolic perf line

```text
ACCEL_PERF_SYSTOLIC cmd=1 k_limit=196 busy=205 compute=196 stall=9 dma_req=0
```

## Build and Run

Default run uses legacy accelerator and dual issue enabled by default in `Makefile`

```bash
make clean
make run
```

Useful knobs

- `ENABLE_DUAL_ISSUE=0|1` controls CPU dual issue define
- `EXTRA_VFLAGS="-DUSE_SYSTOLIC_ACCEL"` selects systolic accelerator path
- `CFLAGS_EXTRA="..."` passes workload compile-time flags
- `EXTRA_FLAGS="..."` passes simulator plusargs

## Key Files

- `Makefile` build and run entry point
- `inference_bare.c` bare-metal MNIST runtime and accelerator driver
- `sim_main.cpp` hex loader and simulation harness
- `riscv-accelerator/MatmulAccelerator.sv` implementation selector
- `riscv-accelerator/legacy/MatmulAcceleratorLegacy.sv` legacy accelerator
- `riscv-accelerator/systolic/MatmulAcceleratorSystolic.sv` systolic accelerator
- `improvements/` dated engineering logs

## Notes on Accuracy and Reproducibility

- Cycle count and IPC depend on selected accelerator mode and compile flags
- Always report the exact command line with `ENABLE_DUAL_ISSUE` and `EXTRA_VFLAGS`
- The simulator load base and tohost behavior are defined in `sim_main.cpp` and the runtime code

## OpenLane

The OpenLane workspace in this repo is used for physical design experiments

```bash
cd OpenLane
make mount
./flow.tcl -design riscv_top
```

Use generated run logs and reports under `OpenLane/designs/riscv_top/runs/` for timing and routing status
