#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb96ad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb96c60 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xb8e560 .functor NOT 1, L_0xbc6e90, C4<0>, C4<0>, C4<0>;
L_0xbc6c20 .functor XOR 1, L_0xbc6ac0, L_0xbc6b80, C4<0>, C4<0>;
L_0xbc6d80 .functor XOR 1, L_0xbc6c20, L_0xbc6ce0, C4<0>, C4<0>;
v0xbc4290_0 .net *"_ivl_10", 0 0, L_0xbc6ce0;  1 drivers
v0xbc4390_0 .net *"_ivl_12", 0 0, L_0xbc6d80;  1 drivers
v0xbc4470_0 .net *"_ivl_2", 0 0, L_0xbc6a20;  1 drivers
v0xbc4530_0 .net *"_ivl_4", 0 0, L_0xbc6ac0;  1 drivers
v0xbc4610_0 .net *"_ivl_6", 0 0, L_0xbc6b80;  1 drivers
v0xbc4740_0 .net *"_ivl_8", 0 0, L_0xbc6c20;  1 drivers
v0xbc4820_0 .net "a", 0 0, v0xbc2910_0;  1 drivers
v0xbc48c0_0 .net "b", 0 0, v0xbc29b0_0;  1 drivers
v0xbc4960_0 .net "c", 0 0, v0xbc2a50_0;  1 drivers
v0xbc4a90_0 .var "clk", 0 0;
v0xbc4b30_0 .net "d", 0 0, v0xbc2bc0_0;  1 drivers
v0xbc4bd0_0 .net "out_dut", 0 0, L_0xbc68a0;  1 drivers
v0xbc4c70_0 .net "out_ref", 0 0, L_0xbc5c40;  1 drivers
v0xbc4d10_0 .var/2u "stats1", 159 0;
v0xbc4db0_0 .var/2u "strobe", 0 0;
v0xbc4e50_0 .net "tb_match", 0 0, L_0xbc6e90;  1 drivers
v0xbc4f10_0 .net "tb_mismatch", 0 0, L_0xb8e560;  1 drivers
v0xbc50e0_0 .net "wavedrom_enable", 0 0, v0xbc2cb0_0;  1 drivers
v0xbc5180_0 .net "wavedrom_title", 511 0, v0xbc2d50_0;  1 drivers
L_0xbc6a20 .concat [ 1 0 0 0], L_0xbc5c40;
L_0xbc6ac0 .concat [ 1 0 0 0], L_0xbc5c40;
L_0xbc6b80 .concat [ 1 0 0 0], L_0xbc68a0;
L_0xbc6ce0 .concat [ 1 0 0 0], L_0xbc5c40;
L_0xbc6e90 .cmp/eeq 1, L_0xbc6a20, L_0xbc6d80;
S_0xb96df0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xb96c60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xb97570 .functor NOT 1, v0xbc2a50_0, C4<0>, C4<0>, C4<0>;
L_0xb8ee20 .functor NOT 1, v0xbc29b0_0, C4<0>, C4<0>, C4<0>;
L_0xbc5390 .functor AND 1, L_0xb97570, L_0xb8ee20, C4<1>, C4<1>;
L_0xbc5430 .functor NOT 1, v0xbc2bc0_0, C4<0>, C4<0>, C4<0>;
L_0xbc5560 .functor NOT 1, v0xbc2910_0, C4<0>, C4<0>, C4<0>;
L_0xbc5660 .functor AND 1, L_0xbc5430, L_0xbc5560, C4<1>, C4<1>;
L_0xbc5740 .functor OR 1, L_0xbc5390, L_0xbc5660, C4<0>, C4<0>;
L_0xbc5800 .functor AND 1, v0xbc2910_0, v0xbc2a50_0, C4<1>, C4<1>;
L_0xbc58c0 .functor AND 1, L_0xbc5800, v0xbc2bc0_0, C4<1>, C4<1>;
L_0xbc5980 .functor OR 1, L_0xbc5740, L_0xbc58c0, C4<0>, C4<0>;
L_0xbc5af0 .functor AND 1, v0xbc29b0_0, v0xbc2a50_0, C4<1>, C4<1>;
L_0xbc5b60 .functor AND 1, L_0xbc5af0, v0xbc2bc0_0, C4<1>, C4<1>;
L_0xbc5c40 .functor OR 1, L_0xbc5980, L_0xbc5b60, C4<0>, C4<0>;
v0xb8e7d0_0 .net *"_ivl_0", 0 0, L_0xb97570;  1 drivers
v0xb8e870_0 .net *"_ivl_10", 0 0, L_0xbc5660;  1 drivers
v0xbc1100_0 .net *"_ivl_12", 0 0, L_0xbc5740;  1 drivers
v0xbc11c0_0 .net *"_ivl_14", 0 0, L_0xbc5800;  1 drivers
v0xbc12a0_0 .net *"_ivl_16", 0 0, L_0xbc58c0;  1 drivers
v0xbc13d0_0 .net *"_ivl_18", 0 0, L_0xbc5980;  1 drivers
v0xbc14b0_0 .net *"_ivl_2", 0 0, L_0xb8ee20;  1 drivers
v0xbc1590_0 .net *"_ivl_20", 0 0, L_0xbc5af0;  1 drivers
v0xbc1670_0 .net *"_ivl_22", 0 0, L_0xbc5b60;  1 drivers
v0xbc1750_0 .net *"_ivl_4", 0 0, L_0xbc5390;  1 drivers
v0xbc1830_0 .net *"_ivl_6", 0 0, L_0xbc5430;  1 drivers
v0xbc1910_0 .net *"_ivl_8", 0 0, L_0xbc5560;  1 drivers
v0xbc19f0_0 .net "a", 0 0, v0xbc2910_0;  alias, 1 drivers
v0xbc1ab0_0 .net "b", 0 0, v0xbc29b0_0;  alias, 1 drivers
v0xbc1b70_0 .net "c", 0 0, v0xbc2a50_0;  alias, 1 drivers
v0xbc1c30_0 .net "d", 0 0, v0xbc2bc0_0;  alias, 1 drivers
v0xbc1cf0_0 .net "out", 0 0, L_0xbc5c40;  alias, 1 drivers
S_0xbc1e50 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xb96c60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xbc2910_0 .var "a", 0 0;
v0xbc29b0_0 .var "b", 0 0;
v0xbc2a50_0 .var "c", 0 0;
v0xbc2b20_0 .net "clk", 0 0, v0xbc4a90_0;  1 drivers
v0xbc2bc0_0 .var "d", 0 0;
v0xbc2cb0_0 .var "wavedrom_enable", 0 0;
v0xbc2d50_0 .var "wavedrom_title", 511 0;
S_0xbc20f0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xbc1e50;
 .timescale -12 -12;
v0xbc2350_0 .var/2s "count", 31 0;
E_0xb91a20/0 .event negedge, v0xbc2b20_0;
E_0xb91a20/1 .event posedge, v0xbc2b20_0;
E_0xb91a20 .event/or E_0xb91a20/0, E_0xb91a20/1;
E_0xb91c70 .event negedge, v0xbc2b20_0;
E_0xb7c9f0 .event posedge, v0xbc2b20_0;
S_0xbc2450 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xbc1e50;
 .timescale -12 -12;
v0xbc2650_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xbc2730 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xbc1e50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xbc2eb0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xb96c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xbc5da0 .functor NOT 1, v0xbc2910_0, C4<0>, C4<0>, C4<0>;
L_0xbc5e10 .functor NOT 1, v0xbc2bc0_0, C4<0>, C4<0>, C4<0>;
L_0xbc5ea0 .functor AND 1, L_0xbc5da0, L_0xbc5e10, C4<1>, C4<1>;
L_0xbc5fb0 .functor NOT 1, v0xbc29b0_0, C4<0>, C4<0>, C4<0>;
L_0xbc6050 .functor AND 1, L_0xbc5fb0, v0xbc2a50_0, C4<1>, C4<1>;
L_0xbc6110 .functor OR 1, L_0xbc5ea0, L_0xbc6050, C4<0>, C4<0>;
L_0xbc6260 .functor NOT 1, v0xbc2a50_0, C4<0>, C4<0>, C4<0>;
L_0xbc63e0 .functor AND 1, v0xbc2910_0, L_0xbc6260, C4<1>, C4<1>;
L_0xbc64f0 .functor AND 1, L_0xbc63e0, v0xbc2bc0_0, C4<1>, C4<1>;
L_0xbc66c0 .functor OR 1, L_0xbc6110, L_0xbc64f0, C4<0>, C4<0>;
L_0xbc6830 .functor AND 1, v0xbc29b0_0, v0xbc2bc0_0, C4<1>, C4<1>;
L_0xbc68a0 .functor OR 1, L_0xbc66c0, L_0xbc6830, C4<0>, C4<0>;
v0xbc31a0_0 .net *"_ivl_0", 0 0, L_0xbc5da0;  1 drivers
v0xbc3280_0 .net *"_ivl_10", 0 0, L_0xbc6110;  1 drivers
v0xbc3360_0 .net *"_ivl_12", 0 0, L_0xbc6260;  1 drivers
v0xbc3450_0 .net *"_ivl_14", 0 0, L_0xbc63e0;  1 drivers
v0xbc3530_0 .net *"_ivl_16", 0 0, L_0xbc64f0;  1 drivers
v0xbc3660_0 .net *"_ivl_18", 0 0, L_0xbc66c0;  1 drivers
v0xbc3740_0 .net *"_ivl_2", 0 0, L_0xbc5e10;  1 drivers
v0xbc3820_0 .net *"_ivl_20", 0 0, L_0xbc6830;  1 drivers
v0xbc3900_0 .net *"_ivl_4", 0 0, L_0xbc5ea0;  1 drivers
v0xbc39e0_0 .net *"_ivl_6", 0 0, L_0xbc5fb0;  1 drivers
v0xbc3ac0_0 .net *"_ivl_8", 0 0, L_0xbc6050;  1 drivers
v0xbc3ba0_0 .net "a", 0 0, v0xbc2910_0;  alias, 1 drivers
v0xbc3c40_0 .net "b", 0 0, v0xbc29b0_0;  alias, 1 drivers
v0xbc3d30_0 .net "c", 0 0, v0xbc2a50_0;  alias, 1 drivers
v0xbc3e20_0 .net "d", 0 0, v0xbc2bc0_0;  alias, 1 drivers
v0xbc3f10_0 .net "out", 0 0, L_0xbc68a0;  alias, 1 drivers
S_0xbc4070 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xb96c60;
 .timescale -12 -12;
E_0xb917c0 .event anyedge, v0xbc4db0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xbc4db0_0;
    %nor/r;
    %assign/vec4 v0xbc4db0_0, 0;
    %wait E_0xb917c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xbc1e50;
T_3 ;
    %fork t_1, S_0xbc20f0;
    %jmp t_0;
    .scope S_0xbc20f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbc2350_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc2bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc2a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc29b0_0, 0;
    %assign/vec4 v0xbc2910_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb7c9f0;
    %load/vec4 v0xbc2350_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xbc2350_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xbc2bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc2a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc29b0_0, 0;
    %assign/vec4 v0xbc2910_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xb91c70;
    %fork TD_tb.stim1.wavedrom_stop, S_0xbc2730;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb91a20;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xbc2910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc2a50_0, 0;
    %assign/vec4 v0xbc2bc0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xbc1e50;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xb96c60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc4a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc4db0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xb96c60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xbc4a90_0;
    %inv;
    %store/vec4 v0xbc4a90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xb96c60;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xbc2b20_0, v0xbc4f10_0, v0xbc4820_0, v0xbc48c0_0, v0xbc4960_0, v0xbc4b30_0, v0xbc4c70_0, v0xbc4bd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xb96c60;
T_7 ;
    %load/vec4 v0xbc4d10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xbc4d10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xbc4d10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xbc4d10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbc4d10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xbc4d10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbc4d10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xb96c60;
T_8 ;
    %wait E_0xb91a20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbc4d10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc4d10_0, 4, 32;
    %load/vec4 v0xbc4e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xbc4d10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc4d10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbc4d10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc4d10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xbc4c70_0;
    %load/vec4 v0xbc4c70_0;
    %load/vec4 v0xbc4bd0_0;
    %xor;
    %load/vec4 v0xbc4c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xbc4d10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc4d10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xbc4d10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc4d10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/kmap2/iter0/response3/top_module.sv";
