Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 28 09:37:34 2020
| Host         : ceacmsfw running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_utilization -file lpgbtfpga_kcu105_10g24_top_utilization_placed.rpt -pb lpgbtfpga_kcu105_10g24_top_utilization_placed.pb
| Design       : lpgbtfpga_kcu105_10g24_top
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  8949 |     0 |    242400 |  3.69 |
|   LUT as Logic             |  8838 |     0 |    242400 |  3.65 |
|   LUT as Memory            |   111 |     0 |    112800 |  0.10 |
|     LUT as Distributed RAM |    48 |     0 |           |       |
|     LUT as Shift Register  |    63 |     0 |           |       |
| CLB Registers              | 11865 |     0 |    484800 |  2.45 |
|   Register as Flip Flop    | 11864 |     0 |    484800 |  2.45 |
|   Register as Latch        |     1 |     0 |    484800 | <0.01 |
| CARRY8                     |    87 |     0 |     30300 |  0.29 |
| F7 Muxes                   |   116 |     0 |    121200 |  0.10 |
| F8 Muxes                   |    14 |     0 |     60600 |  0.02 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 268   |          Yes |           - |          Set |
| 3791  |          Yes |           - |        Reset |
| 338   |          Yes |         Set |            - |
| 7468  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2169 |     0 |     30300 |  7.16 |
|   CLBL                                     |  1488 |     0 |           |       |
|   CLBM                                     |   681 |     0 |           |       |
| LUT as Logic                               |  8838 |     0 |    242400 |  3.65 |
|   using O5 output only                     |   277 |       |           |       |
|   using O6 output only                     |  6561 |       |           |       |
|   using O5 and O6                          |  2000 |       |           |       |
| LUT as Memory                              |   111 |     0 |    112800 |  0.10 |
|   LUT as Distributed RAM                   |    48 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    16 |       |           |       |
|     using O5 and O6                        |    32 |       |           |       |
|   LUT as Shift Register                    |    63 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    63 |       |           |       |
|     using O5 and O6                        |     0 |       |           |       |
| CLB Registers                              | 11865 |     0 |    484800 |  2.45 |
|   Register driven from within the CLB      |  6170 |       |           |       |
|   Register driven from outside the CLB     |  5695 |       |           |       |
|     LUT in front of the register is unused |  3904 |       |           |       |
|     LUT in front of the register is used   |  1791 |       |           |       |
| Unique Control Sets                        |   776 |       |     60600 |  1.28 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 44.5 |     0 |       600 |  7.42 |
|   RAMB36/FIFO*    |   44 |     0 |       600 |  7.33 |
|     RAMB36E2 only |   44 |       |           |       |
|   RAMB18          |    1 |     0 |      1200 |  0.08 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   17 |    17 |       520 |  3.27 |
| HPIOB            |   10 |    10 |       416 |  2.40 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    7 |     7 |       104 |  6.73 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    7 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       480 |  1.46 |
|   BUFGCE             |    3 |     0 |       240 |  1.25 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    4 |     0 |       120 |  3.33 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    2 |     2 |        20 | 10.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    2 |     2 |        10 | 20.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 7468 |            Register |
| FDCE          | 3790 |            Register |
| LUT6          | 2747 |                 CLB |
| LUT4          | 2650 |                 CLB |
| LUT3          | 2302 |                 CLB |
| LUT5          | 2070 |                 CLB |
| LUT2          |  966 |                 CLB |
| FDSE          |  338 |            Register |
| FDPE          |  268 |            Register |
| MUXF7         |  116 |                 CLB |
| LUT1          |  103 |                 CLB |
| CARRY8        |   87 |                 CLB |
| SRL16E        |   58 |                 CLB |
| RAMD32        |   56 |                 CLB |
| RAMB36E2      |   44 |           Block Ram |
| RAMD64E       |   16 |                 CLB |
| MUXF8         |   14 |                 CLB |
| OBUF          |   11 |                 I/O |
| RAMS32        |    8 |                 CLB |
| SRLC32E       |    5 |                 CLB |
| IBUFCTRL      |    5 |              Others |
| INBUF         |    4 |                 I/O |
| BUFG_GT       |    4 |               Clock |
| BUFG_GT_SYNC  |    3 |               Clock |
| BUFGCE        |    3 |               Clock |
| IBUFDS_GTE3   |    2 |            Advanced |
| GTHE3_CHANNEL |    2 |            Advanced |
| RAMB18E2      |    1 |           Block Ram |
| MMCME3_ADV    |    1 |               Clock |
| LDCE          |    1 |            Register |
| DIFFINBUF     |    1 |                 I/O |
| BSCANE2       |    1 |       Configuration |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| blk_mem_gen_0                     |    7 |
| xlx_ku_mgt_ip_10g24               |    1 |
| vio_0                             |    1 |
| temac_gbe_v9_0                    |    1 |
| gig_ethernet_pcs_pma_basex_156_25 |    1 |
| dbg_hub                           |    1 |
+-----------------------------------+------+


