Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Tue May 24 11:03:05 2016
| Host             : RM132B13 running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : RAT_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 36.963 (Junction temp exceeded!) |
| Dynamic (W)              | 36.476                           |
| Device Static (W)        | 0.487                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.812 |     1105 |       --- |             --- |
|   LUT as Logic           |     1.350 |      522 |     20800 |            2.50 |
|   LUT as Distributed RAM |     0.251 |       48 |      9600 |            0.50 |
|   CARRY4                 |     0.097 |       66 |      8150 |            0.80 |
|   F7/F8 Muxes            |     0.045 |       56 |     32600 |            0.17 |
|   Register               |     0.040 |      264 |     41600 |            0.63 |
|   BUFG                   |     0.029 |        3 |        32 |            9.37 |
|   Others                 |     0.000 |       42 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |        1 |      9600 |            0.01 |
| Signals                  |     2.239 |      797 |       --- |             --- |
| Block RAM                |     0.000 |      0.5 |        50 |            1.00 |
| I/O                      |    32.424 |       46 |       106 |           43.39 |
| Static Power             |     0.487 |          |           |                 |
| Total                    |    36.963 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.449 |       4.107 |      0.341 |
| Vccaux    |       1.800 |     1.240 |       1.186 |      0.053 |
| Vcco33    |       3.300 |     9.163 |       9.162 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| RAT_wrapper                 |    36.476 |
|   CPU                       |     2.635 |
|     alu_port                |     0.522 |
|     carry_flag              |     0.005 |
|     control_unit_port       |     0.135 |
|     interrupt_flag          |     0.000 |
|     pc_port                 |     0.067 |
|     prog_rom_port           |     0.391 |
|     reg_file_port           |     0.944 |
|       gen_ram_reg_0_31_0_0  |     0.061 |
|       gen_ram_reg_0_31_1_1  |     0.086 |
|       gen_ram_reg_0_31_2_2  |     0.090 |
|       gen_ram_reg_0_31_3_3  |     0.085 |
|       gen_ram_reg_0_31_4_4  |     0.109 |
|       gen_ram_reg_0_31_5_5  |     0.095 |
|       gen_ram_reg_0_31_6_6  |     0.095 |
|       gen_ram_reg_0_31_7_7  |     0.099 |
|     scr_port                |     0.223 |
|       gen_ram_reg_0_255_0_0 |     0.024 |
|       gen_ram_reg_0_255_1_1 |     0.032 |
|       gen_ram_reg_0_255_2_2 |     0.036 |
|       gen_ram_reg_0_255_3_3 |     0.023 |
|       gen_ram_reg_0_255_4_4 |     0.035 |
|       gen_ram_reg_0_255_5_5 |     0.020 |
|       gen_ram_reg_0_255_6_6 |     0.029 |
|       gen_ram_reg_0_255_7_7 |     0.021 |
|       gen_ram_reg_0_255_8_8 |     0.001 |
|       gen_ram_reg_0_255_9_9 |     0.002 |
|     shad_carry_flag         |     0.000 |
|     shad_zero_flag          |     0.000 |
|     sp_port                 |     0.348 |
|     zero_flag               |     0.000 |
|   PS2C_IOBUF_inst           |     0.000 |
|   VGA                       |     0.342 |
|     clock_div_inst0         |     0.053 |
|     pixel_gen_inst0         |     0.013 |
|       Ball                  |     0.004 |
|       face                  |     0.003 |
|       guy                   |     0.003 |
|       square                |     0.003 |
|     vga_sync_inst0          |     0.276 |
|   clk50M                    |     0.167 |
|   keyboard                  |     0.005 |
|   sevenseg                  |     0.782 |
|     my_clk                  |     0.156 |
|     my_conv                 |     0.418 |
+-----------------------------+-----------+


