# Ref: https://ieeexplore.ieee.org/document/4068926/

### Notes ###
# The FPGA-ASIC gap in measured using an empirical method that includes the results from many benchmark designs.
# Experiments run on an Altera Stratix II (SRAM, 2004 model) - 90nm CMOS tech node.
# Nominal supply voltage = 1.2V, Dual-Vt process.
# Focus on core logic (IOs ignor
# The power analysis does not include FPGAs' static power consumption
# Considering dynamic power consumption, both FPGA and ASIC are assumed to operate at the same frequency (e.g. 33 MHz for the benchmark designs mentioned in the paper).

typedef R+ : float r
	r > 0

define FPGA2ASIC_logic:
	asic_area : R+
    	asic_freq : R+
	asic_dpower: R+
	fpga_area : R+ 
    	fpga_freq : R+
	fpga_dpower: R+
	asic_area = fpga_area/35
	asic_freq = fpga_freq*3.4
	asic_dpower = fpga_dpower/14
	
define FPGA2ASIC_logic_dsp:
        asic_area : R+
        asic_freq : R+
        asic_dpower: R+
        fpga_area : R+
        fpga_freq : R+
        fpga_dpower: R+
        asic_area = fpga_area/25
        asic_freq = fpga_freq*3.5
        asic_dpower = fpga_dpower/12

define FPGA2ASIC_logic_memory:
        asic_area : R+
        asic_freq : R+
        asic_dpower: R+
        fpga_area : R+
        fpga_freq : R+
        fpga_dpower: R+
        asic_area = fpga_area/33
        asic_freq = fpga_freq*3.5
        asic_dpower = fpga_dpower/14

define FPGA2ASIC_logic_memory_dsp:
        asic_area : R+
        asic_freq : R+
        asic_dpower: R+
        fpga_area : R+
        fpga_freq : R+
        fpga_dpower: R+
        asic_area = fpga_area/18
        asic_freq = fpga_freq*3.0
        asic_dpower = fpga_dpower/7.1

    
