/*
 * Copyright (C) 2016 Access IS
 * Adapted from file by Russell King
 */

#include "imx6qdl-microsom.dtsi"
#include "imx6qdl-microsom-ar8035.dtsi"

#if 1

#if defined(__DTS_IMX6DL_PINFUNC_H)
#undef  MX6QDL_PAD_SD3_DAT6__GPIO6_IO18
#define MX6QDL_PAD_SD3_DAT6__GPIO6_IO18             0x32c 0x714 0x000 0x5 0x0 // Single Core
#elif defined(__DTS_IMX6Q_PINFUNC_H)
#undef  MX6QDL_PAD_SD3_DAT6__GPIO6_IO18
#define MX6QDL_PAD_SD3_DAT6__GPIO6_IO18             0x2ac 0x694 0x000 0x5 0x0 // Dual Core
#endif

#endif
/ {
	chosen {
		bootargs = "quiet console=ttymxc0,115200 root=/dev/mmcblk0p2 rw";
	};

	aliases {
		mxcfb0 = &mxcfb1;
	};

	regulators {
		compatible = "simple-bus";

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
                        regulator-max-microvolt = <1800000>;
                        regulator-always-on;
		};



		reg_1p5v: 1p5v {
                        compatible = "regulator-fixed";
                        regulator-name = "1P5V";
                        regulator-min-microvolt = <1500000>;
                        regulator-max-microvolt = <1500000>;
                        regulator-always-on;
                };


		reg_2p8v: 2p8v {
                        compatible = "regulator-fixed";
                        regulator-name = "2P8V";
                        regulator-min-microvolt = <2800000>;
                        regulator-max-microvolt = <2800000>;
                        regulator-always-on;
                };


		reg_usbh1_vbus: usb-h1-vbus {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <&gpio1 0 0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_ais_usbh1_vbus>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};

		reg_usbotg_vbus: usb-otg-vbus {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <&gpio3 22 0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_ais_usbotg_vbus>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};

		/*ASa: add WL_REG_ON for wifi power ctrl*/
		wlreg_on: wl-reg {
			compatible = "regulator-fixed";
 			regulator-min-microvolt = <3300000>;
 			regulator-max-microvolt = <3300000>;
 			regulator-name = "wlreg_on";
            pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_val_wifi_wlreg>;
 			gpio = <&gpio4 30 0>; /* WL_REG_ON */
 			startup-delay-us = <60000>; /* WL_REG_ON preferred is 60000: default 500 */
 			enable-active-high;
 			/*regulator-boot-on;*/
 			regulator-always-on;
		};

		/*ASa: add BT_REG_ON for Bluetooth power ctrl*/
		btreg_on: bt-reg {
			compatible = "regulator-fixed";
 			regulator-min-microvolt = <3300000>;
 			regulator-max-microvolt = <3300000>;
 			regulator-name = "btreg_on";
            pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_val_wifi_btreg>;
 			gpio = <&gpio6 18 0>; /* BT_REG_ON */
			startup-delay-us = <60000>;
 			enable-active-high;
 			/*regulator-boot-on;*/
 			regulator-always-on;
		};
	};

	bcmdhd_wlan {
		compatible = "android,bcmdhd_wlan";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_val_wifi>;
		gpios = <&gpio6 15 0>; /* WL_HOST_WAKE */
		wlreg_on-supply = <&wlreg_on>;
		btreg_on-supply = <&btreg_on>;
	};

	sound-sgtl5000 {
		audio-codec = <&sgtl5000>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT",
			"Ext Spk", "LINE_OUT";
		compatible = "fsl,imx-audio-sgtl5000";
		model = "On-board Codec";
		mux-ext-port = <5>;
		mux-int-port = <1>;
		ssi-controller = <&ssi1>;
	};


/*	sound-sgtl5000 {
		audio-codec = <&sgtl5000>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		compatible = "fsl,imx-audio-sgtl5000";
		model = "On-board Codec";
		mux-ext-port = <5>;
		mux-int-port = <1>;
		ssi-controller = <&ssi1>;
	};
*/

	sound-spdif {
		compatible = "fsl,imx-audio-spdif";
		model = "imx-spdif";
		spdif-controller = <&spdif>;
		spdif-out;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB24";
		mode_str ="ACCESS43";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	lcd: lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <1>;
		default_ifmt = "RGB24";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_1>;
		status = "okay";
	};


	backlight {
                compatible = "pwm-backlight";
                pwms = <&pwm3 0 5000000>;
                brightness-levels = <0  1  2  3  4  5  6  7  8  9

             10 11 12 13 14 15 16 17 18 19

             20 21 22 23 24 25 26 27 28 29

             30 31 32 33 34 35 36 37 38 39

             40 41 42 43 44 45 46 47 48 49

             50 51 52 53 54 55 56 57 58 59

             60 61 62 63 64 65 66 67 68 69

             70 71 72 73 74 75 76 77 78 79

             80 81 82 83 84 85 86 87 88 89

             90 91 92 93 94 95 96 97 98 99

            100>;
                default-brightness-level = <100>;
        };

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	pwrfail {
		compatible = "fsl";
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_val_pwrfail>;
		gpios = <&gpio2 10>; // PWRFAIL
		input;
	};
};


&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ais_i2c2>;
	status = "okay";

	ddc: imx6_hdmi_i2c@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ais_i2c3>;
	status = "okay";
};

&audmux {
	status = "okay";
};

&can1 {
	pinctrl-names = "default";
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ais_i2c1>;
	status = "okay";

	rtc: pcf8523@68 {
		compatible = "nxp,pcf8523";
		reg = <0x68>;
	};

	sgtl5000: sgtl5000@0a {
		clocks = <&clks 201>;
		compatible = "fsl,sgtl5000";
		pinctrl-0 = <&pinctrl_ais_sgtl5000>;
		pinctrl-names = "default";
		reg = <0x0a>;
		VDDA-supply = <&reg_3p3v>;
		VDDIO-supply = <&reg_3p3v>;
	};
};


&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;
	ais {
		pinctrl_hog: hoggrp {
			fsl,pins = <
//				MX6QDL_PAD_GPIO_1__GPIO1_IO01       0x400130b1  // USB_OTG_ID       USB_OTG_ID      (GPIO1)
//				MX6QDL_PAD_GPIO_3__GPIO1_IO03 		0x4001b0b1  // USB_H1_OC        RS232/485 H/Fn  (GPIO3)
//				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08     0x4001b0b1  //                  RS232/485 RXEN  (GPIO40)
//				MX6QDL_PAD_SD3_DAT7__GPIO6_IO17     0x4001b0b1  //                  RS232/485 485/232n (GPIO177)
//				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11     0x4001b0b1  //                  RS232/485 DXEN  (GPIO43)
//				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01     0x4001b0b1  //                  RS232/485 RB    (GPIO193)
//				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00     0x4001b0b1  //                  RS232/485 DZ    (GPIO192)
//				MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29 	0x4001b0b1 	// PWM1             PA_Enable       (GPIO125)
//				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00 	0x4001b0b1 	// EIM_WAIT         P1_C3_Prod_ID   (GPIO128)
//              MX6QDL_PAD_SD4_CLK__GPIO7_IO10      0x4001b0b1  // SD4_CLK          P32_C3_Prod_ID  (GPIO202)
//				MX6QDL_PAD_SD4_CMD__GPIO7_IO09   	0x4001b0b1 	// SD4_CMD          P34_C3_Prod_ID  (GPIO201)
//				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24  	0x4001b0b1 	// SPDIF_IN         P35_C3_Prod_ID  (GPIO24)
//				MX6QDL_PAD_EIM_DA13__GPIO3_IO13     0x4001b0b1  // DI1_D0_CS        DEBUG1 LED      (GPIO77)
//              MX6QDL_PAD_EIM_DA15__GPIO3_IO15     0x4001b0b1  // DI1_PIN01        DEBUG2 LED      (GPIO79)
			>;
		};


		pinctrl_ais_i2c1: ais-i2c1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4000a0b1 /*0x40000838 - old value*/
				MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4000a0b1
			>;
		};

		pinctrl_ais_i2c2: ais-i2c2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x40000839
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x40000839 /*0x4000a0b1 - old value*/
			>;
		};

		pinctrl_ais_i2c3: ais-i2c3 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__I2C3_SCL 0x40000838  /* 0x4001b8b1 */
				MX6QDL_PAD_EIM_D18__I2C3_SDA 0x40000838
			>;
		};

		pinctrl_ais_sgtl5000: ais-sgtl5000 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT19__AUD5_RXD 0x130b0 /*brk*/
				MX6QDL_PAD_KEY_COL0__AUD5_TXC 0x130b0 /*ok*/
				MX6QDL_PAD_KEY_ROW0__AUD5_TXD 0x110b0 /*brk*/
				MX6QDL_PAD_KEY_COL1__AUD5_TXFS 0x130b0 /*ok*/
				MX6QDL_PAD_GPIO_5__CCM_CLKO1 0x130b0
			>;
		};

		pinctrl_ais_spdif: ais-spdif {
			fsl,pins = <MX6QDL_PAD_GPIO_17__SPDIF_OUT 0x13091>;
		};

		pinctrl_ais_usbh1_vbus: ais-usbh1-vbus {
			fsl,pins = <MX6QDL_PAD_GPIO_0__GPIO1_IO00 0x1b0b0>;
		};

		pinctrl_ais_usbotg_id: ais-usbotg-id {
			/* can be switch for host or slave or OTG */
//			fsl,pins = <MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x13059>; /* 13059 - old value */
			fsl,pins = <MX6QDL_PAD_GPIO_1__USB_OTG_ID   0x1B0B0>; /* 13059 - old value */
		};

		pinctrl_ais_usbotg_vbus: ais-usbotg-vbus {
//	        fsl,pins = <MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x3030>;
            fsl,pins = <MX6QDL_PAD_EIM_D22__USB_OTG_PWR            0x000130B0>;
		};

		pinctrl_ais_usdhc2_aux: ais-usdhc2-aux {
			fsl,pins = <
				MX6QDL_PAD_GPIO_4__GPIO1_IO04    0x1f071
			>;
		};

		pinctrl_ais_usdhc2: ais-usdhc2 {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};

		pinctrl_ais_usdhc3: ais-usdhc3 {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
			>;
		};

		pinctrl_pwm3: pwm3grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b0b1
			>;
		};

	};

	ipu1 {
		pinctrl_ipu1_1: ipu1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_A16__IPU1_DI1_DISP_CLK      0x10
				MX6QDL_PAD_EIM_DA10__IPU1_DI1_PIN15        0x10
				MX6QDL_PAD_EIM_DA11__IPU1_DI1_PIN02        0x10
				MX6QDL_PAD_EIM_DA12__IPU1_DI1_PIN03        0x10
				MX6QDL_PAD_EIM_DA14__IPU1_DI1_D1_CS        0x10
//				MX6QDL_PAD_EIM_DA13__IPU1_DI1_D0_CS        0x10

				MX6QDL_PAD_EIM_DA9__IPU1_DISP1_DATA00  	   0x10
				MX6QDL_PAD_EIM_DA8__IPU1_DISP1_DATA01      0x10
				MX6QDL_PAD_EIM_DA7__IPU1_DISP1_DATA02      0x10
				MX6QDL_PAD_EIM_DA6__IPU1_DISP1_DATA03      0x10
				MX6QDL_PAD_EIM_DA5__IPU1_DISP1_DATA04      0x10
				MX6QDL_PAD_EIM_DA4__IPU1_DISP1_DATA05      0x10
				MX6QDL_PAD_EIM_DA3__IPU1_DISP1_DATA06      0x10
				MX6QDL_PAD_EIM_DA2__IPU1_DISP1_DATA07      0x10

				MX6QDL_PAD_EIM_DA1__IPU1_DISP1_DATA08      0x10
				MX6QDL_PAD_EIM_DA0__IPU1_DISP1_DATA09      0x10
				MX6QDL_PAD_EIM_EB1__IPU1_DISP1_DATA10      0x10
				MX6QDL_PAD_EIM_EB0__IPU1_DISP1_DATA11      0x10
				MX6QDL_PAD_EIM_A17__IPU1_DISP1_DATA12      0x10
				MX6QDL_PAD_EIM_A18__IPU1_DISP1_DATA13      0x10
				MX6QDL_PAD_EIM_A19__IPU1_DISP1_DATA14      0x10
				MX6QDL_PAD_EIM_A20__IPU1_DISP1_DATA15      0x10

				MX6QDL_PAD_EIM_A21__IPU1_DISP1_DATA16      0x10
				MX6QDL_PAD_EIM_A22__IPU1_DISP1_DATA17      0x10
				MX6QDL_PAD_EIM_A23__IPU1_DISP1_DATA18      0x10
				MX6QDL_PAD_EIM_A24__IPU1_DISP1_DATA19      0x10
				MX6QDL_PAD_EIM_D31__IPU1_DISP1_DATA20      0x10
				MX6QDL_PAD_EIM_D30__IPU1_DISP1_DATA21      0x10
				MX6QDL_PAD_EIM_D26__IPU1_DISP1_DATA22      0x10
				MX6QDL_PAD_EIM_D27__IPU1_DISP1_DATA23      0x10
			>;
		};
	};


	val {
		pinctrl_val_uart1: VAL-uart1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
//				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00	        0x1b0b1 /*RTS*/
//				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01    	0x1b0b1 /*CTS*/
//				MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 	0x1b0b1 /*DTR*/
//				MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 	0x1b0b1 *//*DSR*/
			>;
		};

		pinctrl_val_uart2: VAL-uart2 {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B    0x1b0b0 /*RTS*/
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B    0x1b0b0 /*CTS*/
//				MX6QDL_PAD_SD4_DAT5__GPIO2_IO13         0x1b0b1 /*RTS*/
//				MX6QDL_PAD_SD4_DAT6__GPIO2_IO14         0x1b0b1 /*CTS*/
//				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08         0x1b0b1 /*DSR*/
//				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11         0x1b0b1 /*DTR*/
			>;
		};

		pinctrl_val_uart3: VAL-uart3 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
				/*MX6QDL_PAD_SD4_DAT5__UART2_RTS_B        0x1b0b1
//				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B        0x1b0b1
//				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08         0x1b0b1 /*DSR*/
//				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11         0x1b0b1 /*DTR*/
			>;
		};



		pinctrl_val_ecspi2_1: ecspi2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_OE__ECSPI2_MISO 		0x100b1
				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 	0x100b1
				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 	0x100b1
				MX6QDL_PAD_EIM_RW__ECSPI2_SS0 		0x100b1
			>;

		};

        pinctrl_val_wifi: VAL-wifi {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15	0x1b030
//				MX6QDL_PAD_KEY_COL4__GPIO4_IO14 	0x1b0b1
			>;

		};

        pinctrl_val_wifi_wlreg: VAL-wifi-wlreg {
			fsl,pins = <
//				MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 	0x1b0b1
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30	0x30
			>;
		};

        pinctrl_val_wifi_btreg: VAL-wifi-btreg {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 	0x30
			/*	MX6QDL_PAD_SD4_DAT3__GPIO2_IO11         0x1b0b1*/
			>;

		};


		pinctrl_val_pwrfail: VAL-pwrfail {
            fsl,pins = <
                MX6QDL_PAD_SD4_DAT2__GPIO2_IO10     0x1b030
            >;
        };

        pinctrl_val_rs485 {
            fsl,pins = <
                // TBD - board to be respun to make UART pins consistent for
                //  handshaking in hardware if possible.
            >;
        };

	};

};



&spdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ais_spdif>;
	clocks = <&clks 197>, <&clks 0>,
		 <&clks 197>, <&clks 0>,
		 <&clks 0>,   <&clks 0>,
		 <&clks 0>,   <&clks 0>,
		 <&clks 0>;
	clock-names = "core",  "rxtx0",
		      "rxtx1", "rxtx2",
		      "rxtx3", "rxtx4",
		      "rxtx5", "rxtx6",
		      "rxtx7";
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&usbh1 {
	disable-over-current;
	vbus-supply = <&reg_usbh1_vbus>;
	status = "okay";
};

&usbotg {
	disable-over-current;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ais_usbotg_id>;
	vbus-supply = <&reg_usbotg_vbus>;
	dr_mode = "host";
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <
		&pinctrl_ais_usdhc2_aux
		&pinctrl_ais_usdhc2
	>;
	bus-width = <4>;
	/*cd-gpios = <&gpio1 4 0>;*/
	no-1-8-v;
	pm-ignore-notify;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
};


&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <
		&pinctrl_ais_usdhc3
	>;
	bus-width = <4>;
//	cd-gpios = <&gpio1 4 0>;
	no-1-8-v;
	pm-ignore-notify;
	keep-power-in-suspend;
//	cd-broken;
	enable-sdio-wakeup;
	max-frequency = <1000000>;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
};


&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0xf>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
};



&pwm1 {
        pinctrl-names = "default";
        status = "disabled";
};

&pwm2 {
        pinctrl-names = "default";
        status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
        status = "okay";
	/*backlight*/
};

&pwm4 {
        status = "disabled";
};

/* UART1 - DSR connected to BCM43438 bt_reg_on */
/* UART1 - DTR connected to 232/485 transceiver */
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_val_uart1>;
	fsl;
//  rts-gpios = <&gpio7  0 0>;
//	cts-gpios = <&gpio7  1 0>;
//	dtr-gpios = <&gpio6 17 0>;
//	dsr-gpios = <&gpio6 18 0>;
	status = "okay";
};

/* UART2 - DSR connected to 232/485 transceiver */
/* UART2 - DTR connected to 232/485 transceiver */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_val_uart2>;
	fsl,uart-has-rtscts;
//	rts-gpios = <&gpio2 14 0>;
//	cts-gpios = <&gpio2 13 0>;
//	dtr-gpios = <&gpio2 11 0>;
//	dsr-gpios = <&gpio2  8 0>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_val_uart3>;
//	fsl,uart-has-gpio-rtscts;
//	rts-gpios = <&gpio7  0 0>;
//	cts-gpios = <&gpio7  1 0>;
//	dtr-gpios = <&gpio6 17 0>;
//	dsr-gpios = <&gpio6 18 0>;*/
	status = "okay";
};



