/* structural SystemC generated by gnetlist */
/* WARNING: This is a generated file, edits */
/*        made here will be lost next time  */
/*        you run gnetlist!                 */
/* Id ........gnet-systemc.scm (04/09/2003) */
/* Source...../home/geda/gnet-systemc.scm   */
/* Revision...0.3 (23/09/2003)              */
/* Author.....Jaume Masip                   */

#include "systemc.h"
#include "vpulse.h"
#include "CAPACITOR.h"
#include "model.h"
#include "RESISTOR.h"
#include "PMOS_TRANSISTOR.h"
#include "LVD.h"
#include "RESISTOR.h"
#include "VOLTAGE_SOURCE.h"
#include "RESISTOR.h"
#include "CAPACITOR.h"
#include "RESISTOR.h"

SC_MODULE (not found)
{

/* Port directions begin here */

/* Wires from the design */
sc_signal<0> Vdd1;
sc_signal<0> GND;
sc_signal<0> LVH;
sc_signal<0> i;
sc_signal<0> p;
sc_signal<0> m;


/* Package instantiations */
vpulse V1;
CAPACITOR Cm;
model A1;
RESISTOR Rt;
PMOS_TRANSISTOR M1;
LVD X1;
RESISTOR Rlp;
VOLTAGE_SOURCE Vdd;
RESISTOR Rlm;
CAPACITOR Cp;
RESISTOR Rb;

SC_CTOR(not found):
    V1("V1"),
    Cm("Cm"),
    A1("A1"),
    Rt("Rt"),
    M1("M1"),
    X1("X1"),
    Rlp("Rlp"),
    Vdd("Vdd"),
    Rlm("Rlm"),
    Cp("Cp"),
    Rb("Rb")
  {
    V1.1(i);
    V1.2(GND);

    Cm.1(m);
    Cm.2(GND);

    Rt.2(m);
    Rt.1(p);

    M1.S(Vdd1);
    M1.B(Vdd1);
    M1.D(LVH);
    M1.G(LVH);

    X1.4(m);
    X1.5(p);
    X1.1(i);
    X1.3(LVH);
    X1.2(GND);
    X1.6(Vdd1);
    X1.7(GND);

    Rlp.2(Vdd1);
    Rlp.1(p);

    Vdd.1(Vdd1);
    Vdd.2(GND);

    Rlm.2(GND);
    Rlm.1(m);

    Cp.1(p);
    Cp.2(GND);

    Rb.2(LVH);
    Rb.1(GND);
  }
};

