benchmarking
cocotb
designbench
Designbench
Dhrystone
sandboxed
stderr
stdout
subcommand
subdirectories
subdirectory
submodule
submodules
symlink
symlinks
Ccache
verilation
symlinking
globbing
labelled
pre
plusargs
judgement
heterogenous
executables
runnable
scalable

SystemVerilog
testbench
testbenches
toolchain
toolchains
VeeR
verilate
verilated
verilating
verilator
Verilog
