INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_crossbar_v2_1_21_addr_arbiter
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_crossbar_v2_1_21_addr_arbiter_0
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_crossbar_v2_1_21_arbiter_resp
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_crossbar_v2_1_21_arbiter_resp_5
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_crossbar_v2_1_21_axi_crossbar
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_crossbar_v2_1_21_crossbar
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_crossbar_v2_1_21_decerr_slave
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_crossbar_v2_1_21_si_transactor
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_crossbar_v2_1_21_si_transactor__parameterized0
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_crossbar_v2_1_21_splitter
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_crossbar_v2_1_21_splitter_3
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_crossbar_v2_1_21_wdata_router
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_data_fifo_v2_1_19_axic_reg_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0_4
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_register_slice_v2_1_20_axi_register_slice
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_register_slice_v2_1_20_axi_register_slice_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_register_slice_v2_1_20_axi_register_slice_2
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_register_slice_v2_1_20_axic_register_slice__parameterized1
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_register_slice_v2_1_20_axic_register_slice__parameterized1_6
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_register_slice_v2_1_20_axic_register_slice__parameterized1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_register_slice_v2_1_20_axic_register_slice__parameterized2
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_register_slice_v2_1_20_axic_register_slice__parameterized2_7
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2_axi_register_slice_v2_1_20_axic_register_slice__parameterized2_9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-311] analyzing module axi_clock_converter_axi_clock_converter_v2_1_19_axi_clock_converter
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_async_rst__10
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_async_rst__11
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_async_rst__12
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_async_rst__13
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_async_rst__5
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_async_rst__6
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_async_rst__7
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_async_rst__8
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_async_rst__9
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_gray__10
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_gray__11
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_gray__12
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_gray__13
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_gray__14
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_gray__15
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_gray__16
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_gray__17
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_gray__18
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single__3
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single__4
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single__parameterized1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single__parameterized1__10
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single__parameterized1__11
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single__parameterized1__12
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single__parameterized1__13
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single__parameterized1__14
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single__parameterized1__15
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single__parameterized1__16
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single__parameterized1__17
INFO: [VRFC 10-311] analyzing module axi_clock_converter_xpm_cdc_single__parameterized1__18
INFO: [VRFC 10-311] analyzing module axi_clock_converter_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module axi_clock_converter_clk_x_pntrs__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_clk_x_pntrs__xdcDup__2
INFO: [VRFC 10-311] analyzing module axi_clock_converter_clk_x_pntrs__xdcDup__3
INFO: [VRFC 10-311] analyzing module axi_clock_converter_clk_x_pntrs__xdcDup__4
INFO: [VRFC 10-311] analyzing module axi_clock_converter_dmem
INFO: [VRFC 10-311] analyzing module axi_clock_converter_dmem_24
INFO: [VRFC 10-311] analyzing module axi_clock_converter_dmem__parameterized0
INFO: [VRFC 10-311] analyzing module axi_clock_converter_dmem__parameterized1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_dmem__parameterized2
INFO: [VRFC 10-311] analyzing module axi_clock_converter_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module axi_clock_converter_fifo_generator_ramfifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_clock_converter_fifo_generator_ramfifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_fifo_generator_ramfifo__parameterized2
INFO: [VRFC 10-311] analyzing module axi_clock_converter_fifo_generator_ramfifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_fifo_generator_top
INFO: [VRFC 10-311] analyzing module axi_clock_converter_fifo_generator_top__parameterized0
INFO: [VRFC 10-311] analyzing module axi_clock_converter_fifo_generator_top__parameterized1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_fifo_generator_top__parameterized2
INFO: [VRFC 10-311] analyzing module axi_clock_converter_fifo_generator_top__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module axi_clock_converter_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module axi_clock_converter_memory
INFO: [VRFC 10-311] analyzing module axi_clock_converter_memory_23
INFO: [VRFC 10-311] analyzing module axi_clock_converter_memory__parameterized0
INFO: [VRFC 10-311] analyzing module axi_clock_converter_memory__parameterized1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_memory__parameterized2
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_bin_cntr_13
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_bin_cntr_20
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_bin_cntr_29
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_bin_cntr_6
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_fwft
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_fwft_11
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_fwft_18
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_fwft_27
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_fwft_4
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_logic
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_logic_0
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_logic_14
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_logic_21
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_logic_7
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_status_flags_as_12
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_status_flags_as_19
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_status_flags_as_28
INFO: [VRFC 10-311] analyzing module axi_clock_converter_rd_status_flags_as_5
INFO: [VRFC 10-311] analyzing module axi_clock_converter_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module axi_clock_converter_reset_blk_ramfifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_reset_blk_ramfifo__xdcDup__2
INFO: [VRFC 10-311] analyzing module axi_clock_converter_reset_blk_ramfifo__xdcDup__3
INFO: [VRFC 10-311] analyzing module axi_clock_converter_reset_blk_ramfifo__xdcDup__4
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_bin_cntr_10
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_bin_cntr_17
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_bin_cntr_26
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_bin_cntr_3
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_logic
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_logic_1
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_logic_15
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_logic_22
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_logic_8
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_status_flags_as_16
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_status_flags_as_2
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_status_flags_as_25
INFO: [VRFC 10-311] analyzing module axi_clock_converter_wr_status_flags_as_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/bridge_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/d_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_cache
WARNING: [VRFC 10-3380] identifier 'index' is used before its declaration [C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/d_cache.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/d_sram_to_sram_like.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_sram_to_sram_like
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/dataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/divider_primary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_primary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/i_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/i_sram_to_sram_like.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_sram_to_sram_like
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mem_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mult_primary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_primary
INFO: [VRFC 10-2458] undeclared symbol mult_ce, assumed default net type wire [C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mult_primary.v:118]
INFO: [VRFC 10-2458] undeclared symbol multu_ce, assumed default net type wire [C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mult_primary.v:119]
INFO: [VRFC 10-2458] undeclared symbol signed_result, assumed default net type wire [C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mult_primary.v:127]
INFO: [VRFC 10-2458] undeclared symbol unsigned_result, assumed default net type wire [C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mult_primary.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/WZC/Vivado_projects/n4ddr/perf_test_v0.01/soc_axi_perf_demo/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
