{"vcs1":{"timestamp_begin":1682277941.315166655, "rt":0.73, "ut":0.18, "st":0.14}}
{"vcselab":{"timestamp_begin":1682277942.116442623, "rt":1.11, "ut":0.23, "st":0.25}}
{"link":{"timestamp_begin":1682277943.277787979, "rt":1.56, "ut":0.06, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682277941.021983754}
{"VCS_COMP_START_TIME": 1682277941.021983754}
{"VCS_COMP_END_TIME": 1682277945.576950622}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338324}}
{"stitch_vcselab": {"peak_mem": 238988}}
