--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml atlys_lab_video.twx atlys_lab_video.ncd -o
atlys_lab_video.twr atlys_lab_video.pcf -ucf constraints.ucf

Design file:              atlys_lab_video.ncd
Physical constraint file: atlys_lab_video.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_DCM_serialize/CLKIN
  Logical resource: inst_DCM_serialize/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: inst_DCM_serialize_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_DCM_serialize/CLKIN
  Logical resource: inst_DCM_serialize/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: inst_DCM_serialize_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_DCM_pixel/CLKIN
  Logical resource: inst_DCM_pixel/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: inst_DCM_pixel_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "serialize_clk_n" derived from  NET 
"clk_IBUFG" PERIOD = 10 ns HIGH 50%;  divided by 1.25 to 8 nS and duty cycle 
corrected to HIGH 4 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.670ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "serialize_clk_n" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS 

--------------------------------------------------------------------------------
Slack: 5.330ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: inst_DCM_serialize/CLKFX180
  Logical resource: inst_DCM_serialize/CLKFX180
  Location pin: DCM_X0Y6.CLKFX180
  Clock network: serialize_clk_n
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: serialize_clk_n_BUFG/I0
  Logical resource: serialize_clk_n_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: serialize_clk_n
--------------------------------------------------------------------------------
Slack: 6.597ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: blue_s/CLK1
  Logical resource: inst_dvid/ODDR2_blue/CK1
  Location pin: OLOGIC_X12Y119.CLK1
  Clock network: serialize_clk_n_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "serialize_clk" derived from  NET 
"clk_IBUFG" PERIOD = 10 ns HIGH 50%;  divided by 1.25 to 8 nS and duty cycle 
corrected to HIGH 4 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 372 paths analyzed, 102 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.312ns.
--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_blue_0 (SLICE_X30Y90.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_dvid/latched_blue_0 (FF)
  Destination:          inst_dvid/shift_blue_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.770ns (Levels of Logic = 1)
  Clock Path Skew:      -0.537ns (3.400 - 3.937)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 8.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: inst_dvid/latched_blue_0 to inst_dvid/shift_blue_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y90.AQ      Tcko                  0.391   inst_dvid/latched_blue<3>
                                                       inst_dvid/latched_blue_0
    SLICE_X30Y90.A2      net (fanout=1)        3.090   inst_dvid/latched_blue<0>
    SLICE_X30Y90.CLK     Tas                   0.289   inst_dvid/shift_blue<6>
                                                       inst_dvid/Mmux_GND_44_o_latched_blue[9]_mux_7_OUT11
                                                       inst_dvid/shift_blue_0
    -------------------------------------------------  ---------------------------
    Total                                      3.770ns (0.680ns logic, 3.090ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_blue_7 (SLICE_X30Y90.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_dvid/latched_blue_7 (FF)
  Destination:          inst_dvid/shift_blue_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.770ns (Levels of Logic = 1)
  Clock Path Skew:      -0.537ns (3.400 - 3.937)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 8.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: inst_dvid/latched_blue_7 to inst_dvid/shift_blue_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y90.DMUX    Tshcko                0.461   inst_dvid/latched_blue<3>
                                                       inst_dvid/latched_blue_7
    SLICE_X30Y90.D2      net (fanout=1)        3.155   inst_dvid/latched_blue<7>
    SLICE_X30Y90.CLK     Tas                   0.154   inst_dvid/shift_blue<6>
                                                       inst_dvid/Mmux_GND_44_o_latched_blue[9]_mux_7_OUT81
                                                       inst_dvid/shift_blue_7
    -------------------------------------------------  ---------------------------
    Total                                      3.770ns (0.615ns logic, 3.155ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_green_0 (SLICE_X26Y82.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_dvid/latched_green_0 (FF)
  Destination:          inst_dvid/shift_green_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 1)
  Clock Path Skew:      -0.538ns (3.427 - 3.965)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 8.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: inst_dvid/latched_green_0 to inst_dvid/shift_green_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y81.AQ      Tcko                  0.447   inst_dvid/latched_green<3>
                                                       inst_dvid/latched_green_0
    SLICE_X26Y82.A4      net (fanout=1)        2.734   inst_dvid/latched_green<0>
    SLICE_X26Y82.CLK     Tas                   0.289   inst_dvid/shift_green<6>
                                                       inst_dvid/Mmux_GND_44_o_latched_green[9]_mux_6_OUT11
                                                       inst_dvid/shift_green_0
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (0.736ns logic, 2.734ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "serialize_clk" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS 

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_red_0 (SLICE_X29Y91.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_dvid/latched_red_0 (FF)
  Destination:          inst_dvid/shift_red_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (2.290 - 2.187)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 0.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Minimum Data Path at Fast Process Corner: inst_dvid/latched_red_0 to inst_dvid/shift_red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y85.AQ      Tcko                  0.234   inst_dvid/latched_red<3>
                                                       inst_dvid/latched_red_0
    SLICE_X29Y91.B4      net (fanout=1)        0.701   inst_dvid/latched_red<0>
    SLICE_X29Y91.CLK     Tah         (-Th)    -0.215   inst_dvid/shift_red<4>
                                                       inst_dvid/Mmux_GND_44_o_latched_red[9]_mux_5_OUT11
                                                       inst_dvid/shift_red_0
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (0.449ns logic, 0.701ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_red_3 (SLICE_X29Y91.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_dvid/latched_red_3 (FF)
  Destination:          inst_dvid/shift_red_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (2.290 - 2.187)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 0.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Minimum Data Path at Fast Process Corner: inst_dvid/latched_red_3 to inst_dvid/shift_red_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y85.DQ      Tcko                  0.234   inst_dvid/latched_red<3>
                                                       inst_dvid/latched_red_3
    SLICE_X29Y91.C3      net (fanout=1)        0.779   inst_dvid/latched_red<3>
    SLICE_X29Y91.CLK     Tah         (-Th)    -0.155   inst_dvid/shift_red<4>
                                                       inst_dvid/Mmux_GND_44_o_latched_red[9]_mux_5_OUT41
                                                       inst_dvid/shift_red_3
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.389ns logic, 0.779ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_red_8 (SLICE_X32Y80.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_dvid/latched_red_8 (FF)
  Destination:          inst_dvid/shift_red_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (2.273 - 2.213)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 0.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Minimum Data Path at Fast Process Corner: inst_dvid/latched_red_8 to inst_dvid/shift_red_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.BQ      Tcko                  0.234   inst_dvid/latched_red<9>
                                                       inst_dvid/latched_red_8
    SLICE_X32Y80.B2      net (fanout=1)        0.740   inst_dvid/latched_red<8>
    SLICE_X32Y80.CLK     Tah         (-Th)    -0.190   inst_dvid/shift_red<8>
                                                       inst_dvid/Mmux_GND_44_o_latched_red[9]_mux_5_OUT91
                                                       inst_dvid/shift_red_8
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (0.424ns logic, 0.740ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "serialize_clk" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS 

--------------------------------------------------------------------------------
Slack: 5.330ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: inst_DCM_serialize/CLKFX
  Logical resource: inst_DCM_serialize/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: serialize_clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: serialize_clk_BUFG/I0
  Logical resource: serialize_clk_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: serialize_clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: blue_s/CLK0
  Logical resource: inst_dvid/ODDR2_blue/CK0
  Location pin: OLOGIC_X12Y119.CLK0
  Clock network: serialize_clk_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pixel_clk" derived from  NET 
"clk_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS and duty 
cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8379 paths analyzed, 454 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.164ns.
--------------------------------------------------------------------------------

Paths for end point vga_inst/v_sync_inst/row_buf_reg_6 (SLICE_X17Y68.D1), 103 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/v_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/v_sync_inst/row_buf_reg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.618ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.238 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/v_sync_inst/count_reg_3 to vga_inst/v_sync_inst/row_buf_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y69.AQ      Tcko                  0.391   vga_inst/v_sync_inst/count_reg<6>
                                                       vga_inst/v_sync_inst/count_reg_3
    SLICE_X13Y70.D1      net (fanout=6)        0.870   vga_inst/v_sync_inst/count_reg<3>
    SLICE_X13Y70.D       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_8_o<10>11
    SLICE_X13Y70.B2      net (fanout=2)        0.444   vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_8_o<10>1
    SLICE_X13Y70.B       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_14_o<10>
    SLICE_X13Y70.C4      net (fanout=3)        0.306   vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_14_o
    SLICE_X13Y70.C       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd2-In1
    SLICE_X16Y69.A3      net (fanout=8)        0.744   vga_inst/v_sync_inst/state_next<1>
    SLICE_X16Y69.A       Tilo                  0.205   vga_inst/v_sync_inst/count_reg<2>
                                                       vga_inst/v_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X15Y69.D4      net (fanout=11)       0.461   vga_inst/v_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X15Y69.D       Tilo                  0.259   vga_inst/v_sync_inst/count_reg<6>
                                                       vga_inst/v_sync_inst/Mmux_count_next81
    SLICE_X17Y68.D1      net (fanout=1)        0.839   vga_inst/v_sync_inst/count_next<6>
    SLICE_X17Y68.CLK     Tas                   0.322   vga_inst/v_sync_inst/row_buf_reg<6>
                                                       vga_inst/v_sync_inst/Mmux_row_next81
                                                       vga_inst/v_sync_inst/row_buf_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.618ns (1.954ns logic, 3.664ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/v_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/v_sync_inst/row_buf_reg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.533ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.238 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/v_sync_inst/count_reg_3 to vga_inst/v_sync_inst/row_buf_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y69.AQ      Tcko                  0.391   vga_inst/v_sync_inst/count_reg<6>
                                                       vga_inst/v_sync_inst/count_reg_3
    SLICE_X13Y70.D1      net (fanout=6)        0.870   vga_inst/v_sync_inst/count_reg<3>
    SLICE_X13Y70.D       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_8_o<10>11
    SLICE_X13Y70.B2      net (fanout=2)        0.444   vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_8_o<10>1
    SLICE_X13Y70.B       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_14_o<10>
    SLICE_X12Y70.C6      net (fanout=3)        0.290   vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_14_o
    SLICE_X12Y70.CMUX    Tilo                  0.343   vga_inst/v_sync_inst/state_reg_FSM_FFd3
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd3-In5_G
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd3-In5
    SLICE_X16Y69.A6      net (fanout=8)        0.591   vga_inst/v_sync_inst/state_next<0>
    SLICE_X16Y69.A       Tilo                  0.205   vga_inst/v_sync_inst/count_reg<2>
                                                       vga_inst/v_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X15Y69.D4      net (fanout=11)       0.461   vga_inst/v_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X15Y69.D       Tilo                  0.259   vga_inst/v_sync_inst/count_reg<6>
                                                       vga_inst/v_sync_inst/Mmux_count_next81
    SLICE_X17Y68.D1      net (fanout=1)        0.839   vga_inst/v_sync_inst/count_next<6>
    SLICE_X17Y68.CLK     Tas                   0.322   vga_inst/v_sync_inst/row_buf_reg<6>
                                                       vga_inst/v_sync_inst/Mmux_row_next81
                                                       vga_inst/v_sync_inst/row_buf_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (2.038ns logic, 3.495ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/v_sync_inst/count_reg_2 (FF)
  Destination:          vga_inst/v_sync_inst/row_buf_reg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.528ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.149 - 0.156)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/v_sync_inst/count_reg_2 to vga_inst/v_sync_inst/row_buf_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y69.DQ      Tcko                  0.408   vga_inst/v_sync_inst/count_reg<2>
                                                       vga_inst/v_sync_inst/count_reg_2
    SLICE_X13Y70.D3      net (fanout=4)        0.763   vga_inst/v_sync_inst/count_reg<2>
    SLICE_X13Y70.D       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_8_o<10>11
    SLICE_X13Y70.B2      net (fanout=2)        0.444   vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_8_o<10>1
    SLICE_X13Y70.B       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_14_o<10>
    SLICE_X13Y70.C4      net (fanout=3)        0.306   vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_14_o
    SLICE_X13Y70.C       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd2-In1
    SLICE_X16Y69.A3      net (fanout=8)        0.744   vga_inst/v_sync_inst/state_next<1>
    SLICE_X16Y69.A       Tilo                  0.205   vga_inst/v_sync_inst/count_reg<2>
                                                       vga_inst/v_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X15Y69.D4      net (fanout=11)       0.461   vga_inst/v_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X15Y69.D       Tilo                  0.259   vga_inst/v_sync_inst/count_reg<6>
                                                       vga_inst/v_sync_inst/Mmux_count_next81
    SLICE_X17Y68.D1      net (fanout=1)        0.839   vga_inst/v_sync_inst/count_next<6>
    SLICE_X17Y68.CLK     Tas                   0.322   vga_inst/v_sync_inst/row_buf_reg<6>
                                                       vga_inst/v_sync_inst/Mmux_row_next81
                                                       vga_inst/v_sync_inst/row_buf_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.528ns (1.971ns logic, 3.557ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/v_sync_inst/row_buf_reg_2 (SLICE_X17Y68.B2), 99 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/v_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/v_sync_inst/row_buf_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.498ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.238 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/v_sync_inst/count_reg_3 to vga_inst/v_sync_inst/row_buf_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y69.AQ      Tcko                  0.391   vga_inst/v_sync_inst/count_reg<6>
                                                       vga_inst/v_sync_inst/count_reg_3
    SLICE_X13Y70.D1      net (fanout=6)        0.870   vga_inst/v_sync_inst/count_reg<3>
    SLICE_X13Y70.D       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_8_o<10>11
    SLICE_X13Y70.B2      net (fanout=2)        0.444   vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_8_o<10>1
    SLICE_X13Y70.B       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_14_o<10>
    SLICE_X13Y70.C4      net (fanout=3)        0.306   vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_14_o
    SLICE_X13Y70.C       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd2-In1
    SLICE_X16Y69.A3      net (fanout=8)        0.744   vga_inst/v_sync_inst/state_next<1>
    SLICE_X16Y69.A       Tilo                  0.205   vga_inst/v_sync_inst/count_reg<2>
                                                       vga_inst/v_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X16Y69.D3      net (fanout=11)       0.299   vga_inst/v_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X16Y69.D       Tilo                  0.205   vga_inst/v_sync_inst/count_reg<2>
                                                       vga_inst/v_sync_inst/Mmux_count_next41
    SLICE_X17Y68.B2      net (fanout=1)        0.935   vga_inst/v_sync_inst/count_next<2>
    SLICE_X17Y68.CLK     Tas                   0.322   vga_inst/v_sync_inst/row_buf_reg<6>
                                                       vga_inst/v_sync_inst/Mmux_row_next41
                                                       vga_inst/v_sync_inst/row_buf_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.498ns (1.900ns logic, 3.598ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/v_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/v_sync_inst/row_buf_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.238 - 0.249)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/v_sync_inst/count_reg_3 to vga_inst/v_sync_inst/row_buf_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y69.AQ      Tcko                  0.391   vga_inst/v_sync_inst/count_reg<6>
                                                       vga_inst/v_sync_inst/count_reg_3
    SLICE_X13Y70.D1      net (fanout=6)        0.870   vga_inst/v_sync_inst/count_reg<3>
    SLICE_X13Y70.D       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_8_o<10>11
    SLICE_X13Y70.B2      net (fanout=2)        0.444   vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_8_o<10>1
    SLICE_X13Y70.B       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_14_o<10>
    SLICE_X12Y70.C6      net (fanout=3)        0.290   vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_14_o
    SLICE_X12Y70.CMUX    Tilo                  0.343   vga_inst/v_sync_inst/state_reg_FSM_FFd3
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd3-In5_G
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd3-In5
    SLICE_X16Y69.A6      net (fanout=8)        0.591   vga_inst/v_sync_inst/state_next<0>
    SLICE_X16Y69.A       Tilo                  0.205   vga_inst/v_sync_inst/count_reg<2>
                                                       vga_inst/v_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X16Y69.D3      net (fanout=11)       0.299   vga_inst/v_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X16Y69.D       Tilo                  0.205   vga_inst/v_sync_inst/count_reg<2>
                                                       vga_inst/v_sync_inst/Mmux_count_next41
    SLICE_X17Y68.B2      net (fanout=1)        0.935   vga_inst/v_sync_inst/count_next<2>
    SLICE_X17Y68.CLK     Tas                   0.322   vga_inst/v_sync_inst/row_buf_reg<6>
                                                       vga_inst/v_sync_inst/Mmux_row_next41
                                                       vga_inst/v_sync_inst/row_buf_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.413ns (1.984ns logic, 3.429ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/v_sync_inst/count_reg_2 (FF)
  Destination:          vga_inst/v_sync_inst/row_buf_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.408ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.149 - 0.156)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/v_sync_inst/count_reg_2 to vga_inst/v_sync_inst/row_buf_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y69.DQ      Tcko                  0.408   vga_inst/v_sync_inst/count_reg<2>
                                                       vga_inst/v_sync_inst/count_reg_2
    SLICE_X13Y70.D3      net (fanout=4)        0.763   vga_inst/v_sync_inst/count_reg<2>
    SLICE_X13Y70.D       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_8_o<10>11
    SLICE_X13Y70.B2      net (fanout=2)        0.444   vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_8_o<10>1
    SLICE_X13Y70.B       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_14_o<10>
    SLICE_X13Y70.C4      net (fanout=3)        0.306   vga_inst/v_sync_inst/count_reg[10]_GND_17_o_equal_14_o
    SLICE_X13Y70.C       Tilo                  0.259   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd2-In1
    SLICE_X16Y69.A3      net (fanout=8)        0.744   vga_inst/v_sync_inst/state_next<1>
    SLICE_X16Y69.A       Tilo                  0.205   vga_inst/v_sync_inst/count_reg<2>
                                                       vga_inst/v_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X16Y69.D3      net (fanout=11)       0.299   vga_inst/v_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X16Y69.D       Tilo                  0.205   vga_inst/v_sync_inst/count_reg<2>
                                                       vga_inst/v_sync_inst/Mmux_count_next41
    SLICE_X17Y68.B2      net (fanout=1)        0.935   vga_inst/v_sync_inst/count_next<2>
    SLICE_X17Y68.CLK     Tas                   0.322   vga_inst/v_sync_inst/row_buf_reg<6>
                                                       vga_inst/v_sync_inst/Mmux_row_next41
                                                       vga_inst/v_sync_inst/row_buf_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.917ns logic, 3.491ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/h_sync_inst/count_reg_10 (SLICE_X24Y72.CIN), 467 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/h_sync_inst/count_reg_4 (FF)
  Destination:          vga_inst/h_sync_inst/count_reg_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.297ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/h_sync_inst/count_reg_4 to vga_inst/h_sync_inst/count_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y71.AQ      Tcko                  0.408   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/count_reg_4
    SLICE_X27Y73.D1      net (fanout=5)        1.049   vga_inst/h_sync_inst/count_reg<4>
    SLICE_X27Y73.DMUX    Tilo                  0.313   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In1
    SLICE_X26Y74.C2      net (fanout=1)        0.686   vga_inst/h_sync_inst/state_reg_FSM_FFd3-In
    SLICE_X26Y74.C       Tilo                  0.204   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In2
    SLICE_X26Y74.B4      net (fanout=12)       0.277   vga_inst/h_sync_inst/state_reg_FSM_FFd3-In1
    SLICE_X26Y74.B       Tilo                  0.203   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In3
    SLICE_X26Y73.D6      net (fanout=3)        0.290   vga_inst/h_sync_inst/state_next<0>
    SLICE_X26Y73.D       Tilo                  0.203   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
                                                       vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X24Y71.A2      net (fanout=11)       0.846   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X24Y71.COUT    Topcya                0.395   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_lut<4>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X24Y72.CIN     net (fanout=1)        0.082   vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X24Y72.CLK     Tcinck                0.341   vga_inst/h_sync_inst/count_reg<10>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_xor<10>
                                                       vga_inst/h_sync_inst/count_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (2.067ns logic, 3.230ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/h_sync_inst/count_reg_4 (FF)
  Destination:          vga_inst/h_sync_inst/count_reg_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.292ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/h_sync_inst/count_reg_4 to vga_inst/h_sync_inst/count_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y71.AQ      Tcko                  0.408   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/count_reg_4
    SLICE_X27Y73.D1      net (fanout=5)        1.049   vga_inst/h_sync_inst/count_reg<4>
    SLICE_X27Y73.DMUX    Tilo                  0.313   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In1
    SLICE_X26Y74.C2      net (fanout=1)        0.686   vga_inst/h_sync_inst/state_reg_FSM_FFd3-In
    SLICE_X26Y74.C       Tilo                  0.204   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In2
    SLICE_X26Y74.B4      net (fanout=12)       0.277   vga_inst/h_sync_inst/state_reg_FSM_FFd3-In1
    SLICE_X26Y74.B       Tilo                  0.203   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In3
    SLICE_X26Y73.D6      net (fanout=3)        0.290   vga_inst/h_sync_inst/state_next<0>
    SLICE_X26Y73.D       Tilo                  0.203   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
                                                       vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X24Y70.C2      net (fanout=11)       0.862   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X24Y70.COUT    Topcyc                0.295   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_lut<2>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X24Y71.COUT    Tbyp                  0.076   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X24Y72.CIN     net (fanout=1)        0.082   vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X24Y72.CLK     Tcinck                0.341   vga_inst/h_sync_inst/count_reg<10>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_xor<10>
                                                       vga_inst/h_sync_inst/count_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      5.292ns (2.043ns logic, 3.249ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/h_sync_inst/count_reg_4 (FF)
  Destination:          vga_inst/h_sync_inst/count_reg_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.289ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.233 - 0.247)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/h_sync_inst/count_reg_4 to vga_inst/h_sync_inst/count_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y71.AQ      Tcko                  0.408   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/count_reg_4
    SLICE_X27Y73.D1      net (fanout=5)        1.049   vga_inst/h_sync_inst/count_reg<4>
    SLICE_X27Y73.DMUX    Tilo                  0.313   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In1
    SLICE_X26Y74.C2      net (fanout=1)        0.686   vga_inst/h_sync_inst/state_reg_FSM_FFd3-In
    SLICE_X26Y74.C       Tilo                  0.204   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In2
    SLICE_X26Y74.B4      net (fanout=12)       0.277   vga_inst/h_sync_inst/state_reg_FSM_FFd3-In1
    SLICE_X26Y74.B       Tilo                  0.203   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In3
    SLICE_X26Y73.D6      net (fanout=3)        0.290   vga_inst/h_sync_inst/state_next<0>
    SLICE_X26Y73.D       Tilo                  0.203   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
                                                       vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X24Y70.B3      net (fanout=11)       0.779   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X24Y70.COUT    Topcyb                0.375   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_lut<1>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X24Y71.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X24Y71.COUT    Tbyp                  0.076   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X24Y72.CIN     net (fanout=1)        0.082   vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X24Y72.CLK     Tcinck                0.341   vga_inst/h_sync_inst/count_reg<10>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_xor<10>
                                                       vga_inst/h_sync_inst/count_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (2.123ns logic, 3.166ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pixel_clk" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point vga_inst/v_sync_inst/state_reg_FSM_FFd3 (SLICE_X12Y70.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_inst/v_sync_inst/state_reg_FSM_FFd3 (FF)
  Destination:          vga_inst/v_sync_inst/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk_BUFG rising at 40.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_inst/v_sync_inst/state_reg_FSM_FFd3 to vga_inst/v_sync_inst/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.CQ      Tcko                  0.200   vga_inst/v_sync_inst/state_reg_FSM_FFd3
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd3
    SLICE_X12Y70.CX      net (fanout=4)        0.101   vga_inst/v_sync_inst/state_reg_FSM_FFd3
    SLICE_X12Y70.CLK     Tckdi       (-Th)    -0.106   vga_inst/v_sync_inst/state_reg_FSM_FFd3
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd3-In5
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.306ns logic, 0.101ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/v_sync_inst/count_reg_10 (SLICE_X16Y70.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_inst/v_sync_inst/count_reg_10 (FF)
  Destination:          vga_inst/v_sync_inst/count_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk_BUFG rising at 40.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_inst/v_sync_inst/count_reg_10 to vga_inst/v_sync_inst/count_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y70.DQ      Tcko                  0.200   vga_inst/v_sync_inst/count_reg<10>
                                                       vga_inst/v_sync_inst/count_reg_10
    SLICE_X16Y70.D6      net (fanout=5)        0.035   vga_inst/v_sync_inst/count_reg<10>
    SLICE_X16Y70.CLK     Tah         (-Th)    -0.190   vga_inst/v_sync_inst/count_reg<10>
                                                       vga_inst/v_sync_inst/Mmux_count_next21
                                                       vga_inst/v_sync_inst/count_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.390ns logic, 0.035ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/v_sync_inst/state_reg_FSM_FFd1 (SLICE_X13Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_inst/v_sync_inst/state_reg_FSM_FFd1 (FF)
  Destination:          vga_inst/v_sync_inst/state_reg_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk_BUFG rising at 40.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_inst/v_sync_inst/state_reg_FSM_FFd1 to vga_inst/v_sync_inst/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y70.AQ      Tcko                  0.198   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd1
    SLICE_X13Y70.A6      net (fanout=3)        0.023   vga_inst/v_sync_inst/state_reg_FSM_FFd1
    SLICE_X13Y70.CLK     Tah         (-Th)    -0.215   vga_inst/v_sync_inst/state_reg_FSM_FFd2
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd1-In1
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pixel_clk" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 37.330ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: inst_DCM_pixel/CLKFX
  Logical resource: inst_DCM_pixel/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: pixel_clk
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: pixel_clk_BUFG/I0
  Logical resource: pixel_clk_BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: pixel_clk
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_inst/h_sync_inst/count_reg<3>/CLK
  Logical resource: vga_inst/h_sync_inst/count_reg_0/CK
  Location pin: SLICE_X24Y70.CLK
  Clock network: pixel_clk_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_IBUFG                      |     10.000ns|      5.340ns|      6.640ns|            0|            0|            0|         8751|
| serialize_clk_n               |      8.000ns|      2.670ns|          N/A|            0|            0|            0|            0|
| serialize_clk                 |      8.000ns|      5.312ns|          N/A|            0|            0|          372|            0|
| pixel_clk                     |     40.000ns|      6.164ns|          N/A|            0|            0|         8379|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.164|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8751 paths, 0 nets, and 778 connections

Design statistics:
   Minimum period:   6.164ns{1}   (Maximum frequency: 162.232MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 04 17:50:06 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



