 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="rev_Col_Debug-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">m2s010_som_syn (rev_Col_Debug)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#compilerReport55" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#compilerReport58" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#mapperReport60" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#mapperReport61" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#mapperReport62" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#clockReport63" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#timingReport64" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#performanceSummary65" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#clockRelationships66" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#interfaceInfo67" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#clockReport68" target="srrFrame" title="">Clock: CommsFPGA_top|BIT_CLK_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#startingSlack69" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#endingSlack70" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#worstPaths71" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#clockReport72" target="srrFrame" title="">Clock: ident_coreinst.comm_block_INST.dr2_tck</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#startingSlack73" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#endingSlack74" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#worstPaths75" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#clockReport76" target="srrFrame" title="">Clock: jtag_interface_x|b10_8Kz_rKlrtX</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#startingSlack77" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#endingSlack78" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#worstPaths79" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#clockReport80" target="srrFrame" title="">Clock: jtag_interface_x|identify_clk_int_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#startingSlack81" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#endingSlack82" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#worstPaths83" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#clockReport84" target="srrFrame" title="">Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#startingSlack85" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#endingSlack86" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#worstPaths87" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#clockReport88" target="srrFrame" title="">Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#startingSlack89" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#endingSlack90" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#worstPaths91" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#clockReport92" target="srrFrame" title="">Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#startingSlack93" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#endingSlack94" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#worstPaths95" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#clockReport96" target="srrFrame" title="">Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#startingSlack97" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#endingSlack98" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#worstPaths99" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#clockReport100" target="srrFrame" title="">Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#startingSlack101" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#endingSlack102" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#worstPaths103" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#clockReport104" target="srrFrame" title="">Clock: System</a>  
<ul  >
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#startingSlack105" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#endingSlack106" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#worstPaths107" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\syntmp\m2s010_som_srr.htm#resourceUsage108" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\m2s010_som_cck.rpt" target="srrFrame" title="">Constraint Checker Report (15:44 22-Aug)</a>  </li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\rev_Col_Debug\rpt_m2s010_som.areasrr" target="srrFrame" title="">Hierarchical Area Report(m2s010_som) (15:45 22-Aug)</a>  </li></ul></li>
<li><a href="file:///C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082217\synthesis\stdout.log" target="srrFrame" title="">Session Log (15:41 22-Aug)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("rev_Col_Debug-menu")</script>

  </body>
 </html>