
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002519                       # Number of seconds simulated
sim_ticks                                  2518758500                       # Number of ticks simulated
final_tick                                 2518758500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  53182                       # Simulator instruction rate (inst/s)
host_op_rate                                   112845                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35773387                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212248                       # Number of bytes of host memory used
host_seconds                                    70.41                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             30272                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             61312                       # Number of bytes read from this memory
system.physmem.bytes_read::total                91584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        30272                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           30272                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                473                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                958                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1431                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             12018619                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             24342151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36360771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        12018619                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           12018619                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            12018619                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            24342151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36360771                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1126.914967                       # Cycle average of tags in use
system.l2.total_refs                             6349                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1216                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.221217                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           216.553469                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             421.907862                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             488.453637                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052869                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.103005                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.119251                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.275126                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 5949                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  299                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6248                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              341                       # number of Writeback hits
system.l2.Writeback_hits::total                   341                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  5949                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   308                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6257                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 5949                       # number of overall hits
system.l2.overall_hits::cpu.data                  308                       # number of overall hits
system.l2.overall_hits::total                    6257                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                474                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                513                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   987                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 445                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 474                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 958                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1432                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                474                       # number of overall misses
system.l2.overall_misses::cpu.data                958                       # number of overall misses
system.l2.overall_misses::total                  1432                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     25351000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     27718000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        53069000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23389500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23389500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      25351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      51107500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76458500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     25351000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     51107500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76458500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             6423                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              812                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7235                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          341                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               341                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               454                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              6423                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1266                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7689                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             6423                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1266                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7689                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.073797                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.631773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.136420                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.980176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980176                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.073797                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.756714                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186240                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.073797                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.756714                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186240                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53483.122363                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54031.189084                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53767.983789                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52560.674157                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52560.674157                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53483.122363                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53348.121086                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53392.807263                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53483.122363                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53348.121086                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53392.807263                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           474                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           513                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              987                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            445                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1432                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19592500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     21449500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41042000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     17968000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17968000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19592500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     39417500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     59010000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19592500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     39417500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     59010000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.073797                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.631773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.136420                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.980176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980176                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.073797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.756714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186240                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.073797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.756714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186240                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41334.388186                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41811.890838                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41582.573455                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40377.528090                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40377.528090                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41334.388186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41145.615866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41208.100559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41334.388186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41145.615866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41208.100559                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1368126                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1368126                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            129002                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               702695                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  679436                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.690029                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          5037518                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             891473                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5390412                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1368126                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             679436                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3324477                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  702897                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 212361                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            98                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    757817                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 33298                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5002262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.237558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.851084                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1781558     35.62%     35.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   322663      6.45%     42.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   273737      5.47%     47.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   174504      3.49%     51.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2449800     48.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5002262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.271587                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.070053                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1160931                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                159682                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3053284                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 54529                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 573836                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               10787945                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 573836                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1279971                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   31215                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19229                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2988630                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                109381                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10546610                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   114                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   3770                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 50550                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            12041545                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25991760                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         23927831                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2063929                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2763598                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1353                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1354                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    127764                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               968093                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              929701                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             18010                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7152                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10000203                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1394                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9284522                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            157620                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2038653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2963336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5002262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.856065                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.530318                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1545050     30.89%     30.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              697266     13.94%     44.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              629318     12.58%     57.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1193892     23.87%     81.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              936736     18.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5002262                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                147846    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            211093      2.27%      2.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7118305     76.67%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              230172      2.48%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               917169      9.88%     91.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              807783      8.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9284522                       # Type of FU issued
system.cpu.iq.rate                           1.843075                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      147846                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015924                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22495970                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11373608                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8355786                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1380802                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             666673                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       610986                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8459005                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  762270                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            39122                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       234015                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       171298                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 573836                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   27882                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1483                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10001597                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2064                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                968093                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               929701                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1353                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1042                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          40108                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       146962                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               187070                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9091466                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                882837                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            193056                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1659954                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1066044                       # Number of branches executed
system.cpu.iew.exec_stores                     777117                       # Number of stores executed
system.cpu.iew.exec_rate                     1.804751                       # Inst execution rate
system.cpu.iew.wb_sent                        8981683                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8966772                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6106508                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9202069                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.779998                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.663602                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2056348                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            129017                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4428426                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.794149                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.630920                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1503201     33.94%     33.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       773476     17.47%     51.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       439593      9.93%     61.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       556029     12.56%     73.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1156127     26.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4428426                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               1156127                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     13273904                       # The number of ROB reads
system.cpu.rob.rob_writes                    20577364                       # The number of ROB writes
system.cpu.timesIdled                            1888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               1.345319                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.345319                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.743318                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.743318                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17597203                       # number of integer regfile reads
system.cpu.int_regfile_writes                10018150                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    782447                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   220326                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3624422                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   6032                       # number of replacements
system.cpu.icache.tagsinuse                356.824496                       # Cycle average of tags in use
system.cpu.icache.total_refs                   751217                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   6421                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 116.993770                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     356.824496                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.696923                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.696923                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       751217                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751217                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        751217                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751217                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       751217                       # number of overall hits
system.cpu.icache.overall_hits::total          751217                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6600                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6600                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6600                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6600                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6600                       # number of overall misses
system.cpu.icache.overall_misses::total          6600                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    109054000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109054000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    109054000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109054000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    109054000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109054000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       757817                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       757817                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       757817                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       757817                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       757817                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       757817                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008709                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008709                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.008709                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008709                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.008709                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008709                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16523.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16523.333333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 16523.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16523.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 16523.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16523.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6423                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6423                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6423                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6423                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6423                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     91266000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91266000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     91266000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91266000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     91266000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91266000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008476                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008476                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008476                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008476                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14209.248015                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14209.248015                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14209.248015                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14209.248015                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14209.248015                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14209.248015                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    754                       # number of replacements
system.cpu.dcache.tagsinuse                508.006974                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1601182                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1266                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1264.756714                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               43488000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     508.006974                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.992201                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.992201                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       842684                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          842684                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758498                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1601182                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1601182                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1601182                       # number of overall hits
system.cpu.dcache.overall_hits::total         1601182                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2144                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2600                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2600                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2600                       # number of overall misses
system.cpu.dcache.overall_misses::total          2600                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     90347500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     90347500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     24938000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24938000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    115285500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    115285500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    115285500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    115285500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       844828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       844828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1603782                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1603782                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1603782                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1603782                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002538                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000601                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001621                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001621                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001621                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001621                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42139.692164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42139.692164                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54688.596491                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54688.596491                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44340.576923                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44340.576923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44340.576923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44340.576923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          307                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.909091                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          341                       # number of writebacks
system.cpu.dcache.writebacks::total               341                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1332                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1332                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1334                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1334                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          812                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          454                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1266                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1266                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     31538000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31538000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     23933500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23933500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     55471500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55471500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     55471500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55471500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000789                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000789                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000789                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000789                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38839.901478                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38839.901478                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52716.960352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52716.960352                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43816.350711                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43816.350711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43816.350711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43816.350711                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
