--- a/arch/arm64/boot/dts/mediatek/mt7986a.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt7986a.dtsi
@@ -315,6 +315,10 @@
 				 <&topckgen CLK_TOP_SPI_SEL>,
 				 <&infracfg CLK_INFRA_SPI0_CK>,
 				 <&infracfg CLK_INFRA_SPI0_HCK_CK>;
+			assigned-clocks = <&topckgen CLK_TOP_SPI_SEL>,
+					  <&infracfg CLK_INFRA_SPI0_SEL>;
+			assigned-clock-parents = <&topckgen CLK_TOP_MPLL_D2>,
+						 <&topckgen CLK_TOP_SPI_SEL>;
 			clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
 			status = "disabled";
 		};
@@ -329,6 +333,8 @@
 				 <&topckgen CLK_TOP_SPIM_MST_SEL>,
 				 <&infracfg CLK_INFRA_SPI1_CK>,
 				 <&infracfg CLK_INFRA_SPI1_HCK_CK>;
+			assigned-clocks = <&topckgen CLK_TOP_SPIM_MST_SEL>;
+			assigned-clock-parents = <&topckgen CLK_TOP_MPLL_D2>;
 			clock-names = "parent-clk", "sel-clk", "spi-clk", "hclk";
 			status = "disabled";
 		};
