<root><simulation><result_generated_time />2023-05-16 18:12:37<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />331776<total_data_size_element />{'W': 36864, 'I': 20736, 'O': 144}<total_data_reuse />{'W': 9, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />23/23</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [256, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8), ('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('C', 32)]], [], []]<O />[[[('C', 8)], [('C', 32)]], [[('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('OX', 3), ('FY', 3), ('K', 2), ('K', 2)], [('FX', 3)], []]<I />[[('OY', 3), ('OX', 3), ('FY', 3), ('K', 2), ('K', 2)], [('FX', 3)], []]<O />[[('OY', 3), ('OX', 3), ('FY', 3)], [('K', 2), ('K', 2), ('FX', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 9, 1, 1], 'I': [4.0, 4.0, 1.0, 1.0], 'O': [256.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [96, 294912, 294912], 'I': [216, 165888, 165888], 'O': [72, 1152, 1152], 'O_partial': [72, 1152, 0], 'O_final': [0, 0, 1152]}<actual_mem_utilization_individual />{'W': [0.19, 0.01, 0.0], 'I': [0.42, 0.0, 0.0], 'O': [0.14, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.19, 0.01, 0.0], 'I': [0.42, 0.01, 0.0], 'O': [0.14, 0.01, 0.0]}<effective_mem_size_bit />{'W': [32, 98304, 294912], 'I': [216, 165888, 165888], 'O': [72, 1152, 1152], 'O_partial': [72, 1152, 0], 'O_final': [0, 0, 1152]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 256, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [256, 256, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[36864, 36864], [36864, 36864], [36864, 0]]<I />[[82944, 20736], [20736, 20736], [20736, 0]]<O />[[(1152, 1296), (432, 288)], [(288, 432), (144, 0)], [(0, 144), (0, 0)]]<O_partial />[[(1152, 1296), (432, 288)], [(288, 432), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (144, 0)], [(0, 144), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4608, 4608], [576, 576], [144, 0]]<I />[[10368, 2592], [324, 324], [81, 0]]<O />[[(144, 162), (54, 36)], [(4, 7), (2, 0)], [(0, 1), (0, 0)]]<O_partial />[([144, 162], [54, 36]), ([4, 7], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [2, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />331776<idle />0</mac_count></basic_info><energy><total_energy />725750.3<mem_energy_breakdown><W />[3.2, 114.2, 191.8]<I />[4.4, 64.2, 107.9]<O />[0.1, 1.3, 0.7]</mem_energy_breakdown><MAC_energy><active_MAC />725262.3<idle_MAC />0.0<total />725262.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2<utilization_without_data_loading />0.5294<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.2<mac_utilize_temporal_without_data_loading />0.5294</mac_array_utilization><latency><latency_cycle_with_data_loading />1620<latency_cycle_without_data_loading />612<ideal_computing_cycle />324<data_loading><load_cycle_total />1008<load_cycle_individual />{'W': [192, 576, 0], 'I': [108, 324, 0]}<load_cycle_combined />{'W': 576, 'I': 324}</data_loading><mem_stalling><mem_stall_cycle_total />288<mem_stall_cycle_individual />{'W': [[-323], [-212, 168], [-324, -324]], 'I': [[-323], [-210, 0], [-324, -324]], 'O': [[-324], [-312, -312], [-322, -323]]}<mem_stall_cycle_shared />{'W': [[-323], [-212, 288], [0, 0]], 'I': [[-323], [-210, 288], [0, 0]], 'O': [[-324], [-312, -312], [-322, -323]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [96, 294912, 294912], 'I': [216, 165888, 165888], 'O': [72, 1152, 1152], 'O_partial': [72, 1152, 0], 'O_final': [0, 0, 1152]}<data_size_each_level_total />{'W': [98304, 294912, 294912], 'I': [55296, 165888, 165888], 'O': [288, 1152, 1152]}<loop_cycles_each_level />{'W': [108, 324, 324], 'I': [108, 324, 324], 'O': [27, 324, 324]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [12, 3, 1], 'O': [3, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 910.2]], 'I': [[8.0, 2.0], [512.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 2.7], [10.7, 3.6], [3.6, 3.6]]}<req_inst_mem_bw />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 910.2]], 'I': [[8.0, 24.0], [6144.0, 1536.0], [1536.0, 512.0]], 'O': [[8.0, 8.0], [32.0, 10.7], [10.7, 3.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 0]], 'I': [[8.0, 2.0], [512.0, 512.0], [512.0, 0]], 'O': [[8.0, 2.7], [10.7, 3.6], [3.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.9], [1436.4, 1432.9], [1422.2, 3.6]], 'I': [[8.0, 2.0], [1436.4, 1432.9], [1422.2, 3.6]], 'O': [[8.0, 2.7], [1436.4, 1432.9], [1422.2, 3.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 324], [108, 108, 3], [324, 324, 1]], 'I': [[1, 1, 324], [108, 108, 3], [324, 324, 1]], 'O': [[1, 1, 324], [27, 27, 12], [324, 324, 1]]}<trans_time_real />{'W': [[0, 1, 324], [[2, 108, 3], [192, 108, 3]], [[576, 324, 1], [144, 324, 1]]], 'I': [[0, 1, 324], [[3, 108, 3], [108, 108, 3]], [[324, 324, 1], [81, 324, 1]]], 'O': [[0, 1, 324], [[1, 27, 12], [1, 27, 12]], [[2, 324, 1], [1, 324, 1]]]}<single_stall_cycle />{'W': [[-1], [-106, 84], [252, -180]], 'I': [[-1], [-105, 0], [0, -243]], 'O': [[-1], [-26, -26], [-322, -323]]}<single_stall_count />{'W': [323, 2, 0], 'I': [323, 2, 0], 'O': [324, 12, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2, 0]}, 1: {'W': [216, 0], 'I': [216, 0], 'O': [12, 2]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-324, -324], [-322, -324]], 1: [[120, -324], [-312, -322]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />8.68</simulation></root>