// Seed: 1346007121
module module_0;
  tri0 id_3;
  wire id_4;
  assign id_3 = id_1;
  wire id_5 = ~{'b0 == 1, "" >>> 1'b0 - 1};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  initial begin : LABEL_0
    id_9 = ~{id_6, 1};
    id_2 = 1;
  end
endmodule
