
(rules PCB the_pico_sid
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 5480)
    (layer_rule F.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.8)
      (against_preferred_direction_trace_costs 3.8)
    )
    (layer_rule In1.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.5)
    )
    (layer_rule In2.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 3.0)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.8)
      (against_preferred_direction_trace_costs 2.3)
    )
  )
  (rule
    (width 250.0)
    (clearance 200.0)
    (clearance 125.0 (type smd_to_turn_gap))
    (clearance 50.0 (type smd))
    (clearance 200.0 (type "kicad_default"))
    (clearance 100.0 (type JLCPCB))
    (clearance 100.0 (type "JLCPCB NEU"))
  )
  (padstack "Via[0-3]_800:400_um"
    (shape
      (circle F.Cu 800.0 0.0 0.0)
    )
    (shape
      (circle In1.Cu 800.0 0.0 0.0)
    )
    (shape
      (circle In2.Cu 800.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 800.0 0.0 0.0)
    )
    (attach off)
  )
  (padstack "Via[0-3]_400:250_um"
    (shape
      (circle F.Cu 400.0 0.0 0.0)
    )
    (shape
      (circle In1.Cu 400.0 0.0 0.0)
    )
    (shape
      (circle In2.Cu 400.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 400.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-3]_800:400_um" "Via[0-3]_800:400_um" default
  )
  (via 
    "Via[0-3]_400:250_um" "Via[0-3]_400:250_um" default
  )
  (via 
    "Via[0-3]_800:400_um-kicad_default" "Via[0-3]_800:400_um" "kicad_default"
  )
  (via 
    "Via[0-3]_400:250_um-kicad_default" "Via[0-3]_400:250_um" "kicad_default"
  )
  (via 
    "Via[0-3]_800:400_um-JLCPCB" "Via[0-3]_800:400_um" JLCPCB
  )
  (via 
    "Via[0-3]_400:250_um-JLCPCB" "Via[0-3]_400:250_um" JLCPCB
  )
  (via 
    "Via[0-3]_800:400_um-JLCPCB NEU" "Via[0-3]_800:400_um" "JLCPCB NEU"
  )
  (via 
    "Via[0-3]_400:250_um-JLCPCB NEU" "Via[0-3]_400:250_um" "JLCPCB NEU"
  )
  (via_rule
    default "Via[0-3]_400:250_um"
  )
  (via_rule
    "kicad_default" "Via[0-3]_800:400_um-kicad_default"
  )
  (via_rule
    JLCPCB "Via[0-3]_400:250_um-JLCPCB"
  )
  (via_rule
    "JLCPCB NEU" "Via[0-3]_400:250_um-JLCPCB NEU"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu In1.Cu In2.Cu B.Cu)
    )
  )
  (class "kicad_default"
    (clearance_class "kicad_default")
    (via_rule "kicad_default")
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu In1.Cu In2.Cu B.Cu)
    )
  )
  (class JLCPCB
    "9-12V" GND POTX POTY +5V "AUDIO_OUT" "RES_C64" "CLK_C64"
    "RW_C64" "CS_C64" "A0_C64" "A1_C64" "A2_C64" "A3_C64" "A4_C64" "D0_C64"
    "D1_C64" "D2_C64" "D3_C64" "D4_C64" "D5_C64" "D6_C64" "D7_C64" GPIO00
    "Net-(U5A-+)" "Net-(D1-A)" "Net-(U5B--)" "Net-(U5C--)" +3.3V +1V1 "unconnected-(U1-Extern_In-Pad26)" XIN
    "Net-(C15-Pad1)" "AUDIO_PWM" "unconnected-(U1-Cap_2b-Pad4)" "unconnected-(U1-Cap_1a-Pad1)" GPIO22 SWCLK SWD "ADC_2KHZ"
    LED XOUT "unconnected-(U1-Cap_2a-Pad3)" "unconnected-(U1-Cap_1b-Pad2)" "QSPI_SS" "QSPI_SD1" "QSPI_SD2" "QSPI_SD0"
    "QSPI_SCLK" "QSPI_SD3" "ADC1_COMPARE" "ADC0_COMPARE" D7 D6 D5 D4
    D3 D2 D1 D0 A4 A3 A2 A1
    A0 RW CS CLK RES "ADC0_CMP" "ADC1_CMP" "unconnected-(U7-Pad14)"
    "unconnected-(U7-Pad15)" "unconnected-(U2-RUN-Pad26)" "unconnected-(U2-USB_DP-Pad47)" "unconnected-(U2-USB_DM-Pad46)" "unconnected-(U2-GPIO23-Pad35)" "unconnected-(U2-GPIO29_ADC3-Pad41)" "unconnected-(U2-GPIO24-Pad36)" GPIO01
    "unconnected-(U2-GPIO27_ADC1-Pad39)" "unconnected-(U2-GPIO26_ADC0-Pad38)"
    (clearance_class JLCPCB)
    (via_rule JLCPCB)
    (rule
      (width 125.0)
    )
    (circuit 
      (use_layer F.Cu In1.Cu In2.Cu B.Cu)
    )
  )
  (class "JLCPCB NEU"
    (clearance_class "JLCPCB NEU")
    (via_rule "JLCPCB NEU")
    (rule
      (width 125.0)
    )
    (circuit 
      (use_layer F.Cu In1.Cu In2.Cu B.Cu)
    )
  )
)