// Seed: 774080146
program module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_4;
  assign #id_5 id_5 = module_0;
  supply0 id_6 = 1 == id_5;
  assign module_1.id_7 = 0;
  supply1 id_7 = 1;
endprogram
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output wor id_2,
    output tri id_3,
    input wand id_4,
    output supply1 id_5,
    input wand id_6
    , id_16,
    output tri0 id_7,
    input tri1 id_8,
    output logic id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wire id_13,
    input tri1 id_14
);
  always @(posedge 1 or posedge id_10) id_9 <= id_0;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
