#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x155017fa0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
L_0x15502e510 .functor NOT 1, v0x15502b5d0_0, C4<0>, C4<0>, C4<0>;
v0x15502b5d0_0 .var "En", 0 0;
v0x15502b6b0_0 .net "Q", 3 0, L_0x15502dda0;  1 drivers
v0x15502b780_0 .net "Q1", 3 0, v0x15502ad00_0;  1 drivers
v0x15502b810_0 .var "SEL1", 0 0;
v0x15502b8a0_0 .var "SEL2", 0 0;
v0x15502b970_0 .var "SEL3", 1 0;
v0x15502ba20_0 .var "clk", 0 0;
v0x15502bab0_0 .var "preset", 3 0;
v0x15502bb60_0 .var "rstn", 0 0;
S_0x155018110 .scope module, "count" "counter" 2 10, 3 1 0, S_0x155017fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "En";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "preset";
    .port_info 4 /INPUT 1 "SEL1";
    .port_info 5 /INPUT 1 "SEL2";
    .port_info 6 /OUTPUT 4 "Q";
L_0x15502bc90 .functor NAND 1, L_0x15502bde0, L_0x15502bec0, v0x15502b8a0_0, v0x15502b810_0;
L_0x15502c020/0/0 .functor AND 1, L_0x15502c0d0, L_0x15502c1b0, L_0x15502c290, L_0x15502c3a0;
L_0x15502c020/0/4 .functor AND 1, L_0x15502c540, v0x15502b8a0_0, C4<1>, C4<1>;
L_0x15502c020 .functor NAND 1, L_0x15502c020/0/0, L_0x15502c020/0/4, C4<1>, C4<1>;
L_0x15502c540 .functor NOT 1, v0x15502b810_0, C4<0>, C4<0>, C4<0>;
L_0x15502bfa0 .functor AND 1, L_0x15502bc90, v0x15502bb60_0, C4<1>, C4<1>;
L_0x15502c790 .functor AND 1, L_0x15502c670, L_0x15502c020, C4<1>, C4<1>;
L_0x15502c880 .functor XNOR 1, v0x1550105a0_0, v0x15502b810_0, C4<0>, C4<0>;
L_0x15502c9f0 .functor AND 1, L_0x15502bc90, v0x15502bb60_0, C4<1>, C4<1>;
L_0x15502ca60 .functor AND 1, L_0x15502c9f0, L_0x15502c020, C4<1>, C4<1>;
L_0x15502cbb0 .functor AND 1, v0x155027d10_0, v0x1550105a0_0, v0x15502b810_0, C4<1>;
L_0x15502ccd0 .functor AND 1, L_0x15502cd80, L_0x15502ce90, L_0x15502cfc0, C4<1>;
L_0x15502cd80 .functor NOT 1, v0x155027d10_0, C4<0>, C4<0>, C4<0>;
L_0x15502ce90 .functor NOT 1, v0x1550105a0_0, C4<0>, C4<0>, C4<0>;
L_0x15502cfc0 .functor NOT 1, v0x15502b810_0, C4<0>, C4<0>, C4<0>;
L_0x15502d0a0 .functor OR 1, L_0x15502cbb0, L_0x15502ccd0, C4<0>, C4<0>;
L_0x15502d110 .functor AND 1, L_0x15502bc90, v0x15502bb60_0, C4<1>, C4<1>;
L_0x15502d030 .functor AND 1, L_0x15502d110, L_0x15502c020, C4<1>, C4<1>;
L_0x15502d4f0 .functor AND 1, v0x1550283a0_0, v0x155027d10_0, v0x1550105a0_0, v0x15502b810_0;
L_0x15502d670 .functor AND 1, L_0x15502d280, L_0x15502d7c0, L_0x15502d5e0, L_0x15502d960;
L_0x15502d280 .functor NOT 1, v0x1550283a0_0, C4<0>, C4<0>, C4<0>;
L_0x15502d7c0 .functor NOT 1, v0x155027d10_0, C4<0>, C4<0>, C4<0>;
L_0x15502d5e0 .functor NOT 1, v0x1550105a0_0, C4<0>, C4<0>, C4<0>;
L_0x15502d960 .functor NOT 1, v0x15502b810_0, C4<0>, C4<0>, C4<0>;
L_0x15502d720 .functor OR 1, L_0x15502d4f0, L_0x15502d670, C4<0>, C4<0>;
L_0x15502db90 .functor AND 1, L_0x15502bc90, v0x15502bb60_0, C4<1>, C4<1>;
L_0x15502dc00 .functor AND 1, L_0x15502d8b0, L_0x15502c020, C4<1>, C4<1>;
v0x155028e30_0 .net "En", 0 0, v0x15502b5d0_0;  1 drivers
v0x155028ee0_0 .net "Q", 3 0, L_0x15502dda0;  alias, 1 drivers
v0x155028f70_0 .net "SEL1", 0 0, v0x15502b810_0;  1 drivers
v0x155029000_0 .net "SEL2", 0 0, v0x15502b8a0_0;  1 drivers
v0x155029090_0 .net *"_ivl_11", 0 0, L_0x15502c290;  1 drivers
v0x155029180_0 .net *"_ivl_13", 0 0, L_0x15502c3a0;  1 drivers
v0x155029230_0 .net *"_ivl_14", 0 0, L_0x15502c540;  1 drivers
v0x1550292e0_0 .net *"_ivl_19", 0 0, L_0x15502c670;  1 drivers
v0x155029390_0 .net *"_ivl_2", 0 0, L_0x15502bde0;  1 drivers
v0x1550294a0_0 .net *"_ivl_23", 0 0, L_0x15502c9f0;  1 drivers
v0x155029550_0 .net *"_ivl_31", 0 0, L_0x15502cd80;  1 drivers
v0x155029600_0 .net *"_ivl_33", 0 0, L_0x15502ce90;  1 drivers
v0x1550296b0_0 .net *"_ivl_35", 0 0, L_0x15502cfc0;  1 drivers
v0x155029760_0 .net *"_ivl_38", 0 0, L_0x15502d110;  1 drivers
v0x155029810_0 .net *"_ivl_4", 0 0, L_0x15502bec0;  1 drivers
v0x1550298c0_0 .net *"_ivl_46", 0 0, L_0x15502d280;  1 drivers
v0x155029970_0 .net *"_ivl_48", 0 0, L_0x15502d7c0;  1 drivers
v0x155029b00_0 .net *"_ivl_50", 0 0, L_0x15502d5e0;  1 drivers
v0x155029b90_0 .net *"_ivl_52", 0 0, L_0x15502d960;  1 drivers
v0x155029c40_0 .net *"_ivl_58", 0 0, L_0x15502d8b0;  1 drivers
v0x155029cf0_0 .net *"_ivl_7", 0 0, L_0x15502c0d0;  1 drivers
v0x155029da0_0 .net *"_ivl_9", 0 0, L_0x15502c1b0;  1 drivers
v0x155029e50_0 .net "clk", 0 0, v0x15502ba20_0;  1 drivers
v0x155029ee0_0 .net "new_preset", 0 0, L_0x15502c020;  1 drivers
v0x155029f80_0 .net "new_rstn", 0 0, L_0x15502bc90;  1 drivers
v0x15502a020_0 .net "preset", 3 0, v0x15502bab0_0;  1 drivers
v0x15502a0d0_0 .net "q1", 0 0, v0x1550105a0_0;  1 drivers
v0x15502a180_0 .net "q2", 0 0, v0x155027d10_0;  1 drivers
v0x15502a210_0 .net "q3", 0 0, v0x1550283a0_0;  1 drivers
v0x15502a2a0_0 .net "q4", 0 0, v0x155028a50_0;  1 drivers
v0x15502a350_0 .net "rstn", 0 0, v0x15502bb60_0;  1 drivers
v0x15502a3e0_0 .net "t2", 0 0, L_0x15502c880;  1 drivers
v0x15502a490_0 .net "t3", 0 0, L_0x15502d0a0;  1 drivers
v0x155029a20_0 .net "t4", 0 0, L_0x15502d720;  1 drivers
v0x15502a720_0 .net "temp1_0", 0 0, L_0x15502cbb0;  1 drivers
v0x15502a7b0_0 .net "temp1_1", 0 0, L_0x15502ccd0;  1 drivers
v0x15502a840_0 .net "temp2_0", 0 0, L_0x15502d4f0;  1 drivers
v0x15502a8d0_0 .net "temp2_1", 0 0, L_0x15502d670;  1 drivers
L_0x15502bde0 .part L_0x15502dda0, 1, 1;
L_0x15502bec0 .part L_0x15502dda0, 3, 1;
L_0x15502c0d0 .part L_0x15502dda0, 0, 1;
L_0x15502c1b0 .part L_0x15502dda0, 1, 1;
L_0x15502c290 .part L_0x15502dda0, 2, 1;
L_0x15502c3a0 .part L_0x15502dda0, 3, 1;
L_0x15502c670 .part v0x15502bab0_0, 0, 1;
L_0x15502cb10 .part v0x15502bab0_0, 1, 1;
L_0x15502d380 .part v0x15502bab0_0, 2, 1;
L_0x15502d8b0 .part v0x15502bab0_0, 3, 1;
L_0x15502dda0 .concat [ 1 1 1 1], v0x1550105a0_0, v0x155027d10_0, v0x1550283a0_0, v0x155028a50_0;
S_0x155018280 .scope module, "T1" "tff" 3 51, 4 1 0, S_0x155018110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0x1550105a0_0 .var "Q", 0 0;
v0x155027720_0 .net "T", 0 0, v0x15502b5d0_0;  alias, 1 drivers
v0x1550277c0_0 .net "clk", 0 0, v0x15502ba20_0;  alias, 1 drivers
v0x155027870_0 .net "preset", 0 0, L_0x15502c790;  1 drivers
v0x155027910_0 .net "rstn", 0 0, L_0x15502bfa0;  1 drivers
E_0x155017f50/0 .event negedge, v0x155027870_0, v0x155027910_0;
E_0x155017f50/1 .event posedge, v0x1550277c0_0;
E_0x155017f50 .event/or E_0x155017f50/0, E_0x155017f50/1;
S_0x155027a70 .scope module, "T2" "tff" 3 54, 4 1 0, S_0x155018110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0x155027d10_0 .var "Q", 0 0;
v0x155027db0_0 .net "T", 0 0, L_0x15502c880;  alias, 1 drivers
v0x155027e50_0 .net "clk", 0 0, v0x15502ba20_0;  alias, 1 drivers
v0x155027f20_0 .net "preset", 0 0, L_0x15502cb10;  1 drivers
v0x155027fb0_0 .net "rstn", 0 0, L_0x15502ca60;  1 drivers
E_0x155027cb0/0 .event negedge, v0x155027f20_0, v0x155027fb0_0;
E_0x155027cb0/1 .event posedge, v0x1550277c0_0;
E_0x155027cb0 .event/or E_0x155027cb0/0, E_0x155027cb0/1;
S_0x155028100 .scope module, "T3" "tff" 3 59, 4 1 0, S_0x155018110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0x1550283a0_0 .var "Q", 0 0;
v0x155028450_0 .net "T", 0 0, L_0x15502d0a0;  alias, 1 drivers
v0x1550284f0_0 .net "clk", 0 0, v0x15502ba20_0;  alias, 1 drivers
v0x1550285e0_0 .net "preset", 0 0, L_0x15502d380;  1 drivers
v0x155028670_0 .net "rstn", 0 0, L_0x15502d030;  1 drivers
E_0x155028340/0 .event negedge, v0x1550285e0_0, v0x155028670_0;
E_0x155028340/1 .event posedge, v0x1550277c0_0;
E_0x155028340 .event/or E_0x155028340/0, E_0x155028340/1;
S_0x1550287b0 .scope module, "T4" "tff" 3 64, 4 1 0, S_0x155018110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0x155028a50_0 .var "Q", 0 0;
v0x155028af0_0 .net "T", 0 0, L_0x15502d720;  alias, 1 drivers
v0x155028b90_0 .net "clk", 0 0, v0x15502ba20_0;  alias, 1 drivers
v0x155028c40_0 .net "preset", 0 0, L_0x15502dc00;  1 drivers
v0x155028cd0_0 .net "rstn", 0 0, L_0x15502db90;  1 drivers
E_0x1550289f0/0 .event negedge, v0x155028c40_0, v0x155028cd0_0;
E_0x1550289f0/1 .event posedge, v0x1550277c0_0;
E_0x1550289f0 .event/or E_0x1550289f0/0, E_0x1550289f0/1;
S_0x15502a9c0 .scope module, "sftreg" "shiftreg" 2 11, 5 1 0, S_0x155017fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "En";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "preset";
    .port_info 3 /INPUT 2 "SEL3";
    .port_info 4 /OUTPUT 4 "Q";
L_0x15502def0 .functor AND 1, L_0x15502e510, L_0x15502df60, C4<1>, C4<1>;
L_0x15502e000 .functor AND 1, L_0x15502e510, L_0x15502e0b0, C4<1>, C4<1>;
L_0x15502e190 .functor AND 1, L_0x15502e510, L_0x15502e240, C4<1>, C4<1>;
L_0x15502e320 .functor AND 1, L_0x15502e510, L_0x15502e470, C4<1>, C4<1>;
v0x15502ac50_0 .net "En", 0 0, L_0x15502e510;  1 drivers
v0x15502ad00_0 .var "Q", 3 0;
v0x15502adb0_0 .net "SEL3", 1 0, v0x15502b970_0;  1 drivers
v0x15502ae70_0 .net *"_ivl_11", 0 0, L_0x15502e470;  1 drivers
v0x15502af20_0 .net *"_ivl_2", 0 0, L_0x15502df60;  1 drivers
v0x15502b010_0 .net *"_ivl_5", 0 0, L_0x15502e0b0;  1 drivers
v0x15502b0c0_0 .net *"_ivl_8", 0 0, L_0x15502e240;  1 drivers
v0x15502b170_0 .net "clk", 0 0, v0x15502ba20_0;  alias, 1 drivers
v0x15502b200_0 .net "pr1", 0 0, L_0x15502def0;  1 drivers
v0x15502b310_0 .net "pr2", 0 0, L_0x15502e000;  1 drivers
v0x15502b3a0_0 .net "pr3", 0 0, L_0x15502e190;  1 drivers
v0x15502b440_0 .net "pr4", 0 0, L_0x15502e320;  1 drivers
v0x15502b4e0_0 .net "preset", 3 0, L_0x15502dda0;  alias, 1 drivers
E_0x15502ac10 .event posedge, v0x1550277c0_0;
L_0x15502df60 .part L_0x15502dda0, 0, 1;
L_0x15502e0b0 .part L_0x15502dda0, 1, 1;
L_0x15502e240 .part L_0x15502dda0, 2, 1;
L_0x15502e470 .part L_0x15502dda0, 3, 1;
    .scope S_0x155018280;
T_0 ;
    %wait E_0x155017f50;
    %load/vec4 v0x155027910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1550105a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x155027870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1550105a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x155027720_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x1550105a0_0;
    %inv;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x1550105a0_0;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x1550105a0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x155027a70;
T_1 ;
    %wait E_0x155027cb0;
    %load/vec4 v0x155027fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155027d10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x155027f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x155027d10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x155027db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x155027d10_0;
    %inv;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x155027d10_0;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v0x155027d10_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x155028100;
T_2 ;
    %wait E_0x155028340;
    %load/vec4 v0x155028670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1550283a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1550285e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1550283a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x155028450_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x1550283a0_0;
    %inv;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x1550283a0_0;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v0x1550283a0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1550287b0;
T_3 ;
    %wait E_0x1550289f0;
    %load/vec4 v0x155028cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155028a50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x155028c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x155028a50_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x155028af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %load/vec4 v0x155028a50_0;
    %inv;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0x155028a50_0;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v0x155028a50_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15502a9c0;
T_4 ;
    %wait E_0x15502ac10;
    %load/vec4 v0x15502adb0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x15502b440_0;
    %load/vec4 v0x15502b3a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15502b310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15502b200_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15502ad00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15502adb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x15502ad00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x15502ad00_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x15502adb0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x15502ad00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x15502ad00_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x155017fa0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x15502ba20_0;
    %inv;
    %store/vec4 v0x15502ba20_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x155017fa0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15502bb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15502b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15502b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15502b970_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x15502bab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15502ba20_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15502b5d0_0, 0, 1;
    %vpi_call 2 42 "$monitor", $time, " En = %b, MODE = %b%b%d, Q4Q3Q2Q1 = %b%b%b%b, Q = %d, ShiftRegOut = %b%b%b%b", v0x15502b5d0_0, v0x15502b810_0, v0x15502b8a0_0, v0x15502b970_0, &PV<v0x15502b6b0_0, 3, 1>, &PV<v0x15502b6b0_0, 2, 1>, &PV<v0x15502b6b0_0, 1, 1>, &PV<v0x15502b6b0_0, 0, 1>, v0x15502b6b0_0, &PV<v0x15502b780_0, 3, 1>, &PV<v0x15502b780_0, 2, 1>, &PV<v0x15502b780_0, 1, 1>, &PV<v0x15502b780_0, 0, 1> {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15502bb60_0, 0;
    %delay 398, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15502b810_0, 0, 1;
    %delay 398, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15502b810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15502b8a0_0, 0, 1;
    %delay 398, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15502b810_0, 0, 1;
    %delay 409, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15502b5d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15502b970_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15502b970_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15502b970_0, 0, 2;
    %delay 40, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "CounterReg-Test.v";
    "CounterUD.v";
    "tff.v";
    "ShiftReg.v";
