Analysis & Synthesis report for blob
Sat Mar 07 15:48:54 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|currentState
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: de2beep750Hz:inst8|de2beeper:inst_de2beeper|clockgenerator:b2v_inst_clockGenrator|audioPll18M4:audioPllClockGen|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: divider1000:inst3|divider_generic:inst
 15. Parameter Settings for User Entity Instance: divider1000:inst2|divider_generic:inst
 16. Parameter Settings for User Entity Instance: divider10:instdiv|divider_generic:inst
 17. altpll Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController"
 19. Port Connectivity Checks: "de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController"
 20. Port Connectivity Checks: "de2beep750Hz:inst8|de2beeper:inst_de2beeper"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 07 15:48:54 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; blob                                            ;
; Top-level Entity Name              ; NovaBlob                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 256                                             ;
;     Total combinational functions  ; 218                                             ;
;     Dedicated logic registers      ; 169                                             ;
; Total registers                    ; 169                                             ;
; Total pins                         ; 30                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; NovaBlob           ; blob               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+
; MajakEA.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/LSP/cviko2/MajakEA.bdf                                           ;         ;
; NovaBlob.bdf                     ; yes             ; User Block Diagram/Schematic File        ; C:/LSP/cviko2/NovaBlob.bdf                                          ;         ;
; posun18.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/LSP/cviko2/posun18.bdf                                           ;         ;
; de2beep750hz.vhd                 ; yes             ; Auto-Found VHDL File                     ; c:/lsp/cviko2/dce/sound/de2beep750hz.vhd                            ;         ;
; de2beeper.vhd                    ; yes             ; Auto-Found VHDL File                     ; c:/lsp/cviko2/dce/sound/de2beeper.vhd                               ;         ;
; adc_dac_controller.vhd           ; yes             ; Auto-Found VHDL File                     ; c:/lsp/cviko2/dce/sound/adc_dac_controller.vhd                      ;         ;
; audio_codec_controller.vhd       ; yes             ; Auto-Found VHDL File                     ; c:/lsp/cviko2/dce/sound/audio_codec_controller.vhd                  ;         ;
; i2c_controller.v                 ; yes             ; Auto-Found Verilog HDL File              ; c:/lsp/cviko2/dce/sound/i2c_controller.v                            ;         ;
; clockgenerator.vhd               ; yes             ; Auto-Found VHDL File                     ; c:/lsp/cviko2/dce/sound/clockgenerator.vhd                          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; singen.vhd                       ; yes             ; Auto-Found VHDL File                     ; c:/lsp/cviko2/dce/sound/singen.vhd                                  ;         ;
; join18wires.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/lsp/cviko2/dce/basic/join18wires.bdf                             ;         ;
; shift18.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/lsp/cviko2/dce/basic/shift18.bdf                                 ;         ;
; shift16.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/lsp/cviko2/dce/basic/shift16.bdf                                 ;         ;
; shift8.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/lsp/cviko2/dce/basic/shift8.bdf                                  ;         ;
; shift4.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/lsp/cviko2/dce/basic/shift4.bdf                                  ;         ;
; shift2.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/lsp/cviko2/dce/basic/shift2.bdf                                  ;         ;
; counter4bits.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/lsp/cviko2/dce/basic/counter4bits.bdf                            ;         ;
; register4bits.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/lsp/cviko2/dce/basic/register4bits.bdf                           ;         ;
; add1_4bits.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/lsp/cviko2/dce/basic/add1_4bits.bdf                              ;         ;
; divider1000.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/lsp/cviko2/dce/basic/divider1000.bdf                             ;         ;
; divider_generic.vhd              ; yes             ; Auto-Found VHDL File                     ; c:/lsp/cviko2/dce/basic/divider_generic.vhd                         ;         ;
; divider10.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/lsp/cviko2/dce/basic/divider10.bdf                               ;         ;
; start_stop.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/lsp/cviko2/dce/basic/start_stop.bdf                              ;         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 256          ;
;                                             ;              ;
; Total combinational functions               ; 218          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 105          ;
;     -- 3 input functions                    ; 19           ;
;     -- <=2 input functions                  ; 94           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 150          ;
;     -- arithmetic mode                      ; 68           ;
;                                             ;              ;
; Total registers                             ; 169          ;
;     -- Dedicated logic registers            ; 169          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 30           ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 88           ;
; Total fan-out                               ; 1283         ;
; Average fan-out                             ; 2.86         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                               ; Library Name ;
+-----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |NovaBlob                                                       ; 218 (1)           ; 169 (0)      ; 0           ; 0            ; 0       ; 0         ; 30   ; 0            ; |NovaBlob                                                                                                                                         ; work         ;
;    |MajakEA:inst|                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|MajakEA:inst                                                                                                                            ; work         ;
;    |counter4bits:inst4|                                         ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|counter4bits:inst4                                                                                                                      ; work         ;
;       |add1_4bits:inst2|                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|counter4bits:inst4|add1_4bits:inst2                                                                                                     ; work         ;
;       |register4bits:inst|                                      ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|counter4bits:inst4|register4bits:inst                                                                                                   ; work         ;
;    |de2beep750Hz:inst8|                                         ; 179 (0)           ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|de2beep750Hz:inst8                                                                                                                      ; work         ;
;       |de2beeper:inst_de2beeper|                                ; 179 (0)           ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper                                                                                             ; work         ;
;          |adc_dac_controller:b2v_inst_adcDacController|         ; 59 (59)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController                                                ; work         ;
;          |audio_codec_controller:b2v_inst_audioCodecController| ; 80 (37)           ; 43 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController                                        ; work         ;
;             |I2C_Controller:i2cController|                      ; 43 (43)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController           ; work         ;
;          |clockGenerator:b2v_inst_clockGenrator|                ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|clockGenerator:b2v_inst_clockGenrator                                                       ; work         ;
;             |audioPll18M4:audioPllClockGen|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|clockGenerator:b2v_inst_clockGenrator|audioPll18M4:audioPllClockGen                         ; work         ;
;                |altpll:altpll_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|clockGenerator:b2v_inst_clockGenrator|audioPll18M4:audioPllClockGen|altpll:altpll_component ; work         ;
;          |singen:b2v_inst_sinGen|                               ; 17 (17)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|singen:b2v_inst_sinGen                                                                      ; work         ;
;    |divider1000:inst2|                                          ; 13 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|divider1000:inst2                                                                                                                       ; work         ;
;       |divider_generic:inst|                                    ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|divider1000:inst2|divider_generic:inst                                                                                                  ; work         ;
;    |divider1000:inst3|                                          ; 13 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|divider1000:inst3                                                                                                                       ; work         ;
;       |divider_generic:inst|                                    ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|divider1000:inst3|divider_generic:inst                                                                                                  ; work         ;
;    |divider10:instdiv|                                          ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|divider10:instdiv                                                                                                                       ; work         ;
;       |divider_generic:inst|                                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|divider10:instdiv|divider_generic:inst                                                                                                  ; work         ;
;    |posun18:inst7|                                              ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7                                                                                                                           ; work         ;
;       |shift18:inst|                                            ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst                                                                                                              ; work         ;
;          |shift16:inst|                                         ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst                                                                                                 ; work         ;
;             |shift8:inst3|                                      ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst3                                                                                    ; work         ;
;                |shift4:inst2|                                   ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst3|shift4:inst2                                                                       ; work         ;
;                   |shift2:inst1|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst3|shift4:inst2|shift2:inst1                                                          ; work         ;
;                   |shift2:inst|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst3|shift4:inst2|shift2:inst                                                           ; work         ;
;                |shift4:inst|                                    ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst3|shift4:inst                                                                        ; work         ;
;                   |shift2:inst1|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst3|shift4:inst|shift2:inst1                                                           ; work         ;
;                   |shift2:inst|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst3|shift4:inst|shift2:inst                                                            ; work         ;
;             |shift8:inst|                                       ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst                                                                                     ; work         ;
;                |shift4:inst2|                                   ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst|shift4:inst2                                                                        ; work         ;
;                   |shift2:inst1|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst|shift4:inst2|shift2:inst1                                                           ; work         ;
;                   |shift2:inst|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst|shift4:inst2|shift2:inst                                                            ; work         ;
;                |shift4:inst|                                    ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst|shift4:inst                                                                         ; work         ;
;                   |shift2:inst1|                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst|shift4:inst|shift2:inst1                                                            ; work         ;
;                   |shift2:inst|                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift16:inst|shift8:inst|shift4:inst|shift2:inst                                                             ; work         ;
;          |shift2:inst4|                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|posun18:inst7|shift18:inst|shift2:inst4                                                                                                 ; work         ;
;    |start_stop:inst5|                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NovaBlob|start_stop:inst5                                                                                                                        ; work         ;
+-----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|currentState                                                                          ;
+-------------------------------------+-------------------+-------------------------------------+--------------------------------+-------------------------------+-----------------------+-------------------------+
; Name                                ; currentState.stop ; currentState.incrementMuxSelectBits ; currentState.turnOffi2cControl ; currentState.checkAcknowledge ; currentState.transmit ; currentState.resetState ;
+-------------------------------------+-------------------+-------------------------------------+--------------------------------+-------------------------------+-----------------------+-------------------------+
; currentState.resetState             ; 0                 ; 0                                   ; 0                              ; 0                             ; 0                     ; 0                       ;
; currentState.transmit               ; 0                 ; 0                                   ; 0                              ; 0                             ; 1                     ; 1                       ;
; currentState.checkAcknowledge       ; 0                 ; 0                                   ; 0                              ; 1                             ; 0                     ; 1                       ;
; currentState.turnOffi2cControl      ; 0                 ; 0                                   ; 1                              ; 0                             ; 0                     ; 1                       ;
; currentState.incrementMuxSelectBits ; 0                 ; 1                                   ; 0                              ; 0                             ; 0                     ; 1                       ;
; currentState.stop                   ; 1                 ; 0                                   ; 0                              ; 0                             ; 0                     ; 1                       ;
+-------------------------------------+-------------------+-------------------------------------+--------------------------------+-------------------------------+-----------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD[22,23]      ; Stuck at GND due to stuck port data_in                                                                                              ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD[20,21]      ; Stuck at VCC due to stuck port data_in                                                                                              ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD[19]         ; Stuck at GND due to stuck port data_in                                                                                              ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD[18]         ; Stuck at VCC due to stuck port data_in                                                                                              ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD[16,17]      ; Stuck at GND due to stuck port data_in                                                                                              ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController|dacDataRightChannelRegister[1..11,15]               ; Merged with de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController|dacDataRightChannelRegister[0] ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD[7,8,13..15] ; Stuck at GND due to stuck port data_in                                                                                              ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|currentState.stop                           ; Lost fanout                                                                                                                         ;
; Total Number of Removed Registers = 26                                                                                                       ;                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 169   ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 127   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 61    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD_COUNTER[4] ; 11      ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD_COUNTER[0] ; 18      ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD_COUNTER[2] ; 15      ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD_COUNTER[3] ; 19      ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD_COUNTER[1] ; 13      ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD_COUNTER[5] ; 11      ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SCLK          ; 3       ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController|rightOutCounter[1]                                 ; 6       ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController|rightOutCounter[0]                                 ; 7       ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController|rightOutCounter[3]                                 ; 9       ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController|rightOutCounter[2]                                 ; 8       ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController|leftOutCounter[2]                                  ; 8       ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController|leftOutCounter[3]                                  ; 9       ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController|leftOutCounter[0]                                  ; 7       ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController|leftOutCounter[1]                                  ; 6       ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|done          ; 3       ;
; de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SDO           ; 4       ;
; Total number of inverted registers = 17                                                                                                     ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController|LRCounter[0]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|i2cClockCounter[2]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController|bitClockCounter[0]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NovaBlob|de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController|SD_COUNTER[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: de2beep750Hz:inst8|de2beeper:inst_de2beeper|clockgenerator:b2v_inst_clockGenrator|audioPll18M4:audioPllClockGen|altpll:altpll_component ;
+-------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                          ; Type                                                                                                                ;
+-------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped                                                                                                             ;
; PLL_TYPE                      ; AUTO                           ; Untyped                                                                                                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=audioPll18M4 ; Untyped                                                                                                             ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                                                                                                             ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                                                                                                             ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                                                                                                             ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                                                                                                             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer                                                                                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                                                                                                             ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                                                                                                             ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                                                                                                             ;
; LOCK_HIGH                     ; 1                              ; Untyped                                                                                                             ;
; LOCK_LOW                      ; 1                              ; Untyped                                                                                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                                                                                                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                                                                                                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                                                                                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                                                                                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                                                                                                             ;
; SKIP_VCO                      ; OFF                            ; Untyped                                                                                                             ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                                                                                                             ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                                                                                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                                                                                                             ;
; BANDWIDTH                     ; 0                              ; Untyped                                                                                                             ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                                                                                                             ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                                                                                                             ;
; DOWN_SPREAD                   ; 0                              ; Untyped                                                                                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                                                                                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped                                                                                                             ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                                                                                                             ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                                                                                                             ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                                                                                                             ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                                                                                                             ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                                                                                                             ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                                                                                                             ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                                                                                                             ;
; CLK2_MULTIPLY_BY              ; 1                              ; Untyped                                                                                                             ;
; CLK1_MULTIPLY_BY              ; 1                              ; Untyped                                                                                                             ;
; CLK0_MULTIPLY_BY              ; 1152                           ; Signed Integer                                                                                                      ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                                                                                                             ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                                                                                                             ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                                                                                                             ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                                                                                                             ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                                                                                                             ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                                                                                                             ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                                                                                                             ;
; CLK2_DIVIDE_BY                ; 1                              ; Untyped                                                                                                             ;
; CLK1_DIVIDE_BY                ; 1                              ; Untyped                                                                                                             ;
; CLK0_DIVIDE_BY                ; 3125                           ; Signed Integer                                                                                                      ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                                                                                                             ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                                                                                                             ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                                                                                                             ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                                                                                                             ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                                                                                                             ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                                                                                                             ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                                                                                                             ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                                                                                                             ;
; CLK1_PHASE_SHIFT              ; 0                              ; Untyped                                                                                                             ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                                                                                                             ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                                                                                                             ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                                                                                                             ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                                                                                                             ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                                                                                                             ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                                                                                                             ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                                                                                                             ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                                                                                                             ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                                                                                                             ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                                                                                                             ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                                                                                                             ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                                                                                                             ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                                                                                                             ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                                                                                                             ;
; CLK2_DUTY_CYCLE               ; 50                             ; Untyped                                                                                                             ;
; CLK1_DUTY_CYCLE               ; 50                             ; Untyped                                                                                                             ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer                                                                                                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                                                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                                                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                                                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                                                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                                                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                                                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                                                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                                                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                                                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                                                                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                                                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                                                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                                                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                                                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                                                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                                                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                                                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                                                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                                                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                                                                                             ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                                                                                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                                                                                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                                                                                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                                                                                                             ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                                                                                                             ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                                                                                                             ;
; DPA_DIVIDER                   ; 0                              ; Untyped                                                                                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                                                                                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                                                                                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                                                                                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                                                                                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                                                                                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                                                                                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                                                                                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                                                                                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                                                                                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                                                                                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                                                                                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                                                                                                             ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                                                                                                             ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                                                                                                             ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                                                                                                             ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                                                                                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                                                                                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                                                                                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                                                                                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                                                                                                             ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                                                                                                             ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                                                                                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                                                                                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                                                                                                             ;
; VCO_MIN                       ; 0                              ; Untyped                                                                                                             ;
; VCO_MAX                       ; 0                              ; Untyped                                                                                                             ;
; VCO_CENTER                    ; 0                              ; Untyped                                                                                                             ;
; PFD_MIN                       ; 0                              ; Untyped                                                                                                             ;
; PFD_MAX                       ; 0                              ; Untyped                                                                                                             ;
; M_INITIAL                     ; 0                              ; Untyped                                                                                                             ;
; M                             ; 0                              ; Untyped                                                                                                             ;
; N                             ; 1                              ; Untyped                                                                                                             ;
; M2                            ; 1                              ; Untyped                                                                                                             ;
; N2                            ; 1                              ; Untyped                                                                                                             ;
; SS                            ; 1                              ; Untyped                                                                                                             ;
; C0_HIGH                       ; 0                              ; Untyped                                                                                                             ;
; C1_HIGH                       ; 0                              ; Untyped                                                                                                             ;
; C2_HIGH                       ; 0                              ; Untyped                                                                                                             ;
; C3_HIGH                       ; 0                              ; Untyped                                                                                                             ;
; C4_HIGH                       ; 0                              ; Untyped                                                                                                             ;
; C5_HIGH                       ; 0                              ; Untyped                                                                                                             ;
; C6_HIGH                       ; 0                              ; Untyped                                                                                                             ;
; C7_HIGH                       ; 0                              ; Untyped                                                                                                             ;
; C8_HIGH                       ; 0                              ; Untyped                                                                                                             ;
; C9_HIGH                       ; 0                              ; Untyped                                                                                                             ;
; C0_LOW                        ; 0                              ; Untyped                                                                                                             ;
; C1_LOW                        ; 0                              ; Untyped                                                                                                             ;
; C2_LOW                        ; 0                              ; Untyped                                                                                                             ;
; C3_LOW                        ; 0                              ; Untyped                                                                                                             ;
; C4_LOW                        ; 0                              ; Untyped                                                                                                             ;
; C5_LOW                        ; 0                              ; Untyped                                                                                                             ;
; C6_LOW                        ; 0                              ; Untyped                                                                                                             ;
; C7_LOW                        ; 0                              ; Untyped                                                                                                             ;
; C8_LOW                        ; 0                              ; Untyped                                                                                                             ;
; C9_LOW                        ; 0                              ; Untyped                                                                                                             ;
; C0_INITIAL                    ; 0                              ; Untyped                                                                                                             ;
; C1_INITIAL                    ; 0                              ; Untyped                                                                                                             ;
; C2_INITIAL                    ; 0                              ; Untyped                                                                                                             ;
; C3_INITIAL                    ; 0                              ; Untyped                                                                                                             ;
; C4_INITIAL                    ; 0                              ; Untyped                                                                                                             ;
; C5_INITIAL                    ; 0                              ; Untyped                                                                                                             ;
; C6_INITIAL                    ; 0                              ; Untyped                                                                                                             ;
; C7_INITIAL                    ; 0                              ; Untyped                                                                                                             ;
; C8_INITIAL                    ; 0                              ; Untyped                                                                                                             ;
; C9_INITIAL                    ; 0                              ; Untyped                                                                                                             ;
; C0_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; C1_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; C2_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; C3_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; C4_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; C5_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; C6_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; C7_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; C8_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; C9_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; C0_PH                         ; 0                              ; Untyped                                                                                                             ;
; C1_PH                         ; 0                              ; Untyped                                                                                                             ;
; C2_PH                         ; 0                              ; Untyped                                                                                                             ;
; C3_PH                         ; 0                              ; Untyped                                                                                                             ;
; C4_PH                         ; 0                              ; Untyped                                                                                                             ;
; C5_PH                         ; 0                              ; Untyped                                                                                                             ;
; C6_PH                         ; 0                              ; Untyped                                                                                                             ;
; C7_PH                         ; 0                              ; Untyped                                                                                                             ;
; C8_PH                         ; 0                              ; Untyped                                                                                                             ;
; C9_PH                         ; 0                              ; Untyped                                                                                                             ;
; L0_HIGH                       ; 1                              ; Untyped                                                                                                             ;
; L1_HIGH                       ; 1                              ; Untyped                                                                                                             ;
; G0_HIGH                       ; 1                              ; Untyped                                                                                                             ;
; G1_HIGH                       ; 1                              ; Untyped                                                                                                             ;
; G2_HIGH                       ; 1                              ; Untyped                                                                                                             ;
; G3_HIGH                       ; 1                              ; Untyped                                                                                                             ;
; E0_HIGH                       ; 1                              ; Untyped                                                                                                             ;
; E1_HIGH                       ; 1                              ; Untyped                                                                                                             ;
; E2_HIGH                       ; 1                              ; Untyped                                                                                                             ;
; E3_HIGH                       ; 1                              ; Untyped                                                                                                             ;
; L0_LOW                        ; 1                              ; Untyped                                                                                                             ;
; L1_LOW                        ; 1                              ; Untyped                                                                                                             ;
; G0_LOW                        ; 1                              ; Untyped                                                                                                             ;
; G1_LOW                        ; 1                              ; Untyped                                                                                                             ;
; G2_LOW                        ; 1                              ; Untyped                                                                                                             ;
; G3_LOW                        ; 1                              ; Untyped                                                                                                             ;
; E0_LOW                        ; 1                              ; Untyped                                                                                                             ;
; E1_LOW                        ; 1                              ; Untyped                                                                                                             ;
; E2_LOW                        ; 1                              ; Untyped                                                                                                             ;
; E3_LOW                        ; 1                              ; Untyped                                                                                                             ;
; L0_INITIAL                    ; 1                              ; Untyped                                                                                                             ;
; L1_INITIAL                    ; 1                              ; Untyped                                                                                                             ;
; G0_INITIAL                    ; 1                              ; Untyped                                                                                                             ;
; G1_INITIAL                    ; 1                              ; Untyped                                                                                                             ;
; G2_INITIAL                    ; 1                              ; Untyped                                                                                                             ;
; G3_INITIAL                    ; 1                              ; Untyped                                                                                                             ;
; E0_INITIAL                    ; 1                              ; Untyped                                                                                                             ;
; E1_INITIAL                    ; 1                              ; Untyped                                                                                                             ;
; E2_INITIAL                    ; 1                              ; Untyped                                                                                                             ;
; E3_INITIAL                    ; 1                              ; Untyped                                                                                                             ;
; L0_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; L1_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; G0_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; G1_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; G2_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; G3_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; E0_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; E1_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; E2_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; E3_MODE                       ; BYPASS                         ; Untyped                                                                                                             ;
; L0_PH                         ; 0                              ; Untyped                                                                                                             ;
; L1_PH                         ; 0                              ; Untyped                                                                                                             ;
; G0_PH                         ; 0                              ; Untyped                                                                                                             ;
; G1_PH                         ; 0                              ; Untyped                                                                                                             ;
; G2_PH                         ; 0                              ; Untyped                                                                                                             ;
; G3_PH                         ; 0                              ; Untyped                                                                                                             ;
; E0_PH                         ; 0                              ; Untyped                                                                                                             ;
; E1_PH                         ; 0                              ; Untyped                                                                                                             ;
; E2_PH                         ; 0                              ; Untyped                                                                                                             ;
; E3_PH                         ; 0                              ; Untyped                                                                                                             ;
; M_PH                          ; 0                              ; Untyped                                                                                                             ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                                                                                                             ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                                                                                                             ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                                                                                                             ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                                                                                                             ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                                                                                                             ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                                                                                                             ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                                                                                                             ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                                                                                                             ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                                                                                                             ;
; CLK0_COUNTER                  ; G0                             ; Untyped                                                                                                             ;
; CLK1_COUNTER                  ; G0                             ; Untyped                                                                                                             ;
; CLK2_COUNTER                  ; G0                             ; Untyped                                                                                                             ;
; CLK3_COUNTER                  ; G0                             ; Untyped                                                                                                             ;
; CLK4_COUNTER                  ; G0                             ; Untyped                                                                                                             ;
; CLK5_COUNTER                  ; G0                             ; Untyped                                                                                                             ;
; CLK6_COUNTER                  ; E0                             ; Untyped                                                                                                             ;
; CLK7_COUNTER                  ; E1                             ; Untyped                                                                                                             ;
; CLK8_COUNTER                  ; E2                             ; Untyped                                                                                                             ;
; CLK9_COUNTER                  ; E3                             ; Untyped                                                                                                             ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                                                                                                             ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                                                                                                             ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                                                                                                             ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                                                                                                             ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                                                                                                             ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                                                                                                             ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                                                                                                             ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                                                                                                             ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                                                                                                             ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                                                                                                             ;
; M_TIME_DELAY                  ; 0                              ; Untyped                                                                                                             ;
; N_TIME_DELAY                  ; 0                              ; Untyped                                                                                                             ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                                                                                                             ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                                                                                                             ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                                                                                                             ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                                                                                                             ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                                                                                                             ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                                                                                                             ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                                                                                                             ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                                                                                                             ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                                                                                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped                                                                                                             ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped                                                                                                             ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped                                                                                                             ;
; VCO_POST_SCALE                ; 0                              ; Untyped                                                                                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                                                                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                                                                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                     ; Untyped                                                                                                             ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                                                                                                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                                                                                                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                                                                                                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                                                                                                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                                                                                                             ;
; PORT_CLK1                     ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLK2                     ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                                                                                                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                                                                                                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                                                                                                             ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_ARESET                   ; PORT_USED                      ; Untyped                                                                                                             ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                                                                                                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                                                                                                             ;
; PORT_LOCKED                   ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                                                                                                             ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                                                                                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                                                                                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                                                                                                             ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                                                                                                             ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                                                                                                             ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                                                                                                             ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                                                                                                             ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                                                                                                             ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                                                                                                             ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                                                                                                             ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                                                                                                             ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                                                                                                             ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                                                                                                             ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                                                                                                             ;
; CBXI_PARAMETER                ; NOTHING                        ; Untyped                                                                                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                                                                                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                                                                                                             ;
; WIDTH_CLOCK                   ; 6                              ; Untyped                                                                                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                                                                                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                                                                                                             ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped                                                                                                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped                                                                                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE                                                                                                      ;
+-------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider1000:inst3|divider_generic:inst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; divisor        ; 1000  ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider1000:inst2|divider_generic:inst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; divisor        ; 1000  ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider10:instdiv|divider_generic:inst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; divisor        ; 10    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                            ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                                   ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                                       ;
; Entity Instance               ; de2beep750Hz:inst8|de2beeper:inst_de2beeper|clockgenerator:b2v_inst_clockGenrator|audioPll18M4:audioPllClockGen|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                            ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; I2C_DATA[21..20] ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; I2C_DATA[23..22] ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; I2C_DATA[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; I2C_DATA[19]     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; I2C_DATA[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; readWriteEnable  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; SD_COUNTER       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
; SDO              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController" ;
+----------+--------+------------------+---------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity         ; Details                                                                               ;
+----------+--------+------------------+---------------------------------------------------------------------------------------+
; stateout ; Output ; Critical Warning ; Types are incompatible                                                                ;
; stateout ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+----------+--------+------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "de2beep750Hz:inst8|de2beeper:inst_de2beeper" ;
+---------------------+-------+----------+--------------------------------+
; Port                ; Type  ; Severity ; Details                        ;
+---------------------+-------+----------+--------------------------------+
; divider1500hz[3..1] ; Input ; Info     ; Stuck at GND                   ;
; divider1500hz[0]    ; Input ; Info     ; Stuck at VCC                   ;
+---------------------+-------+----------+--------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 07 15:48:49 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off blob -c blob
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file majakea.bdf
    Info (12023): Found entity 1: MajakEA
Info (12021): Found 1 design units, including 1 entities, in source file novablob.bdf
    Info (12023): Found entity 1: NovaBlob
Info (12021): Found 1 design units, including 1 entities, in source file posun18.bdf
    Info (12023): Found entity 1: posun18
Info (12021): Found 2 design units, including 1 entities, in source file majakvea.vhd
    Info (12022): Found design unit 1: MajakVEA-dataflow
    Info (12023): Found entity 1: MajakVEA
Info (12021): Found 2 design units, including 1 entities, in source file majakv_jakuj.vhd
    Info (12022): Found design unit 1: our_name-behavioral
    Info (12023): Found entity 1: our_name
Info (12127): Elaborating entity "NovaBlob" for the top level hierarchy
Warning (12125): Using design file dce/sound/de2beep750hz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: de2beep750Hz-structural
    Info (12023): Found entity 1: de2beep750Hz
Info (12128): Elaborating entity "de2beep750Hz" for hierarchy "de2beep750Hz:inst8"
Warning (12125): Using design file dce/sound/de2beeper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: de2beeper-bdf_type
    Info (12023): Found entity 1: de2beeper
Info (12128): Elaborating entity "de2beeper" for hierarchy "de2beep750Hz:inst8|de2beeper:inst_de2beeper"
Warning (12125): Using design file dce/sound/adc_dac_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: adc_dac_controller-behavioral
    Info (12023): Found entity 1: adc_dac_controller
Info (12128): Elaborating entity "adc_dac_controller" for hierarchy "de2beep750Hz:inst8|de2beeper:inst_de2beeper|adc_dac_controller:b2v_inst_adcDacController"
Warning (10036): Verilog HDL or VHDL warning at adc_dac_controller.vhd(31): object "dacDataLeftChannelRegister" assigned a value but never read
Warning (12125): Using design file dce/sound/audio_codec_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: audio_codec_controller-behavioral
    Info (12023): Found entity 1: audio_codec_controller
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController"
Warning (12125): Using design file dce/sound/i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_Controller
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|I2C_Controller:i2cController"
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6)
Warning (12125): Using design file dce/sound/clockgenerator.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info (12022): Found design unit 1: clockGenerator-clockGeneratorInside
    Info (12022): Found design unit 2: audiopll18m4-SYN
    Info (12023): Found entity 1: clockGenerator
    Info (12023): Found entity 2: audioPll18M4
Info (12128): Elaborating entity "clockgenerator" for hierarchy "de2beep750Hz:inst8|de2beeper:inst_de2beeper|clockgenerator:b2v_inst_clockGenrator"
Info (12128): Elaborating entity "audioPll18M4" for hierarchy "de2beep750Hz:inst8|de2beeper:inst_de2beeper|clockgenerator:b2v_inst_clockGenrator|audioPll18M4:audioPllClockGen"
Info (12128): Elaborating entity "altpll" for hierarchy "de2beep750Hz:inst8|de2beeper:inst_de2beeper|clockgenerator:b2v_inst_clockGenrator|audioPll18M4:audioPllClockGen|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "de2beep750Hz:inst8|de2beeper:inst_de2beeper|clockgenerator:b2v_inst_clockGenrator|audioPll18M4:audioPllClockGen|altpll:altpll_component"
Info (12133): Instantiated megafunction "de2beep750Hz:inst8|de2beeper:inst_de2beeper|clockgenerator:b2v_inst_clockGenrator|audioPll18M4:audioPllClockGen|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1152"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=audioPll18M4"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Warning (12125): Using design file dce/sound/singen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: singen-rtl
    Info (12023): Found entity 1: singen
Info (12128): Elaborating entity "singen" for hierarchy "de2beep750Hz:inst8|de2beeper:inst_de2beeper|singen:b2v_inst_sinGen"
Warning (10492): VHDL Process Statement warning at singen.vhd(59): signal "waveCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "posun18" for hierarchy "posun18:inst7"
Warning (12125): Using design file dce/basic/join18wires.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: join18wires
Info (12128): Elaborating entity "join18wires" for hierarchy "posun18:inst7|join18wires:inst1"
Warning (12125): Using design file dce/basic/shift18.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shift18
Info (12128): Elaborating entity "shift18" for hierarchy "posun18:inst7|shift18:inst"
Warning (12125): Using design file dce/basic/shift16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shift16
Info (12128): Elaborating entity "shift16" for hierarchy "posun18:inst7|shift18:inst|shift16:inst"
Warning (12125): Using design file dce/basic/shift8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shift8
Info (12128): Elaborating entity "shift8" for hierarchy "posun18:inst7|shift18:inst|shift16:inst|shift8:inst"
Warning (12125): Using design file dce/basic/shift4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shift4
Info (12128): Elaborating entity "shift4" for hierarchy "posun18:inst7|shift18:inst|shift16:inst|shift8:inst|shift4:inst"
Warning (12125): Using design file dce/basic/shift2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shift2
Info (12128): Elaborating entity "shift2" for hierarchy "posun18:inst7|shift18:inst|shift16:inst|shift8:inst|shift4:inst|shift2:inst"
Info (12128): Elaborating entity "MajakEA" for hierarchy "MajakEA:inst"
Warning (12125): Using design file dce/basic/counter4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: counter4bits
Info (12128): Elaborating entity "counter4bits" for hierarchy "counter4bits:inst4"
Warning (12125): Using design file dce/basic/register4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: register4bits
Info (12128): Elaborating entity "register4bits" for hierarchy "counter4bits:inst4|register4bits:inst"
Warning (12125): Using design file dce/basic/add1_4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: add1_4bits
Info (12128): Elaborating entity "add1_4bits" for hierarchy "counter4bits:inst4|add1_4bits:inst2"
Warning (12125): Using design file dce/basic/divider1000.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: divider1000
Info (12128): Elaborating entity "divider1000" for hierarchy "divider1000:inst3"
Warning (12125): Using design file dce/basic/divider_generic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: divider_generic-behav
    Info (12023): Found entity 1: divider_generic
Info (12128): Elaborating entity "divider_generic" for hierarchy "divider1000:inst3|divider_generic:inst"
Warning (12125): Using design file dce/basic/divider10.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: divider10
Info (12128): Elaborating entity "divider10" for hierarchy "divider10:instdiv"
Info (12128): Elaborating entity "divider_generic" for hierarchy "divider10:instdiv|divider_generic:inst"
Warning (12125): Using design file dce/basic/start_stop.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: start_stop
Info (12128): Elaborating entity "start_stop" for hierarchy "start_stop:inst5"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "de2beep750Hz:inst8|de2beeper:inst_de2beeper|audio_codec_controller:b2v_inst_audioCodecController|codec" is uninferred due to inappropriate RAM size
Warning (113028): 4 out of 16 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 12 to 15 are not initialized
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "inst9"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 290 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 25 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 259 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4663 megabytes
    Info: Processing ended: Sat Mar 07 15:48:54 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


