`timescale 1ns / 1ps

module comp_eq(
input logic [7:0] in0,
input logic [7:0] in1,
output logic out
    );
    
always_comb
if(in0==in1) out=1;
    else out=0;    
endmodule
