
*** Running vivado
    with args -log vga_gaussian_blur.vds -m64 -mode batch -messageDb vivado.pb -notrace -source vga_gaussian_blur.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source vga_gaussian_blur.tcl -notrace
Command: synth_design -top vga_gaussian_blur -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 291.090 ; gain = 119.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_gaussian_blur' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/vga_gaussian_blur/vga_gaussian_blur.srcs/sources_1/new/vga_gaussian_blur.vhd:48]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter H_DELAY bound to: 160 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_gaussian_blur' (1#1) [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/vga_gaussian_blur/vga_gaussian_blur.srcs/sources_1/new/vga_gaussian_blur.vhd:48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 389.082 ; gain = 217.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 389.082 ; gain = 217.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 389.082 ; gain = 217.391
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:10 . Memory (MB): peak = 506.273 ; gain = 334.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |vga_gaussian_blur__GB0 |           1|     19982|
|2     |vga_gaussian_blur__GB1 |           1|     19176|
|3     |vga_gaussian_blur__GB2 |           1|      8030|
|4     |vga_gaussian_blur__GB3 |           1|     10439|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 5     
	               24 Bit    Registers := 1604  
	               10 Bit    Registers := 1606  
	                3 Bit    Registers := 802   
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_gaussian_blur 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 5     
	               24 Bit    Registers := 1604  
	               10 Bit    Registers := 1606  
	                3 Bit    Registers := 802   
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:14 ; elapsed = 00:01:12 . Memory (MB): peak = 528.039 ; gain = 356.348
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rgb_buffer_1_reg[1][23:0]' into 'rgb_buffer_1_reg[1][23:0]' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/vga_gaussian_blur/vga_gaussian_blur.srcs/sources_1/new/vga_gaussian_blur.vhd:64]
INFO: [Synth 8-4471] merging register 'rgb_buffer_1_reg[2][23:0]' into 'rgb_buffer_1_reg[2][23:0]' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/vga_gaussian_blur/vga_gaussian_blur.srcs/sources_1/new/vga_gaussian_blur.vhd:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb_buffer_1_reg[1602]' and it is trimmed from '24' to '18' bits. [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/vga_gaussian_blur/vga_gaussian_blur.srcs/sources_1/new/vga_gaussian_blur.vhd:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb_buffer_1_reg[1601]' and it is trimmed from '24' to '18' bits. [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/vga_gaussian_blur/vga_gaussian_blur.srcs/sources_1/new/vga_gaussian_blur.vhd:64]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:48 . Memory (MB): peak = 528.617 ; gain = 356.926
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:50 ; elapsed = 00:01:48 . Memory (MB): peak = 528.617 ; gain = 356.926

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |vga_gaussian_blur__GB0 |           1|     21743|
|2     |vga_gaussian_blur__GB1 |           1|     19176|
|3     |vga_gaussian_blur__GB2 |           1|      8030|
|4     |vga_gaussian_blur__GB3 |           1|     10439|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][18] ' (FD) to '\A[0]__11 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][19] ' (FD) to '\A[1] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][20] ' (FD) to '\A[2] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][21] ' (FD) to '\A[3] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][22] ' (FD) to '\A[4] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][23] ' (FD) to '\A[5] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[2][18] ' (FD) to '\A[0] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[2][19] ' (FD) to '\A[1]__0 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[2][20] ' (FD) to '\A[2]__0 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[2][21] ' (FD) to '\A[3]__0 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[2][22] ' (FD) to '\A[4]__0 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[2][23] ' (FD) to '\A[5]__0 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][0] ' (FD) to '\C[0] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][1] ' (FD) to '\C[1] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][2] ' (FD) to '\C[2] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][3] ' (FD) to '\C[3] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][4] ' (FD) to '\C[4] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][5] ' (FD) to '\C[5] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][6] ' (FD) to '\C[6] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][7] ' (FD) to '\C[7] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][8] ' (FD) to '\C[8] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][9] ' (FD) to '\C[9] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][10] ' (FD) to '\C[10] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][11] ' (FD) to '\C[11] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][12] ' (FD) to '\C[12] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][13] ' (FD) to '\C[13] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][14] ' (FD) to '\C[14] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][15] ' (FD) to '\C[15] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][16] ' (FD) to '\C[16] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][17] ' (FD) to '\C[17] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][18] ' (FD) to '\C[18] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][19] ' (FD) to '\C[19] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][20] ' (FD) to '\C[20] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][21] ' (FD) to '\C[21] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][22] ' (FD) to '\C[22] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[0][23] ' (FD) to '\C[23] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][0] ' (FD) to '\A[0]__2 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][1] ' (FD) to '\A[1]__3 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][2] ' (FD) to '\A[2]__3 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][3] ' (FD) to '\A[3]__3 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][4] ' (FD) to '\A[4]__3 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][5] ' (FD) to '\A[5]__3 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][6] ' (FD) to '\A[6]__1 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][7] ' (FD) to '\A[7] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][8] ' (FD) to '\A[8] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][9] ' (FD) to '\A[9] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][10] ' (FD) to '\A[10] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][11] ' (FD) to '\A[11] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][12] ' (FD) to '\A[12] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][13] ' (FD) to '\A[13] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][14] ' (FD) to '\A[14] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][15] ' (FD) to '\A[15] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][16] ' (FD) to '\A[16] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][17] ' (FD) to '\A[17] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][18] ' (FD) to '\A[18] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][19] ' (FD) to '\A[19] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][20] ' (FD) to '\A[20] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][21] ' (FD) to '\A[21] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][22] ' (FD) to '\A[22] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1600][23] ' (FD) to '\A[23] '
INFO: [Synth 8-3886] merging instance '\A[21]__3 ' (FD) to '\rgb_buffer_1_reg[800][21] '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][0] ' (FD) to '\A[0]__10 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][1] ' (FD) to '\A[1]__11 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][2] ' (FD) to '\A[2]__11 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][3] ' (FD) to '\A[3]__11 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][4] ' (FD) to '\A[4]__11 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][5] ' (FD) to '\A[5]__11 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][6] ' (FD) to '\A[6]__9 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][7] ' (FD) to '\A[7]__7 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][8] ' (FD) to '\A[8]__7 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][9] ' (FD) to '\A[9]__7 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][10] ' (FD) to '\A[10]__7 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][11] ' (FD) to '\A[11]__7 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][12] ' (FD) to '\A[12]__7 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][13] ' (FD) to '\A[13]__7 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][14] ' (FD) to '\A[14]__7 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][15] ' (FD) to '\A[15]__7 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][16] ' (FD) to '\A[16]__7 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1][17] ' (FD) to '\A[17]__7 '
INFO: [Synth 8-3886] merging instance '\A[0]__11 ' (FD) to '\A[18]__7 '
INFO: [Synth 8-3886] merging instance '\A[1] ' (FD) to '\A[19]__7 '
INFO: [Synth 8-3886] merging instance '\A[2] ' (FD) to '\A[20]__7 '
INFO: [Synth 8-3886] merging instance '\A[3] ' (FD) to '\A[21]__7 '
INFO: [Synth 8-3886] merging instance '\A[4] ' (FD) to '\A[22]__7 '
INFO: [Synth 8-3886] merging instance '\A[5] ' (FD) to '\A[23]__7 '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A[6] )
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][0] ' (FD) to '\A[0]__3 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][1] ' (FD) to '\A[1]__4 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][2] ' (FD) to '\A[2]__4 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][3] ' (FD) to '\A[3]__4 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][4] ' (FD) to '\A[4]__4 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][5] ' (FD) to '\A[5]__4 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][6] ' (FD) to '\A[6]__2 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][7] ' (FD) to '\A[7]__0 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][8] ' (FD) to '\A[8]__0 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][9] ' (FD) to '\A[9]__0 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][10] ' (FD) to '\A[10]__0 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][11] ' (FD) to '\A[11]__0 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][12] ' (FD) to '\A[12]__0 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][13] ' (FD) to '\A[13]__0 '
INFO: [Synth 8-3886] merging instance '\rgb_buffer_1_reg[1601][14] ' (FD) to '\A[14]__0 '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\C[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A[6]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A[24]__0 )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:01:54 . Memory (MB): peak = 535.113 ; gain = 363.422
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:56 ; elapsed = 00:01:54 . Memory (MB): peak = 535.113 ; gain = 363.422

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |vga_gaussian_blur__GB0 |           1|     20232|
|2     |vga_gaussian_blur__GB1 |           1|     19176|
|3     |vga_gaussian_blur__GB2 |           1|      8030|
|4     |vga_gaussian_blur__GB3 |           1|     10439|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:01:54 . Memory (MB): peak = 535.113 ; gain = 363.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |vga_gaussian_blur__GB0 |           1|     20232|
|2     |vga_gaussian_blur__GB1 |           1|     19176|
|3     |vga_gaussian_blur__GB2 |           1|      8030|
|4     |vga_gaussian_blur__GB3 |           1|     10439|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:01:57 . Memory (MB): peak = 554.469 ; gain = 382.777
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:59 ; elapsed = 00:01:57 . Memory (MB): peak = 554.469 ; gain = 382.777

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:59 ; elapsed = 00:01:57 . Memory (MB): peak = 554.469 ; gain = 382.777
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:01:57 . Memory (MB): peak = 554.469 ; gain = 382.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:01:58 . Memory (MB): peak = 554.469 ; gain = 382.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:01:58 . Memory (MB): peak = 554.469 ; gain = 382.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:01:58 . Memory (MB): peak = 554.469 ; gain = 382.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:01:58 . Memory (MB): peak = 554.469 ; gain = 382.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:01:58 . Memory (MB): peak = 554.469 ; gain = 382.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-----------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vga_gaussian_blur__GB0 | rgb_buffer_1_reg[800][21]  | 798    | 24    | NO           | NO                 | YES               | 0      | 600     | 
|vga_gaussian_blur__GB1 | rgb_buffer_1_reg[1599][23] | 799    | 24    | NO           | YES                | YES               | 0      | 600     | 
|vga_gaussian_blur__GB2 | yaddr_out_reg[9]           | 803    | 10    | NO           | YES                | YES               | 0      | 260     | 
|vga_gaussian_blur__GB3 | xaddr_out_reg[9]           | 803    | 10    | NO           | YES                | YES               | 0      | 260     | 
|vga_gaussian_blur__GB3 | vsync_out_reg              | 803    | 1     | NO           | YES                | YES               | 0      | 26      | 
|vga_gaussian_blur__GB3 | hsync_out_reg              | 803    | 1     | NO           | YES                | YES               | 0      | 26      | 
|vga_gaussian_blur__GB3 | active_out_reg             | 803    | 1     | NO           | YES                | YES               | 0      | 26      | 
+-----------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    67|
|3     |LUT1    |    56|
|4     |LUT2    |   138|
|5     |LUT3    |    72|
|6     |LUT4    |    50|
|7     |LUT5    |    23|
|8     |LUT6    |     1|
|9     |SRLC32E |  1798|
|10    |FDRE    |   310|
|11    |IBUF    |    48|
|12    |OBUF    |    47|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2611|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:01:58 . Memory (MB): peak = 554.469 ; gain = 382.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:58 ; elapsed = 00:01:55 . Memory (MB): peak = 554.469 ; gain = 336.539
Synthesis Optimization Complete : Time (s): cpu = 00:02:00 ; elapsed = 00:01:58 . Memory (MB): peak = 554.469 ; gain = 382.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga_gaussian_blur' is not ideal for floorplanning, since the cellview 'vga_gaussian_blur' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  SRLC32E => SRL16E: 23 instances

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:01:57 . Memory (MB): peak = 554.469 ; gain = 344.695
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 554.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 09 18:49:49 2016...
