Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Sep  6 15:24:33 2024
| Host         : osher running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DecimalCounter_3D_timing_summary_routed.rpt -pb DecimalCounter_3D_timing_summary_routed.pb -rpx DecimalCounter_3D_timing_summary_routed.rpx -warn_on_violation
| Design       : DecimalCounter_3D
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_500HZ_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DIV/CNT_5HZ_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DIV/t1_reg_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: DIV/t1_reg_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: DIV/t2_reg_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: DIV/t2_reg_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.402        0.000                      0                  132        0.300        0.000                      0                  132        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.402        0.000                      0                   66        0.300        0.000                      0                   66        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.485        0.000                      0                   66        0.664        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.977ns (64.819%)  route 1.616ns (35.181%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  DIV/CNT_500HZ_reg[0]/Q
                         net (fo=4, routed)           0.814     6.424    DIV/CNT_500HZ_reg[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.004 r  DIV/plusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    DIV/plusOp__60_carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  DIV/plusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    DIV/plusOp__60_carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  DIV/plusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    DIV/plusOp__60_carry__1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  DIV/plusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.346    DIV/plusOp__60_carry__2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.659 r  DIV/plusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.802     8.461    DIV/plusOp__60_carry__3_n_4
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.306     8.767 r  DIV/CNT_500HZ[20]_i_5/O
                         net (fo=1, routed)           0.000     8.767    DIV/CNT_500HZ[20]_i_5_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  DIV/CNT_500HZ_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.299    DIV/CNT_500HZ_reg[20]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  DIV/CNT_500HZ_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    DIV/CNT_500HZ_reg[24]_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.747 r  DIV/CNT_500HZ_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.747    DIV/CNT_500HZ_reg[28]_i_1_n_6
    SLICE_X58Y19         FDCE                                         r  DIV/CNT_500HZ_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.848    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  DIV/CNT_500HZ_reg[29]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.062    15.149    DIV/CNT_500HZ_reg[29]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 2.956ns (64.658%)  route 1.616ns (35.342%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  DIV/CNT_500HZ_reg[0]/Q
                         net (fo=4, routed)           0.814     6.424    DIV/CNT_500HZ_reg[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.004 r  DIV/plusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    DIV/plusOp__60_carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  DIV/plusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    DIV/plusOp__60_carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  DIV/plusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    DIV/plusOp__60_carry__1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  DIV/plusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.346    DIV/plusOp__60_carry__2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.659 r  DIV/plusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.802     8.461    DIV/plusOp__60_carry__3_n_4
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.306     8.767 r  DIV/CNT_500HZ[20]_i_5/O
                         net (fo=1, routed)           0.000     8.767    DIV/CNT_500HZ[20]_i_5_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  DIV/CNT_500HZ_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.299    DIV/CNT_500HZ_reg[20]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  DIV/CNT_500HZ_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    DIV/CNT_500HZ_reg[24]_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.726 r  DIV/CNT_500HZ_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.726    DIV/CNT_500HZ_reg[28]_i_1_n_4
    SLICE_X58Y19         FDCE                                         r  DIV/CNT_500HZ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.848    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  DIV/CNT_500HZ_reg[31]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.062    15.149    DIV/CNT_500HZ_reg[31]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 2.882ns (64.076%)  route 1.616ns (35.924%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  DIV/CNT_500HZ_reg[0]/Q
                         net (fo=4, routed)           0.814     6.424    DIV/CNT_500HZ_reg[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.004 r  DIV/plusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    DIV/plusOp__60_carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  DIV/plusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    DIV/plusOp__60_carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  DIV/plusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    DIV/plusOp__60_carry__1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  DIV/plusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.346    DIV/plusOp__60_carry__2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.659 r  DIV/plusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.802     8.461    DIV/plusOp__60_carry__3_n_4
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.306     8.767 r  DIV/CNT_500HZ[20]_i_5/O
                         net (fo=1, routed)           0.000     8.767    DIV/CNT_500HZ[20]_i_5_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  DIV/CNT_500HZ_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.299    DIV/CNT_500HZ_reg[20]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  DIV/CNT_500HZ_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    DIV/CNT_500HZ_reg[24]_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.652 r  DIV/CNT_500HZ_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.652    DIV/CNT_500HZ_reg[28]_i_1_n_5
    SLICE_X58Y19         FDCE                                         r  DIV/CNT_500HZ_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.848    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  DIV/CNT_500HZ_reg[30]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.062    15.149    DIV/CNT_500HZ_reg[30]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 2.866ns (63.948%)  route 1.616ns (36.052%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  DIV/CNT_500HZ_reg[0]/Q
                         net (fo=4, routed)           0.814     6.424    DIV/CNT_500HZ_reg[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.004 r  DIV/plusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    DIV/plusOp__60_carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  DIV/plusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    DIV/plusOp__60_carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  DIV/plusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    DIV/plusOp__60_carry__1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  DIV/plusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.346    DIV/plusOp__60_carry__2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.659 r  DIV/plusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.802     8.461    DIV/plusOp__60_carry__3_n_4
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.306     8.767 r  DIV/CNT_500HZ[20]_i_5/O
                         net (fo=1, routed)           0.000     8.767    DIV/CNT_500HZ[20]_i_5_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  DIV/CNT_500HZ_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.299    DIV/CNT_500HZ_reg[20]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  DIV/CNT_500HZ_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    DIV/CNT_500HZ_reg[24]_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.636 r  DIV/CNT_500HZ_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.636    DIV/CNT_500HZ_reg[28]_i_1_n_7
    SLICE_X58Y19         FDCE                                         r  DIV/CNT_500HZ_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.848    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  DIV/CNT_500HZ_reg[28]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.062    15.149    DIV/CNT_500HZ_reg[28]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 2.863ns (63.924%)  route 1.616ns (36.076%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  DIV/CNT_500HZ_reg[0]/Q
                         net (fo=4, routed)           0.814     6.424    DIV/CNT_500HZ_reg[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.004 r  DIV/plusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    DIV/plusOp__60_carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  DIV/plusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    DIV/plusOp__60_carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  DIV/plusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    DIV/plusOp__60_carry__1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  DIV/plusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.346    DIV/plusOp__60_carry__2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.659 r  DIV/plusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.802     8.461    DIV/plusOp__60_carry__3_n_4
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.306     8.767 r  DIV/CNT_500HZ[20]_i_5/O
                         net (fo=1, routed)           0.000     8.767    DIV/CNT_500HZ[20]_i_5_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  DIV/CNT_500HZ_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.299    DIV/CNT_500HZ_reg[20]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.633 r  DIV/CNT_500HZ_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.633    DIV/CNT_500HZ_reg[24]_i_1_n_6
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.062    15.150    DIV/CNT_500HZ_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 2.842ns (63.754%)  route 1.616ns (36.246%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  DIV/CNT_500HZ_reg[0]/Q
                         net (fo=4, routed)           0.814     6.424    DIV/CNT_500HZ_reg[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.004 r  DIV/plusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    DIV/plusOp__60_carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  DIV/plusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    DIV/plusOp__60_carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  DIV/plusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    DIV/plusOp__60_carry__1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  DIV/plusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.346    DIV/plusOp__60_carry__2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.659 r  DIV/plusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.802     8.461    DIV/plusOp__60_carry__3_n_4
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.306     8.767 r  DIV/CNT_500HZ[20]_i_5/O
                         net (fo=1, routed)           0.000     8.767    DIV/CNT_500HZ[20]_i_5_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  DIV/CNT_500HZ_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.299    DIV/CNT_500HZ_reg[20]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.612 r  DIV/CNT_500HZ_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.612    DIV/CNT_500HZ_reg[24]_i_1_n_4
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[27]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.062    15.150    DIV/CNT_500HZ_reg[27]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 2.768ns (63.142%)  route 1.616ns (36.858%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  DIV/CNT_500HZ_reg[0]/Q
                         net (fo=4, routed)           0.814     6.424    DIV/CNT_500HZ_reg[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.004 r  DIV/plusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    DIV/plusOp__60_carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  DIV/plusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    DIV/plusOp__60_carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  DIV/plusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    DIV/plusOp__60_carry__1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  DIV/plusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.346    DIV/plusOp__60_carry__2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.659 r  DIV/plusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.802     8.461    DIV/plusOp__60_carry__3_n_4
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.306     8.767 r  DIV/CNT_500HZ[20]_i_5/O
                         net (fo=1, routed)           0.000     8.767    DIV/CNT_500HZ[20]_i_5_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  DIV/CNT_500HZ_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.299    DIV/CNT_500HZ_reg[20]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.538 r  DIV/CNT_500HZ_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.538    DIV/CNT_500HZ_reg[24]_i_1_n_5
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.062    15.150    DIV/CNT_500HZ_reg[26]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 2.752ns (63.007%)  route 1.616ns (36.993%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  DIV/CNT_500HZ_reg[0]/Q
                         net (fo=4, routed)           0.814     6.424    DIV/CNT_500HZ_reg[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.004 r  DIV/plusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    DIV/plusOp__60_carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  DIV/plusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    DIV/plusOp__60_carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  DIV/plusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.232    DIV/plusOp__60_carry__1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  DIV/plusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.346    DIV/plusOp__60_carry__2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.659 r  DIV/plusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.802     8.461    DIV/plusOp__60_carry__3_n_4
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.306     8.767 r  DIV/CNT_500HZ[20]_i_5/O
                         net (fo=1, routed)           0.000     8.767    DIV/CNT_500HZ[20]_i_5_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  DIV/CNT_500HZ_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.299    DIV/CNT_500HZ_reg[20]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.522 r  DIV/CNT_500HZ_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.522    DIV/CNT_500HZ_reg[24]_i_1_n_7
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.062    15.150    DIV/CNT_500HZ_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 2.749ns (62.982%)  route 1.616ns (37.018%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  DIV/CNT_500HZ_reg[0]/Q
                         net (fo=4, routed)           0.814     6.424    DIV/CNT_500HZ_reg[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.004 r  DIV/plusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    DIV/plusOp__60_carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.317 r  DIV/plusOp__60_carry__0/O[3]
                         net (fo=1, routed)           0.802     8.119    DIV/plusOp__60_carry__0_n_4
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.306     8.425 r  DIV/CNT_500HZ[8]_i_5/O
                         net (fo=1, routed)           0.000     8.425    DIV/CNT_500HZ[8]_i_5_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.957 r  DIV/CNT_500HZ_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.957    DIV/CNT_500HZ_reg[8]_i_1_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  DIV/CNT_500HZ_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.071    DIV/CNT_500HZ_reg[12]_i_1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  DIV/CNT_500HZ_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.185    DIV/CNT_500HZ_reg[16]_i_1_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 r  DIV/CNT_500HZ_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.519    DIV/CNT_500HZ_reg[20]_i_1_n_6
    SLICE_X58Y17         FDCE                                         r  DIV/CNT_500HZ_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.510    14.851    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  DIV/CNT_500HZ_reg[21]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.062    15.152    DIV/CNT_500HZ_reg[21]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 2.728ns (62.803%)  route 1.616ns (37.197%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.154    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  DIV/CNT_500HZ_reg[0]/Q
                         net (fo=4, routed)           0.814     6.424    DIV/CNT_500HZ_reg[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.004 r  DIV/plusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.000     7.004    DIV/plusOp__60_carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.317 r  DIV/plusOp__60_carry__0/O[3]
                         net (fo=1, routed)           0.802     8.119    DIV/plusOp__60_carry__0_n_4
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.306     8.425 r  DIV/CNT_500HZ[8]_i_5/O
                         net (fo=1, routed)           0.000     8.425    DIV/CNT_500HZ[8]_i_5_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.957 r  DIV/CNT_500HZ_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.957    DIV/CNT_500HZ_reg[8]_i_1_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  DIV/CNT_500HZ_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.071    DIV/CNT_500HZ_reg[12]_i_1_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  DIV/CNT_500HZ_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.185    DIV/CNT_500HZ_reg[16]_i_1_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.498 r  DIV/CNT_500HZ_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.498    DIV/CNT_500HZ_reg[20]_i_1_n_4
    SLICE_X58Y17         FDCE                                         r  DIV/CNT_500HZ_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.510    14.851    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y17         FDCE                                         r  DIV/CNT_500HZ_reg[23]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.062    15.152    DIV/CNT_500HZ_reg[23]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 DIV/RESET_RDY_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.252ns (57.274%)  route 0.188ns (42.726%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.474    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  DIV/RESET_RDY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  DIV/RESET_RDY_reg/Q
                         net (fo=67, routed)          0.188     1.803    DIV/RESET_RDY
    SLICE_X61Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.848 r  DIV/CNT_5HZ[0]_i_5/O
                         net (fo=1, routed)           0.000     1.848    DIV/CNT_5HZ[0]_i_5_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.914 r  DIV/CNT_5HZ_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    DIV/CNT_5HZ_reg[0]_i_1_n_5
    SLICE_X61Y12         FDCE                                         r  DIV/CNT_5HZ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.860     1.987    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y12         FDCE                                         r  DIV/CNT_5HZ_reg[2]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X61Y12         FDCE (Hold_fdce_C_D)         0.105     1.614    DIV/CNT_5HZ_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 DIV/RESET_RDY_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.251ns (55.638%)  route 0.200ns (44.362%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.591     1.474    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  DIV/RESET_RDY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  DIV/RESET_RDY_reg/Q
                         net (fo=67, routed)          0.200     1.815    DIV/RESET_RDY
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.045     1.860 r  DIV/CNT_5HZ[4]_i_4/O
                         net (fo=1, routed)           0.000     1.860    DIV/CNT_5HZ[4]_i_4_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.925 r  DIV/CNT_5HZ_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.925    DIV/CNT_5HZ_reg[4]_i_1_n_6
    SLICE_X61Y13         FDCE                                         r  DIV/CNT_5HZ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.859     1.986    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y13         FDCE                                         r  DIV/CNT_5HZ_reg[5]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X61Y13         FDCE (Hold_fdce_C_D)         0.105     1.613    DIV/CNT_5HZ_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 DIV/CNT_5HZ_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.472    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  DIV/CNT_5HZ_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  DIV/CNT_5HZ_reg[19]/Q
                         net (fo=3, routed)           0.181     1.794    DIV/CNT_5HZ_reg[19]
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.839 r  DIV/CNT_5HZ[16]_i_2/O
                         net (fo=1, routed)           0.000     1.839    DIV/CNT_5HZ[16]_i_2_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.902 r  DIV/CNT_5HZ_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    DIV/CNT_5HZ_reg[16]_i_1_n_4
    SLICE_X61Y16         FDCE                                         r  DIV/CNT_5HZ_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.857     1.984    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  DIV/CNT_5HZ_reg[19]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.105     1.577    DIV/CNT_5HZ_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 DIV/CNT_5HZ_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.470    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  DIV/CNT_5HZ_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  DIV/CNT_5HZ_reg[27]/Q
                         net (fo=3, routed)           0.181     1.792    DIV/CNT_5HZ_reg[27]
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.837 r  DIV/CNT_5HZ[24]_i_2/O
                         net (fo=1, routed)           0.000     1.837    DIV/CNT_5HZ[24]_i_2_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.900 r  DIV/CNT_5HZ_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    DIV/CNT_5HZ_reg[24]_i_1_n_4
    SLICE_X61Y18         FDCE                                         r  DIV/CNT_5HZ_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     1.982    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  DIV/CNT_5HZ_reg[27]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.105     1.575    DIV/CNT_5HZ_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 DIV/CNT_5HZ_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.469    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  DIV/CNT_5HZ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  DIV/CNT_5HZ_reg[31]/Q
                         net (fo=3, routed)           0.181     1.791    DIV/CNT_5HZ_reg[31]
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.836 r  DIV/CNT_5HZ[28]_i_2/O
                         net (fo=1, routed)           0.000     1.836    DIV/CNT_5HZ[28]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.899 r  DIV/CNT_5HZ_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    DIV/CNT_5HZ_reg[28]_i_1_n_4
    SLICE_X61Y19         FDCE                                         r  DIV/CNT_5HZ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     1.981    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  DIV/CNT_5HZ_reg[31]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.105     1.574    DIV/CNT_5HZ_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 DIV/CNT_5HZ_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y14         FDCE                                         r  DIV/CNT_5HZ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DIV/CNT_5HZ_reg[11]/Q
                         net (fo=3, routed)           0.181     1.795    DIV/CNT_5HZ_reg[11]
    SLICE_X61Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  DIV/CNT_5HZ[8]_i_2/O
                         net (fo=1, routed)           0.000     1.840    DIV/CNT_5HZ[8]_i_2_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.903 r  DIV/CNT_5HZ_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    DIV/CNT_5HZ_reg[8]_i_1_n_4
    SLICE_X61Y14         FDCE                                         r  DIV/CNT_5HZ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.859     1.986    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y14         FDCE                                         r  DIV/CNT_5HZ_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y14         FDCE (Hold_fdce_C_D)         0.105     1.578    DIV/CNT_5HZ_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 DIV/CNT_5HZ_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y13         FDCE                                         r  DIV/CNT_5HZ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DIV/CNT_5HZ_reg[7]/Q
                         net (fo=3, routed)           0.181     1.795    DIV/CNT_5HZ_reg[7]
    SLICE_X61Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  DIV/CNT_5HZ[4]_i_2/O
                         net (fo=1, routed)           0.000     1.840    DIV/CNT_5HZ[4]_i_2_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.903 r  DIV/CNT_5HZ_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    DIV/CNT_5HZ_reg[4]_i_1_n_4
    SLICE_X61Y13         FDCE                                         r  DIV/CNT_5HZ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.859     1.986    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y13         FDCE                                         r  DIV/CNT_5HZ_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y13         FDCE (Hold_fdce_C_D)         0.105     1.578    DIV/CNT_5HZ_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 DIV/CNT_5HZ_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  DIV/CNT_5HZ_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DIV/CNT_5HZ_reg[15]/Q
                         net (fo=3, routed)           0.181     1.795    DIV/CNT_5HZ_reg[15]
    SLICE_X61Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  DIV/CNT_5HZ[12]_i_2/O
                         net (fo=1, routed)           0.000     1.840    DIV/CNT_5HZ[12]_i_2_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.903 r  DIV/CNT_5HZ_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    DIV/CNT_5HZ_reg[12]_i_1_n_4
    SLICE_X61Y15         FDCE                                         r  DIV/CNT_5HZ_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.858     1.985    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  DIV/CNT_5HZ_reg[15]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y15         FDCE (Hold_fdce_C_D)         0.105     1.578    DIV/CNT_5HZ_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 DIV/CNT_500HZ_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.470    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  DIV/CNT_500HZ_reg[27]/Q
                         net (fo=3, routed)           0.185     1.796    DIV/CNT_500HZ_reg[27]
    SLICE_X58Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.841 r  DIV/CNT_500HZ[24]_i_2/O
                         net (fo=1, routed)           0.000     1.841    DIV/CNT_500HZ[24]_i_2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  DIV/CNT_500HZ_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    DIV/CNT_500HZ_reg[24]_i_1_n_4
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     1.982    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[27]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.105     1.575    DIV/CNT_500HZ_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 DIV/CNT_500HZ_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.469    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  DIV/CNT_500HZ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  DIV/CNT_500HZ_reg[31]/Q
                         net (fo=3, routed)           0.185     1.795    DIV/CNT_500HZ_reg[31]
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  DIV/CNT_500HZ[28]_i_2/O
                         net (fo=1, routed)           0.000     1.840    DIV/CNT_500HZ[28]_i_2_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.903 r  DIV/CNT_500HZ_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    DIV/CNT_500HZ_reg[28]_i_1_n_4
    SLICE_X58Y19         FDCE                                         r  DIV/CNT_500HZ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     1.981    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  DIV/CNT_500HZ_reg[31]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X58Y19         FDCE (Hold_fdce_C_D)         0.105     1.574    DIV/CNT_500HZ_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y14   DIV/CNT_500HZ_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   DIV/CNT_500HZ_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   DIV/CNT_500HZ_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   DIV/CNT_500HZ_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   DIV/CNT_500HZ_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   DIV/CNT_500HZ_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   DIV/CNT_500HZ_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   DIV/CNT_500HZ_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   DIV/CNT_500HZ_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   DIV/CNT_500HZ_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   DIV/CNT_500HZ_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   DIV/CNT_500HZ_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   DIV/CNT_500HZ_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   DIV/CNT_5HZ_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   DIV/CNT_5HZ_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   DIV/CNT_5HZ_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   DIV/CNT_5HZ_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y14   DIV/CNT_500HZ_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   DIV/CNT_500HZ_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   DIV/CNT_500HZ_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   DIV/CNT_500HZ_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   DIV/CNT_500HZ_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   DIV/CNT_500HZ_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   DIV/CNT_500HZ_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   DIV/CNT_500HZ_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   DIV/CNT_500HZ_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   DIV/CNT_500HZ_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   DIV/CNT_500HZ_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   DIV/CNT_500HZ_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.322%)  route 3.246ns (79.678%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.632     5.153    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  DIV/CNT_500HZ_reg[4]/Q
                         net (fo=3, routed)           0.672     6.281    DIV/CNT_500HZ_reg[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DIV/t1_reg_LDC_i_9/O
                         net (fo=1, routed)           0.585     6.990    DIV/t1_reg_LDC_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DIV/t1_reg_LDC_i_5/O
                         net (fo=3, routed)           1.110     8.224    DIV/t1_reg_LDC_i_5_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.348 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.879     9.228    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y13         FDCE                                         f  DIV/CNT_500HZ_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.513    14.854    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[4]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.713    DIV/CNT_500HZ_reg[4]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.322%)  route 3.246ns (79.678%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.632     5.153    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  DIV/CNT_500HZ_reg[4]/Q
                         net (fo=3, routed)           0.672     6.281    DIV/CNT_500HZ_reg[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DIV/t1_reg_LDC_i_9/O
                         net (fo=1, routed)           0.585     6.990    DIV/t1_reg_LDC_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DIV/t1_reg_LDC_i_5/O
                         net (fo=3, routed)           1.110     8.224    DIV/t1_reg_LDC_i_5_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.348 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.879     9.228    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y13         FDCE                                         f  DIV/CNT_500HZ_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.513    14.854    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[5]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.713    DIV/CNT_500HZ_reg[5]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.322%)  route 3.246ns (79.678%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.632     5.153    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  DIV/CNT_500HZ_reg[4]/Q
                         net (fo=3, routed)           0.672     6.281    DIV/CNT_500HZ_reg[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DIV/t1_reg_LDC_i_9/O
                         net (fo=1, routed)           0.585     6.990    DIV/t1_reg_LDC_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DIV/t1_reg_LDC_i_5/O
                         net (fo=3, routed)           1.110     8.224    DIV/t1_reg_LDC_i_5_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.348 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.879     9.228    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y13         FDCE                                         f  DIV/CNT_500HZ_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.513    14.854    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[6]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.713    DIV/CNT_500HZ_reg[6]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.322%)  route 3.246ns (79.678%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.632     5.153    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  DIV/CNT_500HZ_reg[4]/Q
                         net (fo=3, routed)           0.672     6.281    DIV/CNT_500HZ_reg[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DIV/t1_reg_LDC_i_9/O
                         net (fo=1, routed)           0.585     6.990    DIV/t1_reg_LDC_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DIV/t1_reg_LDC_i_5/O
                         net (fo=3, routed)           1.110     8.224    DIV/t1_reg_LDC_i_5_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.348 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.879     9.228    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y13         FDCE                                         f  DIV/CNT_500HZ_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.513    14.854    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[7]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.713    DIV/CNT_500HZ_reg[7]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.544%)  route 3.202ns (79.456%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.632     5.153    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  DIV/CNT_500HZ_reg[4]/Q
                         net (fo=3, routed)           0.672     6.281    DIV/CNT_500HZ_reg[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DIV/t1_reg_LDC_i_9/O
                         net (fo=1, routed)           0.585     6.990    DIV/t1_reg_LDC_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DIV/t1_reg_LDC_i_5/O
                         net (fo=3, routed)           1.110     8.224    DIV/t1_reg_LDC_i_5_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.348 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.835     9.184    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y18         FDCE                                         f  DIV/CNT_500HZ_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.683    DIV/CNT_500HZ_reg[24]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.544%)  route 3.202ns (79.456%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.632     5.153    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  DIV/CNT_500HZ_reg[4]/Q
                         net (fo=3, routed)           0.672     6.281    DIV/CNT_500HZ_reg[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DIV/t1_reg_LDC_i_9/O
                         net (fo=1, routed)           0.585     6.990    DIV/t1_reg_LDC_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DIV/t1_reg_LDC_i_5/O
                         net (fo=3, routed)           1.110     8.224    DIV/t1_reg_LDC_i_5_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.348 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.835     9.184    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y18         FDCE                                         f  DIV/CNT_500HZ_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.683    DIV/CNT_500HZ_reg[25]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.544%)  route 3.202ns (79.456%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.632     5.153    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  DIV/CNT_500HZ_reg[4]/Q
                         net (fo=3, routed)           0.672     6.281    DIV/CNT_500HZ_reg[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DIV/t1_reg_LDC_i_9/O
                         net (fo=1, routed)           0.585     6.990    DIV/t1_reg_LDC_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DIV/t1_reg_LDC_i_5/O
                         net (fo=3, routed)           1.110     8.224    DIV/t1_reg_LDC_i_5_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.348 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.835     9.184    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y18         FDCE                                         f  DIV/CNT_500HZ_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.683    DIV/CNT_500HZ_reg[26]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.544%)  route 3.202ns (79.456%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.632     5.153    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  DIV/CNT_500HZ_reg[4]/Q
                         net (fo=3, routed)           0.672     6.281    DIV/CNT_500HZ_reg[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DIV/t1_reg_LDC_i_9/O
                         net (fo=1, routed)           0.585     6.990    DIV/t1_reg_LDC_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DIV/t1_reg_LDC_i_5/O
                         net (fo=3, routed)           1.110     8.224    DIV/t1_reg_LDC_i_5_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.348 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.835     9.184    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y18         FDCE                                         f  DIV/CNT_500HZ_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  DIV/CNT_500HZ_reg[27]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.683    DIV/CNT_500HZ_reg[27]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.828ns (20.569%)  route 3.197ns (79.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.632     5.153    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  DIV/CNT_500HZ_reg[4]/Q
                         net (fo=3, routed)           0.672     6.281    DIV/CNT_500HZ_reg[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DIV/t1_reg_LDC_i_9/O
                         net (fo=1, routed)           0.585     6.990    DIV/t1_reg_LDC_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DIV/t1_reg_LDC_i_5/O
                         net (fo=3, routed)           1.110     8.224    DIV/t1_reg_LDC_i_5_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.348 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.830     9.179    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y14         FDCE                                         f  DIV/CNT_500HZ_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.513    14.854    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  DIV/CNT_500HZ_reg[10]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.688    DIV/CNT_500HZ_reg[10]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 DIV/CNT_500HZ_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.828ns (20.569%)  route 3.197ns (79.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.632     5.153    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y13         FDCE                                         r  DIV/CNT_500HZ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  DIV/CNT_500HZ_reg[4]/Q
                         net (fo=3, routed)           0.672     6.281    DIV/CNT_500HZ_reg[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DIV/t1_reg_LDC_i_9/O
                         net (fo=1, routed)           0.585     6.990    DIV/t1_reg_LDC_i_9_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.114 f  DIV/t1_reg_LDC_i_5/O
                         net (fo=3, routed)           1.110     8.224    DIV/t1_reg_LDC_i_5_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.348 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.830     9.179    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y14         FDCE                                         f  DIV/CNT_500HZ_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.513    14.854    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  DIV/CNT_500HZ_reg[11]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.688    DIV/CNT_500HZ_reg[11]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 DIV/t2_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/t2_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.690%)  route 0.383ns (67.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.471    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y18         FDPE                                         r  DIV/t2_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  DIV/t2_reg_P/Q
                         net (fo=3, routed)           0.195     1.807    DIV/t2_reg_P_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.852 f  DIV/t2_reg_LDC_i_1/O
                         net (fo=2, routed)           0.188     2.040    DIV/t2_reg_LDC_i_1_n_0
    SLICE_X62Y18         FDPE                                         f  DIV/t2_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.857     1.984    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y18         FDPE                                         r  DIV/t2_reg_P/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y18         FDPE (Remov_fdpe_C_PRE)     -0.095     1.376    DIV/t2_reg_P
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 DIV/CNT_500HZ_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.231ns (30.425%)  route 0.528ns (69.575%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  DIV/CNT_500HZ_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DIV/CNT_500HZ_reg[14]/Q
                         net (fo=3, routed)           0.230     1.844    DIV/CNT_500HZ_reg[14]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.889 f  DIV/t1_reg_LDC_i_3/O
                         net (fo=3, routed)           0.132     2.021    DIV/t1_reg_LDC_i_3_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.045     2.066 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.167     2.232    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y12         FDCE                                         f  DIV/CNT_500HZ_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.860     1.987    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[0]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X58Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.397    DIV/CNT_500HZ_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 DIV/CNT_500HZ_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.231ns (30.425%)  route 0.528ns (69.575%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  DIV/CNT_500HZ_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DIV/CNT_500HZ_reg[14]/Q
                         net (fo=3, routed)           0.230     1.844    DIV/CNT_500HZ_reg[14]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.889 f  DIV/t1_reg_LDC_i_3/O
                         net (fo=3, routed)           0.132     2.021    DIV/t1_reg_LDC_i_3_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.045     2.066 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.167     2.232    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y12         FDCE                                         f  DIV/CNT_500HZ_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.860     1.987    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[1]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X58Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.397    DIV/CNT_500HZ_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 DIV/CNT_500HZ_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.231ns (30.425%)  route 0.528ns (69.575%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  DIV/CNT_500HZ_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DIV/CNT_500HZ_reg[14]/Q
                         net (fo=3, routed)           0.230     1.844    DIV/CNT_500HZ_reg[14]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.889 f  DIV/t1_reg_LDC_i_3/O
                         net (fo=3, routed)           0.132     2.021    DIV/t1_reg_LDC_i_3_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.045     2.066 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.167     2.232    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y12         FDCE                                         f  DIV/CNT_500HZ_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.860     1.987    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[2]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X58Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.397    DIV/CNT_500HZ_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 DIV/CNT_500HZ_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_500HZ_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.231ns (30.425%)  route 0.528ns (69.575%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  DIV/CNT_500HZ_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DIV/CNT_500HZ_reg[14]/Q
                         net (fo=3, routed)           0.230     1.844    DIV/CNT_500HZ_reg[14]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.889 f  DIV/t1_reg_LDC_i_3/O
                         net (fo=3, routed)           0.132     2.021    DIV/t1_reg_LDC_i_3_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.045     2.066 f  DIV/CNT_500HZ[0]_i_2/O
                         net (fo=32, routed)          0.167     2.232    DIV/CNT_500HZ[0]_i_2_n_0
    SLICE_X58Y12         FDCE                                         f  DIV/CNT_500HZ_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.860     1.987    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  DIV/CNT_500HZ_reg[3]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X58Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.397    DIV/CNT_500HZ_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 DIV/CNT_5HZ_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.231ns (28.869%)  route 0.569ns (71.131%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  DIV/CNT_5HZ_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DIV/CNT_5HZ_reg[13]/Q
                         net (fo=3, routed)           0.178     1.792    DIV/CNT_5HZ_reg[13]
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.837 f  DIV/t2_reg_LDC_i_3/O
                         net (fo=3, routed)           0.192     2.030    DIV/t2_reg_LDC_i_3_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.045     2.075 f  DIV/CNT_5HZ[0]_i_2/O
                         net (fo=32, routed)          0.199     2.273    DIV/CNT_5HZ[0]_i_2_n_0
    SLICE_X61Y19         FDCE                                         f  DIV/CNT_5HZ_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     1.981    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  DIV/CNT_5HZ_reg[28]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.391    DIV/CNT_5HZ_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 DIV/CNT_5HZ_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.231ns (28.869%)  route 0.569ns (71.131%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  DIV/CNT_5HZ_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DIV/CNT_5HZ_reg[13]/Q
                         net (fo=3, routed)           0.178     1.792    DIV/CNT_5HZ_reg[13]
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.837 f  DIV/t2_reg_LDC_i_3/O
                         net (fo=3, routed)           0.192     2.030    DIV/t2_reg_LDC_i_3_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.045     2.075 f  DIV/CNT_5HZ[0]_i_2/O
                         net (fo=32, routed)          0.199     2.273    DIV/CNT_5HZ[0]_i_2_n_0
    SLICE_X61Y19         FDCE                                         f  DIV/CNT_5HZ_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     1.981    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  DIV/CNT_5HZ_reg[29]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.391    DIV/CNT_5HZ_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 DIV/CNT_5HZ_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.231ns (28.869%)  route 0.569ns (71.131%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  DIV/CNT_5HZ_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DIV/CNT_5HZ_reg[13]/Q
                         net (fo=3, routed)           0.178     1.792    DIV/CNT_5HZ_reg[13]
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.837 f  DIV/t2_reg_LDC_i_3/O
                         net (fo=3, routed)           0.192     2.030    DIV/t2_reg_LDC_i_3_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.045     2.075 f  DIV/CNT_5HZ[0]_i_2/O
                         net (fo=32, routed)          0.199     2.273    DIV/CNT_5HZ[0]_i_2_n_0
    SLICE_X61Y19         FDCE                                         f  DIV/CNT_5HZ_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     1.981    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  DIV/CNT_5HZ_reg[30]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.391    DIV/CNT_5HZ_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 DIV/CNT_5HZ_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.231ns (28.869%)  route 0.569ns (71.131%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  DIV/CNT_5HZ_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DIV/CNT_5HZ_reg[13]/Q
                         net (fo=3, routed)           0.178     1.792    DIV/CNT_5HZ_reg[13]
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.837 f  DIV/t2_reg_LDC_i_3/O
                         net (fo=3, routed)           0.192     2.030    DIV/t2_reg_LDC_i_3_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.045     2.075 f  DIV/CNT_5HZ[0]_i_2/O
                         net (fo=32, routed)          0.199     2.273    DIV/CNT_5HZ[0]_i_2_n_0
    SLICE_X61Y19         FDCE                                         f  DIV/CNT_5HZ_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     1.981    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  DIV/CNT_5HZ_reg[31]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.391    DIV/CNT_5HZ_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 DIV/CNT_5HZ_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/CNT_5HZ_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.730%)  route 0.573ns (71.270%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  DIV/CNT_5HZ_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  DIV/CNT_5HZ_reg[13]/Q
                         net (fo=3, routed)           0.178     1.792    DIV/CNT_5HZ_reg[13]
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.837 f  DIV/t2_reg_LDC_i_3/O
                         net (fo=3, routed)           0.192     2.030    DIV/t2_reg_LDC_i_3_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.045     2.075 f  DIV/CNT_5HZ[0]_i_2/O
                         net (fo=32, routed)          0.202     2.277    DIV/CNT_5HZ[0]_i_2_n_0
    SLICE_X61Y18         FDCE                                         f  DIV/CNT_5HZ_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     1.982    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  DIV/CNT_5HZ_reg[24]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X61Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    DIV/CNT_5HZ_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.885    





