
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004495    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090228    0.000108    5.840108 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361860    6.201969 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202115 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576581 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577317 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029975    0.025345    0.093070    6.670387 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.026682    0.004222    6.674609 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.081505    0.100266    6.774874 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.104608    0.031150    6.806024 v SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                              6.806024   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.576352    6.623037   library hold time
                                              6.623037   data required time
---------------------------------------------------------------------------------------------
                                              6.623037   data required time
                                             -6.806024   data arrival time
---------------------------------------------------------------------------------------------
                                              0.182987   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004495    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090228    0.000108    5.840108 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361860    6.201969 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202115 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576581 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577317 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029975    0.025345    0.093070    6.670387 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.026682    0.004222    6.674609 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.081505    0.100266    6.774874 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.111081    0.036334    6.811208 v SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                              6.811208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.574848    6.621533   library hold time
                                              6.621533   data required time
---------------------------------------------------------------------------------------------
                                              6.621533   data required time
                                             -6.811208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.189674   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004495    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090228    0.000108    5.840108 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361860    6.201969 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202115 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576581 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577317 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029975    0.025345    0.093070    6.670387 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.026682    0.004222    6.674609 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.081505    0.100266    6.774874 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.113022    0.037842    6.812716 v SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                              6.812716   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.574396    6.621082   library hold time
                                              6.621082   data required time
---------------------------------------------------------------------------------------------
                                              6.621082   data required time
                                             -6.812716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.191634   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004495    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090228    0.000108    5.840108 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361860    6.201969 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202115 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576581 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577317 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029975    0.025345    0.093070    6.670387 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.026682    0.004222    6.674609 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.081505    0.100266    6.774874 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.114345    0.038858    6.813733 v SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                              6.813733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.574089    6.620774   library hold time
                                              6.620774   data required time
---------------------------------------------------------------------------------------------
                                              6.620774   data required time
                                             -6.813733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.192958   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004495    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090228    0.000108    5.840108 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361860    6.201969 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202115 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576581 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577317 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029975    0.025345    0.093070    6.670387 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.026682    0.004222    6.674609 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.081505    0.100266    6.774874 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.115671    0.039863    6.814737 v SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                              6.814737   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.573781    6.620466   library hold time
                                              6.620466   data required time
---------------------------------------------------------------------------------------------
                                              6.620466   data required time
                                             -6.814737   data arrival time
---------------------------------------------------------------------------------------------
                                              0.194271   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004495    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090228    0.000108    5.840108 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361860    6.201969 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202115 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576581 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577317 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029975    0.025345    0.093070    6.670387 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.026682    0.004222    6.674609 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.081505    0.100266    6.774874 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.116570    0.040553    6.815427 v SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                              6.815427   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.573572    6.620257   library hold time
                                              6.620257   data required time
---------------------------------------------------------------------------------------------
                                              6.620257   data required time
                                             -6.815427   data arrival time
---------------------------------------------------------------------------------------------
                                              0.195170   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004495    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090228    0.000108    5.840108 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361860    6.201969 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202115 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576581 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577317 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029975    0.025345    0.093070    6.670387 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.026682    0.004222    6.674609 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.081505    0.100266    6.774874 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.117126    0.040972    6.815846 v SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                              6.815846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.573443    6.620128   library hold time
                                              6.620128   data required time
---------------------------------------------------------------------------------------------
                                              6.620128   data required time
                                             -6.815846   data arrival time
---------------------------------------------------------------------------------------------
                                              0.195718   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004495    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090228    0.000108    5.840108 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361860    6.201969 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202115 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576581 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577317 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029975    0.025345    0.093070    6.670387 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.026682    0.004222    6.674609 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.081505    0.100266    6.774874 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.117452    0.041218    6.816092 v SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                              6.816092   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.573367    6.620052   library hold time
                                              6.620052   data required time
---------------------------------------------------------------------------------------------
                                              6.620052   data required time
                                             -6.816092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.196040   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003306    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090154    0.000073    5.840074 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002280    0.036407    0.361286    6.201360 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036407    0.000145    6.201504 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011169    0.065557    0.378275    6.579780 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065557    0.000892    6.580672 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069111    0.034629    0.100936    6.681607 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052029    0.017826    6.699434 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.081598    0.110054    6.809487 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.106974    0.033053    6.842541 v SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                              6.842541   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.575802    6.622488   library hold time
                                              6.622488   data required time
---------------------------------------------------------------------------------------------
                                              6.622488   data required time
                                             -6.842541   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220053   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003306    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090154    0.000073    5.840074 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002280    0.036407    0.361286    6.201360 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036407    0.000145    6.201504 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011169    0.065557    0.378275    6.579780 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065557    0.000892    6.580672 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069111    0.034629    0.100936    6.681607 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052029    0.017826    6.699434 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.081598    0.110054    6.809487 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.111776    0.036850    6.846337 v SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                              6.846337   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.574686    6.621372   library hold time
                                              6.621372   data required time
---------------------------------------------------------------------------------------------
                                              6.621372   data required time
                                             -6.846337   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224966   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003306    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090154    0.000073    5.840074 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002280    0.036407    0.361286    6.201360 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036407    0.000145    6.201504 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011169    0.065557    0.378275    6.579780 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065557    0.000892    6.580672 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069111    0.034629    0.100936    6.681607 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052029    0.017826    6.699434 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.081598    0.110054    6.809487 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.113392    0.038110    6.847598 v SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                              6.847598   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.574310    6.620996   library hold time
                                              6.620996   data required time
---------------------------------------------------------------------------------------------
                                              6.620996   data required time
                                             -6.847598   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226602   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003388    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090157    0.000075    5.840075 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358979    6.199053 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199181 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010877    0.064754    0.376919    6.576100 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064754    0.000843    6.576943 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073997    0.036303    0.101658    6.678601 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.055257    0.019201    6.697802 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.080753    0.108318    6.806119 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.118754    0.041324    6.847443 v SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                              6.847443   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.573064    6.619750   library hold time
                                              6.619750   data required time
---------------------------------------------------------------------------------------------
                                              6.619750   data required time
                                             -6.847443   data arrival time
---------------------------------------------------------------------------------------------
                                              0.227693   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003306    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090154    0.000073    5.840074 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002280    0.036407    0.361286    6.201360 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036407    0.000145    6.201504 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011169    0.065557    0.378275    6.579780 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065557    0.000892    6.580672 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069111    0.034629    0.100936    6.681607 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052029    0.017826    6.699434 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.081598    0.110054    6.809487 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.114956    0.039305    6.848793 v SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                              6.848793   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.573947    6.620632   library hold time
                                              6.620632   data required time
---------------------------------------------------------------------------------------------
                                              6.620632   data required time
                                             -6.848793   data arrival time
---------------------------------------------------------------------------------------------
                                              0.228161   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003306    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090154    0.000073    5.840074 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002280    0.036407    0.361286    6.201360 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036407    0.000145    6.201504 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011169    0.065557    0.378275    6.579780 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065557    0.000892    6.580672 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069111    0.034629    0.100936    6.681607 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052029    0.017826    6.699434 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.081598    0.110054    6.809487 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.116118    0.040180    6.849668 v SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                              6.849668   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.573677    6.620362   library hold time
                                              6.620362   data required time
---------------------------------------------------------------------------------------------
                                              6.620362   data required time
                                             -6.849668   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229305   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003306    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090154    0.000073    5.840074 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002280    0.036407    0.361286    6.201360 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036407    0.000145    6.201504 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011169    0.065557    0.378275    6.579780 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065557    0.000892    6.580672 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069111    0.034629    0.100936    6.681607 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052029    0.017826    6.699434 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.081598    0.110054    6.809487 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.116875    0.040767    6.850255 v SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                              6.850255   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.573501    6.620186   library hold time
                                              6.620186   data required time
---------------------------------------------------------------------------------------------
                                              6.620186   data required time
                                             -6.850255   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230068   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003306    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090154    0.000073    5.840074 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002280    0.036407    0.361286    6.201360 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036407    0.000145    6.201504 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011169    0.065557    0.378275    6.579780 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065557    0.000892    6.580672 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069111    0.034629    0.100936    6.681607 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052029    0.017826    6.699434 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.081598    0.110054    6.809487 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.117442    0.041195    6.850682 v SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                              6.850682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.573369    6.620054   library hold time
                                              6.620054   data required time
---------------------------------------------------------------------------------------------
                                              6.620054   data required time
                                             -6.850682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230628   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003306    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090154    0.000073    5.840074 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002280    0.036407    0.361286    6.201360 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036407    0.000145    6.201504 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011169    0.065557    0.378275    6.579780 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065557    0.000892    6.580672 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069111    0.034629    0.100936    6.681607 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.052029    0.017826    6.699434 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.081598    0.110054    6.809487 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.117731    0.041412    6.850900 v SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                              6.850900   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.573302    6.619987   library hold time
                                              6.619987   data required time
---------------------------------------------------------------------------------------------
                                              6.619987   data required time
                                             -6.850900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230912   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003388    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090157    0.000075    5.840075 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358979    6.199053 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199181 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010877    0.064754    0.376919    6.576100 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064754    0.000843    6.576943 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073997    0.036303    0.101658    6.678601 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.055257    0.019201    6.697802 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.080753    0.108318    6.806119 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.123944    0.045065    6.851185 v SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                              6.851185   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.571858    6.618543   library hold time
                                              6.618543   data required time
---------------------------------------------------------------------------------------------
                                              6.618543   data required time
                                             -6.851185   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232641   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024432    0.023031    0.091188    6.671782 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023973    0.003349    6.675131 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.075106    0.089927    6.765059 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.178379    0.074943    6.840002 v SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                              6.840002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.559207    6.605892   library hold time
                                              6.605892   data required time
---------------------------------------------------------------------------------------------
                                              6.605892   data required time
                                             -6.840002   data arrival time
---------------------------------------------------------------------------------------------
                                              0.234110   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003388    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090157    0.000075    5.840075 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358979    6.199053 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199181 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010877    0.064754    0.376919    6.576100 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064754    0.000843    6.576943 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073997    0.036303    0.101658    6.678601 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.055257    0.019201    6.697802 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.080753    0.108318    6.806119 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.125692    0.046302    6.852421 v SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                              6.852421   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.571452    6.618137   library hold time
                                              6.618137   data required time
---------------------------------------------------------------------------------------------
                                              6.618137   data required time
                                             -6.852421   data arrival time
---------------------------------------------------------------------------------------------
                                              0.234284   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003388    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090157    0.000075    5.840075 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358979    6.199053 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199181 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010877    0.064754    0.376919    6.576100 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064754    0.000843    6.576943 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073997    0.036303    0.101658    6.678601 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.055257    0.019201    6.697802 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.080753    0.108318    6.806119 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.127084    0.047289    6.853408 v SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                              6.853408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.571128    6.617814   library hold time
                                              6.617814   data required time
---------------------------------------------------------------------------------------------
                                              6.617814   data required time
                                             -6.853408   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235595   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003388    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090157    0.000075    5.840075 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358979    6.199053 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199181 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010877    0.064754    0.376919    6.576100 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064754    0.000843    6.576943 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073997    0.036303    0.101658    6.678601 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.055257    0.019201    6.697802 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.080753    0.108318    6.806119 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.128422    0.048218    6.854337 v SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                              6.854337   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.570817    6.617503   library hold time
                                              6.617503   data required time
---------------------------------------------------------------------------------------------
                                              6.617503   data required time
                                             -6.854337   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236835   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003388    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090157    0.000075    5.840075 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358979    6.199053 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199181 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010877    0.064754    0.376919    6.576100 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064754    0.000843    6.576943 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073997    0.036303    0.101658    6.678601 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.055257    0.019201    6.697802 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.080753    0.108318    6.806119 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.129322    0.048858    6.854978 v SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                              6.854978   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.570608    6.617293   library hold time
                                              6.617293   data required time
---------------------------------------------------------------------------------------------
                                              6.617293   data required time
                                             -6.854978   data arrival time
---------------------------------------------------------------------------------------------
                                              0.237684   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003388    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090157    0.000075    5.840075 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358979    6.199053 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199181 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010877    0.064754    0.376919    6.576100 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064754    0.000843    6.576943 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073997    0.036303    0.101658    6.678601 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.055257    0.019201    6.697802 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.080753    0.108318    6.806119 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.129888    0.049253    6.855372 v SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                              6.855372   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.570477    6.617162   library hold time
                                              6.617162   data required time
---------------------------------------------------------------------------------------------
                                              6.617162   data required time
                                             -6.855372   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238210   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003388    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090157    0.000075    5.840075 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358979    6.199053 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199181 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010877    0.064754    0.376919    6.576100 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064754    0.000843    6.576943 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073997    0.036303    0.101658    6.678601 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.055257    0.019201    6.697802 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.080753    0.108318    6.806119 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.130194    0.049466    6.855586 v SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                              6.855586   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.570405    6.617091   library hold time
                                              6.617091   data required time
---------------------------------------------------------------------------------------------
                                              6.617091   data required time
                                             -6.855586   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238495   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024432    0.023031    0.091188    6.671782 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023973    0.003349    6.675131 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.075106    0.089927    6.765059 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.183885    0.078272    6.843330 v SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                              6.843330   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.557927    6.604612   library hold time
                                              6.604612   data required time
---------------------------------------------------------------------------------------------
                                              6.604612   data required time
                                             -6.843330   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238718   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024432    0.023031    0.091188    6.671782 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023973    0.003349    6.675131 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.075106    0.089927    6.765059 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.186206    0.079669    6.844728 v SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                              6.844728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.557387    6.604073   library hold time
                                              6.604073   data required time
---------------------------------------------------------------------------------------------
                                              6.604073   data required time
                                             -6.844728   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240655   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024432    0.023031    0.091188    6.671782 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023973    0.003349    6.675131 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.075106    0.089927    6.765059 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.187951    0.080723    6.845781 v SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                              6.845781   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.556982    6.603667   library hold time
                                              6.603667   data required time
---------------------------------------------------------------------------------------------
                                              6.603667   data required time
                                             -6.845781   data arrival time
---------------------------------------------------------------------------------------------
                                              0.242114   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024432    0.023031    0.091188    6.671782 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023973    0.003349    6.675131 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.075106    0.089927    6.765059 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.191571    0.082903    6.847961 v SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                              6.847961   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.556140    6.602826   library hold time
                                              6.602826   data required time
---------------------------------------------------------------------------------------------
                                              6.602826   data required time
                                             -6.847961   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245135   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024432    0.023031    0.091188    6.671782 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023973    0.003349    6.675131 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.075106    0.089927    6.765059 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.195501    0.085267    6.850326 v SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                              6.850326   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.555227    6.601912   library hold time
                                              6.601912   data required time
---------------------------------------------------------------------------------------------
                                              6.601912   data required time
                                             -6.850326   data arrival time
---------------------------------------------------------------------------------------------
                                              0.248413   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024432    0.023031    0.091188    6.671782 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023973    0.003349    6.675131 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.075106    0.089927    6.765059 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.198318    0.086962    6.852021 v SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                              6.852021   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.554573    6.601258   library hold time
                                              6.601258   data required time
---------------------------------------------------------------------------------------------
                                              6.601258   data required time
                                             -6.852021   data arrival time
---------------------------------------------------------------------------------------------
                                              0.250763   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024432    0.023031    0.091188    6.671782 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023973    0.003349    6.675131 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.075106    0.089927    6.765059 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.198687    0.087184    6.852243 v SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                              6.852243   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.554487    6.601172   library hold time
                                              6.601172   data required time
---------------------------------------------------------------------------------------------
                                              6.601172   data required time
                                             -6.852243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.251071   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003814    0.070000    0.000000    5.690000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070181    0.000086    5.690086 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002183    0.036062    0.352977    6.043063 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.036062    0.000142    6.043205 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001825    0.034690    0.338157    6.381362 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.034690    0.000080    6.381443 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.011313    0.030264    0.084016    6.465458 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.030290    0.000767    6.466226 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.031487    0.124252    0.431920    6.898145 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.124396    0.003600    6.901746 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                              6.901746   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.583224    6.629909   library hold time
                                              6.629909   data required time
---------------------------------------------------------------------------------------------
                                              6.629909   data required time
                                             -6.901746   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271836   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.083870    0.012331    4.838241 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014666    0.028375    0.090362    4.928603 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.028396    0.001306    4.929909 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015242    0.107033    0.241944    5.171853 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.107035    0.000693    5.172545 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003674    0.026479    0.111252    5.283798 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.026479    0.000258    5.284057 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.284057   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.083870    0.013629    5.778056 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014666    0.028375    0.099874    5.877930 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.028396    0.001444    5.879374 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    5.979373   clock uncertainty
                                 -0.949327    5.030047   clock reconvergence pessimism
                                 -0.030844    4.999203   library hold time
                                              4.999203   data required time
---------------------------------------------------------------------------------------------
                                              4.999203   data required time
                                             -5.284057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284854   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003370    0.070000    0.000000    5.690000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070183    0.000087    5.690087 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002422    0.036810    0.354347    6.044435 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.036810    0.000145    6.044580 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003097    0.039337    0.345664    6.390243 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.039337    0.000198    6.390441 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.009848    0.027792    0.083433    6.473875 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.027817    0.000711    6.474586 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041758    0.156013    0.453530    6.928116 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.156394    0.006388    6.934505 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                              6.934505   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.574772    6.621458   library hold time
                                              6.621458   data required time
---------------------------------------------------------------------------------------------
                                              6.621458   data required time
                                             -6.934505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313047   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002974    0.070000    0.000000    5.690000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070157    0.000075    5.690075 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002688    0.037545    0.355850    6.045924 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.037545    0.000163    6.046087 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001848    0.034788    0.338828    6.384915 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.034788    0.000080    6.384996 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.015985    0.036313    0.090746    6.475742 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.036479    0.001660    6.477401 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041986    0.157192    0.455910    6.933312 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.157891    0.008560    6.941872 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                              6.941872   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.574376    6.621062   library hold time
                                              6.621062   data required time
---------------------------------------------------------------------------------------------
                                              6.621062   data required time
                                             -6.941872   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320810   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003260    0.070000    0.000000    5.690000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070192    0.000091    5.690091 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002126    0.035858    0.352657    6.042748 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.035858    0.000136    6.042884 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002165    0.035947    0.340022    6.382906 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.035947    0.000096    6.383002 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.012218    0.031718    0.085881    6.468883 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.031750    0.000855    6.469738 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048806    0.178049    0.469709    6.939446 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.178801    0.009451    6.948897 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                              6.948897   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.568853    6.615539   library hold time
                                              6.615539   data required time
---------------------------------------------------------------------------------------------
                                              6.615539   data required time
                                             -6.948897   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333358   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003076    0.070000    0.000000    5.690000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070163    0.000077    5.690077 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003927    0.042666    0.362562    6.052639 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.042666    0.000230    6.052869 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004221    0.043393    0.353365    6.406234 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.043393    0.000287    6.406521 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011860    0.031148    0.088218    6.494739 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.031173    0.000763    6.495501 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044382    0.163708    0.461389    6.956890 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.164026    0.006025    6.962915 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                              6.962915   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.572756    6.619441   library hold time
                                              6.619441   data required time
---------------------------------------------------------------------------------------------
                                              6.619441   data required time
                                             -6.962915   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343474   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004459    0.070000    0.000000    5.690000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070214    0.000102    5.690102 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001794    0.034669    0.350783    6.040884 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.034669    0.000079    6.040964 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002962    0.038747    0.344118    6.385081 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.038747    0.000192    6.385273 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013332    0.032107    0.096821    6.482094 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.032146    0.000945    6.483039 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049958    0.181449    0.472758    6.955797 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.182106    0.008944    6.964741 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                              6.964741   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.567980    6.614666   library hold time
                                              6.614666   data required time
---------------------------------------------------------------------------------------------
                                              6.614666   data required time
                                             -6.964741   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350075   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003422    0.070000    0.000000    5.690000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070158    0.000075    5.690075 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001907    0.035079    0.351397    6.041472 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.035079    0.000129    6.041601 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002583    0.037249    0.342104    6.383705 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.037249    0.000181    6.383886 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015394    0.035048    0.098672    6.482558 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.035148    0.001540    6.484098 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052853    0.190688    0.479461    6.963559 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.191590    0.010682    6.974241 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                              6.974241   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.565475    6.612161   library hold time
                                              6.612161   data required time
---------------------------------------------------------------------------------------------
                                              6.612161   data required time
                                             -6.974241   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362080   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003788    0.070000    0.000000    5.690000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070181    0.000086    5.690086 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002212    0.036166    0.353139    6.043226 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.036166    0.000147    6.043373 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002378    0.036686    0.341346    6.384719 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.036686    0.000104    6.384823 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.036840    0.046521    0.106046    6.490870 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.048416    0.006926    6.497795 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050369    0.182950    0.478566    6.976361 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.183824    0.010326    6.986687 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                              6.986687   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.567527    6.614212   library hold time
                                              6.614212   data required time
---------------------------------------------------------------------------------------------
                                              6.614212   data required time
                                             -6.986687   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372475   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003017    0.070000    0.000000    5.690000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070160    0.000076    5.690076 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002246    0.036280    0.353346    6.043422 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.036280    0.000089    6.043512 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003278    0.040182    0.346494    6.390006 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.040182    0.000220    6.390225 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.044519    0.053500    0.111031    6.501256 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.056582    0.009447    6.510703 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045846    0.168585    0.472284    6.982987 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.169360    0.009404    6.992391 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                              6.992391   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.571347    6.618032   library hold time
                                              6.618032   data required time
---------------------------------------------------------------------------------------------
                                              6.618032   data required time
                                             -6.992391   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374359   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002574    0.070000    0.000000    5.690000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070138    0.000066    5.690066 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002298    0.036474    0.353615    6.043681 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.036474    0.000155    6.043835 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003072    0.039228    0.345397    6.389233 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.039228    0.000195    6.389428 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.040257    0.049604    0.108739    6.498167 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.051897    0.007875    6.506041 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049332    0.179100    0.478960    6.985001 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.179752    0.008870    6.993871 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                              6.993871   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.568602    6.615288   library hold time
                                              6.615288   data required time
---------------------------------------------------------------------------------------------
                                              6.615288   data required time
                                             -6.993871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378583   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003876    0.070000    0.000000    5.690000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070178    0.000084    5.690084 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002347    0.036619    0.353909    6.043993 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.036619    0.000158    6.044151 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002957    0.038715    0.344794    6.388946 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.038715    0.000193    6.389139 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.038573    0.047884    0.108246    6.497385 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.049664    0.006851    6.504236 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050289    0.182456    0.479360    6.983596 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.183272    0.009995    6.993591 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                              6.993591   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.567672    6.614358   library hold time
                                              6.614358   data required time
---------------------------------------------------------------------------------------------
                                              6.614358   data required time
                                             -6.993591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379233   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003700    0.070000    0.000000    5.690000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070175    0.000083    5.690084 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002273    0.036385    0.353487    6.043570 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.036385    0.000151    6.043722 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002528    0.037103    0.342278    6.386000 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.037103    0.000112    6.386112 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.036578    0.046323    0.105890    6.492002 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.048494    0.007373    6.499375 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052471    0.189581    0.482935    6.982310 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.190591    0.011273    6.993583 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                              6.993583   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.565739    6.612424   library hold time
                                              6.612424   data required time
---------------------------------------------------------------------------------------------
                                              6.612424   data required time
                                             -6.993583   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381158   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003462    0.070000    0.000000    5.690000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070188    0.000089    5.690089 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002263    0.036349    0.353436    6.043525 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.036349    0.000151    6.043676 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002393    0.036710    0.341486    6.385162 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.036710    0.000158    6.385320 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040833    0.066275    0.121714    6.507034 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.067866    0.007747    6.514781 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045790    0.168511    0.476606    6.991386 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.169057    0.007897    6.999283 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                              6.999283   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.571427    6.618113   library hold time
                                              6.618113   data required time
---------------------------------------------------------------------------------------------
                                              6.618113   data required time
                                             -6.999283   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381171   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003046    0.070000    0.000000    5.690000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070170    0.000081    5.690081 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002141    0.035915    0.352738    6.042819 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.035915    0.000138    6.042957 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003329    0.040438    0.346667    6.389625 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.040438    0.000198    6.389822 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014710    0.034342    0.098834    6.488657 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.034476    0.001744    6.490400 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057674    0.205763    0.489522    6.979923 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.206859    0.012183    6.992106 v SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                              6.992106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.561442    6.608128   library hold time
                                              6.608128   data required time
---------------------------------------------------------------------------------------------
                                              6.608128   data required time
                                             -6.992106   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383978   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004530    0.070000    0.000000    5.690000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070220    0.000104    5.690104 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003018    0.038923    0.357739    6.047843 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.038923    0.000210    6.048053 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002257    0.036292    0.341652    6.389705 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.036292    0.000100    6.389805 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035587    0.059267    0.117600    6.507405 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.060276    0.005844    6.513248 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048053    0.175266    0.479108    6.992356 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.175837    0.008245    7.000601 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                              7.000601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.569636    6.616322   library hold time
                                              6.616322   data required time
---------------------------------------------------------------------------------------------
                                              6.616322   data required time
                                             -7.000601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.384279   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004008    0.070000    0.000000    5.690000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070193    0.000091    5.690092 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002324    0.036568    0.353784    6.043875 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.036568    0.000159    6.044034 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002427    0.036804    0.341759    6.385793 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.036804    0.000162    6.385955 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015949    0.036104    0.099004    6.484960 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.036242    0.001823    6.486782 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058549    0.208877    0.490985    6.977767 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.210729    0.014834    6.992601 v SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                              6.992601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.560420    6.607106   library hold time
                                              6.607106   data required time
---------------------------------------------------------------------------------------------
                                              6.607106   data required time
                                             -6.992601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.385495   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003828    0.070000    0.000000    5.690000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070190    0.000090    5.690090 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001794    0.034669    0.350773    6.040863 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.034669    0.000079    6.040942 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002208    0.036102    0.339836    6.380778 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.036102    0.000098    6.380876 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019135    0.038668    0.103018    6.483893 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.038921    0.002130    6.486023 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059955    0.212443    0.496936    6.982960 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.213515    0.012283    6.995243 v SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                              6.995243   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.559684    6.606370   library hold time
                                              6.606370   data required time
---------------------------------------------------------------------------------------------
                                              6.606370   data required time
                                             -6.995243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388873   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003245    0.070000    0.000000    5.690000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070178    0.000084    5.690084 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002704    0.037602    0.355949    6.046034 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.037602    0.000167    6.046201 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002157    0.035925    0.340610    6.386811 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.035925    0.000094    6.386905 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041828    0.067628    0.122145    6.509051 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.069252    0.007913    6.516964 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047873    0.175038    0.481562    6.998526 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.175651    0.008503    7.007029 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                              7.007029   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.569685    6.616371   library hold time
                                              6.616371   data required time
---------------------------------------------------------------------------------------------
                                              6.616371   data required time
                                             -7.007029   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390658   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003115    0.070000    0.000000    5.690000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070168    0.000080    5.690080 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001755    0.034531    0.350545    6.040625 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.034531    0.000077    6.040702 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002790    0.037996    0.343094    6.383796 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.037996    0.000175    6.383971 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039385    0.064293    0.121196    6.505167 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.065575    0.006865    6.512031 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049970    0.181642    0.484471    6.996502 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.182358    0.009330    7.005832 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                              7.005832   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.567914    6.614599   library hold time
                                              6.614599   data required time
---------------------------------------------------------------------------------------------
                                              6.614599   data required time
                                             -7.005832   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391233   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003513    0.070000    0.000000    5.690000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070210    0.000100    5.690100 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001897    0.035042    0.351358    6.041458 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.035042    0.000129    6.041587 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002550    0.037151    0.341909    6.383496 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.037151    0.000162    6.383658 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018036    0.037757    0.101819    6.485477 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.038025    0.002211    6.487689 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060873    0.215626    0.497782    6.985470 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.217276    0.014211    6.999681 v SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                              6.999681   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.558691    6.605376   library hold time
                                              6.605376   data required time
---------------------------------------------------------------------------------------------
                                              6.605376   data required time
                                             -6.999681   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394305   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003759    0.070000    0.000000    5.440000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070185    0.000088    5.440088 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001947    0.035222    0.351637    5.791726 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.035222    0.000129    5.791855 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002704    0.037627    0.342844    6.134699 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.037627    0.000185    6.134884 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.046454    0.055208    0.111272    6.246156 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.058854    0.010453    6.256609 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044702    0.164779    0.471507    6.728117 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.165167    0.006630    6.734747 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                              6.734747   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.293687    6.340373   library hold time
                                              6.340373   data required time
---------------------------------------------------------------------------------------------
                                              6.340373   data required time
                                             -6.734747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394374   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003356    0.070000    0.000000    5.690000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070157    0.000075    5.690075 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001884    0.034997    0.351266    6.041340 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.034997    0.000127    6.041468 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002501    0.037010    0.341608    6.383076 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.037010    0.000175    6.383251 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018433    0.037814    0.102276    6.485527 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.038095    0.002199    6.487726 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062350    0.220582    0.500357    6.988082 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.222202    0.014354    7.002436 v SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                              7.002436   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.557389    6.604075   library hold time
                                              6.604075   data required time
---------------------------------------------------------------------------------------------
                                              6.604075   data required time
                                             -7.002436   data arrival time
---------------------------------------------------------------------------------------------
                                              0.398361   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003491    0.070000    0.000000    5.690000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070157    0.000075    5.690075 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003171    0.039606    0.358600    6.048675 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.039606    0.000194    6.048869 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002254    0.036284    0.341884    6.390753 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.036284    0.000099    6.390852 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039398    0.064449    0.120314    6.511166 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.065843    0.007163    6.518328 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050442    0.182790    0.486306    7.004634 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.183435    0.008917    7.013552 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                              7.013552   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.567629    6.614315   library hold time
                                              6.614315   data required time
---------------------------------------------------------------------------------------------
                                              6.614315   data required time
                                             -7.013552   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399237   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002738    0.070000    0.000000    5.690000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070145    0.000069    5.690069 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002522    0.037078    0.354902    6.044971 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.037078    0.000151    6.045122 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002476    0.036940    0.342221    6.387343 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.036940    0.000162    6.387505 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038628    0.063434    0.119843    6.507348 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.064772    0.006956    6.514304 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052434    0.189319    0.489472    7.003777 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.190142    0.010194    7.013970 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                              7.013970   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.565858    6.612544   library hold time
                                              6.612544   data required time
---------------------------------------------------------------------------------------------
                                              6.612544   data required time
                                             -7.013970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401426   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004051    0.070000    0.000000    5.690000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070185    0.000088    5.690088 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003128    0.039412    0.358373    6.048461 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.039412    0.000172    6.048634 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005829    0.048667    0.358864    6.407497 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.048667    0.000294    6.407792 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032103    0.055050    0.118764    6.526556 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.056110    0.005736    6.532292 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048472    0.176846    0.477698    7.009990 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.177581    0.009341    7.019331 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                              7.019331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.569176    6.615861   library hold time
                                              6.615861   data required time
---------------------------------------------------------------------------------------------
                                              6.615861   data required time
                                             -7.019331   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403470   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003680    0.070000    0.000000    5.440000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070172    0.000082    5.440082 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001971    0.035308    0.351767    5.791849 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.035308    0.000132    5.791981 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003268    0.040151    0.346094    6.138075 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.040151    0.000207    6.138281 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.047852    0.056055    0.113903    6.252184 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.058860    0.009293    6.261478 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047388    0.172955    0.477725    6.739202 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.173356    0.006902    6.746104 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                              6.746104   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.293707    6.340393   library hold time
                                              6.340393   data required time
---------------------------------------------------------------------------------------------
                                              6.340393   data required time
                                             -6.746104   data arrival time
---------------------------------------------------------------------------------------------
                                              0.405711   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003253    0.070000    0.000000    5.440000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070187    0.000089    5.440089 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002069    0.035656    0.352328    5.792417 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.035656    0.000138    5.792555 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002717    0.037678    0.343074    6.135629 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.037678    0.000183    6.135812 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.056223    0.063679    0.117217    6.253029 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.067615    0.011676    6.264706 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045425    0.167049    0.476486    6.741191 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.167442    0.006719    6.747910 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                              6.747910   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.293693    6.340379   library hold time
                                              6.340379   data required time
---------------------------------------------------------------------------------------------
                                              6.340379   data required time
                                             -6.747910   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407532   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003090    0.070000    0.000000    5.440000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070162    0.000077    5.440077 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002941    0.038594    0.357296    5.797373 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.038594    0.000172    5.797545 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002902    0.038457    0.345191    6.142736 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.038457    0.000191    6.142927 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.045020    0.053766    0.111073    6.254001 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.057254    0.010095    6.264096 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047229    0.172786    0.475984    6.740080 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.173345    0.008072    6.748152 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                              6.748152   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.293707    6.340393   library hold time
                                              6.340393   data required time
---------------------------------------------------------------------------------------------
                                              6.340393   data required time
                                             -6.748152   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407759   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002993    0.070000    0.000000    5.690000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070157    0.000075    5.690075 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004096    0.043052    0.363265    6.053339 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.043052    0.000227    6.053566 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003585    0.041606    0.350682    6.404248 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.041606    0.000256    6.404504 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045739    0.072866    0.127445    6.531950 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.075017    0.009425    6.541374 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045016    0.165956    0.478118    7.019492 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.166400    0.007097    7.026588 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                              7.026588   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.572129    6.618814   library hold time
                                              6.618814   data required time
---------------------------------------------------------------------------------------------
                                              6.618814   data required time
                                             -7.026588   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407774   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003139    0.070000    0.000000    5.690000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070178    0.000084    5.690084 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003608    0.041709    0.361107    6.051192 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.041709    0.000198    6.051390 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003910    0.042700    0.351759    6.403149 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.042700    0.000222    6.403371 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040560    0.066018    0.123632    6.527004 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.067625    0.007769    6.534773 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048854    0.178128    0.482952    7.017725 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.178790    0.008899    7.026624 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                              7.026624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.568856    6.615541   library hold time
                                              6.615541   data required time
---------------------------------------------------------------------------------------------
                                              6.615541   data required time
                                             -7.026624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411082   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003674    0.070000    0.000000    5.690000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070171    0.000081    5.690082 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002980    0.038765    0.357515    6.047597 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.038765    0.000187    6.047783 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004133    0.043260    0.351614    6.399398 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.043260    0.000237    6.399634 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.032103    0.042274    0.106307    6.505941 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.043852    0.005988    6.511929 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058960    0.210027    0.494982    7.006911 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.211223    0.012849    7.019760 v SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                              7.019760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.560290    6.606975   library hold time
                                              6.606975   data required time
---------------------------------------------------------------------------------------------
                                              6.606975   data required time
                                             -7.019760   data arrival time
---------------------------------------------------------------------------------------------
                                              0.412784   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003742    0.070000    0.000000    5.690000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070162    0.000077    5.690077 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003349    0.040433    0.359628    6.049706 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.040433    0.000185    6.049890 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002726    0.037699    0.344864    6.394754 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.037699    0.000168    6.394922 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020473    0.040256    0.104814    6.499736 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.040581    0.002470    6.502207 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062930    0.222714    0.501263    7.003470 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.224692    0.015929    7.019399 v SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                              7.019399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.556732    6.603417   library hold time
                                              6.603417   data required time
---------------------------------------------------------------------------------------------
                                              6.603417   data required time
                                             -7.019399   data arrival time
---------------------------------------------------------------------------------------------
                                              0.415982   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003839    0.070000    0.000000    5.440000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070174    0.000083    5.440083 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001894    0.035031    0.351325    5.791408 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.035031    0.000129    5.791537 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003430    0.040940    0.346910    6.138447 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.040940    0.000230    6.138677 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.054274    0.061530    0.118418    6.257094 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.064284    0.009700    6.266794 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049256    0.179127    0.483084    6.749878 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.179730    0.008538    6.758416 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                              6.758416   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.293723    6.340408   library hold time
                                              6.340408   data required time
---------------------------------------------------------------------------------------------
                                              6.340408   data required time
                                             -6.758416   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418008   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003159    0.070000    0.000000    5.690000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070179    0.000085    5.690085 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003609    0.041714    0.361113    6.051198 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.041714    0.000200    6.051398 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003835    0.042531    0.351449    6.402847 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.042531    0.000219    6.403066 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039185    0.064428    0.121869    6.524935 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.066214    0.008064    6.532999 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052353    0.189053    0.489916    7.022915 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.189836    0.009944    7.032859 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                              7.032859   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.565939    6.612625   library hold time
                                              6.612625   data required time
---------------------------------------------------------------------------------------------
                                              6.612625   data required time
                                             -7.032859   data arrival time
---------------------------------------------------------------------------------------------
                                              0.420235   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004153    0.070000    0.000000    5.690000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070205    0.000098    5.690098 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002458    0.036905    0.354561    6.044659 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036905    0.000149    6.044808 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002678    0.037530    0.343303    6.388111 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.037530    0.000183    6.388294 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.017282    0.031200    0.094699    6.482993 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.031323    0.001601    6.484594 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.073421    0.253080    0.522947    7.007541 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.255142    0.017327    7.024868 v SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                              7.024868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.548689    6.595374   library hold time
                                              6.595374   data required time
---------------------------------------------------------------------------------------------
                                              6.595374   data required time
                                             -7.024868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.429494   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.004246    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150210    0.000099    6.510099 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012869    0.056242    0.121307    6.631406 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.056283    0.001307    6.632714 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.104604    0.099187    0.172274    6.804987 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.101405    0.011215    6.816203 v SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                              6.816203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.338407    6.385093   library hold time
                                              6.385093   data required time
---------------------------------------------------------------------------------------------
                                              6.385093   data required time
                                             -6.816203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.431109   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004767    0.070000    0.000000    5.440000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070207    0.000099    5.440099 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003664    0.042006    0.361431    5.801530 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.042006    0.000213    5.801743 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002995    0.038843    0.346958    6.148701 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.038843    0.000194    6.148895 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.059486    0.066736    0.118697    6.267591 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.072141    0.013900    6.281491 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048117    0.175508    0.483877    6.765369 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.176059    0.008099    6.773468 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                              6.773468   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.293714    6.340399   library hold time
                                              6.340399   data required time
---------------------------------------------------------------------------------------------
                                              6.340399   data required time
                                             -6.773468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.433069   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004442    0.070000    0.000000    5.440000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070223    0.000106    5.440106 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002631    0.037377    0.355534    5.795640 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.037377    0.000181    5.795822 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003473    0.041128    0.348004    6.143826 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.041128    0.000229    6.144055 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.067498    0.068128    0.125936    6.269991 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.072308    0.012435    6.282426 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048211    0.175672    0.484466    6.766891 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.176117    0.007317    6.774209 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                              6.774209   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.293714    6.340399   library hold time
                                              6.340399   data required time
---------------------------------------------------------------------------------------------
                                              6.340399   data required time
                                             -6.774209   data arrival time
---------------------------------------------------------------------------------------------
                                              0.433809   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003475    0.070000    0.000000    5.440000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070165    0.000079    5.440079 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003009    0.038886    0.357686    5.797765 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.038886    0.000170    5.797935 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003051    0.039115    0.346152    6.144088 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.039115    0.000198    6.144285 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.067682    0.068343    0.124015    6.268301 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.073496    0.013761    6.282061 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049044    0.178555    0.486028    6.768089 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.179230    0.008995    6.777085 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                              6.777085   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.293721    6.340407   library hold time
                                              6.340407   data required time
---------------------------------------------------------------------------------------------
                                              6.340407   data required time
                                             -6.777085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.436678   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003606    0.070000    0.000000    5.690000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070169    0.000080    5.690081 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002501    0.037018    0.354789    6.044870 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.037018    0.000150    6.045019 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002386    0.036708    0.341700    6.386719 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.036708    0.000104    6.386823 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.021198    0.033336    0.097742    6.484565 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.033775    0.002735    6.487300 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.076042    0.258715    0.525251    7.012552 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.262454    0.023339    7.035890 v SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                              7.035890   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.546757    6.593443   library hold time
                                              6.593443   data required time
---------------------------------------------------------------------------------------------
                                              6.593443   data required time
                                             -7.035890   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442447   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003004    0.070000    0.000000    5.440000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070165    0.000078    5.440078 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001881    0.034984    0.351248    5.791326 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.034984    0.000128    5.791455 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003541    0.041499    0.347521    6.138975 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.041499    0.000241    6.139216 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.020004    0.032424    0.098859    6.238075 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.032762    0.002241    6.240316 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.079558    0.268765    0.534681    6.774997 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.271692    0.021627    6.796624 v SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                              6.796624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.293945    6.340630   library hold time
                                              6.340630   data required time
---------------------------------------------------------------------------------------------
                                              6.340630   data required time
                                             -6.796624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.455994   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003391    0.070000    0.000000    5.690000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070157    0.000075    5.690075 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002382    0.036716    0.354110    6.044184 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.036716    0.000107    6.044291 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005111    0.046452    0.354877    6.399168 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.046452    0.000354    6.399522 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016760    0.030862    0.097403    6.496924 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.031031    0.001845    6.498769 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080806    0.272353    0.537624    7.036393 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.275143    0.021269    7.057662 v SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                              7.057662   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.543406    6.590091   library hold time
                                              6.590091   data required time
---------------------------------------------------------------------------------------------
                                              6.590091   data required time
                                             -7.057662   data arrival time
---------------------------------------------------------------------------------------------
                                              0.467571   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004568    0.070000    0.000000    5.440000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070228    0.000108    5.440108 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006015    0.049142    0.371179    5.811287 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.049142    0.000381    5.811668 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004323    0.043540    0.356122    6.167790 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.043540    0.000302    6.168093 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.019094    0.031584    0.098492    6.266585 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.032181    0.002485    6.269070 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.085260    0.287397    0.543870    6.812940 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.291384    0.025503    6.838443 v SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                              6.838443   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.293992    6.340677   library hold time
                                              6.340677   data required time
---------------------------------------------------------------------------------------------
                                              6.340677   data required time
                                             -6.838443   data arrival time
---------------------------------------------------------------------------------------------
                                              0.497766   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 v input external delay
     1    0.003894    0.090000    0.000000    6.300000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090172    0.000082    6.300082 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003431    0.040938    0.367847    6.667929 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.040938    0.000201    6.668130 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.019481    0.074900    0.125177    6.793307 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.075062    0.002387    6.795694 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.078348    0.118275    0.107837    6.903531 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.119109    0.007634    6.911165 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                              6.911165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.046686   clock uncertainty
                                  0.000000    6.046686   clock reconvergence pessimism
                                  0.294504    6.341189   library hold time
                                              6.341189   data required time
---------------------------------------------------------------------------------------------
                                              6.341189   data required time
                                             -6.911165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.569976   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.083870    0.012331    4.838241 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014666    0.028375    0.090362    4.928603 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.028396    0.001306    4.929909 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014253    0.062566    0.245985    5.175894 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.062588    0.001062    5.176956 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190994    0.078208    0.134444    5.311400 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.079524    0.007777    5.319177 v wbs_ack_o (out)
                                              5.319177   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -5.319177   data arrival time
---------------------------------------------------------------------------------------------
                                              1.019177   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.031029    0.035507    1.837826    6.828636 v SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.035507    0.004183    6.832819 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191160    0.078339    0.123046    6.955865 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.079803    0.008189    6.964055 v wbs_dat_o[15] (out)
                                              6.964055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.964055   data arrival time
---------------------------------------------------------------------------------------------
                                              2.424054   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.040032    0.037264    1.840685    6.831495 v SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.037838    0.006490    6.837985 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.191053    0.078270    0.124065    6.962050 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.079693    0.008076    6.970126 v wbs_dat_o[14] (out)
                                              6.970126   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.970126   data arrival time
---------------------------------------------------------------------------------------------
                                              2.430126   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.041704    0.037447    1.841236    6.832046 v SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.038190    0.006997    6.839043 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191504    0.078522    0.124089    6.963132 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.080052    0.008369    6.971501 v wbs_dat_o[13] (out)
                                              6.971501   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.971501   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431501   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.047983    0.039278    1.843145    6.833956 v SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.040785    0.008470    6.842425 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190558    0.077917    0.125596    6.968022 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.079147    0.007515    6.975537 v wbs_dat_o[12] (out)
                                              6.975537   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.975537   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435537   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.050555    0.040368    1.843869    6.834680 v SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.042603    0.008566    6.843246 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191964    0.078912    0.125482    6.968728 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.080705    0.009051    6.977778 v wbs_dat_o[9] (out)
                                              6.977778   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.977778   data arrival time
---------------------------------------------------------------------------------------------
                                              2.437778   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.053098    0.041560    1.844747    6.835557 v SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.043753    0.008321    6.843879 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191258    0.078359    0.126530    6.970409 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.079785    0.008089    6.978498 v wbs_dat_o[10] (out)
                                              6.978498   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.978498   data arrival time
---------------------------------------------------------------------------------------------
                                              2.438498   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.054892    0.041552    1.845218    6.836029 v SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.044555    0.008078    6.844107 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191493    0.078497    0.126783    6.970890 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.079986    0.008261    6.979150 v wbs_dat_o[11] (out)
                                              6.979150   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.979150   data arrival time
---------------------------------------------------------------------------------------------
                                              2.439150   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061201    0.044513    1.846546    6.837356 v SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.049675    0.008061    6.845417 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.078080    0.129160    6.974577 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.079368    0.007689    6.982267 v wbs_dat_o[8] (out)
                                              6.982267   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.982267   data arrival time
---------------------------------------------------------------------------------------------
                                              2.442267   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061093    0.045016    1.846226    6.837037 v SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.050316    0.008118    6.845154 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191302    0.078473    0.129043    6.974197 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.079989    0.008334    6.982531 v wbs_dat_o[6] (out)
                                              6.982531   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.982531   data arrival time
---------------------------------------------------------------------------------------------
                                              2.442531   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061745    0.044645    1.846413    6.837224 v SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.050580    0.007991    6.845215 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190581    0.080989    0.133573    6.978788 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.082161    0.007448    6.986237 v wbs_dat_o[7] (out)
                                              6.986237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.986237   data arrival time
---------------------------------------------------------------------------------------------
                                              2.446237   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070781    0.050807    1.852693    6.843504 v SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.050807    0.006214    6.849718 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191838    0.078802    0.129028    6.978746 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.080486    0.008778    6.987524 v wbs_dat_o[26] (out)
                                              6.987524   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.987524   data arrival time
---------------------------------------------------------------------------------------------
                                              2.447524   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072541    0.052059    1.853037    6.843847 v SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.052063    0.006360    6.850208 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190727    0.078060    0.130134    6.980341 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.079346    0.007686    6.988027 v wbs_dat_o[21] (out)
                                              6.988027   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.988027   data arrival time
---------------------------------------------------------------------------------------------
                                              2.448027   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075635    0.053158    1.854002    6.844813 v SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.053403    0.006767    6.851580 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.191049    0.078345    0.130364    6.981944 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.079808    0.008186    6.990130 v wbs_dat_o[27] (out)
                                              6.990130   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.990130   data arrival time
---------------------------------------------------------------------------------------------
                                              2.450130   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061083    0.047134    1.845181    6.835992 v SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.057431    0.014353    6.850346 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191464    0.078547    0.131998    6.982343 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.080065    0.008341    6.990684 v wbs_dat_o[25] (out)
                                              6.990684   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.990684   data arrival time
---------------------------------------------------------------------------------------------
                                              2.450684   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077150    0.054084    1.854844    6.845655 v SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.054239    0.006832    6.852487 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191457    0.078614    0.130502    6.982989 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.080221    0.008575    6.991564 v wbs_dat_o[0] (out)
                                              6.991564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.991564   data arrival time
---------------------------------------------------------------------------------------------
                                              2.451564   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061431    0.047090    1.844477    6.835287 v SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.059161    0.016576    6.851863 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.191073    0.078328    0.132822    6.984684 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.079750    0.008076    6.992760 v wbs_dat_o[20] (out)
                                              6.992760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.992760   data arrival time
---------------------------------------------------------------------------------------------
                                              2.452760   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.080522    0.055501    1.855269    6.846079 v SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.056867    0.007881    6.853961 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191167    0.078352    0.131907    6.985868 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.079774    0.008076    6.993944 v wbs_dat_o[3] (out)
                                              6.993944   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.993944   data arrival time
---------------------------------------------------------------------------------------------
                                              2.453944   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.081918    0.056127    1.855841    6.846652 v SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.057418    0.007779    6.854431 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190864    0.078252    0.132061    6.986492 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.079672    0.008067    6.994559 v wbs_dat_o[2] (out)
                                              6.994559   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.994559   data arrival time
---------------------------------------------------------------------------------------------
                                              2.454559   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065775    0.049990    1.845968    6.836779 v SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.061449    0.016956    6.853734 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191284    0.078502    0.133587    6.987321 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.080031    0.008368    6.995689 v wbs_dat_o[17] (out)
                                              6.995689   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.995689   data arrival time
---------------------------------------------------------------------------------------------
                                              2.455689   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.087117    0.058808    1.858128    6.848938 v SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.059230    0.006530    6.855468 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190509    0.077916    0.133220    6.988688 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.079117    0.007433    6.996121 v wbs_dat_o[1] (out)
                                              6.996121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.996121   data arrival time
---------------------------------------------------------------------------------------------
                                              2.456121   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066652    0.048317    1.845490    6.836300 v SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.062719    0.017999    6.854300 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.191084    0.078341    0.134285    6.988584 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.079763    0.008076    6.996660 v wbs_dat_o[22] (out)
                                              6.996660   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.996660   data arrival time
---------------------------------------------------------------------------------------------
                                              2.456660   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070046    0.054422    1.847063    6.837873 v SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.063502    0.016732    6.854606 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.078354    0.134612    6.989218 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.079776    0.008078    6.997296 v wbs_dat_o[16] (out)
                                              6.997296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.997296   data arrival time
---------------------------------------------------------------------------------------------
                                              2.457296   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069998    0.054311    1.846818    6.837629 v SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.064282    0.017493    6.855122 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.191078    0.078344    0.134925    6.990047 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.079766    0.008076    6.998124 v wbs_dat_o[18] (out)
                                              6.998124   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.998124   data arrival time
---------------------------------------------------------------------------------------------
                                              2.458123   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068507    0.050833    1.847336    6.838146 v SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.063167    0.017922    6.856068 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191186    0.078378    0.134491    6.990559 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.079801    0.008081    6.998640 v wbs_dat_o[4] (out)
                                              6.998640   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.998640   data arrival time
---------------------------------------------------------------------------------------------
                                              2.458640   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068402    0.049455    1.846998    6.837808 v SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.063763    0.018560    6.856368 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190597    0.077987    0.135035    6.991403 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.079216    0.007518    6.998922 v wbs_dat_o[5] (out)
                                              6.998922   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.998922   data arrival time
---------------------------------------------------------------------------------------------
                                              2.458922   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069043    0.048979    1.846567    6.837377 v SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.064047    0.019237    6.856614 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190881    0.078200    0.134955    6.991569 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.079543    0.007853    6.999421 v wbs_dat_o[19] (out)
                                              6.999421   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.999421   data arrival time
---------------------------------------------------------------------------------------------
                                              2.459421   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069291    0.048957    1.846334    6.837145 v SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.064091    0.019968    6.857112 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191263    0.078495    0.134684    6.991796 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.080011    0.008334    7.000131 v wbs_dat_o[29] (out)
                                              7.000131   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.000131   data arrival time
---------------------------------------------------------------------------------------------
                                              2.460130   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069919    0.049047    1.846303    6.837114 v SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.065458    0.020296    6.857410 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192159    0.079026    0.134935    6.992345 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.080800    0.009011    7.001356 v wbs_dat_o[24] (out)
                                              7.001356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.001356   data arrival time
---------------------------------------------------------------------------------------------
                                              2.461356   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075610    0.050096    1.846956    6.837766 v SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.071013    0.021829    6.859595 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190609    0.077967    0.138017    6.997612 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.079234    0.007517    7.005129 v wbs_dat_o[23] (out)
                                              7.005129   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.005129   data arrival time
---------------------------------------------------------------------------------------------
                                              2.465129   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075559    0.050070    1.846968    6.837779 v SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.070895    0.022017    6.859796 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191336    0.078640    0.137251    6.997046 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.080275    0.008646    7.005692 v wbs_dat_o[28] (out)
                                              7.005692   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.005692   data arrival time
---------------------------------------------------------------------------------------------
                                              2.465692   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.080405    0.050601    1.846789    6.837600 v SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.077955    0.026091    6.863691 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.191054    0.078452    0.140338    7.004029 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.079963    0.008319    7.012348 v wbs_dat_o[31] (out)
                                              7.012348   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.012348   data arrival time
---------------------------------------------------------------------------------------------
                                              2.472348   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073324    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013645    4.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265    4.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002705    4.828615 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142049    4.970664 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020147    4.990810 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.085181    0.050911    1.846614    6.837424 v SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.084030    0.028543    6.865967 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191380    0.078695    0.142695    7.008662 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.080266    0.008488    7.017150 v wbs_dat_o[30] (out)
                                              7.017150   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.017150   data arrival time
---------------------------------------------------------------------------------------------
                                              2.477150   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002725    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000147    0.000069   17.150068 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008679    0.039283    0.059909   17.209978 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.039332    0.000909   17.210888 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004789    0.023715    0.034083   17.244970 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.023716    0.000124   17.245094 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.245094   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.083870    0.013629    5.778056 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014666    0.028375    0.099874    5.877930 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.028396    0.001444    5.879374 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    5.979373   clock uncertainty
                                  0.000000    5.979373   clock reconvergence pessimism
                                  0.194878    6.174252   library removal time
                                              6.174252   data required time
---------------------------------------------------------------------------------------------
                                              6.174252   data required time
                                            -17.245094   data arrival time
---------------------------------------------------------------------------------------------
                                             11.070844   slack (MET)



