Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 10 12:08:45 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               17          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (17)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (50)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: MineSweep_inst/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: MineSweep_inst/FSM_sequential_currState_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.353        0.000                      0                  102        0.225        0.000                      0                  102        4.020        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.353        0.000                      0                  102        0.225        0.000                      0                  102        4.020        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.164ns (20.660%)  route 4.470ns (79.340%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/Q
                         net (fo=5, routed)           1.273     6.950    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]
    SLICE_X1Y43          LUT5 (Prop_lut5_I1_O)        0.124     7.074 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=8, routed)           0.862     7.936    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.060 r  MineSweep_inst/RANDOMIZER/bombLocation[7]_i_3/O
                         net (fo=5, routed)           0.814     8.874    MineSweep_inst/RANDOMIZER/bombLocation[7]_i_3_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.998 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2/O
                         net (fo=4, routed)           0.808     9.806    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2_n_0
    SLICE_X0Y44          LUT2 (Prop_lut2_I0_O)        0.124     9.930 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_2/O
                         net (fo=2, routed)           0.714    10.643    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_2_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.150    10.793 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_1/O
                         net (fo=1, routed)           0.000    10.793    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.047    15.146    MineSweep_inst/RANDOMIZER/bombLocation_reg[5]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.309ns (24.289%)  route 4.080ns (75.711%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/Q
                         net (fo=8, routed)           0.988     6.603    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     6.727 r  MineSweep_inst/RANDOMIZER/bombLocation[3]_i_1/O
                         net (fo=5, routed)           0.986     7.713    MineSweep_inst/RANDOMIZER/bomb3[3]
    SLICE_X0Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.837 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3/O
                         net (fo=5, routed)           0.652     8.489    MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     8.613 f  MineSweep_inst/RANDOMIZER/bombLocation[13]_i_5/O
                         net (fo=5, routed)           0.858     9.471    MineSweep_inst/RANDOMIZER/bombLocation[13]_i_5_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.149     9.620 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[2]_i_2/O
                         net (fo=1, routed)           0.597    10.216    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[2]_i_2_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.332    10.548 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.548    MineSweep_inst/RANDOMIZER/p_0_in__0[2]
    SLICE_X2Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y44          FDCE (Setup_fdce_C_D)        0.077    15.176    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.076ns (20.673%)  route 4.129ns (79.327%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/Q
                         net (fo=8, routed)           0.988     6.603    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     6.727 r  MineSweep_inst/RANDOMIZER/bombLocation[3]_i_1/O
                         net (fo=5, routed)           0.986     7.713    MineSweep_inst/RANDOMIZER/bomb3[3]
    SLICE_X0Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.837 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3/O
                         net (fo=5, routed)           0.652     8.489    MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     8.613 f  MineSweep_inst/RANDOMIZER/bombLocation[13]_i_5/O
                         net (fo=5, routed)           0.858     9.471    MineSweep_inst/RANDOMIZER/bombLocation[13]_i_5_n_0
    SLICE_X3Y45          LUT3 (Prop_lut3_I0_O)        0.124     9.595 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_2/O
                         net (fo=2, routed)           0.645    10.240    MineSweep_inst/RANDOMIZER/bombLocation[11]_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.364 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_1/O
                         net (fo=1, routed)           0.000    10.364    MineSweep_inst/RANDOMIZER/data[1]
    SLICE_X3Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[11]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDCE (Setup_fdce_C_D)        0.029    15.128    MineSweep_inst/RANDOMIZER/bombLocation_reg[11]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.138ns (21.927%)  route 4.052ns (78.073%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/Q
                         net (fo=5, routed)           1.273     6.950    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]
    SLICE_X1Y43          LUT5 (Prop_lut5_I1_O)        0.124     7.074 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=8, routed)           0.862     7.936    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.060 r  MineSweep_inst/RANDOMIZER/bombLocation[7]_i_3/O
                         net (fo=5, routed)           0.814     8.874    MineSweep_inst/RANDOMIZER/bombLocation[7]_i_3_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.998 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2/O
                         net (fo=4, routed)           0.808     9.806    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2_n_0
    SLICE_X0Y44          LUT2 (Prop_lut2_I0_O)        0.124     9.930 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_2/O
                         net (fo=2, routed)           0.295    10.225    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_2_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.349 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[0]_i_1/O
                         net (fo=1, routed)           0.000    10.349    MineSweep_inst/RANDOMIZER/p_0_in[0]
    SLICE_X1Y45          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y45          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y45          FDCE (Setup_fdce_C_D)        0.029    15.128    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.076ns (20.580%)  route 4.152ns (79.420%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/Q
                         net (fo=8, routed)           0.988     6.603    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     6.727 r  MineSweep_inst/RANDOMIZER/bombLocation[3]_i_1/O
                         net (fo=5, routed)           0.986     7.713    MineSweep_inst/RANDOMIZER/bomb3[3]
    SLICE_X0Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.837 f  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3/O
                         net (fo=5, routed)           0.652     8.489    MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     8.613 r  MineSweep_inst/RANDOMIZER/bombLocation[13]_i_5/O
                         net (fo=5, routed)           0.986     9.599    MineSweep_inst/RANDOMIZER/bombLocation[13]_i_5_n_0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.124     9.723 r  MineSweep_inst/RANDOMIZER/bombLocation[10]_i_2/O
                         net (fo=3, routed)           0.541    10.264    MineSweep_inst/RANDOMIZER/bombLocation[10]_i_2_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.388 r  MineSweep_inst/RANDOMIZER/bombLocation[10]_i_1/O
                         net (fo=1, routed)           0.000    10.388    MineSweep_inst/RANDOMIZER/bombLocation[10]_i_1_n_0
    SLICE_X2Y46          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y46          FDCE (Setup_fdce_C_D)        0.079    15.178    MineSweep_inst/RANDOMIZER/bombLocation_reg[10]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 1.014ns (20.009%)  route 4.054ns (79.991%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/Q
                         net (fo=5, routed)           1.273     6.950    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]
    SLICE_X1Y43          LUT5 (Prop_lut5_I1_O)        0.124     7.074 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=8, routed)           0.862     7.936    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.060 r  MineSweep_inst/RANDOMIZER/bombLocation[7]_i_3/O
                         net (fo=5, routed)           0.814     8.874    MineSweep_inst/RANDOMIZER/bombLocation[7]_i_3_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.998 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2/O
                         net (fo=4, routed)           0.595     9.593    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.124     9.717 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_1/O
                         net (fo=2, routed)           0.510    10.227    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_1_n_0
    SLICE_X3Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)       -0.081    15.018    MineSweep_inst/RANDOMIZER/bombLocation_reg[6]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.076ns (20.802%)  route 4.097ns (79.198%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/Q
                         net (fo=8, routed)           0.988     6.603    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     6.727 r  MineSweep_inst/RANDOMIZER/bombLocation[3]_i_1/O
                         net (fo=5, routed)           0.986     7.713    MineSweep_inst/RANDOMIZER/bomb3[3]
    SLICE_X0Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.837 f  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3/O
                         net (fo=5, routed)           0.652     8.489    MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     8.613 r  MineSweep_inst/RANDOMIZER/bombLocation[13]_i_5/O
                         net (fo=5, routed)           0.986     9.599    MineSweep_inst/RANDOMIZER/bombLocation[13]_i_5_n_0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.124     9.723 r  MineSweep_inst/RANDOMIZER/bombLocation[10]_i_2/O
                         net (fo=3, routed)           0.485    10.208    MineSweep_inst/RANDOMIZER/bombLocation[10]_i_2_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I0_O)        0.124    10.332 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.332    MineSweep_inst/RANDOMIZER/p_0_in__0[0]
    SLICE_X3Y45          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y45          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y45          FDCE (Setup_fdce_C_D)        0.031    15.130    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.138ns (22.025%)  route 4.029ns (77.975%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/Q
                         net (fo=5, routed)           1.273     6.950    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]
    SLICE_X1Y43          LUT5 (Prop_lut5_I1_O)        0.124     7.074 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=8, routed)           0.862     7.936    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.060 r  MineSweep_inst/RANDOMIZER/bombLocation[7]_i_3/O
                         net (fo=5, routed)           0.814     8.874    MineSweep_inst/RANDOMIZER/bombLocation[7]_i_3_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.998 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2/O
                         net (fo=4, routed)           0.595     9.593    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.124     9.717 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_1/O
                         net (fo=2, routed)           0.485    10.202    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_1_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.326 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_1/O
                         net (fo=1, routed)           0.000    10.326    MineSweep_inst/RANDOMIZER/p_0_in[1]
    SLICE_X2Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y43          FDCE (Setup_fdce_C_D)        0.077    15.176    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 1.138ns (22.229%)  route 3.981ns (77.771%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/Q
                         net (fo=5, routed)           1.273     6.950    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]
    SLICE_X1Y43          LUT5 (Prop_lut5_I1_O)        0.124     7.074 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=8, routed)           0.862     7.936    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.060 r  MineSweep_inst/RANDOMIZER/bombLocation[7]_i_3/O
                         net (fo=5, routed)           0.814     8.874    MineSweep_inst/RANDOMIZER/bombLocation[7]_i_3_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.998 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2/O
                         net (fo=4, routed)           0.569     9.567    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_2_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I1_O)        0.124     9.691 r  MineSweep_inst/RANDOMIZER/bombLocation[7]_i_5/O
                         net (fo=2, routed)           0.464    10.155    MineSweep_inst/RANDOMIZER/bombLocation[7]_i_5_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.124    10.279 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_1/O
                         net (fo=1, routed)           0.000    10.279    MineSweep_inst/RANDOMIZER/p_0_in[2]
    SLICE_X2Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y44          FDCE (Setup_fdce_C_D)        0.081    15.205    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.076ns (22.182%)  route 3.775ns (77.818%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/Q
                         net (fo=8, routed)           0.988     6.603    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.124     6.727 r  MineSweep_inst/RANDOMIZER/bombLocation[3]_i_1/O
                         net (fo=5, routed)           0.986     7.713    MineSweep_inst/RANDOMIZER/bomb3[3]
    SLICE_X0Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.837 f  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3/O
                         net (fo=5, routed)           0.652     8.489    MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     8.613 r  MineSweep_inst/RANDOMIZER/bombLocation[13]_i_5/O
                         net (fo=5, routed)           0.748     9.361    MineSweep_inst/RANDOMIZER/bombLocation[13]_i_5_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.485 r  MineSweep_inst/RANDOMIZER/bombLocation[13]_i_3/O
                         net (fo=2, routed)           0.401     9.886    MineSweep_inst/RANDOMIZER/bombLocation[13]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.010 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[3]_i_1/O
                         net (fo=1, routed)           0.000    10.010    MineSweep_inst/RANDOMIZER/p_0_in__0[3]
    SLICE_X3Y45          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519    14.860    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y45          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y45          FDCE (Setup_fdce_C_D)        0.029    15.128    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  5.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC_c_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  MOVE_SYNC_c_0/Q
                         net (fo=1, routed)           0.120     1.724    MOVE_SYNC_c_0_n_0
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC_c_1/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.023     1.499    MOVE_SYNC_c_1
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.296%)  route 0.150ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.594     1.477    MOVE_SYNC[6].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.150     1.768    MineSweep_inst/FSM_sequential_currState_reg[0]_3
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  MineSweep_inst/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    MineSweep_inst/nextState[0]
    SLICE_X3Y42          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.865     1.992    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y42          FDCE (Hold_fdce_C_D)         0.092     1.585    MineSweep_inst/FSM_sequential_currState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC_c_0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  MOVE_SYNC_c/Q
                         net (fo=1, routed)           0.119     1.724    MOVE_SYNC_c_n_0
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC_c_0/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.017     1.493    MOVE_SYNC_c_0
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.246ns (68.596%)  route 0.113ns (31.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.595     1.478    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.148     1.626 r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.113     1.739    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.098     1.837 r  MOVE_SYNC[11].SynchronizerChain_inst/MOVE_SYNC_gate__10/O
                         net (fo=1, routed)           0.000     1.837    MOVE_SYNC[11].SynchronizerChain_inst/MOVE_SYNC_gate__10_n_0
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.991    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.091     1.604    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.696%)  route 0.184ns (49.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.595     1.478    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y45          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/Q
                         net (fo=16, routed)          0.184     1.803    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.048     1.851 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_1/O
                         net (fo=1, routed)           0.000     1.851    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.866     1.993    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.105     1.599    MineSweep_inst/RANDOMIZER/bombLocation_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.637%)  route 0.204ns (52.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.595     1.478    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y45          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/Q
                         net (fo=8, routed)           0.204     1.824    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]
    SLICE_X2Y46          LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  MineSweep_inst/RANDOMIZER/bombLocation[10]_i_1/O
                         net (fo=1, routed)           0.000     1.869    MineSweep_inst/RANDOMIZER/bombLocation[10]_i_1_n_0
    SLICE_X2Y46          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.866     1.993    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.121     1.615    MineSweep_inst/RANDOMIZER/bombLocation_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.167%)  route 0.115ns (31.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.594     1.477    MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148     1.625 r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.115     1.740    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.098     1.838 r  MOVE_SYNC[0].SynchronizerChain_inst/MOVE_SYNC_gate/O
                         net (fo=1, routed)           0.000     1.838    MOVE_SYNC[0].SynchronizerChain_inst/MOVE_SYNC_gate_n_0
    SLICE_X3Y42          FDCE                                         r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.865     1.992    MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y42          FDCE (Hold_fdce_C_D)         0.091     1.584    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.825%)  route 0.123ns (35.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.594     1.477    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.128     1.605 f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/Q
                         net (fo=11, routed)          0.123     1.728    MineSweep_inst/RANDOMIZER/bomb3Count[1]
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.099     1.827 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    MineSweep_inst/RANDOMIZER/counter_out[0]
    SLICE_X0Y42          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.865     1.992    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y42          FDCE (Hold_fdce_C_D)         0.091     1.568    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.458%)  route 0.130ns (36.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.130     1.734    MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X5Y44          LUT2 (Prop_lut2_I1_O)        0.098     1.832 r  MOVE_SYNC[14].SynchronizerChain_inst/MOVE_SYNC_gate__13/O
                         net (fo=1, routed)           0.000     1.832    MOVE_SYNC[14].SynchronizerChain_inst/MOVE_SYNC_gate__13_n_0
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.991    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.092     1.568    MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.464%)  route 0.183ns (49.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.595     1.478    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[0]/Q
                         net (fo=9, routed)           0.183     1.802    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[0]
    SLICE_X0Y43          LUT3 (Prop_lut3_I1_O)        0.045     1.847 r  MineSweep_inst/RANDOMIZER/bombLocation[1]_i_1/O
                         net (fo=3, routed)           0.000     1.847    MineSweep_inst/RANDOMIZER/bomb3[1]
    SLICE_X0Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.866     1.993    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.091     1.582    MineSweep_inst/RANDOMIZER/bombLocation_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y44    MOVE_SYNC_c/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y44    MOVE_SYNC_c_0/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y44    MOVE_SYNC_c_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y40    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y42    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y41   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y41    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y45    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y44    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y40    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y40    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y45    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y45    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y40    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y40    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y45    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y45    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y41   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/MOVEDETECT.newMoveFlag_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.832ns  (logic 1.133ns (29.564%)  route 2.699ns (70.436%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[12]/G
    SLICE_X5Y46          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[12]/Q
                         net (fo=2, routed)           0.865     1.626    MineSweep_inst/p_24_in
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.124     1.750 f  MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_8/O
                         net (fo=1, routed)           0.523     2.274    MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_8_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.124     2.398 f  MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_4/O
                         net (fo=2, routed)           0.782     3.179    MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_4_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I3_O)        0.124     3.303 r  MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_1/O
                         net (fo=1, routed)           0.529     3.832    MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_1_n_0
    SLICE_X5Y43          LDCE                                         r  MineSweep_inst/MOVEDETECT.newMoveFlag_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.newMoveFlag_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/MOVEDETECT.newMoveFlag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.717ns  (logic 0.248ns (34.604%)  route 0.469ns (65.396%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.newMoveFlag_reg/G
    SLICE_X5Y43          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  MineSweep_inst/MOVEDETECT.newMoveFlag_reg/Q
                         net (fo=2, routed)           0.238     0.396    MineSweep_inst/newMoveFlag
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.045     0.441 r  MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_3/O
                         net (fo=1, routed)           0.058     0.499    MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_3_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I2_O)        0.045     0.544 r  MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_1/O
                         net (fo=1, routed)           0.173     0.717    MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_1_n_0
    SLICE_X5Y43          LDCE                                         r  MineSweep_inst/MOVEDETECT.newMoveFlag_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 3.963ns (46.857%)  route 4.495ns (53.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[13]/Q
                         net (fo=1, routed)           4.495    10.110    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.618 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.618    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.274ns  (logic 4.036ns (48.783%)  route 4.238ns (51.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/Q
                         net (fo=1, routed)           4.238     9.915    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.433 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.433    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.868ns  (logic 4.043ns (51.389%)  route 3.825ns (48.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y46          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/Q
                         net (fo=1, routed)           3.825     9.502    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.028 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.028    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.818ns  (logic 3.960ns (50.647%)  route 3.859ns (49.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[11]/Q
                         net (fo=1, routed)           3.859     9.474    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.978 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.978    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 3.971ns (51.116%)  route 3.798ns (48.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/Q
                         net (fo=1, routed)           3.798     9.413    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.929 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.929    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.629ns  (logic 3.964ns (51.963%)  route 3.665ns (48.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[9]/Q
                         net (fo=1, routed)           3.665     9.280    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.788 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.788    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 3.957ns (55.663%)  route 3.152ns (44.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/Q
                         net (fo=1, routed)           3.152     8.767    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.267 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.267    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 3.970ns (55.959%)  route 3.125ns (44.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[5]/Q
                         net (fo=1, routed)           3.125     8.740    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.255 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.255    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.080ns  (logic 3.962ns (55.961%)  route 3.118ns (44.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/Q
                         net (fo=1, routed)           3.118     8.733    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.239 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.239    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.068ns  (logic 3.960ns (56.031%)  route 3.108ns (43.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.638     5.159    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[8]/Q
                         net (fo=1, routed)           3.108     8.723    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.227 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.227    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.592     1.475    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.143     1.759    MineSweep_inst/MOVEDETECT.moveTracker_reg[10]_0
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.804 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.804    MineSweep_inst/MOVEDETECT.moveTracker_reg[10]_i_1_n_0
    SLICE_X6Y42          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.749%)  route 0.196ns (51.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.593     1.476    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.196     1.813    MineSweep_inst/MOVEDETECT.moveTracker_reg[14]_0
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.858 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.858    MineSweep_inst/MOVEDETECT.moveTracker_reg[14]_i_1_n_0
    SLICE_X6Y45          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.296%)  route 0.199ns (51.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.593     1.476    MOVE_SYNC[15].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.199     1.816    MineSweep_inst/syncOut
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.861 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.861    MineSweep_inst/MOVEDETECT.moveTracker_reg[15]_i_1_n_0
    SLICE_X7Y45          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.800%)  route 0.220ns (54.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.593     1.476    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  MineSweep_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=44, routed)          0.220     1.837    MineSweep_inst/currState[1]
    SLICE_X4Y43          LUT3 (Prop_lut3_I1_O)        0.045     1.882 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.882    MineSweep_inst/MOVEDETECT.moveTracker_reg[7]_i_1_n_0
    SLICE_X4Y43          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.706%)  route 0.230ns (55.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.593     1.476    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.230     1.847    MineSweep_inst/MOVEDETECT.moveTracker_reg[11]_0
    SLICE_X4Y46          LUT3 (Prop_lut3_I0_O)        0.045     1.892 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.892    MineSweep_inst/MOVEDETECT.moveTracker_reg[11]_i_1_n_0
    SLICE_X4Y46          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.186ns (44.191%)  route 0.235ns (55.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.594     1.477    MOVE_SYNC[2].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=6, routed)           0.235     1.853    MineSweep_inst/MOVEDETECT.moveTracker_reg[2]_0
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.898 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.898    MineSweep_inst/MOVEDETECT.moveTracker_reg[2]_i_1_n_0
    SLICE_X4Y42          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.079%)  route 0.246ns (56.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.594     1.477    MOVE_SYNC[1].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=5, routed)           0.246     1.864    MineSweep_inst/MOVEDETECT.moveTracker_reg[1]_0
    SLICE_X4Y44          LUT3 (Prop_lut3_I0_O)        0.045     1.909 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    MineSweep_inst/MOVEDETECT.moveTracker_reg[1]_i_1_n_0
    SLICE_X4Y44          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.157%)  route 0.255ns (57.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.592     1.475    MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.255     1.871    MineSweep_inst/MOVEDETECT.moveTracker_reg[9]_0
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.916 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.916    MineSweep_inst/MOVEDETECT.moveTracker_reg[9]_i_1_n_0
    SLICE_X7Y43          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.699%)  route 0.271ns (59.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.594     1.477    MOVE_SYNC[3].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=6, routed)           0.271     1.889    MineSweep_inst/MOVEDETECT.moveTracker_reg[3]_0
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.934 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.934    MineSweep_inst/MOVEDETECT.moveTracker_reg[3]_i_1_n_0
    SLICE_X7Y42          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVEDETECT.moveTracker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.186ns (38.987%)  route 0.291ns (61.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.592     1.475    MOVE_SYNC[4].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.291     1.907    MineSweep_inst/MOVEDETECT.moveTracker_reg[4]_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.952 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.952    MineSweep_inst/MOVEDETECT.moveTracker_reg[4]_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  MineSweep_inst/MOVEDETECT.moveTracker_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 1.456ns (32.089%)  route 3.082ns (67.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           3.082     4.538    MOVE_SYNC[15].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y45          SRL16E                                       r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519     4.860    MOVE_SYNC[15].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y45          SRL16E                                       r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.492ns  (logic 1.452ns (32.326%)  route 3.040ns (67.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           3.040     4.492    MOVE_SYNC[9].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y40          SRL16E                                       r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517     4.858    MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y40          SRL16E                                       r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.384ns  (logic 1.464ns (33.393%)  route 2.920ns (66.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           2.920     4.384    MOVE_SYNC[11].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y45          SRL16E                                       r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519     4.860    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y45          SRL16E                                       r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.155ns  (logic 1.454ns (35.009%)  route 2.700ns (64.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.700     4.155    MOVE_SYNC[8].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y40          SRL16E                                       r  MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517     4.858    MOVE_SYNC[8].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y40          SRL16E                                       r  MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.120ns  (logic 1.469ns (35.644%)  route 2.652ns (64.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           2.652     4.120    MOVE_SYNC[12].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y41         SRL16E                                       r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.450     4.791    MOVE_SYNC[12].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y41         SRL16E                                       r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.458ns (35.733%)  route 2.622ns (64.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           2.622     4.080    MOVE_SYNC[10].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y41         SRL16E                                       r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.450     4.791    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y41         SRL16E                                       r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.066ns  (logic 1.251ns (30.764%)  route 2.815ns (69.236%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[4]/G
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  MineSweep_inst/MOVEDETECT.moveTracker_reg[4]/Q
                         net (fo=2, routed)           0.858     1.619    MineSweep_inst/p_8_in
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124     1.743 r  MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_9/O
                         net (fo=1, routed)           0.416     2.159    MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_9_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.124     2.283 r  MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_6/O
                         net (fo=2, routed)           0.654     2.937    MineSweep_inst/MOVEDETECT.newMoveFlag_reg_i_6_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124     3.061 f  MineSweep_inst/FSM_sequential_currState[1]_i_2/O
                         net (fo=3, routed)           0.414     3.475    MineSweep_inst/FSM_sequential_currState[1]_i_2_n_0
    SLICE_X5Y43          LUT3 (Prop_lut3_I2_O)        0.118     3.593 r  MineSweep_inst/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.473     4.066    MineSweep_inst/nextState[1]
    SLICE_X5Y44          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517     4.858    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.058ns  (logic 1.455ns (35.862%)  route 2.603ns (64.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           2.603     4.058    MOVE_SYNC[14].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y41         SRL16E                                       r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.450     4.791    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y41         SRL16E                                       r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.055ns  (logic 1.454ns (35.852%)  route 2.601ns (64.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=54, routed)          2.601     4.055    MineSweep_inst/RANDOMIZER/btnU_IBUF
    SLICE_X2Y44          FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519     4.860    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.055ns  (logic 1.454ns (35.852%)  route 2.601ns (64.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=54, routed)          2.601     4.055    MineSweep_inst/RANDOMIZER/btnU_IBUF
    SLICE_X2Y44          FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.519     4.860    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.248ns (35.117%)  route 0.458ns (64.883%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
    SLICE_X4Y45          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/Q
                         net (fo=3, routed)           0.334     0.492    MineSweep_inst/MOVEDETECT.moveTracker_reg_n_0_[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.537 r  MineSweep_inst/FSM_sequential_currState[1]_i_2/O
                         net (fo=3, routed)           0.124     0.661    MineSweep_inst/FSM_sequential_currState[1]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.706 r  MineSweep_inst/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.706    MineSweep_inst/nextState[0]
    SLICE_X3Y42          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.865     1.992    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.229ns (27.205%)  route 0.614ns (72.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.614     0.843    MOVE_SYNC[1].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y30          SRL16E                                       r  MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.856     1.983    MOVE_SYNC[1].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y30          SRL16E                                       r  MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.251ns (27.850%)  route 0.650ns (72.150%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          LDCE                         0.000     0.000 r  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/G
    SLICE_X4Y45          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  MineSweep_inst/MOVEDETECT.moveTracker_reg[0]/Q
                         net (fo=3, routed)           0.334     0.492    MineSweep_inst/MOVEDETECT.moveTracker_reg_n_0_[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.537 f  MineSweep_inst/FSM_sequential_currState[1]_i_2/O
                         net (fo=3, routed)           0.149     0.686    MineSweep_inst/FSM_sequential_currState[1]_i_2_n_0
    SLICE_X5Y43          LUT3 (Prop_lut3_I2_O)        0.048     0.734 r  MineSweep_inst/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.167     0.901    MineSweep_inst/nextState[1]
    SLICE_X5Y44          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.991    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.218ns (23.772%)  route 0.699ns (76.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.699     0.917    MOVE_SYNC[6].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y35          SRL16E                                       r  MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    MOVE_SYNC[6].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y35          SRL16E                                       r  MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.232ns (24.963%)  route 0.697ns (75.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.697     0.929    MOVE_SYNC[2].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y35          SRL16E                                       r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    MOVE_SYNC[2].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y35          SRL16E                                       r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.221ns (23.501%)  route 0.719ns (76.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.719     0.940    MOVE_SYNC[0].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y40          SRL16E                                       r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.865     1.992    MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y40          SRL16E                                       r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.217ns (22.825%)  route 0.733ns (77.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.733     0.949    MOVE_SYNC[3].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y30          SRL16E                                       r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.856     1.983    MOVE_SYNC[3].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y30          SRL16E                                       r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.227ns (23.648%)  route 0.733ns (76.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.733     0.960    MOVE_SYNC[7].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y40          SRL16E                                       r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.865     1.992    MOVE_SYNC[7].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y40          SRL16E                                       r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.219ns (21.557%)  route 0.797ns (78.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.797     1.015    MOVE_SYNC[4].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y35          SRL16E                                       r  MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    MOVE_SYNC[4].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y35          SRL16E                                       r  MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.234ns (22.988%)  route 0.784ns (77.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.784     1.018    MOVE_SYNC[5].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y35          SRL16E                                       r  MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.861     1.988    MOVE_SYNC[5].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y35          SRL16E                                       r  MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK





