module UnidadControl(
input clk,
input rst,
input status,
input R,

output [3:0]oA,
output [3:0]oB,
output oOp
);

reg [3:0]ubInputData;
reg [3:0]ubCredential;
reg [3:0]ubCounter
reg [3:0]Pc = 0;
reg vfnLED_On;

always @(posedge clk or negedge rst)
begin
	case (Pc)
		4'd0:
		begin
			oA = ubInputData;
			oB = ubCredential;
			oOp = 4'd9;
			Pc = Pc + 4'd1;
		end
		4'd1:
		begin
			if(status[3])
				Pc = 4d'3;
			else
				Pc = 4'd2;
		end
		4'd2:
		begin
			if(status[0])
				Pc = 4'd6;
			else
				Pc = 4'd8;
		end
		4'd3:
		begin
			oA = ubCounter;
			oB = 4'd1;
			Oop = 4'd8;
			Pc = Pc +4'd1;
		end
		4'd4:
		begin
			ubCounter = R;
			Pc = Pc +4'd1;
		end
		4'd5:
		begin
			Pc = 4'd10;
		end
		4'd6:
		begin
			vfnLED_On = 1'd1;
			Pc = Pc +4'd1;
		end
		4'd7:
		begin
			Pc = 4'd10;
		end
		4'd8:
		begin
			oA = ubCounter;
			oB = 4'd1;
			Oop = 4'd9;
			Pc = Pc + 4'd1;
		end
		4'd9:
		begin
			ubCounter = R;
			Pc = Pc + 4'd1;
		end
		4'd10
		begin
		
		end
end

endmodule
