###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       240927   # Number of WRITE/WRITEP commands
num_reads_done                 =      1258027   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       970400   # Number of read row buffer hits
num_read_cmds                  =      1258018   # Number of READ/READP commands
num_writes_done                =       240927   # Number of read requests issued
num_write_row_hits             =       188264   # Number of write row buffer hits
num_act_cmds                   =       342372   # Number of ACT commands
num_pre_cmds                   =       342348   # Number of PRE commands
num_ondemand_pres              =       317175   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9535941   # Cyles of rank active rank.0
rank_active_cycles.1           =      9372958   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       464059   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       627042   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1426716   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30813   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5645   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3330   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3189   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2103   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2342   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1206   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          804   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          778   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22028   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           44   # Write cmd latency (cycles)
write_latency[20-39]           =          233   # Write cmd latency (cycles)
write_latency[40-59]           =          237   # Write cmd latency (cycles)
write_latency[60-79]           =          362   # Write cmd latency (cycles)
write_latency[80-99]           =          662   # Write cmd latency (cycles)
write_latency[100-119]         =         1076   # Write cmd latency (cycles)
write_latency[120-139]         =         1822   # Write cmd latency (cycles)
write_latency[140-159]         =         2676   # Write cmd latency (cycles)
write_latency[160-179]         =         3699   # Write cmd latency (cycles)
write_latency[180-199]         =         4550   # Write cmd latency (cycles)
write_latency[200-]            =       225566   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       319497   # Read request latency (cycles)
read_latency[40-59]            =       124867   # Read request latency (cycles)
read_latency[60-79]            =       140959   # Read request latency (cycles)
read_latency[80-99]            =        84522   # Read request latency (cycles)
read_latency[100-119]          =        68631   # Read request latency (cycles)
read_latency[120-139]          =        59707   # Read request latency (cycles)
read_latency[140-159]          =        46391   # Read request latency (cycles)
read_latency[160-179]          =        38800   # Read request latency (cycles)
read_latency[180-199]          =        32997   # Read request latency (cycles)
read_latency[200-]             =       341648   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.20271e+09   # Write energy
read_energy                    =  5.07233e+09   # Read energy
act_energy                     =   9.3673e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.22748e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.0098e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95043e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84873e+09   # Active standby energy rank.1
average_read_latency           =      190.746   # Average read request latency (cycles)
average_interarrival           =      6.67048   # Average request interarrival latency (cycles)
total_energy                   =  2.02393e+10   # Total energy (pJ)
average_power                  =      2023.93   # Average power (mW)
average_bandwidth              =      12.7911   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       263041   # Number of WRITE/WRITEP commands
num_reads_done                 =      1398040   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1125547   # Number of read row buffer hits
num_read_cmds                  =      1398028   # Number of READ/READP commands
num_writes_done                =       263041   # Number of read requests issued
num_write_row_hits             =       211874   # Number of write row buffer hits
num_act_cmds                   =       326215   # Number of ACT commands
num_pre_cmds                   =       326189   # Number of PRE commands
num_ondemand_pres              =       299089   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9454574   # Cyles of rank active rank.0
rank_active_cycles.1           =      9430256   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       545426   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       569744   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1594418   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        26264   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5116   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3254   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3037   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2131   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2306   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1059   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          774   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          804   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21918   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           37   # Write cmd latency (cycles)
write_latency[20-39]           =          172   # Write cmd latency (cycles)
write_latency[40-59]           =          209   # Write cmd latency (cycles)
write_latency[60-79]           =          304   # Write cmd latency (cycles)
write_latency[80-99]           =          515   # Write cmd latency (cycles)
write_latency[100-119]         =          833   # Write cmd latency (cycles)
write_latency[120-139]         =         1301   # Write cmd latency (cycles)
write_latency[140-159]         =         2035   # Write cmd latency (cycles)
write_latency[160-179]         =         2887   # Write cmd latency (cycles)
write_latency[180-199]         =         3728   # Write cmd latency (cycles)
write_latency[200-]            =       251020   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       310737   # Read request latency (cycles)
read_latency[40-59]            =       130394   # Read request latency (cycles)
read_latency[60-79]            =       133962   # Read request latency (cycles)
read_latency[80-99]            =        88223   # Read request latency (cycles)
read_latency[100-119]          =        72722   # Read request latency (cycles)
read_latency[120-139]          =        62303   # Read request latency (cycles)
read_latency[140-159]          =        50658   # Read request latency (cycles)
read_latency[160-179]          =        43765   # Read request latency (cycles)
read_latency[180-199]          =        38677   # Read request latency (cycles)
read_latency[200-]             =       466587   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.3131e+09   # Write energy
read_energy                    =  5.63685e+09   # Read energy
act_energy                     =  8.92524e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.61804e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.73477e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89965e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88448e+09   # Active standby energy rank.1
average_read_latency           =      232.664   # Average read request latency (cycles)
average_interarrival           =      6.01941   # Average request interarrival latency (cycles)
total_energy                   =  2.08665e+10   # Total energy (pJ)
average_power                  =      2086.65   # Average power (mW)
average_bandwidth              =      14.1746   # Average bandwidth
