// Seed: 975973208
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  ;
  nor primCall (id_1, id_2, id_3);
  module_0 modCall_1 ();
  logic [-1 : 1 'b0] id_4;
  ;
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    output supply0 id_8,
    input tri1 id_9,
    input tri id_10,
    output wand id_11
);
endmodule
module module_3 (
    input tri id_0,
    output wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    inout tri1 id_6,
    input uwire id_7,
    output wor id_8,
    input tri id_9,
    input wor id_10,
    input tri0 id_11,
    output uwire id_12,
    input wand id_13,
    output wand id_14,
    output uwire id_15,
    input wire id_16,
    input supply0 id_17,
    input tri id_18,
    input wand id_19,
    input supply1 id_20,
    output wire id_21,
    input wand id_22,
    input tri0 id_23,
    input tri0 id_24,
    input tri id_25,
    output supply1 id_26
);
  wire id_28;
  module_2 modCall_1 (
      id_3,
      id_25,
      id_16,
      id_18,
      id_6,
      id_21,
      id_3,
      id_1,
      id_26,
      id_9,
      id_16,
      id_26
  );
endmodule
