

================================================================
== Vitis HLS Report for 'operator_mul'
================================================================
* Date:           Wed Feb  9 15:34:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     842|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    22|    1222|    1238|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     171|    -|
|Register         |        -|     -|     477|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    22|    1699|    2251|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U64  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U65  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U72     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U73     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U74     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U75     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U76     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U77     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U66   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U67   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U68   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U69   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U70   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U71   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  22| 1222| 1238|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |c_p_7_fu_693_p2          |         +|   0|  0|  39|          32|           2|
    |c_p_8_fu_745_p2          |         +|   0|  0|  39|          32|           3|
    |p_fu_452_p2              |         +|   0|  0|  39|          32|          32|
    |and_ln27_26_fu_472_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_27_fu_482_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_28_fu_492_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_29_fu_502_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_30_fu_508_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_31_fu_529_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_32_fu_535_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_33_fu_540_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_34_fu_546_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_35_fu_570_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_36_fu_750_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_37_fu_755_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_38_fu_773_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_39_fu_778_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_40_fu_581_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_41_fu_587_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_42_fu_836_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln27_fu_462_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln32_fu_634_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln35_4_fu_767_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln35_fu_681_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln43_fu_733_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_47_fu_186_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln27_48_fu_192_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_49_fu_235_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln27_50_fu_241_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_51_fu_283_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln27_52_fu_289_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_53_fu_343_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln27_54_fu_349_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_55_fu_392_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln27_56_fu_398_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_57_fu_440_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln27_58_fu_446_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_9_fu_299_p2    |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln27_fu_142_p2      |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln32_4_fu_622_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln32_fu_616_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln35_4_fu_669_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln35_fu_663_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln43_4_fu_721_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln43_fu_715_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln27_21_fu_468_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln27_22_fu_478_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln27_23_fu_488_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln27_24_fu_498_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln27_25_fu_525_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln27_26_fu_564_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln27_27_fu_593_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln27_28_fu_818_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln27_29_fu_823_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln27_30_fu_855_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln27_31_fu_869_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln27_5_fu_520_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln27_fu_458_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_628_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln35_fu_675_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_727_p2        |        or|   0|  0|   2|           1|           1|
    |c_p_fu_875_p3            |    select|   0|  0|  32|           1|          32|
    |num_res_10_fu_798_p3     |    select|   0|  0|  32|           1|          32|
    |num_res_11_fu_804_p3     |    select|   0|  0|  32|           1|          32|
    |num_res_12_fu_811_p3     |    select|   0|  0|  32|           1|           1|
    |num_res_7_fu_761_p3      |    select|   0|  0|  32|           1|          32|
    |num_res_8_fu_784_p3      |    select|   0|  0|  32|           1|          32|
    |num_res_9_fu_791_p3      |    select|   0|  0|  32|           1|           1|
    |select_ln27_1_fu_841_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln27_2_fu_848_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_3_fu_861_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_fu_829_p3    |    select|   0|  0|  32|           1|           1|
    |xor_ln27_4_fu_552_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln27_5_fu_558_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln27_6_fu_576_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln27_fu_514_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln32_fu_640_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln35_fu_687_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln43_fu_739_p2       |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 842|         501|         340|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  65|         14|    1|         14|
    |ap_return_0    |   9|          2|   32|         64|
    |ap_return_1    |   9|          2|   32|         64|
    |ap_return_2    |   9|          2|   32|         64|
    |ap_return_3    |   9|          2|   32|         64|
    |grp_fu_108_p0  |  14|          3|   32|         96|
    |grp_fu_113_p0  |  14|          3|   32|         96|
    |grp_fu_118_p0  |  14|          3|   32|         96|
    |grp_fu_76_p0   |  14|          3|   32|         96|
    |grp_fu_76_p1   |  14|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          | 171|         37|  289|        750|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add16_i_i_reg_1083     |  32|   0|   32|          0|
    |and_ln27_35_reg_1027   |   1|   0|    1|          0|
    |ap_CS_fsm              |  13|   0|   13|          0|
    |ap_return_0_preg       |  32|   0|   32|          0|
    |ap_return_1_preg       |  32|   0|   32|          0|
    |ap_return_2_preg       |  32|   0|   32|          0|
    |ap_return_3_preg       |  32|   0|   32|          0|
    |icmp_ln27_47_reg_920   |   1|   0|    1|          0|
    |icmp_ln27_48_reg_925   |   1|   0|    1|          0|
    |icmp_ln27_49_reg_937   |   1|   0|    1|          0|
    |icmp_ln27_50_reg_942   |   1|   0|    1|          0|
    |icmp_ln27_51_reg_953   |   1|   0|    1|          0|
    |icmp_ln27_52_reg_958   |   1|   0|    1|          0|
    |icmp_ln27_53_reg_977   |   1|   0|    1|          0|
    |icmp_ln27_54_reg_982   |   1|   0|    1|          0|
    |icmp_ln27_55_reg_994   |   1|   0|    1|          0|
    |icmp_ln27_56_reg_999   |   1|   0|    1|          0|
    |icmp_ln27_57_reg_1010  |   1|   0|    1|          0|
    |icmp_ln27_58_reg_1015  |   1|   0|    1|          0|
    |icmp_ln27_9_reg_963    |   1|   0|    1|          0|
    |icmp_ln27_reg_907      |   1|   0|    1|          0|
    |mul12_i_i_reg_1059     |  32|   0|   32|          0|
    |mul15_i_i_reg_1064     |  32|   0|   32|          0|
    |mul19_i_i_reg_1069     |  32|   0|   32|          0|
    |mul5_i_i_reg_1049      |  32|   0|   32|          0|
    |mul8_i_i_reg_1054      |  32|   0|   32|          0|
    |num_res_5_reg_1074     |  32|   0|   32|          0|
    |num_res_6_reg_1088     |  32|   0|   32|          0|
    |num_res_reg_1042       |  32|   0|   32|          0|
    |or_ln27_27_reg_1034    |   1|   0|    1|          0|
    |p_reg_1020             |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 477|   0|  477|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|     operator*|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|     operator*|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|     operator*|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|     operator*|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|     operator*|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|     operator*|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|     operator*|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|     operator*|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|     operator*|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|     operator*|  return value|
|p_read14     |   in|  128|     ap_none|      p_read14|        scalar|
|p_read25     |   in|  128|     ap_none|      p_read25|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.01>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read25" [../src/ban_s3.cpp:27]   --->   Operation 14 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_6 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14" [../src/ban_s3.cpp:27]   --->   Operation 15 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i128 %p_read_6" [../src/ban_s3.cpp:27]   --->   Operation 16 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.99ns)   --->   "%icmp_ln27 = icmp_eq  i32 %trunc_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 17 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln27_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 18 'partselect' 'trunc_ln27_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %trunc_ln27_s" [../src/ban_s3.cpp:27]   --->   Operation 19 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 20 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln27_24 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_6, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 21 'partselect' 'trunc_ln27_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%icmp_ln27_47 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 22 'icmp' 'icmp_ln27_47' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.05ns)   --->   "%icmp_ln27_48 = icmp_eq  i23 %trunc_ln27_24, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 23 'icmp' 'icmp_ln27_48' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [2/2] (2.78ns)   --->   "%tmp_64 = fcmp_oeq  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 24 'fcmp' 'tmp_64' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln27_25 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 25 'partselect' 'trunc_ln27_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln27_18 = bitcast i32 %trunc_ln27_25" [../src/ban_s3.cpp:27]   --->   Operation 26 'bitcast' 'bitcast_ln27_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 27 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln27_26 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_6, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 28 'partselect' 'trunc_ln27_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%icmp_ln27_49 = icmp_ne  i8 %tmp_65, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 29 'icmp' 'icmp_ln27_49' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.05ns)   --->   "%icmp_ln27_50 = icmp_eq  i23 %trunc_ln27_26, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 30 'icmp' 'icmp_ln27_50' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (2.78ns)   --->   "%tmp_66 = fcmp_oeq  i32 %bitcast_ln27_18, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 31 'fcmp' 'tmp_66' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln27_27 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 32 'partselect' 'trunc_ln27_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln27_19 = bitcast i32 %trunc_ln27_27" [../src/ban_s3.cpp:27]   --->   Operation 33 'bitcast' 'bitcast_ln27_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 34 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln27_28 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_6, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 35 'partselect' 'trunc_ln27_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%icmp_ln27_51 = icmp_ne  i8 %tmp_67, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 36 'icmp' 'icmp_ln27_51' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.05ns)   --->   "%icmp_ln27_52 = icmp_eq  i23 %trunc_ln27_28, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 37 'icmp' 'icmp_ln27_52' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [2/2] (2.78ns)   --->   "%tmp_68 = fcmp_oeq  i32 %bitcast_ln27_19, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 38 'fcmp' 'tmp_68' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = trunc i128 %p_read" [../src/ban_s3.cpp:27]   --->   Operation 39 'trunc' 'trunc_ln27_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.99ns)   --->   "%icmp_ln27_9 = icmp_ne  i32 %trunc_ln27_5, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 40 'icmp' 'icmp_ln27_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln27_29 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 41 'partselect' 'trunc_ln27_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln27_20 = bitcast i32 %trunc_ln27_29" [../src/ban_s3.cpp:27]   --->   Operation 42 'bitcast' 'bitcast_ln27_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 43 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln27_30 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 44 'partselect' 'trunc_ln27_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.84ns)   --->   "%icmp_ln27_53 = icmp_ne  i8 %tmp_69, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 45 'icmp' 'icmp_ln27_53' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.05ns)   --->   "%icmp_ln27_54 = icmp_eq  i23 %trunc_ln27_30, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 46 'icmp' 'icmp_ln27_54' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [2/2] (2.78ns)   --->   "%tmp_70 = fcmp_oeq  i32 %bitcast_ln27_20, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 47 'fcmp' 'tmp_70' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln27_31 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 48 'partselect' 'trunc_ln27_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln27_21 = bitcast i32 %trunc_ln27_31" [../src/ban_s3.cpp:27]   --->   Operation 49 'bitcast' 'bitcast_ln27_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 50 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln27_32 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 51 'partselect' 'trunc_ln27_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.84ns)   --->   "%icmp_ln27_55 = icmp_ne  i8 %tmp_71, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 52 'icmp' 'icmp_ln27_55' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.05ns)   --->   "%icmp_ln27_56 = icmp_eq  i23 %trunc_ln27_32, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 53 'icmp' 'icmp_ln27_56' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [2/2] (2.78ns)   --->   "%tmp_72 = fcmp_oeq  i32 %bitcast_ln27_21, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 54 'fcmp' 'tmp_72' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln27_33 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 55 'partselect' 'trunc_ln27_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln27_22 = bitcast i32 %trunc_ln27_33" [../src/ban_s3.cpp:27]   --->   Operation 56 'bitcast' 'bitcast_ln27_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 57 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln27_34 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 58 'partselect' 'trunc_ln27_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.84ns)   --->   "%icmp_ln27_57 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 59 'icmp' 'icmp_ln27_57' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.05ns)   --->   "%icmp_ln27_58 = icmp_eq  i23 %trunc_ln27_34, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 60 'icmp' 'icmp_ln27_58' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [2/2] (2.78ns)   --->   "%tmp_73 = fcmp_oeq  i32 %bitcast_ln27_22, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 61 'fcmp' 'tmp_73' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [3/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:114]   --->   Operation 62 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [3/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:115]   --->   Operation 63 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [3/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_21" [../src/ban_s3.cpp:115]   --->   Operation 64 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [3/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:116]   --->   Operation 65 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [3/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_22" [../src/ban_s3.cpp:116]   --->   Operation 66 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [3/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_21" [../src/ban_s3.cpp:116]   --->   Operation 67 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.01ns)   --->   "%p = add i32 %trunc_ln27_5, i32 %trunc_ln27" [../src/ban_s3.cpp:123]   --->   Operation 68 'add' 'p' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_32)   --->   "%or_ln27 = or i1 %icmp_ln27_48, i1 %icmp_ln27_47" [../src/ban_s3.cpp:27]   --->   Operation 69 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/2] (2.78ns)   --->   "%tmp_64 = fcmp_oeq  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 70 'fcmp' 'tmp_64' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_32)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_64" [../src/ban_s3.cpp:27]   --->   Operation 71 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_33)   --->   "%or_ln27_21 = or i1 %icmp_ln27_50, i1 %icmp_ln27_49" [../src/ban_s3.cpp:27]   --->   Operation 72 'or' 'or_ln27_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/2] (2.78ns)   --->   "%tmp_66 = fcmp_oeq  i32 %bitcast_ln27_18, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 73 'fcmp' 'tmp_66' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_33)   --->   "%and_ln27_26 = and i1 %or_ln27_21, i1 %tmp_66" [../src/ban_s3.cpp:27]   --->   Operation 74 'and' 'and_ln27_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_33)   --->   "%or_ln27_22 = or i1 %icmp_ln27_52, i1 %icmp_ln27_51" [../src/ban_s3.cpp:27]   --->   Operation 75 'or' 'or_ln27_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/2] (2.78ns)   --->   "%tmp_68 = fcmp_oeq  i32 %bitcast_ln27_19, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 76 'fcmp' 'tmp_68' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_33)   --->   "%and_ln27_27 = and i1 %or_ln27_22, i1 %tmp_68" [../src/ban_s3.cpp:27]   --->   Operation 77 'and' 'and_ln27_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_30)   --->   "%or_ln27_23 = or i1 %icmp_ln27_54, i1 %icmp_ln27_53" [../src/ban_s3.cpp:27]   --->   Operation 78 'or' 'or_ln27_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] (2.78ns)   --->   "%tmp_70 = fcmp_oeq  i32 %bitcast_ln27_20, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 79 'fcmp' 'tmp_70' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_30)   --->   "%and_ln27_28 = and i1 %or_ln27_23, i1 %tmp_70" [../src/ban_s3.cpp:27]   --->   Operation 80 'and' 'and_ln27_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_30)   --->   "%or_ln27_24 = or i1 %icmp_ln27_56, i1 %icmp_ln27_55" [../src/ban_s3.cpp:27]   --->   Operation 81 'or' 'or_ln27_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/2] (2.78ns)   --->   "%tmp_72 = fcmp_oeq  i32 %bitcast_ln27_21, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 82 'fcmp' 'tmp_72' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_30)   --->   "%and_ln27_29 = and i1 %or_ln27_24, i1 %tmp_72" [../src/ban_s3.cpp:27]   --->   Operation 83 'and' 'and_ln27_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_30 = and i1 %and_ln27_28, i1 %and_ln27_29" [../src/ban_s3.cpp:27]   --->   Operation 84 'and' 'and_ln27_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_35)   --->   "%xor_ln27 = xor i1 %and_ln27_30, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 85 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_35)   --->   "%or_ln27_5 = or i1 %icmp_ln27_9, i1 %xor_ln27" [../src/ban_s3.cpp:27]   --->   Operation 86 'or' 'or_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_31)   --->   "%or_ln27_25 = or i1 %icmp_ln27_58, i1 %icmp_ln27_57" [../src/ban_s3.cpp:27]   --->   Operation 87 'or' 'or_ln27_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/2] (2.78ns)   --->   "%tmp_73 = fcmp_oeq  i32 %bitcast_ln27_22, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 88 'fcmp' 'tmp_73' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_31 = and i1 %or_ln27_25, i1 %tmp_73" [../src/ban_s3.cpp:27]   --->   Operation 89 'and' 'and_ln27_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [2/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:114]   --->   Operation 90 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [2/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:115]   --->   Operation 91 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [2/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_21" [../src/ban_s3.cpp:115]   --->   Operation 92 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [2/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:116]   --->   Operation 93 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [2/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_22" [../src/ban_s3.cpp:116]   --->   Operation 94 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [2/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_21" [../src/ban_s3.cpp:116]   --->   Operation 95 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_32 = and i1 %and_ln27, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 96 'and' 'and_ln27_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_33 = and i1 %and_ln27_26, i1 %and_ln27_27" [../src/ban_s3.cpp:27]   --->   Operation 97 'and' 'and_ln27_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_34 = and i1 %and_ln27_33, i1 %and_ln27_32" [../src/ban_s3.cpp:27]   --->   Operation 98 'and' 'and_ln27_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_35)   --->   "%xor_ln27_4 = xor i1 %and_ln27_34, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 99 'xor' 'xor_ln27_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_35)   --->   "%xor_ln27_5 = xor i1 %and_ln27_31, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 100 'xor' 'xor_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_35)   --->   "%or_ln27_26 = or i1 %or_ln27_5, i1 %xor_ln27_5" [../src/ban_s3.cpp:27]   --->   Operation 101 'or' 'or_ln27_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_35 = and i1 %or_ln27_26, i1 %xor_ln27_4" [../src/ban_s3.cpp:27]   --->   Operation 102 'and' 'and_ln27_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_27)   --->   "%xor_ln27_6 = xor i1 %icmp_ln27_9, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 103 'xor' 'xor_ln27_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_27)   --->   "%and_ln27_40 = and i1 %and_ln27_30, i1 %xor_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 104 'and' 'and_ln27_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_27)   --->   "%and_ln27_41 = and i1 %and_ln27_31, i1 %and_ln27_40" [../src/ban_s3.cpp:27]   --->   Operation 105 'and' 'and_ln27_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27_27 = or i1 %and_ln27_41, i1 %and_ln27_34" [../src/ban_s3.cpp:27]   --->   Operation 106 'or' 'or_ln27_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 107 [1/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:114]   --->   Operation 107 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:115]   --->   Operation 108 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_21" [../src/ban_s3.cpp:115]   --->   Operation 109 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:116]   --->   Operation 110 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_22" [../src/ban_s3.cpp:116]   --->   Operation 111 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_21" [../src/ban_s3.cpp:116]   --->   Operation 112 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 113 [4/4] (6.43ns)   --->   "%num_res_5 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 113 'fadd' 'num_res_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [4/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 114 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 115 [3/4] (6.43ns)   --->   "%num_res_5 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 115 'fadd' 'num_res_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [3/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 116 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 117 [2/4] (6.43ns)   --->   "%num_res_5 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 117 'fadd' 'num_res_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [2/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 118 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 119 [1/4] (6.43ns)   --->   "%num_res_5 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 119 'fadd' 'num_res_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 120 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 121 [4/4] (6.43ns)   --->   "%num_res_6 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 121 'fadd' 'num_res_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 122 [3/4] (6.43ns)   --->   "%num_res_6 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 122 'fadd' 'num_res_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 123 [2/4] (6.43ns)   --->   "%num_res_6 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 123 'fadd' 'num_res_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 124 [1/4] (6.43ns)   --->   "%num_res_6 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 124 'fadd' 'num_res_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.78>
ST_12 : Operation 125 [2/2] (2.78ns)   --->   "%tmp_75 = fcmp_oeq  i32 %num_res, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 125 'fcmp' 'tmp_75' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [2/2] (2.78ns)   --->   "%tmp_77 = fcmp_oeq  i32 %num_res_5, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 126 'fcmp' 'tmp_77' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [2/2] (2.78ns)   --->   "%tmp_79 = fcmp_oeq  i32 %num_res_6, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 127 'fcmp' 'tmp_79' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.54>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %num_res" [../src/ban_s3.cpp:32]   --->   Operation 128 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 129 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32" [../src/ban_s3.cpp:32]   --->   Operation 130 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.84ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp_74, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 131 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (1.05ns)   --->   "%icmp_ln32_4 = icmp_eq  i23 %trunc_ln32, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 132 'icmp' 'icmp_ln32_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_4, i1 %icmp_ln32" [../src/ban_s3.cpp:32]   --->   Operation 133 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/2] (2.78ns)   --->   "%tmp_75 = fcmp_oeq  i32 %num_res, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 134 'fcmp' 'tmp_75' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_75" [../src/ban_s3.cpp:32]   --->   Operation 135 'and' 'and_ln32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_31)   --->   "%xor_ln32 = xor i1 %and_ln32, i1 1" [../src/ban_s3.cpp:32]   --->   Operation 136 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %num_res_5" [../src/ban_s3.cpp:35]   --->   Operation 137 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 138 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [../src/ban_s3.cpp:35]   --->   Operation 139 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_76, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 140 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (1.05ns)   --->   "%icmp_ln35_4 = icmp_eq  i23 %trunc_ln35, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 141 'icmp' 'icmp_ln35_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35 = or i1 %icmp_ln35_4, i1 %icmp_ln35" [../src/ban_s3.cpp:35]   --->   Operation 142 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/2] (2.78ns)   --->   "%tmp_77 = fcmp_oeq  i32 %num_res_5, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 143 'fcmp' 'tmp_77' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_77" [../src/ban_s3.cpp:35]   --->   Operation 144 'and' 'and_ln35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_37)   --->   "%xor_ln35 = xor i1 %and_ln35, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 145 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (1.01ns)   --->   "%c_p_7 = add i32 %p, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 146 'add' 'c_p_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %num_res_6" [../src/ban_s3.cpp:43]   --->   Operation 147 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 148 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43" [../src/ban_s3.cpp:43]   --->   Operation 149 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.84ns)   --->   "%icmp_ln43 = icmp_ne  i8 %tmp_78, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 150 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (1.05ns)   --->   "%icmp_ln43_4 = icmp_eq  i23 %trunc_ln43, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 151 'icmp' 'icmp_ln43_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_39)   --->   "%or_ln43 = or i1 %icmp_ln43_4, i1 %icmp_ln43" [../src/ban_s3.cpp:43]   --->   Operation 152 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/2] (2.78ns)   --->   "%tmp_79 = fcmp_oeq  i32 %num_res_6, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 153 'fcmp' 'tmp_79' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_39)   --->   "%and_ln43 = and i1 %or_ln43, i1 %tmp_79" [../src/ban_s3.cpp:43]   --->   Operation 154 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_39)   --->   "%xor_ln43 = xor i1 %and_ln43, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 155 'xor' 'xor_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (1.01ns)   --->   "%c_p_8 = add i32 %p, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 156 'add' 'c_p_8' <Predicate = (!or_ln27_27)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_37)   --->   "%and_ln27_36 = and i1 %and_ln27_35, i1 %and_ln32" [../src/ban_s3.cpp:27]   --->   Operation 157 'and' 'and_ln27_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_37 = and i1 %and_ln27_36, i1 %xor_ln35" [../src/ban_s3.cpp:27]   --->   Operation 158 'and' 'and_ln27_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node num_res_9)   --->   "%num_res_7 = select i1 %and_ln27_37, i32 %num_res_5, i32 %num_res" [../src/ban_s3.cpp:27]   --->   Operation 159 'select' 'num_res_7' <Predicate = (!or_ln27_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_39)   --->   "%and_ln35_4 = and i1 %and_ln35, i1 %and_ln32" [../src/ban_s3.cpp:35]   --->   Operation 160 'and' 'and_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_39)   --->   "%and_ln27_38 = and i1 %and_ln27_35, i1 %and_ln35_4" [../src/ban_s3.cpp:27]   --->   Operation 161 'and' 'and_ln27_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_39 = and i1 %and_ln27_38, i1 %xor_ln43" [../src/ban_s3.cpp:27]   --->   Operation 162 'and' 'and_ln27_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node num_res_9)   --->   "%num_res_8 = select i1 %and_ln27_39, i32 %num_res_6, i32 %num_res_7" [../src/ban_s3.cpp:27]   --->   Operation 163 'select' 'num_res_8' <Predicate = (!or_ln27_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.44ns) (out node of the LUT)   --->   "%num_res_9 = select i1 %or_ln27_27, i32 0, i32 %num_res_8" [../src/ban_s3.cpp:27]   --->   Operation 164 'select' 'num_res_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node num_res_12)   --->   "%num_res_10 = select i1 %and_ln27_37, i32 %num_res_6, i32 %num_res_5" [../src/ban_s3.cpp:27]   --->   Operation 165 'select' 'num_res_10' <Predicate = (!or_ln27_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node num_res_12)   --->   "%num_res_11 = select i1 %and_ln27_39, i32 %num_res_5, i32 %num_res_10" [../src/ban_s3.cpp:27]   --->   Operation 166 'select' 'num_res_11' <Predicate = (!or_ln27_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.44ns) (out node of the LUT)   --->   "%num_res_12 = select i1 %or_ln27_27, i32 0, i32 %num_res_11" [../src/ban_s3.cpp:27]   --->   Operation 167 'select' 'num_res_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.28ns)   --->   "%or_ln27_28 = or i1 %or_ln27_27, i1 %and_ln27_39" [../src/ban_s3.cpp:27]   --->   Operation 168 'or' 'or_ln27_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%or_ln27_29 = or i1 %or_ln27_28, i1 %and_ln27_37" [../src/ban_s3.cpp:27]   --->   Operation 169 'or' 'or_ln27_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln27 = select i1 %or_ln27_29, i32 0, i32 %num_res_6" [../src/ban_s3.cpp:27]   --->   Operation 170 'select' 'select_ln27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_31)   --->   "%and_ln27_42 = and i1 %and_ln27_35, i1 %xor_ln32" [../src/ban_s3.cpp:27]   --->   Operation 171 'and' 'and_ln27_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_3)   --->   "%select_ln27_1 = select i1 %or_ln27_27, i32 0, i32 %c_p_8" [../src/ban_s3.cpp:27]   --->   Operation 172 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_3)   --->   "%select_ln27_2 = select i1 %and_ln27_37, i32 %c_p_7, i32 %p" [../src/ban_s3.cpp:27]   --->   Operation 173 'select' 'select_ln27_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_31)   --->   "%or_ln27_30 = or i1 %and_ln27_37, i1 %and_ln27_42" [../src/ban_s3.cpp:27]   --->   Operation 174 'or' 'or_ln27_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln27_3 = select i1 %or_ln27_28, i32 %select_ln27_1, i32 %select_ln27_2" [../src/ban_s3.cpp:27]   --->   Operation 175 'select' 'select_ln27_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27_31 = or i1 %or_ln27_28, i1 %or_ln27_30" [../src/ban_s3.cpp:27]   --->   Operation 176 'or' 'or_ln27_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_p = select i1 %or_ln27_31, i32 %select_ln27_3, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 177 'select' 'c_p' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %c_p" [../src/ban_s3.cpp:137]   --->   Operation 178 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %num_res_9" [../src/ban_s3.cpp:137]   --->   Operation 179 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %num_res_12" [../src/ban_s3.cpp:137]   --->   Operation 180 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln27" [../src/ban_s3.cpp:137]   --->   Operation 181 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln137 = ret i128 %mrv_3" [../src/ban_s3.cpp:137]   --->   Operation 182 'ret' 'ret_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read          (read       ) [ 00000000000000]
p_read_6        (read       ) [ 00000000000000]
trunc_ln27      (trunc      ) [ 00000000000000]
icmp_ln27       (icmp       ) [ 00100000000000]
trunc_ln27_s    (partselect ) [ 00000000000000]
bitcast_ln27    (bitcast    ) [ 00110000000000]
tmp_s           (partselect ) [ 00000000000000]
trunc_ln27_24   (partselect ) [ 00000000000000]
icmp_ln27_47    (icmp       ) [ 00100000000000]
icmp_ln27_48    (icmp       ) [ 00100000000000]
trunc_ln27_25   (partselect ) [ 00000000000000]
bitcast_ln27_18 (bitcast    ) [ 00110000000000]
tmp_65          (partselect ) [ 00000000000000]
trunc_ln27_26   (partselect ) [ 00000000000000]
icmp_ln27_49    (icmp       ) [ 00100000000000]
icmp_ln27_50    (icmp       ) [ 00100000000000]
trunc_ln27_27   (partselect ) [ 00000000000000]
bitcast_ln27_19 (bitcast    ) [ 00110000000000]
tmp_67          (partselect ) [ 00000000000000]
trunc_ln27_28   (partselect ) [ 00000000000000]
icmp_ln27_51    (icmp       ) [ 00100000000000]
icmp_ln27_52    (icmp       ) [ 00100000000000]
trunc_ln27_5    (trunc      ) [ 00000000000000]
icmp_ln27_9     (icmp       ) [ 00100000000000]
trunc_ln27_29   (partselect ) [ 00000000000000]
bitcast_ln27_20 (bitcast    ) [ 00110000000000]
tmp_69          (partselect ) [ 00000000000000]
trunc_ln27_30   (partselect ) [ 00000000000000]
icmp_ln27_53    (icmp       ) [ 00100000000000]
icmp_ln27_54    (icmp       ) [ 00100000000000]
trunc_ln27_31   (partselect ) [ 00000000000000]
bitcast_ln27_21 (bitcast    ) [ 00110000000000]
tmp_71          (partselect ) [ 00000000000000]
trunc_ln27_32   (partselect ) [ 00000000000000]
icmp_ln27_55    (icmp       ) [ 00100000000000]
icmp_ln27_56    (icmp       ) [ 00100000000000]
trunc_ln27_33   (partselect ) [ 00000000000000]
bitcast_ln27_22 (bitcast    ) [ 00110000000000]
tmp             (partselect ) [ 00000000000000]
trunc_ln27_34   (partselect ) [ 00000000000000]
icmp_ln27_57    (icmp       ) [ 00100000000000]
icmp_ln27_58    (icmp       ) [ 00100000000000]
p               (add        ) [ 00111111111111]
or_ln27         (or         ) [ 00000000000000]
tmp_64          (fcmp       ) [ 00000000000000]
and_ln27        (and        ) [ 00000000000000]
or_ln27_21      (or         ) [ 00000000000000]
tmp_66          (fcmp       ) [ 00000000000000]
and_ln27_26     (and        ) [ 00000000000000]
or_ln27_22      (or         ) [ 00000000000000]
tmp_68          (fcmp       ) [ 00000000000000]
and_ln27_27     (and        ) [ 00000000000000]
or_ln27_23      (or         ) [ 00000000000000]
tmp_70          (fcmp       ) [ 00000000000000]
and_ln27_28     (and        ) [ 00000000000000]
or_ln27_24      (or         ) [ 00000000000000]
tmp_72          (fcmp       ) [ 00000000000000]
and_ln27_29     (and        ) [ 00000000000000]
and_ln27_30     (and        ) [ 00000000000000]
xor_ln27        (xor        ) [ 00000000000000]
or_ln27_5       (or         ) [ 00000000000000]
or_ln27_25      (or         ) [ 00000000000000]
tmp_73          (fcmp       ) [ 00000000000000]
and_ln27_31     (and        ) [ 00000000000000]
and_ln27_32     (and        ) [ 00000000000000]
and_ln27_33     (and        ) [ 00000000000000]
and_ln27_34     (and        ) [ 00000000000000]
xor_ln27_4      (xor        ) [ 00000000000000]
xor_ln27_5      (xor        ) [ 00000000000000]
or_ln27_26      (or         ) [ 00000000000000]
and_ln27_35     (and        ) [ 00011111111111]
xor_ln27_6      (xor        ) [ 00000000000000]
and_ln27_40     (and        ) [ 00000000000000]
and_ln27_41     (and        ) [ 00000000000000]
or_ln27_27      (or         ) [ 00011111111111]
num_res         (fmul       ) [ 00001111111111]
mul5_i_i        (fmul       ) [ 00001111000000]
mul8_i_i        (fmul       ) [ 00001111000000]
mul12_i_i       (fmul       ) [ 00001111000000]
mul15_i_i       (fmul       ) [ 00001111000000]
mul19_i_i       (fmul       ) [ 00001111111100]
num_res_5       (fadd       ) [ 00000000111111]
add16_i_i       (fadd       ) [ 00000000111100]
num_res_6       (fadd       ) [ 00000000000011]
bitcast_ln32    (bitcast    ) [ 00000000000000]
tmp_74          (partselect ) [ 00000000000000]
trunc_ln32      (trunc      ) [ 00000000000000]
icmp_ln32       (icmp       ) [ 00000000000000]
icmp_ln32_4     (icmp       ) [ 00000000000000]
or_ln32         (or         ) [ 00000000000000]
tmp_75          (fcmp       ) [ 00000000000000]
and_ln32        (and        ) [ 00000000000000]
xor_ln32        (xor        ) [ 00000000000000]
bitcast_ln35    (bitcast    ) [ 00000000000000]
tmp_76          (partselect ) [ 00000000000000]
trunc_ln35      (trunc      ) [ 00000000000000]
icmp_ln35       (icmp       ) [ 00000000000000]
icmp_ln35_4     (icmp       ) [ 00000000000000]
or_ln35         (or         ) [ 00000000000000]
tmp_77          (fcmp       ) [ 00000000000000]
and_ln35        (and        ) [ 00000000000000]
xor_ln35        (xor        ) [ 00000000000000]
c_p_7           (add        ) [ 00000000000000]
bitcast_ln43    (bitcast    ) [ 00000000000000]
tmp_78          (partselect ) [ 00000000000000]
trunc_ln43      (trunc      ) [ 00000000000000]
icmp_ln43       (icmp       ) [ 00000000000000]
icmp_ln43_4     (icmp       ) [ 00000000000000]
or_ln43         (or         ) [ 00000000000000]
tmp_79          (fcmp       ) [ 00000000000000]
and_ln43        (and        ) [ 00000000000000]
xor_ln43        (xor        ) [ 00000000000000]
c_p_8           (add        ) [ 00000000000000]
and_ln27_36     (and        ) [ 00000000000000]
and_ln27_37     (and        ) [ 00000000000000]
num_res_7       (select     ) [ 00000000000000]
and_ln35_4      (and        ) [ 00000000000000]
and_ln27_38     (and        ) [ 00000000000000]
and_ln27_39     (and        ) [ 00000000000000]
num_res_8       (select     ) [ 00000000000000]
num_res_9       (select     ) [ 00000000000000]
num_res_10      (select     ) [ 00000000000000]
num_res_11      (select     ) [ 00000000000000]
num_res_12      (select     ) [ 00000000000000]
or_ln27_28      (or         ) [ 00000000000000]
or_ln27_29      (or         ) [ 00000000000000]
select_ln27     (select     ) [ 00000000000000]
and_ln27_42     (and        ) [ 00000000000000]
select_ln27_1   (select     ) [ 00000000000000]
select_ln27_2   (select     ) [ 00000000000000]
or_ln27_30      (or         ) [ 00000000000000]
select_ln27_3   (select     ) [ 00000000000000]
or_ln27_31      (or         ) [ 00000000000000]
c_p             (select     ) [ 00000000000000]
mrv             (insertvalue) [ 00000000000000]
mrv_1           (insertvalue) [ 00000000000000]
mrv_2           (insertvalue) [ 00000000000000]
mrv_3           (insertvalue) [ 00000000000000]
ret_ln137       (ret        ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="128" slack="0"/>
<pin id="66" dir="0" index="1" bw="128" slack="0"/>
<pin id="67" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_6_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="0" index="1" bw="32" slack="1"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="num_res_5/4 num_res_6/8 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="0" index="1" bw="32" slack="1"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add16_i_i/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="num_res/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul5_i_i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul8_i_i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul12_i_i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul15_i_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul19_i_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_64/1 tmp_75/12 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_66/1 tmp_77/12 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_68/1 tmp_79/12 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_72/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_73/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln27_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="128" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln27_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln27_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="128" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="0" index="3" bw="7" slack="0"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_s/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="bitcast_ln27_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_s_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="128" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="0" index="3" bw="7" slack="0"/>
<pin id="171" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln27_24_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="23" slack="0"/>
<pin id="178" dir="0" index="1" bw="128" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="0" index="3" bw="7" slack="0"/>
<pin id="181" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_24/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln27_47_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_47/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln27_48_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="23" slack="0"/>
<pin id="194" dir="0" index="1" bw="23" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_48/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln27_25_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="128" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="0" index="3" bw="8" slack="0"/>
<pin id="203" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_25/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="bitcast_ln27_18_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_18/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_65_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="128" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="0" index="3" bw="8" slack="0"/>
<pin id="220" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln27_26_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="23" slack="0"/>
<pin id="227" dir="0" index="1" bw="128" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="0" index="3" bw="8" slack="0"/>
<pin id="230" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_26/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln27_49_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_49/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln27_50_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="23" slack="0"/>
<pin id="243" dir="0" index="1" bw="23" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_50/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln27_27_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="128" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="0" index="3" bw="8" slack="0"/>
<pin id="252" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_27/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="bitcast_ln27_19_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_19/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_67_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="128" slack="0"/>
<pin id="266" dir="0" index="2" bw="8" slack="0"/>
<pin id="267" dir="0" index="3" bw="8" slack="0"/>
<pin id="268" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln27_28_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="23" slack="0"/>
<pin id="275" dir="0" index="1" bw="128" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="0"/>
<pin id="277" dir="0" index="3" bw="8" slack="0"/>
<pin id="278" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_28/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln27_51_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_51/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln27_52_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="23" slack="0"/>
<pin id="291" dir="0" index="1" bw="23" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_52/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln27_5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="128" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_5/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln27_9_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_9/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln27_29_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="128" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_29/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="bitcast_ln27_20_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_20/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_69_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="128" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_69/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln27_30_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="23" slack="0"/>
<pin id="335" dir="0" index="1" bw="128" slack="0"/>
<pin id="336" dir="0" index="2" bw="7" slack="0"/>
<pin id="337" dir="0" index="3" bw="7" slack="0"/>
<pin id="338" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_30/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln27_53_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_53/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln27_54_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="23" slack="0"/>
<pin id="351" dir="0" index="1" bw="23" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_54/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln27_31_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="128" slack="0"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="0" index="3" bw="8" slack="0"/>
<pin id="360" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_31/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="bitcast_ln27_21_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_21/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_71_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="128" slack="0"/>
<pin id="375" dir="0" index="2" bw="8" slack="0"/>
<pin id="376" dir="0" index="3" bw="8" slack="0"/>
<pin id="377" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln27_32_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="23" slack="0"/>
<pin id="384" dir="0" index="1" bw="128" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="0" index="3" bw="8" slack="0"/>
<pin id="387" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_32/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln27_55_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_55/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln27_56_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="23" slack="0"/>
<pin id="400" dir="0" index="1" bw="23" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_56/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln27_33_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="128" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="0" index="3" bw="8" slack="0"/>
<pin id="409" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_33/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="bitcast_ln27_22_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_22/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="128" slack="0"/>
<pin id="423" dir="0" index="2" bw="8" slack="0"/>
<pin id="424" dir="0" index="3" bw="8" slack="0"/>
<pin id="425" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln27_34_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="23" slack="0"/>
<pin id="432" dir="0" index="1" bw="128" slack="0"/>
<pin id="433" dir="0" index="2" bw="8" slack="0"/>
<pin id="434" dir="0" index="3" bw="8" slack="0"/>
<pin id="435" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_34/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln27_57_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_57/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln27_58_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="23" slack="0"/>
<pin id="448" dir="0" index="1" bw="23" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_58/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_ln27_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="1" slack="1"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="and_ln27_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln27_21_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="1" slack="1"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_21/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="and_ln27_26_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_26/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln27_22_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="1" slack="1"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_22/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="and_ln27_27_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_27/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="or_ln27_23_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="0" index="1" bw="1" slack="1"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_23/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="and_ln27_28_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_28/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="or_ln27_24_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="0" index="1" bw="1" slack="1"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_24/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="and_ln27_29_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_29/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="and_ln27_30_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_30/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln27_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln27_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_5/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="or_ln27_25_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="1" slack="1"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_25/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="and_ln27_31_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_31/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="and_ln27_32_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="1"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_32/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="and_ln27_33_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_33/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="and_ln27_34_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_34/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln27_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_4/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln27_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_5/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="or_ln27_26_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_26/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="and_ln27_35_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_35/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="xor_ln27_6_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_6/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="and_ln27_40_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_40/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="and_ln27_41_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_41/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="or_ln27_27_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_27/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="bitcast_ln32_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="10"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/13 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_74_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="0" index="3" bw="6" slack="0"/>
<pin id="607" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_74/13 "/>
</bind>
</comp>

<comp id="612" class="1004" name="trunc_ln32_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/13 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln32_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/13 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln32_4_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="23" slack="0"/>
<pin id="624" dir="0" index="1" bw="23" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_4/13 "/>
</bind>
</comp>

<comp id="628" class="1004" name="or_ln32_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/13 "/>
</bind>
</comp>

<comp id="634" class="1004" name="and_ln32_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="xor_ln32_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="bitcast_ln35_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="6"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35/13 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_76_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="0" index="2" bw="6" slack="0"/>
<pin id="653" dir="0" index="3" bw="6" slack="0"/>
<pin id="654" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/13 "/>
</bind>
</comp>

<comp id="659" class="1004" name="trunc_ln35_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/13 "/>
</bind>
</comp>

<comp id="663" class="1004" name="icmp_ln35_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/13 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln35_4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="23" slack="0"/>
<pin id="671" dir="0" index="1" bw="23" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_4/13 "/>
</bind>
</comp>

<comp id="675" class="1004" name="or_ln35_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/13 "/>
</bind>
</comp>

<comp id="681" class="1004" name="and_ln35_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/13 "/>
</bind>
</comp>

<comp id="687" class="1004" name="xor_ln35_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/13 "/>
</bind>
</comp>

<comp id="693" class="1004" name="c_p_7_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="12"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_p_7/13 "/>
</bind>
</comp>

<comp id="698" class="1004" name="bitcast_ln43_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="2"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/13 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_78_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="6" slack="0"/>
<pin id="705" dir="0" index="3" bw="6" slack="0"/>
<pin id="706" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78/13 "/>
</bind>
</comp>

<comp id="711" class="1004" name="trunc_ln43_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/13 "/>
</bind>
</comp>

<comp id="715" class="1004" name="icmp_ln43_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="0" index="1" bw="8" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/13 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln43_4_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="23" slack="0"/>
<pin id="723" dir="0" index="1" bw="23" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_4/13 "/>
</bind>
</comp>

<comp id="727" class="1004" name="or_ln43_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/13 "/>
</bind>
</comp>

<comp id="733" class="1004" name="and_ln43_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="xor_ln43_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln43/13 "/>
</bind>
</comp>

<comp id="745" class="1004" name="c_p_8_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="12"/>
<pin id="747" dir="0" index="1" bw="2" slack="0"/>
<pin id="748" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_p_8/13 "/>
</bind>
</comp>

<comp id="750" class="1004" name="and_ln27_36_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="11"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_36/13 "/>
</bind>
</comp>

<comp id="755" class="1004" name="and_ln27_37_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_37/13 "/>
</bind>
</comp>

<comp id="761" class="1004" name="num_res_7_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="6"/>
<pin id="764" dir="0" index="2" bw="32" slack="10"/>
<pin id="765" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_7/13 "/>
</bind>
</comp>

<comp id="767" class="1004" name="and_ln35_4_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_4/13 "/>
</bind>
</comp>

<comp id="773" class="1004" name="and_ln27_38_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="11"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_38/13 "/>
</bind>
</comp>

<comp id="778" class="1004" name="and_ln27_39_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_39/13 "/>
</bind>
</comp>

<comp id="784" class="1004" name="num_res_8_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="2"/>
<pin id="787" dir="0" index="2" bw="32" slack="0"/>
<pin id="788" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_8/13 "/>
</bind>
</comp>

<comp id="791" class="1004" name="num_res_9_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="11"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="0" index="2" bw="32" slack="0"/>
<pin id="795" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_9/13 "/>
</bind>
</comp>

<comp id="798" class="1004" name="num_res_10_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="2"/>
<pin id="801" dir="0" index="2" bw="32" slack="6"/>
<pin id="802" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_10/13 "/>
</bind>
</comp>

<comp id="804" class="1004" name="num_res_11_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="6"/>
<pin id="807" dir="0" index="2" bw="32" slack="0"/>
<pin id="808" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_11/13 "/>
</bind>
</comp>

<comp id="811" class="1004" name="num_res_12_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="11"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="0" index="2" bw="32" slack="0"/>
<pin id="815" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_12/13 "/>
</bind>
</comp>

<comp id="818" class="1004" name="or_ln27_28_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="11"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_28/13 "/>
</bind>
</comp>

<comp id="823" class="1004" name="or_ln27_29_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_29/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="select_ln27_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="0"/>
<pin id="832" dir="0" index="2" bw="32" slack="2"/>
<pin id="833" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/13 "/>
</bind>
</comp>

<comp id="836" class="1004" name="and_ln27_42_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="11"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_42/13 "/>
</bind>
</comp>

<comp id="841" class="1004" name="select_ln27_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="11"/>
<pin id="843" dir="0" index="1" bw="32" slack="0"/>
<pin id="844" dir="0" index="2" bw="32" slack="0"/>
<pin id="845" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/13 "/>
</bind>
</comp>

<comp id="848" class="1004" name="select_ln27_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="0" index="2" bw="32" slack="12"/>
<pin id="852" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/13 "/>
</bind>
</comp>

<comp id="855" class="1004" name="or_ln27_30_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_30/13 "/>
</bind>
</comp>

<comp id="861" class="1004" name="select_ln27_3_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="0" index="2" bw="32" slack="0"/>
<pin id="865" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_3/13 "/>
</bind>
</comp>

<comp id="869" class="1004" name="or_ln27_31_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_31/13 "/>
</bind>
</comp>

<comp id="875" class="1004" name="c_p_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="32" slack="0"/>
<pin id="878" dir="0" index="2" bw="32" slack="0"/>
<pin id="879" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_p/13 "/>
</bind>
</comp>

<comp id="883" class="1004" name="mrv_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="128" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/13 "/>
</bind>
</comp>

<comp id="889" class="1004" name="mrv_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="128" slack="0"/>
<pin id="891" dir="0" index="1" bw="32" slack="0"/>
<pin id="892" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/13 "/>
</bind>
</comp>

<comp id="895" class="1004" name="mrv_2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="128" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/13 "/>
</bind>
</comp>

<comp id="901" class="1004" name="mrv_3_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="128" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="0"/>
<pin id="904" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/13 "/>
</bind>
</comp>

<comp id="907" class="1005" name="icmp_ln27_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="1"/>
<pin id="909" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="912" class="1005" name="bitcast_ln27_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27 "/>
</bind>
</comp>

<comp id="920" class="1005" name="icmp_ln27_47_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_47 "/>
</bind>
</comp>

<comp id="925" class="1005" name="icmp_ln27_48_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_48 "/>
</bind>
</comp>

<comp id="930" class="1005" name="bitcast_ln27_18_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_18 "/>
</bind>
</comp>

<comp id="937" class="1005" name="icmp_ln27_49_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_49 "/>
</bind>
</comp>

<comp id="942" class="1005" name="icmp_ln27_50_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_50 "/>
</bind>
</comp>

<comp id="947" class="1005" name="bitcast_ln27_19_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_19 "/>
</bind>
</comp>

<comp id="953" class="1005" name="icmp_ln27_51_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="1"/>
<pin id="955" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_51 "/>
</bind>
</comp>

<comp id="958" class="1005" name="icmp_ln27_52_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="1"/>
<pin id="960" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_52 "/>
</bind>
</comp>

<comp id="963" class="1005" name="icmp_ln27_9_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="1"/>
<pin id="965" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_9 "/>
</bind>
</comp>

<comp id="969" class="1005" name="bitcast_ln27_20_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_20 "/>
</bind>
</comp>

<comp id="977" class="1005" name="icmp_ln27_53_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="1"/>
<pin id="979" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_53 "/>
</bind>
</comp>

<comp id="982" class="1005" name="icmp_ln27_54_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_54 "/>
</bind>
</comp>

<comp id="987" class="1005" name="bitcast_ln27_21_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_21 "/>
</bind>
</comp>

<comp id="994" class="1005" name="icmp_ln27_55_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="1"/>
<pin id="996" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_55 "/>
</bind>
</comp>

<comp id="999" class="1005" name="icmp_ln27_56_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="1"/>
<pin id="1001" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_56 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="bitcast_ln27_22_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_22 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="icmp_ln27_57_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="1"/>
<pin id="1012" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_57 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="icmp_ln27_58_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="1"/>
<pin id="1017" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27_58 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="p_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="12"/>
<pin id="1022" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="1027" class="1005" name="and_ln27_35_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="11"/>
<pin id="1029" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="and_ln27_35 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="or_ln27_27_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="11"/>
<pin id="1036" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="or_ln27_27 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="num_res_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="9"/>
<pin id="1044" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="num_res "/>
</bind>
</comp>

<comp id="1049" class="1005" name="mul5_i_i_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="1"/>
<pin id="1051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul5_i_i "/>
</bind>
</comp>

<comp id="1054" class="1005" name="mul8_i_i_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul8_i_i "/>
</bind>
</comp>

<comp id="1059" class="1005" name="mul12_i_i_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul12_i_i "/>
</bind>
</comp>

<comp id="1064" class="1005" name="mul15_i_i_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15_i_i "/>
</bind>
</comp>

<comp id="1069" class="1005" name="mul19_i_i_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="5"/>
<pin id="1071" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul19_i_i "/>
</bind>
</comp>

<comp id="1074" class="1005" name="num_res_5_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="5"/>
<pin id="1076" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="num_res_5 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="add16_i_i_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="1"/>
<pin id="1085" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add16_i_i "/>
</bind>
</comp>

<comp id="1088" class="1005" name="num_res_6_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="1"/>
<pin id="1090" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="70" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="70" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="148" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="164"><net_src comp="158" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="70" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="70" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="166" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="176" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="70" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="198" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="70" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="70" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="239"><net_src comp="215" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="225" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="8" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="70" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="260"><net_src comp="247" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="70" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="70" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="287"><net_src comp="263" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="273" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="64" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="6" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="8" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="64" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="318"><net_src comp="305" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="64" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="18" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="339"><net_src comp="20" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="64" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="10" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="22" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="347"><net_src comp="323" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="333" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="26" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="8" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="64" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="30" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="32" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="368"><net_src comp="355" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="378"><net_src comp="14" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="64" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="36" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="388"><net_src comp="20" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="64" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="30" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="38" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="396"><net_src comp="372" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="24" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="382" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="8" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="64" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="40" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="42" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="417"><net_src comp="404" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="426"><net_src comp="14" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="64" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="44" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="46" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="436"><net_src comp="20" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="64" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="40" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="48" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="444"><net_src comp="420" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="24" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="430" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="26" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="295" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="138" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="466"><net_src comp="458" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="108" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="476"><net_src comp="468" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="113" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="486"><net_src comp="478" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="118" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="123" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="506"><net_src comp="498" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="128" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="492" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="50" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="533"><net_src comp="525" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="133" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="462" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="472" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="482" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="535" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="50" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="529" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="50" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="520" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="552" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="50" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="508" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="529" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="581" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="546" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="608"><net_src comp="52" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="54" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="56" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="615"><net_src comp="599" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="602" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="24" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="612" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="26" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="616" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="108" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="50" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="655"><net_src comp="52" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="646" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="54" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="658"><net_src comp="56" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="662"><net_src comp="646" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="649" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="24" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="659" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="26" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="663" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="113" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="50" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="58" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="707"><net_src comp="52" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="698" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="54" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="56" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="714"><net_src comp="698" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="701" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="24" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="711" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="26" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="715" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="118" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="50" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="60" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="634" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="750" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="687" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="771"><net_src comp="681" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="634" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="773" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="739" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="789"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="761" pin="3"/><net_sink comp="784" pin=2"/></net>

<net id="796"><net_src comp="28" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="797"><net_src comp="784" pin="3"/><net_sink comp="791" pin=2"/></net>

<net id="803"><net_src comp="755" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="809"><net_src comp="778" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="798" pin="3"/><net_sink comp="804" pin=2"/></net>

<net id="816"><net_src comp="28" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="817"><net_src comp="804" pin="3"/><net_sink comp="811" pin=2"/></net>

<net id="822"><net_src comp="778" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="755" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="834"><net_src comp="823" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="28" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="840"><net_src comp="640" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="6" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="847"><net_src comp="745" pin="2"/><net_sink comp="841" pin=2"/></net>

<net id="853"><net_src comp="755" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="693" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="859"><net_src comp="755" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="836" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="818" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="841" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="848" pin="3"/><net_sink comp="861" pin=2"/></net>

<net id="873"><net_src comp="818" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="855" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="880"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="861" pin="3"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="6" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="62" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="875" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="791" pin="3"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="811" pin="3"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="829" pin="3"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="142" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="915"><net_src comp="158" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="918"><net_src comp="912" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="919"><net_src comp="912" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="923"><net_src comp="186" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="928"><net_src comp="192" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="933"><net_src comp="208" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="936"><net_src comp="930" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="940"><net_src comp="235" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="945"><net_src comp="241" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="950"><net_src comp="257" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="956"><net_src comp="283" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="961"><net_src comp="289" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="966"><net_src comp="299" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="972"><net_src comp="315" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="975"><net_src comp="969" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="976"><net_src comp="969" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="980"><net_src comp="343" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="985"><net_src comp="349" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="990"><net_src comp="365" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="997"><net_src comp="392" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1002"><net_src comp="398" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1007"><net_src comp="414" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="1013"><net_src comp="440" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1018"><net_src comp="446" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1023"><net_src comp="452" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1026"><net_src comp="1020" pin="1"/><net_sink comp="848" pin=2"/></net>

<net id="1030"><net_src comp="570" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1033"><net_src comp="1027" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1037"><net_src comp="593" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1040"><net_src comp="1034" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1041"><net_src comp="1034" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1045"><net_src comp="84" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1048"><net_src comp="1042" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="1052"><net_src comp="88" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="1057"><net_src comp="92" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="1062"><net_src comp="96" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="1067"><net_src comp="100" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="1072"><net_src comp="104" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="1077"><net_src comp="76" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1080"><net_src comp="1074" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="798" pin=2"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1086"><net_src comp="80" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="1091"><net_src comp="76" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1094"><net_src comp="1088" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1095"><net_src comp="1088" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1096"><net_src comp="1088" pin="1"/><net_sink comp="829" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator* : p_read14 | {1 }
	Port: operator* : p_read25 | {1 }
  - Chain level:
	State 1
		icmp_ln27 : 1
		bitcast_ln27 : 1
		icmp_ln27_47 : 1
		icmp_ln27_48 : 1
		tmp_64 : 2
		bitcast_ln27_18 : 1
		icmp_ln27_49 : 1
		icmp_ln27_50 : 1
		tmp_66 : 2
		bitcast_ln27_19 : 1
		icmp_ln27_51 : 1
		icmp_ln27_52 : 1
		tmp_68 : 2
		icmp_ln27_9 : 1
		bitcast_ln27_20 : 1
		icmp_ln27_53 : 1
		icmp_ln27_54 : 1
		tmp_70 : 2
		bitcast_ln27_21 : 1
		icmp_ln27_55 : 1
		icmp_ln27_56 : 1
		tmp_72 : 2
		bitcast_ln27_22 : 1
		icmp_ln27_57 : 1
		icmp_ln27_58 : 1
		tmp_73 : 2
		num_res : 2
		mul5_i_i : 2
		mul8_i_i : 2
		mul12_i_i : 2
		mul15_i_i : 2
		mul19_i_i : 2
		p : 1
	State 2
		and_ln27 : 1
		and_ln27_26 : 1
		and_ln27_27 : 1
		and_ln27_28 : 1
		and_ln27_29 : 1
		and_ln27_30 : 1
		xor_ln27 : 1
		or_ln27_5 : 1
		and_ln27_31 : 1
		and_ln27_32 : 1
		and_ln27_33 : 1
		and_ln27_34 : 1
		xor_ln27_4 : 1
		xor_ln27_5 : 1
		or_ln27_26 : 1
		and_ln27_35 : 1
		and_ln27_40 : 1
		and_ln27_41 : 1
		or_ln27_27 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_74 : 1
		trunc_ln32 : 1
		icmp_ln32 : 2
		icmp_ln32_4 : 2
		or_ln32 : 3
		and_ln32 : 3
		xor_ln32 : 3
		tmp_76 : 1
		trunc_ln35 : 1
		icmp_ln35 : 2
		icmp_ln35_4 : 2
		or_ln35 : 3
		and_ln35 : 3
		xor_ln35 : 3
		tmp_78 : 1
		trunc_ln43 : 1
		icmp_ln43 : 2
		icmp_ln43_4 : 2
		or_ln43 : 3
		and_ln43 : 3
		xor_ln43 : 3
		and_ln27_36 : 3
		and_ln27_37 : 3
		num_res_7 : 3
		and_ln35_4 : 3
		and_ln27_38 : 3
		and_ln27_39 : 3
		num_res_8 : 3
		num_res_9 : 4
		num_res_10 : 3
		num_res_11 : 3
		num_res_12 : 4
		or_ln27_28 : 3
		or_ln27_29 : 3
		select_ln27 : 3
		and_ln27_42 : 3
		select_ln27_1 : 1
		select_ln27_2 : 3
		or_ln27_30 : 3
		select_ln27_3 : 3
		or_ln27_31 : 3
		c_p : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		ret_ln137 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       grp_fu_84      |    3    |   128   |   135   |
|          |       grp_fu_88      |    3    |   128   |   135   |
|   fmul   |       grp_fu_92      |    3    |   128   |   135   |
|          |       grp_fu_96      |    3    |   128   |   135   |
|          |      grp_fu_100      |    3    |   128   |   135   |
|          |      grp_fu_104      |    3    |   128   |   135   |
|----------|----------------------|---------|---------|---------|
|   fadd   |       grp_fu_76      |    2    |   227   |   214   |
|          |       grp_fu_80      |    2    |   227   |   214   |
|----------|----------------------|---------|---------|---------|
|          |   num_res_7_fu_761   |    0    |    0    |    32   |
|          |   num_res_8_fu_784   |    0    |    0    |    32   |
|          |   num_res_9_fu_791   |    0    |    0    |    32   |
|          |   num_res_10_fu_798  |    0    |    0    |    32   |
|          |   num_res_11_fu_804  |    0    |    0    |    32   |
|  select  |   num_res_12_fu_811  |    0    |    0    |    32   |
|          |  select_ln27_fu_829  |    0    |    0    |    32   |
|          | select_ln27_1_fu_841 |    0    |    0    |    32   |
|          | select_ln27_2_fu_848 |    0    |    0    |    32   |
|          | select_ln27_3_fu_861 |    0    |    0    |    32   |
|          |      c_p_fu_875      |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln27_fu_142   |    0    |    0    |    20   |
|          |  icmp_ln27_47_fu_186 |    0    |    0    |    11   |
|          |  icmp_ln27_48_fu_192 |    0    |    0    |    16   |
|          |  icmp_ln27_49_fu_235 |    0    |    0    |    11   |
|          |  icmp_ln27_50_fu_241 |    0    |    0    |    16   |
|          |  icmp_ln27_51_fu_283 |    0    |    0    |    11   |
|          |  icmp_ln27_52_fu_289 |    0    |    0    |    16   |
|          |  icmp_ln27_9_fu_299  |    0    |    0    |    20   |
|          |  icmp_ln27_53_fu_343 |    0    |    0    |    11   |
|   icmp   |  icmp_ln27_54_fu_349 |    0    |    0    |    16   |
|          |  icmp_ln27_55_fu_392 |    0    |    0    |    11   |
|          |  icmp_ln27_56_fu_398 |    0    |    0    |    16   |
|          |  icmp_ln27_57_fu_440 |    0    |    0    |    11   |
|          |  icmp_ln27_58_fu_446 |    0    |    0    |    16   |
|          |   icmp_ln32_fu_616   |    0    |    0    |    11   |
|          |  icmp_ln32_4_fu_622  |    0    |    0    |    16   |
|          |   icmp_ln35_fu_663   |    0    |    0    |    11   |
|          |  icmp_ln35_4_fu_669  |    0    |    0    |    16   |
|          |   icmp_ln43_fu_715   |    0    |    0    |    11   |
|          |  icmp_ln43_4_fu_721  |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |       p_fu_452       |    0    |    0    |    39   |
|    add   |     c_p_7_fu_693     |    0    |    0    |    39   |
|          |     c_p_8_fu_745     |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |    and_ln27_fu_462   |    0    |    0    |    2    |
|          |  and_ln27_26_fu_472  |    0    |    0    |    2    |
|          |  and_ln27_27_fu_482  |    0    |    0    |    2    |
|          |  and_ln27_28_fu_492  |    0    |    0    |    2    |
|          |  and_ln27_29_fu_502  |    0    |    0    |    2    |
|          |  and_ln27_30_fu_508  |    0    |    0    |    2    |
|          |  and_ln27_31_fu_529  |    0    |    0    |    2    |
|          |  and_ln27_32_fu_535  |    0    |    0    |    2    |
|          |  and_ln27_33_fu_540  |    0    |    0    |    2    |
|          |  and_ln27_34_fu_546  |    0    |    0    |    2    |
|    and   |  and_ln27_35_fu_570  |    0    |    0    |    2    |
|          |  and_ln27_40_fu_581  |    0    |    0    |    2    |
|          |  and_ln27_41_fu_587  |    0    |    0    |    2    |
|          |    and_ln32_fu_634   |    0    |    0    |    2    |
|          |    and_ln35_fu_681   |    0    |    0    |    2    |
|          |    and_ln43_fu_733   |    0    |    0    |    2    |
|          |  and_ln27_36_fu_750  |    0    |    0    |    2    |
|          |  and_ln27_37_fu_755  |    0    |    0    |    2    |
|          |   and_ln35_4_fu_767  |    0    |    0    |    2    |
|          |  and_ln27_38_fu_773  |    0    |    0    |    2    |
|          |  and_ln27_39_fu_778  |    0    |    0    |    2    |
|          |  and_ln27_42_fu_836  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln27_fu_458    |    0    |    0    |    2    |
|          |   or_ln27_21_fu_468  |    0    |    0    |    2    |
|          |   or_ln27_22_fu_478  |    0    |    0    |    2    |
|          |   or_ln27_23_fu_488  |    0    |    0    |    2    |
|          |   or_ln27_24_fu_498  |    0    |    0    |    2    |
|          |   or_ln27_5_fu_520   |    0    |    0    |    2    |
|          |   or_ln27_25_fu_525  |    0    |    0    |    2    |
|    or    |   or_ln27_26_fu_564  |    0    |    0    |    2    |
|          |   or_ln27_27_fu_593  |    0    |    0    |    2    |
|          |    or_ln32_fu_628    |    0    |    0    |    2    |
|          |    or_ln35_fu_675    |    0    |    0    |    2    |
|          |    or_ln43_fu_727    |    0    |    0    |    2    |
|          |   or_ln27_28_fu_818  |    0    |    0    |    2    |
|          |   or_ln27_29_fu_823  |    0    |    0    |    2    |
|          |   or_ln27_30_fu_855  |    0    |    0    |    2    |
|          |   or_ln27_31_fu_869  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    xor_ln27_fu_514   |    0    |    0    |    2    |
|          |   xor_ln27_4_fu_552  |    0    |    0    |    2    |
|          |   xor_ln27_5_fu_558  |    0    |    0    |    2    |
|    xor   |   xor_ln27_6_fu_576  |    0    |    0    |    2    |
|          |    xor_ln32_fu_640   |    0    |    0    |    2    |
|          |    xor_ln35_fu_687   |    0    |    0    |    2    |
|          |    xor_ln43_fu_739   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   |   p_read_read_fu_64  |    0    |    0    |    0    |
|          |  p_read_6_read_fu_70 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_108      |    0    |    0    |    0    |
|          |      grp_fu_113      |    0    |    0    |    0    |
|   fcmp   |      grp_fu_118      |    0    |    0    |    0    |
|          |      grp_fu_123      |    0    |    0    |    0    |
|          |      grp_fu_128      |    0    |    0    |    0    |
|          |      grp_fu_133      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln27_fu_138  |    0    |    0    |    0    |
|          |  trunc_ln27_5_fu_295 |    0    |    0    |    0    |
|   trunc  |   trunc_ln32_fu_612  |    0    |    0    |    0    |
|          |   trunc_ln35_fu_659  |    0    |    0    |    0    |
|          |   trunc_ln43_fu_711  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln27_s_fu_148 |    0    |    0    |    0    |
|          |     tmp_s_fu_166     |    0    |    0    |    0    |
|          | trunc_ln27_24_fu_176 |    0    |    0    |    0    |
|          | trunc_ln27_25_fu_198 |    0    |    0    |    0    |
|          |     tmp_65_fu_215    |    0    |    0    |    0    |
|          | trunc_ln27_26_fu_225 |    0    |    0    |    0    |
|          | trunc_ln27_27_fu_247 |    0    |    0    |    0    |
|          |     tmp_67_fu_263    |    0    |    0    |    0    |
|          | trunc_ln27_28_fu_273 |    0    |    0    |    0    |
|          | trunc_ln27_29_fu_305 |    0    |    0    |    0    |
|partselect|     tmp_69_fu_323    |    0    |    0    |    0    |
|          | trunc_ln27_30_fu_333 |    0    |    0    |    0    |
|          | trunc_ln27_31_fu_355 |    0    |    0    |    0    |
|          |     tmp_71_fu_372    |    0    |    0    |    0    |
|          | trunc_ln27_32_fu_382 |    0    |    0    |    0    |
|          | trunc_ln27_33_fu_404 |    0    |    0    |    0    |
|          |      tmp_fu_420      |    0    |    0    |    0    |
|          | trunc_ln27_34_fu_430 |    0    |    0    |    0    |
|          |     tmp_74_fu_602    |    0    |    0    |    0    |
|          |     tmp_76_fu_649    |    0    |    0    |    0    |
|          |     tmp_78_fu_701    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      mrv_fu_883      |    0    |    0    |    0    |
|insertvalue|     mrv_1_fu_889     |    0    |    0    |    0    |
|          |     mrv_2_fu_895     |    0    |    0    |    0    |
|          |     mrv_3_fu_901     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    22   |   1222  |   2080  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add16_i_i_reg_1083   |   32   |
|  and_ln27_35_reg_1027  |    1   |
| bitcast_ln27_18_reg_930|   32   |
| bitcast_ln27_19_reg_947|   32   |
| bitcast_ln27_20_reg_969|   32   |
| bitcast_ln27_21_reg_987|   32   |
|bitcast_ln27_22_reg_1004|   32   |
|  bitcast_ln27_reg_912  |   32   |
|  icmp_ln27_47_reg_920  |    1   |
|  icmp_ln27_48_reg_925  |    1   |
|  icmp_ln27_49_reg_937  |    1   |
|  icmp_ln27_50_reg_942  |    1   |
|  icmp_ln27_51_reg_953  |    1   |
|  icmp_ln27_52_reg_958  |    1   |
|  icmp_ln27_53_reg_977  |    1   |
|  icmp_ln27_54_reg_982  |    1   |
|  icmp_ln27_55_reg_994  |    1   |
|  icmp_ln27_56_reg_999  |    1   |
|  icmp_ln27_57_reg_1010 |    1   |
|  icmp_ln27_58_reg_1015 |    1   |
|   icmp_ln27_9_reg_963  |    1   |
|    icmp_ln27_reg_907   |    1   |
|   mul12_i_i_reg_1059   |   32   |
|   mul15_i_i_reg_1064   |   32   |
|   mul19_i_i_reg_1069   |   32   |
|    mul5_i_i_reg_1049   |   32   |
|    mul8_i_i_reg_1054   |   32   |
|   num_res_5_reg_1074   |   32   |
|   num_res_6_reg_1088   |   32   |
|    num_res_reg_1042    |   32   |
|   or_ln27_27_reg_1034  |    1   |
|       p_reg_1020       |   32   |
+------------------------+--------+
|          Total         |   528  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_76 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_76 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_84 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_84 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_88 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_88 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_92 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_92 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_96 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_96 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_100 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_100 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_104 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_104 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_108 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_113 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_118 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_123 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_128 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_133 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1376  ||  8.687  ||   195   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |  1222  |  2080  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   195  |
|  Register |    -   |    -   |   528  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |    8   |  1750  |  2275  |
+-----------+--------+--------+--------+--------+
