#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  1 20:07:05 2018
# Process ID: 10073
# Current directory: /home/andreas/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification/top_level_verification.runs/synth_1
# Command line: vivado -log top_level_verification_circuit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_verification_circuit.tcl
# Log file: /home/andreas/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification/top_level_verification.runs/synth_1/top_level_verification_circuit.vds
# Journal file: /home/andreas/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification/top_level_verification.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_level_verification_circuit.tcl -notrace
Command: synth_design -top top_level_verification_circuit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10133 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1249.332 ; gain = 74.984 ; free physical = 122 ; free virtual = 773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_verification_circuit' [/home/andreas/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification_circuit.vhdl:19]
INFO: [Synth 8-3491] module 'verification_circuit' declared at '/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:13' bound to instance 'verification_circuit1' of component 'verification_circuit' [/home/andreas/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification_circuit.vhdl:74]
INFO: [Synth 8-638] synthesizing module 'verification_circuit' [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:30]
INFO: [Synth 8-3491] module 'rams_21a' declared at '/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/romA.vhdl:14' bound to instance 'romA' of component 'rams_21a' [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:80]
INFO: [Synth 8-638] synthesizing module 'rams_21a' [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/romA.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'rams_21a' (1#1) [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/romA.vhdl:23]
INFO: [Synth 8-3491] module 'rams_21b' declared at '/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/romB.vhdl:14' bound to instance 'romB' of component 'rams_21b' [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:89]
INFO: [Synth 8-638] synthesizing module 'rams_21b' [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/romB.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'rams_21b' (2#1) [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/romB.vhdl:23]
INFO: [Synth 8-3491] module 'rams_21c' declared at '/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/romC.vhdl:14' bound to instance 'romC' of component 'rams_21c' [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:98]
INFO: [Synth 8-638] synthesizing module 'rams_21c' [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/romC.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'rams_21c' (3#1) [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/romC.vhdl:23]
WARNING: [Synth 8-614] signal 'count_int' is read in the process but is not in the sensitivity list [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:127]
WARNING: [Synth 8-614] signal 'test_addr' is read in the process but is not in the sensitivity list [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:127]
WARNING: [Synth 8-614] signal 'result_gcd' is read in the process but is not in the sensitivity list [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:127]
WARNING: [Synth 8-614] signal 'C_verification' is read in the process but is not in the sensitivity list [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:127]
WARNING: [Synth 8-614] signal 'test_addr_next' is read in the process but is not in the sensitivity list [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:127]
INFO: [Synth 8-256] done synthesizing module 'verification_circuit' (4#1) [/home/andreas/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:30]
INFO: [Synth 8-3491] module 'gcd_ring' declared at '/home/andreas/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:13' bound to instance 'gcd_ring1' of component 'gcd_ring' [/home/andreas/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification_circuit.vhdl:88]
INFO: [Synth 8-638] synthesizing module 'gcd_ring' [/home/andreas/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:22]
WARNING: [Synth 8-614] signal 'stage3_done' is read in the process but is not in the sensitivity list [/home/andreas/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:58]
WARNING: [Synth 8-614] signal 'stage1_done' is read in the process but is not in the sensitivity list [/home/andreas/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:58]
WARNING: [Synth 8-614] signal 'stage2_doneOut' is read in the process but is not in the sensitivity list [/home/andreas/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:58]
WARNING: [Synth 8-614] signal 'enable_ring' is read in the process but is not in the sensitivity list [/home/andreas/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:93]
	Parameter a_req_delay bound to: 2 - type: integer 
	Parameter b_ack_delay bound to: 2 - type: integer 
	Parameter initialOutput bound to: 1'b1 
INFO: [Synth 8-3491] module 'click_ctrl_delay' declared at '/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:12' bound to instance 'ctrl1' of component 'click_ctrl_delay' [/home/andreas/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:112]
INFO: [Synth 8-638] synthesizing module 'click_ctrl_delay' [/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:24]
	Parameter a_req_delay bound to: 2 - type: integer 
	Parameter b_ack_delay bound to: 2 - type: integer 
	Parameter initialOutput bound to: 1'b1 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:11' bound to instance 'delay_a_req' of component 'delay_n_stage' [/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:45]
INFO: [Synth 8-638] synthesizing module 'delay_n_stage' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:19]
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:30]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:31]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferStart' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:49]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/andreas/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (5#1) [/home/andreas/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:18]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferEnd' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:59]
INFO: [Synth 8-256] done synthesizing module 'delay_n_stage' (6#1) [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:19]
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:11' bound to instance 'delay_b_req' of component 'delay_n_stage' [/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'click_ctrl_delay' (7#1) [/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:24]
	Parameter a_req_delay bound to: 2 - type: integer 
	Parameter b_ack_delay bound to: 2 - type: integer 
	Parameter initialOutput bound to: 1'b0 
INFO: [Synth 8-3491] module 'click_ctrl_delay' declared at '/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:12' bound to instance 'ctrl2' of component 'click_ctrl_delay' [/home/andreas/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:125]
INFO: [Synth 8-638] synthesizing module 'click_ctrl_delay__parameterized1' [/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:24]
	Parameter a_req_delay bound to: 2 - type: integer 
	Parameter b_ack_delay bound to: 2 - type: integer 
	Parameter initialOutput bound to: 1'b0 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:11' bound to instance 'delay_a_req' of component 'delay_n_stage' [/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:45]
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:11' bound to instance 'delay_b_req' of component 'delay_n_stage' [/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'click_ctrl_delay__parameterized1' (7#1) [/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:24]
	Parameter a_req_delay bound to: 2 - type: integer 
	Parameter b_ack_delay bound to: 2 - type: integer 
	Parameter initialOutput bound to: 1'b0 
INFO: [Synth 8-3491] module 'click_ctrl_delay' declared at '/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:12' bound to instance 'ctrl3' of component 'click_ctrl_delay' [/home/andreas/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:138]
INFO: [Synth 8-3491] module 'GCD' declared at '/home/andreas/github/02204_AsyncProject/component_library/gcd/gcd.vhdl:14' bound to instance 'gcd1' of component 'GCD' [/home/andreas/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:151]
INFO: [Synth 8-638] synthesizing module 'GCD' [/home/andreas/github/02204_AsyncProject/component_library/gcd/gcd.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'GCD' (8#1) [/home/andreas/github/02204_AsyncProject/component_library/gcd/gcd.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'gcd_ring' (9#1) [/home/andreas/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:22]
INFO: [Synth 8-3491] module 'synchronizer' declared at '/home/andreas/github/02204_AsyncProject/component_library/synchronizer/synchronizer.vhdl:11' bound to instance 'synchronizer1' of component 'synchronizer' [/home/andreas/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification_circuit.vhdl:98]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/home/andreas/github/02204_AsyncProject/component_library/synchronizer/synchronizer.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (10#1) [/home/andreas/github/02204_AsyncProject/component_library/synchronizer/synchronizer.vhdl:18]
INFO: [Synth 8-3491] module 'button_synchronizer' declared at '/home/andreas/github/02204_AsyncProject/component_library/button_synchronizer/button_synchronizer.vhdl:11' bound to instance 'button_synchronizer1' of component 'button_synchronizer' [/home/andreas/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification_circuit.vhdl:107]
INFO: [Synth 8-638] synthesizing module 'button_synchronizer' [/home/andreas/github/02204_AsyncProject/component_library/button_synchronizer/button_synchronizer.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'button_synchronizer' (11#1) [/home/andreas/github/02204_AsyncProject/component_library/button_synchronizer/button_synchronizer.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'top_level_verification_circuit' (12#1) [/home/andreas/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification_circuit.vhdl:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1291.863 ; gain = 117.516 ; free physical = 151 ; free virtual = 788
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1291.863 ; gain = 117.516 ; free physical = 120 ; free virtual = 785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
