// Seed: 1504031159
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_8 = 1;
  assign id_3 = id_5;
  wand id_9;
  xor (id_2, id_8, id_9, id_10, id_5);
  tri1 id_10;
  module_0(
      id_10, id_8
  );
  assign id_10 = {1, id_9};
  tri0 id_11 = 1;
  id_12(
      .id_0(1), .id_1(1)
  );
  assign id_3 = id_6[1 : 1];
  wire id_13;
  wire id_14;
endmodule
