#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CW0 */
#define CW0__0__INTTYPE CYREG_PICU5_INTTYPE0
#define CW0__0__MASK 0x01u
#define CW0__0__PC CYREG_PRT5_PC0
#define CW0__0__PORT 5u
#define CW0__0__SHIFT 0u
#define CW0__AG CYREG_PRT5_AG
#define CW0__AMUX CYREG_PRT5_AMUX
#define CW0__BIE CYREG_PRT5_BIE
#define CW0__BIT_MASK CYREG_PRT5_BIT_MASK
#define CW0__BYP CYREG_PRT5_BYP
#define CW0__CTL CYREG_PRT5_CTL
#define CW0__DM0 CYREG_PRT5_DM0
#define CW0__DM1 CYREG_PRT5_DM1
#define CW0__DM2 CYREG_PRT5_DM2
#define CW0__DR CYREG_PRT5_DR
#define CW0__INP_DIS CYREG_PRT5_INP_DIS
#define CW0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define CW0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CW0__LCD_EN CYREG_PRT5_LCD_EN
#define CW0__MASK 0x01u
#define CW0__PORT 5u
#define CW0__PRT CYREG_PRT5_PRT
#define CW0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CW0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CW0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CW0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CW0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CW0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CW0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CW0__PS CYREG_PRT5_PS
#define CW0__SHIFT 0u
#define CW0__SLW CYREG_PRT5_SLW

/* CW1 */
#define CW1__0__INTTYPE CYREG_PICU6_INTTYPE0
#define CW1__0__MASK 0x01u
#define CW1__0__PC CYREG_PRT6_PC0
#define CW1__0__PORT 6u
#define CW1__0__SHIFT 0u
#define CW1__AG CYREG_PRT6_AG
#define CW1__AMUX CYREG_PRT6_AMUX
#define CW1__BIE CYREG_PRT6_BIE
#define CW1__BIT_MASK CYREG_PRT6_BIT_MASK
#define CW1__BYP CYREG_PRT6_BYP
#define CW1__CTL CYREG_PRT6_CTL
#define CW1__DM0 CYREG_PRT6_DM0
#define CW1__DM1 CYREG_PRT6_DM1
#define CW1__DM2 CYREG_PRT6_DM2
#define CW1__DR CYREG_PRT6_DR
#define CW1__INP_DIS CYREG_PRT6_INP_DIS
#define CW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CW1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CW1__LCD_EN CYREG_PRT6_LCD_EN
#define CW1__MASK 0x01u
#define CW1__PORT 6u
#define CW1__PRT CYREG_PRT6_PRT
#define CW1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CW1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CW1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CW1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CW1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CW1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CW1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CW1__PS CYREG_PRT6_PS
#define CW1__SHIFT 0u
#define CW1__SLW CYREG_PRT6_SLW

/* SS0 */
#define SS0__0__INTTYPE CYREG_PICU3_INTTYPE7
#define SS0__0__MASK 0x80u
#define SS0__0__PC CYREG_PRT3_PC7
#define SS0__0__PORT 3u
#define SS0__0__SHIFT 7u
#define SS0__AG CYREG_PRT3_AG
#define SS0__AMUX CYREG_PRT3_AMUX
#define SS0__BIE CYREG_PRT3_BIE
#define SS0__BIT_MASK CYREG_PRT3_BIT_MASK
#define SS0__BYP CYREG_PRT3_BYP
#define SS0__CTL CYREG_PRT3_CTL
#define SS0__DM0 CYREG_PRT3_DM0
#define SS0__DM1 CYREG_PRT3_DM1
#define SS0__DM2 CYREG_PRT3_DM2
#define SS0__DR CYREG_PRT3_DR
#define SS0__INP_DIS CYREG_PRT3_INP_DIS
#define SS0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SS0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SS0__LCD_EN CYREG_PRT3_LCD_EN
#define SS0__MASK 0x80u
#define SS0__PORT 3u
#define SS0__PRT CYREG_PRT3_PRT
#define SS0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SS0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SS0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SS0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SS0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SS0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SS0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SS0__PS CYREG_PRT3_PS
#define SS0__SHIFT 7u
#define SS0__SLW CYREG_PRT3_SLW

/* SS0_B */
#define SS0_B_Sync_ctrl_reg__0__MASK 0x01u
#define SS0_B_Sync_ctrl_reg__0__POS 0
#define SS0_B_Sync_ctrl_reg__1__MASK 0x02u
#define SS0_B_Sync_ctrl_reg__1__POS 1
#define SS0_B_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SS0_B_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define SS0_B_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define SS0_B_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define SS0_B_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define SS0_B_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define SS0_B_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define SS0_B_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define SS0_B_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define SS0_B_Sync_ctrl_reg__4__MASK 0x10u
#define SS0_B_Sync_ctrl_reg__4__POS 4
#define SS0_B_Sync_ctrl_reg__5__MASK 0x20u
#define SS0_B_Sync_ctrl_reg__5__POS 5
#define SS0_B_Sync_ctrl_reg__6__MASK 0x40u
#define SS0_B_Sync_ctrl_reg__6__POS 6
#define SS0_B_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SS0_B_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define SS0_B_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define SS0_B_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define SS0_B_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define SS0_B_Sync_ctrl_reg__MASK 0x73u
#define SS0_B_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SS0_B_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define SS0_B_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* SS1 */
#define SS1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define SS1__0__MASK 0x01u
#define SS1__0__PC CYREG_PRT0_PC0
#define SS1__0__PORT 0u
#define SS1__0__SHIFT 0u
#define SS1__AG CYREG_PRT0_AG
#define SS1__AMUX CYREG_PRT0_AMUX
#define SS1__BIE CYREG_PRT0_BIE
#define SS1__BIT_MASK CYREG_PRT0_BIT_MASK
#define SS1__BYP CYREG_PRT0_BYP
#define SS1__CTL CYREG_PRT0_CTL
#define SS1__DM0 CYREG_PRT0_DM0
#define SS1__DM1 CYREG_PRT0_DM1
#define SS1__DM2 CYREG_PRT0_DM2
#define SS1__DR CYREG_PRT0_DR
#define SS1__INP_DIS CYREG_PRT0_INP_DIS
#define SS1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SS1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SS1__LCD_EN CYREG_PRT0_LCD_EN
#define SS1__MASK 0x01u
#define SS1__PORT 0u
#define SS1__PRT CYREG_PRT0_PRT
#define SS1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SS1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SS1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SS1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SS1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SS1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SS1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SS1__PS CYREG_PRT0_PS
#define SS1__SHIFT 0u
#define SS1__SLW CYREG_PRT0_SLW

/* hu0 */
#define hu0__0__INTTYPE CYREG_PICU3_INTTYPE5
#define hu0__0__MASK 0x20u
#define hu0__0__PC CYREG_PRT3_PC5
#define hu0__0__PORT 3u
#define hu0__0__SHIFT 5u
#define hu0__AG CYREG_PRT3_AG
#define hu0__AMUX CYREG_PRT3_AMUX
#define hu0__BIE CYREG_PRT3_BIE
#define hu0__BIT_MASK CYREG_PRT3_BIT_MASK
#define hu0__BYP CYREG_PRT3_BYP
#define hu0__CTL CYREG_PRT3_CTL
#define hu0__DM0 CYREG_PRT3_DM0
#define hu0__DM1 CYREG_PRT3_DM1
#define hu0__DM2 CYREG_PRT3_DM2
#define hu0__DR CYREG_PRT3_DR
#define hu0__INP_DIS CYREG_PRT3_INP_DIS
#define hu0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define hu0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define hu0__LCD_EN CYREG_PRT3_LCD_EN
#define hu0__MASK 0x20u
#define hu0__PORT 3u
#define hu0__PRT CYREG_PRT3_PRT
#define hu0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define hu0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define hu0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define hu0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define hu0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define hu0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define hu0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define hu0__PS CYREG_PRT3_PS
#define hu0__SHIFT 5u
#define hu0__SLW CYREG_PRT3_SLW

/* hu1 */
#define hu1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define hu1__0__MASK 0x80u
#define hu1__0__PC CYREG_PRT12_PC7
#define hu1__0__PORT 12u
#define hu1__0__SHIFT 7u
#define hu1__AG CYREG_PRT12_AG
#define hu1__BIE CYREG_PRT12_BIE
#define hu1__BIT_MASK CYREG_PRT12_BIT_MASK
#define hu1__BYP CYREG_PRT12_BYP
#define hu1__DM0 CYREG_PRT12_DM0
#define hu1__DM1 CYREG_PRT12_DM1
#define hu1__DM2 CYREG_PRT12_DM2
#define hu1__DR CYREG_PRT12_DR
#define hu1__INP_DIS CYREG_PRT12_INP_DIS
#define hu1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define hu1__MASK 0x80u
#define hu1__PORT 12u
#define hu1__PRT CYREG_PRT12_PRT
#define hu1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define hu1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define hu1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define hu1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define hu1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define hu1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define hu1__PS CYREG_PRT12_PS
#define hu1__SHIFT 7u
#define hu1__SIO_CFG CYREG_PRT12_SIO_CFG
#define hu1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define hu1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define hu1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define hu1__SLW CYREG_PRT12_SLW

/* hv0 */
#define hv0__0__INTTYPE CYREG_PICU3_INTTYPE2
#define hv0__0__MASK 0x04u
#define hv0__0__PC CYREG_PRT3_PC2
#define hv0__0__PORT 3u
#define hv0__0__SHIFT 2u
#define hv0__AG CYREG_PRT3_AG
#define hv0__AMUX CYREG_PRT3_AMUX
#define hv0__BIE CYREG_PRT3_BIE
#define hv0__BIT_MASK CYREG_PRT3_BIT_MASK
#define hv0__BYP CYREG_PRT3_BYP
#define hv0__CTL CYREG_PRT3_CTL
#define hv0__DM0 CYREG_PRT3_DM0
#define hv0__DM1 CYREG_PRT3_DM1
#define hv0__DM2 CYREG_PRT3_DM2
#define hv0__DR CYREG_PRT3_DR
#define hv0__INP_DIS CYREG_PRT3_INP_DIS
#define hv0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define hv0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define hv0__LCD_EN CYREG_PRT3_LCD_EN
#define hv0__MASK 0x04u
#define hv0__PORT 3u
#define hv0__PRT CYREG_PRT3_PRT
#define hv0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define hv0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define hv0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define hv0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define hv0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define hv0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define hv0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define hv0__PS CYREG_PRT3_PS
#define hv0__SHIFT 2u
#define hv0__SLW CYREG_PRT3_SLW

/* hv1 */
#define hv1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define hv1__0__MASK 0x04u
#define hv1__0__PC CYREG_PRT1_PC2
#define hv1__0__PORT 1u
#define hv1__0__SHIFT 2u
#define hv1__AG CYREG_PRT1_AG
#define hv1__AMUX CYREG_PRT1_AMUX
#define hv1__BIE CYREG_PRT1_BIE
#define hv1__BIT_MASK CYREG_PRT1_BIT_MASK
#define hv1__BYP CYREG_PRT1_BYP
#define hv1__CTL CYREG_PRT1_CTL
#define hv1__DM0 CYREG_PRT1_DM0
#define hv1__DM1 CYREG_PRT1_DM1
#define hv1__DM2 CYREG_PRT1_DM2
#define hv1__DR CYREG_PRT1_DR
#define hv1__INP_DIS CYREG_PRT1_INP_DIS
#define hv1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define hv1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define hv1__LCD_EN CYREG_PRT1_LCD_EN
#define hv1__MASK 0x04u
#define hv1__PORT 1u
#define hv1__PRT CYREG_PRT1_PRT
#define hv1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define hv1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define hv1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define hv1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define hv1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define hv1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define hv1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define hv1__PS CYREG_PRT1_PS
#define hv1__SHIFT 2u
#define hv1__SLW CYREG_PRT1_SLW

/* hw0 */
#define hw0__0__INTTYPE CYREG_PICU3_INTTYPE1
#define hw0__0__MASK 0x02u
#define hw0__0__PC CYREG_PRT3_PC1
#define hw0__0__PORT 3u
#define hw0__0__SHIFT 1u
#define hw0__AG CYREG_PRT3_AG
#define hw0__AMUX CYREG_PRT3_AMUX
#define hw0__BIE CYREG_PRT3_BIE
#define hw0__BIT_MASK CYREG_PRT3_BIT_MASK
#define hw0__BYP CYREG_PRT3_BYP
#define hw0__CTL CYREG_PRT3_CTL
#define hw0__DM0 CYREG_PRT3_DM0
#define hw0__DM1 CYREG_PRT3_DM1
#define hw0__DM2 CYREG_PRT3_DM2
#define hw0__DR CYREG_PRT3_DR
#define hw0__INP_DIS CYREG_PRT3_INP_DIS
#define hw0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define hw0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define hw0__LCD_EN CYREG_PRT3_LCD_EN
#define hw0__MASK 0x02u
#define hw0__PORT 3u
#define hw0__PRT CYREG_PRT3_PRT
#define hw0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define hw0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define hw0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define hw0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define hw0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define hw0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define hw0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define hw0__PS CYREG_PRT3_PS
#define hw0__SHIFT 1u
#define hw0__SLW CYREG_PRT3_SLW

/* hw1 */
#define hw1__0__INTTYPE CYREG_PICU1_INTTYPE5
#define hw1__0__MASK 0x20u
#define hw1__0__PC CYREG_PRT1_PC5
#define hw1__0__PORT 1u
#define hw1__0__SHIFT 5u
#define hw1__AG CYREG_PRT1_AG
#define hw1__AMUX CYREG_PRT1_AMUX
#define hw1__BIE CYREG_PRT1_BIE
#define hw1__BIT_MASK CYREG_PRT1_BIT_MASK
#define hw1__BYP CYREG_PRT1_BYP
#define hw1__CTL CYREG_PRT1_CTL
#define hw1__DM0 CYREG_PRT1_DM0
#define hw1__DM1 CYREG_PRT1_DM1
#define hw1__DM2 CYREG_PRT1_DM2
#define hw1__DR CYREG_PRT1_DR
#define hw1__INP_DIS CYREG_PRT1_INP_DIS
#define hw1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define hw1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define hw1__LCD_EN CYREG_PRT1_LCD_EN
#define hw1__MASK 0x20u
#define hw1__PORT 1u
#define hw1__PRT CYREG_PRT1_PRT
#define hw1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define hw1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define hw1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define hw1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define hw1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define hw1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define hw1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define hw1__PS CYREG_PRT1_PS
#define hw1__SHIFT 5u
#define hw1__SLW CYREG_PRT1_SLW

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU12_INTTYPE0
#define MISO__0__MASK 0x01u
#define MISO__0__PC CYREG_PRT12_PC0
#define MISO__0__PORT 12u
#define MISO__0__SHIFT 0u
#define MISO__AG CYREG_PRT12_AG
#define MISO__BIE CYREG_PRT12_BIE
#define MISO__BIT_MASK CYREG_PRT12_BIT_MASK
#define MISO__BYP CYREG_PRT12_BYP
#define MISO__DM0 CYREG_PRT12_DM0
#define MISO__DM1 CYREG_PRT12_DM1
#define MISO__DM2 CYREG_PRT12_DM2
#define MISO__DR CYREG_PRT12_DR
#define MISO__INP_DIS CYREG_PRT12_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MISO__MASK 0x01u
#define MISO__PORT 12u
#define MISO__PRT CYREG_PRT12_PRT
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MISO__PS CYREG_PRT12_PS
#define MISO__SHIFT 0u
#define MISO__SIO_CFG CYREG_PRT12_SIO_CFG
#define MISO__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MISO__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MISO__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MISO__SLW CYREG_PRT12_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU12_INTTYPE1
#define MOSI__0__MASK 0x02u
#define MOSI__0__PC CYREG_PRT12_PC1
#define MOSI__0__PORT 12u
#define MOSI__0__SHIFT 1u
#define MOSI__AG CYREG_PRT12_AG
#define MOSI__BIE CYREG_PRT12_BIE
#define MOSI__BIT_MASK CYREG_PRT12_BIT_MASK
#define MOSI__BYP CYREG_PRT12_BYP
#define MOSI__DM0 CYREG_PRT12_DM0
#define MOSI__DM1 CYREG_PRT12_DM1
#define MOSI__DM2 CYREG_PRT12_DM2
#define MOSI__DR CYREG_PRT12_DR
#define MOSI__INP_DIS CYREG_PRT12_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MOSI__MASK 0x02u
#define MOSI__PORT 12u
#define MOSI__PRT CYREG_PRT12_PRT
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MOSI__PS CYREG_PRT12_PS
#define MOSI__SHIFT 1u
#define MOSI__SIO_CFG CYREG_PRT12_SIO_CFG
#define MOSI__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MOSI__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MOSI__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MOSI__SLW CYREG_PRT12_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU0_INTTYPE2
#define SCLK__0__MASK 0x04u
#define SCLK__0__PC CYREG_PRT0_PC2
#define SCLK__0__PORT 0u
#define SCLK__0__SHIFT 2u
#define SCLK__AG CYREG_PRT0_AG
#define SCLK__AMUX CYREG_PRT0_AMUX
#define SCLK__BIE CYREG_PRT0_BIE
#define SCLK__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCLK__BYP CYREG_PRT0_BYP
#define SCLK__CTL CYREG_PRT0_CTL
#define SCLK__DM0 CYREG_PRT0_DM0
#define SCLK__DM1 CYREG_PRT0_DM1
#define SCLK__DM2 CYREG_PRT0_DM2
#define SCLK__DR CYREG_PRT0_DR
#define SCLK__INP_DIS CYREG_PRT0_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT0_LCD_EN
#define SCLK__MASK 0x04u
#define SCLK__PORT 0u
#define SCLK__PRT CYREG_PRT0_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCLK__PS CYREG_PRT0_PS
#define SCLK__SHIFT 2u
#define SCLK__SLW CYREG_PRT0_SLW

/* P_out */
#define P_out__0__INTTYPE CYREG_PICU2_INTTYPE4
#define P_out__0__MASK 0x10u
#define P_out__0__PC CYREG_PRT2_PC4
#define P_out__0__PORT 2u
#define P_out__0__SHIFT 4u
#define P_out__1__INTTYPE CYREG_PICU2_INTTYPE5
#define P_out__1__MASK 0x20u
#define P_out__1__PC CYREG_PRT2_PC5
#define P_out__1__PORT 2u
#define P_out__1__SHIFT 5u
#define P_out__2__INTTYPE CYREG_PICU2_INTTYPE6
#define P_out__2__MASK 0x40u
#define P_out__2__PC CYREG_PRT2_PC6
#define P_out__2__PORT 2u
#define P_out__2__SHIFT 6u
#define P_out__3__INTTYPE CYREG_PICU2_INTTYPE7
#define P_out__3__MASK 0x80u
#define P_out__3__PC CYREG_PRT2_PC7
#define P_out__3__PORT 2u
#define P_out__3__SHIFT 7u
#define P_out__AG CYREG_PRT2_AG
#define P_out__AMUX CYREG_PRT2_AMUX
#define P_out__BIE CYREG_PRT2_BIE
#define P_out__BIT_MASK CYREG_PRT2_BIT_MASK
#define P_out__BYP CYREG_PRT2_BYP
#define P_out__CTL CYREG_PRT2_CTL
#define P_out__DM0 CYREG_PRT2_DM0
#define P_out__DM1 CYREG_PRT2_DM1
#define P_out__DM2 CYREG_PRT2_DM2
#define P_out__DR CYREG_PRT2_DR
#define P_out__INP_DIS CYREG_PRT2_INP_DIS
#define P_out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P_out__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P_out__LCD_EN CYREG_PRT2_LCD_EN
#define P_out__MASK 0xF0u
#define P_out__PORT 2u
#define P_out__PRT CYREG_PRT2_PRT
#define P_out__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P_out__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P_out__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P_out__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P_out__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P_out__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P_out__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P_out__PS CYREG_PRT2_PS
#define P_out__SHIFT 4u
#define P_out__SLW CYREG_PRT2_SLW

/* P_out_1 */
#define P_out_1__0__INTTYPE CYREG_PICU6_INTTYPE4
#define P_out_1__0__MASK 0x10u
#define P_out_1__0__PC CYREG_PRT6_PC4
#define P_out_1__0__PORT 6u
#define P_out_1__0__SHIFT 4u
#define P_out_1__1__INTTYPE CYREG_PICU6_INTTYPE5
#define P_out_1__1__MASK 0x20u
#define P_out_1__1__PC CYREG_PRT6_PC5
#define P_out_1__1__PORT 6u
#define P_out_1__1__SHIFT 5u
#define P_out_1__AG CYREG_PRT6_AG
#define P_out_1__AMUX CYREG_PRT6_AMUX
#define P_out_1__BIE CYREG_PRT6_BIE
#define P_out_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define P_out_1__BYP CYREG_PRT6_BYP
#define P_out_1__CTL CYREG_PRT6_CTL
#define P_out_1__DM0 CYREG_PRT6_DM0
#define P_out_1__DM1 CYREG_PRT6_DM1
#define P_out_1__DM2 CYREG_PRT6_DM2
#define P_out_1__DR CYREG_PRT6_DR
#define P_out_1__INP_DIS CYREG_PRT6_INP_DIS
#define P_out_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define P_out_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define P_out_1__LCD_EN CYREG_PRT6_LCD_EN
#define P_out_1__MASK 0x30u
#define P_out_1__PORT 6u
#define P_out_1__PRT CYREG_PRT6_PRT
#define P_out_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define P_out_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define P_out_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define P_out_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define P_out_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define P_out_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define P_out_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define P_out_1__PS CYREG_PRT6_PS
#define P_out_1__SHIFT 4u
#define P_out_1__SLW CYREG_PRT6_SLW

/* P_out_2 */
#define P_out_2__0__INTTYPE CYREG_PICU6_INTTYPE6
#define P_out_2__0__MASK 0x40u
#define P_out_2__0__PC CYREG_PRT6_PC6
#define P_out_2__0__PORT 6u
#define P_out_2__0__SHIFT 6u
#define P_out_2__1__INTTYPE CYREG_PICU6_INTTYPE7
#define P_out_2__1__MASK 0x80u
#define P_out_2__1__PC CYREG_PRT6_PC7
#define P_out_2__1__PORT 6u
#define P_out_2__1__SHIFT 7u
#define P_out_2__AG CYREG_PRT6_AG
#define P_out_2__AMUX CYREG_PRT6_AMUX
#define P_out_2__BIE CYREG_PRT6_BIE
#define P_out_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define P_out_2__BYP CYREG_PRT6_BYP
#define P_out_2__CTL CYREG_PRT6_CTL
#define P_out_2__DM0 CYREG_PRT6_DM0
#define P_out_2__DM1 CYREG_PRT6_DM1
#define P_out_2__DM2 CYREG_PRT6_DM2
#define P_out_2__DR CYREG_PRT6_DR
#define P_out_2__INP_DIS CYREG_PRT6_INP_DIS
#define P_out_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define P_out_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define P_out_2__LCD_EN CYREG_PRT6_LCD_EN
#define P_out_2__MASK 0xC0u
#define P_out_2__PORT 6u
#define P_out_2__PRT CYREG_PRT6_PRT
#define P_out_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define P_out_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define P_out_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define P_out_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define P_out_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define P_out_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define P_out_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define P_out_2__PS CYREG_PRT6_PS
#define P_out_2__SHIFT 6u
#define P_out_2__SLW CYREG_PRT6_SLW

/* BMP_SW */
#define BMP_SW_sts_sts_reg__0__MASK 0x01u
#define BMP_SW_sts_sts_reg__0__POS 0
#define BMP_SW_sts_sts_reg__1__MASK 0x02u
#define BMP_SW_sts_sts_reg__1__POS 1
#define BMP_SW_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define BMP_SW_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define BMP_SW_sts_sts_reg__2__MASK 0x04u
#define BMP_SW_sts_sts_reg__2__POS 2
#define BMP_SW_sts_sts_reg__3__MASK 0x08u
#define BMP_SW_sts_sts_reg__3__POS 3
#define BMP_SW_sts_sts_reg__4__MASK 0x10u
#define BMP_SW_sts_sts_reg__4__POS 4
#define BMP_SW_sts_sts_reg__5__MASK 0x20u
#define BMP_SW_sts_sts_reg__5__POS 5
#define BMP_SW_sts_sts_reg__6__MASK 0x40u
#define BMP_SW_sts_sts_reg__6__POS 6
#define BMP_SW_sts_sts_reg__7__MASK 0x80u
#define BMP_SW_sts_sts_reg__7__POS 7
#define BMP_SW_sts_sts_reg__MASK 0xFFu
#define BMP_SW_sts_sts_reg__MASK_REG CYREG_B0_UDB00_MSK
#define BMP_SW_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define BMP_SW_sts_sts_reg__STATUS_REG CYREG_B0_UDB00_ST

/* BREAK0 */
#define BREAK0__0__INTTYPE CYREG_PICU5_INTTYPE3
#define BREAK0__0__MASK 0x08u
#define BREAK0__0__PC CYREG_PRT5_PC3
#define BREAK0__0__PORT 5u
#define BREAK0__0__SHIFT 3u
#define BREAK0__AG CYREG_PRT5_AG
#define BREAK0__AMUX CYREG_PRT5_AMUX
#define BREAK0__BIE CYREG_PRT5_BIE
#define BREAK0__BIT_MASK CYREG_PRT5_BIT_MASK
#define BREAK0__BYP CYREG_PRT5_BYP
#define BREAK0__CTL CYREG_PRT5_CTL
#define BREAK0__DM0 CYREG_PRT5_DM0
#define BREAK0__DM1 CYREG_PRT5_DM1
#define BREAK0__DM2 CYREG_PRT5_DM2
#define BREAK0__DR CYREG_PRT5_DR
#define BREAK0__INP_DIS CYREG_PRT5_INP_DIS
#define BREAK0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define BREAK0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BREAK0__LCD_EN CYREG_PRT5_LCD_EN
#define BREAK0__MASK 0x08u
#define BREAK0__PORT 5u
#define BREAK0__PRT CYREG_PRT5_PRT
#define BREAK0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BREAK0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BREAK0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BREAK0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BREAK0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BREAK0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BREAK0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BREAK0__PS CYREG_PRT5_PS
#define BREAK0__SHIFT 3u
#define BREAK0__SLW CYREG_PRT5_SLW

/* BREAK1 */
#define BREAK1__0__INTTYPE CYREG_PICU6_INTTYPE3
#define BREAK1__0__MASK 0x08u
#define BREAK1__0__PC CYREG_PRT6_PC3
#define BREAK1__0__PORT 6u
#define BREAK1__0__SHIFT 3u
#define BREAK1__AG CYREG_PRT6_AG
#define BREAK1__AMUX CYREG_PRT6_AMUX
#define BREAK1__BIE CYREG_PRT6_BIE
#define BREAK1__BIT_MASK CYREG_PRT6_BIT_MASK
#define BREAK1__BYP CYREG_PRT6_BYP
#define BREAK1__CTL CYREG_PRT6_CTL
#define BREAK1__DM0 CYREG_PRT6_DM0
#define BREAK1__DM1 CYREG_PRT6_DM1
#define BREAK1__DM2 CYREG_PRT6_DM2
#define BREAK1__DR CYREG_PRT6_DR
#define BREAK1__INP_DIS CYREG_PRT6_INP_DIS
#define BREAK1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define BREAK1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define BREAK1__LCD_EN CYREG_PRT6_LCD_EN
#define BREAK1__MASK 0x08u
#define BREAK1__PORT 6u
#define BREAK1__PRT CYREG_PRT6_PRT
#define BREAK1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define BREAK1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define BREAK1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define BREAK1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define BREAK1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define BREAK1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define BREAK1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define BREAK1__PS CYREG_PRT6_PS
#define BREAK1__SHIFT 3u
#define BREAK1__SLW CYREG_PRT6_SLW

/* PIC_CS */
#define PIC_CS__0__INTTYPE CYREG_PICU5_INTTYPE5
#define PIC_CS__0__MASK 0x20u
#define PIC_CS__0__PC CYREG_PRT5_PC5
#define PIC_CS__0__PORT 5u
#define PIC_CS__0__SHIFT 5u
#define PIC_CS__AG CYREG_PRT5_AG
#define PIC_CS__AMUX CYREG_PRT5_AMUX
#define PIC_CS__BIE CYREG_PRT5_BIE
#define PIC_CS__BIT_MASK CYREG_PRT5_BIT_MASK
#define PIC_CS__BYP CYREG_PRT5_BYP
#define PIC_CS__CTL CYREG_PRT5_CTL
#define PIC_CS__DM0 CYREG_PRT5_DM0
#define PIC_CS__DM1 CYREG_PRT5_DM1
#define PIC_CS__DM2 CYREG_PRT5_DM2
#define PIC_CS__DR CYREG_PRT5_DR
#define PIC_CS__INP_DIS CYREG_PRT5_INP_DIS
#define PIC_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define PIC_CS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PIC_CS__LCD_EN CYREG_PRT5_LCD_EN
#define PIC_CS__MASK 0x20u
#define PIC_CS__PORT 5u
#define PIC_CS__PRT CYREG_PRT5_PRT
#define PIC_CS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PIC_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PIC_CS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PIC_CS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PIC_CS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PIC_CS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PIC_CS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PIC_CS__PS CYREG_PRT5_PS
#define PIC_CS__SHIFT 5u
#define PIC_CS__SLW CYREG_PRT5_SLW

/* SPIM_1_BSPIM */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB04_ST
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define SPIM_1_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define SPIM_1_BSPIM_sR16_Dp_u0__A0_REG CYREG_B1_UDB08_A0
#define SPIM_1_BSPIM_sR16_Dp_u0__A1_REG CYREG_B1_UDB08_A1
#define SPIM_1_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define SPIM_1_BSPIM_sR16_Dp_u0__D0_REG CYREG_B1_UDB08_D0
#define SPIM_1_BSPIM_sR16_Dp_u0__D1_REG CYREG_B1_UDB08_D1
#define SPIM_1_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_1_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define SPIM_1_BSPIM_sR16_Dp_u0__F0_REG CYREG_B1_UDB08_F0
#define SPIM_1_BSPIM_sR16_Dp_u0__F1_REG CYREG_B1_UDB08_F1
#define SPIM_1_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPIM_1_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPIM_1_BSPIM_sR16_Dp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define SPIM_1_BSPIM_sR16_Dp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define SPIM_1_BSPIM_sR16_Dp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define SPIM_1_BSPIM_sR16_Dp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define SPIM_1_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPIM_1_BSPIM_sR16_Dp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define SPIM_1_BSPIM_sR16_Dp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define SPIM_1_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define SPIM_1_BSPIM_sR16_Dp_u1__A0_REG CYREG_B1_UDB09_A0
#define SPIM_1_BSPIM_sR16_Dp_u1__A1_REG CYREG_B1_UDB09_A1
#define SPIM_1_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define SPIM_1_BSPIM_sR16_Dp_u1__D0_REG CYREG_B1_UDB09_D0
#define SPIM_1_BSPIM_sR16_Dp_u1__D1_REG CYREG_B1_UDB09_D1
#define SPIM_1_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPIM_1_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define SPIM_1_BSPIM_sR16_Dp_u1__F0_REG CYREG_B1_UDB09_F0
#define SPIM_1_BSPIM_sR16_Dp_u1__F1_REG CYREG_B1_UDB09_F1
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB09_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB09_ST

/* SPIM_1_IntClock */
#define SPIM_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPIM_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPIM_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPIM_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_1_IntClock__INDEX 0x01u
#define SPIM_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_1_IntClock__PM_ACT_MSK 0x02u
#define SPIM_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_1_IntClock__PM_STBY_MSK 0x02u

/* SPIM_2_BSPIM */
#define SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIM_2_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_2_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_2_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define SPIM_2_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPIM_2_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define SPIM_2_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_2_BSPIM_RxStsReg__4__POS 4
#define SPIM_2_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_2_BSPIM_RxStsReg__5__POS 5
#define SPIM_2_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_2_BSPIM_RxStsReg__6__POS 6
#define SPIM_2_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_2_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB10_MSK
#define SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIM_2_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB10_ST
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define SPIM_2_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB10_A0
#define SPIM_2_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB10_A1
#define SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define SPIM_2_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB10_D0
#define SPIM_2_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB10_D1
#define SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define SPIM_2_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB10_F0
#define SPIM_2_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB10_F1
#define SPIM_2_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_2_BSPIM_TxStsReg__0__POS 0
#define SPIM_2_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_2_BSPIM_TxStsReg__1__POS 1
#define SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define SPIM_2_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_2_BSPIM_TxStsReg__2__POS 2
#define SPIM_2_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_2_BSPIM_TxStsReg__3__POS 3
#define SPIM_2_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_2_BSPIM_TxStsReg__4__POS 4
#define SPIM_2_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_2_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB12_MSK
#define SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPIM_2_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB12_ST

/* SPIM_2_IntClock */
#define SPIM_2_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPIM_2_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPIM_2_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPIM_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_2_IntClock__INDEX 0x02u
#define SPIM_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_2_IntClock__PM_ACT_MSK 0x04u
#define SPIM_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_2_IntClock__PM_STBY_MSK 0x04u

/* DOF9_CS */
#define DOF9_CS__0__INTTYPE CYREG_PICU5_INTTYPE4
#define DOF9_CS__0__MASK 0x10u
#define DOF9_CS__0__PC CYREG_PRT5_PC4
#define DOF9_CS__0__PORT 5u
#define DOF9_CS__0__SHIFT 4u
#define DOF9_CS__AG CYREG_PRT5_AG
#define DOF9_CS__AMUX CYREG_PRT5_AMUX
#define DOF9_CS__BIE CYREG_PRT5_BIE
#define DOF9_CS__BIT_MASK CYREG_PRT5_BIT_MASK
#define DOF9_CS__BYP CYREG_PRT5_BYP
#define DOF9_CS__CTL CYREG_PRT5_CTL
#define DOF9_CS__DM0 CYREG_PRT5_DM0
#define DOF9_CS__DM1 CYREG_PRT5_DM1
#define DOF9_CS__DM2 CYREG_PRT5_DM2
#define DOF9_CS__DR CYREG_PRT5_DR
#define DOF9_CS__INP_DIS CYREG_PRT5_INP_DIS
#define DOF9_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define DOF9_CS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DOF9_CS__LCD_EN CYREG_PRT5_LCD_EN
#define DOF9_CS__MASK 0x10u
#define DOF9_CS__PORT 5u
#define DOF9_CS__PRT CYREG_PRT5_PRT
#define DOF9_CS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DOF9_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DOF9_CS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DOF9_CS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DOF9_CS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DOF9_CS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DOF9_CS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DOF9_CS__PS CYREG_PRT5_PS
#define DOF9_CS__SHIFT 4u
#define DOF9_CS__SLW CYREG_PRT5_SLW

/* DRV_ENA */
#define DRV_ENA__0__INTTYPE CYREG_PICU4_INTTYPE1
#define DRV_ENA__0__MASK 0x02u
#define DRV_ENA__0__PC CYREG_PRT4_PC1
#define DRV_ENA__0__PORT 4u
#define DRV_ENA__0__SHIFT 1u
#define DRV_ENA__AG CYREG_PRT4_AG
#define DRV_ENA__AMUX CYREG_PRT4_AMUX
#define DRV_ENA__BIE CYREG_PRT4_BIE
#define DRV_ENA__BIT_MASK CYREG_PRT4_BIT_MASK
#define DRV_ENA__BYP CYREG_PRT4_BYP
#define DRV_ENA__CTL CYREG_PRT4_CTL
#define DRV_ENA__DM0 CYREG_PRT4_DM0
#define DRV_ENA__DM1 CYREG_PRT4_DM1
#define DRV_ENA__DM2 CYREG_PRT4_DM2
#define DRV_ENA__DR CYREG_PRT4_DR
#define DRV_ENA__INP_DIS CYREG_PRT4_INP_DIS
#define DRV_ENA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define DRV_ENA__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define DRV_ENA__LCD_EN CYREG_PRT4_LCD_EN
#define DRV_ENA__MASK 0x02u
#define DRV_ENA__PORT 4u
#define DRV_ENA__PRT CYREG_PRT4_PRT
#define DRV_ENA__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define DRV_ENA__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define DRV_ENA__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define DRV_ENA__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define DRV_ENA__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define DRV_ENA__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define DRV_ENA__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define DRV_ENA__PS CYREG_PRT4_PS
#define DRV_ENA__SHIFT 1u
#define DRV_ENA__SLW CYREG_PRT4_SLW

/* EM_STOP */
#define EM_STOP__0__INTTYPE CYREG_PICU0_INTTYPE7
#define EM_STOP__0__MASK 0x80u
#define EM_STOP__0__PC CYREG_PRT0_PC7
#define EM_STOP__0__PORT 0u
#define EM_STOP__0__SHIFT 7u
#define EM_STOP__AG CYREG_PRT0_AG
#define EM_STOP__AMUX CYREG_PRT0_AMUX
#define EM_STOP__BIE CYREG_PRT0_BIE
#define EM_STOP__BIT_MASK CYREG_PRT0_BIT_MASK
#define EM_STOP__BYP CYREG_PRT0_BYP
#define EM_STOP__CTL CYREG_PRT0_CTL
#define EM_STOP__DM0 CYREG_PRT0_DM0
#define EM_STOP__DM1 CYREG_PRT0_DM1
#define EM_STOP__DM2 CYREG_PRT0_DM2
#define EM_STOP__DR CYREG_PRT0_DR
#define EM_STOP__INP_DIS CYREG_PRT0_INP_DIS
#define EM_STOP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define EM_STOP__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define EM_STOP__LCD_EN CYREG_PRT0_LCD_EN
#define EM_STOP__MASK 0x80u
#define EM_STOP__PORT 0u
#define EM_STOP__PRT CYREG_PRT0_PRT
#define EM_STOP__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define EM_STOP__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define EM_STOP__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define EM_STOP__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define EM_STOP__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define EM_STOP__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define EM_STOP__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define EM_STOP__PS CYREG_PRT0_PS
#define EM_STOP__SHIFT 7u
#define EM_STOP__SLW CYREG_PRT0_SLW

/* PWMOUT0 */
#define PWMOUT0__0__INTTYPE CYREG_PICU5_INTTYPE2
#define PWMOUT0__0__MASK 0x04u
#define PWMOUT0__0__PC CYREG_PRT5_PC2
#define PWMOUT0__0__PORT 5u
#define PWMOUT0__0__SHIFT 2u
#define PWMOUT0__AG CYREG_PRT5_AG
#define PWMOUT0__AMUX CYREG_PRT5_AMUX
#define PWMOUT0__BIE CYREG_PRT5_BIE
#define PWMOUT0__BIT_MASK CYREG_PRT5_BIT_MASK
#define PWMOUT0__BYP CYREG_PRT5_BYP
#define PWMOUT0__CTL CYREG_PRT5_CTL
#define PWMOUT0__DM0 CYREG_PRT5_DM0
#define PWMOUT0__DM1 CYREG_PRT5_DM1
#define PWMOUT0__DM2 CYREG_PRT5_DM2
#define PWMOUT0__DR CYREG_PRT5_DR
#define PWMOUT0__INP_DIS CYREG_PRT5_INP_DIS
#define PWMOUT0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define PWMOUT0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PWMOUT0__LCD_EN CYREG_PRT5_LCD_EN
#define PWMOUT0__MASK 0x04u
#define PWMOUT0__PORT 5u
#define PWMOUT0__PRT CYREG_PRT5_PRT
#define PWMOUT0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PWMOUT0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PWMOUT0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PWMOUT0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PWMOUT0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PWMOUT0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PWMOUT0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PWMOUT0__PS CYREG_PRT5_PS
#define PWMOUT0__SHIFT 2u
#define PWMOUT0__SLW CYREG_PRT5_SLW

/* PWMOUT1 */
#define PWMOUT1__0__INTTYPE CYREG_PICU6_INTTYPE2
#define PWMOUT1__0__MASK 0x04u
#define PWMOUT1__0__PC CYREG_PRT6_PC2
#define PWMOUT1__0__PORT 6u
#define PWMOUT1__0__SHIFT 2u
#define PWMOUT1__AG CYREG_PRT6_AG
#define PWMOUT1__AMUX CYREG_PRT6_AMUX
#define PWMOUT1__BIE CYREG_PRT6_BIE
#define PWMOUT1__BIT_MASK CYREG_PRT6_BIT_MASK
#define PWMOUT1__BYP CYREG_PRT6_BYP
#define PWMOUT1__CTL CYREG_PRT6_CTL
#define PWMOUT1__DM0 CYREG_PRT6_DM0
#define PWMOUT1__DM1 CYREG_PRT6_DM1
#define PWMOUT1__DM2 CYREG_PRT6_DM2
#define PWMOUT1__DR CYREG_PRT6_DR
#define PWMOUT1__INP_DIS CYREG_PRT6_INP_DIS
#define PWMOUT1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define PWMOUT1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PWMOUT1__LCD_EN CYREG_PRT6_LCD_EN
#define PWMOUT1__MASK 0x04u
#define PWMOUT1__PORT 6u
#define PWMOUT1__PRT CYREG_PRT6_PRT
#define PWMOUT1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PWMOUT1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PWMOUT1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PWMOUT1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PWMOUT1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PWMOUT1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PWMOUT1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PWMOUT1__PS CYREG_PRT6_PS
#define PWMOUT1__SHIFT 2u
#define PWMOUT1__SLW CYREG_PRT6_SLW

/* VDAC8_1_viDAC8 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC1_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC1_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC1_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x02u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x02u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC1_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC1_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC1_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC1_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC1_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC1_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC1_TST

/* WDT_int */
#define WDT_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define WDT_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define WDT_int__INTC_MASK 0x01u
#define WDT_int__INTC_NUMBER 0u
#define WDT_int__INTC_PRIOR_NUM 7u
#define WDT_int__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define WDT_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define WDT_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Dist0_FR */
#define Dist0_FR__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Dist0_FR__0__MASK 0x02u
#define Dist0_FR__0__PC CYREG_PRT2_PC1
#define Dist0_FR__0__PORT 2u
#define Dist0_FR__0__SHIFT 1u
#define Dist0_FR__AG CYREG_PRT2_AG
#define Dist0_FR__AMUX CYREG_PRT2_AMUX
#define Dist0_FR__BIE CYREG_PRT2_BIE
#define Dist0_FR__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dist0_FR__BYP CYREG_PRT2_BYP
#define Dist0_FR__CTL CYREG_PRT2_CTL
#define Dist0_FR__DM0 CYREG_PRT2_DM0
#define Dist0_FR__DM1 CYREG_PRT2_DM1
#define Dist0_FR__DM2 CYREG_PRT2_DM2
#define Dist0_FR__DR CYREG_PRT2_DR
#define Dist0_FR__INP_DIS CYREG_PRT2_INP_DIS
#define Dist0_FR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dist0_FR__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dist0_FR__LCD_EN CYREG_PRT2_LCD_EN
#define Dist0_FR__MASK 0x02u
#define Dist0_FR__PORT 2u
#define Dist0_FR__PRT CYREG_PRT2_PRT
#define Dist0_FR__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dist0_FR__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dist0_FR__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dist0_FR__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dist0_FR__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dist0_FR__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dist0_FR__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dist0_FR__PS CYREG_PRT2_PS
#define Dist0_FR__SHIFT 1u
#define Dist0_FR__SLW CYREG_PRT2_SLW

/* Dist2_FL */
#define Dist2_FL__0__INTTYPE CYREG_PICU4_INTTYPE4
#define Dist2_FL__0__MASK 0x10u
#define Dist2_FL__0__PC CYREG_PRT4_PC4
#define Dist2_FL__0__PORT 4u
#define Dist2_FL__0__SHIFT 4u
#define Dist2_FL__AG CYREG_PRT4_AG
#define Dist2_FL__AMUX CYREG_PRT4_AMUX
#define Dist2_FL__BIE CYREG_PRT4_BIE
#define Dist2_FL__BIT_MASK CYREG_PRT4_BIT_MASK
#define Dist2_FL__BYP CYREG_PRT4_BYP
#define Dist2_FL__CTL CYREG_PRT4_CTL
#define Dist2_FL__DM0 CYREG_PRT4_DM0
#define Dist2_FL__DM1 CYREG_PRT4_DM1
#define Dist2_FL__DM2 CYREG_PRT4_DM2
#define Dist2_FL__DR CYREG_PRT4_DR
#define Dist2_FL__INP_DIS CYREG_PRT4_INP_DIS
#define Dist2_FL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Dist2_FL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Dist2_FL__LCD_EN CYREG_PRT4_LCD_EN
#define Dist2_FL__MASK 0x10u
#define Dist2_FL__PORT 4u
#define Dist2_FL__PRT CYREG_PRT4_PRT
#define Dist2_FL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Dist2_FL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Dist2_FL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Dist2_FL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Dist2_FL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Dist2_FL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Dist2_FL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Dist2_FL__PS CYREG_PRT4_PS
#define Dist2_FL__SHIFT 4u
#define Dist2_FL__SLW CYREG_PRT4_SLW

/* MOTOR_EN */
#define MOTOR_EN__0__INTTYPE CYREG_PICU15_INTTYPE5
#define MOTOR_EN__0__MASK 0x20u
#define MOTOR_EN__0__PC CYREG_IO_PC_PRT15_PC5
#define MOTOR_EN__0__PORT 15u
#define MOTOR_EN__0__SHIFT 5u
#define MOTOR_EN__AG CYREG_PRT15_AG
#define MOTOR_EN__AMUX CYREG_PRT15_AMUX
#define MOTOR_EN__BIE CYREG_PRT15_BIE
#define MOTOR_EN__BIT_MASK CYREG_PRT15_BIT_MASK
#define MOTOR_EN__BYP CYREG_PRT15_BYP
#define MOTOR_EN__CTL CYREG_PRT15_CTL
#define MOTOR_EN__DM0 CYREG_PRT15_DM0
#define MOTOR_EN__DM1 CYREG_PRT15_DM1
#define MOTOR_EN__DM2 CYREG_PRT15_DM2
#define MOTOR_EN__DR CYREG_PRT15_DR
#define MOTOR_EN__INP_DIS CYREG_PRT15_INP_DIS
#define MOTOR_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MOTOR_EN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MOTOR_EN__LCD_EN CYREG_PRT15_LCD_EN
#define MOTOR_EN__MASK 0x20u
#define MOTOR_EN__PORT 15u
#define MOTOR_EN__PRT CYREG_PRT15_PRT
#define MOTOR_EN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MOTOR_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MOTOR_EN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MOTOR_EN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MOTOR_EN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MOTOR_EN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MOTOR_EN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MOTOR_EN__PS CYREG_PRT15_PS
#define MOTOR_EN__SHIFT 5u
#define MOTOR_EN__SLW CYREG_PRT15_SLW

/* motor0_a */
#define motor0_a__0__INTTYPE CYREG_PICU5_INTTYPE1
#define motor0_a__0__MASK 0x02u
#define motor0_a__0__PC CYREG_PRT5_PC1
#define motor0_a__0__PORT 5u
#define motor0_a__0__SHIFT 1u
#define motor0_a__AG CYREG_PRT5_AG
#define motor0_a__AMUX CYREG_PRT5_AMUX
#define motor0_a__BIE CYREG_PRT5_BIE
#define motor0_a__BIT_MASK CYREG_PRT5_BIT_MASK
#define motor0_a__BYP CYREG_PRT5_BYP
#define motor0_a__CTL CYREG_PRT5_CTL
#define motor0_a__DM0 CYREG_PRT5_DM0
#define motor0_a__DM1 CYREG_PRT5_DM1
#define motor0_a__DM2 CYREG_PRT5_DM2
#define motor0_a__DR CYREG_PRT5_DR
#define motor0_a__INP_DIS CYREG_PRT5_INP_DIS
#define motor0_a__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define motor0_a__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define motor0_a__LCD_EN CYREG_PRT5_LCD_EN
#define motor0_a__MASK 0x02u
#define motor0_a__PORT 5u
#define motor0_a__PRT CYREG_PRT5_PRT
#define motor0_a__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define motor0_a__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define motor0_a__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define motor0_a__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define motor0_a__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define motor0_a__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define motor0_a__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define motor0_a__PS CYREG_PRT5_PS
#define motor0_a__SHIFT 1u
#define motor0_a__SLW CYREG_PRT5_SLW

/* motor0_b */
#define motor0_b__0__INTTYPE CYREG_PICU1_INTTYPE6
#define motor0_b__0__MASK 0x40u
#define motor0_b__0__PC CYREG_PRT1_PC6
#define motor0_b__0__PORT 1u
#define motor0_b__0__SHIFT 6u
#define motor0_b__AG CYREG_PRT1_AG
#define motor0_b__AMUX CYREG_PRT1_AMUX
#define motor0_b__BIE CYREG_PRT1_BIE
#define motor0_b__BIT_MASK CYREG_PRT1_BIT_MASK
#define motor0_b__BYP CYREG_PRT1_BYP
#define motor0_b__CTL CYREG_PRT1_CTL
#define motor0_b__DM0 CYREG_PRT1_DM0
#define motor0_b__DM1 CYREG_PRT1_DM1
#define motor0_b__DM2 CYREG_PRT1_DM2
#define motor0_b__DR CYREG_PRT1_DR
#define motor0_b__INP_DIS CYREG_PRT1_INP_DIS
#define motor0_b__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define motor0_b__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define motor0_b__LCD_EN CYREG_PRT1_LCD_EN
#define motor0_b__MASK 0x40u
#define motor0_b__PORT 1u
#define motor0_b__PRT CYREG_PRT1_PRT
#define motor0_b__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define motor0_b__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define motor0_b__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define motor0_b__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define motor0_b__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define motor0_b__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define motor0_b__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define motor0_b__PS CYREG_PRT1_PS
#define motor0_b__SHIFT 6u
#define motor0_b__SLW CYREG_PRT1_SLW

/* motor1_a */
#define motor1_a__0__INTTYPE CYREG_PICU6_INTTYPE1
#define motor1_a__0__MASK 0x02u
#define motor1_a__0__PC CYREG_PRT6_PC1
#define motor1_a__0__PORT 6u
#define motor1_a__0__SHIFT 1u
#define motor1_a__AG CYREG_PRT6_AG
#define motor1_a__AMUX CYREG_PRT6_AMUX
#define motor1_a__BIE CYREG_PRT6_BIE
#define motor1_a__BIT_MASK CYREG_PRT6_BIT_MASK
#define motor1_a__BYP CYREG_PRT6_BYP
#define motor1_a__CTL CYREG_PRT6_CTL
#define motor1_a__DM0 CYREG_PRT6_DM0
#define motor1_a__DM1 CYREG_PRT6_DM1
#define motor1_a__DM2 CYREG_PRT6_DM2
#define motor1_a__DR CYREG_PRT6_DR
#define motor1_a__INP_DIS CYREG_PRT6_INP_DIS
#define motor1_a__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define motor1_a__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define motor1_a__LCD_EN CYREG_PRT6_LCD_EN
#define motor1_a__MASK 0x02u
#define motor1_a__PORT 6u
#define motor1_a__PRT CYREG_PRT6_PRT
#define motor1_a__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define motor1_a__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define motor1_a__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define motor1_a__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define motor1_a__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define motor1_a__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define motor1_a__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define motor1_a__PS CYREG_PRT6_PS
#define motor1_a__SHIFT 1u
#define motor1_a__SLW CYREG_PRT6_SLW

/* motor1_b */
#define motor1_b__0__INTTYPE CYREG_PICU15_INTTYPE4
#define motor1_b__0__MASK 0x10u
#define motor1_b__0__PC CYREG_IO_PC_PRT15_PC4
#define motor1_b__0__PORT 15u
#define motor1_b__0__SHIFT 4u
#define motor1_b__AG CYREG_PRT15_AG
#define motor1_b__AMUX CYREG_PRT15_AMUX
#define motor1_b__BIE CYREG_PRT15_BIE
#define motor1_b__BIT_MASK CYREG_PRT15_BIT_MASK
#define motor1_b__BYP CYREG_PRT15_BYP
#define motor1_b__CTL CYREG_PRT15_CTL
#define motor1_b__DM0 CYREG_PRT15_DM0
#define motor1_b__DM1 CYREG_PRT15_DM1
#define motor1_b__DM2 CYREG_PRT15_DM2
#define motor1_b__DR CYREG_PRT15_DR
#define motor1_b__INP_DIS CYREG_PRT15_INP_DIS
#define motor1_b__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define motor1_b__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define motor1_b__LCD_EN CYREG_PRT15_LCD_EN
#define motor1_b__MASK 0x10u
#define motor1_b__PORT 15u
#define motor1_b__PRT CYREG_PRT15_PRT
#define motor1_b__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define motor1_b__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define motor1_b__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define motor1_b__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define motor1_b__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define motor1_b__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define motor1_b__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define motor1_b__PS CYREG_PRT15_PS
#define motor1_b__SHIFT 4u
#define motor1_b__SLW CYREG_PRT15_SLW

/* psoc_nop */
#define psoc_nop__0__INTTYPE CYREG_PICU3_INTTYPE0
#define psoc_nop__0__MASK 0x01u
#define psoc_nop__0__PC CYREG_PRT3_PC0
#define psoc_nop__0__PORT 3u
#define psoc_nop__0__SHIFT 0u
#define psoc_nop__AG CYREG_PRT3_AG
#define psoc_nop__AMUX CYREG_PRT3_AMUX
#define psoc_nop__BIE CYREG_PRT3_BIE
#define psoc_nop__BIT_MASK CYREG_PRT3_BIT_MASK
#define psoc_nop__BYP CYREG_PRT3_BYP
#define psoc_nop__CTL CYREG_PRT3_CTL
#define psoc_nop__DM0 CYREG_PRT3_DM0
#define psoc_nop__DM1 CYREG_PRT3_DM1
#define psoc_nop__DM2 CYREG_PRT3_DM2
#define psoc_nop__DR CYREG_PRT3_DR
#define psoc_nop__INP_DIS CYREG_PRT3_INP_DIS
#define psoc_nop__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define psoc_nop__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define psoc_nop__LCD_EN CYREG_PRT3_LCD_EN
#define psoc_nop__MASK 0x01u
#define psoc_nop__PORT 3u
#define psoc_nop__PRT CYREG_PRT3_PRT
#define psoc_nop__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define psoc_nop__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define psoc_nop__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define psoc_nop__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define psoc_nop__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define psoc_nop__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define psoc_nop__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define psoc_nop__PS CYREG_PRT3_PS
#define psoc_nop__SHIFT 0u
#define psoc_nop__SLW CYREG_PRT3_SLW

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x02u
#define ADC_SAR_1_IRQ__INTC_NUMBER 1u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x03u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x08u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x08u

/* FirstLine */
#define FirstLine__0__INTTYPE CYREG_PICU0_INTTYPE4
#define FirstLine__0__MASK 0x10u
#define FirstLine__0__PC CYREG_PRT0_PC4
#define FirstLine__0__PORT 0u
#define FirstLine__0__SHIFT 4u
#define FirstLine__AG CYREG_PRT0_AG
#define FirstLine__AMUX CYREG_PRT0_AMUX
#define FirstLine__BIE CYREG_PRT0_BIE
#define FirstLine__BIT_MASK CYREG_PRT0_BIT_MASK
#define FirstLine__BYP CYREG_PRT0_BYP
#define FirstLine__CTL CYREG_PRT0_CTL
#define FirstLine__DM0 CYREG_PRT0_DM0
#define FirstLine__DM1 CYREG_PRT0_DM1
#define FirstLine__DM2 CYREG_PRT0_DM2
#define FirstLine__DR CYREG_PRT0_DR
#define FirstLine__INP_DIS CYREG_PRT0_INP_DIS
#define FirstLine__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define FirstLine__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define FirstLine__LCD_EN CYREG_PRT0_LCD_EN
#define FirstLine__MASK 0x10u
#define FirstLine__PORT 0u
#define FirstLine__PRT CYREG_PRT0_PRT
#define FirstLine__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define FirstLine__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define FirstLine__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define FirstLine__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define FirstLine__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define FirstLine__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define FirstLine__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define FirstLine__PS CYREG_PRT0_PS
#define FirstLine__SHIFT 4u
#define FirstLine__SLW CYREG_PRT0_SLW

/* Timer_PWM_TimerUDB */
#define Timer_PWM_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_PWM_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_PWM_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Timer_PWM_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Timer_PWM_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_PWM_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_PWM_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_PWM_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_PWM_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_PWM_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define Timer_PWM_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Timer_PWM_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Timer_PWM_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Timer_PWM_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define Timer_PWM_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define Timer_PWM_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB03_A0
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB03_A1
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB03_D0
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB03_D1
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB03_F0
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB03_F1
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Timer_PWM_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* USBUART_1_arb_int */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7u
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7u
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW

/* USBUART_1_Dp */
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6u
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6u
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x04u
#define USBUART_1_ep_1__INTC_NUMBER 2u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x08u
#define USBUART_1_ep_2__INTC_NUMBER 3u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x10u
#define USBUART_1_ep_3__INTC_NUMBER 4u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* V_battery */
#define V_battery__0__INTTYPE CYREG_PICU0_INTTYPE3
#define V_battery__0__MASK 0x08u
#define V_battery__0__PC CYREG_PRT0_PC3
#define V_battery__0__PORT 0u
#define V_battery__0__SHIFT 3u
#define V_battery__AG CYREG_PRT0_AG
#define V_battery__AMUX CYREG_PRT0_AMUX
#define V_battery__BIE CYREG_PRT0_BIE
#define V_battery__BIT_MASK CYREG_PRT0_BIT_MASK
#define V_battery__BYP CYREG_PRT0_BYP
#define V_battery__CTL CYREG_PRT0_CTL
#define V_battery__DM0 CYREG_PRT0_DM0
#define V_battery__DM1 CYREG_PRT0_DM1
#define V_battery__DM2 CYREG_PRT0_DM2
#define V_battery__DR CYREG_PRT0_DR
#define V_battery__INP_DIS CYREG_PRT0_INP_DIS
#define V_battery__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define V_battery__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define V_battery__LCD_EN CYREG_PRT0_LCD_EN
#define V_battery__MASK 0x08u
#define V_battery__PORT 0u
#define V_battery__PRT CYREG_PRT0_PRT
#define V_battery__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define V_battery__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define V_battery__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define V_battery__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define V_battery__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define V_battery__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define V_battery__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define V_battery__PS CYREG_PRT0_PS
#define V_battery__SHIFT 3u
#define V_battery__SLW CYREG_PRT0_SLW

/* BMP_SW0_RF */
#define BMP_SW0_RF__0__INTTYPE CYREG_PICU2_INTTYPE2
#define BMP_SW0_RF__0__MASK 0x04u
#define BMP_SW0_RF__0__PC CYREG_PRT2_PC2
#define BMP_SW0_RF__0__PORT 2u
#define BMP_SW0_RF__0__SHIFT 2u
#define BMP_SW0_RF__AG CYREG_PRT2_AG
#define BMP_SW0_RF__AMUX CYREG_PRT2_AMUX
#define BMP_SW0_RF__BIE CYREG_PRT2_BIE
#define BMP_SW0_RF__BIT_MASK CYREG_PRT2_BIT_MASK
#define BMP_SW0_RF__BYP CYREG_PRT2_BYP
#define BMP_SW0_RF__CTL CYREG_PRT2_CTL
#define BMP_SW0_RF__DM0 CYREG_PRT2_DM0
#define BMP_SW0_RF__DM1 CYREG_PRT2_DM1
#define BMP_SW0_RF__DM2 CYREG_PRT2_DM2
#define BMP_SW0_RF__DR CYREG_PRT2_DR
#define BMP_SW0_RF__INP_DIS CYREG_PRT2_INP_DIS
#define BMP_SW0_RF__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define BMP_SW0_RF__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define BMP_SW0_RF__LCD_EN CYREG_PRT2_LCD_EN
#define BMP_SW0_RF__MASK 0x04u
#define BMP_SW0_RF__PORT 2u
#define BMP_SW0_RF__PRT CYREG_PRT2_PRT
#define BMP_SW0_RF__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define BMP_SW0_RF__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define BMP_SW0_RF__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define BMP_SW0_RF__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define BMP_SW0_RF__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define BMP_SW0_RF__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define BMP_SW0_RF__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define BMP_SW0_RF__PS CYREG_PRT2_PS
#define BMP_SW0_RF__SHIFT 2u
#define BMP_SW0_RF__SLW CYREG_PRT2_SLW

/* BMP_SW1_FR */
#define BMP_SW1_FR__0__INTTYPE CYREG_PICU2_INTTYPE3
#define BMP_SW1_FR__0__MASK 0x08u
#define BMP_SW1_FR__0__PC CYREG_PRT2_PC3
#define BMP_SW1_FR__0__PORT 2u
#define BMP_SW1_FR__0__SHIFT 3u
#define BMP_SW1_FR__AG CYREG_PRT2_AG
#define BMP_SW1_FR__AMUX CYREG_PRT2_AMUX
#define BMP_SW1_FR__BIE CYREG_PRT2_BIE
#define BMP_SW1_FR__BIT_MASK CYREG_PRT2_BIT_MASK
#define BMP_SW1_FR__BYP CYREG_PRT2_BYP
#define BMP_SW1_FR__CTL CYREG_PRT2_CTL
#define BMP_SW1_FR__DM0 CYREG_PRT2_DM0
#define BMP_SW1_FR__DM1 CYREG_PRT2_DM1
#define BMP_SW1_FR__DM2 CYREG_PRT2_DM2
#define BMP_SW1_FR__DR CYREG_PRT2_DR
#define BMP_SW1_FR__INP_DIS CYREG_PRT2_INP_DIS
#define BMP_SW1_FR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define BMP_SW1_FR__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define BMP_SW1_FR__LCD_EN CYREG_PRT2_LCD_EN
#define BMP_SW1_FR__MASK 0x08u
#define BMP_SW1_FR__PORT 2u
#define BMP_SW1_FR__PRT CYREG_PRT2_PRT
#define BMP_SW1_FR__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define BMP_SW1_FR__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define BMP_SW1_FR__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define BMP_SW1_FR__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define BMP_SW1_FR__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define BMP_SW1_FR__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define BMP_SW1_FR__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define BMP_SW1_FR__PS CYREG_PRT2_PS
#define BMP_SW1_FR__SHIFT 3u
#define BMP_SW1_FR__SLW CYREG_PRT2_SLW

/* BMP_SW2_FL */
#define BMP_SW2_FL__0__INTTYPE CYREG_PICU4_INTTYPE6
#define BMP_SW2_FL__0__MASK 0x40u
#define BMP_SW2_FL__0__PC CYREG_PRT4_PC6
#define BMP_SW2_FL__0__PORT 4u
#define BMP_SW2_FL__0__SHIFT 6u
#define BMP_SW2_FL__AG CYREG_PRT4_AG
#define BMP_SW2_FL__AMUX CYREG_PRT4_AMUX
#define BMP_SW2_FL__BIE CYREG_PRT4_BIE
#define BMP_SW2_FL__BIT_MASK CYREG_PRT4_BIT_MASK
#define BMP_SW2_FL__BYP CYREG_PRT4_BYP
#define BMP_SW2_FL__CTL CYREG_PRT4_CTL
#define BMP_SW2_FL__DM0 CYREG_PRT4_DM0
#define BMP_SW2_FL__DM1 CYREG_PRT4_DM1
#define BMP_SW2_FL__DM2 CYREG_PRT4_DM2
#define BMP_SW2_FL__DR CYREG_PRT4_DR
#define BMP_SW2_FL__INP_DIS CYREG_PRT4_INP_DIS
#define BMP_SW2_FL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define BMP_SW2_FL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define BMP_SW2_FL__LCD_EN CYREG_PRT4_LCD_EN
#define BMP_SW2_FL__MASK 0x40u
#define BMP_SW2_FL__PORT 4u
#define BMP_SW2_FL__PRT CYREG_PRT4_PRT
#define BMP_SW2_FL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define BMP_SW2_FL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define BMP_SW2_FL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define BMP_SW2_FL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define BMP_SW2_FL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define BMP_SW2_FL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define BMP_SW2_FL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define BMP_SW2_FL__PS CYREG_PRT4_PS
#define BMP_SW2_FL__SHIFT 6u
#define BMP_SW2_FL__SLW CYREG_PRT4_SLW

/* BMP_SW3_LF */
#define BMP_SW3_LF__0__INTTYPE CYREG_PICU4_INTTYPE7
#define BMP_SW3_LF__0__MASK 0x80u
#define BMP_SW3_LF__0__PC CYREG_PRT4_PC7
#define BMP_SW3_LF__0__PORT 4u
#define BMP_SW3_LF__0__SHIFT 7u
#define BMP_SW3_LF__AG CYREG_PRT4_AG
#define BMP_SW3_LF__AMUX CYREG_PRT4_AMUX
#define BMP_SW3_LF__BIE CYREG_PRT4_BIE
#define BMP_SW3_LF__BIT_MASK CYREG_PRT4_BIT_MASK
#define BMP_SW3_LF__BYP CYREG_PRT4_BYP
#define BMP_SW3_LF__CTL CYREG_PRT4_CTL
#define BMP_SW3_LF__DM0 CYREG_PRT4_DM0
#define BMP_SW3_LF__DM1 CYREG_PRT4_DM1
#define BMP_SW3_LF__DM2 CYREG_PRT4_DM2
#define BMP_SW3_LF__DR CYREG_PRT4_DR
#define BMP_SW3_LF__INP_DIS CYREG_PRT4_INP_DIS
#define BMP_SW3_LF__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define BMP_SW3_LF__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define BMP_SW3_LF__LCD_EN CYREG_PRT4_LCD_EN
#define BMP_SW3_LF__MASK 0x80u
#define BMP_SW3_LF__PORT 4u
#define BMP_SW3_LF__PRT CYREG_PRT4_PRT
#define BMP_SW3_LF__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define BMP_SW3_LF__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define BMP_SW3_LF__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define BMP_SW3_LF__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define BMP_SW3_LF__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define BMP_SW3_LF__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define BMP_SW3_LF__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define BMP_SW3_LF__PS CYREG_PRT4_PS
#define BMP_SW3_LF__SHIFT 7u
#define BMP_SW3_LF__SLW CYREG_PRT4_SLW

/* BMP_SW4_LR */
#define BMP_SW4_LR__0__INTTYPE CYREG_PICU12_INTTYPE6
#define BMP_SW4_LR__0__MASK 0x40u
#define BMP_SW4_LR__0__PC CYREG_PRT12_PC6
#define BMP_SW4_LR__0__PORT 12u
#define BMP_SW4_LR__0__SHIFT 6u
#define BMP_SW4_LR__AG CYREG_PRT12_AG
#define BMP_SW4_LR__BIE CYREG_PRT12_BIE
#define BMP_SW4_LR__BIT_MASK CYREG_PRT12_BIT_MASK
#define BMP_SW4_LR__BYP CYREG_PRT12_BYP
#define BMP_SW4_LR__DM0 CYREG_PRT12_DM0
#define BMP_SW4_LR__DM1 CYREG_PRT12_DM1
#define BMP_SW4_LR__DM2 CYREG_PRT12_DM2
#define BMP_SW4_LR__DR CYREG_PRT12_DR
#define BMP_SW4_LR__INP_DIS CYREG_PRT12_INP_DIS
#define BMP_SW4_LR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define BMP_SW4_LR__MASK 0x40u
#define BMP_SW4_LR__PORT 12u
#define BMP_SW4_LR__PRT CYREG_PRT12_PRT
#define BMP_SW4_LR__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BMP_SW4_LR__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BMP_SW4_LR__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BMP_SW4_LR__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BMP_SW4_LR__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BMP_SW4_LR__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BMP_SW4_LR__PS CYREG_PRT12_PS
#define BMP_SW4_LR__SHIFT 6u
#define BMP_SW4_LR__SIO_CFG CYREG_PRT12_SIO_CFG
#define BMP_SW4_LR__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BMP_SW4_LR__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BMP_SW4_LR__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BMP_SW4_LR__SLW CYREG_PRT12_SLW

/* BMP_SW5_RL */
#define BMP_SW5_RL__0__INTTYPE CYREG_PICU1_INTTYPE7
#define BMP_SW5_RL__0__MASK 0x80u
#define BMP_SW5_RL__0__PC CYREG_PRT1_PC7
#define BMP_SW5_RL__0__PORT 1u
#define BMP_SW5_RL__0__SHIFT 7u
#define BMP_SW5_RL__AG CYREG_PRT1_AG
#define BMP_SW5_RL__AMUX CYREG_PRT1_AMUX
#define BMP_SW5_RL__BIE CYREG_PRT1_BIE
#define BMP_SW5_RL__BIT_MASK CYREG_PRT1_BIT_MASK
#define BMP_SW5_RL__BYP CYREG_PRT1_BYP
#define BMP_SW5_RL__CTL CYREG_PRT1_CTL
#define BMP_SW5_RL__DM0 CYREG_PRT1_DM0
#define BMP_SW5_RL__DM1 CYREG_PRT1_DM1
#define BMP_SW5_RL__DM2 CYREG_PRT1_DM2
#define BMP_SW5_RL__DR CYREG_PRT1_DR
#define BMP_SW5_RL__INP_DIS CYREG_PRT1_INP_DIS
#define BMP_SW5_RL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define BMP_SW5_RL__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define BMP_SW5_RL__LCD_EN CYREG_PRT1_LCD_EN
#define BMP_SW5_RL__MASK 0x80u
#define BMP_SW5_RL__PORT 1u
#define BMP_SW5_RL__PRT CYREG_PRT1_PRT
#define BMP_SW5_RL__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define BMP_SW5_RL__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define BMP_SW5_RL__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define BMP_SW5_RL__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define BMP_SW5_RL__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define BMP_SW5_RL__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define BMP_SW5_RL__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define BMP_SW5_RL__PS CYREG_PRT1_PS
#define BMP_SW5_RL__SHIFT 7u
#define BMP_SW5_RL__SLW CYREG_PRT1_SLW

/* BMP_SW6_RR */
#define BMP_SW6_RR__0__INTTYPE CYREG_PICU3_INTTYPE4
#define BMP_SW6_RR__0__MASK 0x10u
#define BMP_SW6_RR__0__PC CYREG_PRT3_PC4
#define BMP_SW6_RR__0__PORT 3u
#define BMP_SW6_RR__0__SHIFT 4u
#define BMP_SW6_RR__AG CYREG_PRT3_AG
#define BMP_SW6_RR__AMUX CYREG_PRT3_AMUX
#define BMP_SW6_RR__BIE CYREG_PRT3_BIE
#define BMP_SW6_RR__BIT_MASK CYREG_PRT3_BIT_MASK
#define BMP_SW6_RR__BYP CYREG_PRT3_BYP
#define BMP_SW6_RR__CTL CYREG_PRT3_CTL
#define BMP_SW6_RR__DM0 CYREG_PRT3_DM0
#define BMP_SW6_RR__DM1 CYREG_PRT3_DM1
#define BMP_SW6_RR__DM2 CYREG_PRT3_DM2
#define BMP_SW6_RR__DR CYREG_PRT3_DR
#define BMP_SW6_RR__INP_DIS CYREG_PRT3_INP_DIS
#define BMP_SW6_RR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define BMP_SW6_RR__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define BMP_SW6_RR__LCD_EN CYREG_PRT3_LCD_EN
#define BMP_SW6_RR__MASK 0x10u
#define BMP_SW6_RR__PORT 3u
#define BMP_SW6_RR__PRT CYREG_PRT3_PRT
#define BMP_SW6_RR__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define BMP_SW6_RR__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define BMP_SW6_RR__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define BMP_SW6_RR__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define BMP_SW6_RR__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define BMP_SW6_RR__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define BMP_SW6_RR__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define BMP_SW6_RR__PS CYREG_PRT3_PS
#define BMP_SW6_RR__SHIFT 4u
#define BMP_SW6_RR__SLW CYREG_PRT3_SLW

/* CycleStart */
#define CycleStart__0__INTTYPE CYREG_PICU0_INTTYPE5
#define CycleStart__0__MASK 0x20u
#define CycleStart__0__PC CYREG_PRT0_PC5
#define CycleStart__0__PORT 0u
#define CycleStart__0__SHIFT 5u
#define CycleStart__AG CYREG_PRT0_AG
#define CycleStart__AMUX CYREG_PRT0_AMUX
#define CycleStart__BIE CYREG_PRT0_BIE
#define CycleStart__BIT_MASK CYREG_PRT0_BIT_MASK
#define CycleStart__BYP CYREG_PRT0_BYP
#define CycleStart__CTL CYREG_PRT0_CTL
#define CycleStart__DM0 CYREG_PRT0_DM0
#define CycleStart__DM1 CYREG_PRT0_DM1
#define CycleStart__DM2 CYREG_PRT0_DM2
#define CycleStart__DR CYREG_PRT0_DR
#define CycleStart__INP_DIS CYREG_PRT0_INP_DIS
#define CycleStart__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CycleStart__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CycleStart__LCD_EN CYREG_PRT0_LCD_EN
#define CycleStart__MASK 0x20u
#define CycleStart__PORT 0u
#define CycleStart__PRT CYREG_PRT0_PRT
#define CycleStart__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CycleStart__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CycleStart__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CycleStart__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CycleStart__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CycleStart__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CycleStart__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CycleStart__PS CYREG_PRT0_PS
#define CycleStart__SHIFT 5u
#define CycleStart__SLW CYREG_PRT0_SLW

/* Dist3_Rear */
#define Dist3_Rear__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Dist3_Rear__0__MASK 0x08u
#define Dist3_Rear__0__PC CYREG_PRT4_PC3
#define Dist3_Rear__0__PORT 4u
#define Dist3_Rear__0__SHIFT 3u
#define Dist3_Rear__AG CYREG_PRT4_AG
#define Dist3_Rear__AMUX CYREG_PRT4_AMUX
#define Dist3_Rear__BIE CYREG_PRT4_BIE
#define Dist3_Rear__BIT_MASK CYREG_PRT4_BIT_MASK
#define Dist3_Rear__BYP CYREG_PRT4_BYP
#define Dist3_Rear__CTL CYREG_PRT4_CTL
#define Dist3_Rear__DM0 CYREG_PRT4_DM0
#define Dist3_Rear__DM1 CYREG_PRT4_DM1
#define Dist3_Rear__DM2 CYREG_PRT4_DM2
#define Dist3_Rear__DR CYREG_PRT4_DR
#define Dist3_Rear__INP_DIS CYREG_PRT4_INP_DIS
#define Dist3_Rear__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Dist3_Rear__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Dist3_Rear__LCD_EN CYREG_PRT4_LCD_EN
#define Dist3_Rear__MASK 0x08u
#define Dist3_Rear__PORT 4u
#define Dist3_Rear__PRT CYREG_PRT4_PRT
#define Dist3_Rear__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Dist3_Rear__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Dist3_Rear__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Dist3_Rear__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Dist3_Rear__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Dist3_Rear__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Dist3_Rear__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Dist3_Rear__PS CYREG_PRT4_PS
#define Dist3_Rear__SHIFT 3u
#define Dist3_Rear__SLW CYREG_PRT4_SLW

/* Dist6_PVM1 */
#define Dist6_PVM1__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Dist6_PVM1__0__MASK 0x01u
#define Dist6_PVM1__0__PC CYREG_PRT4_PC0
#define Dist6_PVM1__0__PORT 4u
#define Dist6_PVM1__0__SHIFT 0u
#define Dist6_PVM1__AG CYREG_PRT4_AG
#define Dist6_PVM1__AMUX CYREG_PRT4_AMUX
#define Dist6_PVM1__BIE CYREG_PRT4_BIE
#define Dist6_PVM1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Dist6_PVM1__BYP CYREG_PRT4_BYP
#define Dist6_PVM1__CTL CYREG_PRT4_CTL
#define Dist6_PVM1__DM0 CYREG_PRT4_DM0
#define Dist6_PVM1__DM1 CYREG_PRT4_DM1
#define Dist6_PVM1__DM2 CYREG_PRT4_DM2
#define Dist6_PVM1__DR CYREG_PRT4_DR
#define Dist6_PVM1__INP_DIS CYREG_PRT4_INP_DIS
#define Dist6_PVM1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Dist6_PVM1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Dist6_PVM1__LCD_EN CYREG_PRT4_LCD_EN
#define Dist6_PVM1__MASK 0x01u
#define Dist6_PVM1__PORT 4u
#define Dist6_PVM1__PRT CYREG_PRT4_PRT
#define Dist6_PVM1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Dist6_PVM1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Dist6_PVM1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Dist6_PVM1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Dist6_PVM1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Dist6_PVM1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Dist6_PVM1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Dist6_PVM1__PS CYREG_PRT4_PS
#define Dist6_PVM1__SHIFT 0u
#define Dist6_PVM1__SLW CYREG_PRT4_SLW

/* Dist1_Front */
#define Dist1_Front__0__INTTYPE CYREG_PICU4_INTTYPE5
#define Dist1_Front__0__MASK 0x20u
#define Dist1_Front__0__PC CYREG_PRT4_PC5
#define Dist1_Front__0__PORT 4u
#define Dist1_Front__0__SHIFT 5u
#define Dist1_Front__AG CYREG_PRT4_AG
#define Dist1_Front__AMUX CYREG_PRT4_AMUX
#define Dist1_Front__BIE CYREG_PRT4_BIE
#define Dist1_Front__BIT_MASK CYREG_PRT4_BIT_MASK
#define Dist1_Front__BYP CYREG_PRT4_BYP
#define Dist1_Front__CTL CYREG_PRT4_CTL
#define Dist1_Front__DM0 CYREG_PRT4_DM0
#define Dist1_Front__DM1 CYREG_PRT4_DM1
#define Dist1_Front__DM2 CYREG_PRT4_DM2
#define Dist1_Front__DR CYREG_PRT4_DR
#define Dist1_Front__INP_DIS CYREG_PRT4_INP_DIS
#define Dist1_Front__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Dist1_Front__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Dist1_Front__LCD_EN CYREG_PRT4_LCD_EN
#define Dist1_Front__MASK 0x20u
#define Dist1_Front__PORT 4u
#define Dist1_Front__PRT CYREG_PRT4_PRT
#define Dist1_Front__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Dist1_Front__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Dist1_Front__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Dist1_Front__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Dist1_Front__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Dist1_Front__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Dist1_Front__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Dist1_Front__PS CYREG_PRT4_PS
#define Dist1_Front__SHIFT 5u
#define Dist1_Front__SLW CYREG_PRT4_SLW

/* MOTOR_FAULT */
#define MOTOR_FAULT__0__INTTYPE CYREG_PICU2_INTTYPE0
#define MOTOR_FAULT__0__MASK 0x01u
#define MOTOR_FAULT__0__PC CYREG_PRT2_PC0
#define MOTOR_FAULT__0__PORT 2u
#define MOTOR_FAULT__0__SHIFT 0u
#define MOTOR_FAULT__AG CYREG_PRT2_AG
#define MOTOR_FAULT__AMUX CYREG_PRT2_AMUX
#define MOTOR_FAULT__BIE CYREG_PRT2_BIE
#define MOTOR_FAULT__BIT_MASK CYREG_PRT2_BIT_MASK
#define MOTOR_FAULT__BYP CYREG_PRT2_BYP
#define MOTOR_FAULT__CTL CYREG_PRT2_CTL
#define MOTOR_FAULT__DM0 CYREG_PRT2_DM0
#define MOTOR_FAULT__DM1 CYREG_PRT2_DM1
#define MOTOR_FAULT__DM2 CYREG_PRT2_DM2
#define MOTOR_FAULT__DR CYREG_PRT2_DR
#define MOTOR_FAULT__INP_DIS CYREG_PRT2_INP_DIS
#define MOTOR_FAULT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MOTOR_FAULT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MOTOR_FAULT__LCD_EN CYREG_PRT2_LCD_EN
#define MOTOR_FAULT__MASK 0x01u
#define MOTOR_FAULT__PORT 2u
#define MOTOR_FAULT__PRT CYREG_PRT2_PRT
#define MOTOR_FAULT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MOTOR_FAULT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MOTOR_FAULT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MOTOR_FAULT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MOTOR_FAULT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MOTOR_FAULT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MOTOR_FAULT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MOTOR_FAULT__PS CYREG_PRT2_PS
#define MOTOR_FAULT__SHIFT 0u
#define MOTOR_FAULT__SLW CYREG_PRT2_SLW

/* Sonr_TRG_x4 */
#define Sonr_TRG_x4__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Sonr_TRG_x4__0__MASK 0x10u
#define Sonr_TRG_x4__0__PC CYREG_PRT12_PC4
#define Sonr_TRG_x4__0__PORT 12u
#define Sonr_TRG_x4__0__SHIFT 4u
#define Sonr_TRG_x4__AG CYREG_PRT12_AG
#define Sonr_TRG_x4__BIE CYREG_PRT12_BIE
#define Sonr_TRG_x4__BIT_MASK CYREG_PRT12_BIT_MASK
#define Sonr_TRG_x4__BYP CYREG_PRT12_BYP
#define Sonr_TRG_x4__DM0 CYREG_PRT12_DM0
#define Sonr_TRG_x4__DM1 CYREG_PRT12_DM1
#define Sonr_TRG_x4__DM2 CYREG_PRT12_DM2
#define Sonr_TRG_x4__DR CYREG_PRT12_DR
#define Sonr_TRG_x4__INP_DIS CYREG_PRT12_INP_DIS
#define Sonr_TRG_x4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Sonr_TRG_x4__MASK 0x10u
#define Sonr_TRG_x4__PORT 12u
#define Sonr_TRG_x4__PRT CYREG_PRT12_PRT
#define Sonr_TRG_x4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Sonr_TRG_x4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Sonr_TRG_x4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Sonr_TRG_x4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Sonr_TRG_x4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Sonr_TRG_x4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Sonr_TRG_x4__PS CYREG_PRT12_PS
#define Sonr_TRG_x4__SHIFT 4u
#define Sonr_TRG_x4__SIO_CFG CYREG_PRT12_SIO_CFG
#define Sonr_TRG_x4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Sonr_TRG_x4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Sonr_TRG_x4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Sonr_TRG_x4__SLW CYREG_PRT12_SLW

/* Timer_cycle_TimerUDB */
#define Timer_cycle_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_cycle_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_cycle_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_cycle_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Timer_cycle_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_cycle_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_cycle_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_cycle_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_cycle_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_cycle_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Timer_cycle_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_cycle_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_cycle_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_cycle_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define Timer_cycle_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define Timer_cycle_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_cycle_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* motor_enc_0 */
#define motor_enc_0_motor_enc_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define motor_enc_0_motor_enc_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define motor_enc_0_motor_enc_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define motor_enc_0_motor_enc_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define motor_enc_0_motor_enc_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define motor_enc_0_motor_enc_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define motor_enc_0_motor_enc_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define motor_enc_0_motor_enc_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define motor_enc_0_motor_enc_u0__A0_REG CYREG_B0_UDB08_A0
#define motor_enc_0_motor_enc_u0__A1_REG CYREG_B0_UDB08_A1
#define motor_enc_0_motor_enc_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define motor_enc_0_motor_enc_u0__D0_REG CYREG_B0_UDB08_D0
#define motor_enc_0_motor_enc_u0__D1_REG CYREG_B0_UDB08_D1
#define motor_enc_0_motor_enc_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define motor_enc_0_motor_enc_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define motor_enc_0_motor_enc_u0__F0_REG CYREG_B0_UDB08_F0
#define motor_enc_0_motor_enc_u0__F1_REG CYREG_B0_UDB08_F1
#define motor_enc_0_motor_enc_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define motor_enc_0_motor_enc_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define motor_enc_0_motor_enc_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define motor_enc_0_motor_enc_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define motor_enc_0_motor_enc_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define motor_enc_0_motor_enc_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define motor_enc_0_motor_enc_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define motor_enc_0_motor_enc_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define motor_enc_0_motor_enc_u1__A0_REG CYREG_B0_UDB09_A0
#define motor_enc_0_motor_enc_u1__A1_REG CYREG_B0_UDB09_A1
#define motor_enc_0_motor_enc_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define motor_enc_0_motor_enc_u1__D0_REG CYREG_B0_UDB09_D0
#define motor_enc_0_motor_enc_u1__D1_REG CYREG_B0_UDB09_D1
#define motor_enc_0_motor_enc_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define motor_enc_0_motor_enc_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define motor_enc_0_motor_enc_u1__F0_REG CYREG_B0_UDB09_F0
#define motor_enc_0_motor_enc_u1__F1_REG CYREG_B0_UDB09_F1

/* motor_enc_1 */
#define motor_enc_1_motor_enc_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define motor_enc_1_motor_enc_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define motor_enc_1_motor_enc_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define motor_enc_1_motor_enc_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define motor_enc_1_motor_enc_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define motor_enc_1_motor_enc_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define motor_enc_1_motor_enc_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define motor_enc_1_motor_enc_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define motor_enc_1_motor_enc_u0__A0_REG CYREG_B0_UDB04_A0
#define motor_enc_1_motor_enc_u0__A1_REG CYREG_B0_UDB04_A1
#define motor_enc_1_motor_enc_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define motor_enc_1_motor_enc_u0__D0_REG CYREG_B0_UDB04_D0
#define motor_enc_1_motor_enc_u0__D1_REG CYREG_B0_UDB04_D1
#define motor_enc_1_motor_enc_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define motor_enc_1_motor_enc_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define motor_enc_1_motor_enc_u0__F0_REG CYREG_B0_UDB04_F0
#define motor_enc_1_motor_enc_u0__F1_REG CYREG_B0_UDB04_F1
#define motor_enc_1_motor_enc_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define motor_enc_1_motor_enc_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define motor_enc_1_motor_enc_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define motor_enc_1_motor_enc_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define motor_enc_1_motor_enc_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define motor_enc_1_motor_enc_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define motor_enc_1_motor_enc_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define motor_enc_1_motor_enc_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define motor_enc_1_motor_enc_u1__A0_REG CYREG_B0_UDB05_A0
#define motor_enc_1_motor_enc_u1__A1_REG CYREG_B0_UDB05_A1
#define motor_enc_1_motor_enc_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define motor_enc_1_motor_enc_u1__D0_REG CYREG_B0_UDB05_D0
#define motor_enc_1_motor_enc_u1__D1_REG CYREG_B0_UDB05_D1
#define motor_enc_1_motor_enc_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define motor_enc_1_motor_enc_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define motor_enc_1_motor_enc_u1__F0_REG CYREG_B0_UDB05_F0
#define motor_enc_1_motor_enc_u1__F1_REG CYREG_B0_UDB05_F1

/* motor_enc_2 */
#define motor_enc_2_motor_enc_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define motor_enc_2_motor_enc_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define motor_enc_2_motor_enc_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define motor_enc_2_motor_enc_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define motor_enc_2_motor_enc_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define motor_enc_2_motor_enc_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define motor_enc_2_motor_enc_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define motor_enc_2_motor_enc_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define motor_enc_2_motor_enc_u0__A0_REG CYREG_B1_UDB10_A0
#define motor_enc_2_motor_enc_u0__A1_REG CYREG_B1_UDB10_A1
#define motor_enc_2_motor_enc_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define motor_enc_2_motor_enc_u0__D0_REG CYREG_B1_UDB10_D0
#define motor_enc_2_motor_enc_u0__D1_REG CYREG_B1_UDB10_D1
#define motor_enc_2_motor_enc_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define motor_enc_2_motor_enc_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define motor_enc_2_motor_enc_u0__F0_REG CYREG_B1_UDB10_F0
#define motor_enc_2_motor_enc_u0__F1_REG CYREG_B1_UDB10_F1
#define motor_enc_2_motor_enc_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define motor_enc_2_motor_enc_u1__A0_REG CYREG_B1_UDB11_A0
#define motor_enc_2_motor_enc_u1__A1_REG CYREG_B1_UDB11_A1
#define motor_enc_2_motor_enc_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define motor_enc_2_motor_enc_u1__D0_REG CYREG_B1_UDB11_D0
#define motor_enc_2_motor_enc_u1__D1_REG CYREG_B1_UDB11_D1
#define motor_enc_2_motor_enc_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define motor_enc_2_motor_enc_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define motor_enc_2_motor_enc_u1__F0_REG CYREG_B1_UDB11_F0
#define motor_enc_2_motor_enc_u1__F1_REG CYREG_B1_UDB11_F1

/* motor_enc_3 */
#define motor_enc_3_motor_enc_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define motor_enc_3_motor_enc_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define motor_enc_3_motor_enc_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define motor_enc_3_motor_enc_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define motor_enc_3_motor_enc_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define motor_enc_3_motor_enc_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define motor_enc_3_motor_enc_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define motor_enc_3_motor_enc_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define motor_enc_3_motor_enc_u0__A0_REG CYREG_B1_UDB06_A0
#define motor_enc_3_motor_enc_u0__A1_REG CYREG_B1_UDB06_A1
#define motor_enc_3_motor_enc_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define motor_enc_3_motor_enc_u0__D0_REG CYREG_B1_UDB06_D0
#define motor_enc_3_motor_enc_u0__D1_REG CYREG_B1_UDB06_D1
#define motor_enc_3_motor_enc_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define motor_enc_3_motor_enc_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define motor_enc_3_motor_enc_u0__F0_REG CYREG_B1_UDB06_F0
#define motor_enc_3_motor_enc_u0__F1_REG CYREG_B1_UDB06_F1
#define motor_enc_3_motor_enc_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define motor_enc_3_motor_enc_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define motor_enc_3_motor_enc_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define motor_enc_3_motor_enc_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define motor_enc_3_motor_enc_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define motor_enc_3_motor_enc_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define motor_enc_3_motor_enc_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define motor_enc_3_motor_enc_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define motor_enc_3_motor_enc_u1__A0_REG CYREG_B1_UDB07_A0
#define motor_enc_3_motor_enc_u1__A1_REG CYREG_B1_UDB07_A1
#define motor_enc_3_motor_enc_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define motor_enc_3_motor_enc_u1__D0_REG CYREG_B1_UDB07_D0
#define motor_enc_3_motor_enc_u1__D1_REG CYREG_B1_UDB07_D1
#define motor_enc_3_motor_enc_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define motor_enc_3_motor_enc_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define motor_enc_3_motor_enc_u1__F0_REG CYREG_B1_UDB07_F0
#define motor_enc_3_motor_enc_u1__F1_REG CYREG_B1_UDB07_F1
#define motor_enc_3_motor_enc_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define motor_enc_3_motor_enc_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x00u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x01u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x01u

/* dist8_SW_DET */
#define dist8_SW_DET__0__INTTYPE CYREG_PICU4_INTTYPE2
#define dist8_SW_DET__0__MASK 0x04u
#define dist8_SW_DET__0__PC CYREG_PRT4_PC2
#define dist8_SW_DET__0__PORT 4u
#define dist8_SW_DET__0__SHIFT 2u
#define dist8_SW_DET__AG CYREG_PRT4_AG
#define dist8_SW_DET__AMUX CYREG_PRT4_AMUX
#define dist8_SW_DET__BIE CYREG_PRT4_BIE
#define dist8_SW_DET__BIT_MASK CYREG_PRT4_BIT_MASK
#define dist8_SW_DET__BYP CYREG_PRT4_BYP
#define dist8_SW_DET__CTL CYREG_PRT4_CTL
#define dist8_SW_DET__DM0 CYREG_PRT4_DM0
#define dist8_SW_DET__DM1 CYREG_PRT4_DM1
#define dist8_SW_DET__DM2 CYREG_PRT4_DM2
#define dist8_SW_DET__DR CYREG_PRT4_DR
#define dist8_SW_DET__INP_DIS CYREG_PRT4_INP_DIS
#define dist8_SW_DET__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define dist8_SW_DET__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define dist8_SW_DET__LCD_EN CYREG_PRT4_LCD_EN
#define dist8_SW_DET__MASK 0x04u
#define dist8_SW_DET__PORT 4u
#define dist8_SW_DET__PRT CYREG_PRT4_PRT
#define dist8_SW_DET__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define dist8_SW_DET__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define dist8_SW_DET__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define dist8_SW_DET__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define dist8_SW_DET__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define dist8_SW_DET__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define dist8_SW_DET__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define dist8_SW_DET__PS CYREG_PRT4_PS
#define dist8_SW_DET__SHIFT 2u
#define dist8_SW_DET__SLW CYREG_PRT4_SLW

/* motor_en_reg */
#define motor_en_reg_Sync_ctrl_reg__0__MASK 0x01u
#define motor_en_reg_Sync_ctrl_reg__0__POS 0
#define motor_en_reg_Sync_ctrl_reg__1__MASK 0x02u
#define motor_en_reg_Sync_ctrl_reg__1__POS 1
#define motor_en_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define motor_en_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define motor_en_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define motor_en_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define motor_en_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define motor_en_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define motor_en_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define motor_en_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define motor_en_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define motor_en_reg_Sync_ctrl_reg__2__MASK 0x04u
#define motor_en_reg_Sync_ctrl_reg__2__POS 2
#define motor_en_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define motor_en_reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define motor_en_reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define motor_en_reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define motor_en_reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define motor_en_reg_Sync_ctrl_reg__MASK 0x07u
#define motor_en_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define motor_en_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define motor_en_reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* Dist4_PVM_CUR */
#define Dist4_PVM_CUR__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Dist4_PVM_CUR__0__MASK 0x40u
#define Dist4_PVM_CUR__0__PC CYREG_PRT3_PC6
#define Dist4_PVM_CUR__0__PORT 3u
#define Dist4_PVM_CUR__0__SHIFT 6u
#define Dist4_PVM_CUR__AG CYREG_PRT3_AG
#define Dist4_PVM_CUR__AMUX CYREG_PRT3_AMUX
#define Dist4_PVM_CUR__BIE CYREG_PRT3_BIE
#define Dist4_PVM_CUR__BIT_MASK CYREG_PRT3_BIT_MASK
#define Dist4_PVM_CUR__BYP CYREG_PRT3_BYP
#define Dist4_PVM_CUR__CTL CYREG_PRT3_CTL
#define Dist4_PVM_CUR__DM0 CYREG_PRT3_DM0
#define Dist4_PVM_CUR__DM1 CYREG_PRT3_DM1
#define Dist4_PVM_CUR__DM2 CYREG_PRT3_DM2
#define Dist4_PVM_CUR__DR CYREG_PRT3_DR
#define Dist4_PVM_CUR__INP_DIS CYREG_PRT3_INP_DIS
#define Dist4_PVM_CUR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Dist4_PVM_CUR__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Dist4_PVM_CUR__LCD_EN CYREG_PRT3_LCD_EN
#define Dist4_PVM_CUR__MASK 0x40u
#define Dist4_PVM_CUR__PORT 3u
#define Dist4_PVM_CUR__PRT CYREG_PRT3_PRT
#define Dist4_PVM_CUR__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Dist4_PVM_CUR__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Dist4_PVM_CUR__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Dist4_PVM_CUR__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Dist4_PVM_CUR__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Dist4_PVM_CUR__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Dist4_PVM_CUR__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Dist4_PVM_CUR__PS CYREG_PRT3_PS
#define Dist4_PVM_CUR__SHIFT 6u
#define Dist4_PVM_CUR__SLW CYREG_PRT3_SLW

/* SubCycleStart */
#define SubCycleStart__0__INTTYPE CYREG_PICU0_INTTYPE6
#define SubCycleStart__0__MASK 0x40u
#define SubCycleStart__0__PC CYREG_PRT0_PC6
#define SubCycleStart__0__PORT 0u
#define SubCycleStart__0__SHIFT 6u
#define SubCycleStart__AG CYREG_PRT0_AG
#define SubCycleStart__AMUX CYREG_PRT0_AMUX
#define SubCycleStart__BIE CYREG_PRT0_BIE
#define SubCycleStart__BIT_MASK CYREG_PRT0_BIT_MASK
#define SubCycleStart__BYP CYREG_PRT0_BYP
#define SubCycleStart__CTL CYREG_PRT0_CTL
#define SubCycleStart__DM0 CYREG_PRT0_DM0
#define SubCycleStart__DM1 CYREG_PRT0_DM1
#define SubCycleStart__DM2 CYREG_PRT0_DM2
#define SubCycleStart__DR CYREG_PRT0_DR
#define SubCycleStart__INP_DIS CYREG_PRT0_INP_DIS
#define SubCycleStart__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SubCycleStart__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SubCycleStart__LCD_EN CYREG_PRT0_LCD_EN
#define SubCycleStart__MASK 0x40u
#define SubCycleStart__PORT 0u
#define SubCycleStart__PRT CYREG_PRT0_PRT
#define SubCycleStart__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SubCycleStart__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SubCycleStart__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SubCycleStart__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SubCycleStart__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SubCycleStart__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SubCycleStart__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SubCycleStart__PS CYREG_PRT0_PS
#define SubCycleStart__SHIFT 6u
#define SubCycleStart__SLW CYREG_PRT0_SLW

/* sub_cycle_int */
#define sub_cycle_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define sub_cycle_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define sub_cycle_int__INTC_MASK 0x20000u
#define sub_cycle_int__INTC_NUMBER 17u
#define sub_cycle_int__INTC_PRIOR_NUM 7u
#define sub_cycle_int__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define sub_cycle_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define sub_cycle_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BMP_SW7_rightR */
#define BMP_SW7_rightR__0__INTTYPE CYREG_PICU3_INTTYPE3
#define BMP_SW7_rightR__0__MASK 0x08u
#define BMP_SW7_rightR__0__PC CYREG_PRT3_PC3
#define BMP_SW7_rightR__0__PORT 3u
#define BMP_SW7_rightR__0__SHIFT 3u
#define BMP_SW7_rightR__AG CYREG_PRT3_AG
#define BMP_SW7_rightR__AMUX CYREG_PRT3_AMUX
#define BMP_SW7_rightR__BIE CYREG_PRT3_BIE
#define BMP_SW7_rightR__BIT_MASK CYREG_PRT3_BIT_MASK
#define BMP_SW7_rightR__BYP CYREG_PRT3_BYP
#define BMP_SW7_rightR__CTL CYREG_PRT3_CTL
#define BMP_SW7_rightR__DM0 CYREG_PRT3_DM0
#define BMP_SW7_rightR__DM1 CYREG_PRT3_DM1
#define BMP_SW7_rightR__DM2 CYREG_PRT3_DM2
#define BMP_SW7_rightR__DR CYREG_PRT3_DR
#define BMP_SW7_rightR__INP_DIS CYREG_PRT3_INP_DIS
#define BMP_SW7_rightR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define BMP_SW7_rightR__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define BMP_SW7_rightR__LCD_EN CYREG_PRT3_LCD_EN
#define BMP_SW7_rightR__MASK 0x08u
#define BMP_SW7_rightR__PORT 3u
#define BMP_SW7_rightR__PRT CYREG_PRT3_PRT
#define BMP_SW7_rightR__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define BMP_SW7_rightR__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define BMP_SW7_rightR__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define BMP_SW7_rightR__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define BMP_SW7_rightR__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define BMP_SW7_rightR__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define BMP_SW7_rightR__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define BMP_SW7_rightR__PS CYREG_PRT3_PS
#define BMP_SW7_rightR__SHIFT 3u
#define BMP_SW7_rightR__SLW CYREG_PRT3_SLW

/* Timer_sub_cycle_TimerHW */
#define Timer_sub_cycle_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_sub_cycle_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_sub_cycle_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_sub_cycle_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_sub_cycle_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_sub_cycle_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_sub_cycle_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_sub_cycle_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_sub_cycle_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_sub_cycle_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_sub_cycle_TimerHW__PM_ACT_MSK 0x01u
#define Timer_sub_cycle_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_sub_cycle_TimerHW__PM_STBY_MSK 0x01u
#define Timer_sub_cycle_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_sub_cycle_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_sub_cycle_TimerHW__SR0 CYREG_TMR0_SR0

/* motor_contl_reg_0 */
#define motor_contl_reg_0_Sync_ctrl_reg__0__MASK 0x01u
#define motor_contl_reg_0_Sync_ctrl_reg__0__POS 0
#define motor_contl_reg_0_Sync_ctrl_reg__1__MASK 0x02u
#define motor_contl_reg_0_Sync_ctrl_reg__1__POS 1
#define motor_contl_reg_0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define motor_contl_reg_0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define motor_contl_reg_0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define motor_contl_reg_0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define motor_contl_reg_0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define motor_contl_reg_0_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define motor_contl_reg_0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define motor_contl_reg_0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define motor_contl_reg_0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define motor_contl_reg_0_Sync_ctrl_reg__2__MASK 0x04u
#define motor_contl_reg_0_Sync_ctrl_reg__2__POS 2
#define motor_contl_reg_0_Sync_ctrl_reg__3__MASK 0x08u
#define motor_contl_reg_0_Sync_ctrl_reg__3__POS 3
#define motor_contl_reg_0_Sync_ctrl_reg__4__MASK 0x10u
#define motor_contl_reg_0_Sync_ctrl_reg__4__POS 4
#define motor_contl_reg_0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define motor_contl_reg_0_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define motor_contl_reg_0_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define motor_contl_reg_0_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define motor_contl_reg_0_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define motor_contl_reg_0_Sync_ctrl_reg__MASK 0x1Fu
#define motor_contl_reg_0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define motor_contl_reg_0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define motor_contl_reg_0_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* motor_contl_reg_1 */
#define motor_contl_reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define motor_contl_reg_1_Sync_ctrl_reg__0__POS 0
#define motor_contl_reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define motor_contl_reg_1_Sync_ctrl_reg__1__POS 1
#define motor_contl_reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define motor_contl_reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define motor_contl_reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define motor_contl_reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define motor_contl_reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define motor_contl_reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define motor_contl_reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define motor_contl_reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define motor_contl_reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define motor_contl_reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define motor_contl_reg_1_Sync_ctrl_reg__2__POS 2
#define motor_contl_reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define motor_contl_reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define motor_contl_reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define motor_contl_reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define motor_contl_reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define motor_contl_reg_1_Sync_ctrl_reg__MASK 0x07u
#define motor_contl_reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define motor_contl_reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define motor_contl_reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* WDT_detect_com_err_TimerUDB */
#define WDT_detect_com_err_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define WDT_detect_com_err_TimerUDB_rstSts_stsreg__0__POS 0
#define WDT_detect_com_err_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define WDT_detect_com_err_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define WDT_detect_com_err_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define WDT_detect_com_err_TimerUDB_rstSts_stsreg__2__POS 2
#define WDT_detect_com_err_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define WDT_detect_com_err_TimerUDB_rstSts_stsreg__3__POS 3
#define WDT_detect_com_err_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define WDT_detect_com_err_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define WDT_detect_com_err_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define WDT_detect_com_err_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB00_A0
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB00_A1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB00_D0
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB00_D1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB00_F0
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB00_F1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB01_A0
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB01_A1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB01_D0
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB01_D1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB01_F0
#define WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB01_F1

/* Direct_dual_8bPWM_0 */
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__A0_REG CYREG_B0_UDB14_A0
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__A1_REG CYREG_B0_UDB14_A1
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__D0_REG CYREG_B0_UDB14_D0
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__D1_REG CYREG_B0_UDB14_D1
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__F0_REG CYREG_B0_UDB14_F0
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__F1_REG CYREG_B0_UDB14_F1
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL

/* Direct_dual_8bPWM_1 */
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__A0_REG CYREG_B0_UDB12_A0
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__A1_REG CYREG_B0_UDB12_A1
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__D0_REG CYREG_B0_UDB12_D0
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__D1_REG CYREG_B0_UDB12_D1
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__F0_REG CYREG_B0_UDB12_F0
#define Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__F1_REG CYREG_B0_UDB12_F1

/* Dist_9_Detect_dwn_step */
#define Dist_9_Detect_dwn_step__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Dist_9_Detect_dwn_step__0__MASK 0x02u
#define Dist_9_Detect_dwn_step__0__PC CYREG_PRT0_PC1
#define Dist_9_Detect_dwn_step__0__PORT 0u
#define Dist_9_Detect_dwn_step__0__SHIFT 1u
#define Dist_9_Detect_dwn_step__AG CYREG_PRT0_AG
#define Dist_9_Detect_dwn_step__AMUX CYREG_PRT0_AMUX
#define Dist_9_Detect_dwn_step__BIE CYREG_PRT0_BIE
#define Dist_9_Detect_dwn_step__BIT_MASK CYREG_PRT0_BIT_MASK
#define Dist_9_Detect_dwn_step__BYP CYREG_PRT0_BYP
#define Dist_9_Detect_dwn_step__CTL CYREG_PRT0_CTL
#define Dist_9_Detect_dwn_step__DM0 CYREG_PRT0_DM0
#define Dist_9_Detect_dwn_step__DM1 CYREG_PRT0_DM1
#define Dist_9_Detect_dwn_step__DM2 CYREG_PRT0_DM2
#define Dist_9_Detect_dwn_step__DR CYREG_PRT0_DR
#define Dist_9_Detect_dwn_step__INP_DIS CYREG_PRT0_INP_DIS
#define Dist_9_Detect_dwn_step__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Dist_9_Detect_dwn_step__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Dist_9_Detect_dwn_step__LCD_EN CYREG_PRT0_LCD_EN
#define Dist_9_Detect_dwn_step__MASK 0x02u
#define Dist_9_Detect_dwn_step__PORT 0u
#define Dist_9_Detect_dwn_step__PRT CYREG_PRT0_PRT
#define Dist_9_Detect_dwn_step__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Dist_9_Detect_dwn_step__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Dist_9_Detect_dwn_step__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Dist_9_Detect_dwn_step__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Dist_9_Detect_dwn_step__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Dist_9_Detect_dwn_step__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Dist_9_Detect_dwn_step__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Dist_9_Detect_dwn_step__PS CYREG_PRT0_PS
#define Dist_9_Detect_dwn_step__SHIFT 1u
#define Dist_9_Detect_dwn_step__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_PROJECT_NAME "trobot6_cir2_2wd"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E120069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
