<module name="CONTROLSS_DMAXBAR_CONTROLSS_DMAXBAR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CONTROLSS_DMAXBAR_PID" acronym="CONTROLSS_DMAXBAR_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="Not Defined" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="Not Defined" range="15 - 11" rwaccess="RO"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Not Defined" range="10 - 8" rwaccess="RO"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Not Defined" range="7 - 6" rwaccess="RO"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x20" description="Not Defined" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR0_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR0_GSEL" offset="0x100" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR0_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR0_G0" offset="0x104" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR0_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR0_G1" offset="0x108" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR0_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR0_G2" offset="0x10C" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR0_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR0_G3" offset="0x110" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR0_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR0_G4" offset="0x114" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR0_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR0_G5" offset="0x118" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR1_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR1_GSEL" offset="0x140" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR1_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR1_G0" offset="0x144" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR1_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR1_G1" offset="0x148" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR1_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR1_G2" offset="0x14C" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR1_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR1_G3" offset="0x150" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR1_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR1_G4" offset="0x154" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR1_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR1_G5" offset="0x158" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR2_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR2_GSEL" offset="0x180" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR2_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR2_G0" offset="0x184" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR2_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR2_G1" offset="0x188" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR2_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR2_G2" offset="0x18C" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR2_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR2_G3" offset="0x190" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR2_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR2_G4" offset="0x194" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR2_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR2_G5" offset="0x198" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR3_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR3_GSEL" offset="0x1C0" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR3_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR3_G0" offset="0x1C4" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR3_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR3_G1" offset="0x1C8" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR3_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR3_G2" offset="0x1CC" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR3_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR3_G3" offset="0x1D0" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR3_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR3_G4" offset="0x1D4" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR3_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR3_G5" offset="0x1D8" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR4_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR4_GSEL" offset="0x200" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR4_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR4_G0" offset="0x204" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR4_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR4_G1" offset="0x208" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR4_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR4_G2" offset="0x20C" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR4_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR4_G3" offset="0x210" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR4_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR4_G4" offset="0x214" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR4_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR4_G5" offset="0x218" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR5_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR5_GSEL" offset="0x240" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR5_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR5_G0" offset="0x244" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR5_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR5_G1" offset="0x248" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR5_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR5_G2" offset="0x24C" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR5_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR5_G3" offset="0x250" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR5_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR5_G4" offset="0x254" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR5_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR5_G5" offset="0x258" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR6_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR6_GSEL" offset="0x280" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR6_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR6_G0" offset="0x284" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR6_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR6_G1" offset="0x288" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR6_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR6_G2" offset="0x28C" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR6_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR6_G3" offset="0x290" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR6_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR6_G4" offset="0x294" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR6_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR6_G5" offset="0x298" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR7_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR7_GSEL" offset="0x2C0" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR7_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR7_G0" offset="0x2C4" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR7_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR7_G1" offset="0x2C8" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR7_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR7_G2" offset="0x2CC" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR7_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR7_G3" offset="0x2D0" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR7_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR7_G4" offset="0x2D4" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR7_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR7_G5" offset="0x2D8" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR8_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR8_GSEL" offset="0x300" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR8_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR8_G0" offset="0x304" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR8_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR8_G1" offset="0x308" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR8_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR8_G2" offset="0x30C" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR8_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR8_G3" offset="0x310" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR8_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR8_G4" offset="0x314" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR8_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR8_G5" offset="0x318" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR9_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR9_GSEL" offset="0x340" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR9_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR9_G0" offset="0x344" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR9_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR9_G1" offset="0x348" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR9_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR9_G2" offset="0x34C" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR9_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR9_G3" offset="0x350" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR9_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR9_G4" offset="0x354" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR9_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR9_G5" offset="0x358" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR10_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR10_GSEL" offset="0x380" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR10_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR10_G0" offset="0x384" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR10_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR10_G1" offset="0x388" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR10_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR10_G2" offset="0x38C" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR10_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR10_G3" offset="0x390" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR10_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR10_G4" offset="0x394" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR10_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR10_G5" offset="0x398" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR11_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR11_GSEL" offset="0x3C0" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR11_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR11_G0" offset="0x3C4" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR11_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR11_G1" offset="0x3C8" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR11_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR11_G2" offset="0x3CC" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR11_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR11_G3" offset="0x3D0" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR11_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR11_G4" offset="0x3D4" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR11_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR11_G5" offset="0x3D8" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR12_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR12_GSEL" offset="0x400" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR12_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR12_G0" offset="0x404" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR12_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR12_G1" offset="0x408" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR12_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR12_G2" offset="0x40C" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR12_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR12_G3" offset="0x410" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR12_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR12_G4" offset="0x414" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR12_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR12_G5" offset="0x418" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR13_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR13_GSEL" offset="0x440" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR13_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR13_G0" offset="0x444" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR13_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR13_G1" offset="0x448" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR13_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR13_G2" offset="0x44C" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR13_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR13_G3" offset="0x450" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR13_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR13_G4" offset="0x454" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR13_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR13_G5" offset="0x458" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR14_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR14_GSEL" offset="0x480" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR14_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR14_G0" offset="0x484" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR14_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR14_G1" offset="0x488" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR14_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR14_G2" offset="0x48C" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR14_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR14_G3" offset="0x490" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR14_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR14_G4" offset="0x494" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR14_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR14_G5" offset="0x498" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR15_GSEL" acronym="CONTROLSS_DMAXBAR_DMAXBAR15_GSEL" offset="0x4C0" width="8" description="">
		<bitfield id="GSEL" width="3" begin="2" end="0" resetval="0x0" description="Select input source:0: G0 selected..5: G5 selected" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR15_G0" acronym="CONTROLSS_DMAXBAR_DMAXBAR15_G0" offset="0x4C4" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCA to corresponding xbar1: PWMx.SOCA is selected0: PWMx.SOCA is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR15_G1" acronym="CONTROLSS_DMAXBAR_DMAXBAR15_G1" offset="0x4C8" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ETPWM SOCB to corresponding xbar1: PWMx.SOCB is selected0: PWMx.SOCB is de-selected" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR15_G2" acronym="CONTROLSS_DMAXBAR_DMAXBAR15_G2" offset="0x4CC" width="8" description="">
		<bitfield id="SEL" width="5" begin="4" end="0" resetval="0x0" description="ADC DMA requests to corresponding xbar0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR15_G3" acronym="CONTROLSS_DMAXBAR_DMAXBAR15_G3" offset="0x4D0" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="FSI DMA requests to corresponding xbar0: FSIRX0.RX_DMA_EVT1; FSIRX0_DMATRIG12: FSIRX0_DMATRIG23: FSIRX1.RX_DMA_EVT4; FSIRX1_DMATRIG15: FSIRX1_DMATRIG26: FSIRX2.RX_DMA_EVT7; FSIRX2_DMATRIG18: FSIRX2_DMATRIG29: FSIRX3.RX_DMA_EVT10; FSIRX3_DMATRIG111: FSIRX3_DMATRIG212: FSITX0.TX_DMA_EVT13: FSITX1.TX_DMA_EVT14: FSITX2.TX_DMA_EVT15: FSITX3.TX_DMA_EVT" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR15_G4" acronym="CONTROLSS_DMAXBAR_DMAXBAR15_G4" offset="0x4D4" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="SDFM DMA requests to corresponding xbar0: SD0.FILT1.DRINT1: SD0.FILT2.DRINT2: SD0.FILT3.DRINT3: SD0.FILT4.DRINT4: SD1.FILT1.DRINT5: SD1.FILT2.DRINT6: SD1.FILT3.DRINT7: SD1.FILT4.DRINT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_DMAXBAR_DMAXBAR15_G5" acronym="CONTROLSS_DMAXBAR_DMAXBAR15_G5" offset="0x4D8" width="8" description="">
		<bitfield id="SEL" width="4" begin="3" end="0" resetval="0x0" description="ECAP DMA requests to corresponding xbar0: ECAP0.DMA_INT1: ECAP1.DMA_INT2: ECAP2.DMA_INT3: ECAP3.DMA_INT4: ECAP4.DMA_INT5: ECAP5.DMA_INT6: ECAP6.DMA_INT7: ECAP7.DMA_INT8: ECAP8.DMA_INT9: ECAP9.DMA_INT" range="3 - 0" rwaccess="RW"/>
	</register>
</module>