<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - PWM_and_SS_control_V4_ip_src_GenPWM.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../PWM_and_SS_control_V4_ip_src_GenPWM.vhd" target="rtwreport_document_frame" id="linkToText_plain">PWM_and_SS_control_V4_ip_src_GenPWM.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\IP_Core_SS_Switch_and_PWM\PWM_and_SS_control_V4_ip_src_GenPWM.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-09-21 17:37:40</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: PWM_and_SS_control_V4_ip_src_GenPWM</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: IP_Core_SS_Switch_and_PWM/PWM_and_Switching_Signal_Control/GenPWM</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> PWM_and_SS_control_V4_ip_src_GenPWM <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        PWM_en_AXI                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        f_carrier_kHz_AXI                 :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="28">   28   </a>        T_carrier_us_AXI                  :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="29">   29   </a>        min_pulse_width_AXI               :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="30">   30   </a>        U1_norm                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="31">   31   </a>        U2_norm                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="32">   32   </a>        U3_norm                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="33">   33   </a>        U4_norm                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="34">   34   </a>        U5_norm                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="35">   35   </a>        U6_norm                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="36">   36   </a>        U7_norm                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="37">   37   </a>        U8_norm                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="38">   38   </a>        U9_norm                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="39">   39   </a>        U10_norm                          :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="40">   40   </a>        U11_norm                          :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="41">   41   </a>        U12_norm                          :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="42">   42   </a>        S1                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="43">   43   </a>        S2                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="44">   44   </a>        S3                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="45">   45   </a>        S4                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="46">   46   </a>        S5                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="47">   47   </a>        S6                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="48">   48   </a>        S7                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="49">   49   </a>        S8                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="50">   50   </a>        S9                                :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="51">   51   </a>        S10                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="52">   52   </a>        S11                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="53">   53   </a>        S12                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="54">   54   </a>        S13                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="55">   55   </a>        S14                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="56">   56   </a>        S15                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="57">   57   </a>        S16                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="58">   58   </a>        S17                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="59">   59   </a>        S18                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="60">   60   </a>        S19                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="61">   61   </a>        S20                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="62">   62   </a>        S21                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="63">   63   </a>        S22                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="64">   64   </a>        S23                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="65">   65   </a>        S24                               :   <span class="KW">OUT</span>   std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="66">   66   </a>        PWM_en_rd_AXI                     :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="67">   67   </a>        f_carrier_kHz_rd_AXI              :   <span class="KW">OUT</span>   std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="68">   68   </a>        T_carrier_us_rd_AXI               :   <span class="KW">OUT</span>   std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="69">   69   </a>        min_pulse_width_rd_AXI            :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="70">   70   </a>        enb_out                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="71">   71   </a>        Triangle_Max                      :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="72">   72   </a>        Triangle_Min                      :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="73">   73   </a>        );
</span><span><a class="LN" id="74">   74   </a><span class="KW">END</span> PWM_and_SS_control_V4_ip_src_GenPWM;
</span><span><a class="LN" id="75">   75   </a>
</span><span><a class="LN" id="76">   76   </a>
</span><span><a class="LN" id="77">   77   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> PWM_and_SS_control_V4_ip_src_GenPWM <span class="KW">IS</span>
</span><span><a class="LN" id="78">   78   </a>
</span><span><a class="LN" id="79">   79   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_Counter_Ctrl
</span><span><a class="LN" id="81">   81   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="82">   82   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="83">   83   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="84">   84   </a>          hdl_cnt                         :   <span class="KW">IN</span>    std_logic_vector(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="85">   85   </a>          f_carrier_kHz                   :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="86">   86   </a>          T_carrier_us                    :   <span class="KW">IN</span>    std_logic_vector(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="87">   87   </a>          dir_ctrl                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="88">   88   </a>          triangle_sig                    :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" id="89">   89   </a>          Period_CenterMax                :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="90">   90   </a>          Period_CenterMin                :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="91">   91   </a>          );
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="93">   93   </a>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth
</span><span><a class="LN" id="95">   95   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="96">   96   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="97">   97   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="98">   98   </a>          );
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="100">  100   </a>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth1
</span><span><a class="LN" id="102">  102   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="103">  103   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="104">  104   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="105">  105   </a>          );
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth2
</span><span><a class="LN" id="109">  109   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="110">  110   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="111">  111   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="112">  112   </a>          );
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="114">  114   </a>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth3
</span><span><a class="LN" id="116">  116   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="117">  117   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="118">  118   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="119">  119   </a>          );
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="121">  121   </a>
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth4
</span><span><a class="LN" id="123">  123   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="124">  124   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="125">  125   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="126">  126   </a>          );
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="128">  128   </a>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth5
</span><span><a class="LN" id="130">  130   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="131">  131   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="132">  132   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="133">  133   </a>          );
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="135">  135   </a>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth6
</span><span><a class="LN" id="137">  137   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="138">  138   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="139">  139   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="140">  140   </a>          );
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="142">  142   </a>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth7
</span><span><a class="LN" id="144">  144   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="145">  145   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="146">  146   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="147">  147   </a>          );
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="149">  149   </a>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth8
</span><span><a class="LN" id="151">  151   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="152">  152   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="153">  153   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="154">  154   </a>          );
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="156">  156   </a>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth9
</span><span><a class="LN" id="158">  158   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="159">  159   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="160">  160   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="161">  161   </a>          );
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="163">  163   </a>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth10
</span><span><a class="LN" id="165">  165   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="166">  166   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="167">  167   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="168">  168   </a>          );
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="170">  170   </a>
</span><span><a class="LN" id="171">  171   </a>  <span class="KW">COMPONENT</span> PWM_and_SS_control_V4_ip_src_LimitPulseWidth11
</span><span><a class="LN" id="172">  172   </a>    <span class="KW">PORT</span>( ref_sig                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="173">  173   </a>          min_pulse_width                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="174">  174   </a>          ref_sig_limit                   :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="175">  175   </a>          );
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="177">  177   </a>
</span><span><a class="LN" id="178">  178   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_Counter_Ctrl
</span><span><a class="LN" id="180">  180   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_Counter_Ctrl(rtl);
</span><span><a class="LN" id="181">  181   </a>
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth
</span><span><a class="LN" id="183">  183   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth(rtl);
</span><span><a class="LN" id="184">  184   </a>
</span><span><a class="LN" id="185">  185   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth1
</span><span><a class="LN" id="186">  186   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth1(rtl);
</span><span><a class="LN" id="187">  187   </a>
</span><span><a class="LN" id="188">  188   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth2
</span><span><a class="LN" id="189">  189   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth2(rtl);
</span><span><a class="LN" id="190">  190   </a>
</span><span><a class="LN" id="191">  191   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth3
</span><span><a class="LN" id="192">  192   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth3(rtl);
</span><span><a class="LN" id="193">  193   </a>
</span><span><a class="LN" id="194">  194   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth4
</span><span><a class="LN" id="195">  195   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth4(rtl);
</span><span><a class="LN" id="196">  196   </a>
</span><span><a class="LN" id="197">  197   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth5
</span><span><a class="LN" id="198">  198   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth5(rtl);
</span><span><a class="LN" id="199">  199   </a>
</span><span><a class="LN" id="200">  200   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth6
</span><span><a class="LN" id="201">  201   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth6(rtl);
</span><span><a class="LN" id="202">  202   </a>
</span><span><a class="LN" id="203">  203   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth7
</span><span><a class="LN" id="204">  204   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth7(rtl);
</span><span><a class="LN" id="205">  205   </a>
</span><span><a class="LN" id="206">  206   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth8
</span><span><a class="LN" id="207">  207   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth8(rtl);
</span><span><a class="LN" id="208">  208   </a>
</span><span><a class="LN" id="209">  209   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth9
</span><span><a class="LN" id="210">  210   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth9(rtl);
</span><span><a class="LN" id="211">  211   </a>
</span><span><a class="LN" id="212">  212   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth10
</span><span><a class="LN" id="213">  213   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth10(rtl);
</span><span><a class="LN" id="214">  214   </a>
</span><span><a class="LN" id="215">  215   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : PWM_and_SS_control_V4_ip_src_LimitPulseWidth11
</span><span><a class="LN" id="216">  216   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.PWM_and_SS_control_V4_ip_src_LimitPulseWidth11(rtl);
</span><span><a class="LN" id="217">  217   </a>
</span><span><a class="LN" id="218">  218   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="219">  219   </a>  <span class="KW">SIGNAL</span> PWM_en_AXI_1                     : std_logic;
</span><span><a class="LN" id="220">  220   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="221">  221   </a>  <span class="KW">SIGNAL</span> Constant10_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="222">  222   </a>  <span class="KW">SIGNAL</span> f_carrier_kHz_AXI_unsigned       : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="223">  223   </a>  <span class="KW">SIGNAL</span> f_carrier_kHz_AXI_1              : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="224">  224   </a>  <span class="KW">SIGNAL</span> T_carrier_us_AXI_unsigned        : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="225">  225   </a>  <span class="KW">SIGNAL</span> T_carrier_us_AXI_1               : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="226">  226   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out1                : std_logic;
</span><span><a class="LN" id="227">  227   </a>  <span class="KW">SIGNAL</span> HDL_Counter2_count               : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="228">  228   </a>  <span class="KW">SIGNAL</span> HDL_Counter2_count_next          : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="229">  229   </a>  <span class="KW">SIGNAL</span> HDL_Counter2_count_step          : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="230">  230   </a>  <span class="KW">SIGNAL</span> HDL_Counter2_out1                : unsigned(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="231">  231   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out2                : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="232">  232   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out3                : std_logic;
</span><span><a class="LN" id="233">  233   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out4                : std_logic;
</span><span><a class="LN" id="234">  234   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out2_unsigned       : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" id="235">  235   </a>  <span class="KW">SIGNAL</span> Allow_assymetrical_anew_reference_value : std_logic;
</span><span><a class="LN" id="236">  236   </a>  <span class="KW">SIGNAL</span> U1_norm_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="237">  237   </a>  <span class="KW">SIGNAL</span> U1_norm_1                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="238">  238   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="239">  239   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="240">  240   </a>  <span class="KW">SIGNAL</span> min_pulse_width_AXI_signed       : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="241">  241   </a>  <span class="KW">SIGNAL</span> min_pulse_width_AXI_1            : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="242">  242   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth_out1             : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="243">  243   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth_out1_signed      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="244">  244   </a>  <span class="KW">SIGNAL</span> Relational_Operator_1_cast       : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="245">  245   </a>  <span class="KW">SIGNAL</span> Relational_Operator_1_cast_1     : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="246">  246   </a>  <span class="KW">SIGNAL</span> Relational_Operator_relop1       : std_logic;
</span><span><a class="LN" id="247">  247   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" id="248">  248   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="249">  249   </a>  <span class="KW">SIGNAL</span> Constant2_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="250">  250   </a>  <span class="KW">SIGNAL</span> Switch7_out1                     : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="251">  251   </a>  <span class="KW">SIGNAL</span> Switch3_out1                     : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="252">  252   </a>  <span class="KW">SIGNAL</span> Switch3_out1_0                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="253">  253   </a>  <span class="KW">SIGNAL</span> Demux_out1                       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="254">  254   </a>  <span class="KW">SIGNAL</span> Switch3_out1_1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="255">  255   </a>  <span class="KW">SIGNAL</span> Demux_out2                       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="256">  256   </a>  <span class="KW">SIGNAL</span> switch_compare_1_2               : std_logic;
</span><span><a class="LN" id="257">  257   </a>  <span class="KW">SIGNAL</span> U2_norm_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="258">  258   </a>  <span class="KW">SIGNAL</span> U2_norm_1                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="259">  259   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="260">  260   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="261">  261   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth1_out1            : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="262">  262   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth1_out1_signed     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="263">  263   </a>  <span class="KW">SIGNAL</span> Relational_Operator1_1_cast      : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="264">  264   </a>  <span class="KW">SIGNAL</span> Relational_Operator1_1_cast_1    : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="265">  265   </a>  <span class="KW">SIGNAL</span> Relational_Operator1_relop1      : std_logic;
</span><span><a class="LN" id="266">  266   </a>  <span class="KW">SIGNAL</span> switch_compare_1_3               : std_logic;
</span><span><a class="LN" id="267">  267   </a>  <span class="KW">SIGNAL</span> Constant4_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="268">  268   </a>  <span class="KW">SIGNAL</span> Constant5_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="269">  269   </a>  <span class="KW">SIGNAL</span> Switch8_out1                     : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="270">  270   </a>  <span class="KW">SIGNAL</span> Switch4_out1                     : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="271">  271   </a>  <span class="KW">SIGNAL</span> Switch4_out1_0                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="272">  272   </a>  <span class="KW">SIGNAL</span> Demux1_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="273">  273   </a>  <span class="KW">SIGNAL</span> Switch4_out1_1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="274">  274   </a>  <span class="KW">SIGNAL</span> Demux1_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="275">  275   </a>  <span class="KW">SIGNAL</span> switch_compare_1_4               : std_logic;
</span><span><a class="LN" id="276">  276   </a>  <span class="KW">SIGNAL</span> U3_norm_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="277">  277   </a>  <span class="KW">SIGNAL</span> U3_norm_1                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="278">  278   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="279">  279   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="280">  280   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth2_out1            : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="281">  281   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth2_out1_signed     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="282">  282   </a>  <span class="KW">SIGNAL</span> Relational_Operator2_1_cast      : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="283">  283   </a>  <span class="KW">SIGNAL</span> Relational_Operator2_1_cast_1    : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="284">  284   </a>  <span class="KW">SIGNAL</span> Relational_Operator2_relop1      : std_logic;
</span><span><a class="LN" id="285">  285   </a>  <span class="KW">SIGNAL</span> switch_compare_1_5               : std_logic;
</span><span><a class="LN" id="286">  286   </a>  <span class="KW">SIGNAL</span> Constant7_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="287">  287   </a>  <span class="KW">SIGNAL</span> Constant8_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="288">  288   </a>  <span class="KW">SIGNAL</span> Switch9_out1                     : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="289">  289   </a>  <span class="KW">SIGNAL</span> Switch5_out1                     : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="290">  290   </a>  <span class="KW">SIGNAL</span> Switch5_out1_0                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="291">  291   </a>  <span class="KW">SIGNAL</span> Demux2_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="292">  292   </a>  <span class="KW">SIGNAL</span> Switch5_out1_1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="293">  293   </a>  <span class="KW">SIGNAL</span> Demux2_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="294">  294   </a>  <span class="KW">SIGNAL</span> switch_compare_1_6               : std_logic;
</span><span><a class="LN" id="295">  295   </a>  <span class="KW">SIGNAL</span> U4_norm_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="296">  296   </a>  <span class="KW">SIGNAL</span> U4_norm_1                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="297">  297   </a>  <span class="KW">SIGNAL</span> Switch10_out1                    : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="298">  298   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="299">  299   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth3_out1            : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="300">  300   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth3_out1_signed     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="301">  301   </a>  <span class="KW">SIGNAL</span> Relational_Operator3_1_cast      : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="302">  302   </a>  <span class="KW">SIGNAL</span> Relational_Operator3_1_cast_1    : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="303">  303   </a>  <span class="KW">SIGNAL</span> Relational_Operator3_relop1      : std_logic;
</span><span><a class="LN" id="304">  304   </a>  <span class="KW">SIGNAL</span> switch_compare_1_7               : std_logic;
</span><span><a class="LN" id="305">  305   </a>  <span class="KW">SIGNAL</span> Constant3_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="306">  306   </a>  <span class="KW">SIGNAL</span> Constant6_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="307">  307   </a>  <span class="KW">SIGNAL</span> Switch12_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="308">  308   </a>  <span class="KW">SIGNAL</span> Switch11_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="309">  309   </a>  <span class="KW">SIGNAL</span> Switch11_out1_0                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="310">  310   </a>  <span class="KW">SIGNAL</span> Demux3_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="311">  311   </a>  <span class="KW">SIGNAL</span> Switch11_out1_1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="312">  312   </a>  <span class="KW">SIGNAL</span> Demux3_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="313">  313   </a>  <span class="KW">SIGNAL</span> switch_compare_1_8               : std_logic;
</span><span><a class="LN" id="314">  314   </a>  <span class="KW">SIGNAL</span> U5_norm_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="315">  315   </a>  <span class="KW">SIGNAL</span> U5_norm_1                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="316">  316   </a>  <span class="KW">SIGNAL</span> Switch13_out1                    : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="317">  317   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="318">  318   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth4_out1            : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="319">  319   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth4_out1_signed     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="320">  320   </a>  <span class="KW">SIGNAL</span> Relational_Operator4_1_cast      : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="321">  321   </a>  <span class="KW">SIGNAL</span> Relational_Operator4_1_cast_1    : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="322">  322   </a>  <span class="KW">SIGNAL</span> Relational_Operator4_relop1      : std_logic;
</span><span><a class="LN" id="323">  323   </a>  <span class="KW">SIGNAL</span> switch_compare_1_9               : std_logic;
</span><span><a class="LN" id="324">  324   </a>  <span class="KW">SIGNAL</span> Constant9_out1                   : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="325">  325   </a>  <span class="KW">SIGNAL</span> Constant12_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="326">  326   </a>  <span class="KW">SIGNAL</span> Switch15_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="327">  327   </a>  <span class="KW">SIGNAL</span> Switch14_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="328">  328   </a>  <span class="KW">SIGNAL</span> Switch14_out1_0                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="329">  329   </a>  <span class="KW">SIGNAL</span> Demux4_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="330">  330   </a>  <span class="KW">SIGNAL</span> Switch14_out1_1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="331">  331   </a>  <span class="KW">SIGNAL</span> Demux4_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="332">  332   </a>  <span class="KW">SIGNAL</span> switch_compare_1_10              : std_logic;
</span><span><a class="LN" id="333">  333   </a>  <span class="KW">SIGNAL</span> U6_norm_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="334">  334   </a>  <span class="KW">SIGNAL</span> U6_norm_1                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="335">  335   </a>  <span class="KW">SIGNAL</span> Switch16_out1                    : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="336">  336   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="337">  337   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth5_out1            : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="338">  338   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth5_out1_signed     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="339">  339   </a>  <span class="KW">SIGNAL</span> Relational_Operator5_1_cast      : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="340">  340   </a>  <span class="KW">SIGNAL</span> Relational_Operator5_1_cast_1    : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="341">  341   </a>  <span class="KW">SIGNAL</span> Relational_Operator5_relop1      : std_logic;
</span><span><a class="LN" id="342">  342   </a>  <span class="KW">SIGNAL</span> switch_compare_1_11              : std_logic;
</span><span><a class="LN" id="343">  343   </a>  <span class="KW">SIGNAL</span> Constant13_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="344">  344   </a>  <span class="KW">SIGNAL</span> Constant14_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="345">  345   </a>  <span class="KW">SIGNAL</span> Switch18_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="346">  346   </a>  <span class="KW">SIGNAL</span> Switch17_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="347">  347   </a>  <span class="KW">SIGNAL</span> Switch17_out1_0                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="348">  348   </a>  <span class="KW">SIGNAL</span> Demux5_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="349">  349   </a>  <span class="KW">SIGNAL</span> Switch17_out1_1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="350">  350   </a>  <span class="KW">SIGNAL</span> Demux5_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="351">  351   </a>  <span class="KW">SIGNAL</span> switch_compare_1_12              : std_logic;
</span><span><a class="LN" id="352">  352   </a>  <span class="KW">SIGNAL</span> U7_norm_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="353">  353   </a>  <span class="KW">SIGNAL</span> U7_norm_1                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="354">  354   </a>  <span class="KW">SIGNAL</span> Switch19_out1                    : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="355">  355   </a>  <span class="KW">SIGNAL</span> Delay6_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="356">  356   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth6_out1            : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="357">  357   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth6_out1_signed     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="358">  358   </a>  <span class="KW">SIGNAL</span> Relational_Operator6_1_cast      : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="359">  359   </a>  <span class="KW">SIGNAL</span> Relational_Operator6_1_cast_1    : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="360">  360   </a>  <span class="KW">SIGNAL</span> Relational_Operator6_relop1      : std_logic;
</span><span><a class="LN" id="361">  361   </a>  <span class="KW">SIGNAL</span> switch_compare_1_13              : std_logic;
</span><span><a class="LN" id="362">  362   </a>  <span class="KW">SIGNAL</span> Constant18_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="363">  363   </a>  <span class="KW">SIGNAL</span> Constant19_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="364">  364   </a>  <span class="KW">SIGNAL</span> Switch21_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="365">  365   </a>  <span class="KW">SIGNAL</span> Switch20_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="366">  366   </a>  <span class="KW">SIGNAL</span> Switch20_out1_0                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="367">  367   </a>  <span class="KW">SIGNAL</span> Demux6_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="368">  368   </a>  <span class="KW">SIGNAL</span> Switch20_out1_1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="369">  369   </a>  <span class="KW">SIGNAL</span> Demux6_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="370">  370   </a>  <span class="KW">SIGNAL</span> switch_compare_1_14              : std_logic;
</span><span><a class="LN" id="371">  371   </a>  <span class="KW">SIGNAL</span> U8_norm_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="372">  372   </a>  <span class="KW">SIGNAL</span> U8_norm_1                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="373">  373   </a>  <span class="KW">SIGNAL</span> Switch22_out1                    : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="374">  374   </a>  <span class="KW">SIGNAL</span> Delay7_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="375">  375   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth7_out1            : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="376">  376   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth7_out1_signed     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="377">  377   </a>  <span class="KW">SIGNAL</span> Relational_Operator7_1_cast      : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="378">  378   </a>  <span class="KW">SIGNAL</span> Relational_Operator7_1_cast_1    : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="379">  379   </a>  <span class="KW">SIGNAL</span> Relational_Operator7_relop1      : std_logic;
</span><span><a class="LN" id="380">  380   </a>  <span class="KW">SIGNAL</span> switch_compare_1_15              : std_logic;
</span><span><a class="LN" id="381">  381   </a>  <span class="KW">SIGNAL</span> Constant20_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="382">  382   </a>  <span class="KW">SIGNAL</span> Constant15_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="383">  383   </a>  <span class="KW">SIGNAL</span> Switch24_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="384">  384   </a>  <span class="KW">SIGNAL</span> Switch23_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="385">  385   </a>  <span class="KW">SIGNAL</span> Switch23_out1_0                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="386">  386   </a>  <span class="KW">SIGNAL</span> Demux7_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="387">  387   </a>  <span class="KW">SIGNAL</span> Switch23_out1_1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="388">  388   </a>  <span class="KW">SIGNAL</span> Demux7_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="389">  389   </a>  <span class="KW">SIGNAL</span> switch_compare_1_16              : std_logic;
</span><span><a class="LN" id="390">  390   </a>  <span class="KW">SIGNAL</span> U9_norm_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="391">  391   </a>  <span class="KW">SIGNAL</span> U9_norm_1                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="392">  392   </a>  <span class="KW">SIGNAL</span> Switch25_out1                    : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="393">  393   </a>  <span class="KW">SIGNAL</span> Delay8_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="394">  394   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth8_out1            : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="395">  395   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth8_out1_signed     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="396">  396   </a>  <span class="KW">SIGNAL</span> Relational_Operator8_1_cast      : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="397">  397   </a>  <span class="KW">SIGNAL</span> Relational_Operator8_1_cast_1    : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="398">  398   </a>  <span class="KW">SIGNAL</span> Relational_Operator8_relop1      : std_logic;
</span><span><a class="LN" id="399">  399   </a>  <span class="KW">SIGNAL</span> switch_compare_1_17              : std_logic;
</span><span><a class="LN" id="400">  400   </a>  <span class="KW">SIGNAL</span> Constant16_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="401">  401   </a>  <span class="KW">SIGNAL</span> Constant17_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="402">  402   </a>  <span class="KW">SIGNAL</span> Switch27_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="403">  403   </a>  <span class="KW">SIGNAL</span> Switch26_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="404">  404   </a>  <span class="KW">SIGNAL</span> Switch26_out1_0                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="405">  405   </a>  <span class="KW">SIGNAL</span> Demux8_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="406">  406   </a>  <span class="KW">SIGNAL</span> Switch26_out1_1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="407">  407   </a>  <span class="KW">SIGNAL</span> Demux8_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="408">  408   </a>  <span class="KW">SIGNAL</span> switch_compare_1_18              : std_logic;
</span><span><a class="LN" id="409">  409   </a>  <span class="KW">SIGNAL</span> U10_norm_signed                  : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="410">  410   </a>  <span class="KW">SIGNAL</span> U10_norm_1                       : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="411">  411   </a>  <span class="KW">SIGNAL</span> Switch28_out1                    : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="412">  412   </a>  <span class="KW">SIGNAL</span> Delay9_out1                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="413">  413   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth9_out1            : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="414">  414   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth9_out1_signed     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="415">  415   </a>  <span class="KW">SIGNAL</span> Relational_Operator9_1_cast      : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="416">  416   </a>  <span class="KW">SIGNAL</span> Relational_Operator9_1_cast_1    : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="417">  417   </a>  <span class="KW">SIGNAL</span> Relational_Operator9_relop1      : std_logic;
</span><span><a class="LN" id="418">  418   </a>  <span class="KW">SIGNAL</span> switch_compare_1_19              : std_logic;
</span><span><a class="LN" id="419">  419   </a>  <span class="KW">SIGNAL</span> Constant24_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="420">  420   </a>  <span class="KW">SIGNAL</span> Constant25_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="421">  421   </a>  <span class="KW">SIGNAL</span> Switch30_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="422">  422   </a>  <span class="KW">SIGNAL</span> Switch29_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="423">  423   </a>  <span class="KW">SIGNAL</span> Switch29_out1_0                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="424">  424   </a>  <span class="KW">SIGNAL</span> Demux9_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="425">  425   </a>  <span class="KW">SIGNAL</span> Switch29_out1_1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="426">  426   </a>  <span class="KW">SIGNAL</span> Demux9_out2                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="427">  427   </a>  <span class="KW">SIGNAL</span> switch_compare_1_20              : std_logic;
</span><span><a class="LN" id="428">  428   </a>  <span class="KW">SIGNAL</span> U11_norm_signed                  : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="429">  429   </a>  <span class="KW">SIGNAL</span> U11_norm_1                       : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="430">  430   </a>  <span class="KW">SIGNAL</span> Switch31_out1                    : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="431">  431   </a>  <span class="KW">SIGNAL</span> Delay10_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="432">  432   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth10_out1           : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="433">  433   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth10_out1_signed    : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="434">  434   </a>  <span class="KW">SIGNAL</span> Relational_Operator10_1_cast     : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="435">  435   </a>  <span class="KW">SIGNAL</span> Relational_Operator10_1_cast_1   : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="436">  436   </a>  <span class="KW">SIGNAL</span> Relational_Operator10_relop1     : std_logic;
</span><span><a class="LN" id="437">  437   </a>  <span class="KW">SIGNAL</span> switch_compare_1_21              : std_logic;
</span><span><a class="LN" id="438">  438   </a>  <span class="KW">SIGNAL</span> Constant26_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="439">  439   </a>  <span class="KW">SIGNAL</span> Constant21_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="440">  440   </a>  <span class="KW">SIGNAL</span> Switch33_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="441">  441   </a>  <span class="KW">SIGNAL</span> Switch32_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="442">  442   </a>  <span class="KW">SIGNAL</span> Switch32_out1_0                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="443">  443   </a>  <span class="KW">SIGNAL</span> Demux10_out1                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="444">  444   </a>  <span class="KW">SIGNAL</span> Switch32_out1_1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="445">  445   </a>  <span class="KW">SIGNAL</span> Demux10_out2                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="446">  446   </a>  <span class="KW">SIGNAL</span> switch_compare_1_22              : std_logic;
</span><span><a class="LN" id="447">  447   </a>  <span class="KW">SIGNAL</span> U12_norm_signed                  : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="448">  448   </a>  <span class="KW">SIGNAL</span> U12_norm_1                       : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="449">  449   </a>  <span class="KW">SIGNAL</span> Switch34_out1                    : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="450">  450   </a>  <span class="KW">SIGNAL</span> Delay11_out1                     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="451">  451   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth11_out1           : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="452">  452   </a>  <span class="KW">SIGNAL</span> LimitPulseWidth11_out1_signed    : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="453">  453   </a>  <span class="KW">SIGNAL</span> Relational_Operator11_1_cast     : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="454">  454   </a>  <span class="KW">SIGNAL</span> Relational_Operator11_1_cast_1   : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En17</span>
</span><span><a class="LN" id="455">  455   </a>  <span class="KW">SIGNAL</span> Relational_Operator11_relop1     : std_logic;
</span><span><a class="LN" id="456">  456   </a>  <span class="KW">SIGNAL</span> switch_compare_1_23              : std_logic;
</span><span><a class="LN" id="457">  457   </a>  <span class="KW">SIGNAL</span> Constant22_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="458">  458   </a>  <span class="KW">SIGNAL</span> Constant23_out1                  : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="459">  459   </a>  <span class="KW">SIGNAL</span> Switch36_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="460">  460   </a>  <span class="KW">SIGNAL</span> Switch35_out1                    : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="461">  461   </a>  <span class="KW">SIGNAL</span> Switch35_out1_0                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="462">  462   </a>  <span class="KW">SIGNAL</span> Demux11_out1                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="463">  463   </a>  <span class="KW">SIGNAL</span> Switch35_out1_1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="464">  464   </a>  <span class="KW">SIGNAL</span> Demux11_out2                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="465">  465   </a>  <span class="KW">SIGNAL</span> PWM_en_AXI_2                     : std_logic;
</span><span><a class="LN" id="466">  466   </a>  <span class="KW">SIGNAL</span> f_carrier_kHz_AXI_2              : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="467">  467   </a>  <span class="KW">SIGNAL</span> T_carrier_us_AXI_2               : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="468">  468   </a>  <span class="KW">SIGNAL</span> min_pulse_width_AXI_2            : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="469">  469   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : std_logic;
</span><span><a class="LN" id="470">  470   </a>  <span class="KW">SIGNAL</span> Constant11_out1                  : std_logic;
</span><span><a class="LN" id="471">  471   </a>  <span class="KW">SIGNAL</span> Switch6_out1                     : std_logic;
</span><span><a class="LN" id="472">  472   </a>  <span class="KW">SIGNAL</span> Switch6_out1_1                   : std_logic;
</span><span><a class="LN" id="473">  473   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out3_1              : std_logic;
</span><span><a class="LN" id="474">  474   </a>  <span class="KW">SIGNAL</span> Counter_Ctrl_out4_1              : std_logic;
</span><span><a class="LN" id="475">  475   </a>
</span><span><a class="LN" id="476">  476   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="477">  477   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="478">  478   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="479">  479   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="480">  480   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="481">  481   </a>  <span class="CT">-- Phase-leg 1</span>
</span><span><a class="LN" id="482">  482   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="483">  483   </a>  <span class="CT">-- Phase-leg 2</span>
</span><span><a class="LN" id="484">  484   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="485">  485   </a>  <span class="CT">-- Phase-leg 3</span>
</span><span><a class="LN" id="486">  486   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="487">  487   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="488">  488   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="489">  489   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="490">  490   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="491">  491   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="492">  492   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="493">  493   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="494">  494   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="495">  495   </a>  <span class="CT">-- Phase-leg 4</span>
</span><span><a class="LN" id="496">  496   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="497">  497   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="498">  498   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="499">  499   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="500">  500   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="501">  501   </a>  <span class="CT">-- Phase-leg 5</span>
</span><span><a class="LN" id="502">  502   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="503">  503   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="504">  504   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="505">  505   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="506">  506   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="507">  507   </a>  <span class="CT">-- Phase-leg 6</span>
</span><span><a class="LN" id="508">  508   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="509">  509   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="510">  510   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="511">  511   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="512">  512   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="513">  513   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="514">  514   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="515">  515   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="516">  516   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="517">  517   </a>  <span class="CT">-- Phase-leg 9</span>
</span><span><a class="LN" id="518">  518   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="519">  519   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="520">  520   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="521">  521   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="522">  522   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="523">  523   </a>  <span class="CT">-- Phase-leg 8</span>
</span><span><a class="LN" id="524">  524   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="525">  525   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="526">  526   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="527">  527   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="528">  528   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="529">  529   </a>  <span class="CT">-- Phase-leg 7</span>
</span><span><a class="LN" id="530">  530   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="531">  531   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="532">  532   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="533">  533   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="534">  534   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="535">  535   </a>  <span class="CT">-- Phase-leg 12</span>
</span><span><a class="LN" id="536">  536   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="537">  537   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="538">  538   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="539">  539   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="540">  540   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="541">  541   </a>  <span class="CT">-- Phase-leg 11</span>
</span><span><a class="LN" id="542">  542   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="543">  543   </a>  <span class="CT">-- Asymetrical allows on the min</span>
</span><span><a class="LN" id="544">  544   </a>  <span class="CT">-- and max counter value, a new</span>
</span><span><a class="LN" id="545">  545   </a>  <span class="CT">-- Duty-Cycle (Compare value)</span>
</span><span><a class="LN" id="546">  546   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="547">  547   </a>  <span class="CT">-- Phase-leg 10</span>
</span><span><a class="LN" id="548">  548   </a>
</span><span><a class="LN" id="549" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  549   </a>  u_Counter_Ctrl : PWM_and_SS_control_V4_ip_src_Counter_Ctrl
</span><span><a class="LN" id="550" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  550   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="551" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  551   </a>              reset =&gt; reset,
</span><span><a class="LN" id="552" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  552   </a>              enb =&gt; enb,
</span><span><a class="LN" id="553" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  553   </a>              hdl_cnt =&gt; std_logic_vector(HDL_Counter2_out1),  <span class="CT">-- ufix20</span>
</span><span><a class="LN" id="554" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  554   </a>              f_carrier_kHz =&gt; std_logic_vector(f_carrier_kHz_AXI_1),  <span class="CT">-- ufix25_En26</span>
</span><span><a class="LN" id="555" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  555   </a>              T_carrier_us =&gt; std_logic_vector(T_carrier_us_AXI_1),  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="556" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  556   </a>              dir_ctrl =&gt; Counter_Ctrl_out1,
</span><span><a class="LN" id="557" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  557   </a>              triangle_sig =&gt; Counter_Ctrl_out2,  <span class="CT">-- ufix18_En17</span>
</span><span><a class="LN" id="558" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  558   </a>              Period_CenterMax =&gt; Counter_Ctrl_out3,
</span><span><a class="LN" id="559" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  559   </a>              Period_CenterMin =&gt; Counter_Ctrl_out4
</span><span><a class="LN" id="560" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:388')" name="code2model">  560   </a>              );
</span><span><a class="LN" id="561">  561   </a>
</span><span><a class="LN" id="562" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:426')" name="code2model">  562   </a>  u_LimitPulseWidth : PWM_and_SS_control_V4_ip_src_LimitPulseWidth
</span><span><a class="LN" id="563" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:426')" name="code2model">  563   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="564" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:426')" name="code2model">  564   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="565" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:426')" name="code2model">  565   </a>              ref_sig_limit =&gt; LimitPulseWidth_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="566" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:426')" name="code2model">  566   </a>              );
</span><span><a class="LN" id="567">  567   </a>
</span><span><a class="LN" id="568" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:441')" name="code2model">  568   </a>  u_LimitPulseWidth1 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth1
</span><span><a class="LN" id="569" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:441')" name="code2model">  569   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch1_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="570" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:441')" name="code2model">  570   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="571" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:441')" name="code2model">  571   </a>              ref_sig_limit =&gt; LimitPulseWidth1_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="572" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:441')" name="code2model">  572   </a>              );
</span><span><a class="LN" id="573">  573   </a>
</span><span><a class="LN" id="574" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:456')" name="code2model">  574   </a>  u_LimitPulseWidth2 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth2
</span><span><a class="LN" id="575" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:456')" name="code2model">  575   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch2_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="576" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:456')" name="code2model">  576   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="577" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:456')" name="code2model">  577   </a>              ref_sig_limit =&gt; LimitPulseWidth2_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="578" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:456')" name="code2model">  578   </a>              );
</span><span><a class="LN" id="579">  579   </a>
</span><span><a class="LN" id="580" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:601')" name="code2model">  580   </a>  u_LimitPulseWidth3 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth3
</span><span><a class="LN" id="581" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:601')" name="code2model">  581   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch10_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="582" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:601')" name="code2model">  582   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="583" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:601')" name="code2model">  583   </a>              ref_sig_limit =&gt; LimitPulseWidth3_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="584" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:601')" name="code2model">  584   </a>              );
</span><span><a class="LN" id="585">  585   </a>
</span><span><a class="LN" id="586" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:630')" name="code2model">  586   </a>  u_LimitPulseWidth4 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth4
</span><span><a class="LN" id="587" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:630')" name="code2model">  587   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch13_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="588" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:630')" name="code2model">  588   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="589" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:630')" name="code2model">  589   </a>              ref_sig_limit =&gt; LimitPulseWidth4_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="590" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:630')" name="code2model">  590   </a>              );
</span><span><a class="LN" id="591">  591   </a>
</span><span><a class="LN" id="592" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:659')" name="code2model">  592   </a>  u_LimitPulseWidth5 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth5
</span><span><a class="LN" id="593" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:659')" name="code2model">  593   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch16_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="594" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:659')" name="code2model">  594   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="595" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:659')" name="code2model">  595   </a>              ref_sig_limit =&gt; LimitPulseWidth5_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="596" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:659')" name="code2model">  596   </a>              );
</span><span><a class="LN" id="597">  597   </a>
</span><span><a class="LN" id="598" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:785')" name="code2model">  598   </a>  u_LimitPulseWidth6 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth6
</span><span><a class="LN" id="599" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:785')" name="code2model">  599   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch19_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="600" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:785')" name="code2model">  600   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="601" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:785')" name="code2model">  601   </a>              ref_sig_limit =&gt; LimitPulseWidth6_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="602" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:785')" name="code2model">  602   </a>              );
</span><span><a class="LN" id="603">  603   </a>
</span><span><a class="LN" id="604" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:800')" name="code2model">  604   </a>  u_LimitPulseWidth7 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth7
</span><span><a class="LN" id="605" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:800')" name="code2model">  605   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch22_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="606" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:800')" name="code2model">  606   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="607" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:800')" name="code2model">  607   </a>              ref_sig_limit =&gt; LimitPulseWidth7_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="608" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:800')" name="code2model">  608   </a>              );
</span><span><a class="LN" id="609">  609   </a>
</span><span><a class="LN" id="610" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:815')" name="code2model">  610   </a>  u_LimitPulseWidth8 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth8
</span><span><a class="LN" id="611" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:815')" name="code2model">  611   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch25_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="612" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:815')" name="code2model">  612   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="613" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:815')" name="code2model">  613   </a>              ref_sig_limit =&gt; LimitPulseWidth8_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="614" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:815')" name="code2model">  614   </a>              );
</span><span><a class="LN" id="615">  615   </a>
</span><span><a class="LN" id="616" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:872')" name="code2model">  616   </a>  u_LimitPulseWidth9 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth9
</span><span><a class="LN" id="617" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:872')" name="code2model">  617   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch28_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="618" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:872')" name="code2model">  618   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="619" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:872')" name="code2model">  619   </a>              ref_sig_limit =&gt; LimitPulseWidth9_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="620" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:872')" name="code2model">  620   </a>              );
</span><span><a class="LN" id="621">  621   </a>
</span><span><a class="LN" id="622" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:887')" name="code2model">  622   </a>  u_LimitPulseWidth10 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth10
</span><span><a class="LN" id="623" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:887')" name="code2model">  623   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch31_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="624" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:887')" name="code2model">  624   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="625" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:887')" name="code2model">  625   </a>              ref_sig_limit =&gt; LimitPulseWidth10_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="626" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:887')" name="code2model">  626   </a>              );
</span><span><a class="LN" id="627">  627   </a>
</span><span><a class="LN" id="628" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:902')" name="code2model">  628   </a>  u_LimitPulseWidth11 : PWM_and_SS_control_V4_ip_src_LimitPulseWidth11
</span><span><a class="LN" id="629" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:902')" name="code2model">  629   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( ref_sig =&gt; std_logic_vector(Switch34_out1),  <span class="CT">-- sfix14_En12</span>
</span><span><a class="LN" id="630" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:902')" name="code2model">  630   </a>              min_pulse_width =&gt; std_logic_vector(min_pulse_width_AXI_1),  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="631" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:902')" name="code2model">  631   </a>              ref_sig_limit =&gt; LimitPulseWidth11_out1  <span class="CT">-- sfix18_En16</span>
</span><span><a class="LN" id="632" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:902')" name="code2model">  632   </a>              );
</span><span><a class="LN" id="633">  633   </a>
</span><span><a class="LN" id="634">  634   </a>  in_0_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="635">  635   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="636">  636   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="637">  637   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="638">  638   </a>        PWM_en_AXI_1 &lt;= '0';
</span><span><a class="LN" id="639">  639   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="640">  640   </a>        PWM_en_AXI_1 &lt;= PWM_en_AXI;
</span><span><a class="LN" id="641">  641   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="642">  642   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="643">  643   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_0_pipe_process;
</span><span><a class="LN" id="644">  644   </a>
</span><span><a class="LN" id="645">  645   </a>
</span><span><a class="LN" id="646">  646   </a>
</span><span><a class="LN" id="647">  647   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="648">  648   </a>      '0';
</span><span><a class="LN" id="649">  649   </a>
</span><span><a class="LN" id="650" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:381')" name="code2model">  650   </a>  Constant10_out1(0) &lt;= '0';
</span><span><a class="LN" id="651" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:381')" name="code2model">  651   </a>  Constant10_out1(1) &lt;= '0';
</span><span><a class="LN" id="652">  652   </a>
</span><span><a class="LN" id="653">  653   </a>  f_carrier_kHz_AXI_unsigned &lt;= unsigned(f_carrier_kHz_AXI);
</span><span><a class="LN" id="654">  654   </a>
</span><span><a class="LN" id="655">  655   </a>  in_1_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="656">  656   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="657">  657   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="658">  658   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="659">  659   </a>        f_carrier_kHz_AXI_1 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" id="660">  660   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="661">  661   </a>        f_carrier_kHz_AXI_1 &lt;= f_carrier_kHz_AXI_unsigned;
</span><span><a class="LN" id="662">  662   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="663">  663   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="664">  664   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_1_pipe_process;
</span><span><a class="LN" id="665">  665   </a>
</span><span><a class="LN" id="666">  666   </a>
</span><span><a class="LN" id="667">  667   </a>  T_carrier_us_AXI_unsigned &lt;= unsigned(T_carrier_us_AXI);
</span><span><a class="LN" id="668">  668   </a>
</span><span><a class="LN" id="669">  669   </a>  in_2_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="670">  670   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="671">  671   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="672">  672   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="673">  673   </a>        T_carrier_us_AXI_1 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" id="674">  674   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="675">  675   </a>        T_carrier_us_AXI_1 &lt;= T_carrier_us_AXI_unsigned;
</span><span><a class="LN" id="676">  676   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="677">  677   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="678">  678   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_2_pipe_process;
</span><span><a class="LN" id="679">  679   </a>
</span><span><a class="LN" id="680">  680   </a>
</span><span><a class="LN" id="681">  681   </a>  <span class="CT">-- Free running, Unsigned Counter</span>
</span><span><a class="LN" id="682">  682   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="683">  683   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="684" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  684   </a>  HDL_Counter2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="685" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  685   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="686" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  686   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="687" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  687   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="688" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  688   </a>        HDL_Counter2_count &lt;= to_unsigned(16#00000#, 20);
</span><span><a class="LN" id="689" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  689   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">AND</span> PWM_en_AXI_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="690" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  690   </a>        HDL_Counter2_count &lt;= HDL_Counter2_count_next;
</span><span><a class="LN" id="691" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  691   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="692" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  692   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="693" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  693   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter2_process;
</span><span><a class="LN" id="694">  694   </a>
</span><span><a class="LN" id="695" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  695   </a>  HDL_Counter2_out1 &lt;= HDL_Counter2_count;
</span><span><a class="LN" id="696">  696   </a>
</span><span><a class="LN" id="697" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  697   </a>  HDL_Counter2_count_step &lt;= to_unsigned(16#00001#, 20) <span class="KW">WHEN</span> Counter_Ctrl_out1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" id="698" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  698   </a>      to_unsigned(16#FFFFF#, 20);
</span><span><a class="LN" id="699" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:425')" name="code2model">  699   </a>  HDL_Counter2_count_next &lt;= HDL_Counter2_count + HDL_Counter2_count_step;
</span><span><a class="LN" id="700">  700   </a>
</span><span><a class="LN" id="701">  701   </a>  Counter_Ctrl_out2_unsigned &lt;= unsigned(Counter_Ctrl_out2);
</span><span><a class="LN" id="702">  702   </a>
</span><span><a class="LN" id="703" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:550')" name="code2model">  703   </a>  Allow_assymetrical_anew_reference_value &lt;= Counter_Ctrl_out3 <span class="KW">OR</span> Counter_Ctrl_out4;
</span><span><a class="LN" id="704">  704   </a>
</span><span><a class="LN" id="705">  705   </a>  U1_norm_signed &lt;= signed(U1_norm);
</span><span><a class="LN" id="706">  706   </a>
</span><span><a class="LN" id="707">  707   </a>  in_4_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="708">  708   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="709">  709   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="710">  710   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="711">  711   </a>        U1_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="712">  712   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="713">  713   </a>        U1_norm_1 &lt;= U1_norm_signed;
</span><span><a class="LN" id="714">  714   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="715">  715   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="716">  716   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_4_pipe_process;
</span><span><a class="LN" id="717">  717   </a>
</span><span><a class="LN" id="718">  718   </a>
</span><span><a class="LN" id="719" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  719   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="720" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  720   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="721" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  721   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="722" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  722   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="723" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  723   </a>        Delay_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="724" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  724   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="725" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  725   </a>        Delay_out1 &lt;= Switch_out1;
</span><span><a class="LN" id="726" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  726   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="727" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  727   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="728" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:417')" name="code2model">  728   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="729">  729   </a>
</span><span><a class="LN" id="730">  730   </a>
</span><span><a class="LN" id="731">  731   </a>
</span><span><a class="LN" id="732" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:480')" name="code2model">  732   </a>  Switch_out1 &lt;= Delay_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="733" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:480')" name="code2model">  733   </a>      U1_norm_1;
</span><span><a class="LN" id="734">  734   </a>
</span><span><a class="LN" id="735">  735   </a>  min_pulse_width_AXI_signed &lt;= signed(min_pulse_width_AXI);
</span><span><a class="LN" id="736">  736   </a>
</span><span><a class="LN" id="737">  737   </a>  in_3_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="738">  738   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="739">  739   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="740">  740   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="741">  741   </a>        min_pulse_width_AXI_1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="742">  742   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="743">  743   </a>        min_pulse_width_AXI_1 &lt;= min_pulse_width_AXI_signed;
</span><span><a class="LN" id="744">  744   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="745">  745   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="746">  746   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_3_pipe_process;
</span><span><a class="LN" id="747">  747   </a>
</span><span><a class="LN" id="748">  748   </a>
</span><span><a class="LN" id="749">  749   </a>  LimitPulseWidth_out1_signed &lt;= signed(LimitPulseWidth_out1);
</span><span><a class="LN" id="750">  750   </a>
</span><span><a class="LN" id="751" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:471')" name="code2model">  751   </a>  Relational_Operator_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="752" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:471')" name="code2model">  752   </a>  Relational_Operator_1_cast_1 &lt;= LimitPulseWidth_out1_signed &amp; '0';
</span><span><a class="LN" id="753">  753   </a>
</span><span><a class="LN" id="754" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:471')" name="code2model">  754   </a>  Relational_Operator_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator_1_cast &gt;= Relational_Operator_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="755" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:471')" name="code2model">  755   </a>      '0';
</span><span><a class="LN" id="756">  756   </a>
</span><span><a class="LN" id="757">  757   </a>
</span><span><a class="LN" id="758">  758   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="759">  759   </a>      '0';
</span><span><a class="LN" id="760">  760   </a>
</span><span><a class="LN" id="761" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:380')" name="code2model">  761   </a>  Constant1_out1(0) &lt;= '1';
</span><span><a class="LN" id="762" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:380')" name="code2model">  762   </a>  Constant1_out1(1) &lt;= '0';
</span><span><a class="LN" id="763">  763   </a>
</span><span><a class="LN" id="764" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:383')" name="code2model">  764   </a>  Constant2_out1(0) &lt;= '0';
</span><span><a class="LN" id="765" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:383')" name="code2model">  765   </a>  Constant2_out1(1) &lt;= '1';
</span><span><a class="LN" id="766">  766   </a>
</span><span><a class="LN" id="767">  767   </a>
</span><span><a class="LN" id="768" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:487')" name="code2model">  768   </a>  Switch7_out1 &lt;= Constant1_out1 <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="769" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:487')" name="code2model">  769   </a>      Constant2_out1;
</span><span><a class="LN" id="770">  770   </a>
</span><span><a class="LN" id="771">  771   </a>
</span><span><a class="LN" id="772" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:483')" name="code2model">  772   </a>  Switch3_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="773" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:483')" name="code2model">  773   </a>      Switch7_out1;
</span><span><a class="LN" id="774">  774   </a>
</span><span><a class="LN" id="775" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:420')" name="code2model">  775   </a>  Switch3_out1_0 &lt;= Switch3_out1(0);
</span><span><a class="LN" id="776">  776   </a>
</span><span><a class="LN" id="777">  777   </a>  out_0_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="778">  778   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="779">  779   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="780">  780   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="781">  781   </a>        Demux_out1 &lt;= '0';
</span><span><a class="LN" id="782">  782   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="783">  783   </a>        Demux_out1 &lt;= Switch3_out1_0;
</span><span><a class="LN" id="784">  784   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="785">  785   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="786">  786   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_0_pipe_process;
</span><span><a class="LN" id="787">  787   </a>
</span><span><a class="LN" id="788">  788   </a>
</span><span><a class="LN" id="789">  789   </a>  Switch3_out1_1 &lt;= Switch3_out1(1);
</span><span><a class="LN" id="790">  790   </a>
</span><span><a class="LN" id="791">  791   </a>  out_1_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="792">  792   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="793">  793   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="794">  794   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="795">  795   </a>        Demux_out2 &lt;= '0';
</span><span><a class="LN" id="796">  796   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="797">  797   </a>        Demux_out2 &lt;= Switch3_out1_1;
</span><span><a class="LN" id="798">  798   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="799">  799   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="800">  800   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_1_pipe_process;
</span><span><a class="LN" id="801">  801   </a>
</span><span><a class="LN" id="802">  802   </a>
</span><span><a class="LN" id="803">  803   </a>
</span><span><a class="LN" id="804">  804   </a>  switch_compare_1_2 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="805">  805   </a>      '0';
</span><span><a class="LN" id="806">  806   </a>
</span><span><a class="LN" id="807">  807   </a>  U2_norm_signed &lt;= signed(U2_norm);
</span><span><a class="LN" id="808">  808   </a>
</span><span><a class="LN" id="809">  809   </a>  in_5_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="810">  810   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="811">  811   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="812">  812   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="813">  813   </a>        U2_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="814">  814   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="815">  815   </a>        U2_norm_1 &lt;= U2_norm_signed;
</span><span><a class="LN" id="816">  816   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="817">  817   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="818">  818   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_5_pipe_process;
</span><span><a class="LN" id="819">  819   </a>
</span><span><a class="LN" id="820">  820   </a>
</span><span><a class="LN" id="821" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  821   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="822" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  822   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="823" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  823   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="824" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  824   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="825" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  825   </a>        Delay1_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="826" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  826   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="827" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  827   </a>        Delay1_out1 &lt;= Switch1_out1;
</span><span><a class="LN" id="828" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  828   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="829" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  829   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="830" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:418')" name="code2model">  830   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="831">  831   </a>
</span><span><a class="LN" id="832">  832   </a>
</span><span><a class="LN" id="833">  833   </a>
</span><span><a class="LN" id="834" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:481')" name="code2model">  834   </a>  Switch1_out1 &lt;= Delay1_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="835" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:481')" name="code2model">  835   </a>      U2_norm_1;
</span><span><a class="LN" id="836">  836   </a>
</span><span><a class="LN" id="837">  837   </a>  LimitPulseWidth1_out1_signed &lt;= signed(LimitPulseWidth1_out1);
</span><span><a class="LN" id="838">  838   </a>
</span><span><a class="LN" id="839" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:472')" name="code2model">  839   </a>  Relational_Operator1_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="840" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:472')" name="code2model">  840   </a>  Relational_Operator1_1_cast_1 &lt;= LimitPulseWidth1_out1_signed &amp; '0';
</span><span><a class="LN" id="841">  841   </a>
</span><span><a class="LN" id="842" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:472')" name="code2model">  842   </a>  Relational_Operator1_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator1_1_cast &gt;= Relational_Operator1_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="843" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:472')" name="code2model">  843   </a>      '0';
</span><span><a class="LN" id="844">  844   </a>
</span><span><a class="LN" id="845">  845   </a>
</span><span><a class="LN" id="846">  846   </a>  switch_compare_1_3 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator1_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="847">  847   </a>      '0';
</span><span><a class="LN" id="848">  848   </a>
</span><span><a class="LN" id="849" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:384')" name="code2model">  849   </a>  Constant4_out1(0) &lt;= '1';
</span><span><a class="LN" id="850" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:384')" name="code2model">  850   </a>  Constant4_out1(1) &lt;= '0';
</span><span><a class="LN" id="851">  851   </a>
</span><span><a class="LN" id="852" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:385')" name="code2model">  852   </a>  Constant5_out1(0) &lt;= '0';
</span><span><a class="LN" id="853" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:385')" name="code2model">  853   </a>  Constant5_out1(1) &lt;= '1';
</span><span><a class="LN" id="854">  854   </a>
</span><span><a class="LN" id="855">  855   </a>
</span><span><a class="LN" id="856" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:488')" name="code2model">  856   </a>  Switch8_out1 &lt;= Constant4_out1 <span class="KW">WHEN</span> switch_compare_1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="857" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:488')" name="code2model">  857   </a>      Constant5_out1;
</span><span><a class="LN" id="858">  858   </a>
</span><span><a class="LN" id="859">  859   </a>
</span><span><a class="LN" id="860" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:484')" name="code2model">  860   </a>  Switch4_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="861" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:484')" name="code2model">  861   </a>      Switch8_out1;
</span><span><a class="LN" id="862">  862   </a>
</span><span><a class="LN" id="863" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:421')" name="code2model">  863   </a>  Switch4_out1_0 &lt;= Switch4_out1(0);
</span><span><a class="LN" id="864">  864   </a>
</span><span><a class="LN" id="865">  865   </a>  out_2_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="866">  866   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="867">  867   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="868">  868   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="869">  869   </a>        Demux1_out1 &lt;= '0';
</span><span><a class="LN" id="870">  870   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="871">  871   </a>        Demux1_out1 &lt;= Switch4_out1_0;
</span><span><a class="LN" id="872">  872   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="873">  873   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="874">  874   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_2_pipe_process;
</span><span><a class="LN" id="875">  875   </a>
</span><span><a class="LN" id="876">  876   </a>
</span><span><a class="LN" id="877">  877   </a>  Switch4_out1_1 &lt;= Switch4_out1(1);
</span><span><a class="LN" id="878">  878   </a>
</span><span><a class="LN" id="879">  879   </a>  out_3_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="880">  880   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="881">  881   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="882">  882   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="883">  883   </a>        Demux1_out2 &lt;= '0';
</span><span><a class="LN" id="884">  884   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="885">  885   </a>        Demux1_out2 &lt;= Switch4_out1_1;
</span><span><a class="LN" id="886">  886   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="887">  887   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="888">  888   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_3_pipe_process;
</span><span><a class="LN" id="889">  889   </a>
</span><span><a class="LN" id="890">  890   </a>
</span><span><a class="LN" id="891">  891   </a>
</span><span><a class="LN" id="892">  892   </a>  switch_compare_1_4 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="893">  893   </a>      '0';
</span><span><a class="LN" id="894">  894   </a>
</span><span><a class="LN" id="895">  895   </a>  U3_norm_signed &lt;= signed(U3_norm);
</span><span><a class="LN" id="896">  896   </a>
</span><span><a class="LN" id="897">  897   </a>  in_6_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="898">  898   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="899">  899   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="900">  900   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="901">  901   </a>        U3_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="902">  902   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="903">  903   </a>        U3_norm_1 &lt;= U3_norm_signed;
</span><span><a class="LN" id="904">  904   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="905">  905   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="906">  906   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_6_pipe_process;
</span><span><a class="LN" id="907">  907   </a>
</span><span><a class="LN" id="908">  908   </a>
</span><span><a class="LN" id="909" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  909   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="910" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  910   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="911" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  911   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="912" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  912   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="913" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  913   </a>        Delay2_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="914" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  914   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="915" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  915   </a>        Delay2_out1 &lt;= Switch2_out1;
</span><span><a class="LN" id="916" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  916   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="917" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  917   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="918" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:419')" name="code2model">  918   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" id="919">  919   </a>
</span><span><a class="LN" id="920">  920   </a>
</span><span><a class="LN" id="921">  921   </a>
</span><span><a class="LN" id="922" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:482')" name="code2model">  922   </a>  Switch2_out1 &lt;= Delay2_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="923" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:482')" name="code2model">  923   </a>      U3_norm_1;
</span><span><a class="LN" id="924">  924   </a>
</span><span><a class="LN" id="925">  925   </a>  LimitPulseWidth2_out1_signed &lt;= signed(LimitPulseWidth2_out1);
</span><span><a class="LN" id="926">  926   </a>
</span><span><a class="LN" id="927" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:473')" name="code2model">  927   </a>  Relational_Operator2_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="928" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:473')" name="code2model">  928   </a>  Relational_Operator2_1_cast_1 &lt;= LimitPulseWidth2_out1_signed &amp; '0';
</span><span><a class="LN" id="929">  929   </a>
</span><span><a class="LN" id="930" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:473')" name="code2model">  930   </a>  Relational_Operator2_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator2_1_cast &gt;= Relational_Operator2_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="931" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:473')" name="code2model">  931   </a>      '0';
</span><span><a class="LN" id="932">  932   </a>
</span><span><a class="LN" id="933">  933   </a>
</span><span><a class="LN" id="934">  934   </a>  switch_compare_1_5 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator2_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="935">  935   </a>      '0';
</span><span><a class="LN" id="936">  936   </a>
</span><span><a class="LN" id="937" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:386')" name="code2model">  937   </a>  Constant7_out1(0) &lt;= '1';
</span><span><a class="LN" id="938" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:386')" name="code2model">  938   </a>  Constant7_out1(1) &lt;= '0';
</span><span><a class="LN" id="939">  939   </a>
</span><span><a class="LN" id="940" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:387')" name="code2model">  940   </a>  Constant8_out1(0) &lt;= '0';
</span><span><a class="LN" id="941" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:387')" name="code2model">  941   </a>  Constant8_out1(1) &lt;= '1';
</span><span><a class="LN" id="942">  942   </a>
</span><span><a class="LN" id="943">  943   </a>
</span><span><a class="LN" id="944" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:489')" name="code2model">  944   </a>  Switch9_out1 &lt;= Constant7_out1 <span class="KW">WHEN</span> switch_compare_1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="945" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:489')" name="code2model">  945   </a>      Constant8_out1;
</span><span><a class="LN" id="946">  946   </a>
</span><span><a class="LN" id="947">  947   </a>
</span><span><a class="LN" id="948" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:485')" name="code2model">  948   </a>  Switch5_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="949" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:485')" name="code2model">  949   </a>      Switch9_out1;
</span><span><a class="LN" id="950">  950   </a>
</span><span><a class="LN" id="951" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:422')" name="code2model">  951   </a>  Switch5_out1_0 &lt;= Switch5_out1(0);
</span><span><a class="LN" id="952">  952   </a>
</span><span><a class="LN" id="953">  953   </a>  out_4_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="954">  954   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="955">  955   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="956">  956   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="957">  957   </a>        Demux2_out1 &lt;= '0';
</span><span><a class="LN" id="958">  958   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="959">  959   </a>        Demux2_out1 &lt;= Switch5_out1_0;
</span><span><a class="LN" id="960">  960   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="961">  961   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="962">  962   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_4_pipe_process;
</span><span><a class="LN" id="963">  963   </a>
</span><span><a class="LN" id="964">  964   </a>
</span><span><a class="LN" id="965">  965   </a>  Switch5_out1_1 &lt;= Switch5_out1(1);
</span><span><a class="LN" id="966">  966   </a>
</span><span><a class="LN" id="967">  967   </a>  out_5_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="968">  968   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="969">  969   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="970">  970   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="971">  971   </a>        Demux2_out2 &lt;= '0';
</span><span><a class="LN" id="972">  972   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="973">  973   </a>        Demux2_out2 &lt;= Switch5_out1_1;
</span><span><a class="LN" id="974">  974   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="975">  975   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="976">  976   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_5_pipe_process;
</span><span><a class="LN" id="977">  977   </a>
</span><span><a class="LN" id="978">  978   </a>
</span><span><a class="LN" id="979">  979   </a>
</span><span><a class="LN" id="980">  980   </a>  switch_compare_1_6 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="981">  981   </a>      '0';
</span><span><a class="LN" id="982">  982   </a>
</span><span><a class="LN" id="983">  983   </a>  U4_norm_signed &lt;= signed(U4_norm);
</span><span><a class="LN" id="984">  984   </a>
</span><span><a class="LN" id="985">  985   </a>  in_7_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="986">  986   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="987">  987   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="988">  988   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="989">  989   </a>        U4_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="990">  990   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="991">  991   </a>        U4_norm_1 &lt;= U4_norm_signed;
</span><span><a class="LN" id="992">  992   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="993">  993   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="994">  994   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_7_pipe_process;
</span><span><a class="LN" id="995">  995   </a>
</span><span><a class="LN" id="996">  996   </a>
</span><span><a class="LN" id="997" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:599')" name="code2model">  997   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="998" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:599')" name="code2model">  998   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="999" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:599')" name="code2model">  999   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1000" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:599')" name="code2model"> 1000   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1001" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:599')" name="code2model"> 1001   </a>        Delay3_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1002" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:599')" name="code2model"> 1002   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1003" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:599')" name="code2model"> 1003   </a>        Delay3_out1 &lt;= Switch10_out1;
</span><span><a class="LN" id="1004" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:599')" name="code2model"> 1004   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1005" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:599')" name="code2model"> 1005   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1006" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:599')" name="code2model"> 1006   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="1007"> 1007   </a>
</span><span><a class="LN" id="1008"> 1008   </a>
</span><span><a class="LN" id="1009"> 1009   </a>
</span><span><a class="LN" id="1010" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:618')" name="code2model"> 1010   </a>  Switch10_out1 &lt;= Delay3_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1011" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:618')" name="code2model"> 1011   </a>      U4_norm_1;
</span><span><a class="LN" id="1012"> 1012   </a>
</span><span><a class="LN" id="1013"> 1013   </a>  LimitPulseWidth3_out1_signed &lt;= signed(LimitPulseWidth3_out1);
</span><span><a class="LN" id="1014"> 1014   </a>
</span><span><a class="LN" id="1015" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:616')" name="code2model"> 1015   </a>  Relational_Operator3_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="1016" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:616')" name="code2model"> 1016   </a>  Relational_Operator3_1_cast_1 &lt;= LimitPulseWidth3_out1_signed &amp; '0';
</span><span><a class="LN" id="1017"> 1017   </a>
</span><span><a class="LN" id="1018" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:616')" name="code2model"> 1018   </a>  Relational_Operator3_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator3_1_cast &gt;= Relational_Operator3_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="1019" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:616')" name="code2model"> 1019   </a>      '0';
</span><span><a class="LN" id="1020"> 1020   </a>
</span><span><a class="LN" id="1021"> 1021   </a>
</span><span><a class="LN" id="1022"> 1022   </a>  switch_compare_1_7 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator3_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1023"> 1023   </a>      '0';
</span><span><a class="LN" id="1024"> 1024   </a>
</span><span><a class="LN" id="1025" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:597')" name="code2model"> 1025   </a>  Constant3_out1(0) &lt;= '1';
</span><span><a class="LN" id="1026" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:597')" name="code2model"> 1026   </a>  Constant3_out1(1) &lt;= '0';
</span><span><a class="LN" id="1027"> 1027   </a>
</span><span><a class="LN" id="1028" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:598')" name="code2model"> 1028   </a>  Constant6_out1(0) &lt;= '0';
</span><span><a class="LN" id="1029" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:598')" name="code2model"> 1029   </a>  Constant6_out1(1) &lt;= '1';
</span><span><a class="LN" id="1030"> 1030   </a>
</span><span><a class="LN" id="1031"> 1031   </a>
</span><span><a class="LN" id="1032" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:620')" name="code2model"> 1032   </a>  Switch12_out1 &lt;= Constant3_out1 <span class="KW">WHEN</span> switch_compare_1_7 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1033" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:620')" name="code2model"> 1033   </a>      Constant6_out1;
</span><span><a class="LN" id="1034"> 1034   </a>
</span><span><a class="LN" id="1035"> 1035   </a>
</span><span><a class="LN" id="1036" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:619')" name="code2model"> 1036   </a>  Switch11_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_6 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1037" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:619')" name="code2model"> 1037   </a>      Switch12_out1;
</span><span><a class="LN" id="1038"> 1038   </a>
</span><span><a class="LN" id="1039" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:600')" name="code2model"> 1039   </a>  Switch11_out1_0 &lt;= Switch11_out1(0);
</span><span><a class="LN" id="1040"> 1040   </a>
</span><span><a class="LN" id="1041"> 1041   </a>  out_6_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1042"> 1042   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1043"> 1043   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1044"> 1044   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1045"> 1045   </a>        Demux3_out1 &lt;= '0';
</span><span><a class="LN" id="1046"> 1046   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1047"> 1047   </a>        Demux3_out1 &lt;= Switch11_out1_0;
</span><span><a class="LN" id="1048"> 1048   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1049"> 1049   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1050"> 1050   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_6_pipe_process;
</span><span><a class="LN" id="1051"> 1051   </a>
</span><span><a class="LN" id="1052"> 1052   </a>
</span><span><a class="LN" id="1053"> 1053   </a>  Switch11_out1_1 &lt;= Switch11_out1(1);
</span><span><a class="LN" id="1054"> 1054   </a>
</span><span><a class="LN" id="1055"> 1055   </a>  out_7_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1056"> 1056   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1057"> 1057   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1058"> 1058   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1059"> 1059   </a>        Demux3_out2 &lt;= '0';
</span><span><a class="LN" id="1060"> 1060   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1061"> 1061   </a>        Demux3_out2 &lt;= Switch11_out1_1;
</span><span><a class="LN" id="1062"> 1062   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1063"> 1063   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1064"> 1064   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_7_pipe_process;
</span><span><a class="LN" id="1065"> 1065   </a>
</span><span><a class="LN" id="1066"> 1066   </a>
</span><span><a class="LN" id="1067"> 1067   </a>
</span><span><a class="LN" id="1068"> 1068   </a>  switch_compare_1_8 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1069"> 1069   </a>      '0';
</span><span><a class="LN" id="1070"> 1070   </a>
</span><span><a class="LN" id="1071"> 1071   </a>  U5_norm_signed &lt;= signed(U5_norm);
</span><span><a class="LN" id="1072"> 1072   </a>
</span><span><a class="LN" id="1073"> 1073   </a>  in_8_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1074"> 1074   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1075"> 1075   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1076"> 1076   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1077"> 1077   </a>        U5_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1078"> 1078   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1079"> 1079   </a>        U5_norm_1 &lt;= U5_norm_signed;
</span><span><a class="LN" id="1080"> 1080   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1081"> 1081   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1082"> 1082   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_8_pipe_process;
</span><span><a class="LN" id="1083"> 1083   </a>
</span><span><a class="LN" id="1084"> 1084   </a>
</span><span><a class="LN" id="1085" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:628')" name="code2model"> 1085   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1086" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:628')" name="code2model"> 1086   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1087" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:628')" name="code2model"> 1087   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1088" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:628')" name="code2model"> 1088   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1089" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:628')" name="code2model"> 1089   </a>        Delay4_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1090" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:628')" name="code2model"> 1090   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1091" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:628')" name="code2model"> 1091   </a>        Delay4_out1 &lt;= Switch13_out1;
</span><span><a class="LN" id="1092" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:628')" name="code2model"> 1092   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1093" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:628')" name="code2model"> 1093   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1094" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:628')" name="code2model"> 1094   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" id="1095"> 1095   </a>
</span><span><a class="LN" id="1096"> 1096   </a>
</span><span><a class="LN" id="1097"> 1097   </a>
</span><span><a class="LN" id="1098" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:647')" name="code2model"> 1098   </a>  Switch13_out1 &lt;= Delay4_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1099" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:647')" name="code2model"> 1099   </a>      U5_norm_1;
</span><span><a class="LN" id="1100"> 1100   </a>
</span><span><a class="LN" id="1101"> 1101   </a>  LimitPulseWidth4_out1_signed &lt;= signed(LimitPulseWidth4_out1);
</span><span><a class="LN" id="1102"> 1102   </a>
</span><span><a class="LN" id="1103" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:645')" name="code2model"> 1103   </a>  Relational_Operator4_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="1104" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:645')" name="code2model"> 1104   </a>  Relational_Operator4_1_cast_1 &lt;= LimitPulseWidth4_out1_signed &amp; '0';
</span><span><a class="LN" id="1105"> 1105   </a>
</span><span><a class="LN" id="1106" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:645')" name="code2model"> 1106   </a>  Relational_Operator4_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator4_1_cast &gt;= Relational_Operator4_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="1107" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:645')" name="code2model"> 1107   </a>      '0';
</span><span><a class="LN" id="1108"> 1108   </a>
</span><span><a class="LN" id="1109"> 1109   </a>
</span><span><a class="LN" id="1110"> 1110   </a>  switch_compare_1_9 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator4_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1111"> 1111   </a>      '0';
</span><span><a class="LN" id="1112"> 1112   </a>
</span><span><a class="LN" id="1113" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:626')" name="code2model"> 1113   </a>  Constant9_out1(0) &lt;= '1';
</span><span><a class="LN" id="1114" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:626')" name="code2model"> 1114   </a>  Constant9_out1(1) &lt;= '0';
</span><span><a class="LN" id="1115"> 1115   </a>
</span><span><a class="LN" id="1116" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:627')" name="code2model"> 1116   </a>  Constant12_out1(0) &lt;= '0';
</span><span><a class="LN" id="1117" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:627')" name="code2model"> 1117   </a>  Constant12_out1(1) &lt;= '1';
</span><span><a class="LN" id="1118"> 1118   </a>
</span><span><a class="LN" id="1119"> 1119   </a>
</span><span><a class="LN" id="1120" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:649')" name="code2model"> 1120   </a>  Switch15_out1 &lt;= Constant9_out1 <span class="KW">WHEN</span> switch_compare_1_9 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1121" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:649')" name="code2model"> 1121   </a>      Constant12_out1;
</span><span><a class="LN" id="1122"> 1122   </a>
</span><span><a class="LN" id="1123"> 1123   </a>
</span><span><a class="LN" id="1124" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:648')" name="code2model"> 1124   </a>  Switch14_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_8 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1125" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:648')" name="code2model"> 1125   </a>      Switch15_out1;
</span><span><a class="LN" id="1126"> 1126   </a>
</span><span><a class="LN" id="1127" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:629')" name="code2model"> 1127   </a>  Switch14_out1_0 &lt;= Switch14_out1(0);
</span><span><a class="LN" id="1128"> 1128   </a>
</span><span><a class="LN" id="1129"> 1129   </a>  out_8_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1130"> 1130   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1131"> 1131   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1132"> 1132   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1133"> 1133   </a>        Demux4_out1 &lt;= '0';
</span><span><a class="LN" id="1134"> 1134   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1135"> 1135   </a>        Demux4_out1 &lt;= Switch14_out1_0;
</span><span><a class="LN" id="1136"> 1136   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1137"> 1137   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1138"> 1138   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_8_pipe_process;
</span><span><a class="LN" id="1139"> 1139   </a>
</span><span><a class="LN" id="1140"> 1140   </a>
</span><span><a class="LN" id="1141"> 1141   </a>  Switch14_out1_1 &lt;= Switch14_out1(1);
</span><span><a class="LN" id="1142"> 1142   </a>
</span><span><a class="LN" id="1143"> 1143   </a>  out_9_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1144"> 1144   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1145"> 1145   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1146"> 1146   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1147"> 1147   </a>        Demux4_out2 &lt;= '0';
</span><span><a class="LN" id="1148"> 1148   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1149"> 1149   </a>        Demux4_out2 &lt;= Switch14_out1_1;
</span><span><a class="LN" id="1150"> 1150   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1151"> 1151   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1152"> 1152   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_9_pipe_process;
</span><span><a class="LN" id="1153"> 1153   </a>
</span><span><a class="LN" id="1154"> 1154   </a>
</span><span><a class="LN" id="1155"> 1155   </a>
</span><span><a class="LN" id="1156"> 1156   </a>  switch_compare_1_10 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1157"> 1157   </a>      '0';
</span><span><a class="LN" id="1158"> 1158   </a>
</span><span><a class="LN" id="1159"> 1159   </a>  U6_norm_signed &lt;= signed(U6_norm);
</span><span><a class="LN" id="1160"> 1160   </a>
</span><span><a class="LN" id="1161"> 1161   </a>  in_9_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1162"> 1162   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1163"> 1163   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1164"> 1164   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1165"> 1165   </a>        U6_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1166"> 1166   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1167"> 1167   </a>        U6_norm_1 &lt;= U6_norm_signed;
</span><span><a class="LN" id="1168"> 1168   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1169"> 1169   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1170"> 1170   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_9_pipe_process;
</span><span><a class="LN" id="1171"> 1171   </a>
</span><span><a class="LN" id="1172"> 1172   </a>
</span><span><a class="LN" id="1173" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:657')" name="code2model"> 1173   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1174" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:657')" name="code2model"> 1174   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1175" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:657')" name="code2model"> 1175   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1176" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:657')" name="code2model"> 1176   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1177" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:657')" name="code2model"> 1177   </a>        Delay5_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1178" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:657')" name="code2model"> 1178   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1179" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:657')" name="code2model"> 1179   </a>        Delay5_out1 &lt;= Switch16_out1;
</span><span><a class="LN" id="1180" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:657')" name="code2model"> 1180   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1181" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:657')" name="code2model"> 1181   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1182" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:657')" name="code2model"> 1182   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" id="1183"> 1183   </a>
</span><span><a class="LN" id="1184"> 1184   </a>
</span><span><a class="LN" id="1185"> 1185   </a>
</span><span><a class="LN" id="1186" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:676')" name="code2model"> 1186   </a>  Switch16_out1 &lt;= Delay5_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1187" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:676')" name="code2model"> 1187   </a>      U6_norm_1;
</span><span><a class="LN" id="1188"> 1188   </a>
</span><span><a class="LN" id="1189"> 1189   </a>  LimitPulseWidth5_out1_signed &lt;= signed(LimitPulseWidth5_out1);
</span><span><a class="LN" id="1190"> 1190   </a>
</span><span><a class="LN" id="1191" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:674')" name="code2model"> 1191   </a>  Relational_Operator5_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="1192" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:674')" name="code2model"> 1192   </a>  Relational_Operator5_1_cast_1 &lt;= LimitPulseWidth5_out1_signed &amp; '0';
</span><span><a class="LN" id="1193"> 1193   </a>
</span><span><a class="LN" id="1194" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:674')" name="code2model"> 1194   </a>  Relational_Operator5_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator5_1_cast &gt;= Relational_Operator5_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="1195" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:674')" name="code2model"> 1195   </a>      '0';
</span><span><a class="LN" id="1196"> 1196   </a>
</span><span><a class="LN" id="1197"> 1197   </a>
</span><span><a class="LN" id="1198"> 1198   </a>  switch_compare_1_11 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator5_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1199"> 1199   </a>      '0';
</span><span><a class="LN" id="1200"> 1200   </a>
</span><span><a class="LN" id="1201" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:655')" name="code2model"> 1201   </a>  Constant13_out1(0) &lt;= '1';
</span><span><a class="LN" id="1202" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:655')" name="code2model"> 1202   </a>  Constant13_out1(1) &lt;= '0';
</span><span><a class="LN" id="1203"> 1203   </a>
</span><span><a class="LN" id="1204" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:656')" name="code2model"> 1204   </a>  Constant14_out1(0) &lt;= '0';
</span><span><a class="LN" id="1205" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:656')" name="code2model"> 1205   </a>  Constant14_out1(1) &lt;= '1';
</span><span><a class="LN" id="1206"> 1206   </a>
</span><span><a class="LN" id="1207"> 1207   </a>
</span><span><a class="LN" id="1208" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:678')" name="code2model"> 1208   </a>  Switch18_out1 &lt;= Constant13_out1 <span class="KW">WHEN</span> switch_compare_1_11 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1209" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:678')" name="code2model"> 1209   </a>      Constant14_out1;
</span><span><a class="LN" id="1210"> 1210   </a>
</span><span><a class="LN" id="1211"> 1211   </a>
</span><span><a class="LN" id="1212" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:677')" name="code2model"> 1212   </a>  Switch17_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_10 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1213" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:677')" name="code2model"> 1213   </a>      Switch18_out1;
</span><span><a class="LN" id="1214"> 1214   </a>
</span><span><a class="LN" id="1215" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:658')" name="code2model"> 1215   </a>  Switch17_out1_0 &lt;= Switch17_out1(0);
</span><span><a class="LN" id="1216"> 1216   </a>
</span><span><a class="LN" id="1217"> 1217   </a>  out_10_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1218"> 1218   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1219"> 1219   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1220"> 1220   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1221"> 1221   </a>        Demux5_out1 &lt;= '0';
</span><span><a class="LN" id="1222"> 1222   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1223"> 1223   </a>        Demux5_out1 &lt;= Switch17_out1_0;
</span><span><a class="LN" id="1224"> 1224   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1225"> 1225   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1226"> 1226   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_10_pipe_process;
</span><span><a class="LN" id="1227"> 1227   </a>
</span><span><a class="LN" id="1228"> 1228   </a>
</span><span><a class="LN" id="1229"> 1229   </a>  Switch17_out1_1 &lt;= Switch17_out1(1);
</span><span><a class="LN" id="1230"> 1230   </a>
</span><span><a class="LN" id="1231"> 1231   </a>  out_11_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1232"> 1232   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1233"> 1233   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1234"> 1234   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1235"> 1235   </a>        Demux5_out2 &lt;= '0';
</span><span><a class="LN" id="1236"> 1236   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1237"> 1237   </a>        Demux5_out2 &lt;= Switch17_out1_1;
</span><span><a class="LN" id="1238"> 1238   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1239"> 1239   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1240"> 1240   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_11_pipe_process;
</span><span><a class="LN" id="1241"> 1241   </a>
</span><span><a class="LN" id="1242"> 1242   </a>
</span><span><a class="LN" id="1243"> 1243   </a>
</span><span><a class="LN" id="1244"> 1244   </a>  switch_compare_1_12 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1245"> 1245   </a>      '0';
</span><span><a class="LN" id="1246"> 1246   </a>
</span><span><a class="LN" id="1247"> 1247   </a>  U7_norm_signed &lt;= signed(U7_norm);
</span><span><a class="LN" id="1248"> 1248   </a>
</span><span><a class="LN" id="1249"> 1249   </a>  in_10_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1250"> 1250   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1251"> 1251   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1252"> 1252   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1253"> 1253   </a>        U7_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1254"> 1254   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1255"> 1255   </a>        U7_norm_1 &lt;= U7_norm_signed;
</span><span><a class="LN" id="1256"> 1256   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1257"> 1257   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1258"> 1258   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_10_pipe_process;
</span><span><a class="LN" id="1259"> 1259   </a>
</span><span><a class="LN" id="1260"> 1260   </a>
</span><span><a class="LN" id="1261" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:779')" name="code2model"> 1261   </a>  Delay6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1262" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:779')" name="code2model"> 1262   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1263" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:779')" name="code2model"> 1263   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1264" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:779')" name="code2model"> 1264   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1265" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:779')" name="code2model"> 1265   </a>        Delay6_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1266" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:779')" name="code2model"> 1266   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1267" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:779')" name="code2model"> 1267   </a>        Delay6_out1 &lt;= Switch19_out1;
</span><span><a class="LN" id="1268" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:779')" name="code2model"> 1268   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1269" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:779')" name="code2model"> 1269   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1270" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:779')" name="code2model"> 1270   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_process;
</span><span><a class="LN" id="1271"> 1271   </a>
</span><span><a class="LN" id="1272"> 1272   </a>
</span><span><a class="LN" id="1273"> 1273   </a>
</span><span><a class="LN" id="1274" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:836')" name="code2model"> 1274   </a>  Switch19_out1 &lt;= Delay6_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1275" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:836')" name="code2model"> 1275   </a>      U7_norm_1;
</span><span><a class="LN" id="1276"> 1276   </a>
</span><span><a class="LN" id="1277"> 1277   </a>  LimitPulseWidth6_out1_signed &lt;= signed(LimitPulseWidth6_out1);
</span><span><a class="LN" id="1278"> 1278   </a>
</span><span><a class="LN" id="1279" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:830')" name="code2model"> 1279   </a>  Relational_Operator6_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="1280" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:830')" name="code2model"> 1280   </a>  Relational_Operator6_1_cast_1 &lt;= LimitPulseWidth6_out1_signed &amp; '0';
</span><span><a class="LN" id="1281"> 1281   </a>
</span><span><a class="LN" id="1282" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:830')" name="code2model"> 1282   </a>  Relational_Operator6_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator6_1_cast &gt;= Relational_Operator6_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="1283" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:830')" name="code2model"> 1283   </a>      '0';
</span><span><a class="LN" id="1284"> 1284   </a>
</span><span><a class="LN" id="1285"> 1285   </a>
</span><span><a class="LN" id="1286"> 1286   </a>  switch_compare_1_13 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator6_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1287"> 1287   </a>      '0';
</span><span><a class="LN" id="1288"> 1288   </a>
</span><span><a class="LN" id="1289" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:776')" name="code2model"> 1289   </a>  Constant18_out1(0) &lt;= '1';
</span><span><a class="LN" id="1290" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:776')" name="code2model"> 1290   </a>  Constant18_out1(1) &lt;= '0';
</span><span><a class="LN" id="1291"> 1291   </a>
</span><span><a class="LN" id="1292" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:777')" name="code2model"> 1292   </a>  Constant19_out1(0) &lt;= '0';
</span><span><a class="LN" id="1293" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:777')" name="code2model"> 1293   </a>  Constant19_out1(1) &lt;= '1';
</span><span><a class="LN" id="1294"> 1294   </a>
</span><span><a class="LN" id="1295"> 1295   </a>
</span><span><a class="LN" id="1296" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:838')" name="code2model"> 1296   </a>  Switch21_out1 &lt;= Constant18_out1 <span class="KW">WHEN</span> switch_compare_1_13 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1297" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:838')" name="code2model"> 1297   </a>      Constant19_out1;
</span><span><a class="LN" id="1298"> 1298   </a>
</span><span><a class="LN" id="1299"> 1299   </a>
</span><span><a class="LN" id="1300" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:837')" name="code2model"> 1300   </a>  Switch20_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_12 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1301" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:837')" name="code2model"> 1301   </a>      Switch21_out1;
</span><span><a class="LN" id="1302"> 1302   </a>
</span><span><a class="LN" id="1303" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:782')" name="code2model"> 1303   </a>  Switch20_out1_0 &lt;= Switch20_out1(0);
</span><span><a class="LN" id="1304"> 1304   </a>
</span><span><a class="LN" id="1305"> 1305   </a>  out_12_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1306"> 1306   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1307"> 1307   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1308"> 1308   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1309"> 1309   </a>        Demux6_out1 &lt;= '0';
</span><span><a class="LN" id="1310"> 1310   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1311"> 1311   </a>        Demux6_out1 &lt;= Switch20_out1_0;
</span><span><a class="LN" id="1312"> 1312   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1313"> 1313   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1314"> 1314   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_12_pipe_process;
</span><span><a class="LN" id="1315"> 1315   </a>
</span><span><a class="LN" id="1316"> 1316   </a>
</span><span><a class="LN" id="1317"> 1317   </a>  Switch20_out1_1 &lt;= Switch20_out1(1);
</span><span><a class="LN" id="1318"> 1318   </a>
</span><span><a class="LN" id="1319"> 1319   </a>  out_13_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1320"> 1320   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1321"> 1321   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1322"> 1322   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1323"> 1323   </a>        Demux6_out2 &lt;= '0';
</span><span><a class="LN" id="1324"> 1324   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1325"> 1325   </a>        Demux6_out2 &lt;= Switch20_out1_1;
</span><span><a class="LN" id="1326"> 1326   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1327"> 1327   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1328"> 1328   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_13_pipe_process;
</span><span><a class="LN" id="1329"> 1329   </a>
</span><span><a class="LN" id="1330"> 1330   </a>
</span><span><a class="LN" id="1331"> 1331   </a>
</span><span><a class="LN" id="1332"> 1332   </a>  switch_compare_1_14 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1333"> 1333   </a>      '0';
</span><span><a class="LN" id="1334"> 1334   </a>
</span><span><a class="LN" id="1335"> 1335   </a>  U8_norm_signed &lt;= signed(U8_norm);
</span><span><a class="LN" id="1336"> 1336   </a>
</span><span><a class="LN" id="1337"> 1337   </a>  in_11_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1338"> 1338   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1339"> 1339   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1340"> 1340   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1341"> 1341   </a>        U8_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1342"> 1342   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1343"> 1343   </a>        U8_norm_1 &lt;= U8_norm_signed;
</span><span><a class="LN" id="1344"> 1344   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1345"> 1345   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1346"> 1346   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_11_pipe_process;
</span><span><a class="LN" id="1347"> 1347   </a>
</span><span><a class="LN" id="1348"> 1348   </a>
</span><span><a class="LN" id="1349" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:780')" name="code2model"> 1349   </a>  Delay7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1350" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:780')" name="code2model"> 1350   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1351" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:780')" name="code2model"> 1351   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1352" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:780')" name="code2model"> 1352   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1353" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:780')" name="code2model"> 1353   </a>        Delay7_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1354" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:780')" name="code2model"> 1354   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1355" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:780')" name="code2model"> 1355   </a>        Delay7_out1 &lt;= Switch22_out1;
</span><span><a class="LN" id="1356" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:780')" name="code2model"> 1356   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1357" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:780')" name="code2model"> 1357   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1358" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:780')" name="code2model"> 1358   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_process;
</span><span><a class="LN" id="1359"> 1359   </a>
</span><span><a class="LN" id="1360"> 1360   </a>
</span><span><a class="LN" id="1361"> 1361   </a>
</span><span><a class="LN" id="1362" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:839')" name="code2model"> 1362   </a>  Switch22_out1 &lt;= Delay7_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1363" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:839')" name="code2model"> 1363   </a>      U8_norm_1;
</span><span><a class="LN" id="1364"> 1364   </a>
</span><span><a class="LN" id="1365"> 1365   </a>  LimitPulseWidth7_out1_signed &lt;= signed(LimitPulseWidth7_out1);
</span><span><a class="LN" id="1366"> 1366   </a>
</span><span><a class="LN" id="1367" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:831')" name="code2model"> 1367   </a>  Relational_Operator7_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="1368" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:831')" name="code2model"> 1368   </a>  Relational_Operator7_1_cast_1 &lt;= LimitPulseWidth7_out1_signed &amp; '0';
</span><span><a class="LN" id="1369"> 1369   </a>
</span><span><a class="LN" id="1370" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:831')" name="code2model"> 1370   </a>  Relational_Operator7_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator7_1_cast &gt;= Relational_Operator7_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="1371" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:831')" name="code2model"> 1371   </a>      '0';
</span><span><a class="LN" id="1372"> 1372   </a>
</span><span><a class="LN" id="1373"> 1373   </a>
</span><span><a class="LN" id="1374"> 1374   </a>  switch_compare_1_15 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator7_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1375"> 1375   </a>      '0';
</span><span><a class="LN" id="1376"> 1376   </a>
</span><span><a class="LN" id="1377" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:778')" name="code2model"> 1377   </a>  Constant20_out1(0) &lt;= '1';
</span><span><a class="LN" id="1378" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:778')" name="code2model"> 1378   </a>  Constant20_out1(1) &lt;= '0';
</span><span><a class="LN" id="1379"> 1379   </a>
</span><span><a class="LN" id="1380" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:773')" name="code2model"> 1380   </a>  Constant15_out1(0) &lt;= '0';
</span><span><a class="LN" id="1381" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:773')" name="code2model"> 1381   </a>  Constant15_out1(1) &lt;= '1';
</span><span><a class="LN" id="1382"> 1382   </a>
</span><span><a class="LN" id="1383"> 1383   </a>
</span><span><a class="LN" id="1384" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:841')" name="code2model"> 1384   </a>  Switch24_out1 &lt;= Constant20_out1 <span class="KW">WHEN</span> switch_compare_1_15 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1385" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:841')" name="code2model"> 1385   </a>      Constant15_out1;
</span><span><a class="LN" id="1386"> 1386   </a>
</span><span><a class="LN" id="1387"> 1387   </a>
</span><span><a class="LN" id="1388" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:840')" name="code2model"> 1388   </a>  Switch23_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_14 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1389" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:840')" name="code2model"> 1389   </a>      Switch24_out1;
</span><span><a class="LN" id="1390"> 1390   </a>
</span><span><a class="LN" id="1391" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:783')" name="code2model"> 1391   </a>  Switch23_out1_0 &lt;= Switch23_out1(0);
</span><span><a class="LN" id="1392"> 1392   </a>
</span><span><a class="LN" id="1393"> 1393   </a>  out_14_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1394"> 1394   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1395"> 1395   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1396"> 1396   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1397"> 1397   </a>        Demux7_out1 &lt;= '0';
</span><span><a class="LN" id="1398"> 1398   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1399"> 1399   </a>        Demux7_out1 &lt;= Switch23_out1_0;
</span><span><a class="LN" id="1400"> 1400   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1401"> 1401   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1402"> 1402   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_14_pipe_process;
</span><span><a class="LN" id="1403"> 1403   </a>
</span><span><a class="LN" id="1404"> 1404   </a>
</span><span><a class="LN" id="1405"> 1405   </a>  Switch23_out1_1 &lt;= Switch23_out1(1);
</span><span><a class="LN" id="1406"> 1406   </a>
</span><span><a class="LN" id="1407"> 1407   </a>  out_15_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1408"> 1408   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1409"> 1409   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1410"> 1410   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1411"> 1411   </a>        Demux7_out2 &lt;= '0';
</span><span><a class="LN" id="1412"> 1412   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1413"> 1413   </a>        Demux7_out2 &lt;= Switch23_out1_1;
</span><span><a class="LN" id="1414"> 1414   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1415"> 1415   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1416"> 1416   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_15_pipe_process;
</span><span><a class="LN" id="1417"> 1417   </a>
</span><span><a class="LN" id="1418"> 1418   </a>
</span><span><a class="LN" id="1419"> 1419   </a>
</span><span><a class="LN" id="1420"> 1420   </a>  switch_compare_1_16 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1421"> 1421   </a>      '0';
</span><span><a class="LN" id="1422"> 1422   </a>
</span><span><a class="LN" id="1423"> 1423   </a>  U9_norm_signed &lt;= signed(U9_norm);
</span><span><a class="LN" id="1424"> 1424   </a>
</span><span><a class="LN" id="1425"> 1425   </a>  in_12_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1426"> 1426   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1427"> 1427   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1428"> 1428   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1429"> 1429   </a>        U9_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1430"> 1430   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1431"> 1431   </a>        U9_norm_1 &lt;= U9_norm_signed;
</span><span><a class="LN" id="1432"> 1432   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1433"> 1433   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1434"> 1434   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_12_pipe_process;
</span><span><a class="LN" id="1435"> 1435   </a>
</span><span><a class="LN" id="1436"> 1436   </a>
</span><span><a class="LN" id="1437" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:781')" name="code2model"> 1437   </a>  Delay8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1438" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:781')" name="code2model"> 1438   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1439" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:781')" name="code2model"> 1439   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1440" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:781')" name="code2model"> 1440   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1441" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:781')" name="code2model"> 1441   </a>        Delay8_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1442" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:781')" name="code2model"> 1442   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1443" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:781')" name="code2model"> 1443   </a>        Delay8_out1 &lt;= Switch25_out1;
</span><span><a class="LN" id="1444" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:781')" name="code2model"> 1444   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1445" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:781')" name="code2model"> 1445   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1446" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:781')" name="code2model"> 1446   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_process;
</span><span><a class="LN" id="1447"> 1447   </a>
</span><span><a class="LN" id="1448"> 1448   </a>
</span><span><a class="LN" id="1449"> 1449   </a>
</span><span><a class="LN" id="1450" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:842')" name="code2model"> 1450   </a>  Switch25_out1 &lt;= Delay8_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1451" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:842')" name="code2model"> 1451   </a>      U9_norm_1;
</span><span><a class="LN" id="1452"> 1452   </a>
</span><span><a class="LN" id="1453"> 1453   </a>  LimitPulseWidth8_out1_signed &lt;= signed(LimitPulseWidth8_out1);
</span><span><a class="LN" id="1454"> 1454   </a>
</span><span><a class="LN" id="1455" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:832')" name="code2model"> 1455   </a>  Relational_Operator8_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="1456" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:832')" name="code2model"> 1456   </a>  Relational_Operator8_1_cast_1 &lt;= LimitPulseWidth8_out1_signed &amp; '0';
</span><span><a class="LN" id="1457"> 1457   </a>
</span><span><a class="LN" id="1458" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:832')" name="code2model"> 1458   </a>  Relational_Operator8_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator8_1_cast &gt;= Relational_Operator8_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="1459" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:832')" name="code2model"> 1459   </a>      '0';
</span><span><a class="LN" id="1460"> 1460   </a>
</span><span><a class="LN" id="1461"> 1461   </a>
</span><span><a class="LN" id="1462"> 1462   </a>  switch_compare_1_17 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator8_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1463"> 1463   </a>      '0';
</span><span><a class="LN" id="1464"> 1464   </a>
</span><span><a class="LN" id="1465" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:774')" name="code2model"> 1465   </a>  Constant16_out1(0) &lt;= '1';
</span><span><a class="LN" id="1466" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:774')" name="code2model"> 1466   </a>  Constant16_out1(1) &lt;= '0';
</span><span><a class="LN" id="1467"> 1467   </a>
</span><span><a class="LN" id="1468" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:775')" name="code2model"> 1468   </a>  Constant17_out1(0) &lt;= '0';
</span><span><a class="LN" id="1469" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:775')" name="code2model"> 1469   </a>  Constant17_out1(1) &lt;= '1';
</span><span><a class="LN" id="1470"> 1470   </a>
</span><span><a class="LN" id="1471"> 1471   </a>
</span><span><a class="LN" id="1472" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:844')" name="code2model"> 1472   </a>  Switch27_out1 &lt;= Constant16_out1 <span class="KW">WHEN</span> switch_compare_1_17 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1473" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:844')" name="code2model"> 1473   </a>      Constant17_out1;
</span><span><a class="LN" id="1474"> 1474   </a>
</span><span><a class="LN" id="1475"> 1475   </a>
</span><span><a class="LN" id="1476" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:843')" name="code2model"> 1476   </a>  Switch26_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_16 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1477" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:843')" name="code2model"> 1477   </a>      Switch27_out1;
</span><span><a class="LN" id="1478"> 1478   </a>
</span><span><a class="LN" id="1479" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:784')" name="code2model"> 1479   </a>  Switch26_out1_0 &lt;= Switch26_out1(0);
</span><span><a class="LN" id="1480"> 1480   </a>
</span><span><a class="LN" id="1481"> 1481   </a>  out_16_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1482"> 1482   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1483"> 1483   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1484"> 1484   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1485"> 1485   </a>        Demux8_out1 &lt;= '0';
</span><span><a class="LN" id="1486"> 1486   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1487"> 1487   </a>        Demux8_out1 &lt;= Switch26_out1_0;
</span><span><a class="LN" id="1488"> 1488   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1489"> 1489   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1490"> 1490   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_16_pipe_process;
</span><span><a class="LN" id="1491"> 1491   </a>
</span><span><a class="LN" id="1492"> 1492   </a>
</span><span><a class="LN" id="1493"> 1493   </a>  Switch26_out1_1 &lt;= Switch26_out1(1);
</span><span><a class="LN" id="1494"> 1494   </a>
</span><span><a class="LN" id="1495"> 1495   </a>  out_17_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1496"> 1496   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1497"> 1497   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1498"> 1498   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1499"> 1499   </a>        Demux8_out2 &lt;= '0';
</span><span><a class="LN" id="1500"> 1500   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1501"> 1501   </a>        Demux8_out2 &lt;= Switch26_out1_1;
</span><span><a class="LN" id="1502"> 1502   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1503"> 1503   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1504"> 1504   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_17_pipe_process;
</span><span><a class="LN" id="1505"> 1505   </a>
</span><span><a class="LN" id="1506"> 1506   </a>
</span><span><a class="LN" id="1507"> 1507   </a>
</span><span><a class="LN" id="1508"> 1508   </a>  switch_compare_1_18 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1509"> 1509   </a>      '0';
</span><span><a class="LN" id="1510"> 1510   </a>
</span><span><a class="LN" id="1511"> 1511   </a>  U10_norm_signed &lt;= signed(U10_norm);
</span><span><a class="LN" id="1512"> 1512   </a>
</span><span><a class="LN" id="1513"> 1513   </a>  in_13_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1514"> 1514   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1515"> 1515   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1516"> 1516   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1517"> 1517   </a>        U10_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1518"> 1518   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1519"> 1519   </a>        U10_norm_1 &lt;= U10_norm_signed;
</span><span><a class="LN" id="1520"> 1520   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1521"> 1521   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1522"> 1522   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_13_pipe_process;
</span><span><a class="LN" id="1523"> 1523   </a>
</span><span><a class="LN" id="1524"> 1524   </a>
</span><span><a class="LN" id="1525" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:866')" name="code2model"> 1525   </a>  Delay9_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1526" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:866')" name="code2model"> 1526   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1527" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:866')" name="code2model"> 1527   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1528" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:866')" name="code2model"> 1528   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1529" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:866')" name="code2model"> 1529   </a>        Delay9_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1530" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:866')" name="code2model"> 1530   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1531" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:866')" name="code2model"> 1531   </a>        Delay9_out1 &lt;= Switch28_out1;
</span><span><a class="LN" id="1532" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:866')" name="code2model"> 1532   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1533" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:866')" name="code2model"> 1533   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1534" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:866')" name="code2model"> 1534   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_process;
</span><span><a class="LN" id="1535"> 1535   </a>
</span><span><a class="LN" id="1536"> 1536   </a>
</span><span><a class="LN" id="1537"> 1537   </a>
</span><span><a class="LN" id="1538" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:923')" name="code2model"> 1538   </a>  Switch28_out1 &lt;= Delay9_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1539" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:923')" name="code2model"> 1539   </a>      U10_norm_1;
</span><span><a class="LN" id="1540"> 1540   </a>
</span><span><a class="LN" id="1541"> 1541   </a>  LimitPulseWidth9_out1_signed &lt;= signed(LimitPulseWidth9_out1);
</span><span><a class="LN" id="1542"> 1542   </a>
</span><span><a class="LN" id="1543" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:917')" name="code2model"> 1543   </a>  Relational_Operator9_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="1544" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:917')" name="code2model"> 1544   </a>  Relational_Operator9_1_cast_1 &lt;= LimitPulseWidth9_out1_signed &amp; '0';
</span><span><a class="LN" id="1545"> 1545   </a>
</span><span><a class="LN" id="1546" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:917')" name="code2model"> 1546   </a>  Relational_Operator9_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator9_1_cast &gt;= Relational_Operator9_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="1547" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:917')" name="code2model"> 1547   </a>      '0';
</span><span><a class="LN" id="1548"> 1548   </a>
</span><span><a class="LN" id="1549"> 1549   </a>
</span><span><a class="LN" id="1550"> 1550   </a>  switch_compare_1_19 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator9_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1551"> 1551   </a>      '0';
</span><span><a class="LN" id="1552"> 1552   </a>
</span><span><a class="LN" id="1553" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:863')" name="code2model"> 1553   </a>  Constant24_out1(0) &lt;= '1';
</span><span><a class="LN" id="1554" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:863')" name="code2model"> 1554   </a>  Constant24_out1(1) &lt;= '0';
</span><span><a class="LN" id="1555"> 1555   </a>
</span><span><a class="LN" id="1556" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:864')" name="code2model"> 1556   </a>  Constant25_out1(0) &lt;= '0';
</span><span><a class="LN" id="1557" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:864')" name="code2model"> 1557   </a>  Constant25_out1(1) &lt;= '1';
</span><span><a class="LN" id="1558"> 1558   </a>
</span><span><a class="LN" id="1559"> 1559   </a>
</span><span><a class="LN" id="1560" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:925')" name="code2model"> 1560   </a>  Switch30_out1 &lt;= Constant24_out1 <span class="KW">WHEN</span> switch_compare_1_19 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1561" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:925')" name="code2model"> 1561   </a>      Constant25_out1;
</span><span><a class="LN" id="1562"> 1562   </a>
</span><span><a class="LN" id="1563"> 1563   </a>
</span><span><a class="LN" id="1564" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:924')" name="code2model"> 1564   </a>  Switch29_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_18 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1565" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:924')" name="code2model"> 1565   </a>      Switch30_out1;
</span><span><a class="LN" id="1566"> 1566   </a>
</span><span><a class="LN" id="1567" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:869')" name="code2model"> 1567   </a>  Switch29_out1_0 &lt;= Switch29_out1(0);
</span><span><a class="LN" id="1568"> 1568   </a>
</span><span><a class="LN" id="1569"> 1569   </a>  out_18_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1570"> 1570   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1571"> 1571   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1572"> 1572   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1573"> 1573   </a>        Demux9_out1 &lt;= '0';
</span><span><a class="LN" id="1574"> 1574   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1575"> 1575   </a>        Demux9_out1 &lt;= Switch29_out1_0;
</span><span><a class="LN" id="1576"> 1576   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1577"> 1577   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1578"> 1578   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_18_pipe_process;
</span><span><a class="LN" id="1579"> 1579   </a>
</span><span><a class="LN" id="1580"> 1580   </a>
</span><span><a class="LN" id="1581"> 1581   </a>  Switch29_out1_1 &lt;= Switch29_out1(1);
</span><span><a class="LN" id="1582"> 1582   </a>
</span><span><a class="LN" id="1583"> 1583   </a>  out_19_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1584"> 1584   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1585"> 1585   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1586"> 1586   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1587"> 1587   </a>        Demux9_out2 &lt;= '0';
</span><span><a class="LN" id="1588"> 1588   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1589"> 1589   </a>        Demux9_out2 &lt;= Switch29_out1_1;
</span><span><a class="LN" id="1590"> 1590   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1591"> 1591   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1592"> 1592   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_19_pipe_process;
</span><span><a class="LN" id="1593"> 1593   </a>
</span><span><a class="LN" id="1594"> 1594   </a>
</span><span><a class="LN" id="1595"> 1595   </a>
</span><span><a class="LN" id="1596"> 1596   </a>  switch_compare_1_20 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1597"> 1597   </a>      '0';
</span><span><a class="LN" id="1598"> 1598   </a>
</span><span><a class="LN" id="1599"> 1599   </a>  U11_norm_signed &lt;= signed(U11_norm);
</span><span><a class="LN" id="1600"> 1600   </a>
</span><span><a class="LN" id="1601"> 1601   </a>  in_14_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1602"> 1602   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1603"> 1603   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1604"> 1604   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1605"> 1605   </a>        U11_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1606"> 1606   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1607"> 1607   </a>        U11_norm_1 &lt;= U11_norm_signed;
</span><span><a class="LN" id="1608"> 1608   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1609"> 1609   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1610"> 1610   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_14_pipe_process;
</span><span><a class="LN" id="1611"> 1611   </a>
</span><span><a class="LN" id="1612"> 1612   </a>
</span><span><a class="LN" id="1613" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:867')" name="code2model"> 1613   </a>  Delay10_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1614" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:867')" name="code2model"> 1614   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1615" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:867')" name="code2model"> 1615   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1616" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:867')" name="code2model"> 1616   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1617" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:867')" name="code2model"> 1617   </a>        Delay10_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1618" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:867')" name="code2model"> 1618   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1619" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:867')" name="code2model"> 1619   </a>        Delay10_out1 &lt;= Switch31_out1;
</span><span><a class="LN" id="1620" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:867')" name="code2model"> 1620   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1621" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:867')" name="code2model"> 1621   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1622" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:867')" name="code2model"> 1622   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_process;
</span><span><a class="LN" id="1623"> 1623   </a>
</span><span><a class="LN" id="1624"> 1624   </a>
</span><span><a class="LN" id="1625"> 1625   </a>
</span><span><a class="LN" id="1626" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:926')" name="code2model"> 1626   </a>  Switch31_out1 &lt;= Delay10_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1627" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:926')" name="code2model"> 1627   </a>      U11_norm_1;
</span><span><a class="LN" id="1628"> 1628   </a>
</span><span><a class="LN" id="1629"> 1629   </a>  LimitPulseWidth10_out1_signed &lt;= signed(LimitPulseWidth10_out1);
</span><span><a class="LN" id="1630"> 1630   </a>
</span><span><a class="LN" id="1631" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:918')" name="code2model"> 1631   </a>  Relational_Operator10_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="1632" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:918')" name="code2model"> 1632   </a>  Relational_Operator10_1_cast_1 &lt;= LimitPulseWidth10_out1_signed &amp; '0';
</span><span><a class="LN" id="1633"> 1633   </a>
</span><span><a class="LN" id="1634" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:918')" name="code2model"> 1634   </a>  Relational_Operator10_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator10_1_cast &gt;= Relational_Operator10_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="1635" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:918')" name="code2model"> 1635   </a>      '0';
</span><span><a class="LN" id="1636"> 1636   </a>
</span><span><a class="LN" id="1637"> 1637   </a>
</span><span><a class="LN" id="1638"> 1638   </a>  switch_compare_1_21 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator10_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1639"> 1639   </a>      '0';
</span><span><a class="LN" id="1640"> 1640   </a>
</span><span><a class="LN" id="1641" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:865')" name="code2model"> 1641   </a>  Constant26_out1(0) &lt;= '1';
</span><span><a class="LN" id="1642" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:865')" name="code2model"> 1642   </a>  Constant26_out1(1) &lt;= '0';
</span><span><a class="LN" id="1643"> 1643   </a>
</span><span><a class="LN" id="1644" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:860')" name="code2model"> 1644   </a>  Constant21_out1(0) &lt;= '0';
</span><span><a class="LN" id="1645" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:860')" name="code2model"> 1645   </a>  Constant21_out1(1) &lt;= '1';
</span><span><a class="LN" id="1646"> 1646   </a>
</span><span><a class="LN" id="1647"> 1647   </a>
</span><span><a class="LN" id="1648" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:928')" name="code2model"> 1648   </a>  Switch33_out1 &lt;= Constant26_out1 <span class="KW">WHEN</span> switch_compare_1_21 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1649" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:928')" name="code2model"> 1649   </a>      Constant21_out1;
</span><span><a class="LN" id="1650"> 1650   </a>
</span><span><a class="LN" id="1651"> 1651   </a>
</span><span><a class="LN" id="1652" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:927')" name="code2model"> 1652   </a>  Switch32_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_20 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1653" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:927')" name="code2model"> 1653   </a>      Switch33_out1;
</span><span><a class="LN" id="1654"> 1654   </a>
</span><span><a class="LN" id="1655" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:870')" name="code2model"> 1655   </a>  Switch32_out1_0 &lt;= Switch32_out1(0);
</span><span><a class="LN" id="1656"> 1656   </a>
</span><span><a class="LN" id="1657"> 1657   </a>  out_20_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1658"> 1658   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1659"> 1659   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1660"> 1660   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1661"> 1661   </a>        Demux10_out1 &lt;= '0';
</span><span><a class="LN" id="1662"> 1662   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1663"> 1663   </a>        Demux10_out1 &lt;= Switch32_out1_0;
</span><span><a class="LN" id="1664"> 1664   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1665"> 1665   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1666"> 1666   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_20_pipe_process;
</span><span><a class="LN" id="1667"> 1667   </a>
</span><span><a class="LN" id="1668"> 1668   </a>
</span><span><a class="LN" id="1669"> 1669   </a>  Switch32_out1_1 &lt;= Switch32_out1(1);
</span><span><a class="LN" id="1670"> 1670   </a>
</span><span><a class="LN" id="1671"> 1671   </a>  out_21_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1672"> 1672   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1673"> 1673   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1674"> 1674   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1675"> 1675   </a>        Demux10_out2 &lt;= '0';
</span><span><a class="LN" id="1676"> 1676   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1677"> 1677   </a>        Demux10_out2 &lt;= Switch32_out1_1;
</span><span><a class="LN" id="1678"> 1678   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1679"> 1679   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1680"> 1680   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_21_pipe_process;
</span><span><a class="LN" id="1681"> 1681   </a>
</span><span><a class="LN" id="1682"> 1682   </a>
</span><span><a class="LN" id="1683"> 1683   </a>
</span><span><a class="LN" id="1684"> 1684   </a>  switch_compare_1_22 &lt;= '1' <span class="KW">WHEN</span> PWM_en_AXI_1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1685"> 1685   </a>      '0';
</span><span><a class="LN" id="1686"> 1686   </a>
</span><span><a class="LN" id="1687"> 1687   </a>  U12_norm_signed &lt;= signed(U12_norm);
</span><span><a class="LN" id="1688"> 1688   </a>
</span><span><a class="LN" id="1689"> 1689   </a>  in_15_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1690"> 1690   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1691"> 1691   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1692"> 1692   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1693"> 1693   </a>        U12_norm_1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1694"> 1694   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1695"> 1695   </a>        U12_norm_1 &lt;= U12_norm_signed;
</span><span><a class="LN" id="1696"> 1696   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1697"> 1697   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1698"> 1698   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> in_15_pipe_process;
</span><span><a class="LN" id="1699"> 1699   </a>
</span><span><a class="LN" id="1700"> 1700   </a>
</span><span><a class="LN" id="1701" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:868')" name="code2model"> 1701   </a>  Delay11_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1702" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:868')" name="code2model"> 1702   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1703" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:868')" name="code2model"> 1703   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1704" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:868')" name="code2model"> 1704   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1705" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:868')" name="code2model"> 1705   </a>        Delay11_out1 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" id="1706" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:868')" name="code2model"> 1706   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1707" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:868')" name="code2model"> 1707   </a>        Delay11_out1 &lt;= Switch34_out1;
</span><span><a class="LN" id="1708" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:868')" name="code2model"> 1708   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1709" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:868')" name="code2model"> 1709   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1710" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:868')" name="code2model"> 1710   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_process;
</span><span><a class="LN" id="1711"> 1711   </a>
</span><span><a class="LN" id="1712"> 1712   </a>
</span><span><a class="LN" id="1713"> 1713   </a>
</span><span><a class="LN" id="1714" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:929')" name="code2model"> 1714   </a>  Switch34_out1 &lt;= Delay11_out1 <span class="KW">WHEN</span> Allow_assymetrical_anew_reference_value = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1715" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:929')" name="code2model"> 1715   </a>      U12_norm_1;
</span><span><a class="LN" id="1716"> 1716   </a>
</span><span><a class="LN" id="1717"> 1717   </a>  LimitPulseWidth11_out1_signed &lt;= signed(LimitPulseWidth11_out1);
</span><span><a class="LN" id="1718"> 1718   </a>
</span><span><a class="LN" id="1719" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:919')" name="code2model"> 1719   </a>  Relational_Operator11_1_cast &lt;= signed(resize(Counter_Ctrl_out2_unsigned, 19));
</span><span><a class="LN" id="1720" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:919')" name="code2model"> 1720   </a>  Relational_Operator11_1_cast_1 &lt;= LimitPulseWidth11_out1_signed &amp; '0';
</span><span><a class="LN" id="1721"> 1721   </a>
</span><span><a class="LN" id="1722" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:919')" name="code2model"> 1722   </a>  Relational_Operator11_relop1 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator11_1_cast &gt;= Relational_Operator11_1_cast_1 <span class="KW">ELSE</span>
</span><span><a class="LN" id="1723" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:919')" name="code2model"> 1723   </a>      '0';
</span><span><a class="LN" id="1724"> 1724   </a>
</span><span><a class="LN" id="1725"> 1725   </a>
</span><span><a class="LN" id="1726"> 1726   </a>  switch_compare_1_23 &lt;= '1' <span class="KW">WHEN</span> Relational_Operator11_relop1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1727"> 1727   </a>      '0';
</span><span><a class="LN" id="1728"> 1728   </a>
</span><span><a class="LN" id="1729" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:861')" name="code2model"> 1729   </a>  Constant22_out1(0) &lt;= '1';
</span><span><a class="LN" id="1730" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:861')" name="code2model"> 1730   </a>  Constant22_out1(1) &lt;= '0';
</span><span><a class="LN" id="1731"> 1731   </a>
</span><span><a class="LN" id="1732" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:862')" name="code2model"> 1732   </a>  Constant23_out1(0) &lt;= '0';
</span><span><a class="LN" id="1733" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:862')" name="code2model"> 1733   </a>  Constant23_out1(1) &lt;= '1';
</span><span><a class="LN" id="1734"> 1734   </a>
</span><span><a class="LN" id="1735"> 1735   </a>
</span><span><a class="LN" id="1736" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:931')" name="code2model"> 1736   </a>  Switch36_out1 &lt;= Constant22_out1 <span class="KW">WHEN</span> switch_compare_1_23 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1737" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:931')" name="code2model"> 1737   </a>      Constant23_out1;
</span><span><a class="LN" id="1738"> 1738   </a>
</span><span><a class="LN" id="1739"> 1739   </a>
</span><span><a class="LN" id="1740" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:930')" name="code2model"> 1740   </a>  Switch35_out1 &lt;= Constant10_out1 <span class="KW">WHEN</span> switch_compare_1_22 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="1741" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:930')" name="code2model"> 1741   </a>      Switch36_out1;
</span><span><a class="LN" id="1742"> 1742   </a>
</span><span><a class="LN" id="1743" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:871')" name="code2model"> 1743   </a>  Switch35_out1_0 &lt;= Switch35_out1(0);
</span><span><a class="LN" id="1744"> 1744   </a>
</span><span><a class="LN" id="1745"> 1745   </a>  out_22_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1746"> 1746   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1747"> 1747   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1748"> 1748   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1749"> 1749   </a>        Demux11_out1 &lt;= '0';
</span><span><a class="LN" id="1750"> 1750   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1751"> 1751   </a>        Demux11_out1 &lt;= Switch35_out1_0;
</span><span><a class="LN" id="1752"> 1752   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1753"> 1753   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1754"> 1754   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_22_pipe_process;
</span><span><a class="LN" id="1755"> 1755   </a>
</span><span><a class="LN" id="1756"> 1756   </a>
</span><span><a class="LN" id="1757"> 1757   </a>  Switch35_out1_1 &lt;= Switch35_out1(1);
</span><span><a class="LN" id="1758"> 1758   </a>
</span><span><a class="LN" id="1759"> 1759   </a>  out_23_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1760"> 1760   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1761"> 1761   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1762"> 1762   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1763"> 1763   </a>        Demux11_out2 &lt;= '0';
</span><span><a class="LN" id="1764"> 1764   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1765"> 1765   </a>        Demux11_out2 &lt;= Switch35_out1_1;
</span><span><a class="LN" id="1766"> 1766   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1767"> 1767   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1768"> 1768   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_23_pipe_process;
</span><span><a class="LN" id="1769"> 1769   </a>
</span><span><a class="LN" id="1770"> 1770   </a>
</span><span><a class="LN" id="1771"> 1771   </a>  out_24_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1772"> 1772   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1773"> 1773   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1774"> 1774   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1775"> 1775   </a>        PWM_en_AXI_2 &lt;= '0';
</span><span><a class="LN" id="1776"> 1776   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1777"> 1777   </a>        PWM_en_AXI_2 &lt;= PWM_en_AXI_1;
</span><span><a class="LN" id="1778"> 1778   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1779"> 1779   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1780"> 1780   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_24_pipe_process;
</span><span><a class="LN" id="1781"> 1781   </a>
</span><span><a class="LN" id="1782"> 1782   </a>
</span><span><a class="LN" id="1783"> 1783   </a>  out_25_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1784"> 1784   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1785"> 1785   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1786"> 1786   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1787"> 1787   </a>        f_carrier_kHz_AXI_2 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" id="1788"> 1788   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1789"> 1789   </a>        f_carrier_kHz_AXI_2 &lt;= f_carrier_kHz_AXI_1;
</span><span><a class="LN" id="1790"> 1790   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1791"> 1791   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1792"> 1792   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_25_pipe_process;
</span><span><a class="LN" id="1793"> 1793   </a>
</span><span><a class="LN" id="1794"> 1794   </a>
</span><span><a class="LN" id="1795"> 1795   </a>  f_carrier_kHz_rd_AXI &lt;= std_logic_vector(f_carrier_kHz_AXI_2);
</span><span><a class="LN" id="1796"> 1796   </a>
</span><span><a class="LN" id="1797"> 1797   </a>  out_26_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1798"> 1798   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1799"> 1799   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1800"> 1800   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1801"> 1801   </a>        T_carrier_us_AXI_2 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" id="1802"> 1802   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1803"> 1803   </a>        T_carrier_us_AXI_2 &lt;= T_carrier_us_AXI_1;
</span><span><a class="LN" id="1804"> 1804   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1805"> 1805   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1806"> 1806   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_26_pipe_process;
</span><span><a class="LN" id="1807"> 1807   </a>
</span><span><a class="LN" id="1808"> 1808   </a>
</span><span><a class="LN" id="1809"> 1809   </a>  T_carrier_us_rd_AXI &lt;= std_logic_vector(T_carrier_us_AXI_2);
</span><span><a class="LN" id="1810"> 1810   </a>
</span><span><a class="LN" id="1811"> 1811   </a>  out_27_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1812"> 1812   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1813"> 1813   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1814"> 1814   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1815"> 1815   </a>        min_pulse_width_AXI_2 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="1816"> 1816   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1817"> 1817   </a>        min_pulse_width_AXI_2 &lt;= min_pulse_width_AXI_1;
</span><span><a class="LN" id="1818"> 1818   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1819"> 1819   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1820"> 1820   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_27_pipe_process;
</span><span><a class="LN" id="1821"> 1821   </a>
</span><span><a class="LN" id="1822"> 1822   </a>
</span><span><a class="LN" id="1823"> 1823   </a>  min_pulse_width_rd_AXI &lt;= std_logic_vector(min_pulse_width_AXI_2);
</span><span><a class="LN" id="1824"> 1824   </a>
</span><span><a class="LN" id="1825" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:379')" name="code2model"> 1825   </a>  Constant_out1 &lt;= '1';
</span><span><a class="LN" id="1826"> 1826   </a>
</span><span><a class="LN" id="1827" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:382')" name="code2model"> 1827   </a>  Constant11_out1 &lt;= '0';
</span><span><a class="LN" id="1828"> 1828   </a>
</span><span><a class="LN" id="1829"> 1829   </a>
</span><span><a class="LN" id="1830" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:486')" name="code2model"> 1830   </a>  Switch6_out1 &lt;= Constant_out1 <span class="KW">WHEN</span> Counter_Ctrl_out2_unsigned = to_unsigned(16#00000#, 18) <span class="KW">ELSE</span>
</span><span><a class="LN" id="1831" href="matlab:set_param('IP_Core_SS_Switch_and_PWM','hiliteAncestors', 'none');coder.internal.code2model('IP_Core_SS_Switch_and_PWM:486')" name="code2model"> 1831   </a>      Constant11_out1;
</span><span><a class="LN" id="1832"> 1832   </a>
</span><span><a class="LN" id="1833"> 1833   </a>  out_28_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1834"> 1834   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1835"> 1835   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1836"> 1836   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1837"> 1837   </a>        Switch6_out1_1 &lt;= '0';
</span><span><a class="LN" id="1838"> 1838   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1839"> 1839   </a>        Switch6_out1_1 &lt;= Switch6_out1;
</span><span><a class="LN" id="1840"> 1840   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1841"> 1841   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1842"> 1842   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_28_pipe_process;
</span><span><a class="LN" id="1843"> 1843   </a>
</span><span><a class="LN" id="1844"> 1844   </a>
</span><span><a class="LN" id="1845"> 1845   </a>  out_29_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1846"> 1846   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1847"> 1847   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1848"> 1848   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1849"> 1849   </a>        Counter_Ctrl_out3_1 &lt;= '0';
</span><span><a class="LN" id="1850"> 1850   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1851"> 1851   </a>        Counter_Ctrl_out3_1 &lt;= Counter_Ctrl_out3;
</span><span><a class="LN" id="1852"> 1852   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1853"> 1853   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1854"> 1854   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_29_pipe_process;
</span><span><a class="LN" id="1855"> 1855   </a>
</span><span><a class="LN" id="1856"> 1856   </a>
</span><span><a class="LN" id="1857"> 1857   </a>  out_30_pipe_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="1858"> 1858   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="1859"> 1859   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1860"> 1860   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1861"> 1861   </a>        Counter_Ctrl_out4_1 &lt;= '0';
</span><span><a class="LN" id="1862"> 1862   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="1863"> 1863   </a>        Counter_Ctrl_out4_1 &lt;= Counter_Ctrl_out4;
</span><span><a class="LN" id="1864"> 1864   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1865"> 1865   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="1866"> 1866   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> out_30_pipe_process;
</span><span><a class="LN" id="1867"> 1867   </a>
</span><span><a class="LN" id="1868"> 1868   </a>
</span><span><a class="LN" id="1869"> 1869   </a>  S1 &lt;= Demux_out1;
</span><span><a class="LN" id="1870"> 1870   </a>
</span><span><a class="LN" id="1871"> 1871   </a>  S2 &lt;= Demux_out2;
</span><span><a class="LN" id="1872"> 1872   </a>
</span><span><a class="LN" id="1873"> 1873   </a>  S3 &lt;= Demux1_out1;
</span><span><a class="LN" id="1874"> 1874   </a>
</span><span><a class="LN" id="1875"> 1875   </a>  S4 &lt;= Demux1_out2;
</span><span><a class="LN" id="1876"> 1876   </a>
</span><span><a class="LN" id="1877"> 1877   </a>  S5 &lt;= Demux2_out1;
</span><span><a class="LN" id="1878"> 1878   </a>
</span><span><a class="LN" id="1879"> 1879   </a>  S6 &lt;= Demux2_out2;
</span><span><a class="LN" id="1880"> 1880   </a>
</span><span><a class="LN" id="1881"> 1881   </a>  S7 &lt;= Demux3_out1;
</span><span><a class="LN" id="1882"> 1882   </a>
</span><span><a class="LN" id="1883"> 1883   </a>  S8 &lt;= Demux3_out2;
</span><span><a class="LN" id="1884"> 1884   </a>
</span><span><a class="LN" id="1885"> 1885   </a>  S9 &lt;= Demux4_out1;
</span><span><a class="LN" id="1886"> 1886   </a>
</span><span><a class="LN" id="1887"> 1887   </a>  S10 &lt;= Demux4_out2;
</span><span><a class="LN" id="1888"> 1888   </a>
</span><span><a class="LN" id="1889"> 1889   </a>  S11 &lt;= Demux5_out1;
</span><span><a class="LN" id="1890"> 1890   </a>
</span><span><a class="LN" id="1891"> 1891   </a>  S12 &lt;= Demux5_out2;
</span><span><a class="LN" id="1892"> 1892   </a>
</span><span><a class="LN" id="1893"> 1893   </a>  S13 &lt;= Demux6_out1;
</span><span><a class="LN" id="1894"> 1894   </a>
</span><span><a class="LN" id="1895"> 1895   </a>  S14 &lt;= Demux6_out2;
</span><span><a class="LN" id="1896"> 1896   </a>
</span><span><a class="LN" id="1897"> 1897   </a>  S15 &lt;= Demux7_out1;
</span><span><a class="LN" id="1898"> 1898   </a>
</span><span><a class="LN" id="1899"> 1899   </a>  S16 &lt;= Demux7_out2;
</span><span><a class="LN" id="1900"> 1900   </a>
</span><span><a class="LN" id="1901"> 1901   </a>  S17 &lt;= Demux8_out1;
</span><span><a class="LN" id="1902"> 1902   </a>
</span><span><a class="LN" id="1903"> 1903   </a>  S18 &lt;= Demux8_out2;
</span><span><a class="LN" id="1904"> 1904   </a>
</span><span><a class="LN" id="1905"> 1905   </a>  S19 &lt;= Demux9_out1;
</span><span><a class="LN" id="1906"> 1906   </a>
</span><span><a class="LN" id="1907"> 1907   </a>  S20 &lt;= Demux9_out2;
</span><span><a class="LN" id="1908"> 1908   </a>
</span><span><a class="LN" id="1909"> 1909   </a>  S21 &lt;= Demux10_out1;
</span><span><a class="LN" id="1910"> 1910   </a>
</span><span><a class="LN" id="1911"> 1911   </a>  S22 &lt;= Demux10_out2;
</span><span><a class="LN" id="1912"> 1912   </a>
</span><span><a class="LN" id="1913"> 1913   </a>  S23 &lt;= Demux11_out1;
</span><span><a class="LN" id="1914"> 1914   </a>
</span><span><a class="LN" id="1915"> 1915   </a>  S24 &lt;= Demux11_out2;
</span><span><a class="LN" id="1916"> 1916   </a>
</span><span><a class="LN" id="1917"> 1917   </a>  PWM_en_rd_AXI &lt;= PWM_en_AXI_2;
</span><span><a class="LN" id="1918"> 1918   </a>
</span><span><a class="LN" id="1919"> 1919   </a>  enb_out &lt;= Switch6_out1_1;
</span><span><a class="LN" id="1920"> 1920   </a>
</span><span><a class="LN" id="1921"> 1921   </a>  Triangle_Max &lt;= Counter_Ctrl_out3_1;
</span><span><a class="LN" id="1922"> 1922   </a>
</span><span><a class="LN" id="1923"> 1923   </a>  Triangle_Min &lt;= Counter_Ctrl_out4_1;
</span><span><a class="LN" id="1924"> 1924   </a>
</span><span><a class="LN" id="1925"> 1925   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="1926"> 1926   </a>
</span><span><a class="LN" id="1927"> 1927   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
