
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000740                       # Number of seconds simulated
sim_ticks                                   739972000                       # Number of ticks simulated
final_tick                               2261991424000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               40365688                       # Simulator instruction rate (inst/s)
host_op_rate                                 40365586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              253387951                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757612                       # Number of bytes of host memory used
host_seconds                                     2.92                       # Real time elapsed on the host
sim_insts                                   117879866                       # Number of instructions simulated
sim_ops                                     117879866                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        72768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        61824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        16320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        50112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        53248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       450240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             707584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        72768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        16320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        144128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       407680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          407680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6370                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6370                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     98338856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     83549107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     22054889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     67721481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2421713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1729795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     71959480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    608455455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             956230776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     98338856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     22054889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2421713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     71959480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        194774937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       550939765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            550939765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       550939765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     98338856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     83549107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     22054889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     67721481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2421713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1729795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     71959480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    608455455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1507170542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11056                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6370                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6370                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 706688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  405760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  707584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               407680                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           78                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              341                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     737673000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11056                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6370                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.815183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.673569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.484983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1632     39.58%     39.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1034     25.08%     64.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          470     11.40%     76.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          234      5.68%     81.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          188      4.56%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           87      2.11%     88.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           89      2.16%     90.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           40      0.97%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          349      8.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4123                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.490956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.501861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.450957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             23      5.94%      5.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           150     38.76%     44.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           109     28.17%     72.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            48     12.40%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            17      4.39%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            20      5.17%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             5      1.29%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      1.55%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.26%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.52%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.26%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.78%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           387                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.382429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.358422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.926580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              324     83.72%     83.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.52%     84.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               46     11.89%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      2.07%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.29%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           387                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    224418750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               431456250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55210000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20324.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39074.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       955.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       548.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    956.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    550.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9001                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4258                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42331.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15127560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8254125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37791000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               20787840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            462492585                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             38277000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              631043310                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            852.814531                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     59811750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     655455750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16042320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8753250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                48336600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               20295360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            463599810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             37305750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              642646290                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            868.495213                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     58516500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     656751000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               438661000     91.62%     91.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 418000      0.09%     91.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1346500      0.28%     91.99% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               38346000      8.01%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           478771500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         118247000     69.26%     69.26% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            52485500     30.74%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4864                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          503.393300                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55266                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4864                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.362253                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    22.364096                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   481.029204                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.043680                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.939510                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983190                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           288177                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          288177                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        31941                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          31941                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        14066                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         14066                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          553                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          553                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          599                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46007                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46007                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46007                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46007                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9461                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9461                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14021                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14021                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           21                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23482                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23482                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23482                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23482                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    290052916                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    290052916                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    320012252                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    320012252                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      2919247                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2919247                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       179503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       179503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    610065168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    610065168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    610065168                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    610065168                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41402                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41402                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28087                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28087                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69489                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69489                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69489                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69489                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.228516                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.228516                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.499199                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.499199                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.217822                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.217822                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.337924                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.337924                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.337924                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.337924                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30657.744002                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30657.744002                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22823.782327                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22823.782327                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 18956.149351                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18956.149351                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8547.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8547.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25980.119581                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25980.119581                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25980.119581                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25980.119581                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21275                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          242                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1311                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.228070                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    40.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3489                       # number of writebacks
system.cpu0.dcache.writebacks::total             3489                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6669                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6669                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        11935                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        11935                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           54                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           54                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18604                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18604                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18604                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18604                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2792                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2792                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2086                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2086                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4878                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4878                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4878                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4878                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     80129526                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     80129526                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     47297672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     47297672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1942253                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1942253                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       149497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       149497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    127427198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    127427198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    127427198                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    127427198                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074269                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074269                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.141443                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.141443                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070198                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070198                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070198                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070198                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28699.686963                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28699.686963                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22673.860019                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22673.860019                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 19422.530000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19422.530000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7118.904762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7118.904762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26122.836818                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26122.836818                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26122.836818                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26122.836818                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3461                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975419                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             259969                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3461                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            75.113840                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    18.481738                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   493.493680                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.036097                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.963855                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            84183                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           84183                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        36221                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          36221                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        36221                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           36221                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        36221                       # number of overall hits
system.cpu0.icache.overall_hits::total          36221                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4139                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4139                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4139                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4139                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4139                       # number of overall misses
system.cpu0.icache.overall_misses::total         4139                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    163077870                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    163077870                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    163077870                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    163077870                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    163077870                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    163077870                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        40360                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        40360                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        40360                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        40360                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        40360                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        40360                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.102552                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.102552                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.102552                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.102552                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.102552                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.102552                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 39400.306837                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 39400.306837                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 39400.306837                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 39400.306837                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 39400.306837                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 39400.306837                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          650                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    16.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          676                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          676                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          676                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          676                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          676                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          676                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3463                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3463                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3463                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3463                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3463                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3463                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    127456612                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    127456612                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    127456612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    127456612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    127456612                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    127456612                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.085803                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085803                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.085803                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085803                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.085803                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085803                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36805.259024                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36805.259024                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 36805.259024                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36805.259024                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 36805.259024                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36805.259024                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       813                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     102     45.33%     45.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.33%     47.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    119     52.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 225                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      102     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.45%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     101     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  207                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               657443500     96.59%     96.59% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 369500      0.05%     96.64% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2117000      0.31%     96.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               20730000      3.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           680660000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.848739                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.920000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.67%     21.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  152     50.67%     72.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.00%     73.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.33%     96.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.00%     99.33% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   300                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          84856000      6.99%      6.99% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            37044500      3.05%     10.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1092132500     89.96%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             1980                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.439517                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36331                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1980                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.348990                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    91.935923                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   368.503594                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.179562                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.719734                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899296                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           177957                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          177957                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25329                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25329                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9241                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9241                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          470                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          470                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          457                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34570                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34570                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34570                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34570                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3975                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3975                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4390                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4390                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           73                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           24                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8365                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8365                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8365                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8365                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    115438714                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    115438714                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    306652672                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    306652672                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1370500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1370500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       135001                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       135001                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    422091386                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    422091386                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    422091386                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    422091386                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        29304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        29304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        42935                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        42935                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        42935                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        42935                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.135647                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135647                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.322060                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322060                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.134438                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.134438                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.049896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.049896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.194829                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194829                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.194829                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194829                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29041.185912                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29041.185912                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 69852.544875                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69852.544875                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 18773.972603                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18773.972603                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5625.041667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5625.041667                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50459.221279                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50459.221279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50459.221279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50459.221279                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        24716                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              838                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.494033                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1104                       # number of writebacks
system.cpu1.dcache.writebacks::total             1104                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2483                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2483                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3757                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3757                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6240                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6240                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6240                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6240                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1492                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1492                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          633                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          633                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2125                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2125                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2125                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2125                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     35077522                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     35077522                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     46373608                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     46373608                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       791250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       791250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data        98999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        98999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     81451130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     81451130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     81451130                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     81451130                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       896000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       896000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.050915                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050915                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046438                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046438                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.069982                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.069982                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.049896                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.049896                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.049493                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049493                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.049493                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049493                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23510.403485                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23510.403485                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 73260.044234                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73260.044234                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 20822.368421                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20822.368421                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4124.958333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4124.958333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38329.943529                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38329.943529                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38329.943529                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38329.943529                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2203                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.812873                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38350                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2203                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.408080                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   147.806484                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   364.006390                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.288685                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.710950                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999635                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            67682                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           67682                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        30258                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          30258                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        30258                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           30258                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        30258                       # number of overall hits
system.cpu1.icache.overall_hits::total          30258                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2481                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2481                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2481                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2481                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2481                       # number of overall misses
system.cpu1.icache.overall_misses::total         2481                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     58008146                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     58008146                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     58008146                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     58008146                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     58008146                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     58008146                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        32739                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        32739                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        32739                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        32739                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        32739                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        32739                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.075781                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.075781                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.075781                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.075781                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.075781                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.075781                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23380.953648                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23380.953648                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23380.953648                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23380.953648                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23380.953648                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23380.953648                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          826                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.416667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          277                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          277                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          277                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          277                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2204                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2204                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2204                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2204                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2204                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2204                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     48624581                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     48624581                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     48624581                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     48624581                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     48624581                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     48624581                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.067320                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.067320                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.067320                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.067320                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.067320                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.067320                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 22061.969601                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22061.969601                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 22061.969601                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22061.969601                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 22061.969601                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22061.969601                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               674898500     99.12%     99.12% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 419000      0.06%     99.18% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 627500      0.09%     99.27% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                4978000      0.73%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           680923000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          328.106544                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 37                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.285714                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   304.071869                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    24.034675                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.593890                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.046943                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.640833                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5281                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5281                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          891                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            891                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           30                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           30                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1123                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1123                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1123                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1123                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          120                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          120                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            9                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          128                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          128                       # number of overall misses
system.cpu2.dcache.overall_misses::total          128                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      5316468                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      5316468                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       421254                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       421254                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       210246                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       210246                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      5737722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5737722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      5737722                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5737722                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1011                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1011                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1251                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1251                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1251                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1251                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.118694                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.118694                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.102318                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.102318                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.102318                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.102318                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 44303.900000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44303.900000                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 52656.750000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52656.750000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 23360.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23360.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 44825.953125                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44825.953125                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 44825.953125                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44825.953125                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           51                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           52                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           52                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           76                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      3186514                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3186514                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       323746                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       323746                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       126253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       126253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      3510260                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3510260                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      3510260                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3510260                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.068249                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.068249                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.128205                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.128205                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.060751                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.060751                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.060751                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.060751                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46181.362319                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 46181.362319                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 46249.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46249.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 25250.600000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25250.600000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 46187.631579                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46187.631579                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 46187.631579                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 46187.631579                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              168                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11938                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              168                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            71.059524                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   450.468637                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    61.531363                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.879822                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.120178                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2404                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2404                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          915                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            915                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          915                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             915                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          915                       # number of overall hits
system.cpu2.icache.overall_hits::total            915                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          203                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          203                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          203                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           203                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          203                       # number of overall misses
system.cpu2.icache.overall_misses::total          203                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      9996864                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9996864                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      9996864                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9996864                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      9996864                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9996864                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1118                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1118                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1118                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1118                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1118                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1118                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.181574                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.181574                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.181574                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.181574                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.181574                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.181574                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49245.635468                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49245.635468                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49245.635468                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49245.635468                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49245.635468                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49245.635468                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           35                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           35                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           35                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          168                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          168                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          168                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          168                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8116362                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8116362                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8116362                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8116362                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8116362                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8116362                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.150268                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.150268                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.150268                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.150268                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.150268                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.150268                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48311.678571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48311.678571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48311.678571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48311.678571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48311.678571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48311.678571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1224                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.22%     49.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    258     50.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 512                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               916572000     96.96%     96.96% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 400000      0.04%     97.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 428000      0.05%     97.05% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               27899500      2.95%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           945299500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.965116                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.978516                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.03%      9.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  409     69.68%     79.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.73% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.90% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.21%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   587                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   98                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.633987                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.776892                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         815424000     84.04%     84.04% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           154847000     15.96%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12293                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.689122                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             130041                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12293                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.578459                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   164.777339                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   326.911783                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.321831                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.638500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960330                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          279                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           769194                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          769194                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84442                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84442                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35777                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35777                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1225                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1225                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1264                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1264                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120219                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120219                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120219                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120219                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14975                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14975                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51290                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51290                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          201                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           26                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        66265                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         66265                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        66265                       # number of overall misses
system.cpu3.dcache.overall_misses::total        66265                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    529923985                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    529923985                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3559623939                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3559623939                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4394749                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4394749                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       168002                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       168002                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4089547924                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4089547924                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4089547924                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4089547924                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        99417                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        99417                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       186484                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       186484                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       186484                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       186484                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.150628                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.150628                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.589087                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.589087                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.140954                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.140954                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.020155                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020155                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.355339                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.355339                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.355339                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.355339                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35387.244407                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35387.244407                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 69401.909515                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 69401.909515                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 21864.422886                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21864.422886                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6461.615385                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6461.615385                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 61715.052049                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 61715.052049                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 61715.052049                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 61715.052049                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       234950                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4376                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    53.690585                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8109                       # number of writebacks
system.cpu3.dcache.writebacks::total             8109                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9414                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9414                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44516                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44516                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           97                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53930                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53930                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53930                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53930                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5561                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5561                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6774                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6774                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12335                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12335                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12335                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12335                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    181623516                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    181623516                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    534196729                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    534196729                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1921751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1921751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       130498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       130498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    715820245                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    715820245                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    715820245                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    715820245                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077802                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077802                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.072931                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.072931                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.020155                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020155                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.066145                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.066145                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.066145                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.066145                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32660.225859                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32660.225859                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 78859.865515                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 78859.865515                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 18478.375000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18478.375000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5019.153846                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5019.153846                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58031.637211                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58031.637211                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58031.637211                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58031.637211                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223700                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223700                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223700                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223700                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6104                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.818409                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             108654                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6104                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            17.800459                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   194.480433                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   317.337976                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.379845                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.619801                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999645                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           201392                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          201392                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        90551                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          90551                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        90551                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           90551                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        90551                       # number of overall hits
system.cpu3.icache.overall_hits::total          90551                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7092                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7092                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7092                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7092                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7092                       # number of overall misses
system.cpu3.icache.overall_misses::total         7092                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    173033648                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    173033648                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    173033648                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    173033648                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    173033648                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    173033648                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        97643                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        97643                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        97643                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        97643                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        97643                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        97643                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.072632                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.072632                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.072632                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.072632                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.072632                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.072632                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24398.427524                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24398.427524                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24398.427524                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24398.427524                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24398.427524                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24398.427524                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          423                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    19.227273                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          986                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          986                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          986                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          986                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          986                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          986                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         6106                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6106                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         6106                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6106                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         6106                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6106                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    134536583                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    134536583                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    134536583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    134536583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    134536583                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    134536583                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.062534                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.062534                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.062534                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.062534                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.062534                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.062534                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 22033.505241                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22033.505241                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 22033.505241                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22033.505241                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 22033.505241                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22033.505241                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11194                       # number of replacements
system.l2.tags.tagsinuse                 16178.850751                       # Cycle average of tags in use
system.l2.tags.total_refs                       48999                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11194                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.377256                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8341.732144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       773.212218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1489.512087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       202.799009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       428.543371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1004.323729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       481.924569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       524.745246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       216.499390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   910.762738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   494.509255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   162.448088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   164.620541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    10.646409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     6.754885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   396.949341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   568.867731                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.509139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.047193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.090913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.012378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.026156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.061299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.029414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.032028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.055589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.030182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.010048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.034721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987479                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16055                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2849                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979919                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    713582                       # Number of tag accesses
system.l2.tags.data_accesses                   713582                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2259                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1801                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1905                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          973                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           86                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           39                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         5230                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4013                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16306                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12708                       # number of Writeback hits
system.l2.Writeback_hits::total                 12708                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2913                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2259                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3480                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1905                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1026                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           86                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           39                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5230                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5194                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19219                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2259                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3480                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1905                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1026                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           86                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           39                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5230                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5194                       # number of overall hits
system.l2.overall_hits::total                   19219                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1203                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          662                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          298                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          256                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           82                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          874                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1543                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4944                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 30                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6393                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1203                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          980                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          298                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          791                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           82                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          874                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7081                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11337                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1203                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          980                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          298                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          791                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           82                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           28                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          874                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7081                       # number of overall misses
system.l2.overall_misses::total                 11337                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    100144250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     58660000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     26292000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     23345250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      7003250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      2691750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     73369750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    134470250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       425976500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       125496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       223994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       474486                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     26694498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     44556750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       179750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    513835220                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     585266218                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    100144250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     85354498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     26292000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     67902000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      7003250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      2871500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     73369750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    648305470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1011242718                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    100144250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     85354498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     26292000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     67902000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      7003250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      2871500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     73369750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    648305470                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1011242718                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3462                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2463                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1229                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           65                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         6104                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21250                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12708                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12708                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               40                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9306                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3462                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4460                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2203                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1817                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         6104                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12275                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30556                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3462                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4460                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2203                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1817                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         6104                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12275                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30556                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.347487                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.268778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.135270                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.208299                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.488095                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.400000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.143185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.277718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.232659                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.733333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.159239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.909864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.824230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.686976                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.347487                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.219731                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.135270                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.435333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.488095                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.417910                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.143185                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.576864                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.371024                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.347487                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.219731                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.135270                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.435333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.488095                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.417910                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.143185                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.576864                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.371024                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83245.428096                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 88610.271903                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 88228.187919                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 91192.382812                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85405.487805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 103528.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83947.082380                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 87148.574206                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86160.295307                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 17856.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 11408.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 27999.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15816.200000                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7812.250000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 83944.962264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 83283.644860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        89875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 92783.535572                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91547.977163                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83245.428096                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 87096.426531                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 88228.187919                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 85843.236410                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85405.487805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 102553.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83947.082380                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 91555.637622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89198.440328                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83245.428096                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 87096.426531                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 88228.187919                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 85843.236410                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85405.487805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 102553.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83947.082380                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 91555.637622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89198.440328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6370                       # number of writebacks
system.l2.writebacks::total                      6370                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           54                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           42                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                240                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 240                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                240                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1137                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          651                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          255                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          248                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          832                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4704                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            30                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6393                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          969                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11097                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     80361750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     49675750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     19576250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     19642500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2190500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      1777000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     59577500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    114695750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    347497000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       124507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       195511                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        71504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       151507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       543029                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        35002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       142008                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     22752502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     37908250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       154250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    445508780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    506323782                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     80361750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     72428252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     19576250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     57550750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2190500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      1931250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     59577500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    560204530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    853820782                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     80361750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     72428252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     19576250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     57550750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2190500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      1931250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     59577500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    560204530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    853820782                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2951500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2951500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.328423                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.264312                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.115751                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.201790                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.166667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.276923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.136304                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.276278                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.221365                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.733333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.159239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.909864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.824230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.686976                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.328423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.217265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.115751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.430930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.166667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.298507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.136304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.576212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.363169                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.328423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.217265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.115751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.430930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.166667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.298507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.136304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.576212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.363169                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70678.759894                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 76306.835637                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76769.607843                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 79203.629032                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 78232.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98722.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 71607.572115                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74720.358306                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73872.661565                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17786.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17773.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17876                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18938.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18100.966667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 71548.748428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 70856.542056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        77125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 80445.789094                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79199.715626                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 70678.759894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 74745.358101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 76769.607843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 73500.319285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 78232.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 96562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 71607.572115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 79203.241906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76941.586194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 70678.759894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 74745.358101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 76769.607843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 73500.319285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 78232.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 96562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 71607.572115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 79203.241906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76941.586194                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210700                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210821.428571                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210700                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210821.428571                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4704                       # Transaction distribution
system.membus.trans_dist::ReadResp               4703                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback              6370                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              188                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             72                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              78                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6359                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6353                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1115264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1115376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1115376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              188                       # Total snoops (count)
system.membus.snoop_fanout::samples             17707                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   17707    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17707                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            46208500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           58419181                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          62540                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        50864                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3836                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        46045                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17077                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    37.087632                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3984                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          153                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               49596                       # DTB read hits
system.switch_cpus0.dtb.read_misses               414                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11068                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31261                       # DTB write hits
system.switch_cpus0.dtb.write_misses               50                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5413                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               80857                       # DTB hits
system.switch_cpus0.dtb.data_misses               464                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16481                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              12688                       # ITB hits
system.switch_cpus0.itb.fetch_misses              196                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  13                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          12884                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  373207                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       106140                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                307508                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              62540                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21061                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               160973                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9774                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         3887                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            40361                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2643                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       276152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.113546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.487736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          220022     79.67%     79.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4187      1.52%     81.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6391      2.31%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3773      1.37%     84.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9637      3.49%     88.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2840      1.03%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3204      1.16%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1536      0.56%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24562      8.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       276152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167575                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.823961                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           85336                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       140727                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40044                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         5784                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4260                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3197                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          643                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        261257                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2072                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4260                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           89135                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          37590                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74065                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            41719                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        29382                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        247469                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          138                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3004                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          3452                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         18142                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       168014                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       311164                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       310950                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          192                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113359                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           54655                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5771                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          966                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            38452                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50137                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34169                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8389                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4214                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            223300                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7081                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           210042                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          333                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        64335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        33472                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4770                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       276152                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.760603                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.463723                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       192610     69.75%     69.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        31720     11.49%     81.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17293      6.26%     87.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        12713      4.60%     92.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11257      4.08%     96.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5374      1.95%     98.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3256      1.18%     99.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1269      0.46%     99.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          660      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       276152                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            459      6.40%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4274     59.59%     65.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2439     34.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       122147     58.15%     58.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          187      0.09%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           49      0.02%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        52281     24.89%     83.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32057     15.26%     98.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        210042                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.562803                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7172                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034146                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       703089                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       294636                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       196734                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          652                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          400                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          290                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        216866                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            348                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2115                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15148                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5439                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         6337                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4260                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          15022                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        10555                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       234875                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1375                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50137                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34169                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5527                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           271                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        10230                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3280                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4147                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       206116                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        50173                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3926                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4494                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               81549                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28357                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31376                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.552283                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                198420                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               197024                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            94738                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122179                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.527922                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.775403                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        65014                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3806                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       264582                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.638418                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.662201                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       205965     77.85%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26899     10.17%     88.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        10074      3.81%     91.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4396      1.66%     93.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4263      1.61%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1969      0.74%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2413      0.91%     96.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1520      0.57%     97.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7083      2.68%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       264582                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168914                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168914                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63719                       # Number of memory references committed
system.switch_cpus0.commit.loads                34989                       # Number of loads committed
system.switch_cpus0.commit.membars                977                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23319                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162903                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2106                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.70%      1.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97550     57.75%     59.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35966     21.29%     80.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29013     17.18%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168914                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7083                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              488721                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             479534                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  97055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              583645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             166045                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               166045                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.247626                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.247626                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444914                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444914                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          269006                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         138112                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              145                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             102                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12098                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2914                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          52477                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        44162                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2401                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        35338                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          15377                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    43.514064                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3031                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          146                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               36036                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1017                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3470                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15498                       # DTB write hits
system.switch_cpus1.dtb.write_misses              188                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1255                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               51534                       # DTB hits
system.switch_cpus1.dtb.data_misses              1205                       # DTB misses
system.switch_cpus1.dtb.data_acv                   36                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4725                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8291                       # ITB hits
system.switch_cpus1.itb.fetch_misses              338                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8629                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  264511                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        73755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                254765                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              52477                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        18408                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               154874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7800                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          297                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         5924                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            32740                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1491                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       238862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.066578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.426053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          192164     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2309      0.97%     81.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            6923      2.90%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2489      1.04%     85.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            7999      3.35%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1756      0.74%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5120      2.14%     91.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1169      0.49%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           18933      7.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       238862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.198393                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.963155                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           58836                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       138662                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            33518                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4282                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3563                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2070                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          349                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        205477                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1126                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3563                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           62062                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          21958                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92073                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            34687                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        24518                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        190926                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           338                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           225                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         14353                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       131943                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       226875                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       226631                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps        97224                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           34719                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10086                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          822                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            33864                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        35558                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        17308                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5893                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2410                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            170407                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6712                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           165246                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          442                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        42866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22259                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4718                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       238862                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.691805                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.356867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       172733     72.31%     72.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        22402      9.38%     81.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        13850      5.80%     87.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        13368      5.60%     93.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        11234      4.70%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2835      1.19%     98.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1527      0.64%     99.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          537      0.22%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          376      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       238862                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             93      1.55%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4142     69.08%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1761     29.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       102579     62.08%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          108      0.07%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.02%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        39888     24.14%     86.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        16149      9.77%     96.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6487      3.93%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        165246                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.624723                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               5996                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.036285                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       575096                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       219856                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       152558                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          696                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          358                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          304                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        170865                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            371                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          663                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        10945                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3122                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6651                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3563                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           5892                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14181                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       181363                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1497                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        35558                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        17308                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5409                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           128                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        14056                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          700                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2524                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3224                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       162197                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        37632                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3049                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4244                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               53516                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           23523                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             15884                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.613196                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                154824                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               152862                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            69080                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            86219                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.577904                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.801216                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        42436                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1994                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2877                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       230925                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.593565                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.603299                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       180032     77.96%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        24782     10.73%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11269      4.88%     93.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2759      1.19%     94.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2025      0.88%     95.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1425      0.62%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          997      0.43%     96.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          823      0.36%     97.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         6813      2.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       230925                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       137069                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        137069                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 38799                       # Number of memory references committed
system.switch_cpus1.commit.loads                24613                       # Number of loads committed
system.switch_cpus1.commit.membars               1060                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             19955                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           131299                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1385                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2823      2.06%      2.06% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        87770     64.03%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           92      0.07%     66.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        25673     18.73%     84.91% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        14196     10.36%     95.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6487      4.73%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       137069                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         6813                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              396945                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             367072                       # The number of ROB writes
system.switch_cpus1.timesIdled                    899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  25649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              684062                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             134252                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               134252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.970257                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.970257                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.507548                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.507548                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          202550                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         111617                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15632                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4398                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           2004                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1492                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          215                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1570                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            260                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    16.560510                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            162                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1100                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                349                       # DTB write hits
system.switch_cpus2.dtb.write_misses                2                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              2                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1449                       # DTB hits
system.switch_cpus2.dtb.data_misses                10                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses              10                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                148                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            150                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   16013                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         4879                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8410                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               2004                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          422                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3787                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            488                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1118                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         8977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.936839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.362511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7536     83.95%     83.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              63      0.70%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             162      1.80%     86.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             105      1.17%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             187      2.08%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              90      1.00%     90.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              67      0.75%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              28      0.31%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             739      8.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         8977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.125148                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.525198                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3200                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4465                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1002                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          103                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           206                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          124                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6253                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           206                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3283                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            626                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3623                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1026                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          212                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5697                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents             1                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents            69                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4136                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6491                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6489                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1526                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2610                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          190                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              716                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1430                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          489                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          244                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           49                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              4813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             3948                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           36                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         2953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1503                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         8977                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.439791                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.110019                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7204     80.25%     80.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          800      8.91%     89.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          391      4.36%     93.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          231      2.57%     96.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          190      2.12%     98.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           94      1.05%     99.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           35      0.39%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           23      0.26%     99.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            9      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         8977                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              5      4.17%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            83     69.17%     73.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           32     26.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2271     57.52%     57.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            6      0.15%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1205     30.52%     88.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          372      9.42%     97.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.38%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          3948                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.246550                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                120                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030395                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        17029                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8067                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4068                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           34                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          917                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          233                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           206                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            508                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          114                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5153                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1430                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          489                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          240                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          113                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           31                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          217                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3734                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1108                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          214                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   49                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1462                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             551                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               354                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.233186                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3579                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3492                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1557                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2015                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.218073                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.772705                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         2994                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          198                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8406                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.257316                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.952309                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7443     88.54%     88.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          491      5.84%     94.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          208      2.47%     96.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           97      1.15%     98.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           50      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           36      0.43%     99.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           22      0.26%     99.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           19      0.23%     99.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           40      0.48%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8406                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2163                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2163                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   769                       # Number of memory references committed
system.switch_cpus2.commit.loads                  513                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               346                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2061                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.60%      0.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1257     58.11%     58.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.23%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          538     24.87%     83.82% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     11.84%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.35%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2163                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           40                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               13495                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              10886                       # The number of ROB writes
system.switch_cpus2.timesIdled                     91                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   7036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              933171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2150                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2150                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      7.447907                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                7.447907                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.134266                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.134266                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4409                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2670                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9706                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            80                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         132844                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       108774                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7095                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        86034                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          50971                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    59.245182                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8309                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          216                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              116612                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1670                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46229                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              93588                       # DTB write hits
system.switch_cpus3.dtb.write_misses              960                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18629                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              210200                       # DTB hits
system.switch_cpus3.dtb.data_misses              2630                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           64858                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              37774                       # ITB hits
system.switch_cpus3.itb.fetch_misses              519                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  11                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38293                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  968857                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       210888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                764507                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             132844                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        59280                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               653885                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          18724                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          674                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        14019                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            97644                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4428                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       888857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.860101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.193991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          744579     83.77%     83.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9661      1.09%     84.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16178      1.82%     86.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11938      1.34%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29856      3.36%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6616      0.74%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10141      1.14%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5778      0.65%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54110      6.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       888857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.137114                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.789081                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          158645                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       609826                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87258                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24561                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8566                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7082                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          819                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        665363                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2615                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8566                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          170755                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         284851                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       177477                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            99109                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       148098                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        634555                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          485                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         19104                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          5768                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        104563                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       421009                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       838416                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       835433                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2654                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293842                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          127159                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15574                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1929                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           152569                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       118935                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       100604                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23291                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13767                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            583370                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12691                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           544691                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1178                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       152558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        93359                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8217                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       888857                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.612799                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.345031                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       672107     75.61%     75.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        82964      9.33%     84.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        42450      4.78%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36121      4.06%     93.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26226      2.95%     96.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16267      1.83%     98.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8368      0.94%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2815      0.32%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1539      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       888857                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            783      4.07%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9957     51.80%     55.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8482     44.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       313637     57.58%     57.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          543      0.10%     57.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1191      0.22%     57.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       123862     22.74%     80.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        95705     17.57%     98.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9072      1.67%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        544691                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.562200                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19222                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035290                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      1990596                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       745013                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       511614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8042                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4152                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3831                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        559267                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4192                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4827                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        35200                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          568                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12141                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        14014                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8566                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          86016                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       182338                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       607868                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2430                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       118935                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       100604                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9798                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           981                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       181024                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          568                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2171                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6159                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8330                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       536422                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       118792                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8268                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11807                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              213526                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           71928                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             94734                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.553665                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                520159                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               515445                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           253475                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           346946                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.532013                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.730589                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       148264                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4474                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7523                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       864018                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524019                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.471484                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       700087     81.03%     81.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        73876      8.55%     89.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29402      3.40%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13584      1.57%     94.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16539      1.91%     96.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         4952      0.57%     97.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6038      0.70%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4134      0.48%     98.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15406      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       864018                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       452762                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        452762                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172198                       # Number of memory references committed
system.switch_cpus3.commit.loads                83735                       # Number of loads committed
system.switch_cpus3.commit.membars               2327                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58729                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435207                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4290                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257462     56.86%     59.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86062     19.01%     78.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88530     19.55%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9072      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       452762                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15406                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1441355                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1227166                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  80000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              511087                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443498                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443498                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.184580                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.184580                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.457754                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.457754                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          727861                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         348027                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2560                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17557                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7531                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22098                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22097                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12708                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             158                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            75                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            233                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9346                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       221568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       508696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       140992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       186976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       390656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1304616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2768944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1073                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44402                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44402    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44402                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34916000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5438387                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7567730                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3368168                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3355988                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            275138                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            127989                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9339416                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19527270                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011939                       # Number of seconds simulated
sim_ticks                                 11938592500                       # Number of ticks simulated
final_tick                               2274670552000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               19685217                       # Simulator instruction rate (inst/s)
host_op_rate                                 19685193                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1957363929                       # Simulator tick rate (ticks/s)
host_mem_usage                                 761708                       # Number of bytes of host memory used
host_seconds                                     6.10                       # Real time elapsed on the host
sim_insts                                   120066198                       # Number of instructions simulated
sim_ops                                     120066198                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         8896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        69824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        67648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       188032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       396544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         8128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        21760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             765696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        69824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       188032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         8128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        270848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1579520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1579520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         6196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         24680                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24680                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       407418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       745146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      5848596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      5666330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     15749930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     33215306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       680817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1822660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              64136204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       407418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      5848596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     15749930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       680817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22686761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       132303703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            132303703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       132303703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       407418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       745146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      5848596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      5666330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     15749930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     33215306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       680817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1822660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            196439907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11964                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43304                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 764160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1990144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  765696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2771456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12207                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          242                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1682                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        24                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   11939511000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43304                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     27                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    400.665697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.152654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   399.846004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2389     34.75%     34.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1426     20.74%     55.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          569      8.28%     63.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          266      3.87%     67.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          191      2.78%     70.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          109      1.59%     72.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          102      1.48%     73.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           68      0.99%     74.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1754     25.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6874                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.069869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.886032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              88     19.21%     19.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             17      3.71%     22.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            71     15.50%     38.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           133     29.04%     67.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            70     15.28%     82.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            42      9.17%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            17      3.71%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      1.53%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.87%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.66%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.66%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.22%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           458                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      67.895197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     27.580708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    126.235470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           369     80.57%     80.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             1      0.22%     80.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.66%     81.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            2      0.44%     81.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            4      0.87%     82.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           18      3.93%     86.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            9      1.97%     88.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            3      0.66%     89.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            7      1.53%     90.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.22%     91.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.22%     91.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.22%     91.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            7      1.53%     93.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            4      0.87%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.44%     94.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            7      1.53%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.22%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            2      0.44%     96.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.22%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            5      1.09%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.22%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            3      0.66%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            3      0.66%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.22%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.22%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           458                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    225797750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               449672750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   59700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18911.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37661.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        64.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       166.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     64.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9223                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26938                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     216029.37                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 55316520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 30182625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               135517200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              139786560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            876248880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1995832485                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6298851000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             9531735270                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            710.476854                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  10352832000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     398580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1187531750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 58998240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 32191500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               129979200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              144640080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            876248880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1945619190                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6342897750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             9530574840                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            710.390358                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  10409781750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     398580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1127959500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       572                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     206     37.66%     37.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      2      0.37%     38.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     12      2.19%     40.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     40.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    326     59.60%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 547                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      206     48.24%     48.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       2      0.47%     48.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      12      2.81%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.23%     51.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     206     48.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  427                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             11876957000     99.26%     99.26% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1255500      0.01%     99.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                3829000      0.03%     99.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 553000      0.00%     99.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               82831500      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         11965426000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.631902                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.780622                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  518     93.00%     93.00% # number of callpals executed
system.cpu0.kern.callpal::rdps                     25      4.49%     97.49% # number of callpals executed
system.cpu0.kern.callpal::rti                      14      2.51%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   557                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               15                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              218                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          484.972139                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               2375                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              218                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.894495                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   484.972139                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.947211                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.947211                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            91482                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           91482                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        14729                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          14729                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         6784                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          6784                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          234                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          140                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          140                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        21513                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           21513                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        21513                       # number of overall hits
system.cpu0.dcache.overall_hits::total          21513                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          657                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          657                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          169                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          169                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           34                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           43                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          826                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           826                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          826                       # number of overall misses
system.cpu0.dcache.overall_misses::total          826                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     27598493                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27598493                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6759795                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6759795                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data       974749                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       974749                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       860522                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       860522                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     34358288                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     34358288                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     34358288                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     34358288                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        15386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        15386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         6953                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6953                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        22339                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        22339                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        22339                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        22339                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.042701                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.042701                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.024306                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.024306                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.126866                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.126866                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.234973                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.234973                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.036976                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.036976                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.036976                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.036976                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 42006.838661                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42006.838661                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39998.786982                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39998.786982                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 28669.088235                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28669.088235                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 20012.139535                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20012.139535                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41595.990315                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41595.990315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41595.990315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41595.990315                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          256                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          495                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    28.444444                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu0.dcache.writebacks::total               95                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          400                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          400                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           52                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          452                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          452                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          452                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          452                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          257                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          257                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          117                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          117                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           43                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           43                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          374                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          374                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          220                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          220                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data           90                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total           90                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          310                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          310                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     11131004                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11131004                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4430707                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4430707                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data       759751                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       759751                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       797478                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       797478                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     15561711                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15561711                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     15561711                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15561711                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     49244501                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     49244501                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     20126500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     20126500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     69371001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     69371001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.016703                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016703                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.016827                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.016827                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.119403                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.119403                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.234973                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.234973                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.016742                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016742                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.016742                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016742                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43311.299611                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43311.299611                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 37869.290598                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37869.290598                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 23742.218750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23742.218750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data        18546                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        18546                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41608.852941                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41608.852941                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41608.852941                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41608.852941                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223838.640909                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223838.640909                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223627.777778                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223627.777778                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223777.422581                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223777.422581                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              581                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4594                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              581                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.907057                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            37399                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           37399                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        17742                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          17742                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        17742                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           17742                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        17742                       # number of overall hits
system.cpu0.icache.overall_hits::total          17742                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          667                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          667                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          667                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           667                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          667                       # number of overall misses
system.cpu0.icache.overall_misses::total          667                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     15841727                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     15841727                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     15841727                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     15841727                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     15841727                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     15841727                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        18409                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        18409                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        18409                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        18409                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        18409                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        18409                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.036232                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.036232                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.036232                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.036232                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.036232                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.036232                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 23750.715142                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23750.715142                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 23750.715142                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23750.715142                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 23750.715142                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23750.715142                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           86                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           86                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           86                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst          581                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          581                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst          581                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          581                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst          581                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          581                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     12708516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     12708516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     12708516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     12708516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     12708516                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     12708516                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.031561                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031561                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.031561                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031561                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.031561                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031561                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 21873.521515                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21873.521515                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 21873.521515                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21873.521515                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 21873.521515                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21873.521515                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       944                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     247     40.23%     40.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     12      1.95%     42.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.16%     42.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    354     57.65%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 614                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      247     48.81%     48.81% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      12      2.37%     51.19% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.20%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     246     48.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  506                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             11637376000     99.60%     99.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3831000      0.03%     99.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1451500      0.01%     99.65% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               41441000      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         11684099500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.694915                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.824104                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.15%      0.15% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      2.14%      2.30% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.31%      2.60% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  568     86.98%     89.59% # number of callpals executed
system.cpu1.kern.callpal::rdps                     24      3.68%     93.26% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.15%     93.42% # number of callpals executed
system.cpu1.kern.callpal::rti                      33      5.05%     98.47% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.38%     99.85% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.15%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   653                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 14                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.071429                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         121201500     60.65%     60.65% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            78643000     39.35%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5192                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.644400                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              65185                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5192                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.554892                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.644400                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.973915                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.973915                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           380084                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          380084                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        45075                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          45075                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        22366                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         22366                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          605                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          605                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          638                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          638                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        67441                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           67441                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        67441                       # number of overall hits
system.cpu1.dcache.overall_hits::total          67441                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10507                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10507                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        14288                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        14288                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          174                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           44                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        24795                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         24795                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        24795                       # number of overall misses
system.cpu1.dcache.overall_misses::total        24795                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    363146446                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    363146446                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    291558225                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    291558225                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      3593497                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3593497                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       560512                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       560512                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    654704671                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    654704671                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    654704671                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    654704671                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        55582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        55582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        36654                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        36654                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          682                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          682                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        92236                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        92236                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        92236                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        92236                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.189036                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.189036                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.389807                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.389807                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.223363                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.223363                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.064516                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.064516                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.268821                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.268821                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.268821                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.268821                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34562.334253                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34562.334253                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 20405.810820                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20405.810820                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 20652.281609                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20652.281609                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 12738.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12738.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26404.705424                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26404.705424                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26404.705424                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26404.705424                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        20369                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          181                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1412                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    14.425637                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    36.200000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3573                       # number of writebacks
system.cpu1.dcache.writebacks::total             3573                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7389                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7389                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        12132                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12132                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           56                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        19521                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        19521                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        19521                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        19521                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3118                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3118                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2156                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2156                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          118                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           44                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5274                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5274                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5274                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5274                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           14                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           14                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     92691506                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     92691506                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     44599936                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     44599936                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2367501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2367501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       494488                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       494488                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    137291442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    137291442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    137291442                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    137291442                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      3152000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      3152000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      3152000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3152000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.056097                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056097                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.058820                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.058820                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.151476                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.151476                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.064516                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.057179                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.057179                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.057179                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.057179                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29727.872354                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29727.872354                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20686.426716                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20686.426716                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 20063.567797                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20063.567797                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 11238.363636                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11238.363636                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26031.748578                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26031.748578                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26031.748578                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26031.748578                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225142.857143                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225142.857143                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225142.857143                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225142.857143                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3866                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998471                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              73900                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3866                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            19.115365                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998471                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           109143                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          109143                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        48109                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          48109                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        48109                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           48109                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        48109                       # number of overall hits
system.cpu1.icache.overall_hits::total          48109                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4528                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4528                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4528                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4528                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4528                       # number of overall misses
system.cpu1.icache.overall_misses::total         4528                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    155906222                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    155906222                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    155906222                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    155906222                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    155906222                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    155906222                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        52637                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        52637                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        52637                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        52637                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        52637                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        52637                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.086023                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.086023                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.086023                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.086023                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.086023                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.086023                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 34431.586131                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34431.586131                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 34431.586131                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34431.586131                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 34431.586131                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34431.586131                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.625000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          659                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          659                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          659                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          659                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          659                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          659                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         3869                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3869                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         3869                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3869                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         3869                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3869                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    124087022                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    124087022                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    124087022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    124087022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    124087022                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    124087022                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.073503                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.073503                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.073503                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.073503                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.073503                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.073503                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 32072.117343                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32072.117343                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 32072.117343                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32072.117343                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 32072.117343                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32072.117343                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      72                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4769                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1063     38.67%     38.67% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     17      0.62%     39.29% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     12      0.44%     39.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1656     60.24%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2749                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1062     49.33%     49.33% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      17      0.79%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      12      0.56%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1061     49.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2153                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             11573874500     96.76%     96.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                8483000      0.07%     96.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                4095000      0.03%     96.86% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 419500      0.00%     96.87% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              374690000      3.13%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         11961562000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999059                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.640700                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.783194                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     12.00%     12.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      4.00%     16.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     16.00%     32.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      4.00%     36.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      4.00%     40.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      4.00%     44.00% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      4.00%     48.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       10     40.00%     88.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      4.00%     92.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      4.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      4.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    25                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.12%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  163      4.95%      5.07% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.15%      5.22% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2492     75.70%     80.92% # number of callpals executed
system.cpu2.kern.callpal::rdps                    112      3.40%     84.33% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     84.36% # number of callpals executed
system.cpu2.kern.callpal::rti                     227      6.90%     91.25% # number of callpals executed
system.cpu2.kern.callpal::callsys                  42      1.28%     92.53% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.06%     92.59% # number of callpals executed
system.cpu2.kern.callpal::rdunique                243      7.38%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3292                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              389                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                196                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                195                      
system.cpu2.kern.mode_good::user                  196                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.501285                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.668376                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       13517086500     98.71%     98.71% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           176419500      1.29%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     163                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            17438                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.297529                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             305332                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            17438                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.509577                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     7.539063                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   501.758466                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.014725                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.979997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994722                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1542238                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1542238                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       209052                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         209052                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        97301                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         97301                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         4413                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4413                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4523                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4523                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       306353                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          306353                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       306353                       # number of overall hits
system.cpu2.dcache.overall_hits::total         306353                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18958                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18958                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        46175                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        46175                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          628                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          628                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           72                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        65133                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         65133                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        65133                       # number of overall misses
system.cpu2.dcache.overall_misses::total        65133                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    532083233                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    532083233                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   3033056119                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3033056119                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     10642750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     10642750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       518505                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       518505                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3565139352                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3565139352                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3565139352                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3565139352                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       228010                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       228010                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       143476                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       143476                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         5041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4595                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4595                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       371486                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       371486                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       371486                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       371486                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.083145                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.083145                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.321831                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.321831                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.124578                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.124578                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.015669                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.015669                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.175331                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.175331                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.175331                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.175331                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28066.422249                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28066.422249                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 65686.109778                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65686.109778                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 16947.054140                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16947.054140                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  7201.458333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7201.458333                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 54736.298835                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54736.298835                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 54736.298835                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54736.298835                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       209282                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          393                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             3757                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    55.704552                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    32.750000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10722                       # number of writebacks
system.cpu2.dcache.writebacks::total            10722                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8322                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8322                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        39377                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        39377                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          170                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        47699                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        47699                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        47699                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        47699                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        10636                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        10636                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         6798                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         6798                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          458                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          458                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           72                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           72                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        17434                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        17434                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        17434                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        17434                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          171                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          171                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          300                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          300                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          471                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          471                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    227143767                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    227143767                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    473908218                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    473908218                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data      7026250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      7026250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       410495                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       410495                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    701051985                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    701051985                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    701051985                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    701051985                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     28004000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     28004000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     50202500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     50202500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     78206500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     78206500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.046647                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.046647                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.047381                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.047381                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.090855                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.090855                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.015669                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.015669                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.046930                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046930                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.046930                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046930                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21356.127021                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21356.127021                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69712.888791                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69712.888791                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 15341.157205                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15341.157205                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  5701.319444                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5701.319444                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 40211.769244                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40211.769244                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 40211.769244                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40211.769244                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 163766.081871                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 163766.081871                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 167341.666667                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 167341.666667                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 166043.524416                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 166043.524416                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            30516                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.995435                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             221397                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            30516                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             7.255112                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     5.310317                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   506.685118                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.010372                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.989619                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           497906                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          497906                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       200685                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         200685                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       200685                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          200685                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       200685                       # number of overall hits
system.cpu2.icache.overall_hits::total         200685                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        33001                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        33001                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        33001                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         33001                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        33001                       # number of overall misses
system.cpu2.icache.overall_misses::total        33001                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    673744903                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    673744903                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    673744903                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    673744903                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    673744903                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    673744903                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       233686                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       233686                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       233686                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       233686                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       233686                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       233686                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.141219                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.141219                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.141219                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.141219                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.141219                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.141219                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 20415.893549                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20415.893549                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 20415.893549                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20415.893549                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 20415.893549                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20415.893549                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          918                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    21.857143                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         2467                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2467                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         2467                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2467                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         2467                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2467                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        30534                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        30534                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        30534                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        30534                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        30534                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        30534                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    562498331                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    562498331                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    562498331                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    562498331                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    562498331                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    562498331                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.130663                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.130663                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.130663                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.130663                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.130663                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.130663                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 18422.032194                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18422.032194                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 18422.032194                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18422.032194                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 18422.032194                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18422.032194                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       385                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     120     34.09%     34.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     12      3.41%     37.50% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.85%     38.35% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    217     61.65%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 352                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      120     47.24%     47.24% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      12      4.72%     51.97% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.18%     53.15% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     119     46.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  254                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             11678955000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                3805000      0.03%     99.74% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1617000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               29134500      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         11713511500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.548387                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.721591                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.82%      0.82% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  324     88.04%     88.86% # number of callpals executed
system.cpu3.kern.callpal::rdps                     27      7.34%     96.20% # number of callpals executed
system.cpu3.kern.callpal::rti                      14      3.80%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   368                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               17                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              644                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          457.814830                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4476                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              644                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.950311                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   457.814830                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.894170                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.894170                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            71369                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           71369                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        10331                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          10331                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         4561                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          4561                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          103                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          103                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           67                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           67                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        14892                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           14892                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        14892                       # number of overall hits
system.cpu3.dcache.overall_hits::total          14892                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          953                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          953                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1528                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1528                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           39                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           39                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2481                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2481                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2481                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2481                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     32245755                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     32245755                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    102764491                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    102764491                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data       598999                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       598999                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       571011                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       571011                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    135010246                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    135010246                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    135010246                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    135010246                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        11284                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        11284                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         6089                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         6089                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        17373                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        17373                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        17373                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        17373                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.084456                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.084456                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.250944                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.250944                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.274648                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.274648                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.367925                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.367925                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.142808                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.142808                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.142808                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.142808                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 33836.049318                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33836.049318                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 67254.248037                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67254.248037                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 15358.948718                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 15358.948718                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 14641.307692                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 14641.307692                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 54417.672713                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54417.672713                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 54417.672713                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54417.672713                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6182                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           52                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               86                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    71.883721                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           26                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          374                       # number of writebacks
system.cpu3.dcache.writebacks::total              374                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          330                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          330                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1224                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1224                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            4                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1554                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1554                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1554                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1554                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          623                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          623                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          304                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          304                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           35                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           39                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           39                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          927                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          927                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          927                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           27                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           27                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           31                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           31                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     19616254                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     19616254                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     18284224                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     18284224                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data       527001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       527001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       512489                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       512489                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     37900478                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     37900478                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     37900478                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     37900478                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5159000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5159000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      5778000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      5778000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055211                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055211                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.049926                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.049926                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.246479                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.246479                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.367925                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.367925                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.053359                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053359                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.053359                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053359                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 31486.764045                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 31486.764045                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 60145.473684                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60145.473684                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 15057.171429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15057.171429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 13140.743590                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 13140.743590                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 40885.089536                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 40885.089536                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 40885.089536                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 40885.089536                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 191074.074074                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 191074.074074                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 186387.096774                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 186387.096774                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1486                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              11590                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1486                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             7.799462                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            23730                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           23730                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst         9446                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           9446                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst         9446                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            9446                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst         9446                       # number of overall hits
system.cpu3.icache.overall_hits::total           9446                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1676                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1676                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1676                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1676                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1676                       # number of overall misses
system.cpu3.icache.overall_misses::total         1676                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     34759447                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     34759447                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     34759447                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     34759447                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     34759447                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     34759447                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        11122                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        11122                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        11122                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        11122                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        11122                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        11122                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.150692                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.150692                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.150692                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.150692                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.150692                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.150692                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 20739.526850                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20739.526850                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 20739.526850                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20739.526850                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 20739.526850                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20739.526850                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          190                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          190                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          190                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1486                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1486                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1486                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1486                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1486                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1486                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     28030035                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     28030035                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     28030035                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     28030035                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     28030035                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     28030035                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.133609                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.133609                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.133609                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.133609                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.133609                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.133609                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 18862.742261                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 18862.742261                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 18862.742261                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 18862.742261                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 18862.742261                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 18862.742261                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  439                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 439                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19055                       # Transaction distribution
system.iobus.trans_dist::WriteResp                431                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        18624                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   38988                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           21                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          290                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1738                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1194026                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               203000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               12000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              364000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           109097980                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1221000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18712017                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                18668                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18668                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               168012                       # Number of tag accesses
system.iocache.tags.data_accesses              168012                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           44                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               44                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        18624                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        18624                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           44                       # number of demand (read+write) misses
system.iocache.demand_misses::total                44                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           44                       # number of overall misses
system.iocache.overall_misses::total               44                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5435966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5435966                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   3989738997                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   3989738997                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5435966                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5435966                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5435966                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5435966                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           44                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             44                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        18624                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        18624                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           44                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              44                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           44                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             44                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123544.681818                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123544.681818                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214225.676385                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214225.676385                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123544.681818                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123544.681818                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123544.681818                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123544.681818                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         34324                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 4673                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.345174                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           44                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        18624                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        18624                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           44                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           44                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3114000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3114000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3021290997                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3021290997                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3114000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3114000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3114000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3114000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70772.727273                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70772.727273                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162225.676385                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162225.676385                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70772.727273                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70772.727273                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70772.727273                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70772.727273                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11596                       # number of replacements
system.l2.tags.tagsinuse                 16133.467359                       # Cycle average of tags in use
system.l2.tags.total_refs                       23536                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11596                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.029665                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7484.397560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       394.911865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       425.971330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        65.063336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       166.037129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       418.425761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       164.190177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       347.390687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        84.106460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   325.921093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   226.594774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst  1190.148152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1131.859667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1815.262882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1071.044814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   404.778465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   417.363207                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.456811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.024104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.025999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.003971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.010134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.025539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.010021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.021203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.005133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.019893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.013830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.072641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.069083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.110795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.065371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.025474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984709                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1238                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2527                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9997                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984924                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1211751                       # Number of tag accesses
system.l2.tags.data_accesses                  1211751                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          497                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data           91                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         2767                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2053                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        27577                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         9089                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1336                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          358                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   43768                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14764                       # number of Writeback hits
system.l2.Writeback_hits::total                 14764                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   31                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 16                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1759                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1785                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3570                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          497                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           96                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2767                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3812                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        27577                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        10874                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1336                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          379                       # number of demand (read+write) hits
system.l2.demand_hits::total                    47338                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          497                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           96                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2767                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3812                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        27577                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        10874                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1336                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          379                       # number of overall hits
system.l2.overall_hits::total                   47338                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           84                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          119                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1101                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          786                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         2939                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1387                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          150                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          162                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6728                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           72                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                166                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               53                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          274                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         4830                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5308                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           84                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          141                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1101                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1060                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2939                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6217                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          150                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          344                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12036                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           84                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          141                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1101                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1060                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2939                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6217                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          150                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          344                       # number of overall misses
system.l2.overall_misses::total                 12036                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6864250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     10257250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     91038500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     68788750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    241831000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    124756500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     12460250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     15375750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       571372250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       154998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       311991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       249496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       747984                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       124496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       155495                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1928250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     22232249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    446393981                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16336749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     486891229                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6864250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     12185500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     91038500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     91020999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    241831000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    571150481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     12460250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     31712499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1058263479                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6864250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     12185500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     91038500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     91020999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    241831000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    571150481                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     12460250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     31712499                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1058263479                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst          581                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          210                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         3868                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        30516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        10476                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               50496                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14764                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14764                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              197                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         6615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8878                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          581                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          237                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3868                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4872                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        30516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        17091                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1486                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          723                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                59374                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          581                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          237                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3868                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4872                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        30516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        17091                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1486                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          723                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               59374                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.144578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.566667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.284643                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.276858                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.096310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.132398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.100942                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.311538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.133238                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.935065                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.574468                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.973684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.842640                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.958333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.357143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.812500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.768116                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.814815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.134776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.730159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.896552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.597882                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.144578                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.594937                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.284643                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.217570                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.096310                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.363759                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.100942                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.475795                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.202715                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.144578                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.594937                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.284643                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.217570                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.096310                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.363759                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.100942                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.475795                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.202715                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 81717.261905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86195.378151                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 82687.102634                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 87517.493639                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 82283.429738                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 89947.007931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83068.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 94912.037037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84924.531807                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2152.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1049.966667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 11555.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  6743.135135                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4505.927711                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1347.782609                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 24899.200000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2933.867925                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 87647.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 81139.594891                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 92421.114079                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 89762.357143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91727.812547                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 81717.261905                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 86421.985816                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 82687.102634                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 85868.866981                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 82283.429738                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 91869.146051                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83068.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92187.497093                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87924.848704                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 81717.261905                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 86421.985816                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 82687.102634                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 85868.866981                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 82283.429738                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 91869.146051                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83068.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92187.497093                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87924.848704                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6056                       # number of writebacks
system.l2.writebacks::total                      6056                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 46                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  46                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 46                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          118                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1091                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          785                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         2938                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1387                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          127                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6682                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           166                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           53                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         4830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5308                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         2938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         6217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         2938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         6217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11990                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          220                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          171                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          395                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data           90                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           14                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          300                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           27                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          431                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          310                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           14                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          471                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           31                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          826                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      5385500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      8710250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     76477250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     59006000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    205044750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    107385500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      9210000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     13187000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    484406250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      1317544                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       548518                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       488522                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       799525                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3154109                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       407022                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       213012                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        88005                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       233011                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       941050                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      1652750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     18826251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    386787019                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     14092251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    421358271                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      5385500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     10363000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     76477250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     77832251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    205044750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    494172519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      9210000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     27279251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    905764521                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      5385500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     10363000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     76477250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     77832251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    205044750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    494172519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      9210000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     27279251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    905764521                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     46386500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     25610000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     72559500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     18953500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      2956000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     46298000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      4791500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     72999000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     65340000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      2956000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     71908000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      5354500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    145558500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.130809                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.561905                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.282058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.276506                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.096277                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132398                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.085464                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.307692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.132327                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.935065                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.574468                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.973684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842640                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.958333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.357143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.812500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.768116                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.814815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.134776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.730159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.896552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.597882                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.130809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.590717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.282058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.217365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.096277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.363759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.085464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.473029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.201940                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.130809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.590717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.282058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.217365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.096277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.363759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.085464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.473029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.201940                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70861.842105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73815.677966                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 70098.304308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75166.878981                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 69790.588836                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 77422.855083                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 72519.685039                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 82418.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72494.200838                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18299.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18283.933333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18093.407407                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 21608.783784                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19000.656627                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17696.608696                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17601                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17923.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17755.660377                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        75125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 68708.945255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 80080.128157                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 77429.950549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79381.739073                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 70861.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 74021.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 70098.304308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 73495.987724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 69790.588836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 79487.295963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 72519.685039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 79763.891813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75543.329525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 70861.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 74021.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 70098.304308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 73495.987724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 69790.588836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 79487.295963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 72519.685039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 79763.891813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75543.329525                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210847.727273                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 149766.081871                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 183694.936709                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210594.444444                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211142.857143                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 154326.666667                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 177462.962963                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 169371.229698                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210774.193548                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211142.857143                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 152670.912951                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 172725.806452                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 176220.944310                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7121                       # Transaction distribution
system.membus.trans_dist::ReadResp               7120                       # Transaction distribution
system.membus.trans_dist::WriteReq                431                       # Transaction distribution
system.membus.trans_dist::WriteResp               431                       # Transaction distribution
system.membus.trans_dist::Writeback             24680                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        18624                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        18624                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              391                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            181                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             242                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5294                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5285                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        55916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        55916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        30809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        32463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  88379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2383872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2383872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1738                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1153280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1155018                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3538890                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              385                       # Total snoops (count)
system.membus.snoop_fanout::samples             56746                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   56746    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               56746                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1468499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           232407578                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18860983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           64890320                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          44116                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        36516                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          649                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        37429                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits           8582                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    22.928745                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3265                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect           36                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               16958                       # DTB read hits
system.switch_cpus0.dtb.read_misses                50                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses              50                       # DTB read accesses
system.switch_cpus0.dtb.write_hits               7991                       # DTB write hits
system.switch_cpus0.dtb.write_misses                8                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              8                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               24949                       # DTB hits
system.switch_cpus0.dtb.data_misses                58                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses              58                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               3591                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           3591                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  253015                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        30594                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                131486                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              44116                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        11847                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               212502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           2734                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          195                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles          333                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            18409                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       244991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.536697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.787994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          219779     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            1938      0.79%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            3768      1.54%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            2321      0.95%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            3282      1.34%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            1572      0.64%     94.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            1846      0.75%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7             895      0.37%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8            9590      3.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       244991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.174361                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.519677                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           23246                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       201727                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            16609                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2096                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          1313                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         1811                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred           54                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts         99453                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          1313                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           24595                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          67555                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       128611                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            17378                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5539                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts         92086                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2186                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           102                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            21                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands        64068                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       105874                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       105860                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        52056                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           11945                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3904                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          253                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            19330                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        18525                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores         8844                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7136                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         3292                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded             83145                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         6137                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued            79699                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          187                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        18840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined         8107                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4530                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       244991                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.325314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.003121                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       209540     85.53%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        16839      6.87%     92.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2         7375      3.01%     95.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         3809      1.55%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         3810      1.56%     98.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         1608      0.66%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         1092      0.45%     99.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          493      0.20%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          425      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       244991                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            474     20.35%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     20.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1114     47.83%     68.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          741     31.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        50971     63.95%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          121      0.15%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        18092     22.70%     86.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite         8193     10.28%     97.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         2322      2.91%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total         79699                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.314997                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2329                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.029222                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       406905                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       108281                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses        77428                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses         82028                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          747                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         4024                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1594                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          221                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          127                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          1313                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          66767                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          409                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts        90190                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        18525                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts         8844                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         4995                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           95                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect          964                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         1268                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts        78398                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        17016                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1301                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  908                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               25028                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           13209                       # Number of branches executed
system.switch_cpus0.iew.exec_stores              8012                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.309855                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                 77908                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count                77428                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            39917                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            53009                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.306021                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.753023                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        19367                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1606                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1167                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       241618                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.292598                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.125608                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       215358     89.13%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        12130      5.02%     94.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         4756      1.97%     96.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         2821      1.17%     97.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         1635      0.68%     97.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1301      0.54%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          466      0.19%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          457      0.19%     98.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         2694      1.11%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       241618                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts        70697                       # Number of instructions committed
system.switch_cpus0.commit.committedOps         70697                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 21728                       # Number of memory references committed
system.switch_cpus0.commit.loads                14487                       # Number of loads committed
system.switch_cpus0.commit.membars                799                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             11979                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts            67860                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2810                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          339      0.48%      0.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        45383     64.19%     64.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          102      0.14%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        15286     21.62%     86.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite         7265     10.28%     96.72% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         2322      3.28%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total        70697                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         2694                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              328778                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             183576                       # The number of ROB writes
system.switch_cpus0.timesIdled                    313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                   8024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            23678338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts              70358                       # Number of Instructions Simulated
system.switch_cpus0.committedOps                70358                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.596108                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.596108                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.278078                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.278078                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads           94699                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          57511                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads          31625                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1724                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          66557                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        51735                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         4204                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        46459                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          26357                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    56.731742                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           5224                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          163                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               66964                       # DTB read hits
system.switch_cpus1.dtb.read_misses               644                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           22787                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              40566                       # DTB write hits
system.switch_cpus1.dtb.write_misses               83                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  26                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          11679                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              107530                       # DTB hits
system.switch_cpus1.dtb.data_misses               727                       # DTB misses
system.switch_cpus1.dtb.data_acv                   27                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           34466                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              20849                       # ITB hits
system.switch_cpus1.itb.fetch_misses              965                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  10                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          21814                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  456206                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       124812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                382380                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              66557                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        31581                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               177838                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          11398                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          301                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        45462                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          311                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            52637                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         2738                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       354450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.078798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.415420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          281734     79.48%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            5986      1.69%     81.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            8720      2.46%     83.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            5902      1.67%     85.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12507      3.53%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            4329      1.22%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            4871      1.37%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            2859      0.81%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           27542      7.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       354450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.145892                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.838174                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          108388                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       178764                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            55868                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6315                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          5115                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         4111                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          594                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        342807                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1988                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          5115                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          112863                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          37342                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       107924                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            57389                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        33817                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        327717                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          156                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          3239                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          3532                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         19758                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       223267                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       411799                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       411520                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          240                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       162960                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           60315                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         7946                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1011                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            44818                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        66728                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        43937                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9190                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         7793                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            298486                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         9602                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           284353                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          324                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        74052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        38427                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6786                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       354450                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.802237                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.499086                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       243113     68.59%     68.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        40302     11.37%     79.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        23558      6.65%     86.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        18260      5.15%     91.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        14814      4.18%     95.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         7124      2.01%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         4549      1.28%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         1855      0.52%     99.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          875      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       354450                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            624      7.41%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      7.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4895     58.16%     65.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2897     34.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       167218     58.81%     58.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          263      0.09%     58.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     58.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           55      0.02%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        70167     24.68%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        41604     14.63%     98.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         5037      1.77%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        284353                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.623300                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               8416                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.029597                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       930990                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       381950                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       268929                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          907                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          531                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          390                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        292280                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            483                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         4095                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        16580                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         6553                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         7497                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          5115                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          15778                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8187                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       313980                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1516                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        66728                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        43937                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7905                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           207                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7907                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          358                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1543                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         3447                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         4990                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       280057                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        67786                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         4297                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 5892                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              108521                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           38850                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             40735                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.613883                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                271062                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               269319                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           132061                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           171586                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.590345                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.769649                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        74655                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2816                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         4564                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       341538                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.696792                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.741601                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       260410     76.25%     76.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        37430     10.96%     87.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        12511      3.66%     90.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         6626      1.94%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         5919      1.73%     94.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         3010      0.88%     95.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         3110      0.91%     96.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         1911      0.56%     96.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        10611      3.11%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       341538                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       237981                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        237981                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 87532                       # Number of memory references committed
system.switch_cpus1.commit.loads                50148                       # Number of loads committed
system.switch_cpus1.commit.membars               1117                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             33118                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               343                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           229602                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         3182                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         3947      1.66%      1.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       139780     58.74%     60.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          236      0.10%     60.49% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.49% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.02%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        51265     21.54%     82.06% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        37667     15.83%     97.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         5037      2.12%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       237981                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        10611                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              639767                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             638263                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 101756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            22910399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             234040                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               234040                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.949265                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.949265                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.513014                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.513014                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          365320                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         190835                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              203                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             168                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          32721                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3908                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         406177                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       333265                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        16151                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       265154                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         113991                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    42.990489                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          28264                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1045                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              253022                       # DTB read hits
system.switch_cpus2.dtb.read_misses              2734                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   31                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           23705                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             157046                       # DTB write hits
system.switch_cpus2.dtb.write_misses              861                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  17                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          12668                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              410068                       # DTB hits
system.switch_cpus2.dtb.data_misses              3595                       # DTB misses
system.switch_cpus2.dtb.data_acv                   48                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           36373                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              48580                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1086                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  55                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          49666                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2294024                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       811218                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1801833                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             406177                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       142255                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              1101769                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          46902                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          985                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        21482                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        10088                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           233687                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        11480                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      1969032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.915086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.276083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1634165     82.99%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           23848      1.21%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           43185      2.19%     86.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           23653      1.20%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           53413      2.71%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           18512      0.94%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           26151      1.33%     92.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           11302      0.57%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          134803      6.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      1969032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.177059                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.785446                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          685114                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       990599                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           243777                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28838                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         20704                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        20598                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2809                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1503562                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9409                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         20704                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          704803                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         302868                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       541577                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           252877                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       146203                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1426378                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1143                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          5593                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents          4227                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         91120                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands       978703                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      1766778                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      1765205                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         1303                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       772714                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          205985                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        46262                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         6134                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           218593                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       268450                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       167943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        50717                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        26311                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1298796                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        52358                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1248892                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1869                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       262746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       127961                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        35134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      1969032                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.634267                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.369816                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1467263     74.52%     74.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       196711      9.99%     84.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       104377      5.30%     89.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        74652      3.79%     93.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        60863      3.09%     96.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        32754      1.66%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        19703      1.00%     99.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         7641      0.39%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         5068      0.26%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      1969032                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2642      7.74%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18167     53.21%     60.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13331     39.05%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           15      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       787560     63.06%     63.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         2349      0.19%     63.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          525      0.04%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           13      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            2      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            6      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       271379     21.73%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       160160     12.82%     97.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        26883      2.15%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1248892                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.544411                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              34140                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.027336                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4496560                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1611754                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1199723                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         6264                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         3392                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         2906                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1279685                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           3332                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         9656                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        59283                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          142                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1267                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        19344                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          213                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        13864                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         20704                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         124376                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       167529                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1378128                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6243                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       268450                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       167943                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        41875                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1257                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       166115                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1267                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         5284                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14285                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        19569                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1230971                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       257575                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        17920                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                26974                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              416019                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          183029                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            158444                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.536599                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1210091                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1202629                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           566939                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           731794                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524244                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.774725                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       265654                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        17224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        18173                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      1920865                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.576866                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.561005                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1519390     79.10%     79.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       184151      9.59%     88.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        77810      4.05%     92.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        35293      1.84%     94.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        25675      1.34%     95.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        13389      0.70%     96.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         9145      0.48%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10179      0.53%     97.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        45833      2.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      1920865                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1108082                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1108082                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                357765                       # Number of memory references committed
system.switch_cpus2.commit.loads               209166                       # Number of loads committed
system.switch_cpus2.commit.membars               8339                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            163671                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              2828                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1063339                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        18065                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        19695      1.78%      1.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       692203     62.47%     64.25% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         2279      0.21%     64.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          477      0.04%     64.49% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     64.49% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt           11      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            2      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            6      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       217505     19.63%     84.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       149021     13.45%     97.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        26883      2.43%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      1108082                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events        45833                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             3229537                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2795938                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 324992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            21629269                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            1088402                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1088402                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.107699                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.107699                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.474451                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.474451                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         1598725                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         862913                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             1263                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1284                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          60796                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         23550                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          14495                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        10186                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1363                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        10987                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits           5300                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    48.238828                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           1616                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect           99                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               11916                       # DTB read hits
system.switch_cpus3.dtb.read_misses                83                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             102                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               7037                       # DTB write hits
system.switch_cpus3.dtb.write_misses               14                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             14                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               18953                       # DTB hits
system.switch_cpus3.dtb.data_misses                97                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             116                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                771                       # ITB hits
system.switch_cpus3.itb.fetch_misses              431                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1202                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  133935                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        37535                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                 78768                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              14495                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches         6916                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                43468                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           3648                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          226                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        33635                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          393                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            11122                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes          896                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       117096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.672679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.975231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          102188     87.27%     87.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            1244      1.06%     88.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            1604      1.37%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            1149      0.98%     90.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            2651      2.26%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1035      0.88%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6             897      0.77%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7             916      0.78%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8            5412      4.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       117096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.108224                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.588106                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           33504                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        68845                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            12234                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          921                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          1592                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved          976                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts         71256                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          955                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          1592                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           34582                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          17344                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        45486                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            12057                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6035                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts         67639                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           230                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents            66                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          3466                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands        46584                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups        81975                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups        81893                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        31095                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           15489                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         2333                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          174                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            10037                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        13582                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores         7976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2264                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         1378                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded             59924                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3383                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued            55073                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          126                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        19553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined         9268                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         2644                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       117096                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.470323                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.167967                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0        93382     79.75%     79.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        10279      8.78%     88.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2         4930      4.21%     92.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         3293      2.81%     95.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         2663      2.27%     97.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         1457      1.24%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6          675      0.58%     99.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          268      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          149      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       117096                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             61      4.59%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           766     57.68%     62.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          501     37.73%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        33385     60.62%     60.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          134      0.24%     60.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           17      0.03%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        12683     23.03%     83.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite         7260     13.18%     97.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         1594      2.89%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total         55073                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.411192                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               1328                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.024113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       228379                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes        82791                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses        52413                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          317                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          159                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          147                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses         56231                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            170                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          469                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         4644                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           95                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1740                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          1592                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12943                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4187                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts        64107                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          546                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        13582                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts         7976                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         3047                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            69                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         4095                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           95                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1193                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         1653                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts        53699                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        12019                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1374                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  800                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               19094                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches            7683                       # Number of branches executed
system.switch_cpus3.iew.exec_stores              7075                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.400933                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                 52919                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count                52560                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            23756                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            31635                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.392429                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.750940                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        19984                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          739                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         1516                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       113621                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.387895                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.217267                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0        95971     84.47%     84.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1         8586      7.56%     92.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         2970      2.61%     94.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         2087      1.84%     96.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         1359      1.20%     97.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5          671      0.59%     98.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6          485      0.43%     98.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          351      0.31%     99.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         1141      1.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       113621                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts        44073                       # Number of instructions committed
system.switch_cpus3.commit.committedOps         44073                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 15174                       # Number of memory references committed
system.switch_cpus3.commit.loads                 8938                       # Number of loads committed
system.switch_cpus3.commit.membars                212                       # Number of memory barriers committed
system.switch_cpus3.commit.branches              6275                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts            42389                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls          916                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          319      0.72%      0.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        26644     60.45%     61.18% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          114      0.26%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.02%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead         9150     20.76%     82.22% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite         6241     14.16%     96.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         1594      3.62%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total        44073                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         1141                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              176302                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             131608                       # The number of ROB writes
system.switch_cpus3.timesIdled                    801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  16839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            23293088                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts              43754                       # Number of Instructions Simulated
system.switch_cpus3.committedOps                43754                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.061092                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.061092                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.326681                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.326681                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads           68190                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          38000                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          30470                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1077                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              52184                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             52138                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               431                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              431                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            14764                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        18644                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             399                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           197                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            596                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8978                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8978                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        61050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        46780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                137375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        37184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        21676                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       247552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       540528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1953024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1781097                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        95104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        70340                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4746505                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20368                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            95598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.195485                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.396576                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  76910     80.45%     80.45% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  18688     19.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              95598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           53434999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            890984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            833559                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6018978                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8187020                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          46391417                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          27824277                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2260465                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1449032                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.785421                       # Number of seconds simulated
sim_ticks                                1785420961000                       # Number of ticks simulated
final_tick                               4060091513000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 311776                       # Simulator instruction rate (inst/s)
host_op_rate                                   311776                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               70272354                       # Simulator tick rate (ticks/s)
host_mem_usage                                 799596                       # Number of bytes of host memory used
host_seconds                                 25407.16                       # Real time elapsed on the host
sim_insts                                  7921334847                       # Number of instructions simulated
sim_ops                                    7921334847                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       901888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     56039872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       508224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     45842176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       675776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     52499968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       526016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     46083840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          203077760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       901888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       508224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       675776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       526016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2611904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    108112832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       108112832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        14092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       875623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         7941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       716284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        10559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       820312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         8219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       720060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3173090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1689263                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1689263                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       505140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     31387484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       284652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     25675836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst       378497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     29404812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       294617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     25811190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113742229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       505140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       284652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst       378497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       294617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1462907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        60553132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60553132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        60553132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       505140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     31387484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       284652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     25675836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst       378497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     29404812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       294617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     25811190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            174295362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3173091                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1817903                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3173091                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1817903                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              202924992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  152832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               110912512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               203077824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            116345792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2388                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 84898                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        67343                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            197133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            217108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            193628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            200083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            189830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            201911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            192722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            197929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            190201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            204746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           199139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           198777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           187746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           196684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           203334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           199732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            108206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            121147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            107770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            114578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            105975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            116257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            106736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            110822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             99113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            104596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           107709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           105013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           100515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           103520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           109786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           111265                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       201                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1785420942500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3173091                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1817903                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1934488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  631628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  289919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  221211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   27763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  31578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  84017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  95461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 100481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 113487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 109459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 113232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 119758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 103798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 100608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    391                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1761053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.209124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.398350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.437274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1006043     57.13%     57.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       394702     22.41%     79.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       148764      8.45%     87.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        61393      3.49%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37864      2.15%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17967      1.02%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18260      1.04%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8301      0.47%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67759      3.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1761053                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.594675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.473065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          88965     94.26%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         3712      3.93%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          551      0.58%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          347      0.37%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          224      0.24%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          172      0.18%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          122      0.13%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           89      0.09%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           51      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           37      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           31      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           23      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           14      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            8      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            9      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            4      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94381                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.361831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.943844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     24.786873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         93805     99.39%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            17      0.02%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             7      0.01%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             3      0.00%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.00%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            4      0.00%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            7      0.01%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           29      0.03%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           89      0.09%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           60      0.06%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           27      0.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           39      0.04%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            6      0.01%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.00%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.00%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.00%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303           12      0.01%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319           17      0.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           48      0.05%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           21      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            8      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           64      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            6      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            3      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            1      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            3      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            4      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            7      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            8      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            4      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            4      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543           10      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559           24      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            8      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94381                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  67903394149                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            127354075399                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15853515000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21415.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40165.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       113.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2139594                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1003051                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     357728.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6770667960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3694312875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             12539802600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5916531600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         117491091120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         365261973885                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         758895303000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1270569683040                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            706.329497                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1249632753117                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   59619040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  476164384883                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               6656731200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3632145000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             12456272400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5597579520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         117491091120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         356839117515                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         766283773500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1268956710255                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            705.432820                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1261909035124                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   59619040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  463890194876                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     776                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                  13464620                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                 4323312     49.90%     49.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      1      0.00%     49.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1828      0.02%     49.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     52      0.00%     49.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                4338537     50.08%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             8663730                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                  4322887     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       1      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1828      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      52      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                 4322847     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              8647615                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1550301154500     86.83%     86.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                 578000      0.00%     86.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              644826500      0.04%     86.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               40446500      0.00%     86.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           234433616000     13.13%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1785420621500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999902                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.996384                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.998140                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::6                         1      4.76%      4.76% # number of syscalls executed
system.cpu0.kern.syscall::17                        7     33.33%     38.10% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      9.52%     47.62% # number of syscalls executed
system.cpu0.kern.syscall::73                       11     52.38%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    21                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   82      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   98      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl              4347134     50.16%     50.16% # number of callpals executed
system.cpu0.kern.callpal::rdps                   3677      0.04%     50.21% # number of callpals executed
system.cpu0.kern.callpal::rti                 4314716     49.79%     99.99% # number of callpals executed
system.cpu0.kern.callpal::callsys                  62      0.00%     99.99% # number of callpals executed
system.cpu0.kern.callpal::rdunique                605      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               8666374                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel          4314812                       # number of protection mode switches
system.cpu0.kern.mode_switch::user            4312931                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel            4312930                      
system.cpu0.kern.mode_good::user              4312931                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999564                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999782                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1307279240000     72.71%     72.71% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        490575391500     27.29%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      98                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          3000112                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          502.872417                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          712258282                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3000112                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           237.410564                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   502.872417                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.982173                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982173                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          151                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2967709282                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2967709282                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    436245833                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      436245833                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    257674497                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     257674497                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22982                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22982                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        27027                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27027                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    693920330                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       693920330                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    693920330                       # number of overall hits
system.cpu0.dcache.overall_hits::total      693920330                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     20240879                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20240879                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     24617310                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24617310                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         9387                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9387                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3669                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3669                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     44858189                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44858189                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     44858189                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44858189                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 303558580046                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 303558580046                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 292190674456                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 292190674456                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    157262186                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    157262186                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     44336889                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     44336889                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 595749254502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 595749254502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 595749254502                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 595749254502                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    456486712                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    456486712                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    282291807                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    282291807                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        32369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        30696                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        30696                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    738778519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    738778519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    738778519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    738778519                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.044341                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044341                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.087205                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.087205                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.290000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.290000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.119527                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.119527                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.060719                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060719                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.060719                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060719                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 14997.302244                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14997.302244                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 11869.317747                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11869.317747                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 16753.189091                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16753.189091                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 12084.188880                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12084.188880                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 13280.724608                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13280.724608                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 13280.724608                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13280.724608                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10301155                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        17003                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           150708                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            341                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.351746                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.862170                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1469271                       # number of writebacks
system.cpu0.dcache.writebacks::total          1469271                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      9373414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9373414                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data     15469270                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     15469270                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         1675                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1675                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     24842684                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24842684                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     24842684                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24842684                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     10867465                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10867465                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      9148040                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9148040                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         7712                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7712                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         3667                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3667                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     20015505                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     20015505                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     20015505                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     20015505                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          155                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          155                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         2018                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         2018                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         2173                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         2173                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  88856078939                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  88856078939                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  59693036689                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  59693036689                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    100669051                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    100669051                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     38816611                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     38816611                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 148549115628                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 148549115628                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 148549115628                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 148549115628                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     35118500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     35118500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    451693006                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    451693006                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    486811506                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    486811506                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.023807                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023807                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.032406                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.032406                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.238253                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.238253                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.119462                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.119462                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.027093                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027093                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.027093                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027093                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data  8176.339095                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8176.339095                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data  6525.226900                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6525.226900                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 13053.559518                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13053.559518                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 10585.386147                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10585.386147                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data  7421.702107                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  7421.702107                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data  7421.702107                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  7421.702107                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 226570.967742                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 226570.967742                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223832.014866                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223832.014866                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224027.384261                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224027.384261                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          1079797                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.486740                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          359018772                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1079797                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           332.487284                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.486740                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.997044                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997044                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        763820665                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       763820665                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    380171795                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      380171795                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    380171795                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       380171795                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    380171795                       # number of overall hits
system.cpu0.icache.overall_hits::total      380171795                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1198545                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1198545                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1198545                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1198545                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1198545                       # number of overall misses
system.cpu0.icache.overall_misses::total      1198545                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  16167812351                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  16167812351                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  16167812351                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  16167812351                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  16167812351                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  16167812351                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    381370340                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    381370340                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    381370340                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    381370340                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    381370340                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    381370340                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003143                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003143                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003143                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 13489.533018                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13489.533018                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 13489.533018                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13489.533018                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 13489.533018                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13489.533018                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1925                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.777778                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       118559                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       118559                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       118559                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       118559                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       118559                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       118559                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      1079986                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1079986                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      1079986                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1079986                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      1079986                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1079986                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  13611804610                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  13611804610                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  13611804610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  13611804610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  13611804610                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  13611804610                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.002832                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002832                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.002832                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002832                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.002832                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002832                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 12603.686168                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12603.686168                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 12603.686168                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12603.686168                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 12603.686168                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12603.686168                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     799                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                  13479783                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                 4326259     49.92%     49.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1828      0.02%     49.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     65      0.00%     49.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                4337806     50.06%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             8665958                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                  4325851     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1828      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      65      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                 4325806     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              8653550                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1551443884000     86.88%     86.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              643385500      0.04%     86.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               46268000      0.00%     86.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           233541040000     13.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1785674577500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999906                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.997234                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.998568                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::73                        9    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     9                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   45      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  105      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl              4346172     50.14%     50.14% # number of callpals executed
system.cpu1.kern.callpal::rdps                   3669      0.04%     50.18% # number of callpals executed
system.cpu1.kern.callpal::rti                 4317897     49.81%     99.99% # number of callpals executed
system.cpu1.kern.callpal::callsys                  42      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::rdunique                523      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               8668455                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel          4317156                       # number of protection mode switches
system.cpu1.kern.mode_switch::user            4316125                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                846                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel            4316157                      
system.cpu1.kern.mode_good::user              4316125                      
system.cpu1.kern.mode_good::idle                   32                      
system.cpu1.kern.mode_switch_good::kernel     0.999769                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.037825                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999790                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      571410813500     31.80%     31.80% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        479383659000     26.67%     58.47% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        746364262500     41.53%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     105                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          2705193                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          502.868290                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          701994004                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2705193                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           259.498677                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   502.868290                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.982165                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982165                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2922565588                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2922565588                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    430795511                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      430795511                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    253131104                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     253131104                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16621                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16621                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19304                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19304                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    683926615                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       683926615                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    683926615                       # number of overall hits
system.cpu1.dcache.overall_hits::total      683926615                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     19583582                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     19583582                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data     24079818                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     24079818                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         6735                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6735                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3138                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     43663400                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      43663400                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     43663400                       # number of overall misses
system.cpu1.dcache.overall_misses::total     43663400                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 262044255492                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 262044255492                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 258268279585                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 258268279585                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    104105436                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    104105436                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     20090215                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     20090215                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        40501                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        40501                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 520312535077                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 520312535077                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 520312535077                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 520312535077                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    450379093                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    450379093                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    277210922                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    277210922                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        23356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        23356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        22442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        22442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    727590015                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    727590015                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    727590015                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    727590015                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.043482                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.043482                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.086865                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.086865                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.288363                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.288363                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.139827                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.139827                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060011                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060011                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060011                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060011                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 13380.813351                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13380.813351                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 10725.507958                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 10725.507958                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 15457.377283                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15457.377283                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6402.235500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6402.235500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 11916.445698                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11916.445698                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 11916.445698                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11916.445698                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8194489                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9666                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           118534                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            189                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.131971                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    51.142857                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      1262172                       # number of writebacks
system.cpu1.dcache.writebacks::total          1262172                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data      8904917                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8904917                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data     14995938                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     14995938                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         1168                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1168                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     23900855                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     23900855                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     23900855                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     23900855                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data     10678665                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     10678665                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      9083880                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      9083880                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         5567                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5567                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         3130                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3130                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data     19762545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     19762545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data     19762545                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     19762545                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data         1934                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         1934                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1934                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1934                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  77918782663                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  77918782663                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  54525766839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  54525766839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     65120306                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     65120306                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     15403785                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15403785                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        31499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        31499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 132444549502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 132444549502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 132444549502                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 132444549502                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    434337011                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    434337011                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    434337011                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    434337011                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.023710                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023710                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.032769                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032769                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.238354                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.238354                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.139471                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.139471                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.027162                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.027162                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.027162                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027162                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data  7296.678252                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7296.678252                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data  6002.475466                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  6002.475466                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 11697.558110                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11697.558110                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4921.337061                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4921.337061                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data  6701.796226                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  6701.796226                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data  6701.796226                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  6701.796226                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224579.633402                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224579.633402                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224579.633402                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224579.633402                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           769960                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.235983                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          330810254                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           769960                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           429.646026                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   509.235983                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.994602                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994602                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        720757498                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       720757498                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    359127427                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      359127427                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    359127427                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       359127427                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    359127427                       # number of overall hits
system.cpu1.icache.overall_hits::total      359127427                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       866242                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       866242                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       866242                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        866242                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       866242                       # number of overall misses
system.cpu1.icache.overall_misses::total       866242                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  11446814102                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  11446814102                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  11446814102                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  11446814102                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  11446814102                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  11446814102                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    359993669                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    359993669                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    359993669                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    359993669                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    359993669                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    359993669                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002406                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002406                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002406                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002406                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002406                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002406                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 13214.337451                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13214.337451                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 13214.337451                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13214.337451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 13214.337451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13214.337451                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          645                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.043478                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        96082                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        96082                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        96082                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        96082                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        96082                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        96082                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       770160                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       770160                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       770160                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       770160                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       770160                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       770160                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   9562986520                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9562986520                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   9562986520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9562986520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   9562986520                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9562986520                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.002139                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002139                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.002139                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002139                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.002139                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002139                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 12416.882881                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12416.882881                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 12416.882881                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12416.882881                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 12416.882881                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12416.882881                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     378                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  23368579                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                 4397997     49.91%     49.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     76      0.00%     49.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1828      0.02%     49.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     63      0.00%     49.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                4411909     50.07%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             8811873                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                  4397664     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      76      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1828      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      63      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                 4397624     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              8797255                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1545675207500     86.57%     86.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               34845000      0.00%     86.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              651332000      0.04%     86.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               42804000      0.00%     86.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           239015196500     13.39%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1785419385000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999924                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.996762                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.998341                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      1970     97.82%     97.82% # number of syscalls executed
system.cpu2.kern.syscall::4                         1      0.05%     97.86% # number of syscalls executed
system.cpu2.kern.syscall::17                        3      0.15%     98.01% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.05%     98.06% # number of syscalls executed
system.cpu2.kern.syscall::71                       32      1.59%     99.65% # number of syscalls executed
system.cpu2.kern.syscall::73                        4      0.20%     99.85% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      0.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  2014                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   32      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  199      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl              4423712     23.72%     23.72% # number of callpals executed
system.cpu2.kern.callpal::rdps                   4072      0.02%     23.74% # number of callpals executed
system.cpu2.kern.callpal::rti                 4386202     23.52%     47.26% # number of callpals executed
system.cpu2.kern.callpal::callsys                2050      0.01%     47.27% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     47.27% # number of callpals executed
system.cpu2.kern.callpal::rdunique            9834218     52.73%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total              18650487                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel          4386402                       # number of protection mode switches
system.cpu2.kern.mode_switch::user            4385121                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel            4385122                      
system.cpu2.kern.mode_good::user              4385121                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.999708                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999854                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      688436594000     38.56%     38.56% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        1096981177000     61.44%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     199                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          3147786                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.857104                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1044356977                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3147786                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           331.775088                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.001708                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   508.855397                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.993858                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.993862                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          253                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       4297281590                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      4297281590                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    647296392                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      647296392                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    339484063                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     339484063                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data     19710524                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     19710524                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data     19718151                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     19718151                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    986780455                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       986780455                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    986780455                       # number of overall hits
system.cpu2.dcache.overall_hits::total      986780455                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     19257174                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     19257174                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     25678861                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     25678861                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        16425                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        16425                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2793                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2793                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     44936035                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      44936035                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     44936035                       # number of overall misses
system.cpu2.dcache.overall_misses::total     44936035                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 268903671866                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 268903671866                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 341146788228                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 341146788228                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    223200185                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    223200185                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     16172111                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     16172111                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        56000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        56000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 610050460094                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 610050460094                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 610050460094                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 610050460094                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    666553566                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    666553566                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    365162924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    365162924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data     19726949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     19726949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data     19720944                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     19720944                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   1031716490                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1031716490                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   1031716490                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1031716490                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.028891                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028891                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.070322                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.070322                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.000833                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000833                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000142                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000142                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.043555                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.043555                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.043555                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.043555                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 13963.817945                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13963.817945                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 13285.121495                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 13285.121495                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 13589.052359                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13589.052359                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5790.229502                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5790.229502                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 13575.974384                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 13575.974384                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 13575.974384                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 13575.974384                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     17035489                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        12596                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           327324                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            353                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.044729                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    35.682720                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2068210                       # number of writebacks
system.cpu2.dcache.writebacks::total          2068210                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      8264501                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8264501                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     16258679                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     16258679                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         4360                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         4360                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     24523180                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     24523180                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     24523180                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     24523180                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data     10992673                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     10992673                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      9420182                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      9420182                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        12065                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        12065                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         2783                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2783                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data     20412855                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     20412855                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data     20412855                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     20412855                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          770                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          770                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         3218                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         3218                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         3988                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         3988                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  79436904462                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  79436904462                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  67470288030                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  67470288030                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    139321796                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    139321796                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     12001889                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     12001889                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 146907192492                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 146907192492                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 146907192492                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 146907192492                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    125217000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    125217000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    640425515                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    640425515                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    765642515                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    765642515                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.016492                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016492                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.025797                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.025797                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000612                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000612                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000141                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.019785                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.019785                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.019785                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.019785                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data  7226.350175                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7226.350175                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data  7162.312578                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  7162.312578                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 11547.600166                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11547.600166                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  4312.572404                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4312.572404                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data  7196.797924                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7196.797924                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data  7196.797924                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  7196.797924                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 162619.480519                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 162619.480519                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 199013.522374                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 199013.522374                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 191986.588516                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 191986.588516                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          1408034                       # number of replacements
system.cpu2.icache.tags.tagsinuse          510.470449                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          560974437                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1408034                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           398.409724                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   510.470449                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.997013                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.997013                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1191515703                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1191515703                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    593503886                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      593503886                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    593503886                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       593503886                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    593503886                       # number of overall hits
system.cpu2.icache.overall_hits::total      593503886                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1549721                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1549721                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1549721                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1549721                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1549721                       # number of overall misses
system.cpu2.icache.overall_misses::total      1549721                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  20270017715                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  20270017715                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  20270017715                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  20270017715                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  20270017715                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  20270017715                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    595053607                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    595053607                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    595053607                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    595053607                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    595053607                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    595053607                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002604                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002604                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002604                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002604                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002604                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002604                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 13079.785145                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13079.785145                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 13079.785145                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13079.785145                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 13079.785145                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13079.785145                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1168                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    20.491228                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       141232                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       141232                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       141232                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       141232                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       141232                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       141232                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1408489                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1408489                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1408489                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1408489                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1408489                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1408489                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  17116178444                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  17116178444                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  17116178444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  17116178444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  17116178444                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  17116178444                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.002367                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.002367                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 12152.156278                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12152.156278                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 12152.156278                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12152.156278                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 12152.156278                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12152.156278                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1072                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                  13696180                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                 4402114     49.92%     49.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1828      0.02%     49.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     81      0.00%     49.95% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                4413711     50.05%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             8817734                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                  4401664     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1828      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      81      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                 4401657     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              8805230                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1546935235500     86.63%     86.63% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              639335500      0.04%     86.67% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               45168000      0.00%     86.67% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           238055384500     13.33%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1785675123500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999898                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.997269                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.998582                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::73                        8    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     8                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   61      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  111      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl              4421526     50.13%     50.13% # number of callpals executed
system.cpu3.kern.callpal::rdps                   3665      0.04%     50.17% # number of callpals executed
system.cpu3.kern.callpal::rti                 4394327     49.82%     99.99% # number of callpals executed
system.cpu3.kern.callpal::callsys                  56      0.00%     99.99% # number of callpals executed
system.cpu3.kern.callpal::rdunique                492      0.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               8820238                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel          4394438                       # number of protection mode switches
system.cpu3.kern.mode_switch::user            4392494                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel            4392494                      
system.cpu3.kern.mode_good::user              4392494                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.999558                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999779                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1315231419000     73.15%     73.15% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        482693389500     26.85%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     111                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          2718187                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          495.907460                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          715913256                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2718187                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           263.378957                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   495.907460                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.968569                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.968569                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       2977032100                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      2977032100                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    439428291                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      439428291                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    257936402                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     257936402                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        15650                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        15650                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18330                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18330                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    697364693                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       697364693                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    697364693                       # number of overall hits
system.cpu3.dcache.overall_hits::total      697364693                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     19256915                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     19256915                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     24549809                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     24549809                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         7045                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7045                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         3442                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3442                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     43806724                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      43806724                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     43806724                       # number of overall misses
system.cpu3.dcache.overall_misses::total     43806724                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 249199260081                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 249199260081                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 275407740084                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 275407740084                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     97969430                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     97969430                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     22572751                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     22572751                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        99001                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        99001                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 524607000165                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 524607000165                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 524607000165                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 524607000165                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    458685206                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    458685206                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    282486211                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    282486211                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        22695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        22695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        21772                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        21772                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    741171417                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    741171417                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    741171417                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    741171417                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.041983                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.041983                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.086906                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.086906                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.310421                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.310421                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.158093                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.158093                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.059105                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.059105                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.059105                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.059105                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 12940.767516                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 12940.767516                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 11218.325164                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 11218.325164                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 13906.235628                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13906.235628                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6558.033411                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6558.033411                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 11975.490342                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 11975.490342                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 11975.490342                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 11975.490342                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9161017                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        12109                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           130519                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            231                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.189145                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    52.419913                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      1394451                       # number of writebacks
system.cpu3.dcache.writebacks::total          1394451                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      8510987                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8510987                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data     15335147                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total     15335147                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         1248                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         1248                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     23846134                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     23846134                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     23846134                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     23846134                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data     10745928                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     10745928                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      9214662                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      9214662                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         5797                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         5797                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         3434                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3434                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data     19960590                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     19960590                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data     19960590                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     19960590                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          306                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          306                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         2248                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         2248                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         2554                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         2554                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  76511740290                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  76511740290                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  57320780667                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  57320780667                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     60846300                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     60846300                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     17429249                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     17429249                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        89999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        89999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 133832520957                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 133832520957                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 133832520957                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 133832520957                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     68723000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     68723000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    505965512                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    505965512                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    574688512                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    574688512                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.023428                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023428                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.032620                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.032620                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.255431                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.255431                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.157726                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.157726                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.026931                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.026931                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.026931                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.026931                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data  7120.068205                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7120.068205                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data  6220.605885                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  6220.605885                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 10496.170433                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10496.170433                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5075.494758                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5075.494758                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data  6704.837931                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6704.837931                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data  6704.837931                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6704.837931                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 224584.967320                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224584.967320                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 225073.626335                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225073.626335                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 225015.079092                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 225015.079092                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           832774                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.435311                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          324405606                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           832774                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           389.548192                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   509.435311                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.994991                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.994991                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        732179977                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       732179977                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    364733879                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      364733879                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    364733879                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       364733879                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    364733879                       # number of overall hits
system.cpu3.icache.overall_hits::total      364733879                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       939599                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       939599                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       939599                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        939599                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       939599                       # number of overall misses
system.cpu3.icache.overall_misses::total       939599                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  12372817141                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  12372817141                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  12372817141                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  12372817141                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  12372817141                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  12372817141                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    365673478                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    365673478                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    365673478                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    365673478                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    365673478                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    365673478                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.002570                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002570                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.002570                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002570                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.002570                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002570                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 13168.188920                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13168.188920                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 13168.188920                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13168.188920                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 13168.188920                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13168.188920                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          424                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    23.555556                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       106578                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       106578                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       106578                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       106578                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       106578                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       106578                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       833021                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       833021                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       833021                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       833021                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       833021                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       833021                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  10321519078                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  10321519078                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  10321519078                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  10321519078                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  10321519078                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  10321519078                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.002278                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002278                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.002278                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002278                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.002278                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002278                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 12390.466841                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12390.466841                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 12390.466841                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12390.466841                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 12390.466841                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12390.466841                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1003                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8232960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1007                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1493                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1493                       # Transaction distribution
system.iobus.trans_dist::WriteReq              138058                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9418                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       128640                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        15962                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1638                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        21298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       257804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       257804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  279102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        63848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          819                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2052                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        66891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8235056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8235056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8301947                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             15885000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                30000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                9000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1179000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2964000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           753671458                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            11880000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           129164160                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               128902                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               128902                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1160118                       # Number of tag accesses
system.iocache.tags.data_accesses             1160118                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          262                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              262                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       128640                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       128640                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          262                       # number of demand (read+write) misses
system.iocache.demand_misses::total               262                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          262                       # number of overall misses
system.iocache.overall_misses::total              262                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     32275846                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     32275846                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  27723996452                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  27723996452                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     32275846                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     32275846                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     32275846                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     32275846                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          262                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            262                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       128640                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       128640                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          262                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             262                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          262                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            262                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123190.251908                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123190.251908                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215516.141573                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215516.141573                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123190.251908                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123190.251908                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123190.251908                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123190.251908                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        243416                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                33598                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.244955                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          128640                       # number of writebacks
system.iocache.writebacks::total               128640                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          262                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       128640                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       128640                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          262                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          262                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     18498000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18498000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  21034550618                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  21034550618                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     18498000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     18498000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     18498000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     18498000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70603.053435                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70603.053435                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163514.852441                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163514.852441                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70603.053435                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70603.053435                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70603.053435                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70603.053435                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3193409                       # number of replacements
system.l2.tags.tagsinuse                 16168.884527                       # Cycle average of tags in use
system.l2.tags.total_refs                    16009463                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3193409                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.013283                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7505.202733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        45.377675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        25.581625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         4.080377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.592021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        24.961708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         7.425687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        43.617477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         4.714455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   123.234360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1490.487568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    70.983948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1742.133215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   478.554682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3360.025291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    91.669126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1150.242579                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.458081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.002662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.007522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.090972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.106331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.029209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.205080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.005595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.070205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986870                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16046                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          524                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10785                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979370                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 356109437                       # Number of tag accesses
system.l2.tags.data_accesses                356109437                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst      1064822                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data      1840342                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       761097                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data      1735035                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst      1396592                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      1968910                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       823667                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data      1729807                       # number of ReadReq hits
system.l2.ReadReq_hits::total                11320272                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          6194103                       # number of Writeback hits
system.l2.Writeback_hits::total               6194103                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          272                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          189                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          507                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          194                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1162                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           69                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           59                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          152                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          100                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                380                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       277105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       248624                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       350309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       262119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1138157                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst      1064822                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      2117447                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       761097                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1983659                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1396592                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      2319219                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       823667                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1991926                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12458429                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      1064822                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      2117447                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       761097                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1983659                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1396592                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      2319219                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       823667                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1991926                       # number of overall hits
system.l2.overall_hits::total                12458429                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst        14979                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       530267                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         8862                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       423666                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        11435                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       401137                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         9154                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       404923                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1804423                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data        17611                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data        15117                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data        16579                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data        16163                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              65470                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          972                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          232                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          262                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1585                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       345942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       293135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       419717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       315616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1374410                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst        14979                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       876209                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         8862                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       716801                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        11435                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       820854                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         9154                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       720539                       # number of demand (read+write) misses
system.l2.demand_misses::total                3178833                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        14979                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       876209                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         8862                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       716801                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        11435                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       820854                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         9154                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       720539                       # number of overall misses
system.l2.overall_misses::total               3178833                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst   1324927000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  45572789250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    781283750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  35884095750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1009108250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  34488116390                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    819109750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  34307314500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    154186744640                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     26164299                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data     11555265                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      5015344                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     10783300                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     53518208                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      5842348                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       941471                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      1381957                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      1416957                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      9582733                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  33664857847                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data  28901196385                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  40170058609                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  31205030412                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  133941143253                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   1324927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  79237647097                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    781283750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  64785292135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1009108250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  74658174999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    819109750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  65512344912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     288127887893                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   1324927000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  79237647097                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    781283750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  64785292135                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1009108250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  74658174999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    819109750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  65512344912                       # number of overall miss cycles
system.l2.overall_miss_latency::total    288127887893                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst      1079801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      2370609                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       769959                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      2158701                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst      1408027                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      2370047                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       832821                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      2134730                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            13124695                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      6194103                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           6194103                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data        17883                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data        15306                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data        17086                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data        16357                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            66632                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1041                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          291                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          271                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          362                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1965                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       623047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       541759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       770026                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       577735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2512567                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      1079801                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2993656                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       769959                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2700460                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1408027                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      3140073                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       832821                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      2712465                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15637262                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1079801                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2993656                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       769959                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2700460                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1408027                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      3140073                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       832821                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      2712465                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15637262                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.013872                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.223684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.011510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.196260                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.008121                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.169253                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.010992                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.189683                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.137483                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.984790                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.987652                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.970327                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.988140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.982561                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.933718                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.797251                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.439114                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.723757                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.806616                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.555242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.541080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.545069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.546299                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.547014                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.013872                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.292689                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.011510                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.265437                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.008121                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.261412                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.010992                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.265640                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.203286                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.013872                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.292689                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.011510                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.265437                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.008121                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.261412                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.010992                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.265640                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.203286                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 88452.299887                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 85943.098948                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 88161.109230                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 84699.021753                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 88247.332750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 85975.904467                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 89481.073847                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 84725.526829                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85449.334574                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1485.679348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data   764.388768                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data   302.511852                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data   667.159562                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   817.446281                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  6010.646091                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  4058.064655                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 11613.084034                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  5408.232824                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6045.888328                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 97313.589697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 98593.468487                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 95707.485303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 98870.242358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97453.556983                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 88452.299887                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 90432.359285                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 88161.109230                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 90381.140840                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 88247.332750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90951.831871                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 89481.073847                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90921.303235                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90639.517047                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 88452.299887                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 90432.359285                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 88161.109230                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 90381.140840                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 88247.332750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90951.831871                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 89481.073847                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90921.303235                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90639.517047                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1560624                       # number of writebacks
system.l2.writebacks::total                   1560624                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          886                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data          477                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          921                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          481                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          876                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          434                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          935                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          444                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               5454                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          886                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data          477                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          921                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          481                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          876                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          434                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          935                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          444                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5454                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          886                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data          477                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          921                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          481                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          876                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          434                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          935                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          444                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5454                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        14093                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       529790                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         7941                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       423185                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        10559                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       400703                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         8219                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       404479                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1798969                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data        17611                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data        15117                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data        16579                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data        16163                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         65470                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          972                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          232                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          262                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1585                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       345942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data       293135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       419717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       315616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1374410                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        14093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       875732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         7941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       716320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        10559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       820420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         8219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       720095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3173379                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        14093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       875732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         7941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       716320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        10559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       820420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         8219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       720095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3173379                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          155                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          770                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          306                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1231                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         2018                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data         1934                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         3218                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         2248                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         9418                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         2173                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1934                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         3988                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         2554                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        10649                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst   1080247250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  38872258750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    608966750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  30527613500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    806131500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  29434250860                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    638998000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  29189555000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 131158021610                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data    317674482                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data    272424608                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data    299037003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data    291345460                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1180481553                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data     17310432                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      4182714                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      2160108                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      4701252                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     28354506                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  29375632555                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data  25264434947                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  34974355319                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  27290203978                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116904626799                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   1080247250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  68247891305                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    608966750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  55792048447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    806131500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  64408606179                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    638998000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  56479758978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 248062648409                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   1080247250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  68247891305                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    608966750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  55792048447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    806131500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  64408606179                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    638998000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  56479758978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 248062648409                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     32722000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    114437000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     64439000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    211598000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    425378000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    408043000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    598499500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    474864000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   1906784500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    458100000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    408043000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    712936500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    539303000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2118382500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.013051                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.223483                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.010314                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.196037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.007499                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.169070                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.009869                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.189475                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.137067                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.984790                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.987652                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.970327                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.988140                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.982561                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.933718                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.797251                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.439114                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.723757                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.806616                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.555242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.541080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.545069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.546299                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.547014                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.013051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.292529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.010314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.265259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.007499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.261274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.009869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.265476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.202937                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.013051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.292529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.010314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.265259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.007499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.261274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.009869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.265476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202937                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 76651.333996                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73372.956738                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76686.405994                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 72137.749448                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 76345.439909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 73456.527303                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 77746.441173                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 72165.810833                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72907.327258                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18038.412469                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18021.076139                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18037.095301                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18025.456908                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18030.877547                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17809.086420                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18028.939655                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18152.168067                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17943.709924                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17889.278233                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 84914.906415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 86187.029686                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 83328.422053                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 86466.478182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85058.044397                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 76651.333996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 77932.394049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 76686.405994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 77887.045520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 76345.439909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 78506.869870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 77746.441173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 78433.760793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78169.877726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 76651.333996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 77932.394049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 76686.405994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 77887.045520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 76345.439909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 78506.869870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 77746.441173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 78433.760793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78169.877726                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211109.677419                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 148619.480519                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 210584.967320                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 171891.145410                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210791.873142                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210983.971044                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 185984.928527                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211238.434164                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 202461.722234                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210814.542108                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 210983.971044                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 178770.436309                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211160.140955                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 198927.833599                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1800462                       # Transaction distribution
system.membus.trans_dist::ReadResp            1800461                       # Transaction distribution
system.membus.trans_dist::WriteReq               9418                       # Transaction distribution
system.membus.trans_dist::WriteResp              9418                       # Transaction distribution
system.membus.trans_dist::Writeback           1689263                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       128640                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       128640                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         31024250                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          12617                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           67343                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1488708                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1374122                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       386182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       386182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        21298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39125600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     39146898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39533080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16465920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16465920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        66891                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    302957632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    303024523                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               319490443                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                         31084372                       # Total snoops (count)
system.membus.snoop_fanout::samples          36153559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                36153559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            36153559                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22180996                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13300539056                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          130109840                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        17049323146                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      557530216                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    485298918                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      7689607                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups    278981819                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits      192106922                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    68.860015                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        8530498                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         7298                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           475925434                       # DTB read hits
system.switch_cpus0.dtb.read_misses           2351962                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    6                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       225642150                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          313223830                       # DTB write hits
system.switch_cpus0.dtb.write_misses          1404745                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   2                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       79529019                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           789149264                       # DTB hits
system.switch_cpus0.dtb.data_misses           3756707                       # DTB misses
system.switch_cpus0.dtb.data_acv                    8                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       305171169                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          262555734                       # ITB hits
system.switch_cpus0.itb.fetch_misses            33963                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 108                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      262589697                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              2130625681                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    418819923                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            3353105826                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          557530216                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches    200637420                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles           1683123233                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       52134250                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles               220                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        39312                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       229912                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        17766                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        381370341                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      5342591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              3                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples   2128297575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.575487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.913172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1553522535     72.99%     72.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        43598100      2.05%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        59744256      2.81%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        22464557      1.06%     78.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        83499375      3.92%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        11570841      0.54%     83.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        45688406      2.15%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         9032638      0.42%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       299176867     14.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2128297575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.261674                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.573766                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       344291695                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles   1276467621                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        423360342                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     58216163                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles      25961754                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     35939640                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       105540                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    2744926545                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts       576591                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles      25961754                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       376189684                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      110122311                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    993464342                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        449627125                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles    172932359                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    2573952292                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       620914                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       6725221                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       8523179                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      30144710                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   1694725830                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   3195824207                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   3191042548                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups       428167                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps   1235497055                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       459228835                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts    136039607                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts      4351194                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        464361725                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    523196990                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    341112169                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     22317599                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     20400136                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded        2318914730                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded     52044801                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued       2181302815                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      1382557                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    564462017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    285165003                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved     34662569                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples   2128297575                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.024905                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.695617                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1324786383     62.25%     62.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    278065941     13.07%     75.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    164511751      7.73%     83.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     98735549      4.64%     87.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    129749138      6.10%     93.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     66636140      3.13%     96.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     43087078      2.02%     98.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14497755      0.68%     99.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      8227840      0.39%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2128297575                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       15786501     15.12%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      48182394     46.14%     61.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     40464271     38.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass        77432      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1259398037     57.74%     57.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1651010      0.08%     57.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       637771      0.03%     57.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp          560      0.00%     57.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt       116148      0.01%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            9      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv        38716      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    493105274     22.61%     80.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    322070607     14.77%     95.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess    104207251      4.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    2181302815                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.023785                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          104433166                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.047877                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   6594618237                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes   2934269062                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2116350639                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads      2100691                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes      1297579                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses      1035280                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses    2284607466                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses        1051083                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     19384405                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads    130731361                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses       131284                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       182039                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores     54472931                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1780                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked       156850                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles      25961754                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       81317419                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles     13223383                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   2496572558                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      4227078                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    523196990                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts    341112169                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     51980114                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        815627                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents     12335514                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       182039                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      6203443                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect     18487383                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts     24690826                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts   2148268442                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    484541544                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     33034373                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop            125613027                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           804347224                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       270225383                       # Number of branches executed
system.switch_cpus0.iew.exec_stores         319805680                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.008281                       # Inst execution rate
system.switch_cpus0.iew.wb_sent            2138262882                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count           2117385919                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        902995148                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       1231513685                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.993786                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.733240                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    455313406                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls     17382232                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts     21048856                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples   2056916957                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.903331                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.941300                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1442752433     70.14%     70.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    255070829     12.40%     82.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    102775975      5.00%     87.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     76650172      3.73%     91.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     33719243      1.64%     92.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     33056684      1.61%     94.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     10045685      0.49%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     15699274      0.76%     95.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     87146662      4.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2056916957                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts   1858076011                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    1858076011                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             679104890                       # Number of memory references committed
system.switch_cpus0.commit.loads            392465643                       # Number of loads committed
system.switch_cpus0.commit.membars              49441                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         234164873                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            819607                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts       1759809734                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      5820489                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     51655854      2.78%      2.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1021943889     55.00%     57.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       526363      0.03%     57.81% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     57.81% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd       427396      0.02%     57.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp          557      0.00%     57.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt       116148      0.01%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            8      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv        38716      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    392515084     21.12%     78.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    286644749     15.43%     94.39% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess    104207247      5.61%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   1858076011                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     87146662                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          4220779035                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         4698300242                       # The number of ROB writes
system.switch_cpus0.timesIdled                 268014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2328106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles          1440216241                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts         1806497589                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           1806497589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.179423                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.179423                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.847872                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.847872                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      2815897024                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     1485623232                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads           408475                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          391019                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      114573326                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes      66852893                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      403132513                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    331725532                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      7581940                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    256162920                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      197793539                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    77.213962                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        8390442                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         6837                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           468571284                       # DTB read hits
system.switch_cpus1.dtb.read_misses           2339537                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       218452559                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          308018628                       # DTB write hits
system.switch_cpus1.dtb.write_misses          1412758                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   3                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       74717738                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           776589912                       # DTB hits
system.switch_cpus1.dtb.data_misses           3752295                       # DTB misses
system.switch_cpus1.dtb.data_acv                    6                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       293170297                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          241373046                       # ITB hits
system.switch_cpus1.itb.fetch_misses          4398245                       # ITB misses
system.switch_cpus1.itb.fetch_acv                 117                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      245771291                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              2103706087                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    392022718                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            3112210900                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          403132513                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    206183981                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles           1463175443                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       51956658                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             38724                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        37203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles    221078054                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        18357                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        359993669                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      5096821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes             32                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples   2102348848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.480349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.824541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1557469717     74.08%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        43664980      2.08%     76.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        59886654      2.85%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        20785697      0.99%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        81866651      3.89%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        14696279      0.70%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        46508193      2.21%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        13347052      0.63%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       264123625     12.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2102348848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.191630                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.479394                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       353872904                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles   1249540697                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        420234373                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     52803167                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      25897707                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     35237121                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        81025                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    2675810427                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       561648                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      25897707                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       385346168                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       95876454                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles    985234893                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        441365628                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles    168627998                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    2529920284                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       519833                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       5607107                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       6444463                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      29296114                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   1665920639                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   3141524345                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   3136820940                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups       354183                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1213178848                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       452741791                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts    131979233                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts      4345749                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        437985958                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    519517178                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    335904627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     20072910                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     18762958                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        2284478397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded     47773878                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       2139554146                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      1376771                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    556718288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    293979816                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved     30410475                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples   2102348848                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017697                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.689670                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1314276184     62.51%     62.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    270821761     12.88%     75.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    159331897      7.58%     82.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    105691583      5.03%     88.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    123401338      5.87%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     64044359      3.05%     96.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     42482552      2.02%     98.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14122009      0.67%     99.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      8177165      0.39%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2102348848                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       15725594     15.07%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     15.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      48233296     46.21%     61.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     40417787     38.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass        62518      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1230390319     57.51%     57.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1512457      0.07%     57.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     57.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd       452710      0.02%     57.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     57.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt        93774      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv        31258      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    485806529     22.71%     80.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    316842754     14.81%     95.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess    104361827      4.88%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    2139554146                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.017040                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          104376677                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.048784                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   6485626512                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   2888064254                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2079660869                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads      1584076                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes      1041157                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       775267                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    2243075647                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses         792658                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     18185635                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads    133133801                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses       128274                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       168230                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     54351418                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1572                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       122124                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      25897707                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       73631401                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      9992139                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   2453784344                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      4144567                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    519517178                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    335904627                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     47728702                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        952013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      9117810                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       168230                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      6049556                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect     18294347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     24343903                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   2111145132                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    477339582                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     28409014                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop            121532069                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           791865132                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       265710428                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         314525550                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.003536                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            2101106374                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           2080436136                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        882861787                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       1206679769                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.988939                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.731645                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    447484098                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls     17363403                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     20981101                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples   2035141388                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.896020                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.927153                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1427618330     70.15%     70.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    252950965     12.43%     82.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    103027043      5.06%     87.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     77057642      3.79%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     32481190      1.60%     93.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     32661348      1.60%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      9504403      0.47%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     15632686      0.77%     95.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     84207781      4.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2035141388                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1823526945                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1823526945                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             667936586                       # Number of memory references committed
system.switch_cpus1.commit.loads            386383377                       # Number of loads committed
system.switch_cpus1.commit.membars              34485                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         230676663                       # Number of branches committed
system.switch_cpus1.commit.fp_insts            556635                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1729485249                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      5758406                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     48055474      2.64%      2.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1002268218     54.96%     57.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       504212      0.03%     57.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     57.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd       239700      0.01%     57.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     57.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt        93774      0.01%     57.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     57.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv        31258      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    386417862     21.19%     78.84% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    281554623     15.44%     94.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess    104361824      5.72%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1823526945                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     84207781                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          4159393801                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         4609374297                       # The number of ROB writes
system.switch_cpus1.timesIdled                 156970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1357239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles          1467643111                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1775533987                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1775533987                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.184830                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.184830                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.844003                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.844003                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      2763385204                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1458157375                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads           334249                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          314913                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      114355315                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes      66917652                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups     1539924700                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted   1400542318                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      9212849                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups    396205806                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits      264382509                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    66.728580                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       28926337                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        11986                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           695528725                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1727715                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    6                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       438209229                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          433139338                       # DTB write hits
system.switch_cpus2.dtb.write_misses          1225943                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   4                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      194263012                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          1128668063                       # DTB hits
system.switch_cpus2.dtb.data_misses           2953658                       # DTB misses
system.switch_cpus2.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       632472241                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          471228869                       # ITB hits
system.switch_cpus2.itb.fetch_misses            34706                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 667                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      471263575                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              3377074487                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    651994585                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            5377953918                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches         1539924700                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches    293308846                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles           2674962347                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       94531450                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                 4                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        48897                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       261223                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        50984                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        595053607                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes     12932489                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples   3374583877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.593664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.927693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      2454894454     72.75%     72.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        81436688      2.41%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        64744636      1.92%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        68016031      2.02%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4       106934716      3.17%     82.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        32355522      0.96%     83.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        64231386      1.90%     85.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        27688477      0.82%     85.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       474281967     14.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   3374583877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.455994                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.592489                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       418516593                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles   2277403882                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        525540909                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles    105962858                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles      47159635                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     48217148                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       106254                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    3912176208                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       714581                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles      47159635                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       487257178                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles      110285137                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles   1938599696                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        562825441                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    228456790                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    3499339732                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       568874                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4271005                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       5313858                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      32324929                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   2190072944                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   4071089406                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   4066061620                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       588176                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps   1641015826                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       549057122                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts    207606144                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts     33957877                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        860526730                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    760022499                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    477290048                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads    139981141                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     63796161                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        3013664987                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded    222851444                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued       2899126801                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      1106222                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    808651912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    317081790                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved    155937787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples   3374583877                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.859106                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.528644                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   2188988014     64.87%     64.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    489014606     14.49%     79.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    277180448      8.21%     87.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     94681084      2.81%     90.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    152950428      4.53%     94.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     99682338      2.95%     97.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     50769937      1.50%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     13661153      0.40%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      7655869      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   3374583877                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       14227442     12.39%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      59197202     51.56%     63.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     41377486     36.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass       106517      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   1600032499     55.19%     55.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1724425      0.06%     55.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     55.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       600928      0.02%     55.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     55.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt       159776      0.01%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv        53258      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    741111676     25.56%     80.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    441129944     15.22%     96.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess    114207778      3.94%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    2899126801                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.858473                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          114802130                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.039599                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   9286402946                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   4053712087                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   2827081054                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads      2342886                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes      1456790                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      1154181                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    3012649551                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses        1172863                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     18674543                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads    183800404                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses       129751                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation     10071669                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores     88016397                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         2309                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       600856                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles      47159635                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       85983127                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     12965412                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   3389895395                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      4333404                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    760022499                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    477290048                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts    193233262                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        648454                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     12423372                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents     10071669                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      7839331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect     29962346                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts     37801677                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts   2864306386                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    713704790                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     34820416                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop            153378964                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs          1152056284                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       393581371                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         438351494                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.848162                       # Inst execution rate
system.switch_cpus2.iew.wb_sent            2854916033                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count           2828235235                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers       1284490167                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       1729469912                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.837481                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.742707                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    706583656                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     66913657                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts     32475338                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples   3262578431                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.767757                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.754592                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   2302313143     70.57%     70.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    500403203     15.34%     85.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    157620077      4.83%     90.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     88477230      2.71%     93.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     35076642      1.08%     94.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     35562730      1.09%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      9863139      0.30%     95.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     19603247      0.60%     96.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    113659020      3.48%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   3262578431                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts   2504868988                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    2504868988                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             965495747                       # Number of memory references committed
system.switch_cpus2.commit.loads            576222096                       # Number of loads committed
system.switch_cpus2.commit.membars           19764185                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         348292297                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            903816                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts       2341252790                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     15924714                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     77110980      3.08%      3.08% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   1327102463     52.98%     56.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       608632      0.02%     56.08% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     56.08% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd       361543      0.01%     56.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     56.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt       159774      0.01%     56.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     56.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv        53258      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    595986281     23.79%     79.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    389278319     15.54%     95.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess    114207738      4.56%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   2504868988                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events    113659020                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          6299032943                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         6535009480                       # The number of ROB writes
system.switch_cpus2.timesIdled                 402734                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2490610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           193764180                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts         2427864525                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           2427864525                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.390965                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.390965                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.718925                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.718925                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      3646104414                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     1964493567                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads           561490                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          537669                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      174117714                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     116569194                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      403066086                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    330077337                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      7783275                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    239504981                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      195839425                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    81.768414                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        8643485                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         7221                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           477783654                       # DTB read hits
system.switch_cpus3.dtb.read_misses           2403536                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       223287581                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          314828319                       # DTB write hits
system.switch_cpus3.dtb.write_misses          1470742                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   4                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       77336641                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           792611973                       # DTB hits
system.switch_cpus3.dtb.data_misses           3874278                       # DTB misses
system.switch_cpus3.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       300624222                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          244967899                       # ITB hits
system.switch_cpus3.itb.fetch_misses          4465627                       # ITB misses
system.switch_cpus3.itb.fetch_acv                 103                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      249433526                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              2132609687                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    399215661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            3150817335                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          403066086                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    204482910                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles           1479690796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       52928806                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               695                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        35867                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles    225608712                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        40664                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        365673478                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      5241874                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes             39                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples   2131056825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.478523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.829301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0      1581903978     74.23%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        43362517      2.03%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        60810495      2.85%     79.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        21706827      1.02%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        80483743      3.78%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        11017896      0.52%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        48126777      2.26%     86.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7        14228503      0.67%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       269416089     12.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total   2131056825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.189001                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.477447                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       359951269                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles   1267936017                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        423263442                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     53529483                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      26376614                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     36086174                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        88027                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    2708849647                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       613187                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      26376614                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       391992507                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       94078116                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles   1002405672                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        444788510                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles    171415406                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    2558318349                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       505765                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       5314835                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       6994158                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      29964744                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1682119892                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   3173039451                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   3168150239                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups       454306                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1221078064                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       461041828                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts    134182558                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      4422527                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        444549729                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    524247073                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    344559696                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     19329372                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     18355446                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        2308472011                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded     48511398                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       2172494169                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      1295635                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    565610861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    286392405                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved     30844497                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples   2131056825                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.019445                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.690171                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1330963123     62.46%     62.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    273970138     12.86%     75.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    163227319      7.66%     82.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    105934007      4.97%     87.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4    127257508      5.97%     93.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     64345789      3.02%     96.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     42450855      1.99%     98.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     14461423      0.68%     99.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      8446663      0.40%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   2131056825                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       15402413     14.56%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     14.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      49255366     46.56%     61.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite     41123062     38.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass        81018      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu   1244053984     57.26%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1733056      0.08%     57.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       514602      0.02%     57.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt       121527      0.01%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv        40509      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    495214581     22.79%     80.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    324737252     14.95%     95.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess    105997640      4.88%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    2172494169                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.018702                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          105780841                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.048691                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   6581221225                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   2921518845                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   2109419587                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads      1900414                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes      1215154                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       931528                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    2277242972                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         951020                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     19084719                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads    132355907                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses       129636                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       187956                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     57655124                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1708                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       132974                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      26376614                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       70623002                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles     11135384                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   2481298709                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      4287565                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    524247073                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    344559696                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     48465637                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        775406                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents     10359035                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       187956                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      6288570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect     18796739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     25085309                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   2142447045                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    486620309                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     30047124                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop            124315300                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           809017204                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       268629937                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         322396895                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.004613                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            2132215962                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           2110351115                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        894432202                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1217878413                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.989563                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.734418                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    453481238                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls     17666901                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     21391666                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples   2062774191                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.891735                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.919530                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0   1448618632     70.23%     70.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    255265491     12.37%     82.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    104175065      5.05%     87.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     78964654      3.83%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     33269185      1.61%     93.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     32891147      1.59%     94.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      9761328      0.47%     95.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7     15792488      0.77%     95.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     84036201      4.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total   2062774191                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts   1839447050                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1839447050                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             678795738                       # Number of memory references committed
system.switch_cpus3.commit.loads            391891166                       # Number of loads committed
system.switch_cpus3.commit.membars              33192                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         232488973                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            701298                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1744445024                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      5923067                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     48155520      2.62%      2.62% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu   1005457508     54.66%     57.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       552130      0.03%     57.31% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd       291634      0.02%     57.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     57.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt       121527      0.01%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv        40509      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    391924358     21.31%     78.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    286906229     15.60%     94.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess    105997635      5.76%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1839447050                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     84036201                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          4208275562                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         4654276115                       # The number of ROB writes
system.switch_cpus3.timesIdled                 176060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1552862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles          1438741006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts         1791372548                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1791372548                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.190489                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.190489                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.839991                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.839991                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      2801723062                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes     1477647943                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads           429386                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          407505                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      115828467                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes      68021908                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           47408675                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          47398736                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         9677                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              9418                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             9418                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          6194103                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       128785                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        31025124                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         12997                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       31038121                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5842361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5842361                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2159786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     24513163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1540119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23753429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      2816516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     25661406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1665842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     24098680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             106208941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     69107200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    285643243                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     49277376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    253623856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     90113728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    333349469                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     53300544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    262858772                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1397274188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        68710869                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         90621795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.001424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037709                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               90492748     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 129047      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           90621795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51468584110                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1624572139                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22500713916                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        1158371479                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22024995642                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2117826555                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22966668265                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        1252701921                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22270914704                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002928                       # Number of seconds simulated
sim_ticks                                  2927948500                       # Number of ticks simulated
final_tick                               4063019461500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              655981531                       # Simulator instruction rate (inst/s)
host_op_rate                                655981138                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              242339680                       # Simulator tick rate (ticks/s)
host_mem_usage                                 800620                       # Number of bytes of host memory used
host_seconds                                    12.08                       # Real time elapsed on the host
sim_insts                                  7925561207                       # Number of instructions simulated
sim_ops                                    7925561207                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        76096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       376640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       126336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       259776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        28288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data        75136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        79424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       506496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1528192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        76096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       126336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        28288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        79424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        310144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       739712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          739712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         5885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         4059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         1174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11558                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11558                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     25989528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    128636142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     43148300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     88722872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      9661372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     25661654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     27126160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    172986649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             521932677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     25989528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     43148300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      9661372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     27126160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105925360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       252638323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            252638323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       252638323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     25989528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    128636142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     43148300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     88722872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      9661372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     25661654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     27126160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    172986649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            774571001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       23877                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11558                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23877                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11558                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1528000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  740224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1528128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               739712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          222                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              857                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2926627000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11558                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.846261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.927423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.991282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5054     46.95%     46.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2920     27.12%     74.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1080     10.03%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          506      4.70%     88.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          279      2.59%     91.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          204      1.90%     93.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          119      1.11%     94.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           71      0.66%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          532      4.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10765                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.649296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.010434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.996458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             18      2.54%      2.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           142     20.00%     22.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           200     28.17%     50.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           153     21.55%     72.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            95     13.38%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            54      7.61%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            29      4.08%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             8      1.13%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.28%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.28%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.42%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.14%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           710                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.290141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.272112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.802175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              618     87.04%     87.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.85%     87.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               65      9.15%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      2.39%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.42%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           710                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    436783250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               884439500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  119375000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18294.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37044.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       521.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       252.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    521.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    252.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18328                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6357                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      82591.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6811212240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3716435250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             12631702200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5953130640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         117682309680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         366686630460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         759402182250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1272883602720                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            706.466057                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    833107500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      97760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1997023000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               6697933200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3654626250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             12550917600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5635915200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         117682309680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         358249947885                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         766802781000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1271274430815                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            705.572947                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    856227750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      97760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1976880250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     11046                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    4992     47.98%     47.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     45      0.43%     48.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      3      0.03%     48.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     48.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5363     51.55%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               10404                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     4992     49.76%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      45      0.45%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       3      0.03%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    4991     49.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                10032                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1472747000     59.85%     59.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               26321500      1.07%     60.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1057000      0.04%     60.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1033000      0.04%     61.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              959512000     38.99%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2460670500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.930636                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.964245                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::4                        22     73.33%     73.33% # number of syscalls executed
system.cpu0.kern.syscall::73                        8     26.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    30                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   54      0.50%      0.50% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   18      0.17%      0.67% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10270     96.02%     96.69% # number of callpals executed
system.cpu0.kern.callpal::rdps                     68      0.64%     97.33% # number of callpals executed
system.cpu0.kern.callpal::rti                      85      0.79%     98.12% # number of callpals executed
system.cpu0.kern.callpal::callsys                  33      0.31%     98.43% # number of callpals executed
system.cpu0.kern.callpal::rdunique                168      1.57%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 10696                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              104                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 36                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 37                      
system.cpu0.kern.mode_good::user                   36                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.355769                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.521429                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1781918500     94.38%     94.38% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           106111000      5.62%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      18                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            15124                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          489.785018                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1900320                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15559                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           122.136384                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   489.785018                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.956611                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.956611                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3372279                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3372279                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       535732                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         535732                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       250476                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        250476                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        10928                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        10928                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        10967                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        10967                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       786208                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          786208                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       786208                       # number of overall hits
system.cpu0.dcache.overall_hits::total         786208                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        26863                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26863                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3557                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3557                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          558                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          558                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          107                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          107                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        30420                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         30420                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        30420                       # number of overall misses
system.cpu0.dcache.overall_misses::total        30420                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1318001743                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1318001743                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    103964739                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    103964739                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     25495994                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     25495994                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       756008                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       756008                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        32000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        32000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1421966482                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1421966482                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1421966482                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1421966482                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       562595                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       562595                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       254033                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       254033                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        11486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        11486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        11074                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        11074                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       816628                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       816628                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       816628                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       816628                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.047748                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047748                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.014002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014002                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.048581                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048581                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.009662                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.009662                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.037251                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037251                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.037251                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037251                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49063.832893                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49063.832893                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29228.208884                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29228.208884                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 45691.745520                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45691.745520                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  7065.495327                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7065.495327                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46744.460289                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46744.460289                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46744.460289                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46744.460289                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        14371                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1465                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1466                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.802865                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.642857                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11791                       # number of writebacks
system.cpu0.dcache.writebacks::total            11791                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14658                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14658                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          641                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          641                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           33                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           33                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        15299                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        15299                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        15299                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        15299                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        12205                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        12205                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2916                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2916                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          525                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          525                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          107                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        15121                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        15121                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        15121                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        15121                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         1008                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         1008                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          573                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          573                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         1581                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1581                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    500257012                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    500257012                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     76687715                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     76687715                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     22235754                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     22235754                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       598492                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       598492                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    576944727                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    576944727                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    576944727                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    576944727                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    226563500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    226563500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    128150000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    128150000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    354713500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    354713500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.021694                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021694                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.011479                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.011479                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.045708                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.045708                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.009662                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.009662                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.018516                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.018516                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.018516                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.018516                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40987.874805                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40987.874805                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26298.942044                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26298.942044                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 42353.817143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42353.817143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5593.383178                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5593.383178                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38155.196548                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38155.196548                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38155.196548                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38155.196548                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224765.376984                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224765.376984                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223647.469459                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223647.469459                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224360.215054                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224360.215054                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             8192                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.877839                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21670793                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8704                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2489.751034                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.877839                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.997808                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997808                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          288                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1024940                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1024940                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       499485                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         499485                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       499485                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          499485                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       499485                       # number of overall hits
system.cpu0.icache.overall_hits::total         499485                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         8887                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8887                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         8887                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8887                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         8887                       # number of overall misses
system.cpu0.icache.overall_misses::total         8887                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    222215438                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    222215438                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    222215438                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    222215438                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    222215438                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    222215438                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       508372                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       508372                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       508372                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       508372                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       508372                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       508372                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.017481                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.017481                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.017481                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.017481                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.017481                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.017481                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 25004.550242                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25004.550242                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 25004.550242                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25004.550242                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 25004.550242                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25004.550242                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          692                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          692                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          692                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          692                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          692                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          692                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         8195                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8195                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         8195                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8195                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         8195                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8195                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    183205305                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    183205305                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    183205305                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    183205305                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    183205305                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    183205305                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.016120                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016120                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.016120                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016120                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.016120                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016120                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 22355.741916                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22355.741916                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 22355.741916                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22355.741916                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 22355.741916                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22355.741916                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1375                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     419     47.18%     47.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      3      0.34%     47.52% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     20      2.25%     49.77% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    446     50.23%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 888                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      419     49.70%     49.70% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       3      0.36%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      20      2.37%     52.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     401     47.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  843                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              2367383500     96.17%     96.17% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1069500      0.04%     96.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               12112500      0.49%     96.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               81188000      3.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          2461753500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.899103                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.949324                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     16.67%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     16.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::4                         1     16.67%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     16.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::54                        1     16.67%     83.33% # number of syscalls executed
system.cpu1.kern.syscall::71                        1     16.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     6                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.11%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   33      3.56%      3.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.22%      3.88% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  817     88.13%     92.02% # number of callpals executed
system.cpu1.kern.callpal::rdps                      6      0.65%     92.66% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.11%     92.77% # number of callpals executed
system.cpu1.kern.callpal::rti                      49      5.29%     98.06% # number of callpals executed
system.cpu1.kern.callpal::callsys                  13      1.40%     99.46% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.54%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   927                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               42                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 27                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 40                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 28                      
system.cpu1.kern.mode_good::user                   27                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.666667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.025000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.513761                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         285596000     12.34%     12.34% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           134990500      5.83%     18.18% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1892877000     81.82%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      33                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             7831                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          472.346438                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1638956                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8237                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           198.974869                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   472.346438                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.922552                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922552                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           585739                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          585739                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        76808                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          76808                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        33349                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         33349                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1185                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1185                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1276                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1276                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       110157                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          110157                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       110157                       # number of overall hits
system.cpu1.dcache.overall_hits::total         110157                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15300                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        16079                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16079                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          336                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          336                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           90                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        31379                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         31379                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        31379                       # number of overall misses
system.cpu1.dcache.overall_misses::total        31379                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    787387212                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    787387212                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    898215915                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    898215915                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     17791500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     17791500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       497503                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       497503                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1685603127                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1685603127                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1685603127                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1685603127                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        92108                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        92108                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        49428                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        49428                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1366                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1366                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       141536                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       141536                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       141536                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       141536                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.166109                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166109                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.325301                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.325301                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.220907                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.220907                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.065886                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.065886                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.221703                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.221703                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.221703                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.221703                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51463.216471                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51463.216471                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 55862.672741                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55862.672741                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 52950.892857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52950.892857                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5527.811111                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5527.811111                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 53717.554001                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53717.554001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 53717.554001                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53717.554001                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        88169                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          931                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2342                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    37.646883                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.187500                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4734                       # number of writebacks
system.cpu1.dcache.writebacks::total             4734                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10169                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10169                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        13214                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        13214                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        23383                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        23383                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        23383                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        23383                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5131                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5131                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2865                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2865                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          227                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          227                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           90                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           90                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7996                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7996                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7996                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7996                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           24                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           24                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           24                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           24                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    238031506                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    238031506                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    160921710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    160921710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     10266000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     10266000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       365497                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       365497                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    398953216                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    398953216                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    398953216                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    398953216                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      5374500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      5374500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      5374500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      5374500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.055706                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055706                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.057963                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.057963                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.149244                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.149244                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.065886                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.065886                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.056494                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056494                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.056494                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056494                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46390.860651                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 46390.860651                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 56168.136126                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56168.136126                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 45224.669604                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45224.669604                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4061.077778                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4061.077778                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 49894.099050                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49894.099050                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 49894.099050                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 49894.099050                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 223937.500000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223937.500000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 223937.500000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 223937.500000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             5451                       # number of replacements
system.cpu1.icache.tags.tagsinuse          505.221163                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           28403586                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5963                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4763.304712                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   505.221163                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.986760                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.986760                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           169166                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          169166                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        75545                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          75545                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        75545                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           75545                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        75545                       # number of overall hits
system.cpu1.icache.overall_hits::total          75545                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         6305                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6305                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         6305                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6305                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         6305                       # number of overall misses
system.cpu1.icache.overall_misses::total         6305                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    252825461                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    252825461                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    252825461                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    252825461                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    252825461                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    252825461                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        81850                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        81850                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        81850                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        81850                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        81850                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        81850                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.077031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.077031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.077031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.077031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.077031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.077031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 40099.200793                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40099.200793                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 40099.200793                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40099.200793                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 40099.200793                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40099.200793                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          563                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.277778                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          839                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          839                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          839                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          839                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          839                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          839                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         5466                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5466                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         5466                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5466                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         5466                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5466                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    207566285                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    207566285                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    207566285                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    207566285                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    207566285                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    207566285                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.066781                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.066781                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.066781                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.066781                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.066781                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.066781                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37974.073363                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37974.073363                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 37974.073363                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37974.073363                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 37974.073363                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37974.073363                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      23                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       951                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     148     43.27%     43.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      3      0.88%     44.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     21      6.14%     50.29% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    170     49.71%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 342                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      148     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       3      1.00%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      21      6.98%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     129     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  301                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              2410990500     97.92%     97.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                1068000      0.04%     97.96% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               13310000      0.54%     98.50% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               36949000      1.50%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          2462317500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.758824                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.880117                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     3                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   77     18.42%     18.66% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.96%     19.62% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  229     54.78%     74.40% # number of callpals executed
system.cpu2.kern.callpal::rdps                      7      1.67%     76.08% # number of callpals executed
system.cpu2.kern.callpal::rti                      90     21.53%     97.61% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   418                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              167                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 67                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.401198                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.572650                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2346006500     98.37%     98.37% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            38813000      1.63%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      77                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements             2297                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          471.141261                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1609294                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2756                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           583.923803                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   471.141261                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.920198                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.920198                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           255103                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          255103                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        38682                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          38682                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        11933                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         11933                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          606                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          606                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          549                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          549                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        50615                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           50615                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        50615                       # number of overall hits
system.cpu2.dcache.overall_hits::total          50615                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         5795                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         5795                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5296                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5296                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          147                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          100                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          100                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11091                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11091                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11091                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11091                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    262039988                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    262039988                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    336027543                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    336027543                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data      5706248                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5706248                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       943018                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       943018                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        29000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        29000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    598067531                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    598067531                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    598067531                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    598067531                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        44477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        44477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        17229                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        17229                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          649                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          649                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data        61706                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        61706                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data        61706                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        61706                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.130292                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.130292                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.307389                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.307389                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.195219                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.195219                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.154083                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.154083                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.179739                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.179739                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.179739                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.179739                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 45218.289560                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45218.289560                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 63449.309479                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 63449.309479                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 38818.013605                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38818.013605                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  9430.180000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9430.180000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53923.679650                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53923.679650                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53923.679650                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53923.679650                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        39358                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          341                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1091                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    36.075160                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    48.714286                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1187                       # number of writebacks
system.cpu2.dcache.writebacks::total             1187                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3951                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3951                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         4433                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4433                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data           59                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           59                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8384                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8384                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8384                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8384                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         1844                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1844                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          863                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          863                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data           88                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          100                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          100                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         2707                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         2707                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         2707                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         2707                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data           24                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total           24                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data           24                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           24                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     73513762                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     73513762                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     54621760                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     54621760                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data      1779251                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1779251                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       795982                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       795982                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        26000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        26000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    128135522                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    128135522                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    128135522                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    128135522                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      5372500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      5372500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data      5372500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      5372500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.041460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.041460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.050090                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050090                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.116866                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.116866                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.154083                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.154083                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.043869                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043869                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.043869                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043869                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39866.465293                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39866.465293                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 63292.885284                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 63292.885284                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 20218.761364                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20218.761364                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  7959.820000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7959.820000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 47334.880680                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 47334.880680                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 47334.880680                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47334.880680                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 223854.166667                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223854.166667                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 223854.166667                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 223854.166667                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             3053                       # number of replacements
system.cpu2.icache.tags.tagsinuse          505.266345                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           32573180                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3565                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9136.936886                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   505.266345                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.986848                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.986848                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            77323                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           77323                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst        33744                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          33744                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst        33744                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           33744                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst        33744                       # number of overall hits
system.cpu2.icache.overall_hits::total          33744                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         3386                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3386                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         3386                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3386                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         3386                       # number of overall misses
system.cpu2.icache.overall_misses::total         3386                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     88456655                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     88456655                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     88456655                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     88456655                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     88456655                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     88456655                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst        37130                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        37130                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst        37130                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        37130                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst        37130                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        37130                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.091193                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.091193                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.091193                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.091193                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.091193                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.091193                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 26124.233609                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 26124.233609                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 26124.233609                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 26124.233609                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 26124.233609                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 26124.233609                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     6.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst          323                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          323                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst          323                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          323                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst          323                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          323                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst         3063                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3063                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst         3063                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3063                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst         3063                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3063                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     74630076                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     74630076                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     74630076                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     74630076                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     74630076                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     74630076                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.082494                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.082494                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.082494                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.082494                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.082494                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.082494                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 24365.026445                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 24365.026445                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 24365.026445                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 24365.026445                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 24365.026445                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 24365.026445                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1382                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     293     45.36%     45.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      3      0.46%     45.82% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     35      5.42%     51.24% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    315     48.76%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 646                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      291     47.16%     47.16% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       3      0.49%     47.65% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      35      5.67%     53.32% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     288     46.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  617                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              2872043000     98.08%     98.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1004500      0.03%     98.11% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               15385000      0.53%     98.64% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               39849500      1.36%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          2928282000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.993174                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.914286                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.955108                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.41%      0.41% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   72      9.92%     10.33% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.14%     10.47% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  503     69.28%     79.75% # number of callpals executed
system.cpu3.kern.callpal::rdps                      7      0.96%     80.72% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.14%     80.85% # number of callpals executed
system.cpu3.kern.callpal::rti                     121     16.67%     97.52% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.07%     99.59% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.41%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   726                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              192                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.500000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.667820                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        2749749500     93.82%     93.82% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           181281500      6.18%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      72                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12445                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          479.552489                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1315798                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12957                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           101.551131                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   479.552489                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.936626                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.936626                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          287                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           805087                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          805087                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        87445                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          87445                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        40301                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         40301                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1366                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1366                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1314                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1314                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       127746                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          127746                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       127746                       # number of overall hits
system.cpu3.dcache.overall_hits::total         127746                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16654                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16654                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        50608                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50608                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          300                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          300                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          109                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        67262                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67262                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        67262                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67262                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    935481711                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    935481711                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3346659223                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3346659223                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      7309499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7309499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      1136022                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1136022                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        30500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        30500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4282140934                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4282140934                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4282140934                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4282140934                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       104099                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       104099                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        90909                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        90909                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1423                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1423                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       195008                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       195008                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       195008                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       195008                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.159982                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.159982                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.556689                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.556689                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.180072                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.180072                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.076599                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.076599                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.344919                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.344919                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.344919                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.344919                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 56171.593071                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56171.593071                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 66129.055149                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 66129.055149                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 24364.996667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24364.996667                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 10422.220183                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10422.220183                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 63663.598079                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 63663.598079                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 63663.598079                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 63663.598079                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       256188                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          704                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4561                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.169261                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    50.285714                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8253                       # number of writebacks
system.cpu3.dcache.writebacks::total             8253                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10967                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10967                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        43590                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        43590                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        54557                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        54557                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        54557                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        54557                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5687                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5687                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         7018                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         7018                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          163                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          163                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          109                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12705                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12705                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12705                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12705                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           25                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           25                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           25                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           25                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    289806014                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    289806014                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    511883879                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    511883879                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      2621751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2621751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       975478                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       975478                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    801689893                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    801689893                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    801689893                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    801689893                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5595500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5595500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      5595500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      5595500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054631                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054631                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077198                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077198                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.097839                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.097839                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.076599                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.076599                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065151                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065151                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065151                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065151                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 50959.383506                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 50959.383506                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72938.711741                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72938.711741                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 16084.361963                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16084.361963                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  8949.339450                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8949.339450                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 63100.345769                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 63100.345769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 63100.345769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 63100.345769                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223820                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223820                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223820                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223820                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6516                       # number of replacements
system.cpu3.icache.tags.tagsinuse          510.704363                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           40427856                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             7028                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5752.398406                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   510.704363                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.997469                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.997469                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           208469                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          208469                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        93512                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          93512                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        93512                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           93512                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        93512                       # number of overall hits
system.cpu3.icache.overall_hits::total          93512                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7462                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7462                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7462                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7462                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7462                       # number of overall misses
system.cpu3.icache.overall_misses::total         7462                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    212024890                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    212024890                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    212024890                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    212024890                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    212024890                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    212024890                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       100974                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       100974                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       100974                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       100974                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       100974                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       100974                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.073900                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.073900                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.073900                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.073900                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.073900                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.073900                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 28413.949343                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28413.949343                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 28413.949343                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28413.949343                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 28413.949343                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28413.949343                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          252                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          941                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          941                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          941                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          941                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          941                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          941                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         6521                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6521                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         6521                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6521                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         6521                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6521                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    169489835                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    169489835                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    169489835                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    169489835                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    169489835                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    169489835                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.064581                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.064581                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.064581                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.064581                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.064581                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.064581                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 25991.387057                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25991.387057                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 25991.387057                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25991.387057                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 25991.387057                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25991.387057                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1008                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1008                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 646                       # Transaction distribution
system.iobus.trans_dist::WriteResp                646                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2598                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          495                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1299                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3194                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3194                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               305000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1680000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2662000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23764                       # number of replacements
system.l2.tags.tagsinuse                 16253.195998                       # Cycle average of tags in use
system.l2.tags.total_refs                      659723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39944                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.516198                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5537.782524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   936.078023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  3731.242959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   794.655791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1566.612876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   273.184500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1394.285409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   376.432012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1642.921905                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.337999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.057134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.227737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.048502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.095618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.016674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.085100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.022976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.100276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992016                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11090                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987549                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1433267                       # Number of tag accesses
system.l2.tags.data_accesses                  1433267                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         6980                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6988                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         3474                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2698                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst         2565                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1037                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         5217                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2753                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31712                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25965                       # number of Writeback hits
system.l2.Writeback_hits::total                 25965                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data           44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           91                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  181                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 20                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         2232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          989                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          180                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5103                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         6980                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         9220                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3474                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3687                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         2565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1217                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5217                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4455                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36815                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         6980                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         9220                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3474                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3687                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         2565                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1217                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5217                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4455                       # number of overall hits
system.l2.overall_hits::total                   36815                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1213                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5341                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1991                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2390                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          498                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          648                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1302                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2830                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 16213                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           92                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                165                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               52                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1670                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5097                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7851                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1213                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5890                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1991                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4060                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          498                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1183                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1302                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7927                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24064                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1213                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5890                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1991                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4060                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          498                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1183                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1302                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7927                       # number of overall misses
system.l2.overall_misses::total                 24064                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    101616750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    428816500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    165482250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    213109250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst     44506000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     61640500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    108045000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    256012000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1379228250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       157495                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       123996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data        94497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       218995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       594983                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        93497                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     48996000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    145628000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     49666749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    482909746                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     727200495                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    101616750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    477812500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    165482250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    358737250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     44506000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    111307249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    108045000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    738921746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2106428745                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    101616750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    477812500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    165482250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    358737250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     44506000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    111307249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    108045000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    738921746                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2106428745                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         8193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        12329                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         5465                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5088                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst         3063                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         1685                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         6519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               47925                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25965                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25965                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              346                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12954                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         8193                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        15110                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         5465                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7747                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         3063                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         2400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         6519                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12382                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60879                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         8193                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        15110                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         5465                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7747                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         3063                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         2400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         6519                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12382                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60879                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.148053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.433206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.364318                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.469733                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.162586                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.384570                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.199724                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.506896                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.338299                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.214286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.133333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.559524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.910891                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.476879                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.421053                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.197411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.628056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.748252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.749669                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.606068                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.148053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.389808                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.364318                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.524074                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.162586                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.492917                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.199724                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.640204                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.395276                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.148053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.389808                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.364318                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.524074                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.162586                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.492917                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.199724                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.640204                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.395276                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83773.083265                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 80287.680210                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 83115.143144                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 89167.050209                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 89369.477912                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 95124.228395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 82983.870968                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 90463.604240                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85069.280824                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 13124.583333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  8856.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  2010.574468                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2380.380435                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3605.957576                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7812.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data        10333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1798.019231                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 89245.901639                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 87202.395210                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 92835.044860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 94743.917206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92625.206343                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83773.083265                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 81122.665535                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 83115.143144                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 88358.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 89369.477912                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 94088.967878                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 82983.870968                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 93215.812539                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87534.439204                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83773.083265                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 81122.665535                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 83115.143144                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 88358.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 89369.477912                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 94088.967878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 82983.870968                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 93215.812539                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87534.439204                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11557                       # number of writebacks
system.l2.writebacks::total                     11557                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           56                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                182                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 182                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                182                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1188                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5336                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1974                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2389                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst          442                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          640                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1241                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2821                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            16031                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           165                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           52                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         1670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5097                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7851                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst          442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23882                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst          442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23882                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         1008                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1008                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          573                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           24                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data           24                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           25                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          646                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         1581                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           24                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data           24                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           25                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1654                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     84839500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    361667250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    139347500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    183218750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst     33990250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     52845750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     87244250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    219505250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1162658500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       216011                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       256512                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       843045                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      1630588                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2946156                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       141008                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       323018                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       413522                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       931051                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     42102500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    124881000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     43014751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    420001754                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    630000005                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     84839500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    403769750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    139347500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    308099750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     33990250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     95860501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     87244250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    639507004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1792658505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     84839500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    403769750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    139347500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    308099750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     33990250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     95860501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     87244250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    639507004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1792658505                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    212451000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    212451000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    120701000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      5061500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      5060500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5270500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    136093500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    333152000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      5061500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data      5060500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      5270500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    348544500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.145002                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.432801                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.361208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.469536                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.144303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.379822                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.190367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.505284                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.334502                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.214286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.133333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.559524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.910891                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.476879                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.421053                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.920000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.197411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.628056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.748252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.749669                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.606068                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.145002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.389477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.361208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.523945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.144303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.489583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.190367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.639477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.392286                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.145002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.389477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.361208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.523945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.144303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.489583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.190367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.639477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.392286                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 71413.720539                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 67778.720015                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 70591.438703                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76692.653830                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 76901.018100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82571.484375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70301.571313                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 77811.148529                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72525.637827                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18000.916667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18322.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17937.127660                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17723.782609                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17855.490909                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        17626                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17945.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17979.217391                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17904.826923                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 76689.435337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 74779.041916                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 80401.403738                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 82401.756720                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80244.555471                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 71413.720539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 68609.983008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 70591.438703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 75905.333826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 76901.018100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 81583.405106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70301.571313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80766.229351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75063.164936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 71413.720539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 68609.983008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 70591.438703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 75905.333826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 76901.018100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 81583.405106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70301.571313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80766.229351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75063.164936                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210764.880952                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210764.880952                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210647.469459                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210895.833333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210854.166667                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210820                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210671.052632                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210722.327641                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 210895.833333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 210854.166667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210820                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210728.234583                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               17039                       # Transaction distribution
system.membus.trans_dist::ReadResp              17040                       # Transaction distribution
system.membus.trans_dist::WriteReq                646                       # Transaction distribution
system.membus.trans_dist::WriteResp               646                       # Transaction distribution
system.membus.trans_dist::Writeback             11558                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              422                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            378                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             222                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7859                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7846                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        60348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        63656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  63656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2267904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2271098                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2271098                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              591                       # Total snoops (count)
system.membus.snoop_fanout::samples             37902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   37902    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               37902                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2667500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            89157503                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          129638285                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         960759                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       829389                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        10439                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       561094                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         200610                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    35.753368                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          53682                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          395                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              596735                       # DTB read hits
system.switch_cpus0.dtb.read_misses               498                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           25547                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             293291                       # DTB write hits
system.switch_cpus0.dtb.write_misses               73                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          10965                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              890026                       # DTB hits
system.switch_cpus0.dtb.data_misses               571                       # DTB misses
system.switch_cpus0.dtb.data_acv                    2                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           36512                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              78347                       # ITB hits
system.switch_cpus0.itb.fetch_misses              293                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 188                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          78640                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3853769                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       694948                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               4522033                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             960759                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       254292                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2990092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          52406                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles                11                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles          851                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         9151                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           84                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           508373                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         9198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      3721349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.215160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.633448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2953360     79.36%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           45411      1.22%     80.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           66784      1.79%     82.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           50930      1.37%     83.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           96645      2.60%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           49948      1.34%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           45403      1.22%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           21418      0.58%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          391450     10.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      3721349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.249304                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.173405                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          513476                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2540557                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           594827                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47037                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         25452                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        43766                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          778                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       3949681                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2227                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         25452                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          545661                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         440815                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1954011                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           609142                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       146268                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       3828807                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3012                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         14931                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         45853                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents          4875                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands      2961048                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      5091181                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      5090805                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          290                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps      2510357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          450698                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        81017                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        12065                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           375948                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       621299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       315132                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       123852                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        44204                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           3608238                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       126449                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          3476107                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         5423                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       576691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       293407                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        81801                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      3721349                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.934099                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.787004                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2576818     69.24%     69.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       350291      9.41%     78.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       221793      5.96%     84.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       157908      4.24%     88.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       147202      3.96%     92.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       105182      2.83%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        80578      2.17%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        42296      1.14%     98.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        39281      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      3721349                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          34031     44.91%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         25444     33.57%     78.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        16309     21.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           20      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      2490931     71.66%     71.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11824      0.34%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           53      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            5      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt           11      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            2      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       628677     18.09%     90.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       299428      8.61%     98.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        45156      1.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       3476107                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.902002                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              75784                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021801                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     10754048                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      4315629                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      3421526                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          722                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          415                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          331                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       3551494                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            377                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        14141                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        80144                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         4688                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        49366                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         2278                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         5856                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         25452                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         363009                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         3557                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      3752204                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3893                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       621299                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       315132                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       101253                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1424                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         4688                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         4343                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        17362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        21705                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      3439290                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       597804                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        36817                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                17517                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              891280                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          425921                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            293476                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.892448                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               3426325                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              3421857                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          2155849                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2762886                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.887925                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.780289                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       586789                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        44649                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        20734                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      3629449                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.871682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.048110                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2675814     73.73%     73.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       427636     11.78%     85.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       128537      3.54%     89.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        56891      1.57%     90.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        58671      1.62%     92.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        37698      1.04%     93.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        22593      0.62%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        23260      0.64%     94.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       198349      5.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      3629449                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      3163727                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       3163727                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                806921                       # Number of memory references committed
system.switch_cpus0.commit.loads               541155                       # Number of loads committed
system.switch_cpus0.commit.membars              22577                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            393254                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               309                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          3100046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        46023                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         5742      0.18%      0.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu      2271724     71.81%     71.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult        11424      0.36%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           45      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            3      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            6      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            2      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead       563732     17.82%     90.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       265893      8.40%     98.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        45156      1.43%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total      3163727                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events       198349                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             7177017                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            7593232                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 132420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             1066392                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts            3158005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              3158005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.220318                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.220318                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.819459                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.819459                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         4671988                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        2722932                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              264                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes              90                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          89223                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         45563                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         114751                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        91865                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         5650                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        71837                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          45545                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    63.400476                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           7923                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          191                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              109808                       # DTB read hits
system.switch_cpus1.dtb.read_misses               844                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           23497                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              56847                       # DTB write hits
system.switch_cpus1.dtb.write_misses               79                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  32                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          10982                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              166655                       # DTB hits
system.switch_cpus1.dtb.data_misses               923                       # DTB misses
system.switch_cpus1.dtb.data_acv                   33                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           34479                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              26070                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1168                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  19                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          27238                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  884966                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       190836                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                665798                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             114751                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        53468                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               423477                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          15958                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                12                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles          492                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        58214                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          511                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            81852                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3680                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       681564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.976868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.346320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          557639     81.82%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8839      1.30%     83.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           17865      2.62%     85.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            8832      1.30%     87.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           17827      2.62%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            7185      1.05%     90.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7259      1.07%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            4998      0.73%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           51120      7.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       681564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.129667                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.752343                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          161751                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       407400                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            93903                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        11128                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          7382                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         7509                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          616                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        600705                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1783                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          7382                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          169241                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         106862                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       224210                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            97045                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        76824                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        578108                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1732                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          6719                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          9264                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         49578                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       411944                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       742158                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       741510                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          579                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       305233                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          106711                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        12203                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1834                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            73183                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       107071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        62091                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        16650                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8023                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            533786                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        14515                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           511074                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1058                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       129910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        66282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         9540                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       681564                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.749855                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.548527                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       495441     72.69%     72.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        63347      9.29%     81.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        38993      5.72%     87.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        27249      4.00%     91.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        25103      3.68%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        13149      1.93%     97.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         9440      1.39%     98.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5539      0.81%     99.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3303      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       681564                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3386     23.06%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     23.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7282     49.58%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         4018     27.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass           31      0.01%      0.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       328764     64.33%     64.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          926      0.18%     64.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     64.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd          113      0.02%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv           15      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       115398     22.58%     87.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        58237     11.40%     98.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         7590      1.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        511074                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.577507                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              14686                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028736                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1717367                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       677673                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       484715                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         2089                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         1128                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          941                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        524616                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           1113                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         4041                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        26565                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          618                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11221                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          213                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        13633                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          7382                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          33775                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        40686                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       556022                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         2946                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       107071                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        62091                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        11576                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        40121                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          618                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         2311                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         4753                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         7064                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       504153                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       110928                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         6921                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 7721                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              168017                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           72505                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             57089                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569686                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                487991                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               485656                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           268141                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           346314                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548785                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.774271                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       130555                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         4975                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         6428                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       660144                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.641418                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.748402                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       525686     79.63%     79.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        58456      8.86%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        23284      3.53%     92.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         8703      1.32%     93.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         8749      1.33%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         4596      0.70%     95.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         3762      0.57%     95.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         3517      0.53%     96.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        23391      3.54%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       660144                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       423428                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        423428                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                131376                       # Number of memory references committed
system.switch_cpus1.commit.loads                80506                       # Number of loads committed
system.switch_cpus1.commit.membars               2273                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             61803                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               830                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           411169                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         5005                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         5068      1.20%      1.20% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       275862     65.15%     66.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          850      0.20%     66.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd          108      0.03%     66.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv           15      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        82779     19.55%     86.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        51156     12.08%     98.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         7590      1.79%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       423428                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        23391                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             1184851                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            1129464                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 203402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             4038498                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             418391                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               418391                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.115165                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.115165                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.472776                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.472776                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          663518                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         357996                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              553                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             434                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          22263                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          6552                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups          67821                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted        58309                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         2361                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups        45232                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits          30266                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    66.912805                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS           3083                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          162                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               54707                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1039                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   20                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses            3455                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              19492                       # DTB write hits
system.switch_cpus2.dtb.write_misses              202                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses           1261                       # DTB write accesses
system.switch_cpus2.dtb.data_hits               74199                       # DTB hits
system.switch_cpus2.dtb.data_misses              1241                       # DTB misses
system.switch_cpus2.dtb.data_acv                   40                       # DTB access violations
system.switch_cpus2.dtb.data_accesses            4716                       # DTB accesses
system.switch_cpus2.itb.fetch_hits               9113                       # ITB hits
system.switch_cpus2.itb.fetch_misses              382                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus2.itb.fetch_accesses           9495                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                  387005                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles        96213                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                308435                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches              67821                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        33349                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               224343                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles           8060                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          443                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles         6836                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles          519                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines            37130                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes         1620                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples       332395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.927917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.212239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0          267830     80.58%     80.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            3354      1.01%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18776      5.65%     87.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            3238      0.97%     88.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4            9012      2.71%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5            2256      0.68%     91.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            5733      1.72%     93.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            1479      0.44%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           20717      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total       332395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.175246                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.796979                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles           76029                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       199583                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles            47882                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         5119                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles          3782                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved         2503                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts        250751                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts          857                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles          3782                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles           79520                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          33211                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       135601                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles            49602                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        30679                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts        235298                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           482                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents          1040                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         18167                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands       158078                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups       278304                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups       277944                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups          261                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       125109                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps           32969                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        11644                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1009                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            40137                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads        50287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        21599                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         7391                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         4251                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded            214143                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         7913                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued           213223                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          581                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined        42600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined        21739                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5280                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples       332395                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.641475                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273909                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0       242723     73.02%     73.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1        29006      8.73%     81.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2        26845      8.08%     89.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        14878      4.48%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        12904      3.88%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5         3333      1.00%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         1740      0.52%     99.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          556      0.17%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          410      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total       332395                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            147      2.01%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          4988     68.17%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         2182     29.82%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       126860     59.50%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult          144      0.07%     59.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     59.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd           31      0.01%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            3      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead        58579     27.47%     87.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        20279      9.51%     96.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess         7321      3.43%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total        213223                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.550957                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               7317                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.034316                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads       765654                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes       264340                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses       197263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         1085                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes          545                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses          484                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses        219953                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses            581                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          737                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads         9921                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         3605                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        10177                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles          3782                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           9371                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        18400                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts       226353                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts        50287                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        21599                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         6322                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        18221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         1160                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         2197                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts         3357                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts       210325                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts        56417                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts         2898                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                 4297                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs               76387                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches           36647                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             19970                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.543468                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                199748                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count               197747                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers            91120                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           112253                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.510968                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.811738                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts        42113                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         2633                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts         3064                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples       324281                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.562216                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.499092                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0       253694     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1        29436      9.08%     87.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        23128      7.13%     94.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3         3850      1.19%     95.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4         2540      0.78%     96.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         1532      0.47%     96.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         1278      0.39%     97.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7          998      0.31%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8         7825      2.41%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total       324281                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       182316                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        182316                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                 58360                       # Number of memory references committed
system.switch_cpus2.commit.loads                40366                       # Number of loads committed
system.switch_cpus2.commit.membars               1349                       # Number of memory barriers committed
system.switch_cpus2.commit.branches             33234                       # Number of branches committed
system.switch_cpus2.commit.fp_insts               463                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           175714                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls         1786                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass         2866      1.57%      1.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       112246     61.57%     63.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult          130      0.07%     63.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     63.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd           29      0.02%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            3      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead        41715     22.88%     86.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite        18006      9.88%     95.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess         7321      4.02%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total       182316                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events         7825                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads              533933                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes             457036                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  54610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             4537571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts             179456                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               179456                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.156545                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.156545                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.463705                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.463705                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads          258099                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         139031                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads              252                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             244                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          22815                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          5260                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         124127                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        99742                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         6799                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        84098                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          58342                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    69.373826                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8279                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          192                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              123202                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1562                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46128                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              97638                       # DTB write hits
system.switch_cpus3.dtb.write_misses              965                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18665                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              220840                       # DTB hits
system.switch_cpus3.dtb.data_misses              2527                       # DTB misses
system.switch_cpus3.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           64793                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              37863                       # ITB hits
system.switch_cpus3.itb.fetch_misses              987                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38850                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1133157                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       229406                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                773197                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             124127                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        66621                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               717075                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          18596                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                 7                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          880                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        46071                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          414                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           100974                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4068                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1003159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.770762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.073846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          853058     85.04%     85.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10439      1.04%     86.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           19675      1.96%     88.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           12815      1.28%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           30721      3.06%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            7188      0.72%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10651      1.06%     94.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            6663      0.66%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           51949      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1003159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.109541                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.682339                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          175100                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       702194                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            92169                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24988                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8708                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7288                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          605                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        682080                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1771                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8708                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          187322                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         303302                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       220124                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           104092                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       179611                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        653200                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          736                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20736                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          7395                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        131747                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       432675                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       863134                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       860048                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2734                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       313228                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          119439                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16801                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2111                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           157992                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       123549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       104539                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        25251                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14763                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            603099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        13598                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           568101                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1406                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       146185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        90918                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8557                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1003159                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.566312                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.292639                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       772024     76.96%     76.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        92199      9.19%     86.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        45722      4.56%     90.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36899      3.68%     94.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26723      2.66%     97.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16760      1.67%     98.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8363      0.83%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2861      0.29%     99.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1608      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1003159                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            897      4.38%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10913     53.26%     57.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8679     42.36%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          455      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       325371     57.27%     57.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          585      0.10%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1186      0.21%     57.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130494     22.97%     80.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        99815     17.57%     98.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9968      1.75%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        568101                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.501344                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              20489                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.036066                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2152932                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       759249                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       534156                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8323                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4218                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3963                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        583798                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4337                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4946                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        34188                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          616                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12059                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        15938                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8708                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         129263                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       145302                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       628473                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2639                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       123549                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       104539                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        10525                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       143738                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          616                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         3194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         5180                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8374                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       560469                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125367                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         7631                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11776                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              224233                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           74642                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             98866                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.494608                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                542798                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               538119                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           265399                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           365271                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.474885                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.726581                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       141769                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         5041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7591                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       979366                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.490046                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.433384                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       805555     82.25%     82.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        79054      8.07%     90.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        30791      3.14%     93.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        14623      1.49%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16733      1.71%     96.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         5384      0.55%     97.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6116      0.62%     97.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         3999      0.41%     98.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        17111      1.75%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       979366                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       479934                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        479934                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                181841                       # Number of memory references committed
system.switch_cpus3.commit.loads                89361                       # Number of loads committed
system.switch_cpus3.commit.membars               2543                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             62261                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3786                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           461400                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4791                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9880      2.06%      2.06% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       273663     57.02%     59.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          551      0.11%     59.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1177      0.25%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        91904     19.15%     78.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        92564     19.29%     97.92% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9968      2.08%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       479934                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        17111                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1575395                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1267400                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 129998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             4724564                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             470508                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               470508                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.408369                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.408369                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.415219                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.415219                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          759302                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         363697                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2627                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2428                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          26806                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          8360                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              50114                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             50115                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               646                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              646                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            25965                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             598                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           398                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            996                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13075                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13075                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        16389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        45891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        20956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         6634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        13040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        33789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                153756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       524416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1724281                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       349760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       798969                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       196032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       229760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       417216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1320840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5561274                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1888                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            90804                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  90804    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              90804                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           71692495                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          12538695                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          25854753                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8597215                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          12870505                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4698924                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           4334550                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          10046165                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20265599                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
