{"url": "https://api.github.com/repos/rust-lang/rust/issues/89365", "repository_url": "https://api.github.com/repos/rust-lang/rust", "labels_url": "https://api.github.com/repos/rust-lang/rust/issues/89365/labels{/name}", "comments_url": "https://api.github.com/repos/rust-lang/rust/issues/89365/comments", "events_url": "https://api.github.com/repos/rust-lang/rust/issues/89365/events", "html_url": "https://github.com/rust-lang/rust/issues/89365", "id": 1011094983, "node_id": "I_kwDOAAsO6M48RBXH", "number": 89365, "title": "Some Aarch64 targets doesn't have splitted crypto features", "user": {"login": "zonyitoo", "id": 1067951, "node_id": "MDQ6VXNlcjEwNjc5NTE=", "avatar_url": "https://avatars.githubusercontent.com/u/1067951?v=4", "gravatar_id": "", "url": "https://api.github.com/users/zonyitoo", "html_url": "https://github.com/zonyitoo", "followers_url": "https://api.github.com/users/zonyitoo/followers", "following_url": "https://api.github.com/users/zonyitoo/following{/other_user}", "gists_url": "https://api.github.com/users/zonyitoo/gists{/gist_id}", "starred_url": "https://api.github.com/users/zonyitoo/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/zonyitoo/subscriptions", "organizations_url": "https://api.github.com/users/zonyitoo/orgs", "repos_url": "https://api.github.com/users/zonyitoo/repos", "events_url": "https://api.github.com/users/zonyitoo/events{/privacy}", "received_events_url": "https://api.github.com/users/zonyitoo/received_events", "type": "User", "site_admin": false}, "labels": [{"id": 650731663, "node_id": "MDU6TGFiZWw2NTA3MzE2NjM=", "url": "https://api.github.com/repos/rust-lang/rust/labels/C-bug", "name": "C-bug", "color": "f5f1fd", "default": false, "description": "Category: This is a bug."}], "state": "closed", "locked": false, "assignee": null, "assignees": [], "milestone": null, "comments": 1, "created_at": "2021-09-29T15:15:56Z", "updated_at": "2021-09-30T02:17:40Z", "closed_at": "2021-09-30T02:17:40Z", "author_association": "NONE", "active_lock_reason": null, "body": "<!--\r\nThank you for filing a bug report! \ud83d\udc1b Please provide a short summary of the bug,\r\nalong with any information you feel relevant to replicating the bug.\r\n-->\r\n\r\nI tried this code:\r\n\r\n```bash\r\nRUSTFLAGS='-C target-feature=+pmull' cargo build --target aarch64-apple-darwin\r\n```\r\n\r\nAnd we can saw plenty of logs in console:\r\n\r\n```\r\n'+pmull' is not a recognized feature for this target (ignoring feature)\r\n```\r\n\r\n### Meta\r\n<!--\r\nIf you're using the stable version of the compiler, you should also check if the\r\nbug also exists in the beta or nightly versions.\r\n-->\r\n\r\n`rustc --version --verbose`:\r\n```\r\nrustc 1.57.0-nightly (ac2d9fc50 2021-09-21)\r\nbinary: rustc\r\ncommit-hash: ac2d9fc509e36d1b32513744adf58c34bcc4f43c\r\ncommit-date: 2021-09-21\r\nhost: x86_64-apple-darwin\r\nrelease: 1.57.0-nightly\r\nLLVM version: 13.0.0\r\n```\r\n\r\nThe following targets:\r\n\r\n- `aarch64-apple-darwin`\r\n- `aarch64-linux-android`\r\n\r\ndoesn't have `pmull` feature listed in `rustc --print target-features --target $TARGET`, is that expected? All of them has `crypto` feature.\r\n\r\n```\r\nrustc --print target-features --target aarch64-apple-darwin\r\n```\r\n\r\n<details><summary>Output</summary>\r\n<p>\r\n\r\n```\r\nFeatures supported by rustc for this target:\r\n    neon                               - Enable Advanced SIMD instructions.\r\n    fp                                 - Enable ARMv8 FP.\r\n    fp16                               - Full FP16.\r\n    sve                                - Enable Scalable Vector Extension (SVE) instructions.\r\n    crc                                - Enable ARMv8 CRC-32 checksum instructions.\r\n    ras                                - Enable ARMv8 Reliability, Availability and Serviceability Extensions.\r\n    lse                                - Enable ARMv8.1 Large System Extension (LSE) atomic instructions.\r\n    rdm                                - Enable ARMv8.1 Rounding Double Multiply Add/Subtract instructions.\r\n    rcpc                               - Enable support for RCPC extension.\r\n    rcpc2                              - Enable v8.4-A RCPC instructions with Immediate Offsets.\r\n    dotprod                            - Enable dot product support.\r\n    tme                                - Enable Transactional Memory Extension.\r\n    fhm                                - Enable FP16 FML instructions.\r\n    dit                                - Enable v8.4-A Data Independent Timing instructions.\r\n    ssbs                               - Enable Speculative Store Bypass Safe bit.\r\n    sb                                 - Enable v8.5 Speculation Barrier.\r\n    dpb                                - Enable v8.2 data Cache Clean to Point of Persistence.\r\n    dpb2                               - Enable v8.5 Cache Clean to Point of Deep Persistence.\r\n    sve2                               - Enable Scalable Vector Extension 2 (SVE2) instructions.\r\n    sve2-aes                           - Enable AES SVE2 instructions.\r\n    sve2-sm4                           - Enable SM4 SVE2 instructions.\r\n    sve2-sha3                          - Enable SHA3 SVE2 instructions.\r\n    sve2-bitperm                       - Enable bit permutation SVE2 instructions.\r\n    frintts                            - Enable FRInt[32|64][Z|X] instructions that round a floating-point number to an integer (in FP format) forcing it to fit into a 32- or 64-bit int.\r\n    rand                               - Enable Random Number generation instructions.\r\n    bti                                - Enable Branch Target Identification.\r\n    mte                                - Enable Memory Tagging Extension.\r\n    jsconv                             - Enable v8.3-A JavaScript FP conversion instructions.\r\n    fcma                               - Enable v8.3-A Floating-point complex number support.\r\n    aes                                - Enable AES support.\r\n    sha2                               - Enable SHA1 and SHA256 support.\r\n    sha3                               - Enable SHA512 and SHA3 support.\r\n    sm4                                - Enable SM3 and SM4 support.\r\n    v8.1a                              - Support ARM v8.1a instructions.\r\n    v8.2a                              - Support ARM v8.2a instructions.\r\n    v8.3a                              - Support ARM v8.3a instructions.\r\n    v8.4a                              - Support ARM v8.4a instructions.\r\n    v8.5a                              - Support ARM v8.5a instructions.\r\n    crt-static                         - Enables C Run-time Libraries to be statically linked.\r\n\r\nCode-generation features supported by LLVM for this target:\r\n    CONTEXTIDREL2                      - Enable RW operand CONTEXTIDR_EL2.\r\n    a35                                - Cortex-A35 ARM processors.\r\n    a53                                - Cortex-A53 ARM processors.\r\n    a55                                - Cortex-A55 ARM processors.\r\n    a57                                - Cortex-A57 ARM processors.\r\n    a64fx                              - Fujitsu A64FX processors.\r\n    a65                                - Cortex-A65 ARM processors.\r\n    a72                                - Cortex-A72 ARM processors.\r\n    a73                                - Cortex-A73 ARM processors.\r\n    a75                                - Cortex-A75 ARM processors.\r\n    a76                                - Cortex-A76 ARM processors.\r\n    a77                                - Cortex-A77 ARM processors.\r\n    aggressive-fma                     - Enable Aggressive FMA for floating-point..\r\n    alternate-sextload-cvt-f32-pattern - Use alternative pattern for sextload convert to f32.\r\n    altnzcv                            - Enable alternative NZCV format for floating point comparisons.\r\n    am                                 - Enable v8.4-A Activity Monitors extension.\r\n    amvs                               - Enable v8.6-A Activity Monitors Virtualization support.\r\n    apple-a10                          - Apple A10.\r\n    apple-a11                          - Apple A11.\r\n    apple-a12                          - Apple A12.\r\n    apple-a13                          - Apple A13.\r\n    apple-a14                          - Apple A14.\r\n    apple-a7                           - Apple A7 (the CPU formerly known as Cyclone).\r\n    arith-bcc-fusion                   - CPU fuses arithmetic+bcc operations.\r\n    arith-cbz-fusion                   - CPU fuses arithmetic + cbz/cbnz operations.\r\n    balance-fp-ops                     - balance mix of odd and even D-registers for fp multiply(-accumulate) ops.\r\n    bf16                               - Enable BFloat16 Extension.\r\n    brbe                               - Enable Branch Record Buffer Extension.\r\n    call-saved-x10                     - Make X10 callee saved..\r\n    call-saved-x11                     - Make X11 callee saved..\r\n    call-saved-x12                     - Make X12 callee saved..\r\n    call-saved-x13                     - Make X13 callee saved..\r\n    call-saved-x14                     - Make X14 callee saved..\r\n    call-saved-x15                     - Make X15 callee saved..\r\n    call-saved-x18                     - Make X18 callee saved..\r\n    call-saved-x8                      - Make X8 callee saved..\r\n    call-saved-x9                      - Make X9 callee saved..\r\n    carmel                             - Nvidia Carmel processors.\r\n    ccidx                              - Enable v8.3-A Extend of the CCSIDR number of sets.\r\n    cmp-bcc-fusion                     - CPU fuses cmp+bcc operations.\r\n    cortex-a78                         - Cortex-A78 ARM processors.\r\n    cortex-a78c                        - Cortex-A78C ARM processors.\r\n    cortex-r82                         - Cortex-R82 ARM Processors.\r\n    cortex-x1                          - Cortex-X1 ARM processors.\r\n    crypto                             - Enable cryptographic instructions.\r\n    custom-cheap-as-move               - Use custom handling of cheap instructions.\r\n    disable-latency-sched-heuristic    - Disable latency scheduling heuristic.\r\n    ecv                                - Enable enhanced counter virtualization extension.\r\n    ete                                - Enable Embedded Trace Extension.\r\n    exynos-cheap-as-move               - Use Exynos specific handling of cheap instructions.\r\n    exynosm3                           - Samsung Exynos-M3 processors.\r\n    exynosm4                           - Samsung Exynos-M4 processors.\r\n    f32mm                              - Enable Matrix Multiply FP32 Extension.\r\n    f64mm                              - Enable Matrix Multiply FP64 Extension.\r\n    falkor                             - Qualcomm Falkor processors.\r\n    fgt                                - Enable fine grained virtualization traps extension.\r\n    flagm                              - Enable v8.4-A Flag Manipulation Instructions.\r\n    force-32bit-jump-tables            - Force jump table entries to be 32-bits wide except at MinSize.\r\n    fuse-address                       - CPU fuses address generation and memory operations.\r\n    fuse-aes                           - CPU fuses AES crypto operations.\r\n    fuse-arith-logic                   - CPU fuses arithmetic and logic operations.\r\n    fuse-crypto-eor                    - CPU fuses AES/PMULL and EOR operations.\r\n    fuse-csel                          - CPU fuses conditional select operations.\r\n    fuse-literals                      - CPU fuses literal generation operations.\r\n    harden-sls-blr                     - Harden against straight line speculation across BLR instructions.\r\n    harden-sls-nocomdat                - Generate thunk code for SLS mitigation in the normal text section.\r\n    harden-sls-retbr                   - Harden against straight line speculation across RET and BR instructions.\r\n    hcx                                - Enable Armv8.7-A HCRX_EL2 system register.\r\n    i8mm                               - Enable Matrix Multiply Int8 Extension.\r\n    kryo                               - Qualcomm Kryo processors.\r\n    lor                                - Enables ARM v8.1 Limited Ordering Regions extension.\r\n    ls64                               - Enable Armv8.7-A LD64B/ST64B Accelerator Extension.\r\n    lsl-fast                           - CPU has a fastpath logical shift of up to 3 places.\r\n    mpam                               - Enable v8.4-A Memory system Partitioning and Monitoring extension.\r\n    neoversee1                         - Neoverse E1 ARM processors.\r\n    neoversen1                         - Neoverse N1 ARM processors.\r\n    neoversen2                         - Neoverse N2 ARM processors.\r\n    neoversev1                         - Neoverse V1 ARM processors.\r\n    no-neg-immediates                  - Convert immediates and instructions to their negated or complemented equivalent when the immediate does not fit in the encoding..\r\n    no-zcz-fp                          - Has no zero-cycle zeroing instructions for FP registers.\r\n    nv                                 - Enable v8.4-A Nested Virtualization Enchancement.\r\n    outline-atomics                    - Enable out of line atomics to support LSE instructions.\r\n    pan                                - Enables ARM v8.1 Privileged Access-Never extension.\r\n    pan-rwv                            - Enable v8.2 PAN s1e1R and s1e1W Variants.\r\n    pauth                              - Enable v8.3-A Pointer Authentication extension.\r\n    perfmon                            - Enable ARMv8 PMUv3 Performance Monitors extension.\r\n    pmu                                - Enable v8.4-A PMU extension.\r\n    predictable-select-expensive       - Prefer likely predicted branches over selects.\r\n    predres                            - Enable v8.5a execution and data prediction invalidation instructions.\r\n    reserve-x1                         - Reserve X1, making it unavailable as a GPR.\r\n    reserve-x10                        - Reserve X10, making it unavailable as a GPR.\r\n    reserve-x11                        - Reserve X11, making it unavailable as a GPR.\r\n    reserve-x12                        - Reserve X12, making it unavailable as a GPR.\r\n    reserve-x13                        - Reserve X13, making it unavailable as a GPR.\r\n    reserve-x14                        - Reserve X14, making it unavailable as a GPR.\r\n    reserve-x15                        - Reserve X15, making it unavailable as a GPR.\r\n    reserve-x18                        - Reserve X18, making it unavailable as a GPR.\r\n    reserve-x2                         - Reserve X2, making it unavailable as a GPR.\r\n    reserve-x20                        - Reserve X20, making it unavailable as a GPR.\r\n    reserve-x21                        - Reserve X21, making it unavailable as a GPR.\r\n    reserve-x22                        - Reserve X22, making it unavailable as a GPR.\r\n    reserve-x23                        - Reserve X23, making it unavailable as a GPR.\r\n    reserve-x24                        - Reserve X24, making it unavailable as a GPR.\r\n    reserve-x25                        - Reserve X25, making it unavailable as a GPR.\r\n    reserve-x26                        - Reserve X26, making it unavailable as a GPR.\r\n    reserve-x27                        - Reserve X27, making it unavailable as a GPR.\r\n    reserve-x28                        - Reserve X28, making it unavailable as a GPR.\r\n    reserve-x3                         - Reserve X3, making it unavailable as a GPR.\r\n    reserve-x30                        - Reserve X30, making it unavailable as a GPR.\r\n    reserve-x4                         - Reserve X4, making it unavailable as a GPR.\r\n    reserve-x5                         - Reserve X5, making it unavailable as a GPR.\r\n    reserve-x6                         - Reserve X6, making it unavailable as a GPR.\r\n    reserve-x7                         - Reserve X7, making it unavailable as a GPR.\r\n    reserve-x9                         - Reserve X9, making it unavailable as a GPR.\r\n    rme                                - Enable Realm Management Extension.\r\n    saphira                            - Qualcomm Saphira processors.\r\n    sel2                               - Enable v8.4-A Secure Exception Level 2 extension.\r\n    slow-misaligned-128store           - Misaligned 128 bit stores are slow.\r\n    slow-paired-128                    - Paired 128 bit loads and stores are slow.\r\n    slow-strqro-store                  - STR of Q register with register offset is slow.\r\n    sme                                - Enable Scalable Matrix Extension (SME).\r\n    sme-f64                            - Enable Scalable Matrix Extension (SME) F64F64 instructions.\r\n    sme-i64                            - Enable Scalable Matrix Extension (SME) I16I64 instructions.\r\n    spe                                - Enable Statistical Profiling extension.\r\n    spe-eef                            - Enable extra register in the Statistical Profiling Extension.\r\n    specrestrict                       - Enable architectural speculation restriction.\r\n    strict-align                       - Disallow all unaligned memory access.\r\n    tagged-globals                     - Use an instruction sequence for taking the address of a global that allows a memory tag in the upper address bits.\r\n    thunderx                           - Cavium ThunderX processors.\r\n    thunderx2t99                       - Cavium ThunderX2 processors.\r\n    thunderx3t110                      - Marvell ThunderX3 processors.\r\n    thunderxt81                        - Cavium ThunderX processors.\r\n    thunderxt83                        - Cavium ThunderX processors.\r\n    thunderxt88                        - Cavium ThunderX processors.\r\n    tlb-rmi                            - Enable v8.4-A TLB Range and Maintenance Instructions.\r\n    tpidr-el1                          - Permit use of TPIDR_EL1 for the TLS base.\r\n    tpidr-el2                          - Permit use of TPIDR_EL2 for the TLS base.\r\n    tpidr-el3                          - Permit use of TPIDR_EL3 for the TLS base.\r\n    tracev8.4                          - Enable v8.4-A Trace extension.\r\n    trbe                               - Enable Trace Buffer Extension.\r\n    tsv110                             - HiSilicon TS-V110 processors.\r\n    uaops                              - Enable v8.2 UAO PState.\r\n    use-experimental-zeroing-pseudos   - Hint to the compiler that the MOVPRFX instruction is merged with destructive operations.\r\n    use-postra-scheduler               - Schedule again after register allocation.\r\n    use-reciprocal-square-root         - Use the reciprocal square root approximation.\r\n    v8.6a                              - Support ARM v8.6a instructions.\r\n    v8.7a                              - Support ARM v8.7a instructions.\r\n    v8r                                - Support ARM v8r instructions.\r\n    vh                                 - Enables ARM v8.1 Virtual Host extension.\r\n    wfxt                               - Enable Armv8.7-A WFET and WFIT instruction.\r\n    xs                                 - Enable Armv8.7-A limited-TLB-maintenance instruction.\r\n    zcm                                - Has zero-cycle register moves.\r\n    zcz                                - Has zero-cycle zeroing instructions.\r\n    zcz-fp-workaround                  - The zero-cycle floating-point zeroing instruction has a bug.\r\n    zcz-gp                             - Has zero-cycle zeroing instructions for generic registers.\r\n\r\nUse +feature to enable a feature, or -feature to disable it.\r\nFor example, rustc -C target-cpu=mycpu -C target-feature=+feature1,-feature2\r\n\r\nCode-generation features cannot be used in cfg or #[target_feature],\r\nand may be renamed or removed in a future version of LLVM or rustc.\r\n```\r\n\r\n</p>\r\n</details>\r\n\r\n```\r\nrustc --print target-features --target aarch64-linux-android\r\n```\r\n\r\n<details><summary>Output</summary>\r\n<p>\r\n\r\n```\r\nFeatures supported by rustc for this target:\r\n    neon                               - Enable Advanced SIMD instructions.\r\n    fp                                 - Enable ARMv8 FP.\r\n    fp16                               - Full FP16.\r\n    sve                                - Enable Scalable Vector Extension (SVE) instructions.\r\n    crc                                - Enable ARMv8 CRC-32 checksum instructions.\r\n    ras                                - Enable ARMv8 Reliability, Availability and Serviceability Extensions.\r\n    lse                                - Enable ARMv8.1 Large System Extension (LSE) atomic instructions.\r\n    rdm                                - Enable ARMv8.1 Rounding Double Multiply Add/Subtract instructions.\r\n    rcpc                               - Enable support for RCPC extension.\r\n    rcpc2                              - Enable v8.4-A RCPC instructions with Immediate Offsets.\r\n    dotprod                            - Enable dot product support.\r\n    tme                                - Enable Transactional Memory Extension.\r\n    fhm                                - Enable FP16 FML instructions.\r\n    dit                                - Enable v8.4-A Data Independent Timing instructions.\r\n    ssbs                               - Enable Speculative Store Bypass Safe bit.\r\n    sb                                 - Enable v8.5 Speculation Barrier.\r\n    dpb                                - Enable v8.2 data Cache Clean to Point of Persistence.\r\n    dpb2                               - Enable v8.5 Cache Clean to Point of Deep Persistence.\r\n    sve2                               - Enable Scalable Vector Extension 2 (SVE2) instructions.\r\n    sve2-aes                           - Enable AES SVE2 instructions.\r\n    sve2-sm4                           - Enable SM4 SVE2 instructions.\r\n    sve2-sha3                          - Enable SHA3 SVE2 instructions.\r\n    sve2-bitperm                       - Enable bit permutation SVE2 instructions.\r\n    frintts                            - Enable FRInt[32|64][Z|X] instructions that round a floating-point number to an integer (in FP format) forcing it to fit into a 32- or 64-bit int.\r\n    rand                               - Enable Random Number generation instructions.\r\n    bti                                - Enable Branch Target Identification.\r\n    mte                                - Enable Memory Tagging Extension.\r\n    jsconv                             - Enable v8.3-A JavaScript FP conversion instructions.\r\n    fcma                               - Enable v8.3-A Floating-point complex number support.\r\n    aes                                - Enable AES support.\r\n    sha2                               - Enable SHA1 and SHA256 support.\r\n    sha3                               - Enable SHA512 and SHA3 support.\r\n    sm4                                - Enable SM3 and SM4 support.\r\n    v8.1a                              - Support ARM v8.1a instructions.\r\n    v8.2a                              - Support ARM v8.2a instructions.\r\n    v8.3a                              - Support ARM v8.3a instructions.\r\n    v8.4a                              - Support ARM v8.4a instructions.\r\n    v8.5a                              - Support ARM v8.5a instructions.\r\n    crt-static                         - Enables C Run-time Libraries to be statically linked.\r\n\r\nCode-generation features supported by LLVM for this target:\r\n    CONTEXTIDREL2                      - Enable RW operand CONTEXTIDR_EL2.\r\n    a35                                - Cortex-A35 ARM processors.\r\n    a53                                - Cortex-A53 ARM processors.\r\n    a55                                - Cortex-A55 ARM processors.\r\n    a57                                - Cortex-A57 ARM processors.\r\n    a64fx                              - Fujitsu A64FX processors.\r\n    a65                                - Cortex-A65 ARM processors.\r\n    a72                                - Cortex-A72 ARM processors.\r\n    a73                                - Cortex-A73 ARM processors.\r\n    a75                                - Cortex-A75 ARM processors.\r\n    a76                                - Cortex-A76 ARM processors.\r\n    a77                                - Cortex-A77 ARM processors.\r\n    aggressive-fma                     - Enable Aggressive FMA for floating-point..\r\n    alternate-sextload-cvt-f32-pattern - Use alternative pattern for sextload convert to f32.\r\n    altnzcv                            - Enable alternative NZCV format for floating point comparisons.\r\n    am                                 - Enable v8.4-A Activity Monitors extension.\r\n    amvs                               - Enable v8.6-A Activity Monitors Virtualization support.\r\n    apple-a10                          - Apple A10.\r\n    apple-a11                          - Apple A11.\r\n    apple-a12                          - Apple A12.\r\n    apple-a13                          - Apple A13.\r\n    apple-a14                          - Apple A14.\r\n    apple-a7                           - Apple A7 (the CPU formerly known as Cyclone).\r\n    arith-bcc-fusion                   - CPU fuses arithmetic+bcc operations.\r\n    arith-cbz-fusion                   - CPU fuses arithmetic + cbz/cbnz operations.\r\n    balance-fp-ops                     - balance mix of odd and even D-registers for fp multiply(-accumulate) ops.\r\n    bf16                               - Enable BFloat16 Extension.\r\n    brbe                               - Enable Branch Record Buffer Extension.\r\n    call-saved-x10                     - Make X10 callee saved..\r\n    call-saved-x11                     - Make X11 callee saved..\r\n    call-saved-x12                     - Make X12 callee saved..\r\n    call-saved-x13                     - Make X13 callee saved..\r\n    call-saved-x14                     - Make X14 callee saved..\r\n    call-saved-x15                     - Make X15 callee saved..\r\n    call-saved-x18                     - Make X18 callee saved..\r\n    call-saved-x8                      - Make X8 callee saved..\r\n    call-saved-x9                      - Make X9 callee saved..\r\n    carmel                             - Nvidia Carmel processors.\r\n    ccidx                              - Enable v8.3-A Extend of the CCSIDR number of sets.\r\n    cmp-bcc-fusion                     - CPU fuses cmp+bcc operations.\r\n    cortex-a78                         - Cortex-A78 ARM processors.\r\n    cortex-a78c                        - Cortex-A78C ARM processors.\r\n    cortex-r82                         - Cortex-R82 ARM Processors.\r\n    cortex-x1                          - Cortex-X1 ARM processors.\r\n    crypto                             - Enable cryptographic instructions.\r\n    custom-cheap-as-move               - Use custom handling of cheap instructions.\r\n    disable-latency-sched-heuristic    - Disable latency scheduling heuristic.\r\n    ecv                                - Enable enhanced counter virtualization extension.\r\n    ete                                - Enable Embedded Trace Extension.\r\n    exynos-cheap-as-move               - Use Exynos specific handling of cheap instructions.\r\n    exynosm3                           - Samsung Exynos-M3 processors.\r\n    exynosm4                           - Samsung Exynos-M4 processors.\r\n    f32mm                              - Enable Matrix Multiply FP32 Extension.\r\n    f64mm                              - Enable Matrix Multiply FP64 Extension.\r\n    falkor                             - Qualcomm Falkor processors.\r\n    fgt                                - Enable fine grained virtualization traps extension.\r\n    flagm                              - Enable v8.4-A Flag Manipulation Instructions.\r\n    force-32bit-jump-tables            - Force jump table entries to be 32-bits wide except at MinSize.\r\n    fuse-address                       - CPU fuses address generation and memory operations.\r\n    fuse-aes                           - CPU fuses AES crypto operations.\r\n    fuse-arith-logic                   - CPU fuses arithmetic and logic operations.\r\n    fuse-crypto-eor                    - CPU fuses AES/PMULL and EOR operations.\r\n    fuse-csel                          - CPU fuses conditional select operations.\r\n    fuse-literals                      - CPU fuses literal generation operations.\r\n    harden-sls-blr                     - Harden against straight line speculation across BLR instructions.\r\n    harden-sls-nocomdat                - Generate thunk code for SLS mitigation in the normal text section.\r\n    harden-sls-retbr                   - Harden against straight line speculation across RET and BR instructions.\r\n    hcx                                - Enable Armv8.7-A HCRX_EL2 system register.\r\n    i8mm                               - Enable Matrix Multiply Int8 Extension.\r\n    kryo                               - Qualcomm Kryo processors.\r\n    lor                                - Enables ARM v8.1 Limited Ordering Regions extension.\r\n    ls64                               - Enable Armv8.7-A LD64B/ST64B Accelerator Extension.\r\n    lsl-fast                           - CPU has a fastpath logical shift of up to 3 places.\r\n    mpam                               - Enable v8.4-A Memory system Partitioning and Monitoring extension.\r\n    neoversee1                         - Neoverse E1 ARM processors.\r\n    neoversen1                         - Neoverse N1 ARM processors.\r\n    neoversen2                         - Neoverse N2 ARM processors.\r\n    neoversev1                         - Neoverse V1 ARM processors.\r\n    no-neg-immediates                  - Convert immediates and instructions to their negated or complemented equivalent when the immediate does not fit in the encoding..\r\n    no-zcz-fp                          - Has no zero-cycle zeroing instructions for FP registers.\r\n    nv                                 - Enable v8.4-A Nested Virtualization Enchancement.\r\n    outline-atomics                    - Enable out of line atomics to support LSE instructions.\r\n    pan                                - Enables ARM v8.1 Privileged Access-Never extension.\r\n    pan-rwv                            - Enable v8.2 PAN s1e1R and s1e1W Variants.\r\n    pauth                              - Enable v8.3-A Pointer Authentication extension.\r\n    perfmon                            - Enable ARMv8 PMUv3 Performance Monitors extension.\r\n    pmu                                - Enable v8.4-A PMU extension.\r\n    predictable-select-expensive       - Prefer likely predicted branches over selects.\r\n    predres                            - Enable v8.5a execution and data prediction invalidation instructions.\r\n    reserve-x1                         - Reserve X1, making it unavailable as a GPR.\r\n    reserve-x10                        - Reserve X10, making it unavailable as a GPR.\r\n    reserve-x11                        - Reserve X11, making it unavailable as a GPR.\r\n    reserve-x12                        - Reserve X12, making it unavailable as a GPR.\r\n    reserve-x13                        - Reserve X13, making it unavailable as a GPR.\r\n    reserve-x14                        - Reserve X14, making it unavailable as a GPR.\r\n    reserve-x15                        - Reserve X15, making it unavailable as a GPR.\r\n    reserve-x18                        - Reserve X18, making it unavailable as a GPR.\r\n    reserve-x2                         - Reserve X2, making it unavailable as a GPR.\r\n    reserve-x20                        - Reserve X20, making it unavailable as a GPR.\r\n    reserve-x21                        - Reserve X21, making it unavailable as a GPR.\r\n    reserve-x22                        - Reserve X22, making it unavailable as a GPR.\r\n    reserve-x23                        - Reserve X23, making it unavailable as a GPR.\r\n    reserve-x24                        - Reserve X24, making it unavailable as a GPR.\r\n    reserve-x25                        - Reserve X25, making it unavailable as a GPR.\r\n    reserve-x26                        - Reserve X26, making it unavailable as a GPR.\r\n    reserve-x27                        - Reserve X27, making it unavailable as a GPR.\r\n    reserve-x28                        - Reserve X28, making it unavailable as a GPR.\r\n    reserve-x3                         - Reserve X3, making it unavailable as a GPR.\r\n    reserve-x30                        - Reserve X30, making it unavailable as a GPR.\r\n    reserve-x4                         - Reserve X4, making it unavailable as a GPR.\r\n    reserve-x5                         - Reserve X5, making it unavailable as a GPR.\r\n    reserve-x6                         - Reserve X6, making it unavailable as a GPR.\r\n    reserve-x7                         - Reserve X7, making it unavailable as a GPR.\r\n    reserve-x9                         - Reserve X9, making it unavailable as a GPR.\r\n    rme                                - Enable Realm Management Extension.\r\n    saphira                            - Qualcomm Saphira processors.\r\n    sel2                               - Enable v8.4-A Secure Exception Level 2 extension.\r\n    slow-misaligned-128store           - Misaligned 128 bit stores are slow.\r\n    slow-paired-128                    - Paired 128 bit loads and stores are slow.\r\n    slow-strqro-store                  - STR of Q register with register offset is slow.\r\n    sme                                - Enable Scalable Matrix Extension (SME).\r\n    sme-f64                            - Enable Scalable Matrix Extension (SME) F64F64 instructions.\r\n    sme-i64                            - Enable Scalable Matrix Extension (SME) I16I64 instructions.\r\n    spe                                - Enable Statistical Profiling extension.\r\n    spe-eef                            - Enable extra register in the Statistical Profiling Extension.\r\n    specrestrict                       - Enable architectural speculation restriction.\r\n    strict-align                       - Disallow all unaligned memory access.\r\n    tagged-globals                     - Use an instruction sequence for taking the address of a global that allows a memory tag in the upper address bits.\r\n    thunderx                           - Cavium ThunderX processors.\r\n    thunderx2t99                       - Cavium ThunderX2 processors.\r\n    thunderx3t110                      - Marvell ThunderX3 processors.\r\n    thunderxt81                        - Cavium ThunderX processors.\r\n    thunderxt83                        - Cavium ThunderX processors.\r\n    thunderxt88                        - Cavium ThunderX processors.\r\n    tlb-rmi                            - Enable v8.4-A TLB Range and Maintenance Instructions.\r\n    tpidr-el1                          - Permit use of TPIDR_EL1 for the TLS base.\r\n    tpidr-el2                          - Permit use of TPIDR_EL2 for the TLS base.\r\n    tpidr-el3                          - Permit use of TPIDR_EL3 for the TLS base.\r\n    tracev8.4                          - Enable v8.4-A Trace extension.\r\n    trbe                               - Enable Trace Buffer Extension.\r\n    tsv110                             - HiSilicon TS-V110 processors.\r\n    uaops                              - Enable v8.2 UAO PState.\r\n    use-experimental-zeroing-pseudos   - Hint to the compiler that the MOVPRFX instruction is merged with destructive operations.\r\n    use-postra-scheduler               - Schedule again after register allocation.\r\n    use-reciprocal-square-root         - Use the reciprocal square root approximation.\r\n    v8.6a                              - Support ARM v8.6a instructions.\r\n    v8.7a                              - Support ARM v8.7a instructions.\r\n    v8r                                - Support ARM v8r instructions.\r\n    vh                                 - Enables ARM v8.1 Virtual Host extension.\r\n    wfxt                               - Enable Armv8.7-A WFET and WFIT instruction.\r\n    xs                                 - Enable Armv8.7-A limited-TLB-maintenance instruction.\r\n    zcm                                - Has zero-cycle register moves.\r\n    zcz                                - Has zero-cycle zeroing instructions.\r\n    zcz-fp-workaround                  - The zero-cycle floating-point zeroing instruction has a bug.\r\n    zcz-gp                             - Has zero-cycle zeroing instructions for generic registers.\r\n\r\nUse +feature to enable a feature, or -feature to disable it.\r\nFor example, rustc -C target-cpu=mycpu -C target-feature=+feature1,-feature2\r\n\r\nCode-generation features cannot be used in cfg or #[target_feature],\r\nand may be renamed or removed in a future version of LLVM or rustc.\r\n```\r\n\r\n</p>\r\n</details>", "closed_by": {"login": "zonyitoo", "id": 1067951, "node_id": "MDQ6VXNlcjEwNjc5NTE=", "avatar_url": "https://avatars.githubusercontent.com/u/1067951?v=4", "gravatar_id": "", "url": "https://api.github.com/users/zonyitoo", "html_url": "https://github.com/zonyitoo", "followers_url": "https://api.github.com/users/zonyitoo/followers", "following_url": "https://api.github.com/users/zonyitoo/following{/other_user}", "gists_url": "https://api.github.com/users/zonyitoo/gists{/gist_id}", "starred_url": "https://api.github.com/users/zonyitoo/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/zonyitoo/subscriptions", "organizations_url": "https://api.github.com/users/zonyitoo/orgs", "repos_url": "https://api.github.com/users/zonyitoo/repos", "events_url": "https://api.github.com/users/zonyitoo/events{/privacy}", "received_events_url": "https://api.github.com/users/zonyitoo/received_events", "type": "User", "site_admin": false}, "reactions": {"url": "https://api.github.com/repos/rust-lang/rust/issues/89365/reactions", "total_count": 0, "+1": 0, "-1": 0, "laugh": 0, "hooray": 0, "confused": 0, "heart": 0, "rocket": 0, "eyes": 0}, "timeline_url": "https://api.github.com/repos/rust-lang/rust/issues/89365/timeline", "performed_via_github_app": null, "state_reason": "completed"}