INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISCVpipelinewithoutFPU_reference/Sim_RISCVpipe_NoFPU/Sim_RISCVpipe_NoFPU.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISCVpipelinewithoutFPU_reference/Sim_RISCVpipe_NoFPU/Sim_RISCVpipe_NoFPU.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISCVpipelinewithoutFPU_reference/Sim_RISCVpipe_NoFPU/Sim_RISCVpipe_NoFPU.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISCVpipelinewithoutFPU_reference/Sim_RISCVpipe_NoFPU/Sim_RISCVpipe_NoFPU.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
ERROR: [VRFC 10-1280] procedural assignment to a non-register ALUOp is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISCVpipelinewithoutFPU_reference/Sim_RISCVpipe_NoFPU/Sim_RISCVpipe_NoFPU.srcs/sources_1/new/Control_Unit.v:15]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ALUOp is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISCVpipelinewithoutFPU_reference/Sim_RISCVpipe_NoFPU/Sim_RISCVpipe_NoFPU.srcs/sources_1/new/Control_Unit.v:25]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ALUOp is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISCVpipelinewithoutFPU_reference/Sim_RISCVpipe_NoFPU/Sim_RISCVpipe_NoFPU.srcs/sources_1/new/Control_Unit.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ALUOp is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISCVpipelinewithoutFPU_reference/Sim_RISCVpipe_NoFPU/Sim_RISCVpipe_NoFPU.srcs/sources_1/new/Control_Unit.v:45]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ALUOp is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISCVpipelinewithoutFPU_reference/Sim_RISCVpipe_NoFPU/Sim_RISCVpipe_NoFPU.srcs/sources_1/new/Control_Unit.v:55]
ERROR: [VRFC 10-8530] module 'Control_Unit' is ignored due to previous errors [C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISCVpipelinewithoutFPU_reference/Sim_RISCVpipe_NoFPU/Sim_RISCVpipe_NoFPU.srcs/sources_1/new/Control_Unit.v:1]
