--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
base_sys_stub.twr -v 30 -l 30 base_sys_stub_routed.ncd base_sys_stub.pcf

Design file:              base_sys_stub_routed.ncd
Physical constraint file: base_sys_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 86018 paths analyzed, 17789 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.387ns.
--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT9   Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_9
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT33  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN33   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_33
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT32  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN32   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_32
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT31  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN31   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_31
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT30  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN30   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_30
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT3   Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN3    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_3
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT29  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN29   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_29
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT28  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN28   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_28
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT27  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN27   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_27
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT26  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN26   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_26
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT25  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN25   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_25
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT24  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN24   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_24
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT23  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN23   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_23
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT22  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN22   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_22
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT34  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN34   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_34
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT20  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN20   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_20
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT2   Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN2    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_2
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT19  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_19
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT18  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN18   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_18
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT17  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN17   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_17
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT16  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN16   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_16
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT15  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN15   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_15
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT14  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN14   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_14
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT13  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN13   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_13
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT12  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN12   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_12
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT11  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN11   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_11
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT10  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN10   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_10
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT1   Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN1    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_1
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT0   Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN0    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_0
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y47.PCOUT21  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032
    DSP48_X4Y48.PCIN21   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_21
    DSP48_X4Y48.PCOUT19  Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321
    DSP48_X4Y49.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X4Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.116ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU/MulAdd/Mmult_n00322/CLK
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU/MulAdd/Mmult_n00322/CLK
  Location pin: DSP48_X2Y48.CLK
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.116ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322/CLK
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322/CLK
  Location pin: DSP48_X4Y49.CLK
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.116ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/MulAdd/Mmult_n00322/CLK
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/MulAdd/Mmult_n00322/CLK
  Location pin: DSP48_X2Y40.CLK
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 4.116ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322/CLK
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322/CLK
  Location pin: DSP48_X4Y40.CLK
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X3Y17.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X3Y16.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y19.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y19.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y18.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y27.CLKARDCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y27.CLKARDCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y27.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y27.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y21.CLKARDCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y21.CLKARDCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y21.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y21.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y15.CLKARDCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y15.CLKARDCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y15.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y15.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y22.CLKARDCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y22.CLKARDCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y22.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X4Y22.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y18.CLKARDCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y18.CLKARDCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137639 paths analyzed, 12575 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.985ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.880ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (1.515 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B2     net (fanout=20)       2.763   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X37Y141.D2     net (fanout=9)        1.726   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X37Y141.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv1
    SLICE_X36Y144.CE     net (fanout=1)        0.474   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv
    SLICE_X36Y144.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      9.880ns (2.118ns logic, 7.762ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.880ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (1.515 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B2     net (fanout=20)       2.763   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X37Y141.D2     net (fanout=9)        1.726   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X37Y141.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv1
    SLICE_X36Y144.CE     net (fanout=1)        0.474   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv
    SLICE_X36Y144.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      9.880ns (2.118ns logic, 7.762ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.845ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (1.511 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B2     net (fanout=20)       2.763   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X39Y137.A4     net (fanout=9)        1.323   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X39Y137.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv1
    SLICE_X49Y140.CE     net (fanout=1)        0.806   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv
    SLICE_X49Y140.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58
    -------------------------------------------------  ---------------------------
    Total                                      9.845ns (2.154ns logic, 7.691ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.845ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (1.511 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B2     net (fanout=20)       2.763   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X39Y137.A4     net (fanout=9)        1.323   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X39Y137.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv1
    SLICE_X49Y140.CE     net (fanout=1)        0.806   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv
    SLICE_X49Y140.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59
    -------------------------------------------------  ---------------------------
    Total                                      9.845ns (2.154ns logic, 7.691ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.815 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID0Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X39Y75.A2      net (fanout=20)       2.251   base_sys_i/axi_interconnect_1_S_ARID[0]
    SLICE_X39Y75.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/N382
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X27Y88.B4      net (fanout=5)        1.484   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o121
    SLICE_X27Y88.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X29Y95.A2      net (fanout=24)       1.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X29Y95.A       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[37]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out1
    SLICE_X26Y83.C2      net (fanout=153)      1.883   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out
    SLICE_X26Y83.C       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/CGRA_Cnt_Reg1[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1509_inv1
    SLICE_X29Y89.CE      net (fanout=1)        0.816   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1509_inv
    SLICE_X29Y89.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_42
    -------------------------------------------------  ---------------------------
    Total                                      9.666ns (2.151ns logic, 7.515ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.815 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID0Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X39Y75.A2      net (fanout=20)       2.251   base_sys_i/axi_interconnect_1_S_ARID[0]
    SLICE_X39Y75.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/N382
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X27Y88.B4      net (fanout=5)        1.484   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o121
    SLICE_X27Y88.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X29Y95.A2      net (fanout=24)       1.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X29Y95.A       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[37]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out1
    SLICE_X26Y83.C2      net (fanout=153)      1.883   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out
    SLICE_X26Y83.C       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/CGRA_Cnt_Reg1[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1509_inv1
    SLICE_X29Y89.CE      net (fanout=1)        0.816   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1509_inv
    SLICE_X29Y89.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.666ns (2.151ns logic, 7.515ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.586ns (Levels of Logic = 4)
  Clock Path Skew:      -0.162ns (0.753 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID0Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X40Y77.A3      net (fanout=20)       1.956   base_sys_i/axi_interconnect_1_S_ARID[0]
    SLICE_X40Y77.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122
    SLICE_X28Y103.B1     net (fanout=3)        1.825   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o121
    SLICE_X28Y103.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[49]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125
    SLICE_X44Y74.A5      net (fanout=25)       2.790   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o
    SLICE_X44Y74.AMUX    Tilo                  0.320   base_sys_i/axi_interconnect_1/N745
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<4>1_rstpot_SW2
    SLICE_X45Y74.B1      net (fanout=1)        0.904   base_sys_i/axi_interconnect_1/N741
    SLICE_X45Y74.CLK     Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_67
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65
    -------------------------------------------------  ---------------------------
    Total                                      9.586ns (2.111ns logic, 7.475ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.570ns (Levels of Logic = 4)
  Clock Path Skew:      -0.162ns (0.753 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID4Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X40Y77.A1      net (fanout=20)       1.940   base_sys_i/axi_interconnect_1_S_ARID[4]
    SLICE_X40Y77.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122
    SLICE_X28Y103.B1     net (fanout=3)        1.825   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o121
    SLICE_X28Y103.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[49]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125
    SLICE_X44Y74.A5      net (fanout=25)       2.790   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o
    SLICE_X44Y74.AMUX    Tilo                  0.320   base_sys_i/axi_interconnect_1/N745
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<4>1_rstpot_SW2
    SLICE_X45Y74.B1      net (fanout=1)        0.904   base_sys_i/axi_interconnect_1/N741
    SLICE_X45Y74.CLK     Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_67
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65
    -------------------------------------------------  ---------------------------
    Total                                      9.570ns (2.111ns logic, 7.459ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.641ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (1.515 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B2     net (fanout=20)       2.763   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X34Y139.A6     net (fanout=9)        1.165   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X34Y139.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N981
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1433_inv1
    SLICE_X39Y143.CE     net (fanout=2)        0.760   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1433_inv
    SLICE_X39Y143.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_26
    -------------------------------------------------  ---------------------------
    Total                                      9.641ns (2.154ns logic, 7.487ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.641ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (1.515 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B2     net (fanout=20)       2.763   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X34Y139.A6     net (fanout=9)        1.165   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X34Y139.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N981
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1433_inv1
    SLICE_X39Y143.CE     net (fanout=2)        0.760   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1433_inv
    SLICE_X39Y143.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27
    -------------------------------------------------  ---------------------------
    Total                                      9.641ns (2.154ns logic, 7.487ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.575ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (1.500 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B2     net (fanout=20)       2.763   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X36Y123.A2     net (fanout=9)        1.173   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X36Y123.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv1
    SLICE_X43Y126.CE     net (fanout=1)        0.686   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv
    SLICE_X43Y126.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_42
    -------------------------------------------------  ---------------------------
    Total                                      9.575ns (2.154ns logic, 7.421ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.575ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (1.500 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B2     net (fanout=20)       2.763   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X36Y123.A2     net (fanout=9)        1.173   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X36Y123.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv1
    SLICE_X43Y126.CE     net (fanout=1)        0.686   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv
    SLICE_X43Y126.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.575ns (2.154ns logic, 7.421ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (1.515 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID8Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B1     net (fanout=20)       2.460   base_sys_i/axi_interconnect_1_S_AWID[8]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X37Y141.D2     net (fanout=9)        1.726   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X37Y141.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv1
    SLICE_X36Y144.CE     net (fanout=1)        0.474   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv
    SLICE_X36Y144.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (2.118ns logic, 7.459ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (1.515 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID8Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B1     net (fanout=20)       2.460   base_sys_i/axi_interconnect_1_S_AWID[8]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X37Y141.D2     net (fanout=9)        1.726   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X37Y141.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv1
    SLICE_X36Y144.CE     net (fanout=1)        0.474   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv
    SLICE_X36Y144.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (2.118ns logic, 7.459ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.614ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (1.553 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID0Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X40Y80.A2      net (fanout=20)       2.133   base_sys_i/axi_interconnect_1_S_ARID[0]
    SLICE_X40Y80.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/N567
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_94_o122
    SLICE_X27Y75.B1      net (fanout=18)       1.693   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_94_o121
    SLICE_X27Y75.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1[37]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_94_o125_1
    SLICE_X29Y75.B3      net (fanout=9)        0.728   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_94_o125
    SLICE_X29Y75.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/storage_data1[41]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out3_SW4
    SLICE_X26Y112.B1     net (fanout=19)       2.908   base_sys_i/axi_interconnect_1/N60
    SLICE_X26Y112.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_33
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<4>1
    SLICE_X26Y112.C6     net (fanout=1)        0.161   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push[4]
    SLICE_X26Y112.CLK    Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_33
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_33_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_33
    -------------------------------------------------  ---------------------------
    Total                                      9.614ns (1.991ns logic, 7.623ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.560ns (Levels of Logic = 4)
  Clock Path Skew:      -0.081ns (1.504 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y146.C6     net (fanout=20)       2.762   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X33Y146.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/N552
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o123
    SLICE_X31Y132.A1     net (fanout=3)        1.462   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122
    SLICE_X31Y132.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv29
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125
    SLICE_X31Y131.D2     net (fanout=25)       0.834   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o
    SLICE_X31Y131.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem_Out_Reg1[15]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2_1
    SLICE_X33Y121.A1     net (fanout=11)       1.683   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X33Y121.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv1
    SLICE_X39Y119.CE     net (fanout=1)        0.665   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv
    SLICE_X39Y119.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      9.560ns (2.154ns logic, 7.406ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.560ns (Levels of Logic = 4)
  Clock Path Skew:      -0.081ns (1.504 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y146.C6     net (fanout=20)       2.762   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X33Y146.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/N552
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o123
    SLICE_X31Y132.A1     net (fanout=3)        1.462   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122
    SLICE_X31Y132.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv29
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125
    SLICE_X31Y131.D2     net (fanout=25)       0.834   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o
    SLICE_X31Y131.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem_Out_Reg1[15]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2_1
    SLICE_X33Y121.A1     net (fanout=11)       1.683   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X33Y121.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv1
    SLICE_X39Y119.CE     net (fanout=1)        0.665   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv
    SLICE_X39Y119.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      9.560ns (2.154ns logic, 7.406ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_35 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.556ns (Levels of Logic = 4)
  Clock Path Skew:      -0.075ns (1.510 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B2     net (fanout=20)       2.763   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X32Y137.D6     net (fanout=9)        1.166   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X32Y137.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1471_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1471_inv1
    SLICE_X44Y137.CE     net (fanout=1)        0.674   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1471_inv
    SLICE_X44Y137.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_35
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_35
    -------------------------------------------------  ---------------------------
    Total                                      9.556ns (2.154ns logic, 7.402ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.556ns (Levels of Logic = 4)
  Clock Path Skew:      -0.075ns (1.510 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B2     net (fanout=20)       2.763   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X32Y137.D6     net (fanout=9)        1.166   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X32Y137.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1471_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1471_inv1
    SLICE_X44Y137.CE     net (fanout=1)        0.674   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1471_inv
    SLICE_X44Y137.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_35
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
    -------------------------------------------------  ---------------------------
    Total                                      9.556ns (2.154ns logic, 7.402ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.542ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (1.511 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID8Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B1     net (fanout=20)       2.460   base_sys_i/axi_interconnect_1_S_AWID[8]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X39Y137.A4     net (fanout=9)        1.323   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X39Y137.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv1
    SLICE_X49Y140.CE     net (fanout=1)        0.806   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv
    SLICE_X49Y140.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59
    -------------------------------------------------  ---------------------------
    Total                                      9.542ns (2.154ns logic, 7.388ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.542ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (1.511 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID8Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B1     net (fanout=20)       2.460   base_sys_i/axi_interconnect_1_S_AWID[8]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X39Y137.A4     net (fanout=9)        1.323   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X39Y137.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv1
    SLICE_X49Y140.CE     net (fanout=1)        0.806   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv
    SLICE_X49Y140.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58
    -------------------------------------------------  ---------------------------
    Total                                      9.542ns (2.154ns logic, 7.388ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.534ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (1.515 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.B2     net (fanout=20)       2.763   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X28Y140.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123
    SLICE_X28Y139.B1     net (fanout=3)        1.051   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122
    SLICE_X28Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125
    SLICE_X33Y121.B1     net (fanout=25)       1.748   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o
    SLICE_X33Y121.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1
    SLICE_X34Y139.A6     net (fanout=9)        1.165   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
    SLICE_X34Y139.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N981
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1433_inv1
    SLICE_X34Y141.C1     net (fanout=2)        0.813   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1433_inv
    SLICE_X34Y141.CLK    Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_25
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_25_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_25
    -------------------------------------------------  ---------------------------
    Total                                      9.534ns (1.994ns logic, 7.540ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.516ns (Levels of Logic = 4)
  Clock Path Skew:      -0.081ns (1.504 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID6Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y146.C4     net (fanout=20)       2.718   base_sys_i/axi_interconnect_1_S_AWID[6]
    SLICE_X33Y146.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/N552
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o123
    SLICE_X31Y132.A1     net (fanout=3)        1.462   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122
    SLICE_X31Y132.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv29
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125
    SLICE_X31Y131.D2     net (fanout=25)       0.834   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o
    SLICE_X31Y131.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem_Out_Reg1[15]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2_1
    SLICE_X33Y121.A1     net (fanout=11)       1.683   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X33Y121.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv1
    SLICE_X39Y119.CE     net (fanout=1)        0.665   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv
    SLICE_X39Y119.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      9.516ns (2.154ns logic, 7.362ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.516ns (Levels of Logic = 4)
  Clock Path Skew:      -0.081ns (1.504 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID6Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y146.C4     net (fanout=20)       2.718   base_sys_i/axi_interconnect_1_S_AWID[6]
    SLICE_X33Y146.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/N552
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o123
    SLICE_X31Y132.A1     net (fanout=3)        1.462   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122
    SLICE_X31Y132.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv29
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125
    SLICE_X31Y131.D2     net (fanout=25)       0.834   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o
    SLICE_X31Y131.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem_Out_Reg1[15]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2_1
    SLICE_X33Y121.A1     net (fanout=11)       1.683   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X33Y121.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv1
    SLICE_X39Y119.CE     net (fanout=1)        0.665   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv
    SLICE_X39Y119.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      9.516ns (2.154ns logic, 7.362ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.502ns (Levels of Logic = 5)
  Clock Path Skew:      -0.076ns (1.509 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID9Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y146.C6     net (fanout=20)       2.762   base_sys_i/axi_interconnect_1_S_AWID[9]
    SLICE_X33Y146.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/N552
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o123
    SLICE_X31Y132.A1     net (fanout=3)        1.462   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122
    SLICE_X31Y132.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv29
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125
    SLICE_X31Y131.D2     net (fanout=25)       0.834   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o
    SLICE_X31Y131.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem_Out_Reg1[15]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2_1
    SLICE_X35Y136.B1     net (fanout=11)       1.335   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X35Y136.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_9
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X38Y134.C2     net (fanout=3)        1.115   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X38Y134.CLK    Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_1_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      9.502ns (1.994ns logic, 7.508ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.549ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID6Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.D3     net (fanout=20)       2.970   base_sys_i/axi_interconnect_1_S_AWID[6]
    SLICE_X28Y140.D      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o123
    SLICE_X31Y145.B3     net (fanout=4)        1.048   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o122
    SLICE_X31Y145.B      Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125
    SLICE_X35Y129.D1     net (fanout=57)       1.839   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o
    SLICE_X35Y129.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/N66
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3_SW1
    SLICE_X27Y146.B1     net (fanout=17)       1.774   base_sys_i/axi_interconnect_1/N66
    SLICE_X27Y146.CLK    Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_1_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_1
    -------------------------------------------------  ---------------------------
    Total                                      9.549ns (1.918ns logic, 7.631ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.549ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (1.557 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID6Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.D3     net (fanout=20)       2.970   base_sys_i/axi_interconnect_1_S_AWID[6]
    SLICE_X28Y140.D      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o123
    SLICE_X31Y145.B3     net (fanout=4)        1.048   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o122
    SLICE_X31Y145.B      Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125
    SLICE_X35Y129.D1     net (fanout=57)       1.839   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o
    SLICE_X35Y129.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/N66
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3_SW1
    SLICE_X27Y146.A1     net (fanout=17)       1.772   base_sys_i/axi_interconnect_1/N66
    SLICE_X27Y146.CLK    Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_0_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_0
    -------------------------------------------------  ---------------------------
    Total                                      9.549ns (1.920ns logic, 7.629ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.399ns (Levels of Logic = 4)
  Clock Path Skew:      -0.162ns (0.753 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID3Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X40Y77.A6      net (fanout=20)       1.769   base_sys_i/axi_interconnect_1_S_ARID[3]
    SLICE_X40Y77.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122
    SLICE_X28Y103.B1     net (fanout=3)        1.825   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o121
    SLICE_X28Y103.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[49]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125
    SLICE_X44Y74.A5      net (fanout=25)       2.790   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o
    SLICE_X44Y74.AMUX    Tilo                  0.320   base_sys_i/axi_interconnect_1/N745
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<4>1_rstpot_SW2
    SLICE_X45Y74.B1      net (fanout=1)        0.904   base_sys_i/axi_interconnect_1/N741
    SLICE_X45Y74.CLK     Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_67
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65
    -------------------------------------------------  ---------------------------
    Total                                      9.399ns (2.111ns logic, 7.288ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.472ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (1.500 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID6Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.D3     net (fanout=20)       2.970   base_sys_i/axi_interconnect_1_S_AWID[6]
    SLICE_X28Y140.D      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o123
    SLICE_X32Y145.D2     net (fanout=4)        1.138   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o122
    SLICE_X32Y145.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125_1
    SLICE_X34Y143.B1     net (fanout=5)        0.996   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125
    SLICE_X34Y143.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/N76
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3_SW6
    SLICE_X36Y123.A4     net (fanout=19)       1.528   base_sys_i/axi_interconnect_1/N76
    SLICE_X36Y123.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv1
    SLICE_X43Y126.CE     net (fanout=1)        0.686   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv
    SLICE_X43Y126.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_42
    -------------------------------------------------  ---------------------------
    Total                                      9.472ns (2.154ns logic, 7.318ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.472ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (1.500 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID6Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y140.D3     net (fanout=20)       2.970   base_sys_i/axi_interconnect_1_S_AWID[6]
    SLICE_X28Y140.D      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[11]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o123
    SLICE_X32Y145.D2     net (fanout=4)        1.138   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o122
    SLICE_X32Y145.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125_1
    SLICE_X34Y143.B1     net (fanout=5)        0.996   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125
    SLICE_X34Y143.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/N76
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3_SW6
    SLICE_X36Y123.A4     net (fanout=19)       1.528   base_sys_i/axi_interconnect_1/N76
    SLICE_X36Y123.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv1
    SLICE_X43Y126.CE     net (fanout=1)        0.686   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv
    SLICE_X43Y126.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.472ns (2.154ns logic, 7.318ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X3Y17.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X3Y16.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y19.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y18.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA_D1/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA_D1/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB_D1/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB_D1/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1/CLK
  Location pin: SLICE_X26Y73.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA/CLK
  Location pin: SLICE_X26Y76.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA/CLK
  Location pin: SLICE_X26Y76.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1/CLK
  Location pin: SLICE_X26Y76.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1/CLK
  Location pin: SLICE_X26Y76.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB/CLK
  Location pin: SLICE_X26Y76.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB/CLK
  Location pin: SLICE_X26Y76.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1/CLK
  Location pin: SLICE_X26Y76.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1/CLK
  Location pin: SLICE_X26Y76.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y111.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X65Y111.BX     net (fanout=1)        0.520   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X65Y111.CLK    Tdick                 0.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y111.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X65Y111.CX     net (fanout=1)        0.519   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X65Y111.CLK    Tdick                 0.061   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_2_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y144.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X43Y144.BX     net (fanout=1)        0.520   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X43Y144.CLK    Tdick                 0.081   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y144.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X43Y144.CX     net (fanout=1)        0.519   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X43Y144.CLK    Tdick                 0.061   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_Clk_To_LowClk_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.691ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1 (FF)
  Data Path Delay:      1.361ns (Levels of Logic = 0)
  Clock Path Skew:      -0.295ns (2.831 - 3.126)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y130.DQ     Tcko                  0.518   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0
    SLICE_X32Y141.CX     net (fanout=2)        0.830   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0
    SLICE_X32Y141.CLK    Tdick                 0.013   base_sys_i/axi_interconnect_1/N118
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (0.531ns logic, 0.830ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_LowClk_To_Clk_path" TIG;

 32 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.621ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.278ns (Levels of Logic = 2)
  Clock Path Skew:      -0.308ns (2.868 - 3.176)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y117.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X28Y118.B2     net (fanout=3)        1.025   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X28Y118.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[63]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y131.A2     net (fanout=1)        1.578   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (0.675ns logic, 2.603ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay:                  3.505ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.168ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (2.868 - 3.170)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y118.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X28Y118.B3     net (fanout=3)        0.853   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X28Y118.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[63]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y131.A2     net (fanout=1)        1.578   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.737ns logic, 2.431ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay:                  3.490ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.141ns (Levels of Logic = 2)
  Clock Path Skew:      -0.314ns (2.868 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y148.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X26Y145.D1     net (fanout=3)        1.058   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X26Y145.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y131.A3     net (fanout=1)        1.346   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.737ns logic, 2.404ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay:                  3.489ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.152ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (2.868 - 3.170)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y118.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X28Y118.B1     net (fanout=3)        0.837   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X28Y118.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[63]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y131.A2     net (fanout=1)        1.578   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.152ns (0.737ns logic, 2.415ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Delay:                  3.479ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.130ns (Levels of Logic = 2)
  Clock Path Skew:      -0.314ns (2.868 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y148.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X26Y145.D2     net (fanout=3)        1.047   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X26Y145.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y131.A3     net (fanout=1)        1.346   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (0.737ns logic, 2.393ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay:                  3.416ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.067ns (Levels of Logic = 2)
  Clock Path Skew:      -0.314ns (2.868 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y149.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X26Y132.D2     net (fanout=3)        1.494   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X26Y132.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y131.A1     net (fanout=1)        0.836   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (0.737ns logic, 2.330ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay:                  3.332ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.989ns (Levels of Logic = 2)
  Clock Path Skew:      -0.308ns (2.868 - 3.176)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y117.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X28Y118.B4     net (fanout=3)        0.736   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X28Y118.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[63]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y131.A2     net (fanout=1)        1.578   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.675ns logic, 2.314ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay:                  3.319ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.970ns (Levels of Logic = 2)
  Clock Path Skew:      -0.314ns (2.868 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y149.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X26Y132.D3     net (fanout=3)        1.397   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X26Y132.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y131.A1     net (fanout=1)        0.836   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (0.737ns logic, 2.233ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Delay:                  3.316ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.967ns (Levels of Logic = 2)
  Clock Path Skew:      -0.314ns (2.868 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y149.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X26Y145.D3     net (fanout=3)        0.884   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X26Y145.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y131.A3     net (fanout=1)        1.346   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (0.737ns logic, 2.230ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Delay:                  3.207ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.858ns (Levels of Logic = 2)
  Clock Path Skew:      -0.314ns (2.868 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y148.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X26Y145.D4     net (fanout=3)        0.775   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X26Y145.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y131.A3     net (fanout=1)        1.346   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (0.737ns logic, 2.121ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Delay:                  3.123ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Skew:      -0.296ns (2.868 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y122.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20
    SLICE_X29Y125.B2     net (fanout=3)        1.179   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20
    SLICE_X29Y125.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[25]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y131.A4     net (fanout=1)        0.938   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.675ns logic, 2.117ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Delay:                  3.101ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.764ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (2.868 - 3.170)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y118.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25
    SLICE_X28Y118.B5     net (fanout=3)        0.449   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25
    SLICE_X28Y118.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[63]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y131.A2     net (fanout=1)        1.578   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.764ns (0.737ns logic, 2.027ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Delay:                  3.032ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.683ns (Levels of Logic = 2)
  Clock Path Skew:      -0.314ns (2.868 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y148.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10
    SLICE_X26Y145.D5     net (fanout=3)        0.600   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10
    SLICE_X26Y145.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y131.A3     net (fanout=1)        1.346   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (0.737ns logic, 1.946ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Delay:                  2.990ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.651ns (Levels of Logic = 2)
  Clock Path Skew:      -0.304ns (2.868 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y120.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X29Y125.B3     net (fanout=3)        1.038   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X29Y125.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[25]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y131.A4     net (fanout=1)        0.938   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (0.675ns logic, 1.976ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay:                  2.983ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.646ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (2.868 - 3.170)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y118.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X28Y118.B6     net (fanout=3)        0.331   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X28Y118.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[63]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y131.A2     net (fanout=1)        1.578   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (0.737ns logic, 1.909ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay:                  2.979ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.648ns (Levels of Logic = 2)
  Clock Path Skew:      -0.296ns (2.868 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13
    SLICE_X27Y128.A2     net (fanout=3)        1.197   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13
    SLICE_X27Y128.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWID[23]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y131.A5     net (fanout=1)        0.714   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.737ns logic, 1.911ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Delay:                  2.974ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.296ns (2.868 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y122.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X29Y125.B1     net (fanout=3)        1.030   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X29Y125.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[25]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y131.A4     net (fanout=1)        0.938   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.675ns logic, 1.968ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay:                  2.962ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.613ns (Levels of Logic = 2)
  Clock Path Skew:      -0.314ns (2.868 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y149.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X26Y145.D6     net (fanout=3)        0.530   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X26Y145.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y131.A3     net (fanout=1)        1.346   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (0.737ns logic, 1.876ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Delay:                  2.936ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.308ns (2.868 - 3.176)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y117.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X27Y129.B3     net (fanout=3)        1.229   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X27Y129.BMUX   Tilo                  0.360   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X28Y131.A6     net (fanout=1)        0.453   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.911ns logic, 1.682ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Delay:                  2.894ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.296ns (2.868 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y122.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22
    SLICE_X29Y125.B4     net (fanout=3)        0.950   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22
    SLICE_X29Y125.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[25]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y131.A4     net (fanout=1)        0.938   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (0.675ns logic, 1.888ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Delay:                  2.882ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.539ns (Levels of Logic = 2)
  Clock Path Skew:      -0.308ns (2.868 - 3.176)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y117.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X27Y129.B4     net (fanout=3)        1.177   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X27Y129.BMUX   Tilo                  0.358   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X28Y131.A6     net (fanout=1)        0.453   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (0.909ns logic, 1.630ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Delay:                  2.834ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.503ns (Levels of Logic = 2)
  Clock Path Skew:      -0.296ns (2.868 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X27Y128.A1     net (fanout=3)        1.052   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X27Y128.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWID[23]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y131.A5     net (fanout=1)        0.714   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.503ns (0.737ns logic, 1.766ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Delay:                  2.753ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.422ns (Levels of Logic = 2)
  Clock Path Skew:      -0.296ns (2.868 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14
    SLICE_X27Y128.A4     net (fanout=3)        0.971   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14
    SLICE_X27Y128.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWID[23]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y131.A5     net (fanout=1)        0.714   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (0.737ns logic, 1.685ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Delay:                  2.704ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.365ns (Levels of Logic = 2)
  Clock Path Skew:      -0.304ns (2.868 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y120.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X29Y125.B6     net (fanout=3)        0.752   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X29Y125.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[25]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y131.A4     net (fanout=1)        0.938   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.675ns logic, 1.690ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Delay:                  2.682ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.343ns (Levels of Logic = 2)
  Clock Path Skew:      -0.304ns (2.868 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y120.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X27Y128.A6     net (fanout=3)        0.954   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X27Y128.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWID[23]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y131.A5     net (fanout=1)        0.714   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.675ns logic, 1.668ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay:                  2.681ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.304ns (2.868 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y120.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X27Y128.A5     net (fanout=3)        0.953   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X27Y128.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWID[23]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y131.A5     net (fanout=1)        0.714   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.675ns logic, 1.667ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay:                  2.680ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.349ns (Levels of Logic = 2)
  Clock Path Skew:      -0.296ns (2.868 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X27Y128.A3     net (fanout=3)        0.898   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X27Y128.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWID[23]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y131.A5     net (fanout=1)        0.714   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (0.737ns logic, 1.612ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Delay:                  2.564ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.233ns (Levels of Logic = 2)
  Clock Path Skew:      -0.296ns (2.868 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y122.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X29Y125.B5     net (fanout=3)        0.620   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X29Y125.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[25]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X28Y131.A4     net (fanout=1)        0.938   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.675ns logic, 1.558ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Delay:                  2.562ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.223ns (Levels of Logic = 2)
  Clock Path Skew:      -0.304ns (2.868 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y132.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X26Y132.D1     net (fanout=3)        0.712   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X26Y132.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y131.A1     net (fanout=1)        0.836   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.675ns logic, 1.548ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Delay:                  2.342ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.003ns (Levels of Logic = 2)
  Clock Path Skew:      -0.304ns (2.868 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y132.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X26Y132.D4     net (fanout=3)        0.492   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X26Y132.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X28Y131.A1     net (fanout=1)        0.836   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X28Y131.CLK    Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.675ns logic, 1.328ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 223694 paths, 0 nets, and 35976 connections

Design statistics:
   Minimum period:   9.985ns{1}   (Maximum frequency: 100.150MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 18 11:54:16 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 736 MB



