;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_1__0__MASK EQU 0x02
Pin_1__0__PC EQU CYREG_PRT2_PC1
Pin_1__0__PORT EQU 2
Pin_1__0__SHIFT EQU 1
Pin_1__AG EQU CYREG_PRT2_AG
Pin_1__AMUX EQU CYREG_PRT2_AMUX
Pin_1__BIE EQU CYREG_PRT2_BIE
Pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__BYP EQU CYREG_PRT2_BYP
Pin_1__CTL EQU CYREG_PRT2_CTL
Pin_1__DM0 EQU CYREG_PRT2_DM0
Pin_1__DM1 EQU CYREG_PRT2_DM1
Pin_1__DM2 EQU CYREG_PRT2_DM2
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__MASK EQU 0x02
Pin_1__PORT EQU 2
Pin_1__PRT EQU CYREG_PRT2_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 1
Pin_1__SLW EQU CYREG_PRT2_SLW

/* Aceptar */
Aceptar__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Aceptar__0__MASK EQU 0x02
Aceptar__0__PC EQU CYREG_PRT3_PC1
Aceptar__0__PORT EQU 3
Aceptar__0__SHIFT EQU 1
Aceptar__AG EQU CYREG_PRT3_AG
Aceptar__AMUX EQU CYREG_PRT3_AMUX
Aceptar__BIE EQU CYREG_PRT3_BIE
Aceptar__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Aceptar__BYP EQU CYREG_PRT3_BYP
Aceptar__CTL EQU CYREG_PRT3_CTL
Aceptar__DM0 EQU CYREG_PRT3_DM0
Aceptar__DM1 EQU CYREG_PRT3_DM1
Aceptar__DM2 EQU CYREG_PRT3_DM2
Aceptar__DR EQU CYREG_PRT3_DR
Aceptar__INP_DIS EQU CYREG_PRT3_INP_DIS
Aceptar__INTSTAT EQU CYREG_PICU3_INTSTAT
Aceptar__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Aceptar__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Aceptar__LCD_EN EQU CYREG_PRT3_LCD_EN
Aceptar__MASK EQU 0x02
Aceptar__PORT EQU 3
Aceptar__PRT EQU CYREG_PRT3_PRT
Aceptar__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Aceptar__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Aceptar__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Aceptar__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Aceptar__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Aceptar__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Aceptar__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Aceptar__PS EQU CYREG_PRT3_PS
Aceptar__SHIFT EQU 1
Aceptar__SLW EQU CYREG_PRT3_SLW
Aceptar__SNAP EQU CYREG_PICU3_SNAP

/* Tiempos */
Tiempos__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Tiempos__0__MASK EQU 0x01
Tiempos__0__PC EQU CYREG_PRT2_PC0
Tiempos__0__PORT EQU 2
Tiempos__0__SHIFT EQU 0
Tiempos__AG EQU CYREG_PRT2_AG
Tiempos__AMUX EQU CYREG_PRT2_AMUX
Tiempos__BIE EQU CYREG_PRT2_BIE
Tiempos__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tiempos__BYP EQU CYREG_PRT2_BYP
Tiempos__CTL EQU CYREG_PRT2_CTL
Tiempos__DM0 EQU CYREG_PRT2_DM0
Tiempos__DM1 EQU CYREG_PRT2_DM1
Tiempos__DM2 EQU CYREG_PRT2_DM2
Tiempos__DR EQU CYREG_PRT2_DR
Tiempos__INP_DIS EQU CYREG_PRT2_INP_DIS
Tiempos__INTSTAT EQU CYREG_PICU2_INTSTAT
Tiempos__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tiempos__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tiempos__LCD_EN EQU CYREG_PRT2_LCD_EN
Tiempos__MASK EQU 0x01
Tiempos__PORT EQU 2
Tiempos__PRT EQU CYREG_PRT2_PRT
Tiempos__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tiempos__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tiempos__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tiempos__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tiempos__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tiempos__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tiempos__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tiempos__PS EQU CYREG_PRT2_PS
Tiempos__SHIFT EQU 0
Tiempos__SLW EQU CYREG_PRT2_SLW
Tiempos__SNAP EQU CYREG_PICU2_SNAP

/* Timer_1 */
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* C_Negras */
C_Negras__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
C_Negras__0__MASK EQU 0x01
C_Negras__0__PC EQU CYREG_PRT0_PC0
C_Negras__0__PORT EQU 0
C_Negras__0__SHIFT EQU 0
C_Negras__AG EQU CYREG_PRT0_AG
C_Negras__AMUX EQU CYREG_PRT0_AMUX
C_Negras__BIE EQU CYREG_PRT0_BIE
C_Negras__BIT_MASK EQU CYREG_PRT0_BIT_MASK
C_Negras__BYP EQU CYREG_PRT0_BYP
C_Negras__CTL EQU CYREG_PRT0_CTL
C_Negras__DM0 EQU CYREG_PRT0_DM0
C_Negras__DM1 EQU CYREG_PRT0_DM1
C_Negras__DM2 EQU CYREG_PRT0_DM2
C_Negras__DR EQU CYREG_PRT0_DR
C_Negras__INP_DIS EQU CYREG_PRT0_INP_DIS
C_Negras__INTSTAT EQU CYREG_PICU0_INTSTAT
C_Negras__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
C_Negras__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
C_Negras__LCD_EN EQU CYREG_PRT0_LCD_EN
C_Negras__MASK EQU 0x01
C_Negras__PORT EQU 0
C_Negras__PRT EQU CYREG_PRT0_PRT
C_Negras__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
C_Negras__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
C_Negras__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
C_Negras__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
C_Negras__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
C_Negras__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
C_Negras__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
C_Negras__PS EQU CYREG_PRT0_PS
C_Negras__SHIFT EQU 0
C_Negras__SLW EQU CYREG_PRT0_SLW
C_Negras__SNAP EQU CYREG_PICU0_SNAP

/* N_Negras */
N_Negras__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
N_Negras__0__MASK EQU 0x01
N_Negras__0__PC EQU CYREG_IO_PC_PRT15_PC0
N_Negras__0__PORT EQU 15
N_Negras__0__SHIFT EQU 0
N_Negras__AG EQU CYREG_PRT15_AG
N_Negras__AMUX EQU CYREG_PRT15_AMUX
N_Negras__BIE EQU CYREG_PRT15_BIE
N_Negras__BIT_MASK EQU CYREG_PRT15_BIT_MASK
N_Negras__BYP EQU CYREG_PRT15_BYP
N_Negras__CTL EQU CYREG_PRT15_CTL
N_Negras__DM0 EQU CYREG_PRT15_DM0
N_Negras__DM1 EQU CYREG_PRT15_DM1
N_Negras__DM2 EQU CYREG_PRT15_DM2
N_Negras__DR EQU CYREG_PRT15_DR
N_Negras__INP_DIS EQU CYREG_PRT15_INP_DIS
N_Negras__INTSTAT EQU CYREG_PICU15_INTSTAT
N_Negras__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
N_Negras__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
N_Negras__LCD_EN EQU CYREG_PRT15_LCD_EN
N_Negras__MASK EQU 0x01
N_Negras__PORT EQU 15
N_Negras__PRT EQU CYREG_PRT15_PRT
N_Negras__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
N_Negras__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
N_Negras__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
N_Negras__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
N_Negras__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
N_Negras__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
N_Negras__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
N_Negras__PS EQU CYREG_PRT15_PS
N_Negras__SHIFT EQU 0
N_Negras__SLW EQU CYREG_PRT15_SLW
N_Negras__SNAP EQU CYREG_PICU_15_SNAP_15

/* B_Blancas */
B_Blancas__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
B_Blancas__0__MASK EQU 0x80
B_Blancas__0__PC EQU CYREG_PRT12_PC7
B_Blancas__0__PORT EQU 12
B_Blancas__0__SHIFT EQU 7
B_Blancas__AG EQU CYREG_PRT12_AG
B_Blancas__BIE EQU CYREG_PRT12_BIE
B_Blancas__BIT_MASK EQU CYREG_PRT12_BIT_MASK
B_Blancas__BYP EQU CYREG_PRT12_BYP
B_Blancas__DM0 EQU CYREG_PRT12_DM0
B_Blancas__DM1 EQU CYREG_PRT12_DM1
B_Blancas__DM2 EQU CYREG_PRT12_DM2
B_Blancas__DR EQU CYREG_PRT12_DR
B_Blancas__INP_DIS EQU CYREG_PRT12_INP_DIS
B_Blancas__INTSTAT EQU CYREG_PICU12_INTSTAT
B_Blancas__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
B_Blancas__MASK EQU 0x80
B_Blancas__PORT EQU 12
B_Blancas__PRT EQU CYREG_PRT12_PRT
B_Blancas__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
B_Blancas__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
B_Blancas__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
B_Blancas__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
B_Blancas__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
B_Blancas__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
B_Blancas__PS EQU CYREG_PRT12_PS
B_Blancas__SHIFT EQU 7
B_Blancas__SIO_CFG EQU CYREG_PRT12_SIO_CFG
B_Blancas__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
B_Blancas__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
B_Blancas__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
B_Blancas__SLW EQU CYREG_PRT12_SLW
B_Blancas__SNAP EQU CYREG_PICU12_SNAP

/* C_Blancas */
C_Blancas__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
C_Blancas__0__MASK EQU 0x10
C_Blancas__0__PC EQU CYREG_PRT1_PC4
C_Blancas__0__PORT EQU 1
C_Blancas__0__SHIFT EQU 4
C_Blancas__AG EQU CYREG_PRT1_AG
C_Blancas__AMUX EQU CYREG_PRT1_AMUX
C_Blancas__BIE EQU CYREG_PRT1_BIE
C_Blancas__BIT_MASK EQU CYREG_PRT1_BIT_MASK
C_Blancas__BYP EQU CYREG_PRT1_BYP
C_Blancas__CTL EQU CYREG_PRT1_CTL
C_Blancas__DM0 EQU CYREG_PRT1_DM0
C_Blancas__DM1 EQU CYREG_PRT1_DM1
C_Blancas__DM2 EQU CYREG_PRT1_DM2
C_Blancas__DR EQU CYREG_PRT1_DR
C_Blancas__INP_DIS EQU CYREG_PRT1_INP_DIS
C_Blancas__INTSTAT EQU CYREG_PICU1_INTSTAT
C_Blancas__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
C_Blancas__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
C_Blancas__LCD_EN EQU CYREG_PRT1_LCD_EN
C_Blancas__MASK EQU 0x10
C_Blancas__PORT EQU 1
C_Blancas__PRT EQU CYREG_PRT1_PRT
C_Blancas__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
C_Blancas__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
C_Blancas__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
C_Blancas__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
C_Blancas__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
C_Blancas__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
C_Blancas__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
C_Blancas__PS EQU CYREG_PRT1_PS
C_Blancas__SHIFT EQU 4
C_Blancas__SLW EQU CYREG_PRT1_SLW
C_Blancas__SNAP EQU CYREG_PICU1_SNAP

/* Lcd_Juego */
Lcd_Juego_LCDPort__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Lcd_Juego_LCDPort__0__MASK EQU 0x01
Lcd_Juego_LCDPort__0__PC EQU CYREG_PRT12_PC0
Lcd_Juego_LCDPort__0__PORT EQU 12
Lcd_Juego_LCDPort__0__SHIFT EQU 0
Lcd_Juego_LCDPort__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
Lcd_Juego_LCDPort__1__MASK EQU 0x02
Lcd_Juego_LCDPort__1__PC EQU CYREG_PRT12_PC1
Lcd_Juego_LCDPort__1__PORT EQU 12
Lcd_Juego_LCDPort__1__SHIFT EQU 1
Lcd_Juego_LCDPort__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
Lcd_Juego_LCDPort__2__MASK EQU 0x04
Lcd_Juego_LCDPort__2__PC EQU CYREG_PRT12_PC2
Lcd_Juego_LCDPort__2__PORT EQU 12
Lcd_Juego_LCDPort__2__SHIFT EQU 2
Lcd_Juego_LCDPort__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
Lcd_Juego_LCDPort__3__MASK EQU 0x08
Lcd_Juego_LCDPort__3__PC EQU CYREG_PRT12_PC3
Lcd_Juego_LCDPort__3__PORT EQU 12
Lcd_Juego_LCDPort__3__SHIFT EQU 3
Lcd_Juego_LCDPort__4__INTTYPE EQU CYREG_PICU12_INTTYPE4
Lcd_Juego_LCDPort__4__MASK EQU 0x10
Lcd_Juego_LCDPort__4__PC EQU CYREG_PRT12_PC4
Lcd_Juego_LCDPort__4__PORT EQU 12
Lcd_Juego_LCDPort__4__SHIFT EQU 4
Lcd_Juego_LCDPort__5__INTTYPE EQU CYREG_PICU12_INTTYPE5
Lcd_Juego_LCDPort__5__MASK EQU 0x20
Lcd_Juego_LCDPort__5__PC EQU CYREG_PRT12_PC5
Lcd_Juego_LCDPort__5__PORT EQU 12
Lcd_Juego_LCDPort__5__SHIFT EQU 5
Lcd_Juego_LCDPort__6__INTTYPE EQU CYREG_PICU12_INTTYPE6
Lcd_Juego_LCDPort__6__MASK EQU 0x40
Lcd_Juego_LCDPort__6__PC EQU CYREG_PRT12_PC6
Lcd_Juego_LCDPort__6__PORT EQU 12
Lcd_Juego_LCDPort__6__SHIFT EQU 6
Lcd_Juego_LCDPort__AG EQU CYREG_PRT12_AG
Lcd_Juego_LCDPort__BIE EQU CYREG_PRT12_BIE
Lcd_Juego_LCDPort__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Lcd_Juego_LCDPort__BYP EQU CYREG_PRT12_BYP
Lcd_Juego_LCDPort__DM0 EQU CYREG_PRT12_DM0
Lcd_Juego_LCDPort__DM1 EQU CYREG_PRT12_DM1
Lcd_Juego_LCDPort__DM2 EQU CYREG_PRT12_DM2
Lcd_Juego_LCDPort__DR EQU CYREG_PRT12_DR
Lcd_Juego_LCDPort__INP_DIS EQU CYREG_PRT12_INP_DIS
Lcd_Juego_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Lcd_Juego_LCDPort__MASK EQU 0x7F
Lcd_Juego_LCDPort__PORT EQU 12
Lcd_Juego_LCDPort__PRT EQU CYREG_PRT12_PRT
Lcd_Juego_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Lcd_Juego_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Lcd_Juego_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Lcd_Juego_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Lcd_Juego_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Lcd_Juego_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Lcd_Juego_LCDPort__PS EQU CYREG_PRT12_PS
Lcd_Juego_LCDPort__SHIFT EQU 0
Lcd_Juego_LCDPort__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Lcd_Juego_LCDPort__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Lcd_Juego_LCDPort__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Lcd_Juego_LCDPort__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Lcd_Juego_LCDPort__SLW EQU CYREG_PRT12_SLW

/* isr_Timer */
isr_Timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Timer__INTC_MASK EQU 0x20000
isr_Timer__INTC_NUMBER EQU 17
isr_Timer__INTC_PRIOR_NUM EQU 7
isr_Timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_Timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Negras */
isr_Negras__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Negras__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Negras__INTC_MASK EQU 0x10
isr_Negras__INTC_NUMBER EQU 4
isr_Negras__INTC_PRIOR_NUM EQU 7
isr_Negras__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_Negras__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Negras__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Aceptar */
isr_Aceptar__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Aceptar__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Aceptar__INTC_MASK EQU 0x80
isr_Aceptar__INTC_NUMBER EQU 7
isr_Aceptar__INTC_PRIOR_NUM EQU 7
isr_Aceptar__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_Aceptar__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Aceptar__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Blancas */
isr_Blancas__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Blancas__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Blancas__INTC_MASK EQU 0x20
isr_Blancas__INTC_NUMBER EQU 5
isr_Blancas__INTC_PRIOR_NUM EQU 7
isr_Blancas__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_Blancas__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Blancas__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Tiempos */
isr_Tiempos__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Tiempos__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Tiempos__INTC_MASK EQU 0x40
isr_Tiempos__INTC_NUMBER EQU 6
isr_Tiempos__INTC_PRIOR_NUM EQU 7
isr_Tiempos__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_Tiempos__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Tiempos__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

/* isr_N_Negras */
isr_N_Negras__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_N_Negras__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_N_Negras__INTC_MASK EQU 0x1000
isr_N_Negras__INTC_NUMBER EQU 12
isr_N_Negras__INTC_PRIOR_NUM EQU 7
isr_N_Negras__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
isr_N_Negras__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_N_Negras__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_B_Blancas */
isr_B_Blancas__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_B_Blancas__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_B_Blancas__INTC_MASK EQU 0x800
isr_B_Blancas__INTC_NUMBER EQU 11
isr_B_Blancas__INTC_PRIOR_NUM EQU 7
isr_B_Blancas__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_B_Blancas__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_B_Blancas__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00020000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
