SCHM0103

HEADER
{
 FREEID 35750
 VARIABLES
 {
  #ARCHITECTURE="strct"
  #BLOCKTABLE_FILE="#BR.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="openMAC_DMAmaster"
  #LANGUAGE="VHDL"
  AUTHOR="Unknown"
  COMPANY="Unknown"
  CREATIONDATE="8/3/2011"
  PAGECOUNT="6"
  TITLE="openMAC_DMAmaster"
 }
 SYMBOL "#default" "slow2fastSync" "slow2fastSync"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="doSync_g:BOOLEAN:=TRUE"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1312900827"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,240)
    FREEID 14
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,92,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (108,30,175,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,79,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,77,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,79,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,77,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dataSrc"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dataDst"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clkSrc"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rstSrc"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clkDst"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rstDst"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "OpenMAC_DMAFifo" "OpenMAC_DMAFifo"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="fifo_data_width_g:NATURAL:=16"
    #GENERIC1="fifo_word_size_g:NATURAL:=32"
    #GENERIC2="fifo_word_size_log2_g:NATURAL:=5"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1312374300"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,640,360)
    FREEID 46
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-8,620,346)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,57,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,78,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,80,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,83,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,85,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,288,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (354,270,615,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (533,110,615,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (561,150,615,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (291,30,615,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (531,190,615,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (559,230,615,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (289,70,615,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="aclr"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_req"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_req"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_data(fifo_data_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (640,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_data(fifo_data_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (640,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_empty"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (640,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_full"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (640,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_usedw(fifo_word_size_log2_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (640,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_empty"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (640,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_full"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (640,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_usedw(fifo_word_size_log2_g-1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "dma_handler" "dma_handler"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="gen_rx_fifo_g:BOOLEAN:=true"
    #GENERIC1="gen_tx_fifo_g:BOOLEAN:=true"
    #GENERIC2="dma_highadr_g:INTEGER:=31"
    #GENERIC3="tx_fifo_word_size_log2_g:NATURAL:=5"
    #GENERIC4="rx_fifo_word_size_log2_g:NATURAL:=5"
    #GENERIC5="gen_dma_observer_g:BOOLEAN:=true"
    #LANGUAGE="VHDL"
    #MODIFIED="1334645571"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,580,980)
    FREEID 199
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-4,560,958)
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,28,107,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,68,57,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,128,142,152)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,168,143,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,228,140,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 56
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,268,141,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 62
    }
    TEXT  69, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,328,282,352)
     ALIGN 4
     MARGINS (1,1)
     PARENT 68
    }
    TEXT  81, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,448,131,472)
     ALIGN 4
     MARGINS (1,1)
     PARENT 80
    }
    TEXT  93, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,528,132,552)
     ALIGN 4
     MARGINS (1,1)
     PARENT 92
    }
    TEXT  99, 0, 0
    {
     TEXT "$#NAME"
     RECT (468,28,546,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 98
    }
    TEXT  111, 0, 0
    {
     TEXT "$#NAME"
     RECT (463,128,546,152)
     ALIGN 6
     MARGINS (1,1)
     PARENT 110
    }
    TEXT  123, 0, 0
    {
     TEXT "$#NAME"
     RECT (172,168,546,192)
     ALIGN 6
     MARGINS (1,1)
     PARENT 122
    }
    TEXT  129, 0, 0
    {
     TEXT "$#NAME"
     RECT (439,208,546,232)
     ALIGN 6
     MARGINS (1,1)
     PARENT 128
    }
    TEXT  135, 0, 0
    {
     TEXT "$#NAME"
     RECT (467,248,546,272)
     ALIGN 6
     MARGINS (1,1)
     PARENT 134
    }
    TEXT  141, 0, 0
    {
     TEXT "$#NAME"
     RECT (464,568,546,592)
     ALIGN 6
     MARGINS (1,1)
     PARENT 140
    }
    TEXT  147, 0, 0
    {
     TEXT "$#NAME"
     RECT (436,528,546,552)
     ALIGN 6
     MARGINS (1,1)
     PARENT 146
    }
    TEXT  153, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,488,546,512)
     ALIGN 6
     MARGINS (1,1)
     PARENT 152
    }
    TEXT  159, 0, 0
    {
     TEXT "$#NAME"
     RECT (460,448,546,472)
     ALIGN 6
     MARGINS (1,1)
     PARENT 158
    }
    TEXT  165, 0, 0
    {
     TEXT "$#NAME"
     RECT (488,388,546,412)
     ALIGN 6
     MARGINS (1,1)
     PARENT 164
    }
    TEXT  171, 0, 0
    {
     TEXT "$#NAME"
     RECT (465,348,546,372)
     ALIGN 6
     MARGINS (1,1)
     PARENT 170
    }
    TEXT  181, 0, 0
    {
     TEXT "$#NAME"
     RECT (270,650,555,674)
     ALIGN 6
     MARGINS (1,1)
     PARENT 180
    }
    TEXT  183, 0, 0
    {
     TEXT "$#NAME"
     RECT (392,710,555,734)
     ALIGN 6
     MARGINS (1,1)
     PARENT 182
    }
    TEXT  185, 0, 0
    {
     TEXT "$#NAME"
     RECT (394,750,555,774)
     ALIGN 6
     MARGINS (1,1)
     PARENT 184
    }
    TEXT  187, 0, 0
    {
     TEXT "$#NAME"
     RECT (454,790,555,814)
     ALIGN 6
     MARGINS (1,1)
     PARENT 186
    }
    TEXT  189, 0, 0
    {
     TEXT "$#NAME"
     RECT (452,830,555,854)
     ALIGN 6
     MARGINS (1,1)
     PARENT 188
    }
    TEXT  191, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,610,185,634)
     ALIGN 4
     MARGINS (1,1)
     PARENT 190
    }
    TEXT  193, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,870,178,894)
     ALIGN 4
     MARGINS (1,1)
     PARENT 192
    }
    TEXT  195, 0, 0
    {
     TEXT "$#NAME"
     RECT (365,870,555,894)
     ALIGN 6
     MARGINS (1,1)
     PARENT 194
    }
    TEXT  197, 0, 0
    {
     TEXT "$#NAME"
     RECT (435,910,555,934)
     ALIGN 6
     MARGINS (1,1)
     PARENT 196
    }
    PIN  26, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="dma_clk"
      #NUMBER="1"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="rst"
      #NUMBER="2"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="dma_req_wr"
      #NUMBER="3"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="Out"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="dma_ack_wr"
      #NUMBER="4"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="dma_req_rd"
      #NUMBER="5"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="Out"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="dma_ack_rd"
      #NUMBER="6"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  68, 0, 0
    {
     COORD (0,340)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LABEL="Bus In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="dma_addr(dma_highadr_g:1)"
      #NUMBER="7"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  80, 0, 0
    {
     COORD (0,460)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="mac_tx_off"
      #NUMBER="9"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  92, 0, 0
    {
     COORD (0,540)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="mac_rx_off"
      #NUMBER="11"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  98, 0, 0
    {
     COORD (580,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="tx_rd_clk"
      #NUMBER="12"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  110, 0, 0
    {
     COORD (580,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="Out"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="tx_rd_req"
      #NUMBER="13"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  122, 0, 0
    {
     COORD (580,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LABEL="Bus In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="tx_rd_usedw(tx_fifo_word_size_log2_g-1:0)"
      #NUMBER="14"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  128, 0, 0
    {
     COORD (580,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="tx_rd_empty"
      #NUMBER="15"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  134, 0, 0
    {
     COORD (580,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="tx_rd_full"
      #NUMBER="16"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  140, 0, 0
    {
     COORD (580,580)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="rx_wr_full"
      #NUMBER="17"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  146, 0, 0
    {
     COORD (580,540)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="rx_wr_empty"
      #NUMBER="18"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  152, 0, 0
    {
     COORD (580,500)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LABEL="Bus In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="rx_wr_usedw(rx_fifo_word_size_log2_g-1:0)"
      #NUMBER="19"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  158, 0, 0
    {
     COORD (580,460)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="rx_wr_req"
      #NUMBER="20"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  164, 0, 0
    {
     COORD (580,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="rx_aclr"
      #NUMBER="21"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  170, 0, 0
    {
     COORD (580,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="rx_wr_clk"
      #NUMBER="22"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  180, 0, 0
    {
     COORD (580,660)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_addr_out(dma_highadr_g:1)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  182, 0, 0
    {
     COORD (580,720)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_new_addr_wr"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  184, 0, 0
    {
     COORD (580,760)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_new_addr_rd"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  186, 0, 0
    {
     COORD (580,800)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_rd_err"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  188, 0, 0
    {
     COORD (580,840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_wr_err"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  190, 0, 0
    {
     COORD (0,620)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_req_overflow"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  192, 0, 0
    {
     COORD (0,880)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_rd_len(11:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  194, 0, 0
    {
     COORD (580,880)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_rd_len_out(11:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  196, 0, 0
    {
     COORD (580,920)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_new_len"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "master_handler" "master_handler"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="dma_highadr_g:INTEGER:=31"
    #GENERIC1="gen_tx_fifo_g:BOOLEAN:=true"
    #GENERIC2="tx_fifo_word_size_log2_g:NATURAL:=5"
    #GENERIC3="gen_rx_fifo_g:BOOLEAN:=true"
    #GENERIC4="rx_fifo_word_size_log2_g:NATURAL:=5"
    #GENERIC5="m_burstcount_width_g:INTEGER:=4"
    #GENERIC6="m_rx_burst_size_g:INTEGER:=16"
    #GENERIC7="m_tx_burst_size_g:INTEGER:=16"
    #GENERIC8="m_burst_wr_const_g:BOOLEAN:=true"
    #GENERIC9="fifo_data_width_g:INTEGER:=16"
    #LANGUAGE="VHDL"
    #MODIFIED="1334645777"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,540,860)
    FREEID 245
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-14,520,840)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,28,86,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,68,57,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  75, 0, 0
    {
     TEXT "$#NAME"
     RECT (426,28,506,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 74
    }
    TEXT  99, 0, 0
    {
     TEXT "$#NAME"
     RECT (449,68,506,92)
     ALIGN 6
     MARGINS (1,1)
     PARENT 98
    }
    TEXT  105, 0, 0
    {
     TEXT "$#NAME"
     RECT (421,128,506,152)
     ALIGN 6
     MARGINS (1,1)
     PARENT 104
    }
    TEXT  117, 0, 0
    {
     TEXT "$#NAME"
     RECT (397,208,506,232)
     ALIGN 6
     MARGINS (1,1)
     PARENT 116
    }
    TEXT  123, 0, 0
    {
     TEXT "$#NAME"
     RECT (425,248,506,272)
     ALIGN 6
     MARGINS (1,1)
     PARENT 122
    }
    TEXT  129, 0, 0
    {
     TEXT "$#NAME"
     RECT (427,328,506,352)
     ALIGN 6
     MARGINS (1,1)
     PARENT 128
    }
    TEXT  141, 0, 0
    {
     TEXT "$#NAME"
     RECT (422,428,506,452)
     ALIGN 6
     MARGINS (1,1)
     PARENT 140
    }
    TEXT  153, 0, 0
    {
     TEXT "$#NAME"
     RECT (398,508,506,532)
     ALIGN 6
     MARGINS (1,1)
     PARENT 152
    }
    TEXT  159, 0, 0
    {
     TEXT "$#NAME"
     RECT (426,548,506,572)
     ALIGN 6
     MARGINS (1,1)
     PARENT 158
    }
    TEXT  165, 0, 0
    {
     TEXT "$#NAME"
     RECT (130,168,506,192)
     ALIGN 6
     MARGINS (1,1)
     PARENT 164
    }
    TEXT  171, 0, 0
    {
     TEXT "$#NAME"
     RECT (130,468,506,492)
     ALIGN 6
     MARGINS (1,1)
     PARENT 170
    }
    TEXT  177, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,128,102,152)
     ALIGN 4
     MARGINS (1,1)
     PARENT 176
    }
    TEXT  183, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,168,101,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 182
    }
    TEXT  189, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,208,159,232)
     ALIGN 4
     MARGINS (1,1)
     PARENT 188
    }
    TEXT  195, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,248,175,272)
     ALIGN 4
     MARGINS (1,1)
     PARENT 194
    }
    TEXT  201, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,328,292,352)
     ALIGN 4
     MARGINS (1,1)
     PARENT 200
    }
    TEXT  207, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,368,367,392)
     ALIGN 4
     MARGINS (1,1)
     PARENT 206
    }
    TEXT  213, 0, 0
    {
     TEXT "$#NAME"
     RECT (34,408,387,432)
     ALIGN 4
     MARGINS (1,1)
     PARENT 212
    }
    TEXT  219, 0, 0
    {
     TEXT "$#NAME"
     RECT (352,650,515,674)
     ALIGN 6
     MARGINS (1,1)
     PARENT 218
     ORIENTATION 2
    }
    TEXT  221, 0, 0
    {
     TEXT "$#NAME"
     RECT (354,690,515,714)
     ALIGN 6
     MARGINS (1,1)
     PARENT 220
     ORIENTATION 2
    }
    TEXT  229, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,630,122,654)
     ALIGN 4
     MARGINS (1,1)
     PARENT 228
    }
    TEXT  233, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,710,123,734)
     ALIGN 4
     MARGINS (1,1)
     PARENT 232
    }
    TEXT  237, 0, 0
    {
     TEXT "$#NAME"
     RECT (242,610,515,634)
     ALIGN 6
     MARGINS (1,1)
     PARENT 236
     ORIENTATION 2
    }
    TEXT  239, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,450,395,474)
     ALIGN 4
     MARGINS (1,1)
     PARENT 238
     ORIENTATION 2
    }
    TEXT  241, 0, 0
    {
     TEXT "$#NAME"
     RECT (362,790,515,814)
     ALIGN 6
     MARGINS (1,1)
     PARENT 240
     ORIENTATION 2
    }
    TEXT  243, 0, 0
    {
     TEXT "$#NAME"
     RECT (367,750,515,774)
     ALIGN 6
     MARGINS (1,1)
     PARENT 242
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="m_clk"
      #NUMBER="1"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="rst"
      #NUMBER="2"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  74, 0, 0
    {
     COORD (540,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="tx_wr_clk"
      #NUMBER="10"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  98, 0, 0
    {
     COORD (540,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="Out"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="tx_aclr"
      #NUMBER="13"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  104, 0, 0
    {
     COORD (540,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="Out"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="tx_wr_req"
      #NUMBER="14"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  116, 0, 0
    {
     COORD (540,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="tx_wr_empty"
      #NUMBER="15"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  122, 0, 0
    {
     COORD (540,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="tx_wr_full"
      #NUMBER="16"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  128, 0, 0
    {
     COORD (540,340)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="rx_rd_clk"
      #NUMBER="17"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  140, 0, 0
    {
     COORD (540,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LABEL="Out"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="rx_rd_req"
      #NUMBER="18"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  152, 0, 0
    {
     COORD (540,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="rx_rd_empty"
      #NUMBER="19"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  158, 0, 0
    {
     COORD (540,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="rx_rd_full"
      #NUMBER="20"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  164, 0, 0
    {
     COORD (540,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LABEL="Bus In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="tx_wr_usedw(tx_fifo_word_size_log2_g-1:0)"
      #NUMBER="21"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  170, 0, 0
    {
     COORD (540,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LABEL="Bus In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="rx_rd_usedw(rx_fifo_word_size_log2_g-1:0)"
      #NUMBER="22"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  176, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_write"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  182, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_read"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  188, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_waitrequest"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  194, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_readdatavalid"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  200, 0, 0
    {
     COORD (0,340)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="m_address(dma_highadr_g:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  206, 0, 0
    {
     COORD (0,380)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="m_byteenable(fifo_data_width_g/8-1:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  212, 0, 0
    {
     COORD (0,420)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="m_burstcount(m_burstcount_width_g-1:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (64,92,92)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  218, 0, 0
    {
     COORD (540,660)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_new_addr_wr"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  220, 0, 0
    {
     COORD (540,700)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_new_addr_rd"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  228, 0, 0
    {
     COORD (0,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_tx_off"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  232, 0, 0
    {
     COORD (0,720)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="mac_rx_off"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  236, 0, 0
    {
     COORD (540,620)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_addr_in(dma_highadr_g:1)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  238, 0, 0
    {
     COORD (0,460)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="m_burstcounter(m_burstcount_width_g-1:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  240, 0, 0
    {
     COORD (540,800)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_len_rd(11:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  242, 0, 0
    {
     COORD (540,760)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dma_new_len_rd"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  INSTANCE  26, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="rst"
    #SYMBOL="Input"
   }
   COORD (680,920)
  }
  TEXT  27, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (594,903,629,938)
   ALIGN 6
   MARGINS (1,1)
   PARENT 26
  }
  VHDLDESIGNUNITHDR  69, 1, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"--\n"+
"-- This is the toplevel of the openMAC DMA master component.\n"+
"-- It introduces a generic master device applying burst transfers for\n"+
"-- RX and TX packet data transfers via a common bus.\n"+
"--\n"+
"-------------------------------------------------------------------------------\n"+
"--\n"+
"-- 2011-08-03\tV0.01\tzelenkaj\tFirst version\n"+
"-- 2011-10-13\tV0.02\tzelenkaj\tchanged names of instances\n"+
"-- 2011-11-28\tV0.03\tzelenkaj\tAdded DMA observer\n"+
"-- 2011-11-29\tV0.04\tzelenkaj\tChanged clkXing of Dma Addr\n"+
"-- 2011-11-30\tV0.05\tzelenkaj\tAdded generic for DMA observer\n"+
"-- 2011-12-02\tV0.06\tzelenkaj\tAdded Dma Req Overflow\n"+
"-- 2011-12-05\tV0.07\tzelenkaj\tReduced Dma Req overflow \n"+
"-- 2012-03-21   V0.10   zelenkaj   Fixed 32 bit FIFO to support openMAC endian\n"+
"-- 2012-04-17   V0.11   zelenkaj   Added forwarding of DMA read length\n"+
"--\n"+
"-------------------------------------------------------------------------------\n"+
"\n"+
"library ieee;\n"+
"use ieee.std_logic_1164.all;\n"+
"use ieee.std_logic_arith.all;\n"+
"use ieee.std_logic_unsigned.all;\n"+
"use ieee.math_real.log2;\n"+
"use ieee.math_real.ceil;"
   RECT (900,260,2380,560)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Courier New")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   UPDATE 0
   CORNER 10
  }
  ARCHITECTUREDECLARATIONS  118, 0, 0
  {
   LABEL "Architecture declarations"
   TEXT 
"--constants\n"+
"constant tx_fifo_word_size_c : natural := natural(tx_fifo_word_size_g);\n"+
"constant tx_fifo_word_size_log2_c : natural := natural(ceil(log2(real(tx_fifo_word_size_c))));\n"+
"constant rx_fifo_word_size_c : natural := natural(rx_fifo_word_size_g);\n"+
"constant rx_fifo_word_size_log2_c : natural := natural(ceil(log2(real(rx_fifo_word_size_c))));"
   RECT (900,640,2140,860)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  951, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="mac_tx_off"
    #SYMBOL="Input"
   }
   COORD (680,1280)
   VERTEXES ( (2,20322) )
  }
  TEXT  952, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (486,1263,629,1298)
   ALIGN 6
   MARGINS (1,1)
   PARENT 951
  }
  INSTANCE  961, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="mac_rx_off"
    #SYMBOL="Input"
   }
   COORD (680,1620)
   VERTEXES ( (2,28083) )
  }
  TEXT  962, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (484,1603,629,1638)
   ALIGN 6
   MARGINS (1,1)
   PARENT 961
  }
  NET WIRE  15064, 0, 0
  {
   VARIABLES
   {
    #NAME="m_mac_tx_off"
   }
  }
  NET WIRE  15070, 0, 0
  {
   VARIABLES
   {
    #NAME="m_mac_rx_off"
   }
  }
  TEXT  15196, 0, 0
  {
   TEXT "$#NAME"
   RECT (1145,1251,1296,1280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 20328
  }
  TEXT  15264, 0, 0
  {
   TEXT "$#NAME"
   RECT (1144,1591,1296,1620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28084
  }
  NET WIRE  19399, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  NET WIRE  19430, 0, 0
  {
   VARIABLES
   {
    #NAME="m_clk"
   }
  }
  NET WIRE  19431, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_clk"
   }
  }
  INSTANCE  19995, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="slow2fastSync"
    #LIBRARY="#default"
    #REFERENCE="sync1"
    #SYMBOL="slow2fastSync"
   }
   COORD (920,1240)
   VERTEXES ( (2,20321), (6,20295), (8,20297), (10,20299), (12,20301), (4,20281) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  20000, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (920,1204,997,1239)
   ALIGN 8
   MARGINS (1,1)
   PARENT 19995
  }
  TEXT  20001, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (920,1480,1107,1515)
   MARGINS (1,1)
   PARENT 19995
  }
  TEXT  20002, 0, 0
  {
   TEXT "$#NAME"
   RECT (804,1290,896,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 20335
  }
  TEXT  20004, 0, 0
  {
   TEXT "$#NAME"
   RECT (836,1330,865,1359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 20336
  }
  TEXT  20006, 0, 0
  {
   TEXT "$#NAME"
   RECT (818,1370,883,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 20337
  }
  TEXT  20008, 0, 0
  {
   TEXT "$#NAME"
   RECT (836,1410,865,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 20338
  }
  INSTANCE  20059, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="slow2fastSync"
    #LIBRARY="#default"
    #REFERENCE="sync2"
    #SYMBOL="slow2fastSync"
   }
   COORD (920,1580)
   VERTEXES ( (2,28082), (6,28074), (8,28076), (10,28078), (12,28080), (4,28072) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  20064, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (920,1544,997,1579)
   ALIGN 8
   MARGINS (1,1)
   PARENT 20059
  }
  TEXT  20065, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (920,1820,1107,1855)
   MARGINS (1,1)
   PARENT 20059
  }
  TEXT  20066, 0, 0
  {
   TEXT "$#NAME"
   RECT (804,1630,896,1659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28085
  }
  TEXT  20068, 0, 0
  {
   TEXT "$#NAME"
   RECT (836,1670,865,1699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28086
  }
  TEXT  20070, 0, 0
  {
   TEXT "$#NAME"
   RECT (818,1710,883,1739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28087
  }
  TEXT  20072, 0, 0
  {
   TEXT "$#NAME"
   RECT (836,1750,865,1779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 28088
  }
  NET WIRE  20099, 0, 0
  NET WIRE  20117, 0, 0
  VTX  20281, 0, 0
  {
   COORD (1120,1280)
  }
  VTX  20282, 0, 0
  {
   COORD (1320,1280)
  }
  VTX  20295, 0, 0
  {
   COORD (920,1320)
  }
  VTX  20296, 0, 0
  {
   COORD (780,1320)
  }
  VTX  20297, 0, 0
  {
   COORD (920,1360)
  }
  VTX  20298, 0, 0
  {
   COORD (780,1360)
  }
  VTX  20299, 0, 0
  {
   COORD (920,1400)
  }
  VTX  20300, 0, 0
  {
   COORD (780,1400)
  }
  VTX  20301, 0, 0
  {
   COORD (920,1440)
  }
  VTX  20302, 0, 0
  {
   COORD (780,1440)
  }
  VTX  20321, 0, 0
  {
   COORD (920,1280)
  }
  VTX  20322, 0, 0
  {
   COORD (680,1280)
  }
  WIRE  20328, 0, 0
  {
   NET 15064
   VTX 20281, 20282
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  20335, 0, 0
  {
   NET 19431
   VTX 20295, 20296
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  20336, 0, 0
  {
   NET 19399
   VTX 20297, 20298
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  20337, 0, 0
  {
   NET 19430
   VTX 20299, 20300
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  20338, 0, 0
  {
   NET 19399
   VTX 20301, 20302
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  20348, 0, 0
  {
   NET 20117
   VTX 20321, 20322
  }
  VTX  28072, 0, 0
  {
   COORD (1120,1620)
  }
  VTX  28073, 0, 0
  {
   COORD (1320,1620)
  }
  VTX  28074, 0, 0
  {
   COORD (920,1660)
  }
  VTX  28075, 0, 0
  {
   COORD (780,1660)
  }
  VTX  28076, 0, 0
  {
   COORD (920,1700)
  }
  VTX  28077, 0, 0
  {
   COORD (780,1700)
  }
  VTX  28078, 0, 0
  {
   COORD (920,1740)
  }
  VTX  28079, 0, 0
  {
   COORD (780,1740)
  }
  VTX  28080, 0, 0
  {
   COORD (920,1780)
  }
  VTX  28081, 0, 0
  {
   COORD (780,1780)
  }
  VTX  28082, 0, 0
  {
   COORD (920,1620)
  }
  VTX  28083, 0, 0
  {
   COORD (680,1620)
  }
  WIRE  28084, 0, 0
  {
   NET 15070
   VTX 28072, 28073
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28085, 0, 0
  {
   NET 19431
   VTX 28074, 28075
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28086, 0, 0
  {
   NET 19399
   VTX 28076, 28077
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28087, 0, 0
  {
   NET 19430
   VTX 28078, 28079
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28088, 0, 0
  {
   NET 19399
   VTX 28080, 28081
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  28089, 0, 0
  {
   NET 20099
   VTX 28082, 28083
  }
  GENERIC  34781, 0, 0
  {
   LABEL "Generic"
   TEXT 
"simulate : boolean := false;\n"+
"dma_highadr_g : integer := 31;\n"+
"gen_tx_fifo_g : boolean := true;\n"+
"gen_rx_fifo_g : boolean := true;\n"+
"m_burstcount_width_g : integer := 4;\n"+
"m_burstcount_const_g : boolean := true;\n"+
"m_tx_burst_size_g : integer := 16;\n"+
"m_rx_burst_size_g : integer := 16;\n"+
"tx_fifo_word_size_g : integer := 32;\n"+
"rx_fifo_word_size_g : integer := 32;\n"+
"fifo_data_width_g : integer := 16;\n"+
"gen_dma_observer_g : boolean := true;\n"+
""
   RECT (1760,1060,2380,1520)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
 }
 
}

PAGE "16 bit FIFO"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  196, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="OpenMAC_DMAFifo"
    #GENERIC0="fifo_word_size_log2_g : NATURAL := tx_fifo_word_size_log2_c"
    #GENERIC1="fifo_word_size_g : NATURAL := tx_fifo_word_size_c"
    #GENERIC2="fifo_data_width_g : NATURAL := fifo_data_width_g"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="TX_FIFO_16"
    #SYMBOL="OpenMAC_DMAFifo"
   }
   COORD (1300,400)
   VERTEXES ( (2,25377), (22,25379), (24,25381), (26,25383), (28,25385), (38,25390), (44,25396), (34,25386), (36,25388), (40,25392), (42,25394), (32,25426), (30,26559) )
   PINPROP 30,"#PIN_STATE","0"
  }
  TEXT  197, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1300,344,1470,379)
   ALIGN 8
   MARGINS (1,1)
   PARENT 196
  }
  TEXT  201, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1300,760,1564,795)
   MARGINS (1,1)
   PARENT 196
  }
  TEXT  273, 0, 0
  {
   TEXT "$#NAME"
   RECT (1044,411,1116,440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25428
  }
  TEXT  277, 0, 0
  {
   TEXT "$#NAME"
   RECT (1031,451,1129,480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25429
  }
  TEXT  281, 0, 0
  {
   TEXT "$#NAME"
   RECT (1030,491,1131,520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25430
  }
  TEXT  285, 0, 0
  {
   TEXT "$#NAME"
   RECT (1029,551,1132,580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25431
  }
  TEXT  289, 0, 0
  {
   TEXT "$#NAME"
   RECT (1027,591,1133,620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25432
  }
  TEXT  301, 0, 0
  {
   TEXT "$#NAME"
   RECT (2133,491,2267,520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25433
  }
  TEXT  305, 0, 0
  {
   TEXT "$#NAME"
   RECT (2150,531,2251,560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25434
  }
  TEXT  309, 0, 0
  {
   TEXT "$#NAME"
   RECT (1969,411,2431,440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25435
  }
  TEXT  313, 0, 0
  {
   TEXT "$#NAME"
   RECT (2132,571,2269,600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25436
  }
  TEXT  317, 0, 0
  {
   TEXT "$#NAME"
   RECT (2148,611,2252,640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25437
  }
  TEXT  321, 0, 0
  {
   TEXT "$#NAME"
   RECT (1968,451,2433,480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25438
  }
  NET WIRE  433, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_aclr"
   }
  }
  NET WIRE  434, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_clk"
   }
  }
  NET WIRE  435, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_wr_clk"
   }
  }
  NET WIRE  436, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_req"
   }
  }
  NET WIRE  437, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_wr_req"
   }
  }
  NET BUS  442, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="tx_rd_usedw(tx_fifo_word_size_log2_c-1:0)"
   }
  }
  NET BUS  464, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tx_wr_usedw(tx_fifo_word_size_log2_c-1:0)"
   }
  }
  NET WIRE  465, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_empty"
   }
  }
  NET WIRE  466, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_full"
   }
  }
  NET WIRE  467, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_wr_empty"
   }
  }
  NET WIRE  468, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_wr_full"
   }
  }
  TEXT  470, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1300,796,1964,895)
   PARENT 196
  }
  INSTANCE  496, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="OpenMAC_DMAFifo"
    #GENERIC0="fifo_data_width_g : NATURAL := fifo_data_width_g"
    #GENERIC1="fifo_word_size_g : NATURAL := rx_fifo_word_size_c"
    #GENERIC2="fifo_word_size_log2_g : NATURAL := rx_fifo_word_size_log2_c"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="RX_FIFO_16"
    #SYMBOL="OpenMAC_DMAFifo"
   }
   COORD (1300,1080)
   VERTEXES ( (2,25399), (22,25401), (24,25403), (26,25405), (28,25407), (30,25425), (38,25412), (44,25418), (34,25408), (36,25410), (40,25414), (42,25416), (32,26508) )
   PINPROP 32,"#PIN_STATE","0"
  }
  TEXT  510, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1300,1024,1472,1059)
   ALIGN 8
   MARGINS (1,1)
   PARENT 496
  }
  TEXT  511, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1300,1440,1564,1475)
   MARGINS (1,1)
   PARENT 496
  }
  TEXT  512, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1300,1476,1966,1575)
   PARENT 496
  }
  TEXT  513, 0, 0
  {
   TEXT "$#NAME"
   RECT (1044,1091,1117,1120)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25439
  }
  TEXT  515, 0, 0
  {
   TEXT "$#NAME"
   RECT (1031,1131,1130,1160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25440
  }
  TEXT  517, 0, 0
  {
   TEXT "$#NAME"
   RECT (1029,1171,1131,1200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25441
  }
  TEXT  519, 0, 0
  {
   TEXT "$#NAME"
   RECT (1028,1231,1132,1260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25442
  }
  TEXT  521, 0, 0
  {
   TEXT "$#NAME"
   RECT (1027,1271,1134,1300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25443
  }
  TEXT  527, 0, 0
  {
   TEXT "$#NAME"
   RECT (2133,1171,2268,1200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25444
  }
  TEXT  529, 0, 0
  {
   TEXT "$#NAME"
   RECT (2149,1211,2251,1240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25445
  }
  TEXT  531, 0, 0
  {
   TEXT "$#NAME"
   RECT (1968,1091,2432,1120)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25446
  }
  TEXT  533, 0, 0
  {
   TEXT "$#NAME"
   RECT (2131,1251,2269,1280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25447
  }
  TEXT  535, 0, 0
  {
   TEXT "$#NAME"
   RECT (2148,1291,2253,1320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25448
  }
  TEXT  537, 0, 0
  {
   TEXT "$#NAME"
   RECT (1967,1131,2434,1160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25449
  }
  NET WIRE  592, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_aclr"
   }
  }
  NET WIRE  593, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_rd_clk"
   }
  }
  NET WIRE  594, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_clk"
   }
  }
  NET WIRE  595, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_rd_req"
   }
  }
  NET WIRE  596, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_req"
   }
  }
  NET WIRE  599, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_full"
   }
  }
  NET WIRE  600, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_empty"
   }
  }
  NET WIRE  601, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_rd_full"
   }
  }
  NET WIRE  602, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_rd_empty"
   }
  }
  NET BUS  604, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="rx_rd_usedw(rx_fifo_word_size_log2_c-1:0)"
   }
  }
  NET BUS  605, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="rx_wr_usedw(rx_fifo_word_size_log2_c-1:0)"
   }
  }
  GENERATE  606, 0, 0
  {
   VARIABLES
   {
    #CONDITION="gen_tx_fifo_g"
    #GENERATE_KIND="IF"
    #LABEL="txFifoGen"
   }
   AREA (440,320,2800,920)
   INSTANCES 196
  }
  TEXT  607, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (440,284,956,319)
   ALIGN 8
   MARGINS (1,1)
   PARENT 606
  }
  GENERATE  611, 0, 0
  {
   VARIABLES
   {
    #CONDITION="gen_rx_fifo_g"
    #GENERATE_KIND="IF"
    #LABEL="rxFifoGen"
   }
   AREA (440,1001,2800,1601)
   INSTANCES 496
  }
  TEXT  612, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (440,965,960,1000)
   ALIGN 8
   MARGINS (1,1)
   PARENT 611
  }
  INSTANCE  10636, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="m_writedata(fifo_data_width_g-1:0)"
    #SYMBOL="BusOutput"
   }
   COORD (2020,1360)
   VERTEXES ( (2,26509) )
  }
  TEXT  10637, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2072,1343,2530,1378)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10636
  }
  INSTANCE  10638, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="m_readdata(fifo_data_width_g-1:0)"
    #SYMBOL="BusInput"
   }
   COORD (1180,680)
   VERTEXES ( (2,26560) )
  }
  TEXT  10639, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (675,663,1129,698)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10638
   ORIENTATION 2
  }
  INSTANCE  10640, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="dma_dout(15:0)"
    #SYMBOL="BusInput"
   }
   COORD (840,1360)
  }
  TEXT  10641, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (582,1343,789,1378)
   ALIGN 6
   MARGINS (1,1)
   PARENT 10640
  }
  INSTANCE  10642, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="dma_din(15:0)"
    #SYMBOL="BusOutput"
   }
   COORD (2520,680)
  }
  TEXT  10643, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2572,663,2762,698)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10642
  }
  NET BUS  10648, 0, 0
  NET BUS  10900, 0, 0
  TEXT  11359, 0, 0
  {
   TEXT "TX FIFO"
   RECT (2260,820,2469,883)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,700,1,0,0,"Arial")
  }
  TEXT  11363, 0, 0
  {
   TEXT "RX FIFO"
   RECT (2260,1500,2475,1563)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,700,1,0,0,"Arial")
  }
  NET BUS  20377, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="rd_data(fifo_data_width_g-1:0)"
   }
  }
  TEXT  20378, 0, 0
  {
   TEXT "$#NAME"
   RECT (2015,651,2345,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25453
  }
  NET BUS  20386, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="wr_data(fifo_data_width_g-1:0)"
   }
  }
  TEXT  20387, 0, 0
  {
   TEXT "$#NAME"
   RECT (934,1331,1267,1360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25452
  }
  SIGNALASSIGN  20397, 0, 0
  {
   LABEL "endianConv"
   TEXT 
"--\n"+
"wr_data <= dma_dout;\n"+
"dma_din <= rd_data;"
   RECT (480,1800,2180,2020)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERATE  24981, 0, 0
  {
   VARIABLES
   {
    #CONDITION="fifo_data_width_g = 16"
    #GENERATE_KIND="IF"
    #LABEL="gen16bitFifo"
   }
   AREA (320,280,3040,2080)
   ASSIGNMENTS 20397
   GENERATES 606, 611
  }
  TEXT  24982, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (320,244,991,279)
   ALIGN 8
   MARGINS (1,1)
   PARENT 24981
  }
  VTX  25376, 0, 0
  {
   COORD (880,440)
  }
  VTX  25377, 0, 0
  {
   COORD (1300,440)
  }
  VTX  25378, 0, 0
  {
   COORD (880,480)
  }
  VTX  25379, 0, 0
  {
   COORD (1300,480)
  }
  VTX  25380, 0, 0
  {
   COORD (880,520)
  }
  VTX  25381, 0, 0
  {
   COORD (1300,520)
  }
  VTX  25382, 0, 0
  {
   COORD (880,580)
  }
  VTX  25383, 0, 0
  {
   COORD (1300,580)
  }
  VTX  25384, 0, 0
  {
   COORD (880,620)
  }
  VTX  25385, 0, 0
  {
   COORD (1300,620)
  }
  VTX  25386, 0, 0
  {
   COORD (1940,520)
  }
  VTX  25387, 0, 0
  {
   COORD (2460,520)
  }
  VTX  25388, 0, 0
  {
   COORD (1940,560)
  }
  VTX  25389, 0, 0
  {
   COORD (2460,560)
  }
  VTX  25390, 0, 0
  {
   COORD (1940,440)
  }
  VTX  25391, 0, 0
  {
   COORD (2460,440)
  }
  VTX  25392, 0, 0
  {
   COORD (1940,600)
  }
  VTX  25393, 0, 0
  {
   COORD (2460,600)
  }
  VTX  25394, 0, 0
  {
   COORD (1940,640)
  }
  VTX  25395, 0, 0
  {
   COORD (2460,640)
  }
  VTX  25396, 0, 0
  {
   COORD (1940,480)
  }
  VTX  25397, 0, 0
  {
   COORD (2460,480)
  }
  VTX  25398, 0, 0
  {
   COORD (880,1120)
  }
  VTX  25399, 0, 0
  {
   COORD (1300,1120)
  }
  VTX  25400, 0, 0
  {
   COORD (880,1160)
  }
  VTX  25401, 0, 0
  {
   COORD (1300,1160)
  }
  VTX  25402, 0, 0
  {
   COORD (880,1200)
  }
  VTX  25403, 0, 0
  {
   COORD (1300,1200)
  }
  VTX  25404, 0, 0
  {
   COORD (880,1260)
  }
  VTX  25405, 0, 0
  {
   COORD (1300,1260)
  }
  VTX  25406, 0, 0
  {
   COORD (880,1300)
  }
  VTX  25407, 0, 0
  {
   COORD (1300,1300)
  }
  VTX  25408, 0, 0
  {
   COORD (1940,1200)
  }
  VTX  25409, 0, 0
  {
   COORD (2460,1200)
  }
  VTX  25410, 0, 0
  {
   COORD (1940,1240)
  }
  VTX  25411, 0, 0
  {
   COORD (2460,1240)
  }
  VTX  25412, 0, 0
  {
   COORD (1940,1120)
  }
  VTX  25413, 0, 0
  {
   COORD (2460,1120)
  }
  VTX  25414, 0, 0
  {
   COORD (1940,1280)
  }
  VTX  25415, 0, 0
  {
   COORD (2460,1280)
  }
  VTX  25416, 0, 0
  {
   COORD (1940,1320)
  }
  VTX  25417, 0, 0
  {
   COORD (2460,1320)
  }
  VTX  25418, 0, 0
  {
   COORD (1940,1160)
  }
  VTX  25419, 0, 0
  {
   COORD (2460,1160)
  }
  VTX  25424, 0, 0
  {
   COORD (880,1360)
  }
  VTX  25425, 0, 0
  {
   COORD (1300,1360)
  }
  VTX  25426, 0, 0
  {
   COORD (1940,680)
  }
  VTX  25427, 0, 0
  {
   COORD (2460,680)
  }
  WIRE  25428, 0, 0
  {
   NET 433
   VTX 25376, 25377
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25429, 0, 0
  {
   NET 434
   VTX 25378, 25379
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25430, 0, 0
  {
   NET 435
   VTX 25380, 25381
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25431, 0, 0
  {
   NET 436
   VTX 25382, 25383
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25432, 0, 0
  {
   NET 437
   VTX 25384, 25385
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25433, 0, 0
  {
   NET 465
   VTX 25386, 25387
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25434, 0, 0
  {
   NET 466
   VTX 25388, 25389
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25435, 0, 0
  {
   NET 442
   VTX 25390, 25391
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25436, 0, 0
  {
   NET 467
   VTX 25392, 25393
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25437, 0, 0
  {
   NET 468
   VTX 25394, 25395
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25438, 0, 0
  {
   NET 464
   VTX 25396, 25397
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25439, 0, 0
  {
   NET 592
   VTX 25398, 25399
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25440, 0, 0
  {
   NET 593
   VTX 25400, 25401
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25441, 0, 0
  {
   NET 594
   VTX 25402, 25403
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25442, 0, 0
  {
   NET 595
   VTX 25404, 25405
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25443, 0, 0
  {
   NET 596
   VTX 25406, 25407
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25444, 0, 0
  {
   NET 602
   VTX 25408, 25409
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25445, 0, 0
  {
   NET 601
   VTX 25410, 25411
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25446, 0, 0
  {
   NET 604
   VTX 25412, 25413
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25447, 0, 0
  {
   NET 600
   VTX 25414, 25415
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25448, 0, 0
  {
   NET 599
   VTX 25416, 25417
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25449, 0, 0
  {
   NET 605
   VTX 25418, 25419
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25452, 0, 0
  {
   NET 20386
   VTX 25424, 25425
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25453, 0, 0
  {
   NET 20377
   VTX 25426, 25427
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  26508, 0, 0
  {
   COORD (1940,1360)
  }
  VTX  26509, 0, 0
  {
   COORD (2020,1360)
  }
  BUS  26510, 0, 0
  {
   NET 10900
   VTX 26508, 26509
  }
  VTX  26559, 0, 0
  {
   COORD (1300,680)
  }
  VTX  26560, 0, 0
  {
   COORD (1180,680)
  }
  BUS  26561, 0, 0
  {
   NET 10648
   VTX 26559, 26560
  }
 }
 
}

PAGE "DMA HANDLER"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  2993, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="dma_clk"
    #SYMBOL="Input"
   }
   COORD (960,820)
   VERTEXES ( (2,33895) )
  }
  TEXT  2995, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (798,803,909,838)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2993
  }
  INSTANCE  2996, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="dma_req_wr"
    #SYMBOL="Input"
   }
   COORD (960,920)
   VERTEXES ( (2,33900) )
  }
  TEXT  2998, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (745,903,909,938)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2996
  }
  INSTANCE  2999, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="dma_req_rd"
    #SYMBOL="Input"
   }
   COORD (960,1020)
   VERTEXES ( (2,33898) )
  }
  TEXT  3001, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (750,1003,909,1038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2999
  }
  INSTANCE  3002, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="dma_addr(dma_highadr_g:1)"
    #SYMBOL="BusInput"
   }
   COORD (960,1120)
   VERTEXES ( (2,33897) )
  }
  TEXT  3004, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (530,1103,909,1138)
   ALIGN 6
   MARGINS (1,1)
   PARENT 3002
  }
  INSTANCE  3005, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="dma_ack_wr"
    #SYMBOL="Output"
   }
   COORD (960,960)
   ORIENTATION 2
   VERTEXES ( (2,33902) )
  }
  TEXT  3007, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (741,943,908,978)
   ALIGN 6
   MARGINS (1,1)
   PARENT 3005
   ORIENTATION 2
  }
  INSTANCE  3008, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="dma_ack_rd"
    #SYMBOL="Output"
   }
   COORD (960,1060)
   ORIENTATION 2
   VERTEXES ( (2,33904) )
  }
  TEXT  3010, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (746,1043,908,1078)
   ALIGN 6
   MARGINS (1,1)
   PARENT 3008
   ORIENTATION 2
  }
  NET WIRE  3011, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_clk"
   }
  }
  NET WIRE  3013, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_req"
   }
  }
  NET WIRE  3015, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_empty"
   }
  }
  NET WIRE  3017, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_full"
   }
  }
  NET WIRE  3019, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_aclr"
   }
  }
  NET WIRE  3021, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_clk"
   }
  }
  NET WIRE  3023, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_req"
   }
  }
  NET WIRE  3025, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_full"
   }
  }
  NET WIRE  3027, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_empty"
   }
  }
  INSTANCE  3029, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="dma_handler"
    #GENERIC0="gen_tx_fifo_g : BOOLEAN := gen_tx_fifo_g"
    #GENERIC1="gen_rx_fifo_g : BOOLEAN := gen_rx_fifo_g"
    #GENERIC2="gen_dma_observer_g : BOOLEAN := gen_dma_observer_g"
    #GENERIC3="rx_fifo_word_size_log2_g : NATURAL := rx_fifo_word_size_log2_c"
    #GENERIC4="dma_highadr_g : INTEGER := dma_highadr_g"
    #GENERIC5="tx_fifo_word_size_log2_g : NATURAL := tx_fifo_word_size_log2_c"
    #IMPL="dma_handler"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_DMA_HANDLER"
    #SYMBOL="dma_handler"
   }
   COORD (1260,780)
   VERTEXES ( (26,33894), (32,33885), (38,33901), (50,33903), (56,33899), (62,33905), (68,33896), (80,33887), (92,33889), (98,33866), (110,33868), (122,33890), (128,33870), (134,33872), (140,33880), (146,33882), (152,33892), (158,33878), (164,33874), (170,33876), (180,33914), (182,33910), (184,33912), (186,34237), (188,34239), (190,34168), (192,35087), (196,35090), (194,35095) )
   PINPROP 194,"#PIN_STATE","0"
  }
  TEXT  3052, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1260,1760,1432,1795)
   MARGINS (1,1)
   PARENT 3029
  }
  TEXT  3053, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1260,724,1554,759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 3029
  }
  TEXT  3054, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1260,1796,1965,1994)
   PARENT 3029
  }
  NET WIRE  3055, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  TEXT  3057, 0, 0
  {
   TEXT "$#NAME"
   RECT (1066,830,1095,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33925
  }
  NET WIRE  3061, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_tx_off"
   }
  }
  TEXT  3063, 0, 0
  {
   TEXT "$#NAME"
   RECT (1031,1210,1149,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33926
  }
  NET WIRE  3067, 0, 0
  {
   VARIABLES
   {
    #NAME="mac_rx_off"
   }
  }
  TEXT  3069, 0, 0
  {
   TEXT "$#NAME"
   RECT (1031,1290,1150,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33927
  }
  TEXT  3070, 0, 0
  {
   TEXT "$#NAME"
   RECT (2006,791,2104,820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33916
  }
  TEXT  3071, 0, 0
  {
   TEXT "$#NAME"
   RECT (2004,891,2107,920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33917
  }
  TEXT  3072, 0, 0
  {
   TEXT "$#NAME"
   RECT (1858,931,2320,960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33928
  }
  TEXT  3074, 0, 0
  {
   TEXT "$#NAME"
   RECT (1991,970,2125,999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33918
  }
  TEXT  3075, 0, 0
  {
   TEXT "$#NAME"
   RECT (2005,1010,2106,1039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33919
  }
  TEXT  3076, 0, 0
  {
   TEXT "$#NAME"
   RECT (2003,1330,2108,1359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33923
  }
  TEXT  3077, 0, 0
  {
   TEXT "$#NAME"
   RECT (1989,1290,2127,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33924
  }
  TEXT  3078, 0, 0
  {
   TEXT "$#NAME"
   RECT (1857,1250,2324,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33929
  }
  TEXT  3080, 0, 0
  {
   TEXT "$#NAME"
   RECT (2002,1210,2109,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33922
  }
  TEXT  3081, 0, 0
  {
   TEXT "$#NAME"
   RECT (2016,1150,2089,1179)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33920
  }
  TEXT  3082, 0, 0
  {
   TEXT "$#NAME"
   RECT (2004,1110,2106,1139)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33921
  }
  NET BUS  3083, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="tx_rd_usedw(tx_fifo_word_size_log2_c-1:0)"
   }
  }
  NET BUS  3084, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="rx_wr_usedw(rx_fifo_word_size_log2_c-1:0)"
   }
  }
  NET WIRE  3085, 0, 0
  NET BUS  3087, 0, 0
  NET WIRE  3089, 0, 0
  NET WIRE  3091, 0, 0
  NET WIRE  3093, 0, 0
  NET WIRE  3095, 0, 0
  RECT  5074, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (980,280,1220,640)
   FILL (1,(0,0,0),0)
  }
  TEXT  5075, 0, 0
  {
   TEXT "MASTER"
   RECT (980,280,1207,343)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,400,0,0,0,"Arial")
  }
  RECT  5079, 0, 0
  {
   OUTLINE 0,1, (255,4,0)
   AREA (2060,280,2300,640)
   FILL (1,(0,0,0),0)
  }
  TEXT  5080, 0, 0
  {
   TEXT "DMA"
   RECT (2060,280,2178,343)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,700,0,0,0,"Arial")
  }
  TEXT  5081, 0, 0
  {
   TEXT "TX FIFO"
   RECT (1460,280,1668,343)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,400,0,0,0,"Arial")
  }
  TEXT  5085, 0, 0
  {
   TEXT "RX FIFO"
   RECT (1460,520,1674,583)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,400,0,0,0,"Arial")
  }
  RECT  5086, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (1460,520,1820,640)
   FILL (1,(0,0,0),0)
  }
  RECT  5087, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (1460,280,1820,400)
   FILL (1,(0,0,0),0)
  }
  LINE  5091, 0, 0
  {
   OUTLINE 0,1, (255,4,0)
   POINTS ( (1820,340), (2060,340) )
   FILL (1,(0,0,0),0)
   ARROWS 0, 10
  }
  LINE  5092, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1220,340), (1460,340) )
   FILL (1,(0,0,0),0)
   ARROWS 0, 10
  }
  LINE  5093, 0, 0
  {
   OUTLINE 0,1, (255,4,0)
   POINTS ( (1820,580), (2060,580) )
   FILL (1,(0,0,0),0)
   ARROWS 10, 0
  }
  LINE  5094, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1220,580), (1460,580) )
   FILL (1,(0,0,0),0)
   ARROWS 10, 0
  }
  TEXT  5095, 0, 0
  {
   TEXT "RD"
   RECT (1860,300,1916,346)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (16,0,0,700,0,0,0,"Arial")
  }
  TEXT  5099, 0, 0
  {
   TEXT "WR"
   RECT (1860,540,1924,586)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (16,0,0,700,0,0,0,"Arial")
  }
  TEXT  5100, 0, 0
  {
   TEXT "RD"
   RECT (1360,540,1418,586)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (16,0,0,400,0,0,0,"Arial")
  }
  TEXT  5101, 0, 0
  {
   TEXT "WR"
   RECT (1360,300,1428,346)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (16,0,0,400,0,0,0,"Arial")
  }
  RECT  5102, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (940,240,2340,680)
   FILL (1,(0,0,0),0)
  }
  LINE  6800, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (2060,460), (1740,460) )
   FILL (1,(0,0,0),0)
   ARROWS 0, 10
  }
  TEXT  6801, 0, 0
  {
   TEXT "SYNC"
   RECT (1560,420,1711,483)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,400,0,0,0,"Arial")
  }
  RECT  6802, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (1540,420,1740,500)
   FILL (1,(0,0,0),0)
  }
  LINE  6803, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1540,460), (1220,460) )
   FILL (1,(0,0,0),0)
   ARROWS 0, 10
  }
  INSTANCE  10525, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U7"
    #SYMBOL="buf"
   }
   COORD (700,1900)
   VERTEXES ( (2,35009), (4,35011) )
  }
  TEXT  10531, 0, 0
  {
   TEXT "$#NAME"
   RECT (886,1911,984,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35020
  }
  INSTANCE  10538, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U8"
    #SYMBOL="buf"
   }
   COORD (700,1980)
   VERTEXES ( (2,35007), (4,35013) )
  }
  TEXT  10539, 0, 0
  {
   TEXT "$#NAME"
   RECT (884,1990,986,2019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35021
  }
  TEXT  10546, 0, 0
  {
   TEXT "$#NAME"
   RECT (394,1911,486,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35019
  }
  NET WIRE  10577, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_clk"
   }
  }
  NET WIRE  30302, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_new_addr_wr"
   }
  }
  NET WIRE  30303, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_new_addr_rd"
   }
  }
  TEXT  31049, 0, 0
  {
   TEXT "$#NAME"
   RECT (1977,1471,2183,1500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33938
  }
  TEXT  31051, 0, 0
  {
   TEXT "$#NAME"
   RECT (1979,1511,2182,1540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33939
  }
  TEXT  31068, 0, 0
  {
   TEXT "$#NAME"
   RECT (1899,1410,2282,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 33940
  }
  NET BUS  31183, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_addr_trans(dma_highadr_g:1)"
   }
  }
  VTX  33866, 0, 0
  {
   COORD (1840,820)
  }
  VTX  33867, 0, 0
  {
   COORD (2320,820)
  }
  VTX  33868, 0, 0
  {
   COORD (1840,920)
  }
  VTX  33869, 0, 0
  {
   COORD (2320,920)
  }
  VTX  33870, 0, 0
  {
   COORD (1840,1000)
  }
  VTX  33871, 0, 0
  {
   COORD (2320,1000)
  }
  VTX  33872, 0, 0
  {
   COORD (1840,1040)
  }
  VTX  33873, 0, 0
  {
   COORD (2320,1040)
  }
  VTX  33874, 0, 0
  {
   COORD (1840,1180)
  }
  VTX  33875, 0, 0
  {
   COORD (2320,1180)
  }
  VTX  33876, 0, 0
  {
   COORD (1840,1140)
  }
  VTX  33877, 0, 0
  {
   COORD (2320,1140)
  }
  VTX  33878, 0, 0
  {
   COORD (1840,1240)
  }
  VTX  33879, 0, 0
  {
   COORD (2320,1240)
  }
  VTX  33880, 0, 0
  {
   COORD (1840,1360)
  }
  VTX  33881, 0, 0
  {
   COORD (2320,1360)
  }
  VTX  33882, 0, 0
  {
   COORD (1840,1320)
  }
  VTX  33883, 0, 0
  {
   COORD (2320,1320)
  }
  VTX  33884, 0, 0
  {
   COORD (920,860)
  }
  VTX  33885, 0, 0
  {
   COORD (1260,860)
  }
  VTX  33886, 0, 0
  {
   COORD (920,1240)
  }
  VTX  33887, 0, 0
  {
   COORD (1260,1240)
  }
  VTX  33888, 0, 0
  {
   COORD (920,1320)
  }
  VTX  33889, 0, 0
  {
   COORD (1260,1320)
  }
  VTX  33890, 0, 0
  {
   COORD (1840,960)
  }
  VTX  33891, 0, 0
  {
   COORD (2320,960)
  }
  VTX  33892, 0, 0
  {
   COORD (1840,1280)
  }
  VTX  33893, 0, 0
  {
   COORD (2320,1280)
  }
  VTX  33894, 0, 0
  {
   COORD (1260,820)
  }
  VTX  33895, 0, 0
  {
   COORD (960,820)
  }
  VTX  33896, 0, 0
  {
   COORD (1260,1120)
  }
  VTX  33897, 0, 0
  {
   COORD (960,1120)
  }
  VTX  33898, 0, 0
  {
   COORD (960,1020)
  }
  VTX  33899, 0, 0
  {
   COORD (1260,1020)
  }
  VTX  33900, 0, 0
  {
   COORD (960,920)
  }
  VTX  33901, 0, 0
  {
   COORD (1260,920)
  }
  VTX  33902, 0, 0
  {
   COORD (960,960)
  }
  VTX  33903, 0, 0
  {
   COORD (1260,960)
  }
  VTX  33904, 0, 0
  {
   COORD (960,1060)
  }
  VTX  33905, 0, 0
  {
   COORD (1260,1060)
  }
  VTX  33910, 0, 0
  {
   COORD (1840,1500)
  }
  VTX  33911, 0, 0
  {
   COORD (2320,1500)
  }
  VTX  33912, 0, 0
  {
   COORD (1840,1540)
  }
  VTX  33913, 0, 0
  {
   COORD (2320,1540)
  }
  VTX  33914, 0, 0
  {
   COORD (1840,1440)
  }
  VTX  33915, 0, 0
  {
   COORD (2320,1440)
  }
  WIRE  33916, 0, 0
  {
   NET 3011
   VTX 33866, 33867
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33917, 0, 0
  {
   NET 3013
   VTX 33868, 33869
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33918, 0, 0
  {
   NET 3015
   VTX 33870, 33871
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33919, 0, 0
  {
   NET 3017
   VTX 33872, 33873
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33920, 0, 0
  {
   NET 3019
   VTX 33874, 33875
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33921, 0, 0
  {
   NET 3021
   VTX 33876, 33877
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33922, 0, 0
  {
   NET 3023
   VTX 33878, 33879
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33923, 0, 0
  {
   NET 3025
   VTX 33880, 33881
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33924, 0, 0
  {
   NET 3027
   VTX 33882, 33883
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33925, 0, 0
  {
   NET 3055
   VTX 33884, 33885
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33926, 0, 0
  {
   NET 3061
   VTX 33886, 33887
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33927, 0, 0
  {
   NET 3067
   VTX 33888, 33889
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  33928, 0, 0
  {
   NET 3083
   VTX 33890, 33891
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  33929, 0, 0
  {
   NET 3084
   VTX 33892, 33893
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33930, 0, 0
  {
   NET 3085
   VTX 33894, 33895
  }
  BUS  33931, 0, 0
  {
   NET 3087
   VTX 33896, 33897
  }
  WIRE  33932, 0, 0
  {
   NET 3089
   VTX 33898, 33899
  }
  WIRE  33933, 0, 0
  {
   NET 3091
   VTX 33900, 33901
  }
  WIRE  33934, 0, 0
  {
   NET 3093
   VTX 33902, 33903
  }
  WIRE  33935, 0, 0
  {
   NET 3095
   VTX 33904, 33905
  }
  WIRE  33938, 0, 0
  {
   NET 30302
   VTX 33910, 33911
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  33939, 0, 0
  {
   NET 30303
   VTX 33912, 33913
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  33940, 0, 0
  {
   NET 31183
   VTX 33914, 33915
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  34145, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="dma_req_overflow"
    #SYMBOL="Input"
   }
   COORD (960,1400)
   VERTEXES ( (2,34167) )
  }
  TEXT  34146, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (669,1383,909,1418)
   ALIGN 6
   MARGINS (1,1)
   PARENT 34145
  }
  VTX  34167, 0, 0
  {
   COORD (960,1400)
  }
  VTX  34168, 0, 0
  {
   COORD (1260,1400)
  }
  WIRE  34170, 0, 0
  {
   NET 34171
   VTX 34167, 34168
  }
  NET WIRE  34171, 0, 0
  INSTANCE  34189, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="dma_rd_err"
    #SYMBOL="Output"
   }
   COORD (1960,1580)
   VERTEXES ( (2,34238) )
  }
  TEXT  34190, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2012,1563,2165,1598)
   ALIGN 4
   MARGINS (1,1)
   PARENT 34189
  }
  NET WIRE  34194, 0, 0
  INSTANCE  34198, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="dma_wr_err"
    #SYMBOL="Output"
   }
   COORD (1960,1620)
   VERTEXES ( (2,34240) )
  }
  TEXT  34199, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2012,1603,2170,1638)
   ALIGN 4
   MARGINS (1,1)
   PARENT 34198
  }
  NET WIRE  34203, 0, 0
  VTX  34237, 0, 0
  {
   COORD (1840,1580)
  }
  VTX  34238, 0, 0
  {
   COORD (1960,1580)
  }
  VTX  34239, 0, 0
  {
   COORD (1840,1620)
  }
  VTX  34240, 0, 0
  {
   COORD (1960,1620)
  }
  WIRE  34241, 0, 0
  {
   NET 34194
   VTX 34237, 34238
  }
  WIRE  34242, 0, 0
  {
   NET 34203
   VTX 34239, 34240
  }
  INSTANCE  34985, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="OTHER"
    #REFERENCE="dma_rd_len(11:0)"
    #SYMBOL="BusInput"
   }
   COORD (960,1660)
   VERTEXES ( (2,35088) )
  }
  TEXT  34986, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (677,1643,909,1678)
   ALIGN 6
   MARGINS (1,1)
   PARENT 34985
  }
  VTX  35007, 0, 0
  {
   COORD (700,2000)
  }
  VTX  35008, 0, 0
  {
   COORD (620,1920)
  }
  VTX  35009, 0, 0
  {
   COORD (700,1920)
  }
  VTX  35010, 0, 0
  {
   COORD (500,1920)
  }
  VTX  35011, 0, 0
  {
   COORD (820,1920)
  }
  VTX  35012, 0, 0
  {
   COORD (880,1920)
  }
  VTX  35013, 0, 0
  {
   COORD (820,2000)
  }
  VTX  35014, 0, 0
  {
   COORD (880,2000)
  }
  VTX  35015, 0, 0
  {
   COORD (620,2000)
  }
  WIRE  35016, 0, 0
  {
   NET 10577
   VTX 35007, 35015
  }
  WIRE  35017, 0, 0
  {
   NET 10577
   VTX 35015, 35008
  }
  WIRE  35018, 0, 0
  {
   NET 10577
   VTX 35009, 35008
  }
  WIRE  35019, 0, 0
  {
   NET 10577
   VTX 35010, 35008
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35020, 0, 0
  {
   NET 3011
   VTX 35011, 35012
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35021, 0, 0
  {
   NET 3021
   VTX 35013, 35014
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  35026, 0, 0
  VTX  35087, 0, 0
  {
   COORD (1260,1660)
  }
  VTX  35088, 0, 0
  {
   COORD (960,1660)
  }
  BUS  35089, 0, 0
  {
   NET 35026
   VTX 35087, 35088
  }
  VTX  35090, 0, 0
  {
   COORD (1840,1700)
  }
  VTX  35091, 0, 0
  {
   COORD (2320,1700)
  }
  WIRE  35093, 0, 0
  {
   NET 35105
   VTX 35090, 35091
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  35095, 0, 0
  {
   COORD (1840,1660)
  }
  VTX  35096, 0, 0
  {
   COORD (2320,1660)
  }
  BUS  35098, 0, 0
  {
   NET 35100
   VTX 35095, 35096
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  35100, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="dma_rd_len_trans(11:0)"
   }
  }
  TEXT  35101, 0, 0
  {
   TEXT "$#NAME"
   RECT (1951,1630,2210,1659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35098
  }
  NET WIRE  35105, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_new_rd_len"
   }
  }
  TEXT  35106, 0, 0
  {
   TEXT "$#NAME"
   RECT (1987,1670,2174,1699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35093
  }
 }
 
}

PAGE "BUS MASTER HANDLER"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  4384, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="m_write"
    #SYMBOL="Output"
   }
   COORD (540,900)
   ORIENTATION 2
   VERTEXES ( (2,32454) )
  }
  TEXT  4386, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (383,883,488,918)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4384
   ORIENTATION 2
  }
  INSTANCE  4387, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="m_read"
    #SYMBOL="Output"
   }
   COORD (540,940)
   ORIENTATION 2
   VERTEXES ( (2,32456) )
  }
  TEXT  4389, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (387,923,488,958)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4387
   ORIENTATION 2
  }
  INSTANCE  4390, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="m_byteenable(fifo_data_width_g/8-1:0)"
    #SYMBOL="BusOutput"
   }
   COORD (840,1140)
   ORIENTATION 2
   VERTEXES ( (2,32467) )
  }
  TEXT  4392, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (284,1123,788,1158)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4390
   ORIENTATION 2
  }
  INSTANCE  4393, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="m_address(dma_highadr_g:0)"
    #SYMBOL="BusOutput"
   }
   COORD (840,1100)
   ORIENTATION 2
   VERTEXES ( (2,32469) )
  }
  TEXT  4395, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (395,1083,788,1118)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4393
   ORIENTATION 2
  }
  INSTANCE  4396, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="m_clk"
    #SYMBOL="Input"
   }
   COORD (540,800)
   VERTEXES ( (2,32428) )
  }
  TEXT  4398, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (410,783,489,818)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4396
  }
  INSTANCE  4399, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="m_burstcount(m_burstcount_width_g-1:0)"
    #SYMBOL="BusOutput"
   }
   COORD (840,1180)
   ORIENTATION 2
   VERTEXES ( (2,32471) )
  }
  TEXT  4401, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (246,1163,788,1198)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4399
   ORIENTATION 2
  }
  INSTANCE  4402, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="m_readdatavalid"
    #SYMBOL="Input"
   }
   COORD (540,1020)
   VERTEXES ( (2,32460) )
  }
  TEXT  4404, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (273,1003,489,1038)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4402
  }
  INSTANCE  4405, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="m_waitrequest"
    #SYMBOL="Input"
   }
   COORD (540,980)
   VERTEXES ( (2,32458) )
  }
  TEXT  4407, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (297,963,489,998)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4405
  }
  NET WIRE  4408, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_aclr"
   }
  }
  TEXT  4410, 0, 0
  {
   TEXT "$#NAME"
   RECT (1622,810,1694,839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32479
  }
  NET WIRE  4411, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_wr_clk"
   }
  }
  TEXT  4413, 0, 0
  {
   TEXT "$#NAME"
   RECT (1608,770,1709,799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32478
  }
  INSTANCE  4414, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="master_handler"
    #GENERIC0="dma_highadr_g : INTEGER := dma_highadr_g"
    #GENERIC1="gen_rx_fifo_g : BOOLEAN := gen_rx_fifo_g"
    #GENERIC2="tx_fifo_word_size_log2_g : NATURAL := tx_fifo_word_size_log2_c"
    #GENERIC3="gen_tx_fifo_g : BOOLEAN := gen_tx_fifo_g"
    #GENERIC4="rx_fifo_word_size_log2_g : NATURAL := rx_fifo_word_size_log2_c"
    #GENERIC5="m_tx_burst_size_g : INTEGER := m_tx_burst_size_g"
    #GENERIC6="m_rx_burst_size_g : INTEGER := m_rx_burst_size_g"
    #GENERIC7="m_burstcount_width_g : INTEGER := m_burstcount_width_g"
    #GENERIC8="fifo_data_width_g : INTEGER := fifo_data_width_g"
    #GENERIC9="m_burst_wr_const_g : BOOLEAN := m_burstcount_const_g"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="THE_MASTER_HANDLER"
    #SYMBOL="master_handler"
   }
   COORD (880,760)
   VERTEXES ( (2,32429), (8,32431), (74,32433), (98,32435), (104,32437), (116,32439), (122,32441), (128,32443), (140,32445), (152,32447), (158,32449), (164,32451), (170,32453), (176,32455), (182,32457), (188,32459), (194,32461), (200,32468), (206,32466), (212,32470), (218,32638), (220,32640), (228,32463), (232,32465), (236,32474), (238,32472), (240,35274), (242,35369) )
   PINPROP 242,"#PIN_STATE","0"
  }
  TEXT  4439, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (880,1620,1085,1655)
   MARGINS (1,1)
   PARENT 4414
  }
  TEXT  4440, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (880,704,1231,739)
   ALIGN 8
   MARGINS (1,1)
   PARENT 4414
  }
  TEXT  4441, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (880,1656,1585,1986)
   PARENT 4414
  }
  NET WIRE  4442, 0, 0
  NET WIRE  4444, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_wr_req"
   }
  }
  NET WIRE  4446, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_wr_empty"
   }
  }
  NET WIRE  4448, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_wr_full"
   }
  }
  NET WIRE  4450, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_rd_clk"
   }
  }
  NET WIRE  4452, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_rd_req"
   }
  }
  NET WIRE  4454, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_rd_empty"
   }
  }
  NET WIRE  4456, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_rd_full"
   }
  }
  NET BUS  4458, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tx_wr_usedw(tx_fifo_word_size_log2_c-1:0)"
   }
  }
  NET BUS  4460, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="rx_rd_usedw(rx_fifo_word_size_log2_c-1:0)"
   }
  }
  TEXT  4462, 0, 0
  {
   TEXT "$#NAME"
   RECT (1605,870,1711,899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32480
  }
  TEXT  4463, 0, 0
  {
   TEXT "$#NAME"
   RECT (1590,950,1727,979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32481
  }
  TEXT  4464, 0, 0
  {
   TEXT "$#NAME"
   RECT (1606,990,1710,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32482
  }
  TEXT  4465, 0, 0
  {
   TEXT "$#NAME"
   RECT (1609,1070,1708,1099)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32483
  }
  TEXT  4466, 0, 0
  {
   TEXT "$#NAME"
   RECT (1606,1170,1710,1199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32484
  }
  TEXT  4467, 0, 0
  {
   TEXT "$#NAME"
   RECT (1591,1250,1726,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32485
  }
  TEXT  4468, 0, 0
  {
   TEXT "$#NAME"
   RECT (1607,1290,1709,1319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32486
  }
  TEXT  4469, 0, 0
  {
   TEXT "$#NAME"
   RECT (1426,910,1891,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32487
  }
  TEXT  4470, 0, 0
  {
   TEXT "$#NAME"
   RECT (1426,1210,1890,1239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32488
  }
  NET WIRE  4476, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
   }
  }
  TEXT  4486, 0, 0
  {
   TEXT "$#NAME"
   RECT (674,810,703,839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32477
  }
  NET WIRE  4487, 0, 0
  {
   VARIABLES
   {
    #NAME="m_write"
   }
  }
  TEXT  4489, 0, 0
  {
   TEXT "$#NAME"
   RECT (670,870,755,899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32489
  }
  NET WIRE  4490, 0, 0
  {
   VARIABLES
   {
    #NAME="m_read"
   }
  }
  TEXT  4492, 0, 0
  {
   TEXT "$#NAME"
   RECT (669,910,752,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32490
  }
  NET WIRE  4493, 0, 0
  {
   VARIABLES
   {
    #NAME="m_waitrequest"
   }
  }
  TEXT  4495, 0, 0
  {
   TEXT "$#NAME"
   RECT (637,950,795,979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32491
  }
  NET WIRE  4496, 0, 0
  {
   VARIABLES
   {
    #NAME="m_readdatavalid"
   }
  }
  TEXT  4498, 0, 0
  {
   TEXT "$#NAME"
   RECT (627,990,806,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32492
  }
  NET BUS  4516, 0, 0
  NET BUS  4518, 0, 0
  NET BUS  4520, 0, 0
  RECT  6550, 0, 0
  {
   OUTLINE 0,1, (255,4,0)
   AREA (320,280,560,640)
   FILL (1,(0,0,0),0)
  }
  TEXT  6551, 0, 0
  {
   TEXT "MASTER"
   RECT (320,280,540,343)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,700,0,0,0,"Arial")
  }
  RECT  6552, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (1400,280,1640,640)
   FILL (1,(0,0,0),0)
  }
  TEXT  6553, 0, 0
  {
   TEXT "DMA"
   RECT (1400,280,1522,343)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,400,0,0,0,"Arial")
  }
  TEXT  6554, 0, 0
  {
   TEXT "TX FIFO"
   RECT (800,280,1008,343)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,400,0,0,0,"Arial")
  }
  TEXT  6555, 0, 0
  {
   TEXT "RX FIFO"
   RECT (800,520,1014,583)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,400,0,0,0,"Arial")
  }
  RECT  6556, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (800,520,1160,640)
   FILL (1,(0,0,0),0)
  }
  RECT  6557, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (800,280,1160,400)
   FILL (1,(0,0,0),0)
  }
  LINE  6558, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1160,340), (1400,340) )
   FILL (1,(0,0,0),0)
   ARROWS 0, 10
  }
  LINE  6559, 0, 0
  {
   OUTLINE 0,1, (255,4,0)
   POINTS ( (560,340), (800,340) )
   FILL (1,(0,0,0),0)
   ARROWS 0, 10
  }
  LINE  6560, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1160,580), (1400,580) )
   FILL (1,(0,0,0),0)
   ARROWS 10, 0
  }
  LINE  6561, 0, 0
  {
   OUTLINE 0,1, (255,4,0)
   POINTS ( (560,580), (800,580) )
   FILL (1,(0,0,0),0)
   ARROWS 10, 0
  }
  TEXT  6562, 0, 0
  {
   TEXT "RD"
   RECT (1200,300,1258,346)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (16,0,0,400,0,0,0,"Arial")
  }
  TEXT  6563, 0, 0
  {
   TEXT "WR"
   RECT (1200,540,1268,586)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (16,0,0,400,0,0,0,"Arial")
  }
  TEXT  6564, 0, 0
  {
   TEXT "RD"
   RECT (700,540,756,586)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (16,0,0,700,0,0,0,"Arial")
  }
  TEXT  6565, 0, 0
  {
   TEXT "WR"
   RECT (700,300,764,346)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (16,0,0,700,0,0,0,"Arial")
  }
  RECT  6566, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (280,240,1680,680)
   FILL (1,(0,0,0),0)
  }
  LINE  6619, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1400,460), (1080,460) )
   FILL (1,(0,0,0),0)
   ARROWS 0, 10
  }
  TEXT  6688, 0, 0
  {
   TEXT "SYNC"
   RECT (900,420,1051,483)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,400,0,0,0,"Arial")
  }
  RECT  6689, 0, 0
  {
   OUTLINE 0,1, (255,4,0)
   AREA (880,420,1080,500)
   FILL (1,(0,0,0),0)
  }
  LINE  6690, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (880,460), (560,460) )
   FILL (1,(0,0,0),0)
   ARROWS 0, 10
  }
  NET WIRE  10471, 0, 0
  {
   VARIABLES
   {
    #NAME="m_clk"
   }
  }
  INSTANCE  10599, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U9"
    #SYMBOL="buf"
   }
   COORD (520,1760)
   VERTEXES ( (2,35259), (4,35263) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  10602, 0, 0
  {
   TEXT "$#NAME"
   RECT (705,1751,806,1780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35272
  }
  INSTANCE  10605, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U10"
    #SYMBOL="buf"
   }
   COORD (520,1840)
   VERTEXES ( (2,35261), (4,35265) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  10608, 0, 0
  {
   TEXT "$#NAME"
   RECT (706,1830,805,1859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35273
  }
  TEXT  10610, 0, 0
  {
   TEXT "$#NAME"
   RECT (303,1751,368,1780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35271
  }
  NET BUS  26852, 0, 0
  INSTANCE  26855, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="m_burstcounter(m_burstcount_width_g-1:0)"
    #SYMBOL="BusOutput"
   }
   COORD (840,1220)
   ORIENTATION 2
   VERTEXES ( (2,32473) )
  }
  TEXT  26856, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (220,1203,788,1238)
   ALIGN 6
   MARGINS (1,1)
   PARENT 26855
   ORIENTATION 2
  }
  TEXT  27768, 0, 0
  {
   TEXT "$#NAME"
   RECT (583,1371,734,1400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32493
  }
  TEXT  27770, 0, 0
  {
   TEXT "$#NAME"
   RECT (582,1451,734,1480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32494
  }
  NET WIRE  27772, 0, 0
  {
   VARIABLES
   {
    #NAME="m_mac_tx_off"
   }
  }
  NET WIRE  27773, 0, 0
  {
   VARIABLES
   {
    #NAME="m_mac_rx_off"
   }
  }
  TEXT  31184, 0, 0
  {
   TEXT "$#NAME"
   RECT (1479,1350,1862,1379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32499
  }
  NET BUS  31187, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="dma_addr_trans(dma_highadr_g:1)"
   }
  }
  VTX  32428, 0, 0
  {
   COORD (540,800)
  }
  VTX  32429, 0, 0
  {
   COORD (880,800)
  }
  VTX  32430, 0, 0
  {
   COORD (500,840)
  }
  VTX  32431, 0, 0
  {
   COORD (880,840)
  }
  VTX  32432, 0, 0
  {
   COORD (1900,800)
  }
  VTX  32433, 0, 0
  {
   COORD (1420,800)
  }
  VTX  32434, 0, 0
  {
   COORD (1900,840)
  }
  VTX  32435, 0, 0
  {
   COORD (1420,840)
  }
  VTX  32436, 0, 0
  {
   COORD (1900,900)
  }
  VTX  32437, 0, 0
  {
   COORD (1420,900)
  }
  VTX  32438, 0, 0
  {
   COORD (1900,980)
  }
  VTX  32439, 0, 0
  {
   COORD (1420,980)
  }
  VTX  32440, 0, 0
  {
   COORD (1900,1020)
  }
  VTX  32441, 0, 0
  {
   COORD (1420,1020)
  }
  VTX  32442, 0, 0
  {
   COORD (1900,1100)
  }
  VTX  32443, 0, 0
  {
   COORD (1420,1100)
  }
  VTX  32444, 0, 0
  {
   COORD (1900,1200)
  }
  VTX  32445, 0, 0
  {
   COORD (1420,1200)
  }
  VTX  32446, 0, 0
  {
   COORD (1900,1280)
  }
  VTX  32447, 0, 0
  {
   COORD (1420,1280)
  }
  VTX  32448, 0, 0
  {
   COORD (1900,1320)
  }
  VTX  32449, 0, 0
  {
   COORD (1420,1320)
  }
  VTX  32450, 0, 0
  {
   COORD (1900,940)
  }
  VTX  32451, 0, 0
  {
   COORD (1420,940)
  }
  VTX  32452, 0, 0
  {
   COORD (1900,1240)
  }
  VTX  32453, 0, 0
  {
   COORD (1420,1240)
  }
  VTX  32454, 0, 0
  {
   COORD (540,900)
  }
  VTX  32455, 0, 0
  {
   COORD (880,900)
  }
  VTX  32456, 0, 0
  {
   COORD (540,940)
  }
  VTX  32457, 0, 0
  {
   COORD (880,940)
  }
  VTX  32458, 0, 0
  {
   COORD (540,980)
  }
  VTX  32459, 0, 0
  {
   COORD (880,980)
  }
  VTX  32460, 0, 0
  {
   COORD (540,1020)
  }
  VTX  32461, 0, 0
  {
   COORD (880,1020)
  }
  VTX  32462, 0, 0
  {
   COORD (500,1400)
  }
  VTX  32463, 0, 0
  {
   COORD (880,1400)
  }
  VTX  32464, 0, 0
  {
   COORD (500,1480)
  }
  VTX  32465, 0, 0
  {
   COORD (880,1480)
  }
  VTX  32466, 0, 0
  {
   COORD (880,1140)
  }
  VTX  32467, 0, 0
  {
   COORD (840,1140)
  }
  VTX  32468, 0, 0
  {
   COORD (880,1100)
  }
  VTX  32469, 0, 0
  {
   COORD (840,1100)
  }
  VTX  32470, 0, 0
  {
   COORD (880,1180)
  }
  VTX  32471, 0, 0
  {
   COORD (840,1180)
  }
  VTX  32472, 0, 0
  {
   COORD (880,1220)
  }
  VTX  32473, 0, 0
  {
   COORD (840,1220)
  }
  VTX  32474, 0, 0
  {
   COORD (1420,1380)
  }
  VTX  32475, 0, 0
  {
   COORD (1900,1380)
  }
  WIRE  32476, 0, 0
  {
   NET 4442
   VTX 32428, 32429
  }
  WIRE  32477, 0, 0
  {
   NET 4476
   VTX 32430, 32431
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32478, 0, 0
  {
   NET 4411
   VTX 32432, 32433
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32479, 0, 0
  {
   NET 4408
   VTX 32434, 32435
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32480, 0, 0
  {
   NET 4444
   VTX 32436, 32437
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32481, 0, 0
  {
   NET 4446
   VTX 32438, 32439
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32482, 0, 0
  {
   NET 4448
   VTX 32440, 32441
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32483, 0, 0
  {
   NET 4450
   VTX 32442, 32443
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32484, 0, 0
  {
   NET 4452
   VTX 32444, 32445
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32485, 0, 0
  {
   NET 4454
   VTX 32446, 32447
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32486, 0, 0
  {
   NET 4456
   VTX 32448, 32449
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  32487, 0, 0
  {
   NET 4458
   VTX 32450, 32451
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  32488, 0, 0
  {
   NET 4460
   VTX 32452, 32453
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32489, 0, 0
  {
   NET 4487
   VTX 32454, 32455
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32490, 0, 0
  {
   NET 4490
   VTX 32456, 32457
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32491, 0, 0
  {
   NET 4493
   VTX 32458, 32459
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32492, 0, 0
  {
   NET 4496
   VTX 32460, 32461
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32493, 0, 0
  {
   NET 27772
   VTX 32462, 32463
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32494, 0, 0
  {
   NET 27773
   VTX 32464, 32465
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  32495, 0, 0
  {
   NET 4518
   VTX 32466, 32467
  }
  BUS  32496, 0, 0
  {
   NET 4516
   VTX 32468, 32469
  }
  BUS  32497, 0, 0
  {
   NET 4520
   VTX 32470, 32471
  }
  BUS  32498, 0, 0
  {
   NET 26852
   VTX 32472, 32473
  }
  BUS  32499, 0, 0
  {
   NET 31187
   VTX 32474, 32475
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  32500, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_clk"
   }
  }
  GENERATE  32503, 0, 0
  {
   VARIABLES
   {
    #CONDITION="gen_rx_fifo_g"
    #GENERATE_KIND="IF"
    #LABEL="genRxAddrSync"
   }
   AREA (2000,340,3020,720)
   INSTANCES 32507
  }
  TEXT  32504, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (2000,304,2599,339)
   ALIGN 8
   MARGINS (1,1)
   PARENT 32503
  }
  GENERATE  32505, 0, 0
  {
   VARIABLES
   {
    #CONDITION="gen_tx_fifo_g"
    #GENERATE_KIND="IF"
    #LABEL="genTxAddrSync"
   }
   AREA (2000,780,3020,1620)
   INSTANCES 32525, 35313
  }
  TEXT  32506, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (2000,744,2595,779)
   ALIGN 8
   MARGINS (1,1)
   PARENT 32505
  }
  INSTANCE  32507, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="slow2fastSync"
    #LIBRARY="#default"
    #REFERENCE="sync4"
    #SYMBOL="slow2fastSync"
   }
   COORD (2400,400)
   VERTEXES ( (2,35281), (6,35277), (8,35283), (10,35285), (12,35287), (4,35297) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  32514, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2400,364,2477,399)
   ALIGN 8
   MARGINS (1,1)
   PARENT 32507
  }
  TEXT  32515, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2400,640,2587,675)
   MARGINS (1,1)
   PARENT 32507
  }
  TEXT  32516, 0, 0
  {
   TEXT "$#NAME"
   RECT (2117,411,2323,440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35303
  }
  TEXT  32518, 0, 0
  {
   TEXT "$#NAME"
   RECT (2284,450,2376,479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35301
  }
  TEXT  32519, 0, 0
  {
   TEXT "$#NAME"
   RECT (2316,490,2345,519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35304
  }
  TEXT  32521, 0, 0
  {
   TEXT "$#NAME"
   RECT (2298,530,2363,559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35305
  }
  TEXT  32523, 0, 0
  {
   TEXT "$#NAME"
   RECT (2316,570,2345,599)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35306
  }
  INSTANCE  32525, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="slow2fastSync"
    #LIBRARY="#default"
    #REFERENCE="sync5"
    #SYMBOL="slow2fastSync"
   }
   COORD (2400,840)
   VERTEXES ( (2,35289), (6,35279), (8,35291), (10,35293), (12,35295), (4,35299) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  32532, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2400,804,2477,839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 32525
  }
  TEXT  32533, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2400,1080,2587,1115)
   MARGINS (1,1)
   PARENT 32525
  }
  TEXT  32534, 0, 0
  {
   TEXT "$#NAME"
   RECT (2119,851,2322,880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35307
  }
  TEXT  32536, 0, 0
  {
   TEXT "$#NAME"
   RECT (2284,890,2376,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35302
  }
  TEXT  32537, 0, 0
  {
   TEXT "$#NAME"
   RECT (2316,930,2345,959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35308
  }
  TEXT  32539, 0, 0
  {
   TEXT "$#NAME"
   RECT (2298,970,2363,999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35309
  }
  TEXT  32541, 0, 0
  {
   TEXT "$#NAME"
   RECT (2316,1010,2345,1039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35310
  }
  NET WIRE  32547, 0, 0
  {
   VARIABLES
   {
    #NAME="m_dma_new_addr_wr"
   }
  }
  NET WIRE  32549, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_new_addr_wr"
   }
  }
  NET WIRE  32555, 0, 0
  {
   VARIABLES
   {
    #NAME="m_dma_new_addr_rd"
   }
  }
  NET WIRE  32557, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_new_addr_rd"
   }
  }
  TEXT  32562, 0, 0
  {
   TEXT "$#NAME"
   RECT (2671,410,2910,439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35311
  }
  TEXT  32563, 0, 0
  {
   TEXT "$#NAME"
   RECT (2672,850,2908,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35312
  }
  TEXT  32600, 0, 0
  {
   TEXT "$#NAME"
   RECT (1551,1390,1790,1419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32642
  }
  TEXT  32607, 0, 0
  {
   TEXT "$#NAME"
   RECT (1552,1430,1788,1459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32643
  }
  VTX  32638, 0, 0
  {
   COORD (1420,1420)
  }
  VTX  32639, 0, 0
  {
   COORD (1900,1420)
  }
  VTX  32640, 0, 0
  {
   COORD (1420,1460)
  }
  VTX  32641, 0, 0
  {
   COORD (1900,1460)
  }
  WIRE  32642, 0, 0
  {
   NET 32547
   VTX 32638, 32639
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  32643, 0, 0
  {
   NET 32555
   VTX 32640, 32641
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  35112, 0, 0
  {
   VARIABLES
   {
    #NAME="dma_new_rd_len"
   }
  }
  TEXT  35114, 0, 0
  {
   TEXT "$#NAME"
   RECT (2147,1230,2334,1259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35339
  }
  NET BUS  35117, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="dma_rd_len_trans(11:0)"
   }
  }
  TEXT  35119, 0, 0
  {
   TEXT "$#NAME"
   RECT (1531,1530,1790,1559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35276
  }
  VTX  35259, 0, 0
  {
   COORD (520,1780)
  }
  VTX  35260, 0, 0
  {
   COORD (460,1780)
  }
  VTX  35261, 0, 0
  {
   COORD (520,1860)
  }
  VTX  35262, 0, 0
  {
   COORD (240,1780)
  }
  VTX  35263, 0, 0
  {
   COORD (640,1780)
  }
  VTX  35264, 0, 0
  {
   COORD (840,1780)
  }
  VTX  35265, 0, 0
  {
   COORD (640,1860)
  }
  VTX  35266, 0, 0
  {
   COORD (840,1860)
  }
  WIRE  35267, 0, 0
  {
   NET 10471
   VTX 35259, 35260
  }
  VTX  35268, 0, 0
  {
   COORD (460,1860)
  }
  WIRE  35269, 0, 0
  {
   NET 10471
   VTX 35260, 35268
  }
  WIRE  35270, 0, 0
  {
   NET 10471
   VTX 35268, 35261
  }
  WIRE  35271, 0, 0
  {
   NET 10471
   VTX 35262, 35260
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35272, 0, 0
  {
   NET 4411
   VTX 35263, 35264
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35273, 0, 0
  {
   NET 4450
   VTX 35265, 35266
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  35274, 0, 0
  {
   COORD (1420,1560)
  }
  VTX  35275, 0, 0
  {
   COORD (1900,1560)
  }
  BUS  35276, 0, 0
  {
   NET 35117
   VTX 35274, 35275
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  35277, 0, 0
  {
   COORD (2400,480)
  }
  VTX  35278, 0, 0
  {
   COORD (2260,480)
  }
  VTX  35279, 0, 0
  {
   COORD (2400,920)
  }
  VTX  35280, 0, 0
  {
   COORD (2260,920)
  }
  VTX  35281, 0, 0
  {
   COORD (2400,440)
  }
  VTX  35282, 0, 0
  {
   COORD (2060,440)
  }
  VTX  35283, 0, 0
  {
   COORD (2400,520)
  }
  VTX  35284, 0, 0
  {
   COORD (2260,520)
  }
  VTX  35285, 0, 0
  {
   COORD (2400,560)
  }
  VTX  35286, 0, 0
  {
   COORD (2260,560)
  }
  VTX  35287, 0, 0
  {
   COORD (2400,600)
  }
  VTX  35288, 0, 0
  {
   COORD (2260,600)
  }
  VTX  35289, 0, 0
  {
   COORD (2400,880)
  }
  VTX  35290, 0, 0
  {
   COORD (2060,880)
  }
  VTX  35291, 0, 0
  {
   COORD (2400,960)
  }
  VTX  35292, 0, 0
  {
   COORD (2260,960)
  }
  VTX  35293, 0, 0
  {
   COORD (2400,1000)
  }
  VTX  35294, 0, 0
  {
   COORD (2260,1000)
  }
  VTX  35295, 0, 0
  {
   COORD (2400,1040)
  }
  VTX  35296, 0, 0
  {
   COORD (2260,1040)
  }
  VTX  35297, 0, 0
  {
   COORD (2600,440)
  }
  VTX  35298, 0, 0
  {
   COORD (2980,440)
  }
  VTX  35299, 0, 0
  {
   COORD (2600,880)
  }
  VTX  35300, 0, 0
  {
   COORD (2980,880)
  }
  WIRE  35301, 0, 0
  {
   NET 32500
   VTX 35277, 35278
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35302, 0, 0
  {
   NET 32500
   VTX 35279, 35280
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35303, 0, 0
  {
   NET 32549
   VTX 35281, 35282
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35304, 0, 0
  {
   NET 4476
   VTX 35283, 35284
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35305, 0, 0
  {
   NET 10471
   VTX 35285, 35286
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35306, 0, 0
  {
   NET 4476
   VTX 35287, 35288
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35307, 0, 0
  {
   NET 32557
   VTX 35289, 35290
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35308, 0, 0
  {
   NET 4476
   VTX 35291, 35292
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35309, 0, 0
  {
   NET 10471
   VTX 35293, 35294
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35310, 0, 0
  {
   NET 4476
   VTX 35295, 35296
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35311, 0, 0
  {
   NET 32547
   VTX 35297, 35298
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  35312, 0, 0
  {
   NET 32555
   VTX 35299, 35300
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  35313, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="slow2fastSync"
    #LIBRARY="#default"
    #REFERENCE="sync6"
    #SYMBOL="slow2fastSync"
   }
   COORD (2400,1220)
   VERTEXES ( (2,35338), (4,35340), (6,35372), (8,35381), (10,35390), (12,35399) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  35314, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2400,1184,2477,1219)
   ALIGN 8
   MARGINS (1,1)
   PARENT 35313
  }
  TEXT  35315, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2400,1460,2587,1495)
   MARGINS (1,1)
   PARENT 35313
  }
  VTX  35337, 0, 0
  {
   COORD (2060,1260)
  }
  VTX  35338, 0, 0
  {
   COORD (2400,1260)
  }
  WIRE  35339, 0, 0
  {
   NET 35112
   VTX 35337, 35338
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  35340, 0, 0
  {
   COORD (2600,1260)
  }
  VTX  35341, 0, 0
  {
   COORD (2980,1260)
  }
  WIRE  35343, 0, 0
  {
   NET 35345
   VTX 35340, 35341
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  35345, 0, 0
  {
   VARIABLES
   {
    #NAME="m_dma_new_rd_len"
   }
  }
  TEXT  35346, 0, 0
  {
   TEXT "$#NAME"
   RECT (2680,1230,2900,1259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35343
  }
  TEXT  35353, 0, 0
  {
   TEXT "$#NAME"
   RECT (1540,1490,1760,1519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35371
  }
  VTX  35369, 0, 0
  {
   COORD (1420,1520)
  }
  VTX  35370, 0, 0
  {
   COORD (1900,1520)
  }
  WIRE  35371, 0, 0
  {
   NET 35345
   VTX 35369, 35370
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  35372, 0, 0
  {
   COORD (2400,1300)
  }
  VTX  35373, 0, 0
  {
   COORD (2260,1300)
  }
  WIRE  35375, 0, 0
  {
   NET 32500
   VTX 35372, 35373
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  35377, 0, 0
  {
   TEXT "$#NAME"
   RECT (2284,1270,2376,1299)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35375
  }
  VTX  35381, 0, 0
  {
   COORD (2400,1340)
  }
  VTX  35382, 0, 0
  {
   COORD (2260,1340)
  }
  WIRE  35384, 0, 0
  {
   NET 4476
   VTX 35381, 35382
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  35386, 0, 0
  {
   TEXT "$#NAME"
   RECT (2316,1310,2345,1339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35384
  }
  VTX  35390, 0, 0
  {
   COORD (2400,1380)
  }
  VTX  35391, 0, 0
  {
   COORD (2260,1380)
  }
  WIRE  35393, 0, 0
  {
   NET 10471
   VTX 35390, 35391
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  35395, 0, 0
  {
   TEXT "$#NAME"
   RECT (2298,1350,2363,1379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35393
  }
  VTX  35399, 0, 0
  {
   COORD (2400,1420)
  }
  VTX  35400, 0, 0
  {
   COORD (2260,1420)
  }
  WIRE  35402, 0, 0
  {
   NET 4476
   VTX 35399, 35400
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  35404, 0, 0
  {
   TEXT "$#NAME"
   RECT (2316,1390,2345,1419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35402
  }
 }
 
}

PAGE "32 bit FIFO"
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  25454, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="OpenMAC_DMAFifo"
    #GENERIC0="fifo_word_size_log2_g : NATURAL := tx_fifo_word_size_log2_c"
    #GENERIC1="fifo_word_size_g : NATURAL := tx_fifo_word_size_c"
    #GENERIC2="fifo_data_width_g : NATURAL := fifo_data_width_g"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="TX_FIFO_32"
    #SYMBOL="OpenMAC_DMAFifo"
   }
   COORD (1220,380)
   VERTEXES ( (2,25609), (22,25611), (24,25613), (26,25615), (28,25617), (38,25622), (44,25628), (34,25618), (36,25620), (40,25624), (42,25626), (32,26118), (30,26433) )
   PINPROP 30,"#PIN_STATE","0"
  }
  TEXT  25468, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1220,324,1390,359)
   ALIGN 8
   MARGINS (1,1)
   PARENT 25454
  }
  TEXT  25469, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1220,740,1484,775)
   MARGINS (1,1)
   PARENT 25454
  }
  TEXT  25470, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1220,776,1884,875)
   PARENT 25454
  }
  TEXT  25471, 0, 0
  {
   TEXT "$#NAME"
   RECT (964,391,1036,420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25660
  }
  TEXT  25473, 0, 0
  {
   TEXT "$#NAME"
   RECT (951,431,1049,460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25661
  }
  TEXT  25475, 0, 0
  {
   TEXT "$#NAME"
   RECT (950,471,1051,500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25662
  }
  TEXT  25477, 0, 0
  {
   TEXT "$#NAME"
   RECT (936,531,1064,560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25663
  }
  TEXT  25479, 0, 0
  {
   TEXT "$#NAME"
   RECT (947,571,1053,600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25664
  }
  TEXT  25481, 0, 0
  {
   TEXT "$#NAME"
   RECT (2041,471,2200,500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25665
  }
  TEXT  25483, 0, 0
  {
   TEXT "$#NAME"
   RECT (2070,511,2171,540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25666
  }
  TEXT  25485, 0, 0
  {
   TEXT "$#NAME"
   RECT (1889,391,2351,420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25667
  }
  TEXT  25487, 0, 0
  {
   TEXT "$#NAME"
   RECT (2052,551,2189,580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25668
  }
  TEXT  25489, 0, 0
  {
   TEXT "$#NAME"
   RECT (2068,591,2172,620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25669
  }
  TEXT  25491, 0, 0
  {
   TEXT "$#NAME"
   RECT (1888,431,2353,460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25670
  }
  NET WIRE  25493, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_aclr"
   }
  }
  NET WIRE  25494, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_clk"
   }
  }
  NET WIRE  25495, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_wr_clk"
   }
  }
  NET WIRE  25496, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_req"
   }
  }
  NET WIRE  25497, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_wr_req"
   }
  }
  NET BUS  25498, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="tx_rd_usedw(tx_fifo_word_size_log2_c-1:0)"
   }
  }
  NET BUS  25499, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="tx_wr_usedw(tx_fifo_word_size_log2_c-1:0)"
   }
  }
  NET WIRE  25501, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_full"
   }
  }
  NET WIRE  25502, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_wr_empty"
   }
  }
  NET WIRE  25503, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_wr_full"
   }
  }
  INSTANCE  25504, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="OpenMAC_DMAFifo"
    #GENERIC0="fifo_data_width_g : NATURAL := fifo_data_width_g"
    #GENERIC1="fifo_word_size_g : NATURAL := rx_fifo_word_size_c"
    #GENERIC2="fifo_word_size_log2_g : NATURAL := rx_fifo_word_size_log2_c"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="RX_FIFO_32"
    #SYMBOL="OpenMAC_DMAFifo"
   }
   COORD (1220,1060)
   VERTEXES ( (2,25631), (22,25633), (24,25635), (26,25637), (38,25644), (44,25650), (34,25640), (36,25642), (40,25646), (42,25648), (28,25858), (30,25902), (32,26652) )
   PINPROP 32,"#PIN_STATE","0"
  }
  TEXT  25518, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1220,1004,1392,1039)
   ALIGN 8
   MARGINS (1,1)
   PARENT 25504
  }
  TEXT  25519, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1220,1420,1484,1455)
   MARGINS (1,1)
   PARENT 25504
  }
  TEXT  25520, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1220,1456,1886,1555)
   PARENT 25504
  }
  TEXT  25521, 0, 0
  {
   TEXT "$#NAME"
   RECT (964,1071,1037,1100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25671
  }
  TEXT  25523, 0, 0
  {
   TEXT "$#NAME"
   RECT (951,1111,1050,1140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25672
  }
  TEXT  25525, 0, 0
  {
   TEXT "$#NAME"
   RECT (949,1151,1051,1180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25673
  }
  TEXT  25527, 0, 0
  {
   TEXT "$#NAME"
   RECT (948,1211,1052,1240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25674
  }
  TEXT  25529, 0, 0
  {
   TEXT "$#NAME"
   RECT (906,1251,1038,1280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25860
  }
  TEXT  25531, 0, 0
  {
   TEXT "$#NAME"
   RECT (2053,1151,2188,1180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25676
  }
  TEXT  25533, 0, 0
  {
   TEXT "$#NAME"
   RECT (2069,1191,2171,1220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25677
  }
  TEXT  25535, 0, 0
  {
   TEXT "$#NAME"
   RECT (1888,1071,2352,1100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25678
  }
  TEXT  25537, 0, 0
  {
   TEXT "$#NAME"
   RECT (2051,1231,2189,1260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25679
  }
  TEXT  25539, 0, 0
  {
   TEXT "$#NAME"
   RECT (2068,1271,2173,1300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25680
  }
  TEXT  25541, 0, 0
  {
   TEXT "$#NAME"
   RECT (1887,1111,2354,1140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25681
  }
  NET WIRE  25543, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_aclr"
   }
  }
  NET WIRE  25544, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_rd_clk"
   }
  }
  NET WIRE  25545, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_clk"
   }
  }
  NET WIRE  25546, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_rd_req"
   }
  }
  NET WIRE  25547, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_req"
   }
  }
  NET WIRE  25548, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_full"
   }
  }
  NET WIRE  25549, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_empty"
   }
  }
  NET WIRE  25550, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_rd_full"
   }
  }
  NET WIRE  25551, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_rd_empty"
   }
  }
  NET BUS  25552, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="rx_rd_usedw(rx_fifo_word_size_log2_c-1:0)"
   }
  }
  NET BUS  25553, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="rx_wr_usedw(rx_fifo_word_size_log2_c-1:0)"
   }
  }
  GENERATE  25554, 0, 0
  {
   VARIABLES
   {
    #CONDITION="gen_tx_fifo_g"
    #GENERATE_KIND="IF"
    #LABEL="txFifoGen32"
   }
   AREA (280,300,2920,900)
   INSTANCES 25454
   PROCESSES 25943
  }
  TEXT  25555, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (280,264,828,299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 25554
  }
  GENERATE  25556, 0, 0
  {
   VARIABLES
   {
    #CONDITION="gen_rx_fifo_g"
    #GENERATE_KIND="IF"
    #LABEL="rxFifoGen32"
   }
   AREA (280,981,2920,1581)
   INSTANCES 25504
   PROCESSES 27274
  }
  TEXT  25557, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (280,945,832,980)
   ALIGN 8
   MARGINS (1,1)
   PARENT 25556
  }
  INSTANCE  25558, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="m_writedata(fifo_data_width_g-1:0)"
    #SYMBOL="BusOutput"
   }
   COORD (1980,1340)
   VERTEXES ( (2,26653) )
  }
  TEXT  25560, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2032,1323,2490,1358)
   ALIGN 4
   MARGINS (1,1)
   PARENT 25558
  }
  INSTANCE  25561, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="m_readdata(fifo_data_width_g-1:0)"
    #SYMBOL="BusInput"
   }
   COORD (1140,660)
   VERTEXES ( (2,26434) )
  }
  TEXT  25563, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (635,643,1089,678)
   ALIGN 6
   MARGINS (1,1)
   PARENT 25561
   ORIENTATION 2
  }
  INSTANCE  25564, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="dma_dout(15:0)"
    #SYMBOL="BusInput"
   }
   COORD (580,1340)
   VERTEXES ( (2,27307) )
  }
  TEXT  25565, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (322,1323,529,1358)
   ALIGN 6
   MARGINS (1,1)
   PARENT 25564
  }
  INSTANCE  25566, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="dma_din(15:0)"
    #SYMBOL="BusOutput"
   }
   COORD (2620,660)
   VERTEXES ( (2,26116) )
  }
  TEXT  25567, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2672,643,2862,678)
   ALIGN 4
   MARGINS (1,1)
   PARENT 25566
  }
  NET BUS  25568, 0, 0
  TEXT  25572, 0, 0
  {
   TEXT "TX FIFO"
   RECT (2180,800,2389,863)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,700,1,0,0,"Arial")
  }
  TEXT  25573, 0, 0
  {
   TEXT "RX FIFO"
   RECT (2180,1480,2395,1543)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (22,0,0,700,1,0,0,"Arial")
  }
  NET BUS  25574, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="rd_data(fifo_data_width_g-1:0)"
   }
  }
  TEXT  25576, 0, 0
  {
   TEXT "$#NAME"
   RECT (1939,631,2269,660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 26125
  }
  NET BUS  25577, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="wr_data(fifo_data_width_g-1:0)"
   }
  }
  TEXT  25579, 0, 0
  {
   TEXT "$#NAME"
   RECT (819,1311,1152,1340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25904
  }
  GENERATE  25581, 0, 0
  {
   VARIABLES
   {
    #CONDITION="fifo_data_width_g = 32"
    #GENERATE_KIND="IF"
    #LABEL="gen32bitFifo"
   }
   AREA (240,260,2960,1640)
   GENERATES 25554, 25556
  }
  TEXT  25582, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (240,224,911,259)
   ALIGN 8
   MARGINS (1,1)
   PARENT 25581
  }
  VTX  25608, 0, 0
  {
   COORD (800,420)
  }
  VTX  25609, 0, 0
  {
   COORD (1220,420)
  }
  VTX  25610, 0, 0
  {
   COORD (800,460)
  }
  VTX  25611, 0, 0
  {
   COORD (1220,460)
  }
  VTX  25612, 0, 0
  {
   COORD (800,500)
  }
  VTX  25613, 0, 0
  {
   COORD (1220,500)
  }
  VTX  25614, 0, 0
  {
   COORD (800,560)
  }
  VTX  25615, 0, 0
  {
   COORD (1220,560)
  }
  VTX  25616, 0, 0
  {
   COORD (800,600)
  }
  VTX  25617, 0, 0
  {
   COORD (1220,600)
  }
  VTX  25618, 0, 0
  {
   COORD (1860,500)
  }
  VTX  25619, 0, 0
  {
   COORD (2380,500)
  }
  VTX  25620, 0, 0
  {
   COORD (1860,540)
  }
  VTX  25621, 0, 0
  {
   COORD (2380,540)
  }
  VTX  25622, 0, 0
  {
   COORD (1860,420)
  }
  VTX  25623, 0, 0
  {
   COORD (2380,420)
  }
  VTX  25624, 0, 0
  {
   COORD (1860,580)
  }
  VTX  25625, 0, 0
  {
   COORD (2380,580)
  }
  VTX  25626, 0, 0
  {
   COORD (1860,620)
  }
  VTX  25627, 0, 0
  {
   COORD (2380,620)
  }
  VTX  25628, 0, 0
  {
   COORD (1860,460)
  }
  VTX  25629, 0, 0
  {
   COORD (2380,460)
  }
  VTX  25630, 0, 0
  {
   COORD (800,1100)
  }
  VTX  25631, 0, 0
  {
   COORD (1220,1100)
  }
  VTX  25632, 0, 0
  {
   COORD (800,1140)
  }
  VTX  25633, 0, 0
  {
   COORD (1220,1140)
  }
  VTX  25634, 0, 0
  {
   COORD (800,1180)
  }
  VTX  25635, 0, 0
  {
   COORD (1220,1180)
  }
  VTX  25636, 0, 0
  {
   COORD (800,1240)
  }
  VTX  25637, 0, 0
  {
   COORD (1220,1240)
  }
  VTX  25640, 0, 0
  {
   COORD (1860,1180)
  }
  VTX  25641, 0, 0
  {
   COORD (2380,1180)
  }
  VTX  25642, 0, 0
  {
   COORD (1860,1220)
  }
  VTX  25643, 0, 0
  {
   COORD (2380,1220)
  }
  VTX  25644, 0, 0
  {
   COORD (1860,1100)
  }
  VTX  25645, 0, 0
  {
   COORD (2380,1100)
  }
  VTX  25646, 0, 0
  {
   COORD (1860,1260)
  }
  VTX  25647, 0, 0
  {
   COORD (2380,1260)
  }
  VTX  25648, 0, 0
  {
   COORD (1860,1300)
  }
  VTX  25649, 0, 0
  {
   COORD (2380,1300)
  }
  VTX  25650, 0, 0
  {
   COORD (1860,1140)
  }
  VTX  25651, 0, 0
  {
   COORD (2380,1140)
  }
  WIRE  25660, 0, 0
  {
   NET 25493
   VTX 25608, 25609
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25661, 0, 0
  {
   NET 25494
   VTX 25610, 25611
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25662, 0, 0
  {
   NET 25495
   VTX 25612, 25613
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25663, 0, 0
  {
   NET 25954
   VTX 25614, 25615
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25664, 0, 0
  {
   NET 25497
   VTX 25616, 25617
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25665, 0, 0
  {
   NET 35623
   VTX 25618, 25619
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25666, 0, 0
  {
   NET 25501
   VTX 25620, 25621
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25667, 0, 0
  {
   NET 25498
   VTX 25622, 25623
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25668, 0, 0
  {
   NET 25502
   VTX 25624, 25625
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25669, 0, 0
  {
   NET 25503
   VTX 25626, 25627
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25670, 0, 0
  {
   NET 25499
   VTX 25628, 25629
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25671, 0, 0
  {
   NET 25543
   VTX 25630, 25631
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25672, 0, 0
  {
   NET 25544
   VTX 25632, 25633
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25673, 0, 0
  {
   NET 25545
   VTX 25634, 25635
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25674, 0, 0
  {
   NET 25546
   VTX 25636, 25637
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25676, 0, 0
  {
   NET 25551
   VTX 25640, 25641
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25677, 0, 0
  {
   NET 25550
   VTX 25642, 25643
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25678, 0, 0
  {
   NET 25552
   VTX 25644, 25645
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25679, 0, 0
  {
   NET 25549
   VTX 25646, 25647
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  25680, 0, 0
  {
   NET 25548
   VTX 25648, 25649
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  25681, 0, 0
  {
   NET 25553
   VTX 25650, 25651
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  25691, 0, 0
  {
   TEXT "$#NAME"
   RECT (407,1251,514,1280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 27309
  }
  TEXT  25695, 0, 0
  {
   TEXT "$#NAME"
   RECT (493,1511,871,1540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 25866
  }
  NET WIRE  25713, 0, 0
  {
   VARIABLES
   {
    #NAME="rx_wr_req_s"
   }
  }
  NET BUS  25743, 0, 0
  VTX  25858, 0, 0
  {
   COORD (1220,1280)
  }
  VTX  25859, 0, 0
  {
   COORD (760,1280)
  }
  WIRE  25860, 0, 0
  {
   NET 25713
   VTX 25858, 25859
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  25864, 0, 0
  {
   COORD (920,1540)
  }
  VTX  25865, 0, 0
  {
   COORD (460,1540)
  }
  BUS  25866, 0, 0
  {
   NET 26171
   VTX 25864, 25865
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  25902, 0, 0
  {
   COORD (1220,1340)
  }
  VTX  25903, 0, 0
  {
   COORD (760,1340)
  }
  BUS  25904, 0, 0
  {
   NET 25577
   VTX 25902, 25903
   VARIABLES
   {
    #NAMED="1"
   }
  }
  PROCESS  25943, 0, 0
  {
   LABEL "tx_rd_proc"
   TEXT 
"tx_rd_proc :\n"+
"process (tx_rd_clk, rst)\n"+
"begin\n"+
"\tif rst = '1' then\n"+
"\t\ttx_rd_sel_word <= '0';\n"+
"        tx_rd_empty_s_l <= '0';\n"+
"\telsif rising_edge(tx_rd_clk) then\n"+
"\t\tif mac_tx_off = '1' then\n"+
"\t\t\ttx_rd_sel_word <= '0';\n"+
"            tx_rd_empty_s_l <= '0';\n"+
"\t\telsif tx_rd_req = '1' then\n"+
"\t\t\tif tx_rd_sel_word = '0' then\n"+
"\t\t\t\ttx_rd_sel_word <= '1';\n"+
"\t\t\telse\n"+
"\t\t\t\ttx_rd_sel_word <= '0';\n"+
"                --workaround...\n"+
"                if tx_rd_empty_s = '0' then\n"+
"                    tx_rd_empty_s_l <= '1';\n"+
"                else\n"+
"                    tx_rd_empty_s_l <= '0';\n"+
"                end if;\n"+
"\t\t\tend if;\n"+
"\t\tend if;\n"+
"\tend if;\n"+
"end process;\n"+
"\n"+
"tx_rd_req_s <= tx_rd_req when tx_rd_sel_word = '0' else '0';\n"+
"\n"+
"tx_rd_empty <= tx_rd_empty_s when tx_rd_empty_s_l = '0' else '0';\n"+
"\n"+
"dma_din <= \trd_data(15 downto 0) when tx_rd_sel_word = '1' else\n"+
"            rd_data(31 downto 16);\n"+
"\n"+
"\n"+
"\n"+
"\n"+
""
   RECT (2420,580,2540,700)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   CORNER 10
   VTX (  26117, 26119, 26121, 26123 )
   VARIABLES
   {
    #DIRECTION_LIST="26119 26121 "
    #UPDATE_SENS_LIST="0"
   }
   LIST (  26119, 26121 )
  }
  TEXT  25944, 0, 0
  {
   TEXT "$#NAME"
   RECT (2442,450,2471,553)
   ALIGN 4
   MARGINS (1,1)
   PARENT 26126
   ORIENTATION 5
  }
  NET WIRE  25954, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_req_s"
   }
  }
  TEXT  26056, 0, 0
  {
   TEXT "$#NAME"
   RECT (2556,590,2684,619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 26127
  }
  NET BUS  26104, 0, 0
  VTX  26116, 0, 0
  {
   COORD (2620,660)
  }
  VTX  26117, 0, 0
  {
   COORD (2540,660)
  }
  VTX  26118, 0, 0
  {
   COORD (1860,660)
  }
  VTX  26119, 0, 0
  {
   COORD (2420,660)
  }
  VTX  26120, 0, 0
  {
   COORD (2440,440)
  }
  VTX  26121, 0, 0
  {
   COORD (2440,580)
  }
  VTX  26122, 0, 0
  {
   COORD (2700,620)
  }
  VTX  26123, 0, 0
  {
   COORD (2540,620)
  }
  BUS  26124, 0, 0
  {
   NET 26104
   VTX 26116, 26117
  }
  BUS  26125, 0, 0
  {
   NET 25574
   VTX 26118, 26119
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  26126, 0, 0
  {
   NET 25496
   VTX 26120, 26121
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  26127, 0, 0
  {
   NET 25954
   VTX 26122, 26123
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  26149, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_sel_word"
   }
  }
  TEXT  26150, 0, 0
  {
   TEXT "$#NAME"
   RECT (2058,690,2222,719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35629
  }
  NET BUS  26171, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="wr_data_s(fifo_data_width_g/2-1:0)"
   }
  }
  VTX  26433, 0, 0
  {
   COORD (1220,660)
  }
  VTX  26434, 0, 0
  {
   COORD (1140,660)
  }
  BUS  26435, 0, 0
  {
   NET 25568
   VTX 26433, 26434
  }
  NET BUS  26640, 0, 0
  VTX  26652, 0, 0
  {
   COORD (1860,1340)
  }
  VTX  26653, 0, 0
  {
   COORD (1980,1340)
  }
  BUS  26654, 0, 0
  {
   NET 26640
   VTX 26652, 26653
  }
  PROCESS  27274, 0, 0
  {
   LABEL "rx_wr_proc"
   TEXT 
"rx_wr_proc :\n"+
"process (rx_wr_clk, rst)\n"+
"variable toggle : std_logic;\n"+
"begin\n"+
"\tif rst = '1' then\n"+
"\t\twr_data_s <= (others => '0');\n"+
"\t\ttoggle := '0';\n"+
"\t\trx_wr_req_s <= '0';\n"+
"\telsif rising_edge(rx_wr_clk) then\n"+
"\t\trx_wr_req_s <= '0';\n"+
"\t\t\n"+
"\t\tif mac_rx_off = '1' then\n"+
"\t\t\ttoggle := '0';\n"+
"\t\telsif rx_wr_req = '1' then\n"+
"\t\t\tif toggle = '0' then\n"+
"\t\t\t\t--capture data\n"+
"\t\t\t\twr_data_s <= dma_dout;\n"+
"\t\t\t\ttoggle := '1';\n"+
"\t\t\telse\n"+
"\t\t\t\trx_wr_req_s <= '1';\n"+
"\t\t\t\ttoggle := '0';\n"+
"\t\t\tend if;\n"+
"\t\tend if;\n"+
"\tend if;\n"+
"end process;\n"+
"\n"+
"wr_data <=  dma_dout & wr_data_s;\n"+
"\n"+
"\n"+
""
   RECT (640,1240,760,1380)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   CORNER 10
   VTX (  25859, 25903, 27306, 27308 )
   VARIABLES
   {
    #DIRECTION_LIST="27306 27308 "
    #UPDATE_SENS_LIST="0"
   }
   LIST (  27306, 27308 )
  }
  VTX  27305, 0, 0
  {
   COORD (400,1280)
  }
  VTX  27306, 0, 0
  {
   COORD (640,1280)
  }
  VTX  27307, 0, 0
  {
   COORD (580,1340)
  }
  VTX  27308, 0, 0
  {
   COORD (640,1340)
  }
  WIRE  27309, 0, 0
  {
   NET 25547
   VTX 27305, 27306
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  27310, 0, 0
  {
   NET 25743
   VTX 27307, 27308
  }
  NET WIRE  35623, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_empty_s"
   }
  }
  VTX  35627, 0, 0
  {
   COORD (1980,720)
  }
  VTX  35628, 0, 0
  {
   COORD (2300,720)
  }
  WIRE  35629, 0, 0
  {
   NET 26149
   VTX 35627, 35628
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  35630, 0, 0
  {
   TEXT "$#NAME"
   RECT (2073,730,2207,759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35636
  }
  VTX  35634, 0, 0
  {
   COORD (1980,760)
  }
  VTX  35635, 0, 0
  {
   COORD (2300,760)
  }
  WIRE  35636, 0, 0
  {
   NET 35637
   VTX 35634, 35635
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  35637, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_empty"
   }
  }
  TEXT  35655, 0, 0
  {
   TEXT "$#NAME"
   RECT (2051,770,2229,799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 35661
  }
  VTX  35659, 0, 0
  {
   COORD (1980,800)
  }
  VTX  35660, 0, 0
  {
   COORD (2300,800)
  }
  WIRE  35661, 0, 0
  {
   NET 35664
   VTX 35659, 35660
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  35664, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_rd_empty_s_l"
   }
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1311687673"
   PAGENAME="32 bit FIFO"
   PAGENUMBER="5"
   REVISION="1.0"
  }
 }
 
 BODY
 {
  TEXT  35733, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (2247,1904,2364,1957)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  35734, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (2421,1900,3091,1960)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  35735, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (2245,1964,2316,2017)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  35736, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (2418,1960,3088,2020)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  35737, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"Bernecker + Rainer Industrie-Elektronik Ges.m.b.H.\n"+
"B&R Strasse 1\n"+
"5142 Eggelsberg\n"+
"Austria"
   RECT (2427,1758,3115,1892)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  TEXT  35738, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (2245,2082,2324,2135)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  35739, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (2417,2078,3087,2138)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  35740, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (2243,2022,2371,2075)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  35741, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (2417,2032,3077,2067)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  GROUP  35742, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,1738,3108,2138)
   FREEID 1
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,399), (880,0), (0,0), (0,399), (880,399) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  35743, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,1958,3108,1959)
   FREEID 1
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  35744, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,1898,3108,1899)
   FREEID 1
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  35745, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,2018,3108,2019)
   FREEID 1
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  35746, 0, 0
  {
   PAGEALIGN 10
   RECT (2227,2078,3108,2079)
   FREEID 1
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  35747, 0, 0
  {
   PAGEALIGN 10
   RECT (2407,1898,2408,2139)
   FREEID 1
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  LINE  35748, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (132,134,132)
   POINTS ( (2407,1738), (2407,1898) )
   FILL (1,(0,0,0),0)
  }
  LINKBMPPICT  35749, 0, 0
  {
   PAGEALIGN 10
   FILENAME ".\\..\\..\\..\\Aldec\\Active-HDL 8.3\\dat\\#BR.bmp"
   RECT (2247,1758,2387,1838)
  }
 }
 
}

