// Seed: 972699778
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2 = 1;
  logic id_3 = 1'b0;
  assign id_2 = {id_2{id_3}};
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    inout logic id_8,
    input logic id_9,
    input logic id_10,
    output logic id_11,
    input id_12,
    output logic id_13,
    output logic id_14,
    input logic id_15
    , id_20, id_21,
    input logic id_16,
    output logic id_17,
    input logic id_18,
    input id_19
);
  logic id_22;
  logic id_23;
endmodule
