digraph "CFG for '_Z13order10KernelPdS_S_dS_' function" {
	label="CFG for '_Z13order10KernelPdS_S_dS_' function";

	Node0x507e180 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = zext i32 %6 to i64\l  %8 = getelementptr inbounds double, double addrspace(1)* %1, i64 %7\l  %9 = load double, double addrspace(1)* %8, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %10 = load double, double addrspace(4)* @b10, align 8, !tbaa !5\l  %11 = getelementptr inbounds double, double addrspace(1)* %2, i64 %7\l  %12 = load double, double addrspace(1)* %11, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %13 = fmul contract double %10, %12\l  %14 = load double, double addrspace(4)* @b11, align 8, !tbaa !5\l  %15 = getelementptr inbounds double, double addrspace(1)* %4, i64 %7\l  %16 = load double, double addrspace(1)* %15, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %17 = fmul contract double %14, %16\l  %18 = fadd contract double %13, %17\l  %19 = load double, double addrspace(4)* @b12, align 8, !tbaa !5\l  %20 = add nuw nsw i32 %6, 2\l  %21 = zext i32 %20 to i64\l  %22 = getelementptr inbounds double, double addrspace(1)* %4, i64 %21\l  %23 = load double, double addrspace(1)* %22, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %24 = fmul contract double %19, %23\l  %25 = fadd contract double %18, %24\l  %26 = load double, double addrspace(4)* @b13, align 8, !tbaa !5\l  %27 = add nuw nsw i32 %6, 4\l  %28 = zext i32 %27 to i64\l  %29 = getelementptr inbounds double, double addrspace(1)* %4, i64 %28\l  %30 = load double, double addrspace(1)* %29, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %31 = fmul contract double %26, %30\l  %32 = fadd contract double %25, %31\l  %33 = load double, double addrspace(4)* @b14, align 8, !tbaa !5\l  %34 = add nuw nsw i32 %6, 6\l  %35 = zext i32 %34 to i64\l  %36 = getelementptr inbounds double, double addrspace(1)* %4, i64 %35\l  %37 = load double, double addrspace(1)* %36, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %38 = fmul contract double %33, %37\l  %39 = fadd contract double %32, %38\l  %40 = fmul contract double %39, %3\l  %41 = fadd contract double %9, %40\l  %42 = getelementptr inbounds double, double addrspace(1)* %0, i64 %7\l  store double %41, double addrspace(1)* %42, align 8, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %43 = load double, double addrspace(1)* %8, align 8, !tbaa !5\l  %44 = load double, double addrspace(4)* @b20, align 8, !tbaa !5\l  %45 = load double, double addrspace(1)* %11, align 8, !tbaa !5\l  %46 = fmul contract double %44, %45\l  %47 = load double, double addrspace(4)* @b21, align 8, !tbaa !5\l  %48 = load double, double addrspace(1)* %15, align 8, !tbaa !5\l  %49 = fmul contract double %47, %48\l  %50 = fadd contract double %46, %49\l  %51 = load double, double addrspace(4)* @b22, align 8, !tbaa !5\l  %52 = load double, double addrspace(1)* %22, align 8, !tbaa !5\l  %53 = fmul contract double %51, %52\l  %54 = fadd contract double %50, %53\l  %55 = load double, double addrspace(4)* @b23, align 8, !tbaa !5\l  %56 = load double, double addrspace(1)* %29, align 8, !tbaa !5\l  %57 = fmul contract double %55, %56\l  %58 = fadd contract double %54, %57\l  %59 = load double, double addrspace(4)* @b24, align 8, !tbaa !5\l  %60 = load double, double addrspace(1)* %36, align 8, !tbaa !5\l  %61 = fmul contract double %59, %60\l  %62 = fadd contract double %58, %61\l  %63 = fmul contract double %62, %3\l  %64 = fadd contract double %43, %63\l  %65 = getelementptr inbounds double, double addrspace(1)* %0, i64 %21\l  store double %64, double addrspace(1)* %65, align 8, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %66 = load double, double addrspace(1)* %8, align 8, !tbaa !5\l  %67 = load double, double addrspace(4)* @b30, align 8, !tbaa !5\l  %68 = load double, double addrspace(1)* %11, align 8, !tbaa !5\l  %69 = fmul contract double %67, %68\l  %70 = load double, double addrspace(4)* @b31, align 8, !tbaa !5\l  %71 = load double, double addrspace(1)* %15, align 8, !tbaa !5\l  %72 = fmul contract double %70, %71\l  %73 = fadd contract double %69, %72\l  %74 = load double, double addrspace(4)* @b32, align 8, !tbaa !5\l  %75 = load double, double addrspace(1)* %22, align 8, !tbaa !5\l  %76 = fmul contract double %74, %75\l  %77 = fadd contract double %73, %76\l  %78 = load double, double addrspace(4)* @b33, align 8, !tbaa !5\l  %79 = load double, double addrspace(1)* %29, align 8, !tbaa !5\l  %80 = fmul contract double %78, %79\l  %81 = fadd contract double %77, %80\l  %82 = load double, double addrspace(4)* @b34, align 8, !tbaa !5\l  %83 = load double, double addrspace(1)* %36, align 8, !tbaa !5\l  %84 = fmul contract double %82, %83\l  %85 = fadd contract double %81, %84\l  %86 = fmul contract double %85, %3\l  %87 = fadd contract double %66, %86\l  %88 = getelementptr inbounds double, double addrspace(1)* %0, i64 %28\l  store double %87, double addrspace(1)* %88, align 8, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %89 = load double, double addrspace(1)* %8, align 8, !tbaa !5\l  %90 = load double, double addrspace(4)* @b40, align 8, !tbaa !5\l  %91 = load double, double addrspace(1)* %11, align 8, !tbaa !5\l  %92 = fmul contract double %90, %91\l  %93 = load double, double addrspace(4)* @b41, align 8, !tbaa !5\l  %94 = load double, double addrspace(1)* %15, align 8, !tbaa !5\l  %95 = fmul contract double %93, %94\l  %96 = fadd contract double %92, %95\l  %97 = load double, double addrspace(4)* @b42, align 8, !tbaa !5\l  %98 = load double, double addrspace(1)* %22, align 8, !tbaa !5\l  %99 = fmul contract double %97, %98\l  %100 = fadd contract double %96, %99\l  %101 = load double, double addrspace(4)* @b43, align 8, !tbaa !5\l  %102 = load double, double addrspace(1)* %29, align 8, !tbaa !5\l  %103 = fmul contract double %101, %102\l  %104 = fadd contract double %100, %103\l  %105 = load double, double addrspace(4)* @b44, align 8, !tbaa !5\l  %106 = load double, double addrspace(1)* %36, align 8, !tbaa !5\l  %107 = fmul contract double %105, %106\l  %108 = fadd contract double %104, %107\l  %109 = fmul contract double %108, %3\l  %110 = fadd contract double %89, %109\l  %111 = getelementptr inbounds double, double addrspace(1)* %0, i64 %35\l  store double %110, double addrspace(1)* %111, align 8, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
