Running: /home/pablo/programas/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/pablo/work/sdc/tp_final/ofdm/fifo_iface_tb_isim_beh.exe" -prj "/home/pablo/work/sdc/tp_final/ofdm/fifo_iface_tb_beh.prj" "work.fifo_iface_tb" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/pablo/work/sdc/tp_final/ofdm/ipcore_dir/fifo8x64.vhd" into library work
Parsing VHDL file "/home/pablo/work/sdc/tp_final/ofdm/fifo_iface.vhd" into library work
Parsing VHDL file "/home/pablo/work/sdc/tp_final/ofdm/fifo_iface_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102492 KB
Fuse CPU Usage: 1320 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_ss [\fifo_generator_v9_3_bhv_ss(7,8,...]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_preload0 [\fifo_generator_v9_3_bhv_preload...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(1,0,7,...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(1,0,7,"Blan...]
Compiling architecture fifo8x64_a of entity fifo8x64 [fifo8x64_default]
Compiling architecture fifo_iface_arch of entity fifo_iface [fifo_iface_default]
Compiling architecture behavior of entity fifo_iface_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable /home/pablo/work/sdc/tp_final/ofdm/fifo_iface_tb_isim_beh.exe
Fuse Memory Usage: 677904 KB
Fuse CPU Usage: 1500 ms
GCC CPU Usage: 160 ms
