\hypertarget{group___r_t_c__clock__source}{}\doxysection{R\+T\+C\+\_\+clock\+\_\+source}
\label{group___r_t_c__clock__source}\index{RTC\_clock\_source@{RTC\_clock\_source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_t_c__clock__source_ga18c0c40ff4289148c9fa44c6848d5552}\label{group___r_t_c__clock__source_ga18c0c40ff4289148c9fa44c6848d5552}} 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+L\+SE}~((uint32\+\_\+t)0x00000100)
\item 
\mbox{\Hypertarget{group___r_t_c__clock__source_ga7758c87e4584bfa76cb99c726b7162c3}\label{group___r_t_c__clock__source_ga7758c87e4584bfa76cb99c726b7162c3}} 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+L\+SI}~((uint32\+\_\+t)0x00000200)
\item 
\mbox{\Hypertarget{group___r_t_c__clock__source_gada0bedcd0afa5104ec0ef398d1ac2778}\label{group___r_t_c__clock__source_gada0bedcd0afa5104ec0ef398d1ac2778}} 
\#define {\bfseries R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Div128}~((uint32\+\_\+t)0x00000300)
\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+\_\+\+S\+O\+U\+R\+CE}(S\+O\+U\+R\+CE)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_t_c__clock__source_gae76a0340b02b5342e756fa0d2112ebf5}\label{group___r_t_c__clock__source_gae76a0340b02b5342e756fa0d2112ebf5}} 
\index{RTC\_clock\_source@{RTC\_clock\_source}!IS\_RCC\_RTCCLK\_SOURCE@{IS\_RCC\_RTCCLK\_SOURCE}}
\index{IS\_RCC\_RTCCLK\_SOURCE@{IS\_RCC\_RTCCLK\_SOURCE}!RTC\_clock\_source@{RTC\_clock\_source}}
\doxysubsubsection{\texorpdfstring{IS\_RCC\_RTCCLK\_SOURCE}{IS\_RCC\_RTCCLK\_SOURCE}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+\_\+\+S\+O\+U\+R\+CE(\begin{DoxyParamCaption}\item[{}]{S\+O\+U\+R\+CE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                      (((SOURCE) == RCC\_RTCCLKSource\_LSE) || \(\backslash\)}
\DoxyCodeLine{                                      ((SOURCE) == RCC\_RTCCLKSource\_LSI) || \(\backslash\)}
\DoxyCodeLine{                                      ((SOURCE) == RCC\_RTCCLKSource\_HSE\_Div128))}

\end{DoxyCode}
