// Seed: 1318792228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  ;
  wire id_8;
  wire id_9 = id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd37
) (
    output supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    output wire id_4,
    output wor id_5,
    input wand id_6,
    output supply1 id_7,
    output tri id_8,
    input tri1 id_9,
    output tri0 _id_10,
    output wor id_11,
    input supply1 id_12,
    output wire id_13,
    input wand id_14
    , id_16
);
  wire id_17;
  logic [id_10 : id_10] id_18;
  ;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_16,
      id_18,
      id_17,
      id_16
  );
  wire id_19;
endmodule
