Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: TCL_TOP_MODULE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TCL_TOP_MODULE.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TCL_TOP_MODULE"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : TCL_TOP_MODULE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Zahraa\Documents\FPGA\fourthExp\TLC.vhd" into library work
Parsing entity <TLC>.
Parsing architecture <Behavioral> of entity <tlc>.
Parsing VHDL file "C:\Users\Zahraa\Documents\FPGA\fourthExp\CLK_DIV.vhd" into library work
Parsing entity <clk_div>.
Parsing architecture <Behavioral> of entity <clk_div>.
Parsing VHDL file "C:\Users\Zahraa\Documents\FPGA\fourthExp\TCL_TOP_MODULE.vhd" into library work
Parsing entity <TCL_TOP_MODULE>.
Parsing architecture <Behavioral> of entity <tcl_top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TCL_TOP_MODULE> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_div> (architecture <Behavioral>) from library <work>.

Elaborating entity <TLC> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TCL_TOP_MODULE>.
    Related source file is "C:\Users\Zahraa\Documents\FPGA\fourthExp\TCL_TOP_MODULE.vhd".
    Summary:
	no macro.
Unit <TCL_TOP_MODULE> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\Zahraa\Documents\FPGA\fourthExp\CLK_DIV.vhd".
    Found 1-bit register for signal <flipping>.
    Found 25-bit register for signal <DIV.div>.
    Found 25-bit adder for signal <_n0012> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <TLC>.
    Related source file is "C:\Users\Zahraa\Documents\FPGA\fourthExp\TLC.vhd".
    Found 12-bit register for signal <timer>.
    Found 3-bit register for signal <pr_state>.
    Found 12-bit adder for signal <timer[11]_GND_7_o_add_0_OUT> created at line 31.
    Found 8x9-bit Read Only RAM for signal <_n0101>
WARNING:Xst:737 - Found 1-bit latch for signal <nx_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nx_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nx_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <count<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 12-bit comparator equal for signal <count[11]_timer[11]_equal_2_o> created at line 32
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred  11 Latch(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <TLC> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x9-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 25-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 1
 12-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 1
# Latches                                              : 11
 1-bit latch                                           : 11
# Comparators                                          : 1
 12-bit comparator equal                               : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 6
 12-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch count_3 hinder the constant cleaning in the block U2.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <nx_state_2> has a constant value of 0 in block <U2>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <TLC>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0101> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 9-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pr_state>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <TLC> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <DIV.div>: 1 register on signal <DIV.div>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x9-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 25-bit adder                                          : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Comparators                                          : 1
 12-bit comparator equal                               : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 6
 12-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch count_3 hinder the constant cleaning in the block TLC.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <nx_state_2> has a constant value of 0 in block <TLC>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <TCL_TOP_MODULE> ...

Optimizing unit <TLC> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TCL_TOP_MODULE, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TCL_TOP_MODULE.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 221
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 58
#      LUT2                        : 5
#      LUT3                        : 14
#      LUT5                        : 9
#      LUT6                        : 9
#      MUXCY                       : 59
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 51
#      FD                          : 26
#      FDC                         : 12
#      FDCE                        : 2
#      FDPE                        : 1
#      LD                          : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 2
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              51  out of  126800     0%  
 Number of Slice LUTs:                   98  out of  63400     0%  
    Number used as Logic:                98  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    100
   Number with an unused Flip Flop:      49  out of    100    49%  
   Number with an unused LUT:             2  out of    100     2%  
   Number of fully used LUT-FF pairs:    49  out of    100    49%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    210     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 26    |
U1/flipping                        | NONE(U2/timer_11)      | 15    |
U2/Mram__n01016(U2/Mram__n010161:O)| NONE(*)(U2/count_2)    | 10    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.096ns (Maximum Frequency: 322.987MHz)
   Minimum input arrival time before clock: 0.694ns
   Maximum output required time after clock: 1.308ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.096ns (frequency: 322.987MHz)
  Total number of paths / destination ports: 651 / 26
-------------------------------------------------------------------------
Delay:               3.096ns (Levels of Logic = 22)
  Source:            U1/DIV.div_0 (FF)
  Destination:       U1/flipping (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: U1/DIV.div_0 to U1/flipping
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  U1/DIV.div_0 (U1/DIV.div_0)
     INV:I->O              1   0.113   0.000  U1/Madd__n0012_lut<0>_INV_0 (U1/Madd__n0012_lut<0>)
     MUXCY:S->O            1   0.353   0.000  U1/Madd__n0012_cy<0> (U1/Madd__n0012_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<1> (U1/Madd__n0012_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<2> (U1/Madd__n0012_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<3> (U1/Madd__n0012_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<4> (U1/Madd__n0012_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<5> (U1/Madd__n0012_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<6> (U1/Madd__n0012_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<7> (U1/Madd__n0012_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<8> (U1/Madd__n0012_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<9> (U1/Madd__n0012_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<10> (U1/Madd__n0012_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<11> (U1/Madd__n0012_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<12> (U1/Madd__n0012_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<13> (U1/Madd__n0012_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<14> (U1/Madd__n0012_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<15> (U1/Madd__n0012_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<16> (U1/Madd__n0012_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U1/Madd__n0012_cy<17> (U1/Madd__n0012_cy<17>)
     XORCY:CI->O           1   0.370   0.511  U1/Madd__n0012_xor<18> (U1/_n0012<6>)
     LUT6:I3->O            1   0.097   0.511  U1/_n0029<0>1 (U1/_n0029<0>)
     LUT6:I3->O            1   0.097   0.000  U1/flipping_rstpot (U1/flipping_rstpot)
     FD:D                      0.008          U1/flipping
    ----------------------------------------
    Total                      3.096ns (1.790ns logic, 1.306ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/flipping'
  Clock period: 3.093ns (frequency: 323.259MHz)
  Total number of paths / destination ports: 997 / 18
-------------------------------------------------------------------------
Delay:               3.093ns (Levels of Logic = 13)
  Source:            U2/timer_0 (FF)
  Destination:       U2/pr_state_2 (FF)
  Source Clock:      U1/flipping rising
  Destination Clock: U1/flipping rising

  Data Path: U2/timer_0 to U2/pr_state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.279  U2/timer_0 (U2/timer_0)
     INV:I->O              1   0.113   0.000  U2/Madd_timer[11]_GND_7_o_add_0_OUT_lut<0>_INV_0 (U2/Madd_timer[11]_GND_7_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<0> (U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<1> (U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<2> (U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<3> (U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<4> (U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<5> (U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<6> (U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<7> (U2/Madd_timer[11]_GND_7_o_add_0_OUT_cy<7>)
     XORCY:CI->O           2   0.370   0.515  U2/Madd_timer[11]_GND_7_o_add_0_OUT_xor<8> (U2/timer[11]_GND_7_o_add_0_OUT<8>)
     LUT6:I3->O           10   0.097   0.337  U2/count[11]_timer[11]_equal_2_o125_SW0 (N6)
     LUT5:I4->O            3   0.097   0.305  U2/count[11]_timer[11]_equal_2_o125_rstpot (U2/count[11]_timer[11]_equal_2_o125_rstpot)
     LUT3:I2->O            1   0.097   0.000  U2/pr_state_0_dpot (U2/pr_state_0_dpot)
     FDCE:D                    0.008          U2/pr_state_0
    ----------------------------------------
    Total                      3.093ns (1.657ns logic, 1.436ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/flipping'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              0.694ns (Levels of Logic = 1)
  Source:            STDY (PAD)
  Destination:       U2/timer_11 (FF)
  Destination Clock: U1/flipping rising

  Data Path: STDY to U2/timer_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.001   0.344  STDY_IBUF (STDY_IBUF)
     FDCE:CLR                  0.349          U2/pr_state_0
    ----------------------------------------
    Total                      0.694ns (0.350ns logic, 0.344ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U2/Mram__n01016'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.637ns (Levels of Logic = 2)
  Source:            TEST (PAD)
  Destination:       U2/count_2 (LATCH)
  Destination Clock: U2/Mram__n01016 falling

  Data Path: TEST to U2/count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.539  TEST_IBUF (TEST_IBUF)
     LUT3:I0->O            1   0.097   0.000  U2/Mmux_pr_state[2]_X_7_o_Mux_26_o11 (U2/pr_state[2]_X_7_o_Mux_26_o)
     LD:D                     -0.028          U2/count_8
    ----------------------------------------
    Total                      0.637ns (0.098ns logic, 0.539ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/flipping'
  Total number of paths / destination ports: 16 / 6
-------------------------------------------------------------------------
Offset:              1.308ns (Levels of Logic = 2)
  Source:            U2/pr_state_0 (FF)
  Destination:       R1Y1G1<1> (PAD)
  Source Clock:      U1/flipping rising

  Data Path: U2/pr_state_0 to R1Y1G1<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.361   0.571  U2/pr_state_0 (U2/pr_state_0)
     LUT3:I0->O            1   0.097   0.279  U2/Mram__n010131 (R2Y2G2_0_OBUF)
     OBUF:I->O                 0.000          R2Y2G2_0_OBUF (R2Y2G2<0>)
    ----------------------------------------
    Total                      1.308ns (0.458ns logic, 0.850ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.096|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/flipping
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/flipping    |    3.093|         |         |         |
U2/Mram__n01016|         |    2.180|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U2/Mram__n01016
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/flipping    |         |         |    1.011|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.38 secs
 
--> 

Total memory usage is 298272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    2 (   0 filtered)

