

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_pass_4'
================================================================
* Date:           Wed Nov 12 17:48:59 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- pass_4  |        ?|        ?|         7|          2|          2|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 11 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %is_external, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %center_is_green, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgB, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgG, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgR, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %obj_is_green, i64 666, i64 207, i64 1"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_y, i64 666, i64 207, i64 1"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_x, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_5, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_5, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_5, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%next_label_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %next_label_5"   --->   Operation 28 'read' 'next_label_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %count"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 1, i16 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond563"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [obj_detect.cpp:276]   --->   Operation 32 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%count_1 = load i16 %count" [obj_detect.cpp:276]   --->   Operation 33 'load' 'count_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.07ns)   --->   "%icmp_ln276 = icmp_ult  i16 %i_1, i16 %next_label_5_read" [obj_detect.cpp:276]   --->   Operation 34 'icmp' 'icmp_ln276' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %count_1, i32 5, i32 15" [obj_detect.cpp:276]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.63ns)   --->   "%icmp_ln276_1 = icmp_eq  i11 %tmp, i11 0" [obj_detect.cpp:276]   --->   Operation 36 'icmp' 'icmp_ln276_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%and_ln276 = and i1 %icmp_ln276, i1 %icmp_ln276_1" [obj_detect.cpp:276]   --->   Operation 37 'and' 'and_ln276' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %and_ln276, void %for.end630.exitStub, void %for.body569" [obj_detect.cpp:276]   --->   Operation 38 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i16 %i_1" [obj_detect.cpp:278]   --->   Operation 39 'zext' 'zext_ln278' <Predicate = (and_ln276)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln278" [obj_detect.cpp:278]   --->   Operation 40 'getelementptr' 'parent_addr' <Predicate = (and_ln276)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:278]   --->   Operation 41 'load' 'parent_load' <Predicate = (and_ln276)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln277 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_9" [obj_detect.cpp:277]   --->   Operation 42 'specpipeline' 'specpipeline_ln277' <Predicate = (and_ln276)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln276 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [obj_detect.cpp:276]   --->   Operation 43 'specloopname' 'specloopname_ln276' <Predicate = (and_ln276)> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:278]   --->   Operation 44 'load' 'parent_load' <Predicate = (and_ln276)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 45 [1/1] (2.07ns)   --->   "%icmp_ln278 = icmp_eq  i16 %parent_load, i16 %i_1" [obj_detect.cpp:278]   --->   Operation 45 'icmp' 'icmp_ln278' <Predicate = (and_ln276)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln278 = br i1 %icmp_ln278, void %for.inc628, void %land.lhs.true573" [obj_detect.cpp:278]   --->   Operation 46 'br' 'br_ln278' <Predicate = (and_ln276)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%is_external_addr = getelementptr i1 %is_external, i64 0, i64 %zext_ln278" [obj_detect.cpp:278]   --->   Operation 47 'getelementptr' 'is_external_addr' <Predicate = (and_ln276 & icmp_ln278)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%is_external_load = load i9 %is_external_addr" [obj_detect.cpp:278]   --->   Operation 48 'load' 'is_external_load' <Predicate = (and_ln276 & icmp_ln278)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_2 : Operation 49 [1/1] (2.07ns)   --->   "%i_2 = add i16 %i_1, i16 1" [obj_detect.cpp:276]   --->   Operation 49 'add' 'i_2' <Predicate = (and_ln276)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln276 = store i16 %i_2, i16 %i" [obj_detect.cpp:276]   --->   Operation 50 'store' 'store_ln276' <Predicate = (and_ln276)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln276 = br void %for.cond563" [obj_detect.cpp:276]   --->   Operation 51 'br' 'br_ln276' <Predicate = (and_ln276)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.84>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%is_external_load = load i9 %is_external_addr" [obj_detect.cpp:278]   --->   Operation 52 'load' 'is_external_load' <Predicate = (icmp_ln278)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln278 = br i1 %is_external_load, void %for.inc628, void %if.then578" [obj_detect.cpp:278]   --->   Operation 53 'br' 'br_ln278' <Predicate = (icmp_ln278)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln278" [obj_detect.cpp:279]   --->   Operation 54 'getelementptr' 'min_x_addr' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:279]   --->   Operation 55 'load' 'min_x_load' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln278" [obj_detect.cpp:279]   --->   Operation 56 'getelementptr' 'max_x_addr' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:279]   --->   Operation 57 'load' 'max_x_load' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln278" [obj_detect.cpp:280]   --->   Operation 58 'getelementptr' 'min_y_addr' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:280]   --->   Operation 59 'load' 'min_y_load' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln278" [obj_detect.cpp:280]   --->   Operation 60 'getelementptr' 'max_y_addr' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%max_y_load = load i9 %max_y_addr" [obj_detect.cpp:280]   --->   Operation 61 'load' 'max_y_load' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 62 [1/1] (2.07ns)   --->   "%count_2 = add i16 %count_1, i16 1" [obj_detect.cpp:285]   --->   Operation 62 'add' 'count_2' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln286 = store i16 %count_2, i16 %count" [obj_detect.cpp:286]   --->   Operation 63 'store' 'store_ln286' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 64 [1/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:279]   --->   Operation 64 'load' 'min_x_load' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln279 = zext i9 %min_x_load" [obj_detect.cpp:279]   --->   Operation 65 'zext' 'zext_ln279' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:279]   --->   Operation 66 'load' 'max_x_load' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln279_1 = zext i9 %max_x_load" [obj_detect.cpp:279]   --->   Operation 67 'zext' 'zext_ln279_1' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln279 = add i10 %zext_ln279_1, i10 %zext_ln279" [obj_detect.cpp:279]   --->   Operation 68 'add' 'add_ln279' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %add_ln279, i32 1, i32 9" [obj_detect.cpp:279]   --->   Operation 69 'partselect' 'lshr_ln' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:280]   --->   Operation 70 'load' 'min_y_load' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i8 %min_y_load" [obj_detect.cpp:280]   --->   Operation 71 'zext' 'zext_ln280' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%max_y_load = load i9 %max_y_addr" [obj_detect.cpp:280]   --->   Operation 72 'load' 'max_y_load' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i8 %max_y_load" [obj_detect.cpp:280]   --->   Operation 73 'zext' 'zext_ln280_1' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.91ns)   --->   "%add_ln280 = add i9 %zext_ln280_1, i9 %zext_ln280" [obj_detect.cpp:280]   --->   Operation 74 'add' 'add_ln280' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln280, i32 1, i32 8" [obj_detect.cpp:280]   --->   Operation 75 'partselect' 'lshr_ln1' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.18>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln279_2 = zext i9 %lshr_ln" [obj_detect.cpp:279]   --->   Operation 76 'zext' 'zext_ln279_2' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i8 %lshr_ln1" [obj_detect.cpp:280]   --->   Operation 77 'zext' 'zext_ln280_2' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %lshr_ln1, i8 0" [obj_detect.cpp:281]   --->   Operation 78 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i16 %tmp_s" [obj_detect.cpp:281]   --->   Operation 79 'zext' 'zext_ln281' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %lshr_ln1, i6 0" [obj_detect.cpp:281]   --->   Operation 80 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln281_1 = zext i14 %tmp_1" [obj_detect.cpp:281]   --->   Operation 81 'zext' 'zext_ln281_1' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln281 = add i17 %zext_ln281, i17 %zext_ln281_1" [obj_detect.cpp:281]   --->   Operation 82 'add' 'add_ln281' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln281_2 = zext i9 %lshr_ln" [obj_detect.cpp:281]   --->   Operation 83 'zext' 'zext_ln281_2' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln281_1 = add i17 %add_ln281, i17 %zext_ln281_2" [obj_detect.cpp:281]   --->   Operation 84 'add' 'add_ln281_1' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln281_3 = zext i17 %add_ln281_1" [obj_detect.cpp:281]   --->   Operation 85 'zext' 'zext_ln281_3' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%imgB_addr = getelementptr i8 %imgB, i64 0, i64 %zext_ln281_3" [obj_detect.cpp:281]   --->   Operation 86 'getelementptr' 'imgB_addr' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%imgG_addr = getelementptr i8 %imgG, i64 0, i64 %zext_ln281_3" [obj_detect.cpp:281]   --->   Operation 87 'getelementptr' 'imgG_addr' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%imgR_addr = getelementptr i8 %imgR, i64 0, i64 %zext_ln281_3" [obj_detect.cpp:281]   --->   Operation 88 'getelementptr' 'imgR_addr' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (3.25ns)   --->   "%R = load i17 %imgR_addr" [obj_detect.cpp:281]   --->   Operation 89 'load' 'R' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_5 : Operation 90 [2/2] (3.25ns)   --->   "%G = load i17 %imgG_addr" [obj_detect.cpp:281]   --->   Operation 90 'load' 'G' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_5 : Operation 91 [2/2] (3.25ns)   --->   "%B = load i17 %imgB_addr" [obj_detect.cpp:281]   --->   Operation 91 'load' 'B' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_5 : Operation 92 [1/1] (1.82ns)   --->   "%add_ln282 = add i10 %zext_ln279_2, i10 864" [obj_detect.cpp:282]   --->   Operation 92 'add' 'add_ln282' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln282 = sext i10 %add_ln282" [obj_detect.cpp:282]   --->   Operation 93 'sext' 'sext_ln282' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i16 %count_1" [obj_detect.cpp:282]   --->   Operation 94 'zext' 'zext_ln282' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%obj_x_addr = getelementptr i16 %obj_x, i64 0, i64 %zext_ln282" [obj_detect.cpp:282]   --->   Operation 95 'getelementptr' 'obj_x_addr' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln282 = store i16 %sext_ln282, i5 %obj_x_addr" [obj_detect.cpp:282]   --->   Operation 96 'store' 'store_ln282' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 97 [1/1] (1.91ns)   --->   "%sub_ln283 = sub i9 120, i9 %zext_ln280_2" [obj_detect.cpp:283]   --->   Operation 97 'sub' 'sub_ln283' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln283 = sext i9 %sub_ln283" [obj_detect.cpp:283]   --->   Operation 98 'sext' 'sext_ln283' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%obj_y_addr = getelementptr i16 %obj_y, i64 0, i64 %zext_ln282" [obj_detect.cpp:283]   --->   Operation 99 'getelementptr' 'obj_y_addr' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (2.32ns)   --->   "%store_ln283 = store i16 %sext_ln283, i5 %obj_y_addr" [obj_detect.cpp:283]   --->   Operation 100 'store' 'store_ln283' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln276 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %count_out, i16 %count_1" [obj_detect.cpp:276]   --->   Operation 114 'write' 'write_ln276' <Predicate = (!and_ln276)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (!and_ln276)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.14>
ST_6 : Operation 101 [1/2] (3.25ns)   --->   "%R = load i17 %imgR_addr" [obj_detect.cpp:281]   --->   Operation 101 'load' 'R' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_6 : Operation 102 [1/2] (3.25ns)   --->   "%G = load i17 %imgG_addr" [obj_detect.cpp:281]   --->   Operation 102 'load' 'G' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_6 : Operation 103 [1/2] (3.25ns)   --->   "%B = load i17 %imgB_addr" [obj_detect.cpp:281]   --->   Operation 103 'load' 'B' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_6 : Operation 104 [1/1] (1.91ns)   --->   "%icmp_ln17 = icmp_ugt  i8 %G, i8 %R" [obj_detect.cpp:17->obj_detect.cpp:281]   --->   Operation 104 'icmp' 'icmp_ln17' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.91ns)   --->   "%icmp_ln17_1 = icmp_ugt  i8 %G, i8 %B" [obj_detect.cpp:17->obj_detect.cpp:281]   --->   Operation 105 'icmp' 'icmp_ln17_1' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.91ns)   --->   "%icmp_ln17_2 = icmp_ugt  i8 %G, i8 80" [obj_detect.cpp:17->obj_detect.cpp:281]   --->   Operation 106 'icmp' 'icmp_ln17_2' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%and_ln17 = and i1 %icmp_ln17_1, i1 %icmp_ln17_2" [obj_detect.cpp:17->obj_detect.cpp:281]   --->   Operation 107 'and' 'and_ln17' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln17_1 = and i1 %and_ln17, i1 %icmp_ln17" [obj_detect.cpp:17->obj_detect.cpp:281]   --->   Operation 108 'and' 'and_ln17_1' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%center_is_green_addr = getelementptr i1 %center_is_green, i64 0, i64 %zext_ln278" [obj_detect.cpp:281]   --->   Operation 109 'getelementptr' 'center_is_green_addr' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln281 = store i1 %and_ln17_1, i9 %center_is_green_addr" [obj_detect.cpp:281]   --->   Operation 110 'store' 'store_ln281' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%obj_is_green_addr = getelementptr i1 %obj_is_green, i64 0, i64 %zext_ln282" [obj_detect.cpp:284]   --->   Operation 111 'getelementptr' 'obj_is_green_addr' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (2.32ns)   --->   "%store_ln284 = store i1 %and_ln17_1, i5 %obj_is_green_addr" [obj_detect.cpp:284]   --->   Operation 112 'store' 'store_ln284' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 32> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln286 = br void %for.inc628" [obj_detect.cpp:286]   --->   Operation 113 'br' 'br_ln286' <Predicate = (icmp_ln278 & is_external_load)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'alloca' operation ('i') [16]  (0.000 ns)
	'load' operation ('i', obj_detect.cpp:276) on local variable 'i' [39]  (0.000 ns)
	'getelementptr' operation ('parent_addr', obj_detect.cpp:278) [50]  (0.000 ns)
	'load' operation ('parent_load', obj_detect.cpp:278) on array 'parent' [51]  (3.254 ns)

 <State 2>: 5.331ns
The critical path consists of the following:
	'load' operation ('parent_load', obj_detect.cpp:278) on array 'parent' [51]  (3.254 ns)
	'icmp' operation ('icmp_ln278', obj_detect.cpp:278) [52]  (2.077 ns)

 <State 3>: 4.842ns
The critical path consists of the following:
	'add' operation ('count', obj_detect.cpp:285) [109]  (2.077 ns)
	'store' operation ('store_ln286', obj_detect.cpp:286) of variable 'count', obj_detect.cpp:285 on local variable 'count' [110]  (1.588 ns)
	blocking operation 1.177 ns on control path)

 <State 4>: 5.169ns
The critical path consists of the following:
	'load' operation ('min_y_load', obj_detect.cpp:280) on array 'min_y' [69]  (3.254 ns)
	'add' operation ('add_ln280', obj_detect.cpp:280) [74]  (1.915 ns)

 <State 5>: 7.186ns
The critical path consists of the following:
	'add' operation ('add_ln281', obj_detect.cpp:281) [81]  (0.000 ns)
	'add' operation ('add_ln281_1', obj_detect.cpp:281) [83]  (3.932 ns)
	'getelementptr' operation ('imgR_addr', obj_detect.cpp:281) [87]  (0.000 ns)
	'load' operation ('R', obj_detect.cpp:281) on array 'imgR' [88]  (3.254 ns)

 <State 6>: 6.147ns
The critical path consists of the following:
	'load' operation ('R', obj_detect.cpp:281) on array 'imgR' [88]  (3.254 ns)
	'icmp' operation ('icmp_ln17', obj_detect.cpp:17->obj_detect.cpp:281) [91]  (1.915 ns)
	'and' operation ('and_ln17_1', obj_detect.cpp:17->obj_detect.cpp:281) [95]  (0.978 ns)

 <State 7>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('center_is_green_addr', obj_detect.cpp:281) [96]  (0.000 ns)
	'store' operation ('store_ln281', obj_detect.cpp:281) of variable 'and_ln17_1', obj_detect.cpp:17->obj_detect.cpp:281 on array 'center_is_green' [97]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
