23e4aa5179bc ("drm/amdgpu: soc15 register access through RLC should only apply to sriov runtime")
a5504e9ad48a ("drm/amdgpu: Indirect register access for Navi12 sriov")
