
6_uart_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000354  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800051c  08000524  00010524  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800051c  0800051c  00010524  2**0
                  CONTENTS
  4 .ARM          00000000  0800051c  0800051c  00010524  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800051c  08000524  00010524  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800051c  0800051c  0001051c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000520  08000520  00010520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010524  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000524  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000524  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010524  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000739  00000000  00000000  00010554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001e1  00000000  00000000  00010c8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000a8  00000000  00000000  00010e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000090  00000000  00000000  00010f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b679  00000000  00000000  00010fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000006c4  00000000  00000000  0002c621  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a84c  00000000  00000000  0002cce5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c7531  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000022c  00000000  00000000  000c7584  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000000 	.word	0x20000000
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000504 	.word	0x08000504

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000004 	.word	0x20000004
 8000204:	08000504 	.word	0x08000504

08000208 <main>:
void uart_write (USART_TypeDef *USARTx, uint8_t value);
void uart3_tx_init();
void set_uart_transfer_direction(USART_TypeDef *USARTx, uint32_t TransferDirection);

int main (void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0

	int x;
	uart3_tx_init();
 800020e:	f000 f82b 	bl	8000268 <uart3_tx_init>

	while (1)
	{
		uart_write(USART3, 'A');
 8000212:	2141      	movs	r1, #65	; 0x41
 8000214:	4808      	ldr	r0, [pc, #32]	; (8000238 <main+0x30>)
 8000216:	f000 f811 	bl	800023c <uart_write>

		for (int i = 0; i < 9000; i++)
 800021a:	2300      	movs	r3, #0
 800021c:	603b      	str	r3, [r7, #0]
 800021e:	e005      	b.n	800022c <main+0x24>
		{
			x++;
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	3301      	adds	r3, #1
 8000224:	607b      	str	r3, [r7, #4]
		for (int i = 0; i < 9000; i++)
 8000226:	683b      	ldr	r3, [r7, #0]
 8000228:	3301      	adds	r3, #1
 800022a:	603b      	str	r3, [r7, #0]
 800022c:	683b      	ldr	r3, [r7, #0]
 800022e:	f242 3227 	movw	r2, #8999	; 0x2327
 8000232:	4293      	cmp	r3, r2
 8000234:	ddf4      	ble.n	8000220 <main+0x18>
		uart_write(USART3, 'A');
 8000236:	e7ec      	b.n	8000212 <main+0xa>
 8000238:	40004800 	.word	0x40004800

0800023c <uart_write>:
		}
	}
}

void uart_write (USART_TypeDef *USARTx, uint8_t value)
{
 800023c:	b480      	push	{r7}
 800023e:	b083      	sub	sp, #12
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
 8000244:	460b      	mov	r3, r1
 8000246:	70fb      	strb	r3, [r7, #3]
	/* 1. Wait until transmit data register is empty */
	while(!(USARTx->ISR & USART_ISR_TXE)) {}
 8000248:	bf00      	nop
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	69db      	ldr	r3, [r3, #28]
 800024e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000252:	2b00      	cmp	r3, #0
 8000254:	d0f9      	beq.n	800024a <uart_write+0xe>

	/* 2. Write value into TX data register */
	USARTx->TDR = value;
 8000256:	78fa      	ldrb	r2, [r7, #3]
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800025c:	bf00      	nop
 800025e:	370c      	adds	r7, #12
 8000260:	46bd      	mov	sp, r7
 8000262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000266:	4770      	bx	lr

08000268 <uart3_tx_init>:

void uart3_tx_init(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
	/* 1. Enable clock access to GPIOD */
	set_ahb1_periph_clock(GPIODEN);
 800026c:	2008      	movs	r0, #8
 800026e:	f000 f83d 	bl	80002ec <set_ahb1_periph_clock>

	/* 2. Set [PD8] to alternate function */
	set_pin_mode(GPIOD, UART3_TX, GPIO_ALTERNATE_MODE);
 8000272:	2202      	movs	r2, #2
 8000274:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000278:	4819      	ldr	r0, [pc, #100]	; (80002e0 <uart3_tx_init+0x78>)
 800027a:	f000 f85b 	bl	8000334 <set_pin_mode>

	/* 3. Set alternate function type to USART */
	GPIOD->AFR[1] |= (1U<<0);
 800027e:	4b18      	ldr	r3, [pc, #96]	; (80002e0 <uart3_tx_init+0x78>)
 8000280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000282:	4a17      	ldr	r2, [pc, #92]	; (80002e0 <uart3_tx_init+0x78>)
 8000284:	f043 0301 	orr.w	r3, r3, #1
 8000288:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] |= (1U<<1);
 800028a:	4b15      	ldr	r3, [pc, #84]	; (80002e0 <uart3_tx_init+0x78>)
 800028c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800028e:	4a14      	ldr	r2, [pc, #80]	; (80002e0 <uart3_tx_init+0x78>)
 8000290:	f043 0302 	orr.w	r3, r3, #2
 8000294:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] |= (1U<<2);
 8000296:	4b12      	ldr	r3, [pc, #72]	; (80002e0 <uart3_tx_init+0x78>)
 8000298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800029a:	4a11      	ldr	r2, [pc, #68]	; (80002e0 <uart3_tx_init+0x78>)
 800029c:	f043 0304 	orr.w	r3, r3, #4
 80002a0:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] &= ~(1U<<3);
 80002a2:	4b0f      	ldr	r3, [pc, #60]	; (80002e0 <uart3_tx_init+0x78>)
 80002a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002a6:	4a0e      	ldr	r2, [pc, #56]	; (80002e0 <uart3_tx_init+0x78>)
 80002a8:	f023 0308 	bic.w	r3, r3, #8
 80002ac:	6253      	str	r3, [r2, #36]	; 0x24

	/* 4. Enable clock access to the USART3 module */
	set_apb1_periph_clock(USART3EN);
 80002ae:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80002b2:	f000 f82d 	bl	8000310 <set_apb1_periph_clock>

	/* 5. Configure USART parameters */
	uart_parameters_config (USART3, UART_DATAWIDTH_8B, UART_PARITY_NONE, UART_STOPBITS_1);
 80002b6:	2300      	movs	r3, #0
 80002b8:	2200      	movs	r2, #0
 80002ba:	2100      	movs	r1, #0
 80002bc:	4809      	ldr	r0, [pc, #36]	; (80002e4 <uart3_tx_init+0x7c>)
 80002be:	f000 f869 	bl	8000394 <uart_parameters_config>
	set_uart_transfer_direction(USART3, USART_CR1_TE);
 80002c2:	2108      	movs	r1, #8
 80002c4:	4807      	ldr	r0, [pc, #28]	; (80002e4 <uart3_tx_init+0x7c>)
 80002c6:	f000 f8bc 	bl	8000442 <set_uart_transfer_direction>

	/* 6. Set Baud Rate */
	uart_set_baudrate(USART3, 16000000, 115200);
 80002ca:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80002ce:	4906      	ldr	r1, [pc, #24]	; (80002e8 <uart3_tx_init+0x80>)
 80002d0:	4804      	ldr	r0, [pc, #16]	; (80002e4 <uart3_tx_init+0x7c>)
 80002d2:	f000 f894 	bl	80003fe <uart_set_baudrate>

	/* 7. Enable USART */
	uart_enable(USART3);
 80002d6:	4803      	ldr	r0, [pc, #12]	; (80002e4 <uart3_tx_init+0x7c>)
 80002d8:	f000 f8a3 	bl	8000422 <uart_enable>
}
 80002dc:	bf00      	nop
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	40020c00 	.word	0x40020c00
 80002e4:	40004800 	.word	0x40004800
 80002e8:	00f42400 	.word	0x00f42400

080002ec <set_ahb1_periph_clock>:

/* Enable clock access to AHB1 */
void set_ahb1_periph_clock(uint32_t periphs)
{
 80002ec:	b480      	push	{r7}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
	SET_BIT(RCC->AHB1ENR, periphs);
 80002f4:	4b05      	ldr	r3, [pc, #20]	; (800030c <set_ahb1_periph_clock+0x20>)
 80002f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80002f8:	4904      	ldr	r1, [pc, #16]	; (800030c <set_ahb1_periph_clock+0x20>)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	4313      	orrs	r3, r2
 80002fe:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000300:	bf00      	nop
 8000302:	370c      	adds	r7, #12
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr
 800030c:	40023800 	.word	0x40023800

08000310 <set_apb1_periph_clock>:
	SET_BIT(RCC->AHB2ENR, periphs);
}

/* Enable clock access to APB1 & UART3 */
void set_apb1_periph_clock(uint32_t periphs)
{
 8000310:	b480      	push	{r7}
 8000312:	b083      	sub	sp, #12
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
	SET_BIT(RCC->APB1ENR, periphs);
 8000318:	4b05      	ldr	r3, [pc, #20]	; (8000330 <set_apb1_periph_clock+0x20>)
 800031a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800031c:	4904      	ldr	r1, [pc, #16]	; (8000330 <set_apb1_periph_clock+0x20>)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4313      	orrs	r3, r2
 8000322:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000324:	bf00      	nop
 8000326:	370c      	adds	r7, #12
 8000328:	46bd      	mov	sp, r7
 800032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032e:	4770      	bx	lr
 8000330:	40023800 	.word	0x40023800

08000334 <set_pin_mode>:

/* Set Port Mode */
void set_pin_mode(	GPIO_TypeDef *GPIOx,
					uint32_t Pin,
					uint32_t Mode)
{
 8000334:	b480      	push	{r7}
 8000336:	b089      	sub	sp, #36	; 0x24
 8000338:	af00      	add	r7, sp, #0
 800033a:	60f8      	str	r0, [r7, #12]
 800033c:	60b9      	str	r1, [r7, #8]
 800033e:	607a      	str	r2, [r7, #4]
	// Clear the relevant bits & set new bits

	MODIFY_REG(	GPIOx->MODER,
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	68ba      	ldr	r2, [r7, #8]
 8000346:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000348:	697a      	ldr	r2, [r7, #20]
 800034a:	fa92 f2a2 	rbit	r2, r2
 800034e:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000350:	693a      	ldr	r2, [r7, #16]
 8000352:	fab2 f282 	clz	r2, r2
 8000356:	b2d2      	uxtb	r2, r2
 8000358:	0052      	lsls	r2, r2, #1
 800035a:	2103      	movs	r1, #3
 800035c:	fa01 f202 	lsl.w	r2, r1, r2
 8000360:	43d2      	mvns	r2, r2
 8000362:	401a      	ands	r2, r3
 8000364:	68bb      	ldr	r3, [r7, #8]
 8000366:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000368:	69fb      	ldr	r3, [r7, #28]
 800036a:	fa93 f3a3 	rbit	r3, r3
 800036e:	61bb      	str	r3, [r7, #24]
  return result;
 8000370:	69bb      	ldr	r3, [r7, #24]
 8000372:	fab3 f383 	clz	r3, r3
 8000376:	b2db      	uxtb	r3, r3
 8000378:	005b      	lsls	r3, r3, #1
 800037a:	6879      	ldr	r1, [r7, #4]
 800037c:	fa01 f303 	lsl.w	r3, r1, r3
 8000380:	431a      	orrs	r2, r3
 8000382:	68fb      	ldr	r3, [r7, #12]
 8000384:	601a      	str	r2, [r3, #0]
				(0x3 << POSITION_VAL(Pin) * 2U),
				(Mode << POSITION_VAL(Pin) * 2U)
			  );
}
 8000386:	bf00      	nop
 8000388:	3724      	adds	r7, #36	; 0x24
 800038a:	46bd      	mov	sp, r7
 800038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000390:	4770      	bx	lr
	...

08000394 <uart_parameters_config>:
/* Sets UART Parameters */
void uart_parameters_config (	USART_TypeDef *USARTx,
								uint32_t DataWidth,
								uint32_t Parity,
								uint32_t StopBits )
{
 8000394:	b480      	push	{r7}
 8000396:	b085      	sub	sp, #20
 8000398:	af00      	add	r7, sp, #0
 800039a:	60f8      	str	r0, [r7, #12]
 800039c:	60b9      	str	r1, [r7, #8]
 800039e:	607a      	str	r2, [r7, #4]
 80003a0:	603b      	str	r3, [r7, #0]

	MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 80003a2:	68fb      	ldr	r3, [r7, #12]
 80003a4:	681a      	ldr	r2, [r3, #0]
 80003a6:	4b0b      	ldr	r3, [pc, #44]	; (80003d4 <uart_parameters_config+0x40>)
 80003a8:	4013      	ands	r3, r2
 80003aa:	6879      	ldr	r1, [r7, #4]
 80003ac:	68ba      	ldr	r2, [r7, #8]
 80003ae:	430a      	orrs	r2, r1
 80003b0:	431a      	orrs	r2, r3
 80003b2:	68fb      	ldr	r3, [r7, #12]
 80003b4:	601a      	str	r2, [r3, #0]
	MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80003b6:	68fb      	ldr	r3, [r7, #12]
 80003b8:	685b      	ldr	r3, [r3, #4]
 80003ba:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80003be:	683b      	ldr	r3, [r7, #0]
 80003c0:	431a      	orrs	r2, r3
 80003c2:	68fb      	ldr	r3, [r7, #12]
 80003c4:	605a      	str	r2, [r3, #4]
}
 80003c6:	bf00      	nop
 80003c8:	3714      	adds	r7, #20
 80003ca:	46bd      	mov	sp, r7
 80003cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d0:	4770      	bx	lr
 80003d2:	bf00      	nop
 80003d4:	efffe9ff 	.word	0xefffe9ff

080003d8 <compute_uart_div>:

/* Calculates proper frequency based on system clock */
uint16_t compute_uart_div(uint32_t PeriphClock, uint32_t BaudRate)
{
 80003d8:	b480      	push	{r7}
 80003da:	b083      	sub	sp, #12
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
 80003e0:	6039      	str	r1, [r7, #0]
	return (PeriphClock + (BaudRate / 2U) ) / BaudRate;
 80003e2:	683b      	ldr	r3, [r7, #0]
 80003e4:	085a      	lsrs	r2, r3, #1
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	441a      	add	r2, r3
 80003ea:	683b      	ldr	r3, [r7, #0]
 80003ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80003f0:	b29b      	uxth	r3, r3
}
 80003f2:	4618      	mov	r0, r3
 80003f4:	370c      	adds	r7, #12
 80003f6:	46bd      	mov	sp, r7
 80003f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fc:	4770      	bx	lr

080003fe <uart_set_baudrate>:

/* Sets UART Baud Rate */
void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClock, uint32_t BaudRate)
{
 80003fe:	b580      	push	{r7, lr}
 8000400:	b084      	sub	sp, #16
 8000402:	af00      	add	r7, sp, #0
 8000404:	60f8      	str	r0, [r7, #12]
 8000406:	60b9      	str	r1, [r7, #8]
 8000408:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_div(PeriphClock, BaudRate);
 800040a:	6879      	ldr	r1, [r7, #4]
 800040c:	68b8      	ldr	r0, [r7, #8]
 800040e:	f7ff ffe3 	bl	80003d8 <compute_uart_div>
 8000412:	4603      	mov	r3, r0
 8000414:	461a      	mov	r2, r3
 8000416:	68fb      	ldr	r3, [r7, #12]
 8000418:	60da      	str	r2, [r3, #12]
}
 800041a:	bf00      	nop
 800041c:	3710      	adds	r7, #16
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}

08000422 <uart_enable>:

/* Enable the UART Module */
void uart_enable(USART_TypeDef *USARTx)
{
 8000422:	b480      	push	{r7}
 8000424:	b083      	sub	sp, #12
 8000426:	af00      	add	r7, sp, #0
 8000428:	6078      	str	r0, [r7, #4]
	SET_BIT(USARTx->CR1, USART_CR1_UE);
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	f043 0201 	orr.w	r2, r3, #1
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	601a      	str	r2, [r3, #0]
}
 8000436:	bf00      	nop
 8000438:	370c      	adds	r7, #12
 800043a:	46bd      	mov	sp, r7
 800043c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000440:	4770      	bx	lr

08000442 <set_uart_transfer_direction>:

/* Set UART Transfer Direction */
void set_uart_transfer_direction(USART_TypeDef *USARTx, uint32_t TransferDirection)
{
 8000442:	b480      	push	{r7}
 8000444:	b083      	sub	sp, #12
 8000446:	af00      	add	r7, sp, #0
 8000448:	6078      	str	r0, [r7, #4]
 800044a:	6039      	str	r1, [r7, #0]
	MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	f023 020c 	bic.w	r2, r3, #12
 8000454:	683b      	ldr	r3, [r7, #0]
 8000456:	431a      	orrs	r2, r3
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	601a      	str	r2, [r3, #0]
}
 800045c:	bf00      	nop
 800045e:	370c      	adds	r7, #12
 8000460:	46bd      	mov	sp, r7
 8000462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000466:	4770      	bx	lr

08000468 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000468:	480d      	ldr	r0, [pc, #52]	; (80004a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800046a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800046c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000470:	480c      	ldr	r0, [pc, #48]	; (80004a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000472:	490d      	ldr	r1, [pc, #52]	; (80004a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000474:	4a0d      	ldr	r2, [pc, #52]	; (80004ac <LoopForever+0xe>)
  movs r3, #0
 8000476:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000478:	e002      	b.n	8000480 <LoopCopyDataInit>

0800047a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800047a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800047c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800047e:	3304      	adds	r3, #4

08000480 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000480:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000482:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000484:	d3f9      	bcc.n	800047a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000486:	4a0a      	ldr	r2, [pc, #40]	; (80004b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000488:	4c0a      	ldr	r4, [pc, #40]	; (80004b4 <LoopForever+0x16>)
  movs r3, #0
 800048a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800048c:	e001      	b.n	8000492 <LoopFillZerobss>

0800048e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800048e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000490:	3204      	adds	r2, #4

08000492 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000492:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000494:	d3fb      	bcc.n	800048e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000496:	f000 f811 	bl	80004bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800049a:	f7ff feb5 	bl	8000208 <main>

0800049e <LoopForever>:

LoopForever:
    b LoopForever
 800049e:	e7fe      	b.n	800049e <LoopForever>
  ldr   r0, =_estack
 80004a0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80004a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004a8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80004ac:	08000524 	.word	0x08000524
  ldr r2, =_sbss
 80004b0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80004b4:	2000001c 	.word	0x2000001c

080004b8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004b8:	e7fe      	b.n	80004b8 <ADC_IRQHandler>
	...

080004bc <__libc_init_array>:
 80004bc:	b570      	push	{r4, r5, r6, lr}
 80004be:	4d0d      	ldr	r5, [pc, #52]	; (80004f4 <__libc_init_array+0x38>)
 80004c0:	4c0d      	ldr	r4, [pc, #52]	; (80004f8 <__libc_init_array+0x3c>)
 80004c2:	1b64      	subs	r4, r4, r5
 80004c4:	10a4      	asrs	r4, r4, #2
 80004c6:	2600      	movs	r6, #0
 80004c8:	42a6      	cmp	r6, r4
 80004ca:	d109      	bne.n	80004e0 <__libc_init_array+0x24>
 80004cc:	4d0b      	ldr	r5, [pc, #44]	; (80004fc <__libc_init_array+0x40>)
 80004ce:	4c0c      	ldr	r4, [pc, #48]	; (8000500 <__libc_init_array+0x44>)
 80004d0:	f000 f818 	bl	8000504 <_init>
 80004d4:	1b64      	subs	r4, r4, r5
 80004d6:	10a4      	asrs	r4, r4, #2
 80004d8:	2600      	movs	r6, #0
 80004da:	42a6      	cmp	r6, r4
 80004dc:	d105      	bne.n	80004ea <__libc_init_array+0x2e>
 80004de:	bd70      	pop	{r4, r5, r6, pc}
 80004e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80004e4:	4798      	blx	r3
 80004e6:	3601      	adds	r6, #1
 80004e8:	e7ee      	b.n	80004c8 <__libc_init_array+0xc>
 80004ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ee:	4798      	blx	r3
 80004f0:	3601      	adds	r6, #1
 80004f2:	e7f2      	b.n	80004da <__libc_init_array+0x1e>
 80004f4:	0800051c 	.word	0x0800051c
 80004f8:	0800051c 	.word	0x0800051c
 80004fc:	0800051c 	.word	0x0800051c
 8000500:	08000520 	.word	0x08000520

08000504 <_init>:
 8000504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000506:	bf00      	nop
 8000508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800050a:	bc08      	pop	{r3}
 800050c:	469e      	mov	lr, r3
 800050e:	4770      	bx	lr

08000510 <_fini>:
 8000510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000512:	bf00      	nop
 8000514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000516:	bc08      	pop	{r3}
 8000518:	469e      	mov	lr, r3
 800051a:	4770      	bx	lr
