<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/gc/shenandoah/shenandoahBarrierSetAssembler_aarch64.hpp</title>
    <link rel="stylesheet" href="../../../../../../style.css" />
  </head>
<body>
<center><a href="shenandoahBarrierSetAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../index.html" target="_top">index</a> <a href="shenandoah_aarch64.ad.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/gc/shenandoah/shenandoahBarrierSetAssembler_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 2018, Red Hat, Inc. All rights reserved.</span>

  3  *
  4  * This code is free software; you can redistribute it and/or modify it
  5  * under the terms of the GNU General Public License version 2 only, as
  6  * published by the Free Software Foundation.
  7  *
  8  * This code is distributed in the hope that it will be useful, but WITHOUT
  9  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 10  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 11  * version 2 for more details (a copy is included in the LICENSE file that
 12  * accompanied this code).
 13  *
 14  * You should have received a copy of the GNU General Public License version
 15  * 2 along with this work; if not, write to the Free Software Foundation,
 16  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 17  *
 18  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 19  * or visit www.oracle.com if you need additional information or have any
 20  * questions.
 21  *
 22  */
 23 
 24 #ifndef CPU_AARCH64_GC_SHENANDOAH_SHENANDOAHBARRIERSETASSEMBLER_AARCH64_HPP
 25 #define CPU_AARCH64_GC_SHENANDOAH_SHENANDOAHBARRIERSETASSEMBLER_AARCH64_HPP
 26 
 27 #include &quot;asm/macroAssembler.hpp&quot;
 28 #include &quot;gc/shared/barrierSetAssembler.hpp&quot;
 29 #ifdef COMPILER1
 30 class LIR_Assembler;
 31 class ShenandoahPreBarrierStub;
<span class="line-modified"> 32 class ShenandoahWriteBarrierStub;</span>
 33 class StubAssembler;
<span class="line-removed"> 34 class StubCodeGenerator;</span>
 35 #endif

 36 
 37 class ShenandoahBarrierSetAssembler: public BarrierSetAssembler {
 38 private:
 39 
<span class="line-modified"> 40   static address _shenandoah_wb;</span>
 41 
 42   void satb_write_barrier_pre(MacroAssembler* masm,
 43                               Register obj,
 44                               Register pre_val,
 45                               Register thread,
 46                               Register tmp,
 47                               bool tosca_live,
 48                               bool expand_call);
 49   void shenandoah_write_barrier_pre(MacroAssembler* masm,
 50                                     Register obj,
 51                                     Register pre_val,
 52                                     Register thread,
 53                                     Register tmp,
 54                                     bool tosca_live,
 55                                     bool expand_call);
 56 
<span class="line-modified"> 57   void read_barrier(MacroAssembler* masm, Register dst);</span>
<span class="line-modified"> 58   void read_barrier_impl(MacroAssembler* masm, Register dst);</span>
<span class="line-modified"> 59   void read_barrier_not_null(MacroAssembler* masm, Register dst);</span>
<span class="line-modified"> 60   void read_barrier_not_null_impl(MacroAssembler* masm, Register dst);</span>
<span class="line-modified"> 61   void write_barrier(MacroAssembler* masm, Register dst);</span>
<span class="line-removed"> 62   void write_barrier_impl(MacroAssembler* masm, Register dst);</span>
<span class="line-removed"> 63   void asm_acmp_barrier(MacroAssembler* masm, Register op1, Register op2);</span>
 64 
<span class="line-modified"> 65   address generate_shenandoah_wb(StubCodeGenerator* cgen);</span>
 66 
 67 public:
<span class="line-modified"> 68   static address shenandoah_wb();</span>
 69 
 70   void storeval_barrier(MacroAssembler* masm, Register dst, Register tmp);
 71 
 72 #ifdef COMPILER1
 73   void gen_pre_barrier_stub(LIR_Assembler* ce, ShenandoahPreBarrierStub* stub);
<span class="line-modified"> 74   void gen_write_barrier_stub(LIR_Assembler* ce, ShenandoahWriteBarrierStub* stub);</span>
 75   void generate_c1_pre_barrier_runtime_stub(StubAssembler* sasm);

 76 #endif
 77 
 78   virtual void arraycopy_prologue(MacroAssembler* masm, DecoratorSet decorators, bool is_oop,
<span class="line-modified"> 79                                   Register addr, Register count, RegSet saved_regs);</span>
<span class="line-removed"> 80   virtual void arraycopy_epilogue(MacroAssembler* masm, DecoratorSet decorators, bool is_oop,</span>
<span class="line-removed"> 81                                   Register start, Register end, Register tmp, RegSet saved_regs);</span>
 82   virtual void load_at(MacroAssembler* masm, DecoratorSet decorators, BasicType type,
 83                        Register dst, Address src, Register tmp1, Register tmp_thread);
 84   virtual void store_at(MacroAssembler* masm, DecoratorSet decorators, BasicType type,
 85                         Address dst, Register val, Register tmp1, Register tmp2);
<span class="line-modified"> 86   virtual void obj_equals(MacroAssembler* masm, Register src1, Register src2);</span>
<span class="line-modified"> 87   virtual void resolve(MacroAssembler* masm, DecoratorSet decorators, Register obj);</span>
<span class="line-removed"> 88   virtual void tlab_allocate(MacroAssembler* masm, Register obj,</span>
<span class="line-removed"> 89                              Register var_size_in_bytes,</span>
<span class="line-removed"> 90                              int con_size_in_bytes,</span>
<span class="line-removed"> 91                              Register t1,</span>
<span class="line-removed"> 92                              Register t2,</span>
<span class="line-removed"> 93                              Label&amp; slow_case);</span>
<span class="line-removed"> 94 </span>
 95   void cmpxchg_oop(MacroAssembler* masm, Register addr, Register expected, Register new_val,
 96                    bool acquire, bool release, bool weak, bool is_cae, Register result);
 97 
 98   virtual void barrier_stubs_init();
 99 };
100 
101 #endif // CPU_AARCH64_GC_SHENANDOAH_SHENANDOAHBARRIERSETASSEMBLER_AARCH64_HPP
</pre>
</td>
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 2018, 2019, Red Hat, Inc. All rights reserved.</span>
<span class="line-added">  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.</span>
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #ifndef CPU_AARCH64_GC_SHENANDOAH_SHENANDOAHBARRIERSETASSEMBLER_AARCH64_HPP
 26 #define CPU_AARCH64_GC_SHENANDOAH_SHENANDOAHBARRIERSETASSEMBLER_AARCH64_HPP
 27 
 28 #include &quot;asm/macroAssembler.hpp&quot;
 29 #include &quot;gc/shared/barrierSetAssembler.hpp&quot;
 30 #ifdef COMPILER1
 31 class LIR_Assembler;
 32 class ShenandoahPreBarrierStub;
<span class="line-modified"> 33 class ShenandoahLoadReferenceBarrierStub;</span>
 34 class StubAssembler;

 35 #endif
<span class="line-added"> 36 class StubCodeGenerator;</span>
 37 
 38 class ShenandoahBarrierSetAssembler: public BarrierSetAssembler {
 39 private:
 40 
<span class="line-modified"> 41   static address _shenandoah_lrb;</span>
 42 
 43   void satb_write_barrier_pre(MacroAssembler* masm,
 44                               Register obj,
 45                               Register pre_val,
 46                               Register thread,
 47                               Register tmp,
 48                               bool tosca_live,
 49                               bool expand_call);
 50   void shenandoah_write_barrier_pre(MacroAssembler* masm,
 51                                     Register obj,
 52                                     Register pre_val,
 53                                     Register thread,
 54                                     Register tmp,
 55                                     bool tosca_live,
 56                                     bool expand_call);
 57 
<span class="line-modified"> 58   void resolve_forward_pointer(MacroAssembler* masm, Register dst, Register tmp = noreg);</span>
<span class="line-modified"> 59   void resolve_forward_pointer_not_null(MacroAssembler* masm, Register dst, Register tmp = noreg);</span>
<span class="line-modified"> 60   void load_reference_barrier(MacroAssembler* masm, Register dst, Address load_addr);</span>
<span class="line-modified"> 61   void load_reference_barrier_not_null(MacroAssembler* masm, Register dst, Address load_addr);</span>
<span class="line-modified"> 62   void load_reference_barrier_native(MacroAssembler* masm, Register dst, Address load_addr);</span>


 63 
<span class="line-modified"> 64   address generate_shenandoah_lrb(StubCodeGenerator* cgen);</span>
 65 
 66 public:
<span class="line-modified"> 67   static address shenandoah_lrb();</span>
 68 
 69   void storeval_barrier(MacroAssembler* masm, Register dst, Register tmp);
 70 
 71 #ifdef COMPILER1
 72   void gen_pre_barrier_stub(LIR_Assembler* ce, ShenandoahPreBarrierStub* stub);
<span class="line-modified"> 73   void gen_load_reference_barrier_stub(LIR_Assembler* ce, ShenandoahLoadReferenceBarrierStub* stub);</span>
 74   void generate_c1_pre_barrier_runtime_stub(StubAssembler* sasm);
<span class="line-added"> 75   void generate_c1_load_reference_barrier_runtime_stub(StubAssembler* sasm, bool is_native);</span>
 76 #endif
 77 
 78   virtual void arraycopy_prologue(MacroAssembler* masm, DecoratorSet decorators, bool is_oop,
<span class="line-modified"> 79                                   Register src, Register dst, Register count, RegSet saved_regs);</span>


 80   virtual void load_at(MacroAssembler* masm, DecoratorSet decorators, BasicType type,
 81                        Register dst, Address src, Register tmp1, Register tmp_thread);
 82   virtual void store_at(MacroAssembler* masm, DecoratorSet decorators, BasicType type,
 83                         Address dst, Register val, Register tmp1, Register tmp2);
<span class="line-modified"> 84   virtual void try_resolve_jobject_in_native(MacroAssembler* masm, Register jni_env,</span>
<span class="line-modified"> 85                                              Register obj, Register tmp, Label&amp; slowpath);</span>







 86   void cmpxchg_oop(MacroAssembler* masm, Register addr, Register expected, Register new_val,
 87                    bool acquire, bool release, bool weak, bool is_cae, Register result);
 88 
 89   virtual void barrier_stubs_init();
 90 };
 91 
 92 #endif // CPU_AARCH64_GC_SHENANDOAH_SHENANDOAHBARRIERSETASSEMBLER_AARCH64_HPP
</pre>
</td>
</tr>
</table>
<center><a href="shenandoahBarrierSetAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../index.html" target="_top">index</a> <a href="shenandoah_aarch64.ad.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>