# Procedural Block Examples â€“ Verilog

This folder contains two Verilog modules and their testbenches demonstrating the differences between **blocking (`=`)** and **non-blocking (`<=`)** assignments in procedural blocks (`initial` and `always`).

---

## ðŸ“ Files Included

procedural_block/
â”œâ”€â”€ blocking.v # Blocking assignment example
â”œâ”€â”€ blocking_tb.v # Testbench for blocking module
â”œâ”€â”€ nonblocking.v # Non-blocking assignment example
â”œâ”€â”€ nonblocking_tb.v # Testbench for non-blocking module


---

## ðŸ”§ How to Simulate

You can use **Icarus Verilog** to simulate the modules and **GTKWave** to view the waveform.

### ðŸ§ª Run Simulation

```bash
# For blocking module
iverilog -o blocking_tb.vvp blocking.v blocking_tb.v
vvp blocking_tb.vvp

# For non-blocking module
iverilog -o nonblocking_tb.vvp nonblocking.v nonblocking_tb.v
vvp nonblocking_tb.vvp
