
RTOS1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000008f8  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000008  00800060  00800060  0000096c  2**0
                  ALLOC
  2 .stab         00000a98  00000000  00000000  0000096c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000a74  00000000  00000000  00001404  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 d2 03 	jmp	0x7a4	; 0x7a4 <__vector_11>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a8 36       	cpi	r26, 0x68	; 104
  6c:	b1 07       	cpc	r27, r17
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 03 03 	call	0x606	; 0x606 <main>
  74:	0c 94 7a 04 	jmp	0x8f4	; 0x8f4 <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <DIO_voidSetPinDir>:




void DIO_voidSetPinDir(u8 Port,u8 Pin,u8 Dir)
{
  7c:	df 93       	push	r29
  7e:	cf 93       	push	r28
  80:	00 d0       	rcall	.+0      	; 0x82 <DIO_voidSetPinDir+0x6>
  82:	00 d0       	rcall	.+0      	; 0x84 <DIO_voidSetPinDir+0x8>
  84:	0f 92       	push	r0
  86:	cd b7       	in	r28, 0x3d	; 61
  88:	de b7       	in	r29, 0x3e	; 62
  8a:	89 83       	std	Y+1, r24	; 0x01
  8c:	6a 83       	std	Y+2, r22	; 0x02
  8e:	4b 83       	std	Y+3, r20	; 0x03

switch(Port)
  90:	89 81       	ldd	r24, Y+1	; 0x01
  92:	28 2f       	mov	r18, r24
  94:	30 e0       	ldi	r19, 0x00	; 0
  96:	3d 83       	std	Y+5, r19	; 0x05
  98:	2c 83       	std	Y+4, r18	; 0x04
  9a:	8c 81       	ldd	r24, Y+4	; 0x04
  9c:	9d 81       	ldd	r25, Y+5	; 0x05
  9e:	81 30       	cpi	r24, 0x01	; 1
  a0:	91 05       	cpc	r25, r1
  a2:	09 f4       	brne	.+2      	; 0xa6 <DIO_voidSetPinDir+0x2a>
  a4:	43 c0       	rjmp	.+134    	; 0x12c <DIO_voidSetPinDir+0xb0>
  a6:	2c 81       	ldd	r18, Y+4	; 0x04
  a8:	3d 81       	ldd	r19, Y+5	; 0x05
  aa:	22 30       	cpi	r18, 0x02	; 2
  ac:	31 05       	cpc	r19, r1
  ae:	2c f4       	brge	.+10     	; 0xba <DIO_voidSetPinDir+0x3e>
  b0:	8c 81       	ldd	r24, Y+4	; 0x04
  b2:	9d 81       	ldd	r25, Y+5	; 0x05
  b4:	00 97       	sbiw	r24, 0x00	; 0
  b6:	71 f0       	breq	.+28     	; 0xd4 <DIO_voidSetPinDir+0x58>
  b8:	bc c0       	rjmp	.+376    	; 0x232 <DIO_voidSetPinDir+0x1b6>
  ba:	2c 81       	ldd	r18, Y+4	; 0x04
  bc:	3d 81       	ldd	r19, Y+5	; 0x05
  be:	22 30       	cpi	r18, 0x02	; 2
  c0:	31 05       	cpc	r19, r1
  c2:	09 f4       	brne	.+2      	; 0xc6 <DIO_voidSetPinDir+0x4a>
  c4:	5f c0       	rjmp	.+190    	; 0x184 <DIO_voidSetPinDir+0x108>
  c6:	8c 81       	ldd	r24, Y+4	; 0x04
  c8:	9d 81       	ldd	r25, Y+5	; 0x05
  ca:	83 30       	cpi	r24, 0x03	; 3
  cc:	91 05       	cpc	r25, r1
  ce:	09 f4       	brne	.+2      	; 0xd2 <DIO_voidSetPinDir+0x56>
  d0:	85 c0       	rjmp	.+266    	; 0x1dc <DIO_voidSetPinDir+0x160>
  d2:	af c0       	rjmp	.+350    	; 0x232 <DIO_voidSetPinDir+0x1b6>
{
	case 0:
		if(Dir==0)
  d4:	8b 81       	ldd	r24, Y+3	; 0x03
  d6:	88 23       	and	r24, r24
  d8:	a9 f4       	brne	.+42     	; 0x104 <DIO_voidSetPinDir+0x88>
		{
			CLEAR_BIT(DDRA,Pin);
  da:	aa e3       	ldi	r26, 0x3A	; 58
  dc:	b0 e0       	ldi	r27, 0x00	; 0
  de:	ea e3       	ldi	r30, 0x3A	; 58
  e0:	f0 e0       	ldi	r31, 0x00	; 0
  e2:	80 81       	ld	r24, Z
  e4:	48 2f       	mov	r20, r24
  e6:	8a 81       	ldd	r24, Y+2	; 0x02
  e8:	28 2f       	mov	r18, r24
  ea:	30 e0       	ldi	r19, 0x00	; 0
  ec:	81 e0       	ldi	r24, 0x01	; 1
  ee:	90 e0       	ldi	r25, 0x00	; 0
  f0:	02 2e       	mov	r0, r18
  f2:	02 c0       	rjmp	.+4      	; 0xf8 <DIO_voidSetPinDir+0x7c>
  f4:	88 0f       	add	r24, r24
  f6:	99 1f       	adc	r25, r25
  f8:	0a 94       	dec	r0
  fa:	e2 f7       	brpl	.-8      	; 0xf4 <DIO_voidSetPinDir+0x78>
  fc:	80 95       	com	r24
  fe:	84 23       	and	r24, r20
 100:	8c 93       	st	X, r24
 102:	97 c0       	rjmp	.+302    	; 0x232 <DIO_voidSetPinDir+0x1b6>

		}
		else
		{
			SET_BIT(DDRA,Pin);
 104:	aa e3       	ldi	r26, 0x3A	; 58
 106:	b0 e0       	ldi	r27, 0x00	; 0
 108:	ea e3       	ldi	r30, 0x3A	; 58
 10a:	f0 e0       	ldi	r31, 0x00	; 0
 10c:	80 81       	ld	r24, Z
 10e:	48 2f       	mov	r20, r24
 110:	8a 81       	ldd	r24, Y+2	; 0x02
 112:	28 2f       	mov	r18, r24
 114:	30 e0       	ldi	r19, 0x00	; 0
 116:	81 e0       	ldi	r24, 0x01	; 1
 118:	90 e0       	ldi	r25, 0x00	; 0
 11a:	02 2e       	mov	r0, r18
 11c:	02 c0       	rjmp	.+4      	; 0x122 <DIO_voidSetPinDir+0xa6>
 11e:	88 0f       	add	r24, r24
 120:	99 1f       	adc	r25, r25
 122:	0a 94       	dec	r0
 124:	e2 f7       	brpl	.-8      	; 0x11e <DIO_voidSetPinDir+0xa2>
 126:	84 2b       	or	r24, r20
 128:	8c 93       	st	X, r24
 12a:	83 c0       	rjmp	.+262    	; 0x232 <DIO_voidSetPinDir+0x1b6>



		break;
	case 1:
		if(Dir==0)
 12c:	8b 81       	ldd	r24, Y+3	; 0x03
 12e:	88 23       	and	r24, r24
 130:	a9 f4       	brne	.+42     	; 0x15c <DIO_voidSetPinDir+0xe0>
				{
					CLEAR_BIT(DDRB,Pin);
 132:	a7 e3       	ldi	r26, 0x37	; 55
 134:	b0 e0       	ldi	r27, 0x00	; 0
 136:	e7 e3       	ldi	r30, 0x37	; 55
 138:	f0 e0       	ldi	r31, 0x00	; 0
 13a:	80 81       	ld	r24, Z
 13c:	48 2f       	mov	r20, r24
 13e:	8a 81       	ldd	r24, Y+2	; 0x02
 140:	28 2f       	mov	r18, r24
 142:	30 e0       	ldi	r19, 0x00	; 0
 144:	81 e0       	ldi	r24, 0x01	; 1
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	02 2e       	mov	r0, r18
 14a:	02 c0       	rjmp	.+4      	; 0x150 <DIO_voidSetPinDir+0xd4>
 14c:	88 0f       	add	r24, r24
 14e:	99 1f       	adc	r25, r25
 150:	0a 94       	dec	r0
 152:	e2 f7       	brpl	.-8      	; 0x14c <DIO_voidSetPinDir+0xd0>
 154:	80 95       	com	r24
 156:	84 23       	and	r24, r20
 158:	8c 93       	st	X, r24
 15a:	6b c0       	rjmp	.+214    	; 0x232 <DIO_voidSetPinDir+0x1b6>

				}
				else
				{
					SET_BIT(DDRB,Pin);
 15c:	a7 e3       	ldi	r26, 0x37	; 55
 15e:	b0 e0       	ldi	r27, 0x00	; 0
 160:	e7 e3       	ldi	r30, 0x37	; 55
 162:	f0 e0       	ldi	r31, 0x00	; 0
 164:	80 81       	ld	r24, Z
 166:	48 2f       	mov	r20, r24
 168:	8a 81       	ldd	r24, Y+2	; 0x02
 16a:	28 2f       	mov	r18, r24
 16c:	30 e0       	ldi	r19, 0x00	; 0
 16e:	81 e0       	ldi	r24, 0x01	; 1
 170:	90 e0       	ldi	r25, 0x00	; 0
 172:	02 2e       	mov	r0, r18
 174:	02 c0       	rjmp	.+4      	; 0x17a <DIO_voidSetPinDir+0xfe>
 176:	88 0f       	add	r24, r24
 178:	99 1f       	adc	r25, r25
 17a:	0a 94       	dec	r0
 17c:	e2 f7       	brpl	.-8      	; 0x176 <DIO_voidSetPinDir+0xfa>
 17e:	84 2b       	or	r24, r20
 180:	8c 93       	st	X, r24
 182:	57 c0       	rjmp	.+174    	; 0x232 <DIO_voidSetPinDir+0x1b6>
				}


		break;
	case 2:
		if(Dir==0)
 184:	8b 81       	ldd	r24, Y+3	; 0x03
 186:	88 23       	and	r24, r24
 188:	a9 f4       	brne	.+42     	; 0x1b4 <DIO_voidSetPinDir+0x138>
				{
					CLEAR_BIT(DDRC,Pin);
 18a:	a4 e3       	ldi	r26, 0x34	; 52
 18c:	b0 e0       	ldi	r27, 0x00	; 0
 18e:	e4 e3       	ldi	r30, 0x34	; 52
 190:	f0 e0       	ldi	r31, 0x00	; 0
 192:	80 81       	ld	r24, Z
 194:	48 2f       	mov	r20, r24
 196:	8a 81       	ldd	r24, Y+2	; 0x02
 198:	28 2f       	mov	r18, r24
 19a:	30 e0       	ldi	r19, 0x00	; 0
 19c:	81 e0       	ldi	r24, 0x01	; 1
 19e:	90 e0       	ldi	r25, 0x00	; 0
 1a0:	02 2e       	mov	r0, r18
 1a2:	02 c0       	rjmp	.+4      	; 0x1a8 <DIO_voidSetPinDir+0x12c>
 1a4:	88 0f       	add	r24, r24
 1a6:	99 1f       	adc	r25, r25
 1a8:	0a 94       	dec	r0
 1aa:	e2 f7       	brpl	.-8      	; 0x1a4 <DIO_voidSetPinDir+0x128>
 1ac:	80 95       	com	r24
 1ae:	84 23       	and	r24, r20
 1b0:	8c 93       	st	X, r24
 1b2:	3f c0       	rjmp	.+126    	; 0x232 <DIO_voidSetPinDir+0x1b6>

				}
				else
				{
					SET_BIT(DDRC,Pin);
 1b4:	a4 e3       	ldi	r26, 0x34	; 52
 1b6:	b0 e0       	ldi	r27, 0x00	; 0
 1b8:	e4 e3       	ldi	r30, 0x34	; 52
 1ba:	f0 e0       	ldi	r31, 0x00	; 0
 1bc:	80 81       	ld	r24, Z
 1be:	48 2f       	mov	r20, r24
 1c0:	8a 81       	ldd	r24, Y+2	; 0x02
 1c2:	28 2f       	mov	r18, r24
 1c4:	30 e0       	ldi	r19, 0x00	; 0
 1c6:	81 e0       	ldi	r24, 0x01	; 1
 1c8:	90 e0       	ldi	r25, 0x00	; 0
 1ca:	02 2e       	mov	r0, r18
 1cc:	02 c0       	rjmp	.+4      	; 0x1d2 <DIO_voidSetPinDir+0x156>
 1ce:	88 0f       	add	r24, r24
 1d0:	99 1f       	adc	r25, r25
 1d2:	0a 94       	dec	r0
 1d4:	e2 f7       	brpl	.-8      	; 0x1ce <DIO_voidSetPinDir+0x152>
 1d6:	84 2b       	or	r24, r20
 1d8:	8c 93       	st	X, r24
 1da:	2b c0       	rjmp	.+86     	; 0x232 <DIO_voidSetPinDir+0x1b6>


		break;

	case 3:
		if(Dir==0)
 1dc:	8b 81       	ldd	r24, Y+3	; 0x03
 1de:	88 23       	and	r24, r24
 1e0:	a9 f4       	brne	.+42     	; 0x20c <DIO_voidSetPinDir+0x190>
				{
					CLEAR_BIT(DDRD,Pin);
 1e2:	a1 e3       	ldi	r26, 0x31	; 49
 1e4:	b0 e0       	ldi	r27, 0x00	; 0
 1e6:	e1 e3       	ldi	r30, 0x31	; 49
 1e8:	f0 e0       	ldi	r31, 0x00	; 0
 1ea:	80 81       	ld	r24, Z
 1ec:	48 2f       	mov	r20, r24
 1ee:	8a 81       	ldd	r24, Y+2	; 0x02
 1f0:	28 2f       	mov	r18, r24
 1f2:	30 e0       	ldi	r19, 0x00	; 0
 1f4:	81 e0       	ldi	r24, 0x01	; 1
 1f6:	90 e0       	ldi	r25, 0x00	; 0
 1f8:	02 2e       	mov	r0, r18
 1fa:	02 c0       	rjmp	.+4      	; 0x200 <DIO_voidSetPinDir+0x184>
 1fc:	88 0f       	add	r24, r24
 1fe:	99 1f       	adc	r25, r25
 200:	0a 94       	dec	r0
 202:	e2 f7       	brpl	.-8      	; 0x1fc <DIO_voidSetPinDir+0x180>
 204:	80 95       	com	r24
 206:	84 23       	and	r24, r20
 208:	8c 93       	st	X, r24
 20a:	13 c0       	rjmp	.+38     	; 0x232 <DIO_voidSetPinDir+0x1b6>

				}
				else
				{
					SET_BIT(DDRD,Pin);
 20c:	a1 e3       	ldi	r26, 0x31	; 49
 20e:	b0 e0       	ldi	r27, 0x00	; 0
 210:	e1 e3       	ldi	r30, 0x31	; 49
 212:	f0 e0       	ldi	r31, 0x00	; 0
 214:	80 81       	ld	r24, Z
 216:	48 2f       	mov	r20, r24
 218:	8a 81       	ldd	r24, Y+2	; 0x02
 21a:	28 2f       	mov	r18, r24
 21c:	30 e0       	ldi	r19, 0x00	; 0
 21e:	81 e0       	ldi	r24, 0x01	; 1
 220:	90 e0       	ldi	r25, 0x00	; 0
 222:	02 2e       	mov	r0, r18
 224:	02 c0       	rjmp	.+4      	; 0x22a <DIO_voidSetPinDir+0x1ae>
 226:	88 0f       	add	r24, r24
 228:	99 1f       	adc	r25, r25
 22a:	0a 94       	dec	r0
 22c:	e2 f7       	brpl	.-8      	; 0x226 <DIO_voidSetPinDir+0x1aa>
 22e:	84 2b       	or	r24, r20
 230:	8c 93       	st	X, r24

		break;
}


}
 232:	0f 90       	pop	r0
 234:	0f 90       	pop	r0
 236:	0f 90       	pop	r0
 238:	0f 90       	pop	r0
 23a:	0f 90       	pop	r0
 23c:	cf 91       	pop	r28
 23e:	df 91       	pop	r29
 240:	08 95       	ret

00000242 <DIO_voidSetPinValue>:
void DIO_voidSetPinValue(u8 Port,u8 Pin,u8 Value)
{
 242:	df 93       	push	r29
 244:	cf 93       	push	r28
 246:	00 d0       	rcall	.+0      	; 0x248 <DIO_voidSetPinValue+0x6>
 248:	00 d0       	rcall	.+0      	; 0x24a <DIO_voidSetPinValue+0x8>
 24a:	0f 92       	push	r0
 24c:	cd b7       	in	r28, 0x3d	; 61
 24e:	de b7       	in	r29, 0x3e	; 62
 250:	89 83       	std	Y+1, r24	; 0x01
 252:	6a 83       	std	Y+2, r22	; 0x02
 254:	4b 83       	std	Y+3, r20	; 0x03
	switch(Port)
 256:	89 81       	ldd	r24, Y+1	; 0x01
 258:	28 2f       	mov	r18, r24
 25a:	30 e0       	ldi	r19, 0x00	; 0
 25c:	3d 83       	std	Y+5, r19	; 0x05
 25e:	2c 83       	std	Y+4, r18	; 0x04
 260:	8c 81       	ldd	r24, Y+4	; 0x04
 262:	9d 81       	ldd	r25, Y+5	; 0x05
 264:	81 30       	cpi	r24, 0x01	; 1
 266:	91 05       	cpc	r25, r1
 268:	09 f4       	brne	.+2      	; 0x26c <DIO_voidSetPinValue+0x2a>
 26a:	43 c0       	rjmp	.+134    	; 0x2f2 <DIO_voidSetPinValue+0xb0>
 26c:	2c 81       	ldd	r18, Y+4	; 0x04
 26e:	3d 81       	ldd	r19, Y+5	; 0x05
 270:	22 30       	cpi	r18, 0x02	; 2
 272:	31 05       	cpc	r19, r1
 274:	2c f4       	brge	.+10     	; 0x280 <DIO_voidSetPinValue+0x3e>
 276:	8c 81       	ldd	r24, Y+4	; 0x04
 278:	9d 81       	ldd	r25, Y+5	; 0x05
 27a:	00 97       	sbiw	r24, 0x00	; 0
 27c:	71 f0       	breq	.+28     	; 0x29a <DIO_voidSetPinValue+0x58>
 27e:	bc c0       	rjmp	.+376    	; 0x3f8 <DIO_voidSetPinValue+0x1b6>
 280:	2c 81       	ldd	r18, Y+4	; 0x04
 282:	3d 81       	ldd	r19, Y+5	; 0x05
 284:	22 30       	cpi	r18, 0x02	; 2
 286:	31 05       	cpc	r19, r1
 288:	09 f4       	brne	.+2      	; 0x28c <DIO_voidSetPinValue+0x4a>
 28a:	5f c0       	rjmp	.+190    	; 0x34a <DIO_voidSetPinValue+0x108>
 28c:	8c 81       	ldd	r24, Y+4	; 0x04
 28e:	9d 81       	ldd	r25, Y+5	; 0x05
 290:	83 30       	cpi	r24, 0x03	; 3
 292:	91 05       	cpc	r25, r1
 294:	09 f4       	brne	.+2      	; 0x298 <DIO_voidSetPinValue+0x56>
 296:	85 c0       	rjmp	.+266    	; 0x3a2 <DIO_voidSetPinValue+0x160>
 298:	af c0       	rjmp	.+350    	; 0x3f8 <DIO_voidSetPinValue+0x1b6>
	{
		case 0:
			if(Value==0)
 29a:	8b 81       	ldd	r24, Y+3	; 0x03
 29c:	88 23       	and	r24, r24
 29e:	a9 f4       	brne	.+42     	; 0x2ca <DIO_voidSetPinValue+0x88>
					{
						CLEAR_BIT(PORTA,Pin);
 2a0:	ab e3       	ldi	r26, 0x3B	; 59
 2a2:	b0 e0       	ldi	r27, 0x00	; 0
 2a4:	eb e3       	ldi	r30, 0x3B	; 59
 2a6:	f0 e0       	ldi	r31, 0x00	; 0
 2a8:	80 81       	ld	r24, Z
 2aa:	48 2f       	mov	r20, r24
 2ac:	8a 81       	ldd	r24, Y+2	; 0x02
 2ae:	28 2f       	mov	r18, r24
 2b0:	30 e0       	ldi	r19, 0x00	; 0
 2b2:	81 e0       	ldi	r24, 0x01	; 1
 2b4:	90 e0       	ldi	r25, 0x00	; 0
 2b6:	02 2e       	mov	r0, r18
 2b8:	02 c0       	rjmp	.+4      	; 0x2be <DIO_voidSetPinValue+0x7c>
 2ba:	88 0f       	add	r24, r24
 2bc:	99 1f       	adc	r25, r25
 2be:	0a 94       	dec	r0
 2c0:	e2 f7       	brpl	.-8      	; 0x2ba <DIO_voidSetPinValue+0x78>
 2c2:	80 95       	com	r24
 2c4:	84 23       	and	r24, r20
 2c6:	8c 93       	st	X, r24
 2c8:	97 c0       	rjmp	.+302    	; 0x3f8 <DIO_voidSetPinValue+0x1b6>

					}
					else
					{
						SET_BIT(PORTA,Pin);
 2ca:	ab e3       	ldi	r26, 0x3B	; 59
 2cc:	b0 e0       	ldi	r27, 0x00	; 0
 2ce:	eb e3       	ldi	r30, 0x3B	; 59
 2d0:	f0 e0       	ldi	r31, 0x00	; 0
 2d2:	80 81       	ld	r24, Z
 2d4:	48 2f       	mov	r20, r24
 2d6:	8a 81       	ldd	r24, Y+2	; 0x02
 2d8:	28 2f       	mov	r18, r24
 2da:	30 e0       	ldi	r19, 0x00	; 0
 2dc:	81 e0       	ldi	r24, 0x01	; 1
 2de:	90 e0       	ldi	r25, 0x00	; 0
 2e0:	02 2e       	mov	r0, r18
 2e2:	02 c0       	rjmp	.+4      	; 0x2e8 <DIO_voidSetPinValue+0xa6>
 2e4:	88 0f       	add	r24, r24
 2e6:	99 1f       	adc	r25, r25
 2e8:	0a 94       	dec	r0
 2ea:	e2 f7       	brpl	.-8      	; 0x2e4 <DIO_voidSetPinValue+0xa2>
 2ec:	84 2b       	or	r24, r20
 2ee:	8c 93       	st	X, r24
 2f0:	83 c0       	rjmp	.+262    	; 0x3f8 <DIO_voidSetPinValue+0x1b6>
					}


			break;
		case 1:
			if(Value==0)
 2f2:	8b 81       	ldd	r24, Y+3	; 0x03
 2f4:	88 23       	and	r24, r24
 2f6:	a9 f4       	brne	.+42     	; 0x322 <DIO_voidSetPinValue+0xe0>
				{
				CLEAR_BIT(PORTB,Pin);
 2f8:	a8 e3       	ldi	r26, 0x38	; 56
 2fa:	b0 e0       	ldi	r27, 0x00	; 0
 2fc:	e8 e3       	ldi	r30, 0x38	; 56
 2fe:	f0 e0       	ldi	r31, 0x00	; 0
 300:	80 81       	ld	r24, Z
 302:	48 2f       	mov	r20, r24
 304:	8a 81       	ldd	r24, Y+2	; 0x02
 306:	28 2f       	mov	r18, r24
 308:	30 e0       	ldi	r19, 0x00	; 0
 30a:	81 e0       	ldi	r24, 0x01	; 1
 30c:	90 e0       	ldi	r25, 0x00	; 0
 30e:	02 2e       	mov	r0, r18
 310:	02 c0       	rjmp	.+4      	; 0x316 <DIO_voidSetPinValue+0xd4>
 312:	88 0f       	add	r24, r24
 314:	99 1f       	adc	r25, r25
 316:	0a 94       	dec	r0
 318:	e2 f7       	brpl	.-8      	; 0x312 <DIO_voidSetPinValue+0xd0>
 31a:	80 95       	com	r24
 31c:	84 23       	and	r24, r20
 31e:	8c 93       	st	X, r24
 320:	6b c0       	rjmp	.+214    	; 0x3f8 <DIO_voidSetPinValue+0x1b6>

				}
				else
				{
				SET_BIT(PORTB,Pin);
 322:	a8 e3       	ldi	r26, 0x38	; 56
 324:	b0 e0       	ldi	r27, 0x00	; 0
 326:	e8 e3       	ldi	r30, 0x38	; 56
 328:	f0 e0       	ldi	r31, 0x00	; 0
 32a:	80 81       	ld	r24, Z
 32c:	48 2f       	mov	r20, r24
 32e:	8a 81       	ldd	r24, Y+2	; 0x02
 330:	28 2f       	mov	r18, r24
 332:	30 e0       	ldi	r19, 0x00	; 0
 334:	81 e0       	ldi	r24, 0x01	; 1
 336:	90 e0       	ldi	r25, 0x00	; 0
 338:	02 2e       	mov	r0, r18
 33a:	02 c0       	rjmp	.+4      	; 0x340 <DIO_voidSetPinValue+0xfe>
 33c:	88 0f       	add	r24, r24
 33e:	99 1f       	adc	r25, r25
 340:	0a 94       	dec	r0
 342:	e2 f7       	brpl	.-8      	; 0x33c <DIO_voidSetPinValue+0xfa>
 344:	84 2b       	or	r24, r20
 346:	8c 93       	st	X, r24
 348:	57 c0       	rjmp	.+174    	; 0x3f8 <DIO_voidSetPinValue+0x1b6>
				}

			break;
		case 2:
			if(Value==0)
 34a:	8b 81       	ldd	r24, Y+3	; 0x03
 34c:	88 23       	and	r24, r24
 34e:	a9 f4       	brne	.+42     	; 0x37a <DIO_voidSetPinValue+0x138>
				{
				CLEAR_BIT(PORTC,Pin);
 350:	a5 e3       	ldi	r26, 0x35	; 53
 352:	b0 e0       	ldi	r27, 0x00	; 0
 354:	e5 e3       	ldi	r30, 0x35	; 53
 356:	f0 e0       	ldi	r31, 0x00	; 0
 358:	80 81       	ld	r24, Z
 35a:	48 2f       	mov	r20, r24
 35c:	8a 81       	ldd	r24, Y+2	; 0x02
 35e:	28 2f       	mov	r18, r24
 360:	30 e0       	ldi	r19, 0x00	; 0
 362:	81 e0       	ldi	r24, 0x01	; 1
 364:	90 e0       	ldi	r25, 0x00	; 0
 366:	02 2e       	mov	r0, r18
 368:	02 c0       	rjmp	.+4      	; 0x36e <DIO_voidSetPinValue+0x12c>
 36a:	88 0f       	add	r24, r24
 36c:	99 1f       	adc	r25, r25
 36e:	0a 94       	dec	r0
 370:	e2 f7       	brpl	.-8      	; 0x36a <DIO_voidSetPinValue+0x128>
 372:	80 95       	com	r24
 374:	84 23       	and	r24, r20
 376:	8c 93       	st	X, r24
 378:	3f c0       	rjmp	.+126    	; 0x3f8 <DIO_voidSetPinValue+0x1b6>

				}
				else
				{
					SET_BIT(PORTC,Pin);
 37a:	a5 e3       	ldi	r26, 0x35	; 53
 37c:	b0 e0       	ldi	r27, 0x00	; 0
 37e:	e5 e3       	ldi	r30, 0x35	; 53
 380:	f0 e0       	ldi	r31, 0x00	; 0
 382:	80 81       	ld	r24, Z
 384:	48 2f       	mov	r20, r24
 386:	8a 81       	ldd	r24, Y+2	; 0x02
 388:	28 2f       	mov	r18, r24
 38a:	30 e0       	ldi	r19, 0x00	; 0
 38c:	81 e0       	ldi	r24, 0x01	; 1
 38e:	90 e0       	ldi	r25, 0x00	; 0
 390:	02 2e       	mov	r0, r18
 392:	02 c0       	rjmp	.+4      	; 0x398 <DIO_voidSetPinValue+0x156>
 394:	88 0f       	add	r24, r24
 396:	99 1f       	adc	r25, r25
 398:	0a 94       	dec	r0
 39a:	e2 f7       	brpl	.-8      	; 0x394 <DIO_voidSetPinValue+0x152>
 39c:	84 2b       	or	r24, r20
 39e:	8c 93       	st	X, r24
 3a0:	2b c0       	rjmp	.+86     	; 0x3f8 <DIO_voidSetPinValue+0x1b6>
				}
			break;

		case 3:
			if(Value==0)
 3a2:	8b 81       	ldd	r24, Y+3	; 0x03
 3a4:	88 23       	and	r24, r24
 3a6:	a9 f4       	brne	.+42     	; 0x3d2 <DIO_voidSetPinValue+0x190>
					{
					CLEAR_BIT(PORTD,Pin);
 3a8:	a2 e3       	ldi	r26, 0x32	; 50
 3aa:	b0 e0       	ldi	r27, 0x00	; 0
 3ac:	e2 e3       	ldi	r30, 0x32	; 50
 3ae:	f0 e0       	ldi	r31, 0x00	; 0
 3b0:	80 81       	ld	r24, Z
 3b2:	48 2f       	mov	r20, r24
 3b4:	8a 81       	ldd	r24, Y+2	; 0x02
 3b6:	28 2f       	mov	r18, r24
 3b8:	30 e0       	ldi	r19, 0x00	; 0
 3ba:	81 e0       	ldi	r24, 0x01	; 1
 3bc:	90 e0       	ldi	r25, 0x00	; 0
 3be:	02 2e       	mov	r0, r18
 3c0:	02 c0       	rjmp	.+4      	; 0x3c6 <DIO_voidSetPinValue+0x184>
 3c2:	88 0f       	add	r24, r24
 3c4:	99 1f       	adc	r25, r25
 3c6:	0a 94       	dec	r0
 3c8:	e2 f7       	brpl	.-8      	; 0x3c2 <DIO_voidSetPinValue+0x180>
 3ca:	80 95       	com	r24
 3cc:	84 23       	and	r24, r20
 3ce:	8c 93       	st	X, r24
 3d0:	13 c0       	rjmp	.+38     	; 0x3f8 <DIO_voidSetPinValue+0x1b6>

					}
					else
					{
						SET_BIT(PORTD,Pin);
 3d2:	a2 e3       	ldi	r26, 0x32	; 50
 3d4:	b0 e0       	ldi	r27, 0x00	; 0
 3d6:	e2 e3       	ldi	r30, 0x32	; 50
 3d8:	f0 e0       	ldi	r31, 0x00	; 0
 3da:	80 81       	ld	r24, Z
 3dc:	48 2f       	mov	r20, r24
 3de:	8a 81       	ldd	r24, Y+2	; 0x02
 3e0:	28 2f       	mov	r18, r24
 3e2:	30 e0       	ldi	r19, 0x00	; 0
 3e4:	81 e0       	ldi	r24, 0x01	; 1
 3e6:	90 e0       	ldi	r25, 0x00	; 0
 3e8:	02 2e       	mov	r0, r18
 3ea:	02 c0       	rjmp	.+4      	; 0x3f0 <DIO_voidSetPinValue+0x1ae>
 3ec:	88 0f       	add	r24, r24
 3ee:	99 1f       	adc	r25, r25
 3f0:	0a 94       	dec	r0
 3f2:	e2 f7       	brpl	.-8      	; 0x3ec <DIO_voidSetPinValue+0x1aa>
 3f4:	84 2b       	or	r24, r20
 3f6:	8c 93       	st	X, r24

			break;
	}


}
 3f8:	0f 90       	pop	r0
 3fa:	0f 90       	pop	r0
 3fc:	0f 90       	pop	r0
 3fe:	0f 90       	pop	r0
 400:	0f 90       	pop	r0
 402:	cf 91       	pop	r28
 404:	df 91       	pop	r29
 406:	08 95       	ret

00000408 <DIO_voidTogglePinValue>:
void DIO_voidTogglePinValue(u8 Port,u8 Pin)
{
 408:	df 93       	push	r29
 40a:	cf 93       	push	r28
 40c:	00 d0       	rcall	.+0      	; 0x40e <DIO_voidTogglePinValue+0x6>
 40e:	00 d0       	rcall	.+0      	; 0x410 <DIO_voidTogglePinValue+0x8>
 410:	cd b7       	in	r28, 0x3d	; 61
 412:	de b7       	in	r29, 0x3e	; 62
 414:	89 83       	std	Y+1, r24	; 0x01
 416:	6a 83       	std	Y+2, r22	; 0x02
	switch(Port)
 418:	89 81       	ldd	r24, Y+1	; 0x01
 41a:	28 2f       	mov	r18, r24
 41c:	30 e0       	ldi	r19, 0x00	; 0
 41e:	3c 83       	std	Y+4, r19	; 0x04
 420:	2b 83       	std	Y+3, r18	; 0x03
 422:	8b 81       	ldd	r24, Y+3	; 0x03
 424:	9c 81       	ldd	r25, Y+4	; 0x04
 426:	81 30       	cpi	r24, 0x01	; 1
 428:	91 05       	cpc	r25, r1
 42a:	49 f1       	breq	.+82     	; 0x47e <DIO_voidTogglePinValue+0x76>
 42c:	2b 81       	ldd	r18, Y+3	; 0x03
 42e:	3c 81       	ldd	r19, Y+4	; 0x04
 430:	22 30       	cpi	r18, 0x02	; 2
 432:	31 05       	cpc	r19, r1
 434:	2c f4       	brge	.+10     	; 0x440 <DIO_voidTogglePinValue+0x38>
 436:	8b 81       	ldd	r24, Y+3	; 0x03
 438:	9c 81       	ldd	r25, Y+4	; 0x04
 43a:	00 97       	sbiw	r24, 0x00	; 0
 43c:	61 f0       	breq	.+24     	; 0x456 <DIO_voidTogglePinValue+0x4e>
 43e:	5a c0       	rjmp	.+180    	; 0x4f4 <DIO_voidTogglePinValue+0xec>
 440:	2b 81       	ldd	r18, Y+3	; 0x03
 442:	3c 81       	ldd	r19, Y+4	; 0x04
 444:	22 30       	cpi	r18, 0x02	; 2
 446:	31 05       	cpc	r19, r1
 448:	71 f1       	breq	.+92     	; 0x4a6 <DIO_voidTogglePinValue+0x9e>
 44a:	8b 81       	ldd	r24, Y+3	; 0x03
 44c:	9c 81       	ldd	r25, Y+4	; 0x04
 44e:	83 30       	cpi	r24, 0x03	; 3
 450:	91 05       	cpc	r25, r1
 452:	e9 f1       	breq	.+122    	; 0x4ce <DIO_voidTogglePinValue+0xc6>
 454:	4f c0       	rjmp	.+158    	; 0x4f4 <DIO_voidTogglePinValue+0xec>
	{
	case 0:
		TOGGLE_BIT(PORTA,Pin);
 456:	ab e3       	ldi	r26, 0x3B	; 59
 458:	b0 e0       	ldi	r27, 0x00	; 0
 45a:	eb e3       	ldi	r30, 0x3B	; 59
 45c:	f0 e0       	ldi	r31, 0x00	; 0
 45e:	80 81       	ld	r24, Z
 460:	48 2f       	mov	r20, r24
 462:	8a 81       	ldd	r24, Y+2	; 0x02
 464:	28 2f       	mov	r18, r24
 466:	30 e0       	ldi	r19, 0x00	; 0
 468:	81 e0       	ldi	r24, 0x01	; 1
 46a:	90 e0       	ldi	r25, 0x00	; 0
 46c:	02 2e       	mov	r0, r18
 46e:	02 c0       	rjmp	.+4      	; 0x474 <DIO_voidTogglePinValue+0x6c>
 470:	88 0f       	add	r24, r24
 472:	99 1f       	adc	r25, r25
 474:	0a 94       	dec	r0
 476:	e2 f7       	brpl	.-8      	; 0x470 <DIO_voidTogglePinValue+0x68>
 478:	84 27       	eor	r24, r20
 47a:	8c 93       	st	X, r24
 47c:	3b c0       	rjmp	.+118    	; 0x4f4 <DIO_voidTogglePinValue+0xec>

		break;
	case 1:
		TOGGLE_BIT(PORTB,Pin);
 47e:	a8 e3       	ldi	r26, 0x38	; 56
 480:	b0 e0       	ldi	r27, 0x00	; 0
 482:	e8 e3       	ldi	r30, 0x38	; 56
 484:	f0 e0       	ldi	r31, 0x00	; 0
 486:	80 81       	ld	r24, Z
 488:	48 2f       	mov	r20, r24
 48a:	8a 81       	ldd	r24, Y+2	; 0x02
 48c:	28 2f       	mov	r18, r24
 48e:	30 e0       	ldi	r19, 0x00	; 0
 490:	81 e0       	ldi	r24, 0x01	; 1
 492:	90 e0       	ldi	r25, 0x00	; 0
 494:	02 2e       	mov	r0, r18
 496:	02 c0       	rjmp	.+4      	; 0x49c <DIO_voidTogglePinValue+0x94>
 498:	88 0f       	add	r24, r24
 49a:	99 1f       	adc	r25, r25
 49c:	0a 94       	dec	r0
 49e:	e2 f7       	brpl	.-8      	; 0x498 <DIO_voidTogglePinValue+0x90>
 4a0:	84 27       	eor	r24, r20
 4a2:	8c 93       	st	X, r24
 4a4:	27 c0       	rjmp	.+78     	; 0x4f4 <DIO_voidTogglePinValue+0xec>

		break;
	case 2:
		TOGGLE_BIT(PORTC,Pin);
 4a6:	a5 e3       	ldi	r26, 0x35	; 53
 4a8:	b0 e0       	ldi	r27, 0x00	; 0
 4aa:	e5 e3       	ldi	r30, 0x35	; 53
 4ac:	f0 e0       	ldi	r31, 0x00	; 0
 4ae:	80 81       	ld	r24, Z
 4b0:	48 2f       	mov	r20, r24
 4b2:	8a 81       	ldd	r24, Y+2	; 0x02
 4b4:	28 2f       	mov	r18, r24
 4b6:	30 e0       	ldi	r19, 0x00	; 0
 4b8:	81 e0       	ldi	r24, 0x01	; 1
 4ba:	90 e0       	ldi	r25, 0x00	; 0
 4bc:	02 2e       	mov	r0, r18
 4be:	02 c0       	rjmp	.+4      	; 0x4c4 <DIO_voidTogglePinValue+0xbc>
 4c0:	88 0f       	add	r24, r24
 4c2:	99 1f       	adc	r25, r25
 4c4:	0a 94       	dec	r0
 4c6:	e2 f7       	brpl	.-8      	; 0x4c0 <DIO_voidTogglePinValue+0xb8>
 4c8:	84 27       	eor	r24, r20
 4ca:	8c 93       	st	X, r24
 4cc:	13 c0       	rjmp	.+38     	; 0x4f4 <DIO_voidTogglePinValue+0xec>

		break;

	case 3:
		TOGGLE_BIT(PORTD,Pin);
 4ce:	a2 e3       	ldi	r26, 0x32	; 50
 4d0:	b0 e0       	ldi	r27, 0x00	; 0
 4d2:	e2 e3       	ldi	r30, 0x32	; 50
 4d4:	f0 e0       	ldi	r31, 0x00	; 0
 4d6:	80 81       	ld	r24, Z
 4d8:	48 2f       	mov	r20, r24
 4da:	8a 81       	ldd	r24, Y+2	; 0x02
 4dc:	28 2f       	mov	r18, r24
 4de:	30 e0       	ldi	r19, 0x00	; 0
 4e0:	81 e0       	ldi	r24, 0x01	; 1
 4e2:	90 e0       	ldi	r25, 0x00	; 0
 4e4:	02 2e       	mov	r0, r18
 4e6:	02 c0       	rjmp	.+4      	; 0x4ec <DIO_voidTogglePinValue+0xe4>
 4e8:	88 0f       	add	r24, r24
 4ea:	99 1f       	adc	r25, r25
 4ec:	0a 94       	dec	r0
 4ee:	e2 f7       	brpl	.-8      	; 0x4e8 <DIO_voidTogglePinValue+0xe0>
 4f0:	84 27       	eor	r24, r20
 4f2:	8c 93       	st	X, r24

		break;

	}

}
 4f4:	0f 90       	pop	r0
 4f6:	0f 90       	pop	r0
 4f8:	0f 90       	pop	r0
 4fa:	0f 90       	pop	r0
 4fc:	cf 91       	pop	r28
 4fe:	df 91       	pop	r29
 500:	08 95       	ret

00000502 <DIO_u8GetPinValue>:
u8 DIO_u8GetPinValue(u8 PORT,u8 Pin)
{
 502:	df 93       	push	r29
 504:	cf 93       	push	r28
 506:	00 d0       	rcall	.+0      	; 0x508 <DIO_u8GetPinValue+0x6>
 508:	00 d0       	rcall	.+0      	; 0x50a <DIO_u8GetPinValue+0x8>
 50a:	00 d0       	rcall	.+0      	; 0x50c <DIO_u8GetPinValue+0xa>
 50c:	cd b7       	in	r28, 0x3d	; 61
 50e:	de b7       	in	r29, 0x3e	; 62
 510:	89 83       	std	Y+1, r24	; 0x01
 512:	6a 83       	std	Y+2, r22	; 0x02
switch(PORT)
 514:	89 81       	ldd	r24, Y+1	; 0x01
 516:	28 2f       	mov	r18, r24
 518:	30 e0       	ldi	r19, 0x00	; 0
 51a:	3d 83       	std	Y+5, r19	; 0x05
 51c:	2c 83       	std	Y+4, r18	; 0x04
 51e:	4c 81       	ldd	r20, Y+4	; 0x04
 520:	5d 81       	ldd	r21, Y+5	; 0x05
 522:	41 30       	cpi	r20, 0x01	; 1
 524:	51 05       	cpc	r21, r1
 526:	49 f1       	breq	.+82     	; 0x57a <DIO_u8GetPinValue+0x78>
 528:	8c 81       	ldd	r24, Y+4	; 0x04
 52a:	9d 81       	ldd	r25, Y+5	; 0x05
 52c:	82 30       	cpi	r24, 0x02	; 2
 52e:	91 05       	cpc	r25, r1
 530:	34 f4       	brge	.+12     	; 0x53e <DIO_u8GetPinValue+0x3c>
 532:	2c 81       	ldd	r18, Y+4	; 0x04
 534:	3d 81       	ldd	r19, Y+5	; 0x05
 536:	21 15       	cp	r18, r1
 538:	31 05       	cpc	r19, r1
 53a:	61 f0       	breq	.+24     	; 0x554 <DIO_u8GetPinValue+0x52>
 53c:	57 c0       	rjmp	.+174    	; 0x5ec <DIO_u8GetPinValue+0xea>
 53e:	4c 81       	ldd	r20, Y+4	; 0x04
 540:	5d 81       	ldd	r21, Y+5	; 0x05
 542:	42 30       	cpi	r20, 0x02	; 2
 544:	51 05       	cpc	r21, r1
 546:	61 f1       	breq	.+88     	; 0x5a0 <DIO_u8GetPinValue+0x9e>
 548:	8c 81       	ldd	r24, Y+4	; 0x04
 54a:	9d 81       	ldd	r25, Y+5	; 0x05
 54c:	83 30       	cpi	r24, 0x03	; 3
 54e:	91 05       	cpc	r25, r1
 550:	d1 f1       	breq	.+116    	; 0x5c6 <DIO_u8GetPinValue+0xc4>
 552:	4c c0       	rjmp	.+152    	; 0x5ec <DIO_u8GetPinValue+0xea>
{
case 0:
	return  GET_BIT(PINA,Pin);
 554:	e9 e3       	ldi	r30, 0x39	; 57
 556:	f0 e0       	ldi	r31, 0x00	; 0
 558:	80 81       	ld	r24, Z
 55a:	28 2f       	mov	r18, r24
 55c:	30 e0       	ldi	r19, 0x00	; 0
 55e:	8a 81       	ldd	r24, Y+2	; 0x02
 560:	88 2f       	mov	r24, r24
 562:	90 e0       	ldi	r25, 0x00	; 0
 564:	a9 01       	movw	r20, r18
 566:	02 c0       	rjmp	.+4      	; 0x56c <DIO_u8GetPinValue+0x6a>
 568:	55 95       	asr	r21
 56a:	47 95       	ror	r20
 56c:	8a 95       	dec	r24
 56e:	e2 f7       	brpl	.-8      	; 0x568 <DIO_u8GetPinValue+0x66>
 570:	ca 01       	movw	r24, r20
 572:	58 2f       	mov	r21, r24
 574:	51 70       	andi	r21, 0x01	; 1
 576:	5b 83       	std	Y+3, r21	; 0x03
 578:	3a c0       	rjmp	.+116    	; 0x5ee <DIO_u8GetPinValue+0xec>

case 1:
	return GET_BIT(PINB,Pin);
 57a:	e6 e3       	ldi	r30, 0x36	; 54
 57c:	f0 e0       	ldi	r31, 0x00	; 0
 57e:	80 81       	ld	r24, Z
 580:	28 2f       	mov	r18, r24
 582:	30 e0       	ldi	r19, 0x00	; 0
 584:	8a 81       	ldd	r24, Y+2	; 0x02
 586:	88 2f       	mov	r24, r24
 588:	90 e0       	ldi	r25, 0x00	; 0
 58a:	a9 01       	movw	r20, r18
 58c:	02 c0       	rjmp	.+4      	; 0x592 <DIO_u8GetPinValue+0x90>
 58e:	55 95       	asr	r21
 590:	47 95       	ror	r20
 592:	8a 95       	dec	r24
 594:	e2 f7       	brpl	.-8      	; 0x58e <DIO_u8GetPinValue+0x8c>
 596:	ca 01       	movw	r24, r20
 598:	58 2f       	mov	r21, r24
 59a:	51 70       	andi	r21, 0x01	; 1
 59c:	5b 83       	std	Y+3, r21	; 0x03
 59e:	27 c0       	rjmp	.+78     	; 0x5ee <DIO_u8GetPinValue+0xec>
case 2:
	return GET_BIT(PINC,Pin);
 5a0:	e3 e3       	ldi	r30, 0x33	; 51
 5a2:	f0 e0       	ldi	r31, 0x00	; 0
 5a4:	80 81       	ld	r24, Z
 5a6:	28 2f       	mov	r18, r24
 5a8:	30 e0       	ldi	r19, 0x00	; 0
 5aa:	8a 81       	ldd	r24, Y+2	; 0x02
 5ac:	88 2f       	mov	r24, r24
 5ae:	90 e0       	ldi	r25, 0x00	; 0
 5b0:	a9 01       	movw	r20, r18
 5b2:	02 c0       	rjmp	.+4      	; 0x5b8 <DIO_u8GetPinValue+0xb6>
 5b4:	55 95       	asr	r21
 5b6:	47 95       	ror	r20
 5b8:	8a 95       	dec	r24
 5ba:	e2 f7       	brpl	.-8      	; 0x5b4 <DIO_u8GetPinValue+0xb2>
 5bc:	ca 01       	movw	r24, r20
 5be:	58 2f       	mov	r21, r24
 5c0:	51 70       	andi	r21, 0x01	; 1
 5c2:	5b 83       	std	Y+3, r21	; 0x03
 5c4:	14 c0       	rjmp	.+40     	; 0x5ee <DIO_u8GetPinValue+0xec>
case 3:
	return GET_BIT(PIND,Pin);
 5c6:	e0 e3       	ldi	r30, 0x30	; 48
 5c8:	f0 e0       	ldi	r31, 0x00	; 0
 5ca:	80 81       	ld	r24, Z
 5cc:	28 2f       	mov	r18, r24
 5ce:	30 e0       	ldi	r19, 0x00	; 0
 5d0:	8a 81       	ldd	r24, Y+2	; 0x02
 5d2:	88 2f       	mov	r24, r24
 5d4:	90 e0       	ldi	r25, 0x00	; 0
 5d6:	a9 01       	movw	r20, r18
 5d8:	02 c0       	rjmp	.+4      	; 0x5de <DIO_u8GetPinValue+0xdc>
 5da:	55 95       	asr	r21
 5dc:	47 95       	ror	r20
 5de:	8a 95       	dec	r24
 5e0:	e2 f7       	brpl	.-8      	; 0x5da <DIO_u8GetPinValue+0xd8>
 5e2:	ca 01       	movw	r24, r20
 5e4:	58 2f       	mov	r21, r24
 5e6:	51 70       	andi	r21, 0x01	; 1
 5e8:	5b 83       	std	Y+3, r21	; 0x03
 5ea:	01 c0       	rjmp	.+2      	; 0x5ee <DIO_u8GetPinValue+0xec>
 5ec:	02 c0       	rjmp	.+4      	; 0x5f2 <DIO_u8GetPinValue+0xf0>


}


}
 5ee:	8b 81       	ldd	r24, Y+3	; 0x03
 5f0:	8e 83       	std	Y+6, r24	; 0x06
 5f2:	8e 81       	ldd	r24, Y+6	; 0x06
 5f4:	26 96       	adiw	r28, 0x06	; 6
 5f6:	0f b6       	in	r0, 0x3f	; 63
 5f8:	f8 94       	cli
 5fa:	de bf       	out	0x3e, r29	; 62
 5fc:	0f be       	out	0x3f, r0	; 63
 5fe:	cd bf       	out	0x3d, r28	; 61
 600:	cf 91       	pop	r28
 602:	df 91       	pop	r29
 604:	08 95       	ret

00000606 <main>:
task_type *tasks_arr[2] = {0};



int main (void)
{
 606:	df 93       	push	r29
 608:	cf 93       	push	r28
 60a:	cd b7       	in	r28, 0x3d	; 61
 60c:	de b7       	in	r29, 0x3e	; 62
 60e:	66 97       	sbiw	r28, 0x16	; 22
 610:	0f b6       	in	r0, 0x3f	; 63
 612:	f8 94       	cli
 614:	de bf       	out	0x3e, r29	; 62
 616:	0f be       	out	0x3f, r0	; 63
 618:	cd bf       	out	0x3d, r28	; 61
	task_type led_task;
	task_type led_task2;


	DIO_voidSetPinDir(PORT_D,PIN_7,OUTPUT);
 61a:	83 e0       	ldi	r24, 0x03	; 3
 61c:	67 e0       	ldi	r22, 0x07	; 7
 61e:	41 e0       	ldi	r20, 0x01	; 1
 620:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_voidSetPinDir>
	DIO_voidSetPinDir(PORT_D,PIN_6,OUTPUT);
 624:	83 e0       	ldi	r24, 0x03	; 3
 626:	66 e0       	ldi	r22, 0x06	; 6
 628:	41 e0       	ldi	r20, 0x01	; 1
 62a:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_voidSetPinDir>

	led_task.firstDelay = 0;
 62e:	19 82       	std	Y+1, r1	; 0x01
 630:	1a 82       	std	Y+2, r1	; 0x02
 632:	1b 82       	std	Y+3, r1	; 0x03
 634:	1c 82       	std	Y+4, r1	; 0x04
	led_task.priodicity = 500;
 636:	84 ef       	ldi	r24, 0xF4	; 244
 638:	91 e0       	ldi	r25, 0x01	; 1
 63a:	a0 e0       	ldi	r26, 0x00	; 0
 63c:	b0 e0       	ldi	r27, 0x00	; 0
 63e:	8d 83       	std	Y+5, r24	; 0x05
 640:	9e 83       	std	Y+6, r25	; 0x06
 642:	af 83       	std	Y+7, r26	; 0x07
 644:	b8 87       	std	Y+8, r27	; 0x08
	led_task.codePtr    = led_func;
 646:	84 e6       	ldi	r24, 0x64	; 100
 648:	94 e0       	ldi	r25, 0x04	; 4
 64a:	9a 87       	std	Y+10, r25	; 0x0a
 64c:	89 87       	std	Y+9, r24	; 0x09
	led_task.task_state = running;
 64e:	81 e0       	ldi	r24, 0x01	; 1
 650:	8b 87       	std	Y+11, r24	; 0x0b

	led_task2.firstDelay = 0;
 652:	1c 86       	std	Y+12, r1	; 0x0c
 654:	1d 86       	std	Y+13, r1	; 0x0d
 656:	1e 86       	std	Y+14, r1	; 0x0e
 658:	1f 86       	std	Y+15, r1	; 0x0f
	led_task2.priodicity = 1000;
 65a:	88 ee       	ldi	r24, 0xE8	; 232
 65c:	93 e0       	ldi	r25, 0x03	; 3
 65e:	a0 e0       	ldi	r26, 0x00	; 0
 660:	b0 e0       	ldi	r27, 0x00	; 0
 662:	88 8b       	std	Y+16, r24	; 0x10
 664:	99 8b       	std	Y+17, r25	; 0x11
 666:	aa 8b       	std	Y+18, r26	; 0x12
 668:	bb 8b       	std	Y+19, r27	; 0x13
	led_task2.codePtr    = led_func2;
 66a:	8f e6       	ldi	r24, 0x6F	; 111
 66c:	94 e0       	ldi	r25, 0x04	; 4
 66e:	9d 8b       	std	Y+21, r25	; 0x15
 670:	8c 8b       	std	Y+20, r24	; 0x14
	led_task2.task_state = running;
 672:	81 e0       	ldi	r24, 0x01	; 1
 674:	8e 8b       	std	Y+22, r24	; 0x16

	tasks_arr[0]=&led_task;
 676:	ce 01       	movw	r24, r28
 678:	01 96       	adiw	r24, 0x01	; 1
 67a:	90 93 61 00 	sts	0x0061, r25
 67e:	80 93 60 00 	sts	0x0060, r24
	tasks_arr[1]=&led_task2;
 682:	ce 01       	movw	r24, r28
 684:	0c 96       	adiw	r24, 0x0c	; 12
 686:	90 93 63 00 	sts	0x0063, r25
 68a:	80 93 62 00 	sts	0x0062, r24

	StartOS();
 68e:	0e 94 28 04 	call	0x850	; 0x850 <StartOS>
 692:	ff cf       	rjmp	.-2      	; 0x692 <main+0x8c>

00000694 <Scheduler>:
	return 0;
}


void Scheduler(void)
{
 694:	df 93       	push	r29
 696:	cf 93       	push	r28
 698:	0f 92       	push	r0
 69a:	cd b7       	in	r28, 0x3d	; 61
 69c:	de b7       	in	r29, 0x3e	; 62

	u8 i;
	for(i=0;i<2;i++)
 69e:	19 82       	std	Y+1, r1	; 0x01
 6a0:	79 c0       	rjmp	.+242    	; 0x794 <Scheduler+0x100>
	{
		if(tasks_arr[i]!=0)
 6a2:	89 81       	ldd	r24, Y+1	; 0x01
 6a4:	88 2f       	mov	r24, r24
 6a6:	90 e0       	ldi	r25, 0x00	; 0
 6a8:	88 0f       	add	r24, r24
 6aa:	99 1f       	adc	r25, r25
 6ac:	fc 01       	movw	r30, r24
 6ae:	e0 5a       	subi	r30, 0xA0	; 160
 6b0:	ff 4f       	sbci	r31, 0xFF	; 255
 6b2:	80 81       	ld	r24, Z
 6b4:	91 81       	ldd	r25, Z+1	; 0x01
 6b6:	00 97       	sbiw	r24, 0x00	; 0
 6b8:	09 f4       	brne	.+2      	; 0x6bc <Scheduler+0x28>
 6ba:	69 c0       	rjmp	.+210    	; 0x78e <Scheduler+0xfa>
		{
			if(tasks_arr[i]->task_state==running)
 6bc:	89 81       	ldd	r24, Y+1	; 0x01
 6be:	88 2f       	mov	r24, r24
 6c0:	90 e0       	ldi	r25, 0x00	; 0
 6c2:	88 0f       	add	r24, r24
 6c4:	99 1f       	adc	r25, r25
 6c6:	fc 01       	movw	r30, r24
 6c8:	e0 5a       	subi	r30, 0xA0	; 160
 6ca:	ff 4f       	sbci	r31, 0xFF	; 255
 6cc:	01 90       	ld	r0, Z+
 6ce:	f0 81       	ld	r31, Z
 6d0:	e0 2d       	mov	r30, r0
 6d2:	82 85       	ldd	r24, Z+10	; 0x0a
 6d4:	81 30       	cpi	r24, 0x01	; 1
 6d6:	09 f0       	breq	.+2      	; 0x6da <Scheduler+0x46>
 6d8:	5a c0       	rjmp	.+180    	; 0x78e <Scheduler+0xfa>
			{
				if(tasks_arr[i]->firstDelay==0)
 6da:	89 81       	ldd	r24, Y+1	; 0x01
 6dc:	88 2f       	mov	r24, r24
 6de:	90 e0       	ldi	r25, 0x00	; 0
 6e0:	88 0f       	add	r24, r24
 6e2:	99 1f       	adc	r25, r25
 6e4:	fc 01       	movw	r30, r24
 6e6:	e0 5a       	subi	r30, 0xA0	; 160
 6e8:	ff 4f       	sbci	r31, 0xFF	; 255
 6ea:	01 90       	ld	r0, Z+
 6ec:	f0 81       	ld	r31, Z
 6ee:	e0 2d       	mov	r30, r0
 6f0:	80 81       	ld	r24, Z
 6f2:	91 81       	ldd	r25, Z+1	; 0x01
 6f4:	a2 81       	ldd	r26, Z+2	; 0x02
 6f6:	b3 81       	ldd	r27, Z+3	; 0x03
 6f8:	00 97       	sbiw	r24, 0x00	; 0
 6fa:	a1 05       	cpc	r26, r1
 6fc:	b1 05       	cpc	r27, r1
 6fe:	89 f5       	brne	.+98     	; 0x762 <Scheduler+0xce>
				{
					tasks_arr[i]->codePtr();
 700:	89 81       	ldd	r24, Y+1	; 0x01
 702:	88 2f       	mov	r24, r24
 704:	90 e0       	ldi	r25, 0x00	; 0
 706:	88 0f       	add	r24, r24
 708:	99 1f       	adc	r25, r25
 70a:	fc 01       	movw	r30, r24
 70c:	e0 5a       	subi	r30, 0xA0	; 160
 70e:	ff 4f       	sbci	r31, 0xFF	; 255
 710:	01 90       	ld	r0, Z+
 712:	f0 81       	ld	r31, Z
 714:	e0 2d       	mov	r30, r0
 716:	00 84       	ldd	r0, Z+8	; 0x08
 718:	f1 85       	ldd	r31, Z+9	; 0x09
 71a:	e0 2d       	mov	r30, r0
 71c:	09 95       	icall
					tasks_arr[i]->firstDelay=tasks_arr[i]->priodicity-1;
 71e:	89 81       	ldd	r24, Y+1	; 0x01
 720:	88 2f       	mov	r24, r24
 722:	90 e0       	ldi	r25, 0x00	; 0
 724:	88 0f       	add	r24, r24
 726:	99 1f       	adc	r25, r25
 728:	fc 01       	movw	r30, r24
 72a:	e0 5a       	subi	r30, 0xA0	; 160
 72c:	ff 4f       	sbci	r31, 0xFF	; 255
 72e:	20 81       	ld	r18, Z
 730:	31 81       	ldd	r19, Z+1	; 0x01
 732:	89 81       	ldd	r24, Y+1	; 0x01
 734:	88 2f       	mov	r24, r24
 736:	90 e0       	ldi	r25, 0x00	; 0
 738:	88 0f       	add	r24, r24
 73a:	99 1f       	adc	r25, r25
 73c:	fc 01       	movw	r30, r24
 73e:	e0 5a       	subi	r30, 0xA0	; 160
 740:	ff 4f       	sbci	r31, 0xFF	; 255
 742:	01 90       	ld	r0, Z+
 744:	f0 81       	ld	r31, Z
 746:	e0 2d       	mov	r30, r0
 748:	84 81       	ldd	r24, Z+4	; 0x04
 74a:	95 81       	ldd	r25, Z+5	; 0x05
 74c:	a6 81       	ldd	r26, Z+6	; 0x06
 74e:	b7 81       	ldd	r27, Z+7	; 0x07
 750:	01 97       	sbiw	r24, 0x01	; 1
 752:	a1 09       	sbc	r26, r1
 754:	b1 09       	sbc	r27, r1
 756:	f9 01       	movw	r30, r18
 758:	80 83       	st	Z, r24
 75a:	91 83       	std	Z+1, r25	; 0x01
 75c:	a2 83       	std	Z+2, r26	; 0x02
 75e:	b3 83       	std	Z+3, r27	; 0x03
 760:	16 c0       	rjmp	.+44     	; 0x78e <Scheduler+0xfa>

				}
				else
				{
					tasks_arr[i]->firstDelay--;
 762:	89 81       	ldd	r24, Y+1	; 0x01
 764:	88 2f       	mov	r24, r24
 766:	90 e0       	ldi	r25, 0x00	; 0
 768:	88 0f       	add	r24, r24
 76a:	99 1f       	adc	r25, r25
 76c:	fc 01       	movw	r30, r24
 76e:	e0 5a       	subi	r30, 0xA0	; 160
 770:	ff 4f       	sbci	r31, 0xFF	; 255
 772:	01 90       	ld	r0, Z+
 774:	f0 81       	ld	r31, Z
 776:	e0 2d       	mov	r30, r0
 778:	80 81       	ld	r24, Z
 77a:	91 81       	ldd	r25, Z+1	; 0x01
 77c:	a2 81       	ldd	r26, Z+2	; 0x02
 77e:	b3 81       	ldd	r27, Z+3	; 0x03
 780:	01 97       	sbiw	r24, 0x01	; 1
 782:	a1 09       	sbc	r26, r1
 784:	b1 09       	sbc	r27, r1
 786:	80 83       	st	Z, r24
 788:	91 83       	std	Z+1, r25	; 0x01
 78a:	a2 83       	std	Z+2, r26	; 0x02
 78c:	b3 83       	std	Z+3, r27	; 0x03

void Scheduler(void)
{

	u8 i;
	for(i=0;i<2;i++)
 78e:	89 81       	ldd	r24, Y+1	; 0x01
 790:	8f 5f       	subi	r24, 0xFF	; 255
 792:	89 83       	std	Y+1, r24	; 0x01
 794:	89 81       	ldd	r24, Y+1	; 0x01
 796:	82 30       	cpi	r24, 0x02	; 2
 798:	08 f4       	brcc	.+2      	; 0x79c <Scheduler+0x108>
 79a:	83 cf       	rjmp	.-250    	; 0x6a2 <Scheduler+0xe>
			}

		}

	}
}
 79c:	0f 90       	pop	r0
 79e:	cf 91       	pop	r28
 7a0:	df 91       	pop	r29
 7a2:	08 95       	ret

000007a4 <__vector_11>:


void __vector_11(void)
{
 7a4:	1f 92       	push	r1
 7a6:	0f 92       	push	r0
 7a8:	0f b6       	in	r0, 0x3f	; 63
 7aa:	0f 92       	push	r0
 7ac:	11 24       	eor	r1, r1
 7ae:	2f 93       	push	r18
 7b0:	3f 93       	push	r19
 7b2:	4f 93       	push	r20
 7b4:	5f 93       	push	r21
 7b6:	6f 93       	push	r22
 7b8:	7f 93       	push	r23
 7ba:	8f 93       	push	r24
 7bc:	9f 93       	push	r25
 7be:	af 93       	push	r26
 7c0:	bf 93       	push	r27
 7c2:	ef 93       	push	r30
 7c4:	ff 93       	push	r31
 7c6:	df 93       	push	r29
 7c8:	cf 93       	push	r28
 7ca:	cd b7       	in	r28, 0x3d	; 61
 7cc:	de b7       	in	r29, 0x3e	; 62
	OVF_count++;
 7ce:	80 91 64 00 	lds	r24, 0x0064
 7d2:	90 91 65 00 	lds	r25, 0x0065
 7d6:	a0 91 66 00 	lds	r26, 0x0066
 7da:	b0 91 67 00 	lds	r27, 0x0067
 7de:	01 96       	adiw	r24, 0x01	; 1
 7e0:	a1 1d       	adc	r26, r1
 7e2:	b1 1d       	adc	r27, r1
 7e4:	80 93 64 00 	sts	0x0064, r24
 7e8:	90 93 65 00 	sts	0x0065, r25
 7ec:	a0 93 66 00 	sts	0x0066, r26
 7f0:	b0 93 67 00 	sts	0x0067, r27
	if(OVF_count==47)
 7f4:	80 91 64 00 	lds	r24, 0x0064
 7f8:	90 91 65 00 	lds	r25, 0x0065
 7fc:	a0 91 66 00 	lds	r26, 0x0066
 800:	b0 91 67 00 	lds	r27, 0x0067
 804:	8f 32       	cpi	r24, 0x2F	; 47
 806:	91 05       	cpc	r25, r1
 808:	a1 05       	cpc	r26, r1
 80a:	b1 05       	cpc	r27, r1
 80c:	71 f4       	brne	.+28     	; 0x82a <__vector_11+0x86>
	{
		OVF_count=0;
 80e:	10 92 64 00 	sts	0x0064, r1
 812:	10 92 65 00 	sts	0x0065, r1
 816:	10 92 66 00 	sts	0x0066, r1
 81a:	10 92 67 00 	sts	0x0067, r1
		TCNT0=32;
 81e:	e2 e5       	ldi	r30, 0x52	; 82
 820:	f0 e0       	ldi	r31, 0x00	; 0
 822:	80 e2       	ldi	r24, 0x20	; 32
 824:	80 83       	st	Z, r24
		Scheduler();
 826:	0e 94 4a 03 	call	0x694	; 0x694 <Scheduler>
	}



}
 82a:	cf 91       	pop	r28
 82c:	df 91       	pop	r29
 82e:	ff 91       	pop	r31
 830:	ef 91       	pop	r30
 832:	bf 91       	pop	r27
 834:	af 91       	pop	r26
 836:	9f 91       	pop	r25
 838:	8f 91       	pop	r24
 83a:	7f 91       	pop	r23
 83c:	6f 91       	pop	r22
 83e:	5f 91       	pop	r21
 840:	4f 91       	pop	r20
 842:	3f 91       	pop	r19
 844:	2f 91       	pop	r18
 846:	0f 90       	pop	r0
 848:	0f be       	out	0x3f, r0	; 63
 84a:	0f 90       	pop	r0
 84c:	1f 90       	pop	r1
 84e:	18 95       	reti

00000850 <StartOS>:


void StartOS(void)
{
 850:	df 93       	push	r29
 852:	cf 93       	push	r28
 854:	cd b7       	in	r28, 0x3d	; 61
 856:	de b7       	in	r29, 0x3e	; 62
	TCNT0=32;
 858:	e2 e5       	ldi	r30, 0x52	; 82
 85a:	f0 e0       	ldi	r31, 0x00	; 0
 85c:	80 e2       	ldi	r24, 0x20	; 32
 85e:	80 83       	st	Z, r24

	//• Bit 6, 3 – WGM01:0: Waveform Generation Mode
	CLEAR_BIT(TCCR0,6);
 860:	a3 e5       	ldi	r26, 0x53	; 83
 862:	b0 e0       	ldi	r27, 0x00	; 0
 864:	e3 e5       	ldi	r30, 0x53	; 83
 866:	f0 e0       	ldi	r31, 0x00	; 0
 868:	80 81       	ld	r24, Z
 86a:	8f 7b       	andi	r24, 0xBF	; 191
 86c:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0,3);
 86e:	a3 e5       	ldi	r26, 0x53	; 83
 870:	b0 e0       	ldi	r27, 0x00	; 0
 872:	e3 e5       	ldi	r30, 0x53	; 83
 874:	f0 e0       	ldi	r31, 0x00	; 0
 876:	80 81       	ld	r24, Z
 878:	87 7f       	andi	r24, 0xF7	; 247
 87a:	8c 93       	st	X, r24
	//• Bit 2:0 – CS02:0: Clock Select clkI/O/(No prescaling)
	SET_BIT(TCCR0,0);
 87c:	a3 e5       	ldi	r26, 0x53	; 83
 87e:	b0 e0       	ldi	r27, 0x00	; 0
 880:	e3 e5       	ldi	r30, 0x53	; 83
 882:	f0 e0       	ldi	r31, 0x00	; 0
 884:	80 81       	ld	r24, Z
 886:	81 60       	ori	r24, 0x01	; 1
 888:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0,1);
 88a:	a3 e5       	ldi	r26, 0x53	; 83
 88c:	b0 e0       	ldi	r27, 0x00	; 0
 88e:	e3 e5       	ldi	r30, 0x53	; 83
 890:	f0 e0       	ldi	r31, 0x00	; 0
 892:	80 81       	ld	r24, Z
 894:	8d 7f       	andi	r24, 0xFD	; 253
 896:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0,2);
 898:	a3 e5       	ldi	r26, 0x53	; 83
 89a:	b0 e0       	ldi	r27, 0x00	; 0
 89c:	e3 e5       	ldi	r30, 0x53	; 83
 89e:	f0 e0       	ldi	r31, 0x00	; 0
 8a0:	80 81       	ld	r24, Z
 8a2:	8b 7f       	andi	r24, 0xFB	; 251
 8a4:	8c 93       	st	X, r24
	//• Bit 0 – TOIE0: Timer/Counter0 Overflow Interrupt Enable
	SET_BIT(TIMSK,0);
 8a6:	a9 e5       	ldi	r26, 0x59	; 89
 8a8:	b0 e0       	ldi	r27, 0x00	; 0
 8aa:	e9 e5       	ldi	r30, 0x59	; 89
 8ac:	f0 e0       	ldi	r31, 0x00	; 0
 8ae:	80 81       	ld	r24, Z
 8b0:	81 60       	ori	r24, 0x01	; 1
 8b2:	8c 93       	st	X, r24

	SET_BIT(SREG,7);
 8b4:	af e5       	ldi	r26, 0x5F	; 95
 8b6:	b0 e0       	ldi	r27, 0x00	; 0
 8b8:	ef e5       	ldi	r30, 0x5F	; 95
 8ba:	f0 e0       	ldi	r31, 0x00	; 0
 8bc:	80 81       	ld	r24, Z
 8be:	80 68       	ori	r24, 0x80	; 128
 8c0:	8c 93       	st	X, r24
}
 8c2:	cf 91       	pop	r28
 8c4:	df 91       	pop	r29
 8c6:	08 95       	ret

000008c8 <led_func>:

void led_func(void)
{
 8c8:	df 93       	push	r29
 8ca:	cf 93       	push	r28
 8cc:	cd b7       	in	r28, 0x3d	; 61
 8ce:	de b7       	in	r29, 0x3e	; 62
	DIO_voidTogglePinValue(PORT_D,PIN_7);
 8d0:	83 e0       	ldi	r24, 0x03	; 3
 8d2:	67 e0       	ldi	r22, 0x07	; 7
 8d4:	0e 94 04 02 	call	0x408	; 0x408 <DIO_voidTogglePinValue>
}
 8d8:	cf 91       	pop	r28
 8da:	df 91       	pop	r29
 8dc:	08 95       	ret

000008de <led_func2>:

void led_func2(void)
{
 8de:	df 93       	push	r29
 8e0:	cf 93       	push	r28
 8e2:	cd b7       	in	r28, 0x3d	; 61
 8e4:	de b7       	in	r29, 0x3e	; 62
	DIO_voidTogglePinValue(PORT_D,PIN_6);
 8e6:	83 e0       	ldi	r24, 0x03	; 3
 8e8:	66 e0       	ldi	r22, 0x06	; 6
 8ea:	0e 94 04 02 	call	0x408	; 0x408 <DIO_voidTogglePinValue>
}
 8ee:	cf 91       	pop	r28
 8f0:	df 91       	pop	r29
 8f2:	08 95       	ret

000008f4 <_exit>:
 8f4:	f8 94       	cli

000008f6 <__stop_program>:
 8f6:	ff cf       	rjmp	.-2      	; 0x8f6 <__stop_program>
