/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/rps/ugv/ugv_ctrl.v:1.1-34.10" *)
module ugvctrl(F, B_in, L, R, A, C, B_out, D);
  (* src = "/home/rps/ugv/ugv_ctrl.v:6.17-6.18" *)
  output A;
  (* src = "/home/rps/ugv/ugv_ctrl.v:3.16-3.20" *)
  input B_in;
  (* src = "/home/rps/ugv/ugv_ctrl.v:8.17-8.22" *)
  output B_out;
  (* src = "/home/rps/ugv/ugv_ctrl.v:7.17-7.18" *)
  output C;
  (* src = "/home/rps/ugv/ugv_ctrl.v:9.17-9.18" *)
  output D;
  (* src = "/home/rps/ugv/ugv_ctrl.v:2.16-2.17" *)
  input F;
  (* src = "/home/rps/ugv/ugv_ctrl.v:4.16-4.17" *)
  input L;
  (* src = "/home/rps/ugv/ugv_ctrl.v:5.16-5.17" *)
  input R;
  (* src = "/home/rps/ugv/ugv_ctrl.v:12.16-12.20" *)
  wire \fblr(0) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:12.16-12.20" *)
  wire \fblr(1) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:12.16-12.20" *)
  wire \fblr(2) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:12.16-12.20" *)
  wire \fblr(3) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:13.15-13.18" *)
  wire \out(0) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:13.15-13.18" *)
  wire \out(1) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:13.15-13.18" *)
  wire \out(2) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:13.15-13.18" *)
  wire \out(3) ;
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("6"),
    .IO_TYPE("BIDIR")
  ) _0_ (
    .A(\out(0) ),
    .P(A)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X14Y32"),
    .IO_PAD("30"),
    .IO_TYPE("BIDIR")
  ) _1_ (
    .P(B_in),
    .Q(\fblr(3) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _2_ (
    .A(\out(2) ),
    .P(B_out)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("2"),
    .IO_TYPE("BIDIR")
  ) _3_ (
    .A(\out(1) ),
    .P(C)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .A(\out(3) ),
    .P(D)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X16Y32"),
    .IO_PAD("31"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .P(F),
    .Q(\fblr(0) )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y32"),
    .IO_PAD("28"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .P(L),
    .Q(\fblr(1) )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X10Y32"),
    .IO_PAD("27"),
    .IO_TYPE("BIDIR")
  ) _7_ (
    .P(R),
    .Q(\fblr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)"),
    .INIT(16'h0006)
  ) A_LUT4_O (
    .I0(\fblr(1) ),
    .I1(\fblr(0) ),
    .I2(\fblr(2) ),
    .I3(\fblr(3) ),
    .O(\out(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)"),
    .INIT(16'h0006)
  ) B_out_LUT4_O (
    .I0(\fblr(2) ),
    .I1(\fblr(0) ),
    .I2(\fblr(3) ),
    .I3(\fblr(1) ),
    .O(\out(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)"),
    .INIT(16'h0006)
  ) C_LUT4_O (
    .I0(\fblr(2) ),
    .I1(\fblr(3) ),
    .I2(\fblr(1) ),
    .I3(\fblr(0) ),
    .O(\out(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)"),
    .INIT(16'h0006)
  ) D_LUT4_O (
    .I0(\fblr(3) ),
    .I1(\fblr(1) ),
    .I2(\fblr(2) ),
    .I3(\fblr(0) ),
    .O(\out(3) )
  );
endmodule
