# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/noah-/Documents/CSE371/lab1 {C:/Users/noah-/Documents/CSE371/lab1/photoSensor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:35 on Oct 04,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/noah-/Documents/CSE371/lab1" C:/Users/noah-/Documents/CSE371/lab1/photoSensor.sv 
# -- Compiling module photoSensor
# -- Compiling module PhotoSensor_tb
# 
# Top level modules:
# 	PhotoSensor_tb
# End time: 17:17:35 on Oct 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.PhotoSensor_tb
# vsim rtl_work.PhotoSensor_tb 
# Start time: 17:17:39 on Oct 04,2023
# Loading sv_std.std
# Loading rtl_work.PhotoSensor_tb
# Loading rtl_work.photoSensor
add wave -position end  sim:/PhotoSensor_tb/dut/Clk
add wave -position end  sim:/PhotoSensor_tb/dut/Rst
add wave -position end  sim:/PhotoSensor_tb/dut/Sensor
add wave -position end  sim:/PhotoSensor_tb/dut/Enter
add wave -position end  sim:/PhotoSensor_tb/dut/Exit
add wave -position end  sim:/PhotoSensor_tb/dut/counter
add wave -position end  sim:/PhotoSensor_tb/dut/ps
add wave -position end  sim:/PhotoSensor_tb/dut/ns
run -all
# ** Note: $stop    : C:/Users/noah-/Documents/CSE371/lab1/photoSensor.sv(109)
#    Time: 1630 ps  Iteration: 1  Instance: /PhotoSensor_tb
# Break in Module PhotoSensor_tb at C:/Users/noah-/Documents/CSE371/lab1/photoSensor.sv line 109
# End time: 17:18:19 on Oct 04,2023, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
