;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-160
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <102
	SUB 107, 860
	SUB 107, 860
	SUB 107, 860
	ADD #270, <0
	ADD #270, <0
	SUB 7, 800
	SPL -108, #908
	SUB 70, 1
	SLT @-127, 100
	SPL -108, #908
	SPL -108, #908
	SPL -108, #908
	JMP -207, @-120
	SUB @-127, 100
	CMP 7, 0
	DJN <3, #2
	CMP @-127, 100
	CMP 0, @0
	SUB @121, 108
	SUB 7, 800
	ADD @-30, 9
	ADD @-30, 9
	SUB @-127, <105
	SPL @300, 91
	CMP @821, 428
	SLT #0, -10
	SUB 20, @12
	CMP @821, 428
	SUB 3, @2
	SPL 0, <922
	SUB 3, @2
	SPL <-127, 100
	JMN -1, @-20
	JMN 0, <102
	CMP -207, <-160
	CMP 7, 0
	DJN -1, @-20
	SPL 0, <922
	JMN <31, @20
	SPL 0, <922
	JMP 213, 280
	SPL 0, <922
	SPL 0, <922
	JMP 213, 280
