$date
	Sun Oct 23 03:20:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#116843
b10 !
1"
#116846
b10 &
b10 %
1$
#116847
0"
#116850
b1 &
b1 %
1#
#116854
b0 &
0#
b0 %
0$
#1122563
1"
#1122566
b10 &
b10 %
1$
#1122567
0"
#1122570
b1 &
b1 %
1#
#1122574
b0 &
0#
b0 %
0$
#2124217
b111 !
1"
#2124218
b111 &
b111 %
1$
#2124219
0"
#2124222
b10110 &
b10110 %
#2124226
b1011 &
b1011 %
#2124230
b100010 &
b100010 %
#2124234
b10001 &
b10001 %
#2124238
b110100 &
b110100 %
#2124242
b11010 &
b11010 %
#2124246
b1101 &
b1101 %
#2124250
b101000 &
b101000 %
#2124254
b10100 &
b10100 %
#2124258
b1010 &
b1010 %
#2124262
b101 &
b101 %
#2124266
b10000 &
b10000 %
#2124270
b1000 &
b1000 %
#2124274
b100 &
b100 %
#2124278
b10 &
b10 %
#2124282
b1 &
b1 %
1#
#2124286
b0 &
0#
b0 %
0$
#4500012
