// Seed: 1615610420
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    output wor id_2
    , id_6,
    input wire id_3,
    input tri id_4
);
  wire id_7;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    input  uwire id_2,
    output tri   id_3,
    input  tri   id_4,
    output wor   id_5
);
  id_7(
      .id_0(), .id_1(1), .id_2(id_2), .id_3(1 ~^ id_2)
  ); module_0(
      id_3, id_5, id_5, id_2, id_2
  );
endmodule
