// Seed: 3313306722
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri1 id_2
    , id_6,
    output supply1 id_3,
    input wor id_4
);
  wire id_7 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  tri0  id_2
);
  final begin
    if (1) begin
      id_0 <= 1;
      $display((1));
      assume #1  (1);
    end else id_0 <= 1;
  end
  uwire id_4 = id_2;
  module_0(
      id_2, id_4, id_4, id_4, id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wand id_6,
    input tri0 id_7,
    input wor id_8,
    output wire id_9,
    output tri1 id_10,
    output tri id_11,
    input supply1 id_12,
    input wire id_13,
    input uwire id_14,
    output wire id_15,
    input tri0 id_16
);
  tri0 id_18;
  module_0(
      id_4, id_11, id_6, id_9, id_2
  );
  assign id_18 = 1 == id_0;
  assign id_11 = id_3;
endmodule
