|Acuisition_Control_Module
Z_Enable <= inst46.DB_MAX_OUTPUT_PORT_TYPE
Reset_n => inst46.ACLR
Reset_n => inst79.ACLR
Reset_n => inst12.ACLR
Reset_n => Mirror:inst78.Reset_n
Reset_n => lpm_counter7:inst20.aclr
Reset_n => inst72.ACLR
Reset_n => lpm_dff11:inst65.aclr
Reset_n => lpm_dff11:inst47.aclr
Reset_n => inst77.ACLR
Reset_n => lpm_dff11:inst53.aclr
Reset_n => lpm_dff11:inst52.aclr
Reset_n => lpm_counter14:inst11.aclr
Reset_n => lpm_decode2:inst10.aclr
Reset_n => lpm_counter15:inst14.aclr
Reset_n => lpm_counter12:inst2.aclr
Reset_n => lpm_dff11:inst30.aclr
Reset_n => lpm_dff11:inst27.aclr
Reset_n => inst15.ACLR
Reset_n => inst13.ACLR
Reset_n => lpm_counter16:inst8.aclr
Reset_n => lpm_counter17:inst26.aclr
Reset_n => lpm_shiftreg4:inst32.aset
Reset_n => lpm_dff9:inst67.aset
Reset_n => lpm_counter37:inst63.aclr
Reset_n => inst66.PRESET
Reset_n => inst37.PRESET
Reset_n => lpm_dff5:inst21.aclr
Reset_n => lpm_mux1:inst44.aclr
Reset_n => lpm_dff8:inst64.aset
Reset_n => lpm_counter8:inst45.aclr
Reset_n => lpm_shiftreg13:inst19.aset
Clk_100 => lpm_compare4:inst31.clock
Clk_100 => lpm_counter12:inst2.clock
Clk_100 => lpm_counter7:inst20.clock
Clk_100 => Mirror:inst78.Clk_100
Clk_100 => lpm_compare4:inst55.clock
Clk_100 => lpm_compare4:inst54.clock
Clk_100 => inst72.CLK
Clk_100 => lpm_compare4:inst57.clock
Clk_100 => lpm_compare4:inst56.clock
Clk_100 => inst77.CLK
Clk_100 => inst12.CLK
Clk_100 => lpm_counter14:inst11.clock
Clk_100 => lpm_decode2:inst10.clock
Clk_100 => lpm_counter15:inst14.clock
Clk_100 => inst79.CLK
Clk_100 => lpm_compare4:inst29.clock
Clk_100 => inst46.CLK
Clk_100 => inst15.CLK
Clk_100 => inst13.CLK
Clk_100 => lpm_counter16:inst8.clock
Clk_100 => lpm_counter17:inst26.clock
Clk_100 => inst34.CLK
Clk_100 => lpm_shiftreg4:inst32.clock
Clk_100 => inst37.CLK
Clk_100 => inst36.CLK
Clk_100 => lpm_dff5:inst21.clock
Clk_100 => Filter_DCDS_Module:inst16.Clk_100
Clk_100 => Filter_DCDS_Module:inst23.Clk_100
Clk_100 => lpm_mux1:inst44.clock
Clk_100 => lpm_divide0:inst28.clock
Clk_100 => Filter_DCDS_Module:inst17.Clk_100
Clk_100 => Filter_DCDS_Module:inst18.Clk_100
Clk_100 => lpm_counter8:inst45.clock
Clk_100 => inst75.CLK
Clk_100 => inst74.CLK
Clk_100 => inst73.CLK
Clk_100 => inst71.CLK
Clk_100 => lpm_shiftreg13:inst19.clock
Conversion_on => lpm_counter12:inst2.sclr
Conversion_on => inst79~0.IN1
SCE[0] <= lpm_decode2:inst10.eq0
SCE[1] <= lpm_decode2:inst10.eq1
SCE[2] <= lpm_decode2:inst10.eq2
SCE[3] <= lpm_decode2:inst10.eq3
SCE[4] <= lpm_decode2:inst10.eq4
SCE[5] <= lpm_decode2:inst10.eq5
SCE[6] <= lpm_decode2:inst10.eq6
SCE[7] <= lpm_decode2:inst10.eq7
SCE[8] <= lpm_decode2:inst10.eq8
SCE[9] <= lpm_decode2:inst10.eq9
SCE[10] <= lpm_decode2:inst10.eq10
Se[0] <= lpm_counter7:inst20.q[0]
Se[1] <= lpm_counter7:inst20.q[1]
16_bit_Stb <= Mirror:inst78.16_bit_Stb
CONVST => Mirror:inst78.CONVST_n
ADC_Dat[0] => Mirror:inst78.ADC_Dat[0]
ADC_Dat[1] => Mirror:inst78.ADC_Dat[1]
ADC_Dat[2] => Mirror:inst78.ADC_Dat[2]
ADC_Dat[3] => Mirror:inst78.ADC_Dat[3]
ADC_Dat[4] => Mirror:inst78.ADC_Dat[4]
ADC_Dat[5] => Mirror:inst78.ADC_Dat[5]
ADC_Dat[6] => Mirror:inst78.ADC_Dat[6]
ADC_Dat[7] => Mirror:inst78.ADC_Dat[7]
D_Enable <= inst72.DB_MAX_OUTPUT_PORT_TYPE
Wr_n => lpm_dff11:inst65.clock
Wr_n => lpm_dff11:inst47.clock
Wr_n => lpm_dff11:inst53.clock
Wr_n => lpm_dff11:inst52.clock
Wr_n => lpm_dff11:inst30.clock
Wr_n => lpm_dff11:inst27.clock
Wr_n => lpm_dff9:inst67.clock
Wr_n => lpm_dff8:inst64.clock
Acq_Control_Cs_n => lpm_decode1:inst1.enable
Addr[0] => lpm_decode1:inst1.data[0]
Addr[1] => lpm_decode1:inst1.data[1]
Addr[2] => lpm_decode1:inst1.data[2]
Addr[3] => lpm_decode1:inst1.data[3]
Data[0] => lpm_dff11:inst65.data[0]
Data[0] => lpm_dff11:inst47.data[0]
Data[0] => lpm_dff11:inst53.data[0]
Data[0] => lpm_dff11:inst52.data[0]
Data[0] => lpm_dff11:inst30.data[0]
Data[0] => lpm_dff11:inst27.data[0]
Data[0] => lpm_dff9:inst67.data[0]
Data[0] => lpm_dff8:inst64.data[0]
Data[1] => lpm_dff11:inst65.data[1]
Data[1] => lpm_dff11:inst47.data[1]
Data[1] => lpm_dff11:inst53.data[1]
Data[1] => lpm_dff11:inst52.data[1]
Data[1] => lpm_dff11:inst30.data[1]
Data[1] => lpm_dff11:inst27.data[1]
Data[1] => lpm_dff9:inst67.data[1]
Data[1] => lpm_dff8:inst64.data[1]
Data[2] => lpm_dff11:inst65.data[2]
Data[2] => lpm_dff11:inst47.data[2]
Data[2] => lpm_dff11:inst53.data[2]
Data[2] => lpm_dff11:inst52.data[2]
Data[2] => lpm_dff11:inst30.data[2]
Data[2] => lpm_dff11:inst27.data[2]
Data[2] => lpm_dff9:inst67.data[2]
Data[2] => lpm_dff8:inst64.data[2]
Data[3] => lpm_dff11:inst65.data[3]
Data[3] => lpm_dff11:inst47.data[3]
Data[3] => lpm_dff11:inst53.data[3]
Data[3] => lpm_dff11:inst52.data[3]
Data[3] => lpm_dff11:inst30.data[3]
Data[3] => lpm_dff11:inst27.data[3]
Data[3] => lpm_dff9:inst67.data[3]
Data[3] => lpm_dff8:inst64.data[3]
Data[4] => lpm_dff11:inst65.data[4]
Data[4] => lpm_dff11:inst47.data[4]
Data[4] => lpm_dff11:inst53.data[4]
Data[4] => lpm_dff11:inst52.data[4]
Data[4] => lpm_dff11:inst30.data[4]
Data[4] => lpm_dff11:inst27.data[4]
Data[4] => lpm_dff8:inst64.data[4]
Data[5] => lpm_dff11:inst65.data[5]
Data[5] => lpm_dff11:inst47.data[5]
Data[5] => lpm_dff11:inst53.data[5]
Data[5] => lpm_dff11:inst52.data[5]
Data[5] => lpm_dff11:inst30.data[5]
Data[5] => lpm_dff11:inst27.data[5]
Data[5] => lpm_dff8:inst64.data[5]
Data[6] => lpm_dff11:inst65.data[6]
Data[6] => lpm_dff11:inst47.data[6]
Data[6] => lpm_dff11:inst53.data[6]
Data[6] => lpm_dff11:inst52.data[6]
Data[6] => lpm_dff11:inst30.data[6]
Data[6] => lpm_dff11:inst27.data[6]
Data[6] => lpm_dff8:inst64.data[6]
Data[7] => lpm_dff11:inst65.data[7]
Data[7] => lpm_dff11:inst47.data[7]
Data[7] => lpm_dff11:inst53.data[7]
Data[7] => lpm_dff11:inst52.data[7]
Data[7] => lpm_dff11:inst30.data[7]
Data[7] => lpm_dff11:inst27.data[7]
Data[7] => lpm_dff8:inst64.data[7]
Data[8] => lpm_dff11:inst65.data[8]
Data[8] => lpm_dff11:inst47.data[8]
Data[8] => lpm_dff11:inst53.data[8]
Data[8] => lpm_dff11:inst52.data[8]
Data[8] => lpm_dff11:inst30.data[8]
Data[8] => lpm_dff11:inst27.data[8]
Data[9] => lpm_dff11:inst65.data[9]
Data[9] => lpm_dff11:inst47.data[9]
Data[9] => lpm_dff11:inst53.data[9]
Data[9] => lpm_dff11:inst52.data[9]
Data[9] => lpm_dff11:inst30.data[9]
Data[9] => lpm_dff11:inst27.data[9]
Data[10] => lpm_dff11:inst65.data[10]
Data[10] => lpm_dff11:inst47.data[10]
Data[10] => lpm_dff11:inst53.data[10]
Data[10] => lpm_dff11:inst52.data[10]
Data[10] => lpm_dff11:inst30.data[10]
Data[10] => lpm_dff11:inst27.data[10]
Data[11] => lpm_dff11:inst65.data[11]
Data[11] => lpm_dff11:inst47.data[11]
Data[11] => lpm_dff11:inst53.data[11]
Data[11] => lpm_dff11:inst52.data[11]
Data[11] => lpm_dff11:inst30.data[11]
Data[11] => lpm_dff11:inst27.data[11]
Data[12] => lpm_dff11:inst65.data[12]
Data[12] => lpm_dff11:inst47.data[12]
Data[12] => lpm_dff11:inst53.data[12]
Data[12] => lpm_dff11:inst52.data[12]
Data[12] => lpm_dff11:inst30.data[12]
Data[12] => lpm_dff11:inst27.data[12]
Data[13] => lpm_dff11:inst65.data[13]
Data[13] => lpm_dff11:inst47.data[13]
Data[13] => lpm_dff11:inst53.data[13]
Data[13] => lpm_dff11:inst52.data[13]
Data[13] => lpm_dff11:inst30.data[13]
Data[13] => lpm_dff11:inst27.data[13]
Data[14] => lpm_dff11:inst65.data[14]
Data[14] => lpm_dff11:inst47.data[14]
Data[14] => lpm_dff11:inst53.data[14]
Data[14] => lpm_dff11:inst52.data[14]
Data[14] => lpm_dff11:inst30.data[14]
Data[14] => lpm_dff11:inst27.data[14]
Data[15] => lpm_dff11:inst65.data[15]
Data[15] => lpm_dff11:inst47.data[15]
Data[15] => lpm_dff11:inst53.data[15]
Data[15] => lpm_dff11:inst52.data[15]
Data[15] => lpm_dff11:inst30.data[15]
Data[15] => lpm_dff11:inst27.data[15]
S_Enable <= inst77.DB_MAX_OUTPUT_PORT_TYPE
SC_Dec[0] <= lpm_counter15:inst14.q[0]
SC_Dec[1] <= lpm_counter15:inst14.q[1]
SC_Dec[2] <= lpm_counter15:inst14.q[2]
SC_Dec[3] <= lpm_counter15:inst14.q[3]
Start_Acquisition <= Mirror:inst78.Start_Acquisition
F_Count_Cout <= inst15.DB_MAX_OUTPUT_PORT_TYPE
F_Mux <= lpm_counter17:inst26.q[0]
MSTB <= lpm_shiftreg4:inst32.shiftout
Dat_Stb <= Mirror:inst78.Dat_Stb
DFF_Enbl <= Mirror:inst78.DFF_Enbl
FIFO_Wr_Enbl_n <= inst37.DB_MAX_OUTPUT_PORT_TYPE
SRg_Flashing => inst49.IN0
Clk_50_MHz => inst66.CLK
Clk_50_MHz => lpm_counter37:inst63.clock
Clk_50_MHz => inst24.DATAIN
Clk_50_MHz => inst33.DATAIN
Enbl_Extra_FIFO_Wr => inst70.IN0
Enbl_Extra_FIFO_Wr => lpm_counter37:inst63.cnt_en
FIFO_WClk <= inst24.DB_MAX_OUTPUT_PORT_TYPE
FIFO_Trans_Clk <= inst33.DB_MAX_OUTPUT_PORT_TYPE
ADC_Data[0] <= Mirror:inst78.ADC_Data[0]
ADC_Data[1] <= Mirror:inst78.ADC_Data[1]
ADC_Data[2] <= Mirror:inst78.ADC_Data[2]
ADC_Data[3] <= Mirror:inst78.ADC_Data[3]
ADC_Data[4] <= Mirror:inst78.ADC_Data[4]
ADC_Data[5] <= Mirror:inst78.ADC_Data[5]
ADC_Data[6] <= Mirror:inst78.ADC_Data[6]
ADC_Data[7] <= Mirror:inst78.ADC_Data[7]
ADC_Data[8] <= Mirror:inst78.ADC_Data[8]
ADC_Data[9] <= Mirror:inst78.ADC_Data[9]
ADC_Data[10] <= Mirror:inst78.ADC_Data[10]
ADC_Data[11] <= Mirror:inst78.ADC_Data[11]
ADC_Data[12] <= Mirror:inst78.ADC_Data[12]
ADC_Data[13] <= Mirror:inst78.ADC_Data[13]
ADC_Data[14] <= Mirror:inst78.ADC_Data[14]
ADC_Data[15] <= Mirror:inst78.ADC_Data[15]
DCE[0] <= lpm_dff5:inst21.q[0]
DCE[1] <= lpm_dff5:inst21.q[1]
DCE[2] <= lpm_dff5:inst21.q[2]
DCE[3] <= lpm_dff5:inst21.q[3]
DS[0] <= Filter_DCDS_Module:inst16.D_Sum[0]
DS[1] <= Filter_DCDS_Module:inst16.D_Sum[1]
DS[2] <= Filter_DCDS_Module:inst16.D_Sum[2]
DS[3] <= Filter_DCDS_Module:inst16.D_Sum[3]
DS[4] <= Filter_DCDS_Module:inst16.D_Sum[4]
DS[5] <= Filter_DCDS_Module:inst16.D_Sum[5]
DS[6] <= Filter_DCDS_Module:inst16.D_Sum[6]
DS[7] <= Filter_DCDS_Module:inst16.D_Sum[7]
DS[8] <= Filter_DCDS_Module:inst16.D_Sum[8]
DS[9] <= Filter_DCDS_Module:inst16.D_Sum[9]
DS[10] <= Filter_DCDS_Module:inst16.D_Sum[10]
DS[11] <= Filter_DCDS_Module:inst16.D_Sum[11]
DS[12] <= Filter_DCDS_Module:inst16.D_Sum[12]
DS[13] <= Filter_DCDS_Module:inst16.D_Sum[13]
DS[14] <= Filter_DCDS_Module:inst16.D_Sum[14]
DS[15] <= Filter_DCDS_Module:inst16.D_Sum[15]
DS[16] <= Filter_DCDS_Module:inst16.D_Sum[16]
DS[17] <= Filter_DCDS_Module:inst16.D_Sum[17]
DS[18] <= Filter_DCDS_Module:inst16.D_Sum[18]
DS[19] <= Filter_DCDS_Module:inst16.D_Sum[19]
DS[20] <= Filter_DCDS_Module:inst16.D_Sum[20]
DS[21] <= Filter_DCDS_Module:inst16.D_Sum[21]
DS[22] <= Filter_DCDS_Module:inst16.D_Sum[22]
DS[23] <= Filter_DCDS_Module:inst16.D_Sum[23]
ZCE[0] <= lpm_dff5:inst21.q[4]
ZCE[1] <= lpm_dff5:inst21.q[5]
ZCE[2] <= lpm_dff5:inst21.q[6]
ZCE[3] <= lpm_dff5:inst21.q[7]
DS3[0] <= Filter_DCDS_Module:inst23.D_Sum[0]
DS3[1] <= Filter_DCDS_Module:inst23.D_Sum[1]
DS3[2] <= Filter_DCDS_Module:inst23.D_Sum[2]
DS3[3] <= Filter_DCDS_Module:inst23.D_Sum[3]
DS3[4] <= Filter_DCDS_Module:inst23.D_Sum[4]
DS3[5] <= Filter_DCDS_Module:inst23.D_Sum[5]
DS3[6] <= Filter_DCDS_Module:inst23.D_Sum[6]
DS3[7] <= Filter_DCDS_Module:inst23.D_Sum[7]
DS3[8] <= Filter_DCDS_Module:inst23.D_Sum[8]
DS3[9] <= Filter_DCDS_Module:inst23.D_Sum[9]
DS3[10] <= Filter_DCDS_Module:inst23.D_Sum[10]
DS3[11] <= Filter_DCDS_Module:inst23.D_Sum[11]
DS3[12] <= Filter_DCDS_Module:inst23.D_Sum[12]
DS3[13] <= Filter_DCDS_Module:inst23.D_Sum[13]
DS3[14] <= Filter_DCDS_Module:inst23.D_Sum[14]
DS3[15] <= Filter_DCDS_Module:inst23.D_Sum[15]
DS3[16] <= Filter_DCDS_Module:inst23.D_Sum[16]
DS3[17] <= Filter_DCDS_Module:inst23.D_Sum[17]
DS3[18] <= Filter_DCDS_Module:inst23.D_Sum[18]
DS3[19] <= Filter_DCDS_Module:inst23.D_Sum[19]
DS3[20] <= Filter_DCDS_Module:inst23.D_Sum[20]
DS3[21] <= Filter_DCDS_Module:inst23.D_Sum[21]
DS3[22] <= Filter_DCDS_Module:inst23.D_Sum[22]
DS3[23] <= Filter_DCDS_Module:inst23.D_Sum[23]
FIFO_Dat[0] <= lpm_mux1:inst44.result[0]
FIFO_Dat[1] <= lpm_mux1:inst44.result[1]
FIFO_Dat[2] <= lpm_mux1:inst44.result[2]
FIFO_Dat[3] <= lpm_mux1:inst44.result[3]
FIFO_Dat[4] <= lpm_mux1:inst44.result[4]
FIFO_Dat[5] <= lpm_mux1:inst44.result[5]
FIFO_Dat[6] <= lpm_mux1:inst44.result[6]
FIFO_Dat[7] <= lpm_mux1:inst44.result[7]
FIFO_Dat[8] <= lpm_mux1:inst44.result[8]
FIFO_Dat[9] <= lpm_mux1:inst44.result[9]
FIFO_Dat[10] <= lpm_mux1:inst44.result[10]
FIFO_Dat[11] <= lpm_mux1:inst44.result[11]
FIFO_Dat[12] <= lpm_mux1:inst44.result[12]
FIFO_Dat[13] <= lpm_mux1:inst44.result[13]
FIFO_Dat[14] <= lpm_mux1:inst44.result[14]
FIFO_Dat[15] <= lpm_mux1:inst44.result[15]
Out[0] <= lpm_divide0:inst28.quotient[0]
Out[1] <= lpm_divide0:inst28.quotient[1]
Out[2] <= lpm_divide0:inst28.quotient[2]
Out[3] <= lpm_divide0:inst28.quotient[3]
Out[4] <= lpm_divide0:inst28.quotient[4]
Out[5] <= lpm_divide0:inst28.quotient[5]
Out[6] <= lpm_divide0:inst28.quotient[6]
Out[7] <= lpm_divide0:inst28.quotient[7]
Out[8] <= lpm_divide0:inst28.quotient[8]
Out[9] <= lpm_divide0:inst28.quotient[9]
Out[10] <= lpm_divide0:inst28.quotient[10]
Out[11] <= lpm_divide0:inst28.quotient[11]
Out[12] <= lpm_divide0:inst28.quotient[12]
Out[13] <= lpm_divide0:inst28.quotient[13]
Out[14] <= lpm_divide0:inst28.quotient[14]
Out[15] <= lpm_divide0:inst28.quotient[15]
Out[16] <= lpm_divide0:inst28.quotient[16]
Out[17] <= lpm_divide0:inst28.quotient[17]
Out[18] <= lpm_divide0:inst28.quotient[18]
Out[19] <= lpm_divide0:inst28.quotient[19]
Out[20] <= lpm_divide0:inst28.quotient[20]
Out[21] <= lpm_divide0:inst28.quotient[21]
Out[22] <= lpm_divide0:inst28.quotient[22]
Out[23] <= lpm_divide0:inst28.quotient[23]
Result0[0] <= Filter_DCDS_Module:inst16.Result[0]
Result0[1] <= Filter_DCDS_Module:inst16.Result[1]
Result0[2] <= Filter_DCDS_Module:inst16.Result[2]
Result0[3] <= Filter_DCDS_Module:inst16.Result[3]
Result0[4] <= Filter_DCDS_Module:inst16.Result[4]
Result0[5] <= Filter_DCDS_Module:inst16.Result[5]
Result0[6] <= Filter_DCDS_Module:inst16.Result[6]
Result0[7] <= Filter_DCDS_Module:inst16.Result[7]
Result0[8] <= Filter_DCDS_Module:inst16.Result[8]
Result0[9] <= Filter_DCDS_Module:inst16.Result[9]
Result0[10] <= Filter_DCDS_Module:inst16.Result[10]
Result0[11] <= Filter_DCDS_Module:inst16.Result[11]
Result0[12] <= Filter_DCDS_Module:inst16.Result[12]
Result0[13] <= Filter_DCDS_Module:inst16.Result[13]
Result0[14] <= Filter_DCDS_Module:inst16.Result[14]
Result0[15] <= Filter_DCDS_Module:inst16.Result[15]
Result0[16] <= Filter_DCDS_Module:inst16.Result[16]
Result0[17] <= Filter_DCDS_Module:inst16.Result[17]
Result0[18] <= Filter_DCDS_Module:inst16.Result[18]
Result0[19] <= Filter_DCDS_Module:inst16.Result[19]
Result0[20] <= Filter_DCDS_Module:inst16.Result[20]
Result0[21] <= Filter_DCDS_Module:inst16.Result[21]
Result0[22] <= Filter_DCDS_Module:inst16.Result[22]
Result0[23] <= Filter_DCDS_Module:inst16.Result[23]
Result1[0] <= Filter_DCDS_Module:inst17.Result[0]
Result1[1] <= Filter_DCDS_Module:inst17.Result[1]
Result1[2] <= Filter_DCDS_Module:inst17.Result[2]
Result1[3] <= Filter_DCDS_Module:inst17.Result[3]
Result1[4] <= Filter_DCDS_Module:inst17.Result[4]
Result1[5] <= Filter_DCDS_Module:inst17.Result[5]
Result1[6] <= Filter_DCDS_Module:inst17.Result[6]
Result1[7] <= Filter_DCDS_Module:inst17.Result[7]
Result1[8] <= Filter_DCDS_Module:inst17.Result[8]
Result1[9] <= Filter_DCDS_Module:inst17.Result[9]
Result1[10] <= Filter_DCDS_Module:inst17.Result[10]
Result1[11] <= Filter_DCDS_Module:inst17.Result[11]
Result1[12] <= Filter_DCDS_Module:inst17.Result[12]
Result1[13] <= Filter_DCDS_Module:inst17.Result[13]
Result1[14] <= Filter_DCDS_Module:inst17.Result[14]
Result1[15] <= Filter_DCDS_Module:inst17.Result[15]
Result1[16] <= Filter_DCDS_Module:inst17.Result[16]
Result1[17] <= Filter_DCDS_Module:inst17.Result[17]
Result1[18] <= Filter_DCDS_Module:inst17.Result[18]
Result1[19] <= Filter_DCDS_Module:inst17.Result[19]
Result1[20] <= Filter_DCDS_Module:inst17.Result[20]
Result1[21] <= Filter_DCDS_Module:inst17.Result[21]
Result1[22] <= Filter_DCDS_Module:inst17.Result[22]
Result1[23] <= Filter_DCDS_Module:inst17.Result[23]
Result2[0] <= Filter_DCDS_Module:inst18.Result[0]
Result2[1] <= Filter_DCDS_Module:inst18.Result[1]
Result2[2] <= Filter_DCDS_Module:inst18.Result[2]
Result2[3] <= Filter_DCDS_Module:inst18.Result[3]
Result2[4] <= Filter_DCDS_Module:inst18.Result[4]
Result2[5] <= Filter_DCDS_Module:inst18.Result[5]
Result2[6] <= Filter_DCDS_Module:inst18.Result[6]
Result2[7] <= Filter_DCDS_Module:inst18.Result[7]
Result2[8] <= Filter_DCDS_Module:inst18.Result[8]
Result2[9] <= Filter_DCDS_Module:inst18.Result[9]
Result2[10] <= Filter_DCDS_Module:inst18.Result[10]
Result2[11] <= Filter_DCDS_Module:inst18.Result[11]
Result2[12] <= Filter_DCDS_Module:inst18.Result[12]
Result2[13] <= Filter_DCDS_Module:inst18.Result[13]
Result2[14] <= Filter_DCDS_Module:inst18.Result[14]
Result2[15] <= Filter_DCDS_Module:inst18.Result[15]
Result2[16] <= Filter_DCDS_Module:inst18.Result[16]
Result2[17] <= Filter_DCDS_Module:inst18.Result[17]
Result2[18] <= Filter_DCDS_Module:inst18.Result[18]
Result2[19] <= Filter_DCDS_Module:inst18.Result[19]
Result2[20] <= Filter_DCDS_Module:inst18.Result[20]
Result2[21] <= Filter_DCDS_Module:inst18.Result[21]
Result2[22] <= Filter_DCDS_Module:inst18.Result[22]
Result2[23] <= Filter_DCDS_Module:inst18.Result[23]
Result3[0] <= Filter_DCDS_Module:inst23.Result[0]
Result3[1] <= Filter_DCDS_Module:inst23.Result[1]
Result3[2] <= Filter_DCDS_Module:inst23.Result[2]
Result3[3] <= Filter_DCDS_Module:inst23.Result[3]
Result3[4] <= Filter_DCDS_Module:inst23.Result[4]
Result3[5] <= Filter_DCDS_Module:inst23.Result[5]
Result3[6] <= Filter_DCDS_Module:inst23.Result[6]
Result3[7] <= Filter_DCDS_Module:inst23.Result[7]
Result3[8] <= Filter_DCDS_Module:inst23.Result[8]
Result3[9] <= Filter_DCDS_Module:inst23.Result[9]
Result3[10] <= Filter_DCDS_Module:inst23.Result[10]
Result3[11] <= Filter_DCDS_Module:inst23.Result[11]
Result3[12] <= Filter_DCDS_Module:inst23.Result[12]
Result3[13] <= Filter_DCDS_Module:inst23.Result[13]
Result3[14] <= Filter_DCDS_Module:inst23.Result[14]
Result3[15] <= Filter_DCDS_Module:inst23.Result[15]
Result3[16] <= Filter_DCDS_Module:inst23.Result[16]
Result3[17] <= Filter_DCDS_Module:inst23.Result[17]
Result3[18] <= Filter_DCDS_Module:inst23.Result[18]
Result3[19] <= Filter_DCDS_Module:inst23.Result[19]
Result3[20] <= Filter_DCDS_Module:inst23.Result[20]
Result3[21] <= Filter_DCDS_Module:inst23.Result[21]
Result3[22] <= Filter_DCDS_Module:inst23.Result[22]
Result3[23] <= Filter_DCDS_Module:inst23.Result[23]
M_Count[0] <= lpm_counter8:inst45.q[0]
M_Count[1] <= lpm_counter8:inst45.q[1]
Mux[0] <= lpm_mux0:inst43.result[0]
Mux[1] <= lpm_mux0:inst43.result[1]
Mux[2] <= lpm_mux0:inst43.result[2]
Mux[3] <= lpm_mux0:inst43.result[3]
Mux[4] <= lpm_mux0:inst43.result[4]
Mux[5] <= lpm_mux0:inst43.result[5]
Mux[6] <= lpm_mux0:inst43.result[6]
Mux[7] <= lpm_mux0:inst43.result[7]
Mux[8] <= lpm_mux0:inst43.result[8]
Mux[9] <= lpm_mux0:inst43.result[9]
Mux[10] <= lpm_mux0:inst43.result[10]
Mux[11] <= lpm_mux0:inst43.result[11]
Mux[12] <= lpm_mux0:inst43.result[12]
Mux[13] <= lpm_mux0:inst43.result[13]
Mux[14] <= lpm_mux0:inst43.result[14]
Mux[15] <= lpm_mux0:inst43.result[15]
Mux[16] <= lpm_mux0:inst43.result[16]
Mux[17] <= lpm_mux0:inst43.result[17]
Mux[18] <= lpm_mux0:inst43.result[18]
Mux[19] <= lpm_mux0:inst43.result[19]
Mux[20] <= lpm_mux0:inst43.result[20]
Mux[21] <= lpm_mux0:inst43.result[21]
Mux[22] <= lpm_mux0:inst43.result[22]
Mux[23] <= lpm_mux0:inst43.result[23]
ZS[0] <= Filter_DCDS_Module:inst16.Z_Sum[0]
ZS[1] <= Filter_DCDS_Module:inst16.Z_Sum[1]
ZS[2] <= Filter_DCDS_Module:inst16.Z_Sum[2]
ZS[3] <= Filter_DCDS_Module:inst16.Z_Sum[3]
ZS[4] <= Filter_DCDS_Module:inst16.Z_Sum[4]
ZS[5] <= Filter_DCDS_Module:inst16.Z_Sum[5]
ZS[6] <= Filter_DCDS_Module:inst16.Z_Sum[6]
ZS[7] <= Filter_DCDS_Module:inst16.Z_Sum[7]
ZS[8] <= Filter_DCDS_Module:inst16.Z_Sum[8]
ZS[9] <= Filter_DCDS_Module:inst16.Z_Sum[9]
ZS[10] <= Filter_DCDS_Module:inst16.Z_Sum[10]
ZS[11] <= Filter_DCDS_Module:inst16.Z_Sum[11]
ZS[12] <= Filter_DCDS_Module:inst16.Z_Sum[12]
ZS[13] <= Filter_DCDS_Module:inst16.Z_Sum[13]
ZS[14] <= Filter_DCDS_Module:inst16.Z_Sum[14]
ZS[15] <= Filter_DCDS_Module:inst16.Z_Sum[15]
ZS[16] <= Filter_DCDS_Module:inst16.Z_Sum[16]
ZS[17] <= Filter_DCDS_Module:inst16.Z_Sum[17]
ZS[18] <= Filter_DCDS_Module:inst16.Z_Sum[18]
ZS[19] <= Filter_DCDS_Module:inst16.Z_Sum[19]
ZS[20] <= Filter_DCDS_Module:inst16.Z_Sum[20]
ZS[21] <= Filter_DCDS_Module:inst16.Z_Sum[21]
ZS[22] <= Filter_DCDS_Module:inst16.Z_Sum[22]
ZS[23] <= Filter_DCDS_Module:inst16.Z_Sum[23]


|Acuisition_Control_Module|lpm_compare4:inst31
clock => clock~0.IN1
dataa[0] => dataa[0]~15.IN1
dataa[1] => dataa[1]~14.IN1
dataa[2] => dataa[2]~13.IN1
dataa[3] => dataa[3]~12.IN1
dataa[4] => dataa[4]~11.IN1
dataa[5] => dataa[5]~10.IN1
dataa[6] => dataa[6]~9.IN1
dataa[7] => dataa[7]~8.IN1
dataa[8] => dataa[8]~7.IN1
dataa[9] => dataa[9]~6.IN1
dataa[10] => dataa[10]~5.IN1
dataa[11] => dataa[11]~4.IN1
dataa[12] => dataa[12]~3.IN1
dataa[13] => dataa[13]~2.IN1
dataa[14] => dataa[14]~1.IN1
dataa[15] => dataa[15]~0.IN1
datab[0] => datab[0]~15.IN1
datab[1] => datab[1]~14.IN1
datab[2] => datab[2]~13.IN1
datab[3] => datab[3]~12.IN1
datab[4] => datab[4]~11.IN1
datab[5] => datab[5]~10.IN1
datab[6] => datab[6]~9.IN1
datab[7] => datab[7]~8.IN1
datab[8] => datab[8]~7.IN1
datab[9] => datab[9]~6.IN1
datab[10] => datab[10]~5.IN1
datab[11] => datab[11]~4.IN1
datab[12] => datab[12]~3.IN1
datab[13] => datab[13]~2.IN1
datab[14] => datab[14]~1.IN1
datab[15] => datab[15]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Acuisition_Control_Module|lpm_compare4:inst31|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Acuisition_Control_Module|lpm_compare4:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
clock => output_dffe0a[0].CLK


|Acuisition_Control_Module|lpm_counter12:inst2
aclr => aclr~0.IN1
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q
q[12] <= lpm_counter:lpm_counter_component.q
q[13] <= lpm_counter:lpm_counter_component.q
q[14] <= lpm_counter:lpm_counter_component.q
q[15] <= lpm_counter:lpm_counter_component.q


|Acuisition_Control_Module|lpm_counter12:inst2|lpm_counter:lpm_counter_component
clock => cntr_1bj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_1bj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_1bj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_1bj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_1bj:auto_generated.q[0]
q[1] <= cntr_1bj:auto_generated.q[1]
q[2] <= cntr_1bj:auto_generated.q[2]
q[3] <= cntr_1bj:auto_generated.q[3]
q[4] <= cntr_1bj:auto_generated.q[4]
q[5] <= cntr_1bj:auto_generated.q[5]
q[6] <= cntr_1bj:auto_generated.q[6]
q[7] <= cntr_1bj:auto_generated.q[7]
q[8] <= cntr_1bj:auto_generated.q[8]
q[9] <= cntr_1bj:auto_generated.q[9]
q[10] <= cntr_1bj:auto_generated.q[10]
q[11] <= cntr_1bj:auto_generated.q[11]
q[12] <= cntr_1bj:auto_generated.q[12]
q[13] <= cntr_1bj:auto_generated.q[13]
q[14] <= cntr_1bj:auto_generated.q[14]
q[15] <= cntr_1bj:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|lpm_counter12:inst2|lpm_counter:lpm_counter_component|cntr_1bj:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_decode2:inst10
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
enable => enable~0.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq10 <= lpm_decode:lpm_decode_component.eq
eq11 <= lpm_decode:lpm_decode_component.eq
eq12 <= lpm_decode:lpm_decode_component.eq
eq13 <= lpm_decode:lpm_decode_component.eq
eq14 <= lpm_decode:lpm_decode_component.eq
eq15 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq
eq5 <= lpm_decode:lpm_decode_component.eq
eq6 <= lpm_decode:lpm_decode_component.eq
eq7 <= lpm_decode:lpm_decode_component.eq
eq8 <= lpm_decode:lpm_decode_component.eq
eq9 <= lpm_decode:lpm_decode_component.eq


|Acuisition_Control_Module|lpm_decode2:inst10|lpm_decode:lpm_decode_component
data[0] => decode_mbi:auto_generated.data[0]
data[1] => decode_mbi:auto_generated.data[1]
data[2] => decode_mbi:auto_generated.data[2]
data[3] => decode_mbi:auto_generated.data[3]
enable => decode_mbi:auto_generated.enable
clock => decode_mbi:auto_generated.clock
aclr => decode_mbi:auto_generated.aclr
clken => ~NO_FANOUT~
eq[0] <= decode_mbi:auto_generated.eq[0]
eq[1] <= decode_mbi:auto_generated.eq[1]
eq[2] <= decode_mbi:auto_generated.eq[2]
eq[3] <= decode_mbi:auto_generated.eq[3]
eq[4] <= decode_mbi:auto_generated.eq[4]
eq[5] <= decode_mbi:auto_generated.eq[5]
eq[6] <= decode_mbi:auto_generated.eq[6]
eq[7] <= decode_mbi:auto_generated.eq[7]
eq[8] <= decode_mbi:auto_generated.eq[8]
eq[9] <= decode_mbi:auto_generated.eq[9]
eq[10] <= decode_mbi:auto_generated.eq[10]
eq[11] <= decode_mbi:auto_generated.eq[11]
eq[12] <= decode_mbi:auto_generated.eq[12]
eq[13] <= decode_mbi:auto_generated.eq[13]
eq[14] <= decode_mbi:auto_generated.eq[14]
eq[15] <= decode_mbi:auto_generated.eq[15]


|Acuisition_Control_Module|lpm_decode2:inst10|lpm_decode:lpm_decode_component|decode_mbi:auto_generated
clock => dffe1a[2].CLK
clock => dffe1a[1].CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe3.CLK
data[0] => dffe1a[0].DATAIN
data[1] => dffe1a[1].DATAIN
data[2] => dffe1a[2].DATAIN
data[3] => w_anode102w[1].IN1
enable => w_anode102w[1].IN0
enable => w_anode4w[1].IN0
eq[0] <= w_anode13w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode40w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode50w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode60w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode70w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode80w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode90w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode109w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode120w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode130w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode140w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode150w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode160w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode170w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode180w[3].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_counter14:inst11
aclr => aclr~0.IN1
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
sclr => sclr~0.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|Acuisition_Control_Module|lpm_counter14:inst11|lpm_counter:lpm_counter_component
clock => cntr_c2l:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c2l:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_c2l:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c2l:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c2l:auto_generated.q[0]
q[1] <= cntr_c2l:auto_generated.q[1]
q[2] <= cntr_c2l:auto_generated.q[2]
cout <= cntr_c2l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|lpm_counter14:inst11|lpm_counter:lpm_counter_component|cntr_c2l:auto_generated
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_counter14:inst11|lpm_counter:lpm_counter_component|cntr_c2l:auto_generated|cmpr_gfc:cmpr1
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[2] => data_wire[1].IN0
datab[2] => data_wire[1].IN1


|Acuisition_Control_Module|lpm_counter7:inst20
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|Acuisition_Control_Module|lpm_counter7:inst20|lpm_counter:lpm_counter_component
clock => cntr_c9j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c9j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_c9j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c9j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c9j:auto_generated.q[0]
q[1] <= cntr_c9j:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|lpm_counter7:inst20|lpm_counter:lpm_counter_component|cntr_c9j:auto_generated
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Mirror:inst78
Dat_Stb <= inst30.DB_MAX_OUTPUT_PORT_TYPE
Reset_n => inst30.ACLR
Reset_n => inst21.ACLR
Reset_n => inst20.ACLR
Reset_n => inst8.ACLR
Reset_n => inst26.ACLR
Reset_n => lpm_counter10:inst5.aclr
Reset_n => inst24.ACLR
Reset_n => inst42.ACLR
Reset_n => inst47.ACLR
Reset_n => inst46.ACLR
Reset_n => inst48.ACLR
Reset_n => inst43.ACLR
Reset_n => lpm_shiftreg1:inst1.aclr
Reset_n => lpm_dff10:inst4.aclr
Reset_n => lpm_dff10:inst3.aclr
Reset_n => lpm_dff10:inst2.aclr
Clk_100 => inst30.CLK
Clk_100 => lpm_shiftreg12:inst12.clock
Clk_100 => inst21.CLK
Clk_100 => inst20.CLK
Clk_100 => lpm_counter10:inst5.clock
Clk_100 => inst26.CLK
Clk_100 => lpm_counter11:inst7.clock
Clk_100 => inst8.CLK
Clk_100 => inst24.CLK
Clk_100 => inst42.CLK
Clk_100 => inst47.CLK
Clk_100 => inst46.CLK
Clk_100 => inst48.CLK
Clk_100 => inst43.CLK
Clk_100 => lpm_shiftreg1:inst1.clock
Clk_100 => lpm_dff10:inst4.clock
Clk_100 => lpm_dff10:inst3.clock
Clk_100 => lpm_dff10:inst2.clock
Start_Acquisition <= lpm_shiftreg12:inst12.shiftout
CONVST_n => inst25.IN0
End <= inst26.DB_MAX_OUTPUT_PORT_TYPE
ADC_Read_n <= inst37.DB_MAX_OUTPUT_PORT_TYPE
ADC_CS_n <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Mux <= inst42.DB_MAX_OUTPUT_PORT_TYPE
DFF_Enbl <= inst43.DB_MAX_OUTPUT_PORT_TYPE
16_bit_Stb <= lpm_shiftreg1:inst1.shiftout
ADC_Data[0] <= lpm_dff10:inst3.q[0]
ADC_Data[1] <= lpm_dff10:inst3.q[1]
ADC_Data[2] <= lpm_dff10:inst3.q[2]
ADC_Data[3] <= lpm_dff10:inst3.q[3]
ADC_Data[4] <= lpm_dff10:inst3.q[4]
ADC_Data[5] <= lpm_dff10:inst3.q[5]
ADC_Data[6] <= lpm_dff10:inst3.q[6]
ADC_Data[7] <= lpm_dff10:inst3.q[7]
ADC_Data[8] <= lpm_dff10:inst4.q[0]
ADC_Data[9] <= lpm_dff10:inst4.q[1]
ADC_Data[10] <= lpm_dff10:inst4.q[2]
ADC_Data[11] <= lpm_dff10:inst4.q[3]
ADC_Data[12] <= lpm_dff10:inst4.q[4]
ADC_Data[13] <= lpm_dff10:inst4.q[5]
ADC_Data[14] <= lpm_dff10:inst4.q[6]
ADC_Data[15] <= lpm_dff10:inst4.q[7]
ADC_Dat[0] => lpm_dff10:inst4.data[0]
ADC_Dat[0] => lpm_dff10:inst2.data[0]
ADC_Dat[1] => lpm_dff10:inst4.data[1]
ADC_Dat[1] => lpm_dff10:inst2.data[1]
ADC_Dat[2] => lpm_dff10:inst4.data[2]
ADC_Dat[2] => lpm_dff10:inst2.data[2]
ADC_Dat[3] => lpm_dff10:inst4.data[3]
ADC_Dat[3] => lpm_dff10:inst2.data[3]
ADC_Dat[4] => lpm_dff10:inst4.data[4]
ADC_Dat[4] => lpm_dff10:inst2.data[4]
ADC_Dat[5] => lpm_dff10:inst4.data[5]
ADC_Dat[5] => lpm_dff10:inst2.data[5]
ADC_Dat[6] => lpm_dff10:inst4.data[6]
ADC_Dat[6] => lpm_dff10:inst2.data[6]
ADC_Dat[7] => lpm_dff10:inst4.data[7]
ADC_Dat[7] => lpm_dff10:inst2.data[7]


|Acuisition_Control_Module|Mirror:inst78|lpm_counter10:inst5
aclr => aclr~0.IN1
clk_en => clk_en~0.IN1
clock => clock~0.IN1
sset => sset~0.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q


|Acuisition_Control_Module|Mirror:inst78|lpm_counter10:inst5|lpm_counter:lpm_counter_component
clock => cntr_0fm:auto_generated.clock
clk_en => cntr_0fm:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_0fm:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_0fm:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_0fm:auto_generated.q[0]
q[1] <= cntr_0fm:auto_generated.q[1]
cout <= cntr_0fm:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|Mirror:inst78|lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Mirror:inst78|lpm_shiftreg12:inst12
clock => lpm_shiftreg:lpm_shiftreg_component.clock
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Acuisition_Control_Module|Mirror:inst78|lpm_shiftreg12:inst12|lpm_shiftreg:lpm_shiftreg_component
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
q[0] <= q[0]~1.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~0.DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Mirror:inst78|lpm_counter11:inst7
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
sset => sset~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|Acuisition_Control_Module|Mirror:inst78|lpm_counter11:inst7|lpm_counter:lpm_counter_component
clock => cntr_22k:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_22k:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_22k:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_22k:auto_generated.q[0]
q[1] <= cntr_22k:auto_generated.q[1]
q[2] <= cntr_22k:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|Mirror:inst78|lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Mirror:inst78|lpm_shiftreg1:inst1
aclr => aclr~0.IN1
clock => clock~0.IN1
shiftin => shiftin~0.IN1
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Acuisition_Control_Module|Mirror:inst78|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
q[0] <= q[0]~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~0.DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Mirror:inst78|lpm_dff10:inst4
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
enable => enable~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Acuisition_Control_Module|Mirror:inst78|lpm_dff10:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Mirror:inst78|lpm_dff10:inst3
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
enable => enable~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Acuisition_Control_Module|Mirror:inst78|lpm_dff10:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Mirror:inst78|lpm_dff10:inst2
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
enable => enable~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Acuisition_Control_Module|Mirror:inst78|lpm_dff10:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_compare4:inst55
clock => clock~0.IN1
dataa[0] => dataa[0]~15.IN1
dataa[1] => dataa[1]~14.IN1
dataa[2] => dataa[2]~13.IN1
dataa[3] => dataa[3]~12.IN1
dataa[4] => dataa[4]~11.IN1
dataa[5] => dataa[5]~10.IN1
dataa[6] => dataa[6]~9.IN1
dataa[7] => dataa[7]~8.IN1
dataa[8] => dataa[8]~7.IN1
dataa[9] => dataa[9]~6.IN1
dataa[10] => dataa[10]~5.IN1
dataa[11] => dataa[11]~4.IN1
dataa[12] => dataa[12]~3.IN1
dataa[13] => dataa[13]~2.IN1
dataa[14] => dataa[14]~1.IN1
dataa[15] => dataa[15]~0.IN1
datab[0] => datab[0]~15.IN1
datab[1] => datab[1]~14.IN1
datab[2] => datab[2]~13.IN1
datab[3] => datab[3]~12.IN1
datab[4] => datab[4]~11.IN1
datab[5] => datab[5]~10.IN1
datab[6] => datab[6]~9.IN1
datab[7] => datab[7]~8.IN1
datab[8] => datab[8]~7.IN1
datab[9] => datab[9]~6.IN1
datab[10] => datab[10]~5.IN1
datab[11] => datab[11]~4.IN1
datab[12] => datab[12]~3.IN1
datab[13] => datab[13]~2.IN1
datab[14] => datab[14]~1.IN1
datab[15] => datab[15]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Acuisition_Control_Module|lpm_compare4:inst55|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Acuisition_Control_Module|lpm_compare4:inst55|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
clock => output_dffe0a[0].CLK


|Acuisition_Control_Module|lpm_dff11:inst65
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
enable => enable~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Acuisition_Control_Module|lpm_dff11:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_decode1:inst1
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
enable => enable~0.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq10 <= lpm_decode:lpm_decode_component.eq
eq11 <= lpm_decode:lpm_decode_component.eq
eq12 <= lpm_decode:lpm_decode_component.eq
eq13 <= lpm_decode:lpm_decode_component.eq
eq14 <= lpm_decode:lpm_decode_component.eq
eq15 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq
eq5 <= lpm_decode:lpm_decode_component.eq
eq6 <= lpm_decode:lpm_decode_component.eq
eq7 <= lpm_decode:lpm_decode_component.eq
eq8 <= lpm_decode:lpm_decode_component.eq
eq9 <= lpm_decode:lpm_decode_component.eq


|Acuisition_Control_Module|lpm_decode1:inst1|lpm_decode:lpm_decode_component
data[0] => decode_svf:auto_generated.data[0]
data[1] => decode_svf:auto_generated.data[1]
data[2] => decode_svf:auto_generated.data[2]
data[3] => decode_svf:auto_generated.data[3]
enable => decode_svf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_svf:auto_generated.eq[0]
eq[1] <= decode_svf:auto_generated.eq[1]
eq[2] <= decode_svf:auto_generated.eq[2]
eq[3] <= decode_svf:auto_generated.eq[3]
eq[4] <= decode_svf:auto_generated.eq[4]
eq[5] <= decode_svf:auto_generated.eq[5]
eq[6] <= decode_svf:auto_generated.eq[6]
eq[7] <= decode_svf:auto_generated.eq[7]
eq[8] <= decode_svf:auto_generated.eq[8]
eq[9] <= decode_svf:auto_generated.eq[9]
eq[10] <= decode_svf:auto_generated.eq[10]
eq[11] <= decode_svf:auto_generated.eq[11]
eq[12] <= decode_svf:auto_generated.eq[12]
eq[13] <= decode_svf:auto_generated.eq[13]
eq[14] <= decode_svf:auto_generated.eq[14]
eq[15] <= decode_svf:auto_generated.eq[15]


|Acuisition_Control_Module|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated
data[0] => w_anode119w[1].IN1
data[0] => w_anode139w[1].IN1
data[0] => w_anode159w[1].IN1
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode49w[1].IN1
data[0] => w_anode69w[1].IN1
data[0] => w_anode89w[1].IN1
data[1] => w_anode129w[2].IN1
data[1] => w_anode139w[2].IN1
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_compare4:inst54
clock => clock~0.IN1
dataa[0] => dataa[0]~15.IN1
dataa[1] => dataa[1]~14.IN1
dataa[2] => dataa[2]~13.IN1
dataa[3] => dataa[3]~12.IN1
dataa[4] => dataa[4]~11.IN1
dataa[5] => dataa[5]~10.IN1
dataa[6] => dataa[6]~9.IN1
dataa[7] => dataa[7]~8.IN1
dataa[8] => dataa[8]~7.IN1
dataa[9] => dataa[9]~6.IN1
dataa[10] => dataa[10]~5.IN1
dataa[11] => dataa[11]~4.IN1
dataa[12] => dataa[12]~3.IN1
dataa[13] => dataa[13]~2.IN1
dataa[14] => dataa[14]~1.IN1
dataa[15] => dataa[15]~0.IN1
datab[0] => datab[0]~15.IN1
datab[1] => datab[1]~14.IN1
datab[2] => datab[2]~13.IN1
datab[3] => datab[3]~12.IN1
datab[4] => datab[4]~11.IN1
datab[5] => datab[5]~10.IN1
datab[6] => datab[6]~9.IN1
datab[7] => datab[7]~8.IN1
datab[8] => datab[8]~7.IN1
datab[9] => datab[9]~6.IN1
datab[10] => datab[10]~5.IN1
datab[11] => datab[11]~4.IN1
datab[12] => datab[12]~3.IN1
datab[13] => datab[13]~2.IN1
datab[14] => datab[14]~1.IN1
datab[15] => datab[15]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Acuisition_Control_Module|lpm_compare4:inst54|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Acuisition_Control_Module|lpm_compare4:inst54|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
clock => output_dffe0a[0].CLK


|Acuisition_Control_Module|lpm_dff11:inst47
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
enable => enable~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Acuisition_Control_Module|lpm_dff11:inst47|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_compare4:inst57
clock => clock~0.IN1
dataa[0] => dataa[0]~15.IN1
dataa[1] => dataa[1]~14.IN1
dataa[2] => dataa[2]~13.IN1
dataa[3] => dataa[3]~12.IN1
dataa[4] => dataa[4]~11.IN1
dataa[5] => dataa[5]~10.IN1
dataa[6] => dataa[6]~9.IN1
dataa[7] => dataa[7]~8.IN1
dataa[8] => dataa[8]~7.IN1
dataa[9] => dataa[9]~6.IN1
dataa[10] => dataa[10]~5.IN1
dataa[11] => dataa[11]~4.IN1
dataa[12] => dataa[12]~3.IN1
dataa[13] => dataa[13]~2.IN1
dataa[14] => dataa[14]~1.IN1
dataa[15] => dataa[15]~0.IN1
datab[0] => datab[0]~15.IN1
datab[1] => datab[1]~14.IN1
datab[2] => datab[2]~13.IN1
datab[3] => datab[3]~12.IN1
datab[4] => datab[4]~11.IN1
datab[5] => datab[5]~10.IN1
datab[6] => datab[6]~9.IN1
datab[7] => datab[7]~8.IN1
datab[8] => datab[8]~7.IN1
datab[9] => datab[9]~6.IN1
datab[10] => datab[10]~5.IN1
datab[11] => datab[11]~4.IN1
datab[12] => datab[12]~3.IN1
datab[13] => datab[13]~2.IN1
datab[14] => datab[14]~1.IN1
datab[15] => datab[15]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Acuisition_Control_Module|lpm_compare4:inst57|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Acuisition_Control_Module|lpm_compare4:inst57|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
clock => output_dffe0a[0].CLK


|Acuisition_Control_Module|lpm_dff11:inst53
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
enable => enable~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Acuisition_Control_Module|lpm_dff11:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_compare4:inst56
clock => clock~0.IN1
dataa[0] => dataa[0]~15.IN1
dataa[1] => dataa[1]~14.IN1
dataa[2] => dataa[2]~13.IN1
dataa[3] => dataa[3]~12.IN1
dataa[4] => dataa[4]~11.IN1
dataa[5] => dataa[5]~10.IN1
dataa[6] => dataa[6]~9.IN1
dataa[7] => dataa[7]~8.IN1
dataa[8] => dataa[8]~7.IN1
dataa[9] => dataa[9]~6.IN1
dataa[10] => dataa[10]~5.IN1
dataa[11] => dataa[11]~4.IN1
dataa[12] => dataa[12]~3.IN1
dataa[13] => dataa[13]~2.IN1
dataa[14] => dataa[14]~1.IN1
dataa[15] => dataa[15]~0.IN1
datab[0] => datab[0]~15.IN1
datab[1] => datab[1]~14.IN1
datab[2] => datab[2]~13.IN1
datab[3] => datab[3]~12.IN1
datab[4] => datab[4]~11.IN1
datab[5] => datab[5]~10.IN1
datab[6] => datab[6]~9.IN1
datab[7] => datab[7]~8.IN1
datab[8] => datab[8]~7.IN1
datab[9] => datab[9]~6.IN1
datab[10] => datab[10]~5.IN1
datab[11] => datab[11]~4.IN1
datab[12] => datab[12]~3.IN1
datab[13] => datab[13]~2.IN1
datab[14] => datab[14]~1.IN1
datab[15] => datab[15]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Acuisition_Control_Module|lpm_compare4:inst56|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Acuisition_Control_Module|lpm_compare4:inst56|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
clock => output_dffe0a[0].CLK


|Acuisition_Control_Module|lpm_dff11:inst52
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
enable => enable~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Acuisition_Control_Module|lpm_dff11:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_counter15:inst14
aclr => aclr~0.IN1
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q


|Acuisition_Control_Module|lpm_counter15:inst14|lpm_counter:lpm_counter_component
clock => cntr_e9j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_e9j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_e9j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_e9j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_e9j:auto_generated.q[0]
q[1] <= cntr_e9j:auto_generated.q[1]
q[2] <= cntr_e9j:auto_generated.q[2]
q[3] <= cntr_e9j:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|lpm_counter15:inst14|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_dff11:inst30
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
enable => enable~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Acuisition_Control_Module|lpm_dff11:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_compare4:inst29
clock => clock~0.IN1
dataa[0] => dataa[0]~15.IN1
dataa[1] => dataa[1]~14.IN1
dataa[2] => dataa[2]~13.IN1
dataa[3] => dataa[3]~12.IN1
dataa[4] => dataa[4]~11.IN1
dataa[5] => dataa[5]~10.IN1
dataa[6] => dataa[6]~9.IN1
dataa[7] => dataa[7]~8.IN1
dataa[8] => dataa[8]~7.IN1
dataa[9] => dataa[9]~6.IN1
dataa[10] => dataa[10]~5.IN1
dataa[11] => dataa[11]~4.IN1
dataa[12] => dataa[12]~3.IN1
dataa[13] => dataa[13]~2.IN1
dataa[14] => dataa[14]~1.IN1
dataa[15] => dataa[15]~0.IN1
datab[0] => datab[0]~15.IN1
datab[1] => datab[1]~14.IN1
datab[2] => datab[2]~13.IN1
datab[3] => datab[3]~12.IN1
datab[4] => datab[4]~11.IN1
datab[5] => datab[5]~10.IN1
datab[6] => datab[6]~9.IN1
datab[7] => datab[7]~8.IN1
datab[8] => datab[8]~7.IN1
datab[9] => datab[9]~6.IN1
datab[10] => datab[10]~5.IN1
datab[11] => datab[11]~4.IN1
datab[12] => datab[12]~3.IN1
datab[13] => datab[13]~2.IN1
datab[14] => datab[14]~1.IN1
datab[15] => datab[15]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Acuisition_Control_Module|lpm_compare4:inst29|lpm_compare:lpm_compare_component
dataa[0] => cmpr_tji:auto_generated.dataa[0]
dataa[1] => cmpr_tji:auto_generated.dataa[1]
dataa[2] => cmpr_tji:auto_generated.dataa[2]
dataa[3] => cmpr_tji:auto_generated.dataa[3]
dataa[4] => cmpr_tji:auto_generated.dataa[4]
dataa[5] => cmpr_tji:auto_generated.dataa[5]
dataa[6] => cmpr_tji:auto_generated.dataa[6]
dataa[7] => cmpr_tji:auto_generated.dataa[7]
dataa[8] => cmpr_tji:auto_generated.dataa[8]
dataa[9] => cmpr_tji:auto_generated.dataa[9]
dataa[10] => cmpr_tji:auto_generated.dataa[10]
dataa[11] => cmpr_tji:auto_generated.dataa[11]
dataa[12] => cmpr_tji:auto_generated.dataa[12]
dataa[13] => cmpr_tji:auto_generated.dataa[13]
dataa[14] => cmpr_tji:auto_generated.dataa[14]
dataa[15] => cmpr_tji:auto_generated.dataa[15]
datab[0] => cmpr_tji:auto_generated.datab[0]
datab[1] => cmpr_tji:auto_generated.datab[1]
datab[2] => cmpr_tji:auto_generated.datab[2]
datab[3] => cmpr_tji:auto_generated.datab[3]
datab[4] => cmpr_tji:auto_generated.datab[4]
datab[5] => cmpr_tji:auto_generated.datab[5]
datab[6] => cmpr_tji:auto_generated.datab[6]
datab[7] => cmpr_tji:auto_generated.datab[7]
datab[8] => cmpr_tji:auto_generated.datab[8]
datab[9] => cmpr_tji:auto_generated.datab[9]
datab[10] => cmpr_tji:auto_generated.datab[10]
datab[11] => cmpr_tji:auto_generated.datab[11]
datab[12] => cmpr_tji:auto_generated.datab[12]
datab[13] => cmpr_tji:auto_generated.datab[13]
datab[14] => cmpr_tji:auto_generated.datab[14]
datab[15] => cmpr_tji:auto_generated.datab[15]
clock => cmpr_tji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_tji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Acuisition_Control_Module|lpm_compare4:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
clock => output_dffe0a[0].CLK


|Acuisition_Control_Module|lpm_dff11:inst27
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
enable => enable~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q


|Acuisition_Control_Module|lpm_dff11:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_counter16:inst8
aclr => aclr~0.IN1
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
sset => sset~0.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|Acuisition_Control_Module|lpm_counter16:inst8|lpm_counter:lpm_counter_component
clock => cntr_u8m:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_u8m:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_u8m:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_u8m:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_u8m:auto_generated.q[0]
q[1] <= cntr_u8m:auto_generated.q[1]
q[2] <= cntr_u8m:auto_generated.q[2]
cout <= cntr_u8m:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|lpm_counter16:inst8|lpm_counter:lpm_counter_component|cntr_u8m:auto_generated
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_counter16:inst8|lpm_counter:lpm_counter_component|cntr_u8m:auto_generated|cmpr_gfc:cmpr1
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[2] => data_wire[1].IN0
datab[2] => data_wire[1].IN1


|Acuisition_Control_Module|lpm_counter17:inst26
aclr => aclr~0.IN1
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q


|Acuisition_Control_Module|lpm_counter17:inst26|lpm_counter:lpm_counter_component
clock => cntr_b9j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_b9j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_b9j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_b9j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_b9j:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|lpm_counter17:inst26|lpm_counter:lpm_counter_component|cntr_b9j:auto_generated
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_shiftreg4:inst32
aset => aset~0.IN1
clock => clock~0.IN1
shiftin => shiftin~0.IN1
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Acuisition_Control_Module|lpm_shiftreg4:inst32|lpm_shiftreg:lpm_shiftreg_component
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
q[0] <= q[0]~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~0.DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_or4:inst25
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
data[4][0] => lpm_or:lpm_or_component.data[4][0]
data[5][0] => lpm_or:lpm_or_component.data[5][0]
data[6][0] => lpm_or:lpm_or_component.data[6][0]
data[7][0] => lpm_or:lpm_or_component.data[7][0]
result <= lpm_or:lpm_or_component.result[0]


|Acuisition_Control_Module|lpm_or4:inst25|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
data[6][0] => or_node[0][6].IN0
data[7][0] => or_node[0][7].IN0
result[0] <= or_node[0][7].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_or1:inst41
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
result <= lpm_or:lpm_or_component.result[0]


|Acuisition_Control_Module|lpm_or1:inst41|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
result[0] <= or_node[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_or3:inst80
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
result <= lpm_or:lpm_or_component.result[0]


|Acuisition_Control_Module|lpm_or3:inst80|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_dff9:inst67
aset => aset~0.IN1
clock => clock~0.IN1
data[0] => data[0]~3.IN1
data[1] => data[1]~2.IN1
data[2] => data[2]~1.IN1
data[3] => data[3]~0.IN1
enable => enable~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q


|Acuisition_Control_Module|lpm_dff9:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_or3:inst58
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
result <= lpm_or:lpm_or_component.result[0]


|Acuisition_Control_Module|lpm_or3:inst58|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_or3:inst60
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
result <= lpm_or:lpm_or_component.result[0]


|Acuisition_Control_Module|lpm_or3:inst60|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_or3:inst62
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
result <= lpm_or:lpm_or_component.result[0]


|Acuisition_Control_Module|lpm_or3:inst62|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_counter37:inst63
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|Acuisition_Control_Module|lpm_counter37:inst63|lpm_counter:lpm_counter_component
clock => cntr_j9j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_j9j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_j9j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_j9j:auto_generated.q[0]
q[1] <= cntr_j9j:auto_generated.q[1]
cout <= cntr_j9j:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|lpm_counter37:inst63|lpm_counter:lpm_counter_component|cntr_j9j:auto_generated
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_dff5:inst21
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Acuisition_Control_Module|lpm_dff5:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst16
D_Sum[0] <= lpm_add_sub0:inst9.result[0]
D_Sum[1] <= lpm_add_sub0:inst9.result[1]
D_Sum[2] <= lpm_add_sub0:inst9.result[2]
D_Sum[3] <= lpm_add_sub0:inst9.result[3]
D_Sum[4] <= lpm_add_sub0:inst9.result[4]
D_Sum[5] <= lpm_add_sub0:inst9.result[5]
D_Sum[6] <= lpm_add_sub0:inst9.result[6]
D_Sum[7] <= lpm_add_sub0:inst9.result[7]
D_Sum[8] <= lpm_add_sub0:inst9.result[8]
D_Sum[9] <= lpm_add_sub0:inst9.result[9]
D_Sum[10] <= lpm_add_sub0:inst9.result[10]
D_Sum[11] <= lpm_add_sub0:inst9.result[11]
D_Sum[12] <= lpm_add_sub0:inst9.result[12]
D_Sum[13] <= lpm_add_sub0:inst9.result[13]
D_Sum[14] <= lpm_add_sub0:inst9.result[14]
D_Sum[15] <= lpm_add_sub0:inst9.result[15]
D_Sum[16] <= lpm_add_sub0:inst9.result[16]
D_Sum[17] <= lpm_add_sub0:inst9.result[17]
D_Sum[18] <= lpm_add_sub0:inst9.result[18]
D_Sum[19] <= lpm_add_sub0:inst9.result[19]
D_Sum[20] <= lpm_add_sub0:inst9.result[20]
D_Sum[21] <= lpm_add_sub0:inst9.result[21]
D_Sum[22] <= lpm_add_sub0:inst9.result[22]
D_Sum[23] <= lpm_add_sub0:inst9.result[23]
Clk_100 => lpm_add_sub0:inst9.clock
Clk_100 => lpm_counter26:inst2.clock
Clk_100 => lpm_add_sub1:inst1.clock
Clk_100 => lpm_add_sub0:inst.clock
D_Clk_Enbl => lpm_add_sub0:inst9.clken
D_Clk_Enbl => inst4.IN0
Sum_Clear => lpm_add_sub0:inst9.aclr
Sum_Clear => lpm_add_sub0:inst.aclr
Z[0] => lpm_add_sub0:inst9.datab[16]
Z[0] => lpm_add_sub0:inst.datab[16]
Z[1] => lpm_add_sub0:inst9.datab[17]
Z[1] => lpm_add_sub0:inst.datab[17]
Z[2] => lpm_add_sub0:inst9.datab[18]
Z[2] => lpm_add_sub0:inst.datab[18]
Z[3] => lpm_add_sub0:inst9.datab[19]
Z[3] => lpm_add_sub0:inst.datab[19]
Z[4] => lpm_add_sub0:inst9.datab[20]
Z[4] => lpm_add_sub0:inst.datab[20]
Z[5] => lpm_add_sub0:inst9.datab[21]
Z[5] => lpm_add_sub0:inst.datab[21]
Z[6] => lpm_add_sub0:inst9.datab[22]
Z[6] => lpm_add_sub0:inst.datab[22]
Z[7] => lpm_add_sub0:inst9.datab[23]
Z[7] => lpm_add_sub0:inst.datab[23]
ADC_Dat[0] => lpm_add_sub0:inst9.datab[0]
ADC_Dat[0] => lpm_and1:inst3.data[0][0]
ADC_Dat[0] => lpm_add_sub0:inst.datab[0]
ADC_Dat[1] => lpm_add_sub0:inst9.datab[1]
ADC_Dat[1] => lpm_and1:inst3.data[1][0]
ADC_Dat[1] => lpm_add_sub0:inst.datab[1]
ADC_Dat[2] => lpm_add_sub0:inst9.datab[2]
ADC_Dat[2] => lpm_and1:inst3.data[2][0]
ADC_Dat[2] => lpm_add_sub0:inst.datab[2]
ADC_Dat[3] => lpm_add_sub0:inst9.datab[3]
ADC_Dat[3] => lpm_and1:inst3.data[3][0]
ADC_Dat[3] => lpm_add_sub0:inst.datab[3]
ADC_Dat[4] => lpm_add_sub0:inst9.datab[4]
ADC_Dat[4] => lpm_and1:inst3.data[4][0]
ADC_Dat[4] => lpm_add_sub0:inst.datab[4]
ADC_Dat[5] => lpm_add_sub0:inst9.datab[5]
ADC_Dat[5] => lpm_and1:inst3.data[5][0]
ADC_Dat[5] => lpm_add_sub0:inst.datab[5]
ADC_Dat[6] => lpm_add_sub0:inst9.datab[6]
ADC_Dat[6] => lpm_and1:inst3.data[6][0]
ADC_Dat[6] => lpm_add_sub0:inst.datab[6]
ADC_Dat[7] => lpm_add_sub0:inst9.datab[7]
ADC_Dat[7] => lpm_and1:inst3.data[7][0]
ADC_Dat[7] => lpm_add_sub0:inst.datab[7]
ADC_Dat[8] => lpm_add_sub0:inst9.datab[8]
ADC_Dat[8] => lpm_and1:inst3.data[8][0]
ADC_Dat[8] => lpm_add_sub0:inst.datab[8]
ADC_Dat[9] => lpm_add_sub0:inst9.datab[9]
ADC_Dat[9] => lpm_and1:inst3.data[9][0]
ADC_Dat[9] => lpm_add_sub0:inst.datab[9]
ADC_Dat[10] => lpm_add_sub0:inst9.datab[10]
ADC_Dat[10] => lpm_and1:inst3.data[10][0]
ADC_Dat[10] => lpm_add_sub0:inst.datab[10]
ADC_Dat[11] => lpm_add_sub0:inst9.datab[11]
ADC_Dat[11] => lpm_and1:inst3.data[11][0]
ADC_Dat[11] => lpm_add_sub0:inst.datab[11]
ADC_Dat[12] => lpm_add_sub0:inst9.datab[12]
ADC_Dat[12] => lpm_and1:inst3.data[12][0]
ADC_Dat[12] => lpm_add_sub0:inst.datab[12]
ADC_Dat[13] => lpm_add_sub0:inst9.datab[13]
ADC_Dat[13] => lpm_and1:inst3.data[13][0]
ADC_Dat[13] => lpm_add_sub0:inst.datab[13]
ADC_Dat[14] => lpm_add_sub0:inst9.datab[14]
ADC_Dat[14] => lpm_and1:inst3.data[14][0]
ADC_Dat[14] => lpm_add_sub0:inst.datab[14]
ADC_Dat[15] => lpm_add_sub0:inst9.datab[15]
ADC_Dat[15] => lpm_and1:inst3.data[15][0]
ADC_Dat[15] => lpm_add_sub0:inst.datab[15]
Over[0] <= lpm_counter26:inst2.q[0]
Over[1] <= lpm_counter26:inst2.q[1]
Over[2] <= lpm_counter26:inst2.q[2]
Over[3] <= lpm_counter26:inst2.q[3]
Over[4] <= lpm_counter26:inst2.q[4]
Over[5] <= lpm_counter26:inst2.q[5]
Over[6] <= lpm_counter26:inst2.q[6]
Over[7] <= lpm_counter26:inst2.q[7]
Z_Clk_Enbl => lpm_counter26:inst2.sclr
Z_Clk_Enbl => lpm_add_sub0:inst.clken
Result[0] <= lpm_add_sub1:inst1.result[0]
Result[1] <= lpm_add_sub1:inst1.result[1]
Result[2] <= lpm_add_sub1:inst1.result[2]
Result[3] <= lpm_add_sub1:inst1.result[3]
Result[4] <= lpm_add_sub1:inst1.result[4]
Result[5] <= lpm_add_sub1:inst1.result[5]
Result[6] <= lpm_add_sub1:inst1.result[6]
Result[7] <= lpm_add_sub1:inst1.result[7]
Result[8] <= lpm_add_sub1:inst1.result[8]
Result[9] <= lpm_add_sub1:inst1.result[9]
Result[10] <= lpm_add_sub1:inst1.result[10]
Result[11] <= lpm_add_sub1:inst1.result[11]
Result[12] <= lpm_add_sub1:inst1.result[12]
Result[13] <= lpm_add_sub1:inst1.result[13]
Result[14] <= lpm_add_sub1:inst1.result[14]
Result[15] <= lpm_add_sub1:inst1.result[15]
Result[16] <= lpm_add_sub1:inst1.result[16]
Result[17] <= lpm_add_sub1:inst1.result[17]
Result[18] <= lpm_add_sub1:inst1.result[18]
Result[19] <= lpm_add_sub1:inst1.result[19]
Result[20] <= lpm_add_sub1:inst1.result[20]
Result[21] <= lpm_add_sub1:inst1.result[21]
Result[22] <= lpm_add_sub1:inst1.result[22]
Result[23] <= lpm_add_sub1:inst1.result[23]
Subs_Enbl => lpm_add_sub1:inst1.clken
Z_Sum[0] <= lpm_add_sub0:inst.result[0]
Z_Sum[1] <= lpm_add_sub0:inst.result[1]
Z_Sum[2] <= lpm_add_sub0:inst.result[2]
Z_Sum[3] <= lpm_add_sub0:inst.result[3]
Z_Sum[4] <= lpm_add_sub0:inst.result[4]
Z_Sum[5] <= lpm_add_sub0:inst.result[5]
Z_Sum[6] <= lpm_add_sub0:inst.result[6]
Z_Sum[7] <= lpm_add_sub0:inst.result[7]
Z_Sum[8] <= lpm_add_sub0:inst.result[8]
Z_Sum[9] <= lpm_add_sub0:inst.result[9]
Z_Sum[10] <= lpm_add_sub0:inst.result[10]
Z_Sum[11] <= lpm_add_sub0:inst.result[11]
Z_Sum[12] <= lpm_add_sub0:inst.result[12]
Z_Sum[13] <= lpm_add_sub0:inst.result[13]
Z_Sum[14] <= lpm_add_sub0:inst.result[14]
Z_Sum[15] <= lpm_add_sub0:inst.result[15]
Z_Sum[16] <= lpm_add_sub0:inst.result[16]
Z_Sum[17] <= lpm_add_sub0:inst.result[17]
Z_Sum[18] <= lpm_add_sub0:inst.result[18]
Z_Sum[19] <= lpm_add_sub0:inst.result[19]
Z_Sum[20] <= lpm_add_sub0:inst.result[20]
Z_Sum[21] <= lpm_add_sub0:inst.result[21]
Z_Sum[22] <= lpm_add_sub0:inst.result[22]
Z_Sum[23] <= lpm_add_sub0:inst.result[23]


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_add_sub0:inst9
aclr => aclr~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
dataa[0] => dataa[0]~23.IN1
dataa[1] => dataa[1]~22.IN1
dataa[2] => dataa[2]~21.IN1
dataa[3] => dataa[3]~20.IN1
dataa[4] => dataa[4]~19.IN1
dataa[5] => dataa[5]~18.IN1
dataa[6] => dataa[6]~17.IN1
dataa[7] => dataa[7]~16.IN1
dataa[8] => dataa[8]~15.IN1
dataa[9] => dataa[9]~14.IN1
dataa[10] => dataa[10]~13.IN1
dataa[11] => dataa[11]~12.IN1
dataa[12] => dataa[12]~11.IN1
dataa[13] => dataa[13]~10.IN1
dataa[14] => dataa[14]~9.IN1
dataa[15] => dataa[15]~8.IN1
dataa[16] => dataa[16]~7.IN1
dataa[17] => dataa[17]~6.IN1
dataa[18] => dataa[18]~5.IN1
dataa[19] => dataa[19]~4.IN1
dataa[20] => dataa[20]~3.IN1
dataa[21] => dataa[21]~2.IN1
dataa[22] => dataa[22]~1.IN1
dataa[23] => dataa[23]~0.IN1
datab[0] => datab[0]~23.IN1
datab[1] => datab[1]~22.IN1
datab[2] => datab[2]~21.IN1
datab[3] => datab[3]~20.IN1
datab[4] => datab[4]~19.IN1
datab[5] => datab[5]~18.IN1
datab[6] => datab[6]~17.IN1
datab[7] => datab[7]~16.IN1
datab[8] => datab[8]~15.IN1
datab[9] => datab[9]~14.IN1
datab[10] => datab[10]~13.IN1
datab[11] => datab[11]~12.IN1
datab[12] => datab[12]~11.IN1
datab[13] => datab[13]~10.IN1
datab[14] => datab[14]~9.IN1
datab[15] => datab[15]~8.IN1
datab[16] => datab[16]~7.IN1
datab[17] => datab[17]~6.IN1
datab[18] => datab[18]~5.IN1
datab[19] => datab[19]~4.IN1
datab[20] => datab[20]~3.IN1
datab[21] => datab[21]~2.IN1
datab[22] => datab[22]~1.IN1
datab[23] => datab[23]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_counter26:inst2
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_counter26:inst2|lpm_counter:lpm_counter_component
clock => cntr_gri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_gri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_gri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gri:auto_generated.q[0]
q[1] <= cntr_gri:auto_generated.q[1]
q[2] <= cntr_gri:auto_generated.q[2]
q[3] <= cntr_gri:auto_generated.q[3]
q[4] <= cntr_gri:auto_generated.q[4]
q[5] <= cntr_gri:auto_generated.q[5]
q[6] <= cntr_gri:auto_generated.q[6]
q[7] <= cntr_gri:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_counter26:inst2|lpm_counter:lpm_counter_component|cntr_gri:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_and1:inst3
data[0][0] => lpm_and:lpm_and_component.data[0][0]
data[1][0] => lpm_and:lpm_and_component.data[1][0]
data[2][0] => lpm_and:lpm_and_component.data[2][0]
data[3][0] => lpm_and:lpm_and_component.data[3][0]
data[4][0] => lpm_and:lpm_and_component.data[4][0]
data[5][0] => lpm_and:lpm_and_component.data[5][0]
data[6][0] => lpm_and:lpm_and_component.data[6][0]
data[7][0] => lpm_and:lpm_and_component.data[7][0]
data[8][0] => lpm_and:lpm_and_component.data[8][0]
data[9][0] => lpm_and:lpm_and_component.data[9][0]
data[10][0] => lpm_and:lpm_and_component.data[10][0]
data[11][0] => lpm_and:lpm_and_component.data[11][0]
data[12][0] => lpm_and:lpm_and_component.data[12][0]
data[13][0] => lpm_and:lpm_and_component.data[13][0]
data[14][0] => lpm_and:lpm_and_component.data[14][0]
data[15][0] => lpm_and:lpm_and_component.data[15][0]
result <= lpm_and:lpm_and_component.result[0]


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_and1:inst3|lpm_and:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
data[7][0] => and_node[0][7].IN0
data[8][0] => and_node[0][8].IN0
data[9][0] => and_node[0][9].IN0
data[10][0] => and_node[0][10].IN0
data[11][0] => and_node[0][11].IN0
data[12][0] => and_node[0][12].IN0
data[13][0] => and_node[0][13].IN0
data[14][0] => and_node[0][14].IN0
data[15][0] => and_node[0][15].IN0
result[0] <= and_node[0][15].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_add_sub1:inst1
clken => clken~0.IN1
clock => clock~0.IN1
dataa[0] => dataa[0]~23.IN1
dataa[1] => dataa[1]~22.IN1
dataa[2] => dataa[2]~21.IN1
dataa[3] => dataa[3]~20.IN1
dataa[4] => dataa[4]~19.IN1
dataa[5] => dataa[5]~18.IN1
dataa[6] => dataa[6]~17.IN1
dataa[7] => dataa[7]~16.IN1
dataa[8] => dataa[8]~15.IN1
dataa[9] => dataa[9]~14.IN1
dataa[10] => dataa[10]~13.IN1
dataa[11] => dataa[11]~12.IN1
dataa[12] => dataa[12]~11.IN1
dataa[13] => dataa[13]~10.IN1
dataa[14] => dataa[14]~9.IN1
dataa[15] => dataa[15]~8.IN1
dataa[16] => dataa[16]~7.IN1
dataa[17] => dataa[17]~6.IN1
dataa[18] => dataa[18]~5.IN1
dataa[19] => dataa[19]~4.IN1
dataa[20] => dataa[20]~3.IN1
dataa[21] => dataa[21]~2.IN1
dataa[22] => dataa[22]~1.IN1
dataa[23] => dataa[23]~0.IN1
datab[0] => datab[0]~23.IN1
datab[1] => datab[1]~22.IN1
datab[2] => datab[2]~21.IN1
datab[3] => datab[3]~20.IN1
datab[4] => datab[4]~19.IN1
datab[5] => datab[5]~18.IN1
datab[6] => datab[6]~17.IN1
datab[7] => datab[7]~16.IN1
datab[8] => datab[8]~15.IN1
datab[9] => datab[9]~14.IN1
datab[10] => datab[10]~13.IN1
datab[11] => datab[11]~12.IN1
datab[12] => datab[12]~11.IN1
datab[13] => datab[13]~10.IN1
datab[14] => datab[14]~9.IN1
datab[15] => datab[15]~8.IN1
datab[16] => datab[16]~7.IN1
datab[17] => datab[17]~6.IN1
datab[18] => datab[18]~5.IN1
datab[19] => datab[19]~4.IN1
datab[20] => datab[20]~3.IN1
datab[21] => datab[21]~2.IN1
datab[22] => datab[22]~1.IN1
datab[23] => datab[23]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_99k:auto_generated.dataa[0]
dataa[1] => add_sub_99k:auto_generated.dataa[1]
dataa[2] => add_sub_99k:auto_generated.dataa[2]
dataa[3] => add_sub_99k:auto_generated.dataa[3]
dataa[4] => add_sub_99k:auto_generated.dataa[4]
dataa[5] => add_sub_99k:auto_generated.dataa[5]
dataa[6] => add_sub_99k:auto_generated.dataa[6]
dataa[7] => add_sub_99k:auto_generated.dataa[7]
dataa[8] => add_sub_99k:auto_generated.dataa[8]
dataa[9] => add_sub_99k:auto_generated.dataa[9]
dataa[10] => add_sub_99k:auto_generated.dataa[10]
dataa[11] => add_sub_99k:auto_generated.dataa[11]
dataa[12] => add_sub_99k:auto_generated.dataa[12]
dataa[13] => add_sub_99k:auto_generated.dataa[13]
dataa[14] => add_sub_99k:auto_generated.dataa[14]
dataa[15] => add_sub_99k:auto_generated.dataa[15]
dataa[16] => add_sub_99k:auto_generated.dataa[16]
dataa[17] => add_sub_99k:auto_generated.dataa[17]
dataa[18] => add_sub_99k:auto_generated.dataa[18]
dataa[19] => add_sub_99k:auto_generated.dataa[19]
dataa[20] => add_sub_99k:auto_generated.dataa[20]
dataa[21] => add_sub_99k:auto_generated.dataa[21]
dataa[22] => add_sub_99k:auto_generated.dataa[22]
dataa[23] => add_sub_99k:auto_generated.dataa[23]
datab[0] => add_sub_99k:auto_generated.datab[0]
datab[1] => add_sub_99k:auto_generated.datab[1]
datab[2] => add_sub_99k:auto_generated.datab[2]
datab[3] => add_sub_99k:auto_generated.datab[3]
datab[4] => add_sub_99k:auto_generated.datab[4]
datab[5] => add_sub_99k:auto_generated.datab[5]
datab[6] => add_sub_99k:auto_generated.datab[6]
datab[7] => add_sub_99k:auto_generated.datab[7]
datab[8] => add_sub_99k:auto_generated.datab[8]
datab[9] => add_sub_99k:auto_generated.datab[9]
datab[10] => add_sub_99k:auto_generated.datab[10]
datab[11] => add_sub_99k:auto_generated.datab[11]
datab[12] => add_sub_99k:auto_generated.datab[12]
datab[13] => add_sub_99k:auto_generated.datab[13]
datab[14] => add_sub_99k:auto_generated.datab[14]
datab[15] => add_sub_99k:auto_generated.datab[15]
datab[16] => add_sub_99k:auto_generated.datab[16]
datab[17] => add_sub_99k:auto_generated.datab[17]
datab[18] => add_sub_99k:auto_generated.datab[18]
datab[19] => add_sub_99k:auto_generated.datab[19]
datab[20] => add_sub_99k:auto_generated.datab[20]
datab[21] => add_sub_99k:auto_generated.datab[21]
datab[22] => add_sub_99k:auto_generated.datab[22]
datab[23] => add_sub_99k:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_99k:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_99k:auto_generated.clken
result[0] <= add_sub_99k:auto_generated.result[0]
result[1] <= add_sub_99k:auto_generated.result[1]
result[2] <= add_sub_99k:auto_generated.result[2]
result[3] <= add_sub_99k:auto_generated.result[3]
result[4] <= add_sub_99k:auto_generated.result[4]
result[5] <= add_sub_99k:auto_generated.result[5]
result[6] <= add_sub_99k:auto_generated.result[6]
result[7] <= add_sub_99k:auto_generated.result[7]
result[8] <= add_sub_99k:auto_generated.result[8]
result[9] <= add_sub_99k:auto_generated.result[9]
result[10] <= add_sub_99k:auto_generated.result[10]
result[11] <= add_sub_99k:auto_generated.result[11]
result[12] <= add_sub_99k:auto_generated.result[12]
result[13] <= add_sub_99k:auto_generated.result[13]
result[14] <= add_sub_99k:auto_generated.result[14]
result[15] <= add_sub_99k:auto_generated.result[15]
result[16] <= add_sub_99k:auto_generated.result[16]
result[17] <= add_sub_99k:auto_generated.result[17]
result[18] <= add_sub_99k:auto_generated.result[18]
result[19] <= add_sub_99k:auto_generated.result[19]
result[20] <= add_sub_99k:auto_generated.result[20]
result[21] <= add_sub_99k:auto_generated.result[21]
result[22] <= add_sub_99k:auto_generated.result[22]
result[23] <= add_sub_99k:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_99k:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN47
dataa[1] => op_1.IN45
dataa[2] => op_1.IN43
dataa[3] => op_1.IN41
dataa[4] => op_1.IN39
dataa[5] => op_1.IN37
dataa[6] => op_1.IN35
dataa[7] => op_1.IN33
dataa[8] => op_1.IN31
dataa[9] => op_1.IN29
dataa[10] => op_1.IN27
dataa[11] => op_1.IN25
dataa[12] => op_1.IN23
dataa[13] => op_1.IN21
dataa[14] => op_1.IN19
dataa[15] => op_1.IN17
dataa[16] => op_1.IN15
dataa[17] => op_1.IN13
dataa[18] => op_1.IN11
dataa[19] => op_1.IN9
dataa[20] => op_1.IN7
dataa[21] => op_1.IN5
dataa[22] => op_1.IN3
dataa[23] => op_1.IN1
datab[0] => op_1.IN48
datab[1] => op_1.IN46
datab[2] => op_1.IN44
datab[3] => op_1.IN42
datab[4] => op_1.IN40
datab[5] => op_1.IN38
datab[6] => op_1.IN36
datab[7] => op_1.IN34
datab[8] => op_1.IN32
datab[9] => op_1.IN30
datab[10] => op_1.IN28
datab[11] => op_1.IN26
datab[12] => op_1.IN24
datab[13] => op_1.IN22
datab[14] => op_1.IN20
datab[15] => op_1.IN18
datab[16] => op_1.IN16
datab[17] => op_1.IN14
datab[18] => op_1.IN12
datab[19] => op_1.IN10
datab[20] => op_1.IN8
datab[21] => op_1.IN6
datab[22] => op_1.IN4
datab[23] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_add_sub0:inst
aclr => aclr~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
dataa[0] => dataa[0]~23.IN1
dataa[1] => dataa[1]~22.IN1
dataa[2] => dataa[2]~21.IN1
dataa[3] => dataa[3]~20.IN1
dataa[4] => dataa[4]~19.IN1
dataa[5] => dataa[5]~18.IN1
dataa[6] => dataa[6]~17.IN1
dataa[7] => dataa[7]~16.IN1
dataa[8] => dataa[8]~15.IN1
dataa[9] => dataa[9]~14.IN1
dataa[10] => dataa[10]~13.IN1
dataa[11] => dataa[11]~12.IN1
dataa[12] => dataa[12]~11.IN1
dataa[13] => dataa[13]~10.IN1
dataa[14] => dataa[14]~9.IN1
dataa[15] => dataa[15]~8.IN1
dataa[16] => dataa[16]~7.IN1
dataa[17] => dataa[17]~6.IN1
dataa[18] => dataa[18]~5.IN1
dataa[19] => dataa[19]~4.IN1
dataa[20] => dataa[20]~3.IN1
dataa[21] => dataa[21]~2.IN1
dataa[22] => dataa[22]~1.IN1
dataa[23] => dataa[23]~0.IN1
datab[0] => datab[0]~23.IN1
datab[1] => datab[1]~22.IN1
datab[2] => datab[2]~21.IN1
datab[3] => datab[3]~20.IN1
datab[4] => datab[4]~19.IN1
datab[5] => datab[5]~18.IN1
datab[6] => datab[6]~17.IN1
datab[7] => datab[7]~16.IN1
datab[8] => datab[8]~15.IN1
datab[9] => datab[9]~14.IN1
datab[10] => datab[10]~13.IN1
datab[11] => datab[11]~12.IN1
datab[12] => datab[12]~11.IN1
datab[13] => datab[13]~10.IN1
datab[14] => datab[14]~9.IN1
datab[15] => datab[15]~8.IN1
datab[16] => datab[16]~7.IN1
datab[17] => datab[17]~6.IN1
datab[18] => datab[18]~5.IN1
datab[19] => datab[19]~4.IN1
datab[20] => datab[20]~3.IN1
datab[21] => datab[21]~2.IN1
datab[22] => datab[22]~1.IN1
datab[23] => datab[23]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst16|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_constant0:inst22
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result


|Acuisition_Control_Module|lpm_constant0:inst22|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst23
D_Sum[0] <= lpm_add_sub0:inst9.result[0]
D_Sum[1] <= lpm_add_sub0:inst9.result[1]
D_Sum[2] <= lpm_add_sub0:inst9.result[2]
D_Sum[3] <= lpm_add_sub0:inst9.result[3]
D_Sum[4] <= lpm_add_sub0:inst9.result[4]
D_Sum[5] <= lpm_add_sub0:inst9.result[5]
D_Sum[6] <= lpm_add_sub0:inst9.result[6]
D_Sum[7] <= lpm_add_sub0:inst9.result[7]
D_Sum[8] <= lpm_add_sub0:inst9.result[8]
D_Sum[9] <= lpm_add_sub0:inst9.result[9]
D_Sum[10] <= lpm_add_sub0:inst9.result[10]
D_Sum[11] <= lpm_add_sub0:inst9.result[11]
D_Sum[12] <= lpm_add_sub0:inst9.result[12]
D_Sum[13] <= lpm_add_sub0:inst9.result[13]
D_Sum[14] <= lpm_add_sub0:inst9.result[14]
D_Sum[15] <= lpm_add_sub0:inst9.result[15]
D_Sum[16] <= lpm_add_sub0:inst9.result[16]
D_Sum[17] <= lpm_add_sub0:inst9.result[17]
D_Sum[18] <= lpm_add_sub0:inst9.result[18]
D_Sum[19] <= lpm_add_sub0:inst9.result[19]
D_Sum[20] <= lpm_add_sub0:inst9.result[20]
D_Sum[21] <= lpm_add_sub0:inst9.result[21]
D_Sum[22] <= lpm_add_sub0:inst9.result[22]
D_Sum[23] <= lpm_add_sub0:inst9.result[23]
Clk_100 => lpm_add_sub0:inst9.clock
Clk_100 => lpm_counter26:inst2.clock
Clk_100 => lpm_add_sub1:inst1.clock
Clk_100 => lpm_add_sub0:inst.clock
D_Clk_Enbl => lpm_add_sub0:inst9.clken
D_Clk_Enbl => inst4.IN0
Sum_Clear => lpm_add_sub0:inst9.aclr
Sum_Clear => lpm_add_sub0:inst.aclr
Z[0] => lpm_add_sub0:inst9.datab[16]
Z[0] => lpm_add_sub0:inst.datab[16]
Z[1] => lpm_add_sub0:inst9.datab[17]
Z[1] => lpm_add_sub0:inst.datab[17]
Z[2] => lpm_add_sub0:inst9.datab[18]
Z[2] => lpm_add_sub0:inst.datab[18]
Z[3] => lpm_add_sub0:inst9.datab[19]
Z[3] => lpm_add_sub0:inst.datab[19]
Z[4] => lpm_add_sub0:inst9.datab[20]
Z[4] => lpm_add_sub0:inst.datab[20]
Z[5] => lpm_add_sub0:inst9.datab[21]
Z[5] => lpm_add_sub0:inst.datab[21]
Z[6] => lpm_add_sub0:inst9.datab[22]
Z[6] => lpm_add_sub0:inst.datab[22]
Z[7] => lpm_add_sub0:inst9.datab[23]
Z[7] => lpm_add_sub0:inst.datab[23]
ADC_Dat[0] => lpm_add_sub0:inst9.datab[0]
ADC_Dat[0] => lpm_and1:inst3.data[0][0]
ADC_Dat[0] => lpm_add_sub0:inst.datab[0]
ADC_Dat[1] => lpm_add_sub0:inst9.datab[1]
ADC_Dat[1] => lpm_and1:inst3.data[1][0]
ADC_Dat[1] => lpm_add_sub0:inst.datab[1]
ADC_Dat[2] => lpm_add_sub0:inst9.datab[2]
ADC_Dat[2] => lpm_and1:inst3.data[2][0]
ADC_Dat[2] => lpm_add_sub0:inst.datab[2]
ADC_Dat[3] => lpm_add_sub0:inst9.datab[3]
ADC_Dat[3] => lpm_and1:inst3.data[3][0]
ADC_Dat[3] => lpm_add_sub0:inst.datab[3]
ADC_Dat[4] => lpm_add_sub0:inst9.datab[4]
ADC_Dat[4] => lpm_and1:inst3.data[4][0]
ADC_Dat[4] => lpm_add_sub0:inst.datab[4]
ADC_Dat[5] => lpm_add_sub0:inst9.datab[5]
ADC_Dat[5] => lpm_and1:inst3.data[5][0]
ADC_Dat[5] => lpm_add_sub0:inst.datab[5]
ADC_Dat[6] => lpm_add_sub0:inst9.datab[6]
ADC_Dat[6] => lpm_and1:inst3.data[6][0]
ADC_Dat[6] => lpm_add_sub0:inst.datab[6]
ADC_Dat[7] => lpm_add_sub0:inst9.datab[7]
ADC_Dat[7] => lpm_and1:inst3.data[7][0]
ADC_Dat[7] => lpm_add_sub0:inst.datab[7]
ADC_Dat[8] => lpm_add_sub0:inst9.datab[8]
ADC_Dat[8] => lpm_and1:inst3.data[8][0]
ADC_Dat[8] => lpm_add_sub0:inst.datab[8]
ADC_Dat[9] => lpm_add_sub0:inst9.datab[9]
ADC_Dat[9] => lpm_and1:inst3.data[9][0]
ADC_Dat[9] => lpm_add_sub0:inst.datab[9]
ADC_Dat[10] => lpm_add_sub0:inst9.datab[10]
ADC_Dat[10] => lpm_and1:inst3.data[10][0]
ADC_Dat[10] => lpm_add_sub0:inst.datab[10]
ADC_Dat[11] => lpm_add_sub0:inst9.datab[11]
ADC_Dat[11] => lpm_and1:inst3.data[11][0]
ADC_Dat[11] => lpm_add_sub0:inst.datab[11]
ADC_Dat[12] => lpm_add_sub0:inst9.datab[12]
ADC_Dat[12] => lpm_and1:inst3.data[12][0]
ADC_Dat[12] => lpm_add_sub0:inst.datab[12]
ADC_Dat[13] => lpm_add_sub0:inst9.datab[13]
ADC_Dat[13] => lpm_and1:inst3.data[13][0]
ADC_Dat[13] => lpm_add_sub0:inst.datab[13]
ADC_Dat[14] => lpm_add_sub0:inst9.datab[14]
ADC_Dat[14] => lpm_and1:inst3.data[14][0]
ADC_Dat[14] => lpm_add_sub0:inst.datab[14]
ADC_Dat[15] => lpm_add_sub0:inst9.datab[15]
ADC_Dat[15] => lpm_and1:inst3.data[15][0]
ADC_Dat[15] => lpm_add_sub0:inst.datab[15]
Over[0] <= lpm_counter26:inst2.q[0]
Over[1] <= lpm_counter26:inst2.q[1]
Over[2] <= lpm_counter26:inst2.q[2]
Over[3] <= lpm_counter26:inst2.q[3]
Over[4] <= lpm_counter26:inst2.q[4]
Over[5] <= lpm_counter26:inst2.q[5]
Over[6] <= lpm_counter26:inst2.q[6]
Over[7] <= lpm_counter26:inst2.q[7]
Z_Clk_Enbl => lpm_counter26:inst2.sclr
Z_Clk_Enbl => lpm_add_sub0:inst.clken
Result[0] <= lpm_add_sub1:inst1.result[0]
Result[1] <= lpm_add_sub1:inst1.result[1]
Result[2] <= lpm_add_sub1:inst1.result[2]
Result[3] <= lpm_add_sub1:inst1.result[3]
Result[4] <= lpm_add_sub1:inst1.result[4]
Result[5] <= lpm_add_sub1:inst1.result[5]
Result[6] <= lpm_add_sub1:inst1.result[6]
Result[7] <= lpm_add_sub1:inst1.result[7]
Result[8] <= lpm_add_sub1:inst1.result[8]
Result[9] <= lpm_add_sub1:inst1.result[9]
Result[10] <= lpm_add_sub1:inst1.result[10]
Result[11] <= lpm_add_sub1:inst1.result[11]
Result[12] <= lpm_add_sub1:inst1.result[12]
Result[13] <= lpm_add_sub1:inst1.result[13]
Result[14] <= lpm_add_sub1:inst1.result[14]
Result[15] <= lpm_add_sub1:inst1.result[15]
Result[16] <= lpm_add_sub1:inst1.result[16]
Result[17] <= lpm_add_sub1:inst1.result[17]
Result[18] <= lpm_add_sub1:inst1.result[18]
Result[19] <= lpm_add_sub1:inst1.result[19]
Result[20] <= lpm_add_sub1:inst1.result[20]
Result[21] <= lpm_add_sub1:inst1.result[21]
Result[22] <= lpm_add_sub1:inst1.result[22]
Result[23] <= lpm_add_sub1:inst1.result[23]
Subs_Enbl => lpm_add_sub1:inst1.clken
Z_Sum[0] <= lpm_add_sub0:inst.result[0]
Z_Sum[1] <= lpm_add_sub0:inst.result[1]
Z_Sum[2] <= lpm_add_sub0:inst.result[2]
Z_Sum[3] <= lpm_add_sub0:inst.result[3]
Z_Sum[4] <= lpm_add_sub0:inst.result[4]
Z_Sum[5] <= lpm_add_sub0:inst.result[5]
Z_Sum[6] <= lpm_add_sub0:inst.result[6]
Z_Sum[7] <= lpm_add_sub0:inst.result[7]
Z_Sum[8] <= lpm_add_sub0:inst.result[8]
Z_Sum[9] <= lpm_add_sub0:inst.result[9]
Z_Sum[10] <= lpm_add_sub0:inst.result[10]
Z_Sum[11] <= lpm_add_sub0:inst.result[11]
Z_Sum[12] <= lpm_add_sub0:inst.result[12]
Z_Sum[13] <= lpm_add_sub0:inst.result[13]
Z_Sum[14] <= lpm_add_sub0:inst.result[14]
Z_Sum[15] <= lpm_add_sub0:inst.result[15]
Z_Sum[16] <= lpm_add_sub0:inst.result[16]
Z_Sum[17] <= lpm_add_sub0:inst.result[17]
Z_Sum[18] <= lpm_add_sub0:inst.result[18]
Z_Sum[19] <= lpm_add_sub0:inst.result[19]
Z_Sum[20] <= lpm_add_sub0:inst.result[20]
Z_Sum[21] <= lpm_add_sub0:inst.result[21]
Z_Sum[22] <= lpm_add_sub0:inst.result[22]
Z_Sum[23] <= lpm_add_sub0:inst.result[23]


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_add_sub0:inst9
aclr => aclr~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
dataa[0] => dataa[0]~23.IN1
dataa[1] => dataa[1]~22.IN1
dataa[2] => dataa[2]~21.IN1
dataa[3] => dataa[3]~20.IN1
dataa[4] => dataa[4]~19.IN1
dataa[5] => dataa[5]~18.IN1
dataa[6] => dataa[6]~17.IN1
dataa[7] => dataa[7]~16.IN1
dataa[8] => dataa[8]~15.IN1
dataa[9] => dataa[9]~14.IN1
dataa[10] => dataa[10]~13.IN1
dataa[11] => dataa[11]~12.IN1
dataa[12] => dataa[12]~11.IN1
dataa[13] => dataa[13]~10.IN1
dataa[14] => dataa[14]~9.IN1
dataa[15] => dataa[15]~8.IN1
dataa[16] => dataa[16]~7.IN1
dataa[17] => dataa[17]~6.IN1
dataa[18] => dataa[18]~5.IN1
dataa[19] => dataa[19]~4.IN1
dataa[20] => dataa[20]~3.IN1
dataa[21] => dataa[21]~2.IN1
dataa[22] => dataa[22]~1.IN1
dataa[23] => dataa[23]~0.IN1
datab[0] => datab[0]~23.IN1
datab[1] => datab[1]~22.IN1
datab[2] => datab[2]~21.IN1
datab[3] => datab[3]~20.IN1
datab[4] => datab[4]~19.IN1
datab[5] => datab[5]~18.IN1
datab[6] => datab[6]~17.IN1
datab[7] => datab[7]~16.IN1
datab[8] => datab[8]~15.IN1
datab[9] => datab[9]~14.IN1
datab[10] => datab[10]~13.IN1
datab[11] => datab[11]~12.IN1
datab[12] => datab[12]~11.IN1
datab[13] => datab[13]~10.IN1
datab[14] => datab[14]~9.IN1
datab[15] => datab[15]~8.IN1
datab[16] => datab[16]~7.IN1
datab[17] => datab[17]~6.IN1
datab[18] => datab[18]~5.IN1
datab[19] => datab[19]~4.IN1
datab[20] => datab[20]~3.IN1
datab[21] => datab[21]~2.IN1
datab[22] => datab[22]~1.IN1
datab[23] => datab[23]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_counter26:inst2
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_counter26:inst2|lpm_counter:lpm_counter_component
clock => cntr_gri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_gri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_gri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gri:auto_generated.q[0]
q[1] <= cntr_gri:auto_generated.q[1]
q[2] <= cntr_gri:auto_generated.q[2]
q[3] <= cntr_gri:auto_generated.q[3]
q[4] <= cntr_gri:auto_generated.q[4]
q[5] <= cntr_gri:auto_generated.q[5]
q[6] <= cntr_gri:auto_generated.q[6]
q[7] <= cntr_gri:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_counter26:inst2|lpm_counter:lpm_counter_component|cntr_gri:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_and1:inst3
data[0][0] => lpm_and:lpm_and_component.data[0][0]
data[1][0] => lpm_and:lpm_and_component.data[1][0]
data[2][0] => lpm_and:lpm_and_component.data[2][0]
data[3][0] => lpm_and:lpm_and_component.data[3][0]
data[4][0] => lpm_and:lpm_and_component.data[4][0]
data[5][0] => lpm_and:lpm_and_component.data[5][0]
data[6][0] => lpm_and:lpm_and_component.data[6][0]
data[7][0] => lpm_and:lpm_and_component.data[7][0]
data[8][0] => lpm_and:lpm_and_component.data[8][0]
data[9][0] => lpm_and:lpm_and_component.data[9][0]
data[10][0] => lpm_and:lpm_and_component.data[10][0]
data[11][0] => lpm_and:lpm_and_component.data[11][0]
data[12][0] => lpm_and:lpm_and_component.data[12][0]
data[13][0] => lpm_and:lpm_and_component.data[13][0]
data[14][0] => lpm_and:lpm_and_component.data[14][0]
data[15][0] => lpm_and:lpm_and_component.data[15][0]
result <= lpm_and:lpm_and_component.result[0]


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_and1:inst3|lpm_and:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
data[7][0] => and_node[0][7].IN0
data[8][0] => and_node[0][8].IN0
data[9][0] => and_node[0][9].IN0
data[10][0] => and_node[0][10].IN0
data[11][0] => and_node[0][11].IN0
data[12][0] => and_node[0][12].IN0
data[13][0] => and_node[0][13].IN0
data[14][0] => and_node[0][14].IN0
data[15][0] => and_node[0][15].IN0
result[0] <= and_node[0][15].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_add_sub1:inst1
clken => clken~0.IN1
clock => clock~0.IN1
dataa[0] => dataa[0]~23.IN1
dataa[1] => dataa[1]~22.IN1
dataa[2] => dataa[2]~21.IN1
dataa[3] => dataa[3]~20.IN1
dataa[4] => dataa[4]~19.IN1
dataa[5] => dataa[5]~18.IN1
dataa[6] => dataa[6]~17.IN1
dataa[7] => dataa[7]~16.IN1
dataa[8] => dataa[8]~15.IN1
dataa[9] => dataa[9]~14.IN1
dataa[10] => dataa[10]~13.IN1
dataa[11] => dataa[11]~12.IN1
dataa[12] => dataa[12]~11.IN1
dataa[13] => dataa[13]~10.IN1
dataa[14] => dataa[14]~9.IN1
dataa[15] => dataa[15]~8.IN1
dataa[16] => dataa[16]~7.IN1
dataa[17] => dataa[17]~6.IN1
dataa[18] => dataa[18]~5.IN1
dataa[19] => dataa[19]~4.IN1
dataa[20] => dataa[20]~3.IN1
dataa[21] => dataa[21]~2.IN1
dataa[22] => dataa[22]~1.IN1
dataa[23] => dataa[23]~0.IN1
datab[0] => datab[0]~23.IN1
datab[1] => datab[1]~22.IN1
datab[2] => datab[2]~21.IN1
datab[3] => datab[3]~20.IN1
datab[4] => datab[4]~19.IN1
datab[5] => datab[5]~18.IN1
datab[6] => datab[6]~17.IN1
datab[7] => datab[7]~16.IN1
datab[8] => datab[8]~15.IN1
datab[9] => datab[9]~14.IN1
datab[10] => datab[10]~13.IN1
datab[11] => datab[11]~12.IN1
datab[12] => datab[12]~11.IN1
datab[13] => datab[13]~10.IN1
datab[14] => datab[14]~9.IN1
datab[15] => datab[15]~8.IN1
datab[16] => datab[16]~7.IN1
datab[17] => datab[17]~6.IN1
datab[18] => datab[18]~5.IN1
datab[19] => datab[19]~4.IN1
datab[20] => datab[20]~3.IN1
datab[21] => datab[21]~2.IN1
datab[22] => datab[22]~1.IN1
datab[23] => datab[23]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_99k:auto_generated.dataa[0]
dataa[1] => add_sub_99k:auto_generated.dataa[1]
dataa[2] => add_sub_99k:auto_generated.dataa[2]
dataa[3] => add_sub_99k:auto_generated.dataa[3]
dataa[4] => add_sub_99k:auto_generated.dataa[4]
dataa[5] => add_sub_99k:auto_generated.dataa[5]
dataa[6] => add_sub_99k:auto_generated.dataa[6]
dataa[7] => add_sub_99k:auto_generated.dataa[7]
dataa[8] => add_sub_99k:auto_generated.dataa[8]
dataa[9] => add_sub_99k:auto_generated.dataa[9]
dataa[10] => add_sub_99k:auto_generated.dataa[10]
dataa[11] => add_sub_99k:auto_generated.dataa[11]
dataa[12] => add_sub_99k:auto_generated.dataa[12]
dataa[13] => add_sub_99k:auto_generated.dataa[13]
dataa[14] => add_sub_99k:auto_generated.dataa[14]
dataa[15] => add_sub_99k:auto_generated.dataa[15]
dataa[16] => add_sub_99k:auto_generated.dataa[16]
dataa[17] => add_sub_99k:auto_generated.dataa[17]
dataa[18] => add_sub_99k:auto_generated.dataa[18]
dataa[19] => add_sub_99k:auto_generated.dataa[19]
dataa[20] => add_sub_99k:auto_generated.dataa[20]
dataa[21] => add_sub_99k:auto_generated.dataa[21]
dataa[22] => add_sub_99k:auto_generated.dataa[22]
dataa[23] => add_sub_99k:auto_generated.dataa[23]
datab[0] => add_sub_99k:auto_generated.datab[0]
datab[1] => add_sub_99k:auto_generated.datab[1]
datab[2] => add_sub_99k:auto_generated.datab[2]
datab[3] => add_sub_99k:auto_generated.datab[3]
datab[4] => add_sub_99k:auto_generated.datab[4]
datab[5] => add_sub_99k:auto_generated.datab[5]
datab[6] => add_sub_99k:auto_generated.datab[6]
datab[7] => add_sub_99k:auto_generated.datab[7]
datab[8] => add_sub_99k:auto_generated.datab[8]
datab[9] => add_sub_99k:auto_generated.datab[9]
datab[10] => add_sub_99k:auto_generated.datab[10]
datab[11] => add_sub_99k:auto_generated.datab[11]
datab[12] => add_sub_99k:auto_generated.datab[12]
datab[13] => add_sub_99k:auto_generated.datab[13]
datab[14] => add_sub_99k:auto_generated.datab[14]
datab[15] => add_sub_99k:auto_generated.datab[15]
datab[16] => add_sub_99k:auto_generated.datab[16]
datab[17] => add_sub_99k:auto_generated.datab[17]
datab[18] => add_sub_99k:auto_generated.datab[18]
datab[19] => add_sub_99k:auto_generated.datab[19]
datab[20] => add_sub_99k:auto_generated.datab[20]
datab[21] => add_sub_99k:auto_generated.datab[21]
datab[22] => add_sub_99k:auto_generated.datab[22]
datab[23] => add_sub_99k:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_99k:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_99k:auto_generated.clken
result[0] <= add_sub_99k:auto_generated.result[0]
result[1] <= add_sub_99k:auto_generated.result[1]
result[2] <= add_sub_99k:auto_generated.result[2]
result[3] <= add_sub_99k:auto_generated.result[3]
result[4] <= add_sub_99k:auto_generated.result[4]
result[5] <= add_sub_99k:auto_generated.result[5]
result[6] <= add_sub_99k:auto_generated.result[6]
result[7] <= add_sub_99k:auto_generated.result[7]
result[8] <= add_sub_99k:auto_generated.result[8]
result[9] <= add_sub_99k:auto_generated.result[9]
result[10] <= add_sub_99k:auto_generated.result[10]
result[11] <= add_sub_99k:auto_generated.result[11]
result[12] <= add_sub_99k:auto_generated.result[12]
result[13] <= add_sub_99k:auto_generated.result[13]
result[14] <= add_sub_99k:auto_generated.result[14]
result[15] <= add_sub_99k:auto_generated.result[15]
result[16] <= add_sub_99k:auto_generated.result[16]
result[17] <= add_sub_99k:auto_generated.result[17]
result[18] <= add_sub_99k:auto_generated.result[18]
result[19] <= add_sub_99k:auto_generated.result[19]
result[20] <= add_sub_99k:auto_generated.result[20]
result[21] <= add_sub_99k:auto_generated.result[21]
result[22] <= add_sub_99k:auto_generated.result[22]
result[23] <= add_sub_99k:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_99k:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN47
dataa[1] => op_1.IN45
dataa[2] => op_1.IN43
dataa[3] => op_1.IN41
dataa[4] => op_1.IN39
dataa[5] => op_1.IN37
dataa[6] => op_1.IN35
dataa[7] => op_1.IN33
dataa[8] => op_1.IN31
dataa[9] => op_1.IN29
dataa[10] => op_1.IN27
dataa[11] => op_1.IN25
dataa[12] => op_1.IN23
dataa[13] => op_1.IN21
dataa[14] => op_1.IN19
dataa[15] => op_1.IN17
dataa[16] => op_1.IN15
dataa[17] => op_1.IN13
dataa[18] => op_1.IN11
dataa[19] => op_1.IN9
dataa[20] => op_1.IN7
dataa[21] => op_1.IN5
dataa[22] => op_1.IN3
dataa[23] => op_1.IN1
datab[0] => op_1.IN48
datab[1] => op_1.IN46
datab[2] => op_1.IN44
datab[3] => op_1.IN42
datab[4] => op_1.IN40
datab[5] => op_1.IN38
datab[6] => op_1.IN36
datab[7] => op_1.IN34
datab[8] => op_1.IN32
datab[9] => op_1.IN30
datab[10] => op_1.IN28
datab[11] => op_1.IN26
datab[12] => op_1.IN24
datab[13] => op_1.IN22
datab[14] => op_1.IN20
datab[15] => op_1.IN18
datab[16] => op_1.IN16
datab[17] => op_1.IN14
datab[18] => op_1.IN12
datab[19] => op_1.IN10
datab[20] => op_1.IN8
datab[21] => op_1.IN6
datab[22] => op_1.IN4
datab[23] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_add_sub0:inst
aclr => aclr~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
dataa[0] => dataa[0]~23.IN1
dataa[1] => dataa[1]~22.IN1
dataa[2] => dataa[2]~21.IN1
dataa[3] => dataa[3]~20.IN1
dataa[4] => dataa[4]~19.IN1
dataa[5] => dataa[5]~18.IN1
dataa[6] => dataa[6]~17.IN1
dataa[7] => dataa[7]~16.IN1
dataa[8] => dataa[8]~15.IN1
dataa[9] => dataa[9]~14.IN1
dataa[10] => dataa[10]~13.IN1
dataa[11] => dataa[11]~12.IN1
dataa[12] => dataa[12]~11.IN1
dataa[13] => dataa[13]~10.IN1
dataa[14] => dataa[14]~9.IN1
dataa[15] => dataa[15]~8.IN1
dataa[16] => dataa[16]~7.IN1
dataa[17] => dataa[17]~6.IN1
dataa[18] => dataa[18]~5.IN1
dataa[19] => dataa[19]~4.IN1
dataa[20] => dataa[20]~3.IN1
dataa[21] => dataa[21]~2.IN1
dataa[22] => dataa[22]~1.IN1
dataa[23] => dataa[23]~0.IN1
datab[0] => datab[0]~23.IN1
datab[1] => datab[1]~22.IN1
datab[2] => datab[2]~21.IN1
datab[3] => datab[3]~20.IN1
datab[4] => datab[4]~19.IN1
datab[5] => datab[5]~18.IN1
datab[6] => datab[6]~17.IN1
datab[7] => datab[7]~16.IN1
datab[8] => datab[8]~15.IN1
datab[9] => datab[9]~14.IN1
datab[10] => datab[10]~13.IN1
datab[11] => datab[11]~12.IN1
datab[12] => datab[12]~11.IN1
datab[13] => datab[13]~10.IN1
datab[14] => datab[14]~9.IN1
datab[15] => datab[15]~8.IN1
datab[16] => datab[16]~7.IN1
datab[17] => datab[17]~6.IN1
datab[18] => datab[18]~5.IN1
datab[19] => datab[19]~4.IN1
datab[20] => datab[20]~3.IN1
datab[21] => datab[21]~2.IN1
datab[22] => datab[22]~1.IN1
datab[23] => datab[23]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst23|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_mux1:inst44
aclr => aclr~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data0x[4] => sub_wire4[4].IN1
data0x[5] => sub_wire4[5].IN1
data0x[6] => sub_wire4[6].IN1
data0x[7] => sub_wire4[7].IN1
data0x[8] => sub_wire4[8].IN1
data0x[9] => sub_wire4[9].IN1
data0x[10] => sub_wire4[10].IN1
data0x[11] => sub_wire4[11].IN1
data0x[12] => sub_wire4[12].IN1
data0x[13] => sub_wire4[13].IN1
data0x[14] => sub_wire4[14].IN1
data0x[15] => sub_wire4[15].IN1
data1x[0] => sub_wire4[16].IN1
data1x[1] => sub_wire4[17].IN1
data1x[2] => sub_wire4[18].IN1
data1x[3] => sub_wire4[19].IN1
data1x[4] => sub_wire4[20].IN1
data1x[5] => sub_wire4[21].IN1
data1x[6] => sub_wire4[22].IN1
data1x[7] => sub_wire4[23].IN1
data1x[8] => sub_wire4[24].IN1
data1x[9] => sub_wire4[25].IN1
data1x[10] => sub_wire4[26].IN1
data1x[11] => sub_wire4[27].IN1
data1x[12] => sub_wire4[28].IN1
data1x[13] => sub_wire4[29].IN1
data1x[14] => sub_wire4[30].IN1
data1x[15] => sub_wire4[31].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result
result[15] <= lpm_mux:lpm_mux_component.result


|Acuisition_Control_Module|lpm_mux1:inst44|lpm_mux:lpm_mux_component
data[0][0] => mux_rof:auto_generated.data[0]
data[0][1] => mux_rof:auto_generated.data[1]
data[0][2] => mux_rof:auto_generated.data[2]
data[0][3] => mux_rof:auto_generated.data[3]
data[0][4] => mux_rof:auto_generated.data[4]
data[0][5] => mux_rof:auto_generated.data[5]
data[0][6] => mux_rof:auto_generated.data[6]
data[0][7] => mux_rof:auto_generated.data[7]
data[0][8] => mux_rof:auto_generated.data[8]
data[0][9] => mux_rof:auto_generated.data[9]
data[0][10] => mux_rof:auto_generated.data[10]
data[0][11] => mux_rof:auto_generated.data[11]
data[0][12] => mux_rof:auto_generated.data[12]
data[0][13] => mux_rof:auto_generated.data[13]
data[0][14] => mux_rof:auto_generated.data[14]
data[0][15] => mux_rof:auto_generated.data[15]
data[1][0] => mux_rof:auto_generated.data[16]
data[1][1] => mux_rof:auto_generated.data[17]
data[1][2] => mux_rof:auto_generated.data[18]
data[1][3] => mux_rof:auto_generated.data[19]
data[1][4] => mux_rof:auto_generated.data[20]
data[1][5] => mux_rof:auto_generated.data[21]
data[1][6] => mux_rof:auto_generated.data[22]
data[1][7] => mux_rof:auto_generated.data[23]
data[1][8] => mux_rof:auto_generated.data[24]
data[1][9] => mux_rof:auto_generated.data[25]
data[1][10] => mux_rof:auto_generated.data[26]
data[1][11] => mux_rof:auto_generated.data[27]
data[1][12] => mux_rof:auto_generated.data[28]
data[1][13] => mux_rof:auto_generated.data[29]
data[1][14] => mux_rof:auto_generated.data[30]
data[1][15] => mux_rof:auto_generated.data[31]
sel[0] => mux_rof:auto_generated.sel[0]
clock => mux_rof:auto_generated.clock
aclr => mux_rof:auto_generated.aclr
clken => mux_rof:auto_generated.clken
result[0] <= mux_rof:auto_generated.result[0]
result[1] <= mux_rof:auto_generated.result[1]
result[2] <= mux_rof:auto_generated.result[2]
result[3] <= mux_rof:auto_generated.result[3]
result[4] <= mux_rof:auto_generated.result[4]
result[5] <= mux_rof:auto_generated.result[5]
result[6] <= mux_rof:auto_generated.result[6]
result[7] <= mux_rof:auto_generated.result[7]
result[8] <= mux_rof:auto_generated.result[8]
result[9] <= mux_rof:auto_generated.result[9]
result[10] <= mux_rof:auto_generated.result[10]
result[11] <= mux_rof:auto_generated.result[11]
result[12] <= mux_rof:auto_generated.result[12]
result[13] <= mux_rof:auto_generated.result[13]
result[14] <= mux_rof:auto_generated.result[14]
result[15] <= mux_rof:auto_generated.result[15]


|Acuisition_Control_Module|lpm_mux1:inst44|lpm_mux:lpm_mux_component|mux_rof:auto_generated
clken => external_latency_ffsa[15].ENA
clken => external_latency_ffsa[14].ENA
clken => external_latency_ffsa[13].ENA
clken => external_latency_ffsa[12].ENA
clken => external_latency_ffsa[11].ENA
clken => external_latency_ffsa[10].ENA
clken => external_latency_ffsa[9].ENA
clken => external_latency_ffsa[8].ENA
clken => external_latency_ffsa[7].ENA
clken => external_latency_ffsa[6].ENA
clken => external_latency_ffsa[5].ENA
clken => external_latency_ffsa[4].ENA
clken => external_latency_ffsa[3].ENA
clken => external_latency_ffsa[2].ENA
clken => external_latency_ffsa[1].ENA
clken => external_latency_ffsa[0].ENA
clock => external_latency_ffsa[15].CLK
clock => external_latency_ffsa[14].CLK
clock => external_latency_ffsa[13].CLK
clock => external_latency_ffsa[12].CLK
clock => external_latency_ffsa[11].CLK
clock => external_latency_ffsa[10].CLK
clock => external_latency_ffsa[9].CLK
clock => external_latency_ffsa[8].CLK
clock => external_latency_ffsa[7].CLK
clock => external_latency_ffsa[6].CLK
clock => external_latency_ffsa[5].CLK
clock => external_latency_ffsa[4].CLK
clock => external_latency_ffsa[3].CLK
clock => external_latency_ffsa[2].CLK
clock => external_latency_ffsa[1].CLK
clock => external_latency_ffsa[0].CLK
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_latency_ffsa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_latency_ffsa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_latency_ffsa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_latency_ffsa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_latency_ffsa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_latency_ffsa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_latency_ffsa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= external_latency_ffsa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= external_latency_ffsa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= external_latency_ffsa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= external_latency_ffsa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= external_latency_ffsa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= external_latency_ffsa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= external_latency_ffsa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= external_latency_ffsa[15].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_divide0:inst28
clken => lpm_divide:lpm_divide_component.clken
clock => lpm_divide:lpm_divide_component.clock
denom[0] => lpm_divide:lpm_divide_component.denom[0]
denom[1] => lpm_divide:lpm_divide_component.denom[1]
denom[2] => lpm_divide:lpm_divide_component.denom[2]
denom[3] => lpm_divide:lpm_divide_component.denom[3]
denom[4] => lpm_divide:lpm_divide_component.denom[4]
denom[5] => lpm_divide:lpm_divide_component.denom[5]
denom[6] => lpm_divide:lpm_divide_component.denom[6]
denom[7] => lpm_divide:lpm_divide_component.denom[7]
numer[0] => lpm_divide:lpm_divide_component.numer[0]
numer[1] => lpm_divide:lpm_divide_component.numer[1]
numer[2] => lpm_divide:lpm_divide_component.numer[2]
numer[3] => lpm_divide:lpm_divide_component.numer[3]
numer[4] => lpm_divide:lpm_divide_component.numer[4]
numer[5] => lpm_divide:lpm_divide_component.numer[5]
numer[6] => lpm_divide:lpm_divide_component.numer[6]
numer[7] => lpm_divide:lpm_divide_component.numer[7]
numer[8] => lpm_divide:lpm_divide_component.numer[8]
numer[9] => lpm_divide:lpm_divide_component.numer[9]
numer[10] => lpm_divide:lpm_divide_component.numer[10]
numer[11] => lpm_divide:lpm_divide_component.numer[11]
numer[12] => lpm_divide:lpm_divide_component.numer[12]
numer[13] => lpm_divide:lpm_divide_component.numer[13]
numer[14] => lpm_divide:lpm_divide_component.numer[14]
numer[15] => lpm_divide:lpm_divide_component.numer[15]
numer[16] => lpm_divide:lpm_divide_component.numer[16]
numer[17] => lpm_divide:lpm_divide_component.numer[17]
numer[18] => lpm_divide:lpm_divide_component.numer[18]
numer[19] => lpm_divide:lpm_divide_component.numer[19]
numer[20] => lpm_divide:lpm_divide_component.numer[20]
numer[21] => lpm_divide:lpm_divide_component.numer[21]
numer[22] => lpm_divide:lpm_divide_component.numer[22]
numer[23] => lpm_divide:lpm_divide_component.numer[23]
quotient[0] <= lpm_divide:lpm_divide_component.quotient[0]
quotient[1] <= lpm_divide:lpm_divide_component.quotient[1]
quotient[2] <= lpm_divide:lpm_divide_component.quotient[2]
quotient[3] <= lpm_divide:lpm_divide_component.quotient[3]
quotient[4] <= lpm_divide:lpm_divide_component.quotient[4]
quotient[5] <= lpm_divide:lpm_divide_component.quotient[5]
quotient[6] <= lpm_divide:lpm_divide_component.quotient[6]
quotient[7] <= lpm_divide:lpm_divide_component.quotient[7]
quotient[8] <= lpm_divide:lpm_divide_component.quotient[8]
quotient[9] <= lpm_divide:lpm_divide_component.quotient[9]
quotient[10] <= lpm_divide:lpm_divide_component.quotient[10]
quotient[11] <= lpm_divide:lpm_divide_component.quotient[11]
quotient[12] <= lpm_divide:lpm_divide_component.quotient[12]
quotient[13] <= lpm_divide:lpm_divide_component.quotient[13]
quotient[14] <= lpm_divide:lpm_divide_component.quotient[14]
quotient[15] <= lpm_divide:lpm_divide_component.quotient[15]
quotient[16] <= lpm_divide:lpm_divide_component.quotient[16]
quotient[17] <= lpm_divide:lpm_divide_component.quotient[17]
quotient[18] <= lpm_divide:lpm_divide_component.quotient[18]
quotient[19] <= lpm_divide:lpm_divide_component.quotient[19]
quotient[20] <= lpm_divide:lpm_divide_component.quotient[20]
quotient[21] <= lpm_divide:lpm_divide_component.quotient[21]
quotient[22] <= lpm_divide:lpm_divide_component.quotient[22]
quotient[23] <= lpm_divide:lpm_divide_component.quotient[23]
remain[0] <= lpm_divide:lpm_divide_component.remain[0]
remain[1] <= lpm_divide:lpm_divide_component.remain[1]
remain[2] <= lpm_divide:lpm_divide_component.remain[2]
remain[3] <= lpm_divide:lpm_divide_component.remain[3]
remain[4] <= lpm_divide:lpm_divide_component.remain[4]
remain[5] <= lpm_divide:lpm_divide_component.remain[5]
remain[6] <= lpm_divide:lpm_divide_component.remain[6]
remain[7] <= lpm_divide:lpm_divide_component.remain[7]


|Acuisition_Control_Module|lpm_divide0:inst28|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_cfs:auto_generated.numer[0]
numer[1] => lpm_divide_cfs:auto_generated.numer[1]
numer[2] => lpm_divide_cfs:auto_generated.numer[2]
numer[3] => lpm_divide_cfs:auto_generated.numer[3]
numer[4] => lpm_divide_cfs:auto_generated.numer[4]
numer[5] => lpm_divide_cfs:auto_generated.numer[5]
numer[6] => lpm_divide_cfs:auto_generated.numer[6]
numer[7] => lpm_divide_cfs:auto_generated.numer[7]
numer[8] => lpm_divide_cfs:auto_generated.numer[8]
numer[9] => lpm_divide_cfs:auto_generated.numer[9]
numer[10] => lpm_divide_cfs:auto_generated.numer[10]
numer[11] => lpm_divide_cfs:auto_generated.numer[11]
numer[12] => lpm_divide_cfs:auto_generated.numer[12]
numer[13] => lpm_divide_cfs:auto_generated.numer[13]
numer[14] => lpm_divide_cfs:auto_generated.numer[14]
numer[15] => lpm_divide_cfs:auto_generated.numer[15]
numer[16] => lpm_divide_cfs:auto_generated.numer[16]
numer[17] => lpm_divide_cfs:auto_generated.numer[17]
numer[18] => lpm_divide_cfs:auto_generated.numer[18]
numer[19] => lpm_divide_cfs:auto_generated.numer[19]
numer[20] => lpm_divide_cfs:auto_generated.numer[20]
numer[21] => lpm_divide_cfs:auto_generated.numer[21]
numer[22] => lpm_divide_cfs:auto_generated.numer[22]
numer[23] => lpm_divide_cfs:auto_generated.numer[23]
denom[0] => lpm_divide_cfs:auto_generated.denom[0]
denom[1] => lpm_divide_cfs:auto_generated.denom[1]
denom[2] => lpm_divide_cfs:auto_generated.denom[2]
denom[3] => lpm_divide_cfs:auto_generated.denom[3]
denom[4] => lpm_divide_cfs:auto_generated.denom[4]
denom[5] => lpm_divide_cfs:auto_generated.denom[5]
denom[6] => lpm_divide_cfs:auto_generated.denom[6]
denom[7] => lpm_divide_cfs:auto_generated.denom[7]
clock => lpm_divide_cfs:auto_generated.clock
aclr => ~NO_FANOUT~
clken => lpm_divide_cfs:auto_generated.clken
quotient[0] <= lpm_divide_cfs:auto_generated.quotient[0]
quotient[1] <= lpm_divide_cfs:auto_generated.quotient[1]
quotient[2] <= lpm_divide_cfs:auto_generated.quotient[2]
quotient[3] <= lpm_divide_cfs:auto_generated.quotient[3]
quotient[4] <= lpm_divide_cfs:auto_generated.quotient[4]
quotient[5] <= lpm_divide_cfs:auto_generated.quotient[5]
quotient[6] <= lpm_divide_cfs:auto_generated.quotient[6]
quotient[7] <= lpm_divide_cfs:auto_generated.quotient[7]
quotient[8] <= lpm_divide_cfs:auto_generated.quotient[8]
quotient[9] <= lpm_divide_cfs:auto_generated.quotient[9]
quotient[10] <= lpm_divide_cfs:auto_generated.quotient[10]
quotient[11] <= lpm_divide_cfs:auto_generated.quotient[11]
quotient[12] <= lpm_divide_cfs:auto_generated.quotient[12]
quotient[13] <= lpm_divide_cfs:auto_generated.quotient[13]
quotient[14] <= lpm_divide_cfs:auto_generated.quotient[14]
quotient[15] <= lpm_divide_cfs:auto_generated.quotient[15]
quotient[16] <= lpm_divide_cfs:auto_generated.quotient[16]
quotient[17] <= lpm_divide_cfs:auto_generated.quotient[17]
quotient[18] <= lpm_divide_cfs:auto_generated.quotient[18]
quotient[19] <= lpm_divide_cfs:auto_generated.quotient[19]
quotient[20] <= lpm_divide_cfs:auto_generated.quotient[20]
quotient[21] <= lpm_divide_cfs:auto_generated.quotient[21]
quotient[22] <= lpm_divide_cfs:auto_generated.quotient[22]
quotient[23] <= lpm_divide_cfs:auto_generated.quotient[23]
remain[0] <= lpm_divide_cfs:auto_generated.remain[0]
remain[1] <= lpm_divide_cfs:auto_generated.remain[1]
remain[2] <= lpm_divide_cfs:auto_generated.remain[2]
remain[3] <= lpm_divide_cfs:auto_generated.remain[3]
remain[4] <= lpm_divide_cfs:auto_generated.remain[4]
remain[5] <= lpm_divide_cfs:auto_generated.remain[5]
remain[6] <= lpm_divide_cfs:auto_generated.remain[6]
remain[7] <= lpm_divide_cfs:auto_generated.remain[7]


|Acuisition_Control_Module|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated
clken => sign_div_unsign_joi:divider.clken
clock => sign_div_unsign_joi:divider.clock
denom[0] => sign_div_unsign_joi:divider.denominator[0]
denom[1] => sign_div_unsign_joi:divider.denominator[1]
denom[2] => sign_div_unsign_joi:divider.denominator[2]
denom[3] => sign_div_unsign_joi:divider.denominator[3]
denom[4] => sign_div_unsign_joi:divider.denominator[4]
denom[5] => sign_div_unsign_joi:divider.denominator[5]
denom[6] => sign_div_unsign_joi:divider.denominator[6]
denom[7] => sign_div_unsign_joi:divider.denominator[7]
numer[0] => sign_div_unsign_joi:divider.numerator[0]
numer[1] => sign_div_unsign_joi:divider.numerator[1]
numer[2] => sign_div_unsign_joi:divider.numerator[2]
numer[3] => sign_div_unsign_joi:divider.numerator[3]
numer[4] => sign_div_unsign_joi:divider.numerator[4]
numer[5] => sign_div_unsign_joi:divider.numerator[5]
numer[6] => sign_div_unsign_joi:divider.numerator[6]
numer[7] => sign_div_unsign_joi:divider.numerator[7]
numer[8] => sign_div_unsign_joi:divider.numerator[8]
numer[9] => sign_div_unsign_joi:divider.numerator[9]
numer[10] => sign_div_unsign_joi:divider.numerator[10]
numer[11] => sign_div_unsign_joi:divider.numerator[11]
numer[12] => sign_div_unsign_joi:divider.numerator[12]
numer[13] => sign_div_unsign_joi:divider.numerator[13]
numer[14] => sign_div_unsign_joi:divider.numerator[14]
numer[15] => sign_div_unsign_joi:divider.numerator[15]
numer[16] => sign_div_unsign_joi:divider.numerator[16]
numer[17] => sign_div_unsign_joi:divider.numerator[17]
numer[18] => sign_div_unsign_joi:divider.numerator[18]
numer[19] => sign_div_unsign_joi:divider.numerator[19]
numer[20] => sign_div_unsign_joi:divider.numerator[20]
numer[21] => sign_div_unsign_joi:divider.numerator[21]
numer[22] => sign_div_unsign_joi:divider.numerator[22]
numer[23] => sign_div_unsign_joi:divider.numerator[23]
quotient[0] <= sign_div_unsign_joi:divider.quotient[0]
quotient[1] <= sign_div_unsign_joi:divider.quotient[1]
quotient[2] <= sign_div_unsign_joi:divider.quotient[2]
quotient[3] <= sign_div_unsign_joi:divider.quotient[3]
quotient[4] <= sign_div_unsign_joi:divider.quotient[4]
quotient[5] <= sign_div_unsign_joi:divider.quotient[5]
quotient[6] <= sign_div_unsign_joi:divider.quotient[6]
quotient[7] <= sign_div_unsign_joi:divider.quotient[7]
quotient[8] <= sign_div_unsign_joi:divider.quotient[8]
quotient[9] <= sign_div_unsign_joi:divider.quotient[9]
quotient[10] <= sign_div_unsign_joi:divider.quotient[10]
quotient[11] <= sign_div_unsign_joi:divider.quotient[11]
quotient[12] <= sign_div_unsign_joi:divider.quotient[12]
quotient[13] <= sign_div_unsign_joi:divider.quotient[13]
quotient[14] <= sign_div_unsign_joi:divider.quotient[14]
quotient[15] <= sign_div_unsign_joi:divider.quotient[15]
quotient[16] <= sign_div_unsign_joi:divider.quotient[16]
quotient[17] <= sign_div_unsign_joi:divider.quotient[17]
quotient[18] <= sign_div_unsign_joi:divider.quotient[18]
quotient[19] <= sign_div_unsign_joi:divider.quotient[19]
quotient[20] <= sign_div_unsign_joi:divider.quotient[20]
quotient[21] <= sign_div_unsign_joi:divider.quotient[21]
quotient[22] <= sign_div_unsign_joi:divider.quotient[22]
quotient[23] <= sign_div_unsign_joi:divider.quotient[23]
remain[0] <= sign_div_unsign_joi:divider.remainder[0]
remain[1] <= sign_div_unsign_joi:divider.remainder[1]
remain[2] <= sign_div_unsign_joi:divider.remainder[2]
remain[3] <= sign_div_unsign_joi:divider.remainder[3]
remain[4] <= sign_div_unsign_joi:divider.remainder[4]
remain[5] <= sign_div_unsign_joi:divider.remainder[5]
remain[6] <= sign_div_unsign_joi:divider.remainder[6]
remain[7] <= sign_div_unsign_joi:divider.remainder[7]


|Acuisition_Control_Module|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider
clken => alt_u_div_qbg:divider.clk_en
clock => alt_u_div_qbg:divider.clock
denominator[0] => alt_u_div_qbg:divider.denominator[0]
denominator[1] => alt_u_div_qbg:divider.denominator[1]
denominator[2] => alt_u_div_qbg:divider.denominator[2]
denominator[3] => alt_u_div_qbg:divider.denominator[3]
denominator[4] => alt_u_div_qbg:divider.denominator[4]
denominator[5] => alt_u_div_qbg:divider.denominator[5]
denominator[6] => alt_u_div_qbg:divider.denominator[6]
denominator[7] => alt_u_div_qbg:divider.denominator[7]
numerator[0] => alt_u_div_qbg:divider.numerator[0]
numerator[1] => alt_u_div_qbg:divider.numerator[1]
numerator[2] => alt_u_div_qbg:divider.numerator[2]
numerator[3] => alt_u_div_qbg:divider.numerator[3]
numerator[4] => alt_u_div_qbg:divider.numerator[4]
numerator[5] => alt_u_div_qbg:divider.numerator[5]
numerator[6] => alt_u_div_qbg:divider.numerator[6]
numerator[7] => alt_u_div_qbg:divider.numerator[7]
numerator[8] => alt_u_div_qbg:divider.numerator[8]
numerator[9] => alt_u_div_qbg:divider.numerator[9]
numerator[10] => alt_u_div_qbg:divider.numerator[10]
numerator[11] => alt_u_div_qbg:divider.numerator[11]
numerator[12] => alt_u_div_qbg:divider.numerator[12]
numerator[13] => alt_u_div_qbg:divider.numerator[13]
numerator[14] => alt_u_div_qbg:divider.numerator[14]
numerator[15] => alt_u_div_qbg:divider.numerator[15]
numerator[16] => alt_u_div_qbg:divider.numerator[16]
numerator[17] => alt_u_div_qbg:divider.numerator[17]
numerator[18] => alt_u_div_qbg:divider.numerator[18]
numerator[19] => alt_u_div_qbg:divider.numerator[19]
numerator[20] => alt_u_div_qbg:divider.numerator[20]
numerator[21] => alt_u_div_qbg:divider.numerator[21]
numerator[22] => alt_u_div_qbg:divider.numerator[22]
numerator[23] => alt_u_div_qbg:divider.numerator[23]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider
clk_en => DFFDenominator[7].ENA
clk_en => DFFDenominator[6].ENA
clk_en => DFFDenominator[5].ENA
clk_en => DFFDenominator[4].ENA
clk_en => DFFDenominator[3].ENA
clk_en => DFFDenominator[2].ENA
clk_en => DFFDenominator[1].ENA
clk_en => DFFDenominator[0].ENA
clk_en => DFFNumerator[23].ENA
clk_en => DFFNumerator[22].ENA
clk_en => DFFNumerator[21].ENA
clk_en => DFFNumerator[20].ENA
clk_en => DFFNumerator[19].ENA
clk_en => DFFNumerator[18].ENA
clk_en => DFFNumerator[17].ENA
clk_en => DFFNumerator[16].ENA
clk_en => DFFNumerator[15].ENA
clk_en => DFFNumerator[14].ENA
clk_en => DFFNumerator[13].ENA
clk_en => DFFNumerator[12].ENA
clk_en => DFFNumerator[11].ENA
clk_en => DFFNumerator[10].ENA
clk_en => DFFNumerator[9].ENA
clk_en => DFFNumerator[8].ENA
clk_en => DFFNumerator[7].ENA
clk_en => DFFNumerator[6].ENA
clk_en => DFFNumerator[5].ENA
clk_en => DFFNumerator[4].ENA
clk_en => DFFNumerator[3].ENA
clk_en => DFFNumerator[2].ENA
clk_en => DFFNumerator[1].ENA
clk_en => DFFNumerator[0].ENA
clk_en => DFFQuotient[23].ENA
clk_en => DFFQuotient[22].ENA
clk_en => DFFQuotient[21].ENA
clk_en => DFFQuotient[20].ENA
clk_en => DFFQuotient[19].ENA
clk_en => DFFQuotient[18].ENA
clk_en => DFFQuotient[17].ENA
clk_en => DFFQuotient[16].ENA
clk_en => DFFQuotient[15].ENA
clk_en => DFFQuotient[14].ENA
clk_en => DFFQuotient[13].ENA
clk_en => DFFQuotient[12].ENA
clk_en => DFFQuotient[11].ENA
clk_en => DFFQuotient[10].ENA
clk_en => DFFQuotient[9].ENA
clk_en => DFFQuotient[8].ENA
clk_en => DFFQuotient[7].ENA
clk_en => DFFQuotient[6].ENA
clk_en => DFFQuotient[5].ENA
clk_en => DFFQuotient[4].ENA
clk_en => DFFQuotient[3].ENA
clk_en => DFFQuotient[2].ENA
clk_en => DFFQuotient[1].ENA
clk_en => DFFQuotient[0].ENA
clk_en => DFFStage[8].ENA
clk_en => DFFStage[7].ENA
clk_en => DFFStage[6].ENA
clk_en => DFFStage[5].ENA
clk_en => DFFStage[4].ENA
clk_en => DFFStage[3].ENA
clk_en => DFFStage[2].ENA
clk_en => DFFStage[1].ENA
clk_en => DFFStage[0].ENA
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[23].CLK
clock => DFFNumerator[22].CLK
clock => DFFNumerator[21].CLK
clock => DFFNumerator[20].CLK
clock => DFFNumerator[19].CLK
clock => DFFNumerator[18].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[23].CLK
clock => DFFQuotient[22].CLK
clock => DFFQuotient[21].CLK
clock => DFFQuotient[20].CLK
clock => DFFQuotient[19].CLK
clock => DFFQuotient[18].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_unc:add_sub_0.datab[0]
denominator[0] => add_sub_vnc:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_16.IN10
denominator[0] => op_17.IN12
denominator[0] => op_18.IN14
denominator[0] => op_19.IN16
denominator[0] => op_20.IN18
denominator[0] => op_21.IN20
denominator[0] => op_22.IN20
denominator[0] => op_1.IN20
denominator[0] => op_2.IN20
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_vnc:add_sub_1.datab[1]
denominator[1] => sel[8].IN1
denominator[1] => sel[16].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[24].IN1
denominator[1] => op_16.IN8
denominator[1] => sel[32].IN1
denominator[1] => op_17.IN10
denominator[1] => sel[40].IN1
denominator[1] => op_18.IN12
denominator[1] => sel[48].IN1
denominator[1] => op_19.IN14
denominator[1] => sel[56].IN1
denominator[1] => op_20.IN16
denominator[1] => sel[64].IN1
denominator[1] => op_21.IN18
denominator[1] => sel[72].IN1
denominator[1] => op_22.IN18
denominator[1] => sel[80].IN1
denominator[1] => op_1.IN18
denominator[1] => sel[88].IN1
denominator[1] => op_2.IN18
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[9].IN1
denominator[2] => sel[17].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[25].IN1
denominator[2] => op_16.IN6
denominator[2] => sel[33].IN1
denominator[2] => op_17.IN8
denominator[2] => sel[41].IN1
denominator[2] => op_18.IN10
denominator[2] => sel[49].IN1
denominator[2] => op_19.IN12
denominator[2] => sel[57].IN1
denominator[2] => op_20.IN14
denominator[2] => sel[65].IN1
denominator[2] => op_21.IN16
denominator[2] => sel[73].IN1
denominator[2] => op_22.IN16
denominator[2] => sel[81].IN1
denominator[2] => op_1.IN16
denominator[2] => sel[89].IN1
denominator[2] => op_2.IN16
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[18].IN1
denominator[3] => sel[26].IN1
denominator[3] => op_16.IN4
denominator[3] => sel[34].IN1
denominator[3] => op_17.IN6
denominator[3] => sel[42].IN1
denominator[3] => op_18.IN8
denominator[3] => sel[50].IN1
denominator[3] => op_19.IN10
denominator[3] => sel[58].IN1
denominator[3] => op_20.IN12
denominator[3] => sel[66].IN1
denominator[3] => op_21.IN14
denominator[3] => sel[74].IN1
denominator[3] => op_22.IN14
denominator[3] => sel[82].IN1
denominator[3] => op_1.IN14
denominator[3] => sel[90].IN1
denominator[3] => op_2.IN14
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[11].IN1
denominator[4] => sel[19].IN1
denominator[4] => sel[27].IN1
denominator[4] => sel[35].IN1
denominator[4] => op_17.IN4
denominator[4] => sel[43].IN1
denominator[4] => op_18.IN6
denominator[4] => sel[51].IN1
denominator[4] => op_19.IN8
denominator[4] => sel[59].IN1
denominator[4] => op_20.IN10
denominator[4] => sel[67].IN1
denominator[4] => op_21.IN12
denominator[4] => sel[75].IN1
denominator[4] => op_22.IN12
denominator[4] => sel[83].IN1
denominator[4] => op_1.IN12
denominator[4] => sel[91].IN1
denominator[4] => op_2.IN12
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[12].IN1
denominator[5] => sel[20].IN1
denominator[5] => sel[28].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[44].IN1
denominator[5] => op_18.IN4
denominator[5] => sel[52].IN1
denominator[5] => op_19.IN6
denominator[5] => sel[60].IN1
denominator[5] => op_20.IN8
denominator[5] => sel[68].IN1
denominator[5] => op_21.IN10
denominator[5] => sel[76].IN1
denominator[5] => op_22.IN10
denominator[5] => sel[84].IN1
denominator[5] => op_1.IN10
denominator[5] => sel[92].IN1
denominator[5] => op_2.IN10
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[13].IN1
denominator[6] => sel[21].IN1
denominator[6] => sel[29].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[45].IN1
denominator[6] => sel[53].IN1
denominator[6] => op_19.IN4
denominator[6] => sel[61].IN1
denominator[6] => op_20.IN6
denominator[6] => sel[69].IN1
denominator[6] => op_21.IN8
denominator[6] => sel[77].IN1
denominator[6] => op_22.IN8
denominator[6] => sel[85].IN1
denominator[6] => op_1.IN8
denominator[6] => sel[93].IN1
denominator[6] => op_2.IN8
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[14].IN1
denominator[7] => sel[22].IN1
denominator[7] => sel[30].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[46].IN1
denominator[7] => sel[54].IN1
denominator[7] => sel[62].IN1
denominator[7] => op_20.IN4
denominator[7] => sel[70].IN1
denominator[7] => op_21.IN6
denominator[7] => sel[78].IN1
denominator[7] => op_22.IN6
denominator[7] => sel[86].IN1
denominator[7] => op_1.IN6
denominator[7] => sel[94].IN1
denominator[7] => op_2.IN6
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[10] => DFFNumerator[10].DATAIN
numerator[11] => DFFNumerator[11].DATAIN
numerator[12] => DFFNumerator[12].DATAIN
numerator[12] => op_2.IN19
numerator[13] => DFFNumerator[13].DATAIN
numerator[13] => op_1.IN19
numerator[14] => DFFNumerator[14].DATAIN
numerator[14] => op_22.IN19
numerator[15] => DFFNumerator[15].DATAIN
numerator[15] => op_21.IN19
numerator[16] => DFFNumerator[16].DATAIN
numerator[16] => op_20.IN17
numerator[17] => DFFNumerator[17].DATAIN
numerator[17] => op_19.IN15
numerator[18] => DFFNumerator[18].DATAIN
numerator[18] => op_18.IN13
numerator[19] => DFFNumerator[19].DATAIN
numerator[19] => op_17.IN11
numerator[20] => DFFNumerator[20].DATAIN
numerator[20] => op_16.IN9
numerator[21] => DFFNumerator[21].DATAIN
numerator[21] => op_11.IN7
numerator[22] => DFFNumerator[22].DATAIN
numerator[22] => add_sub_vnc:add_sub_1.dataa[0]
numerator[23] => DFFNumerator[23].DATAIN
numerator[23] => add_sub_unc:add_sub_0.dataa[0]
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= DFFQuotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= DFFQuotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= DFFQuotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= DFFQuotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= DFFQuotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= DFFQuotient[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[207].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[208].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[209].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[210].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[211].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[212].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[213].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[214].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_unc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_divide0:inst28|lpm_divide:lpm_divide_component|lpm_divide_cfs:auto_generated|sign_div_unsign_joi:divider|alt_u_div_qbg:divider|add_sub_vnc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_or2:inst
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
result <= lpm_or:lpm_or_component.result[0]


|Acuisition_Control_Module|lpm_or2:inst|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
result[0] <= or_node[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_dff8:inst64
aset => aset~0.IN1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
enable => enable~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|Acuisition_Control_Module|lpm_dff8:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_dff8:inst64|lpm_ff:lpm_ff_component|lpm_constant:ac
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Acuisition_Control_Module|lpm_mux0:inst43
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data1x[0] => sub_wire2[24].IN1
data1x[1] => sub_wire2[25].IN1
data1x[2] => sub_wire2[26].IN1
data1x[3] => sub_wire2[27].IN1
data1x[4] => sub_wire2[28].IN1
data1x[5] => sub_wire2[29].IN1
data1x[6] => sub_wire2[30].IN1
data1x[7] => sub_wire2[31].IN1
data1x[8] => sub_wire2[32].IN1
data1x[9] => sub_wire2[33].IN1
data1x[10] => sub_wire2[34].IN1
data1x[11] => sub_wire2[35].IN1
data1x[12] => sub_wire2[36].IN1
data1x[13] => sub_wire2[37].IN1
data1x[14] => sub_wire2[38].IN1
data1x[15] => sub_wire2[39].IN1
data1x[16] => sub_wire2[40].IN1
data1x[17] => sub_wire2[41].IN1
data1x[18] => sub_wire2[42].IN1
data1x[19] => sub_wire2[43].IN1
data1x[20] => sub_wire2[44].IN1
data1x[21] => sub_wire2[45].IN1
data1x[22] => sub_wire2[46].IN1
data1x[23] => sub_wire2[47].IN1
data2x[0] => sub_wire2[48].IN1
data2x[1] => sub_wire2[49].IN1
data2x[2] => sub_wire2[50].IN1
data2x[3] => sub_wire2[51].IN1
data2x[4] => sub_wire2[52].IN1
data2x[5] => sub_wire2[53].IN1
data2x[6] => sub_wire2[54].IN1
data2x[7] => sub_wire2[55].IN1
data2x[8] => sub_wire2[56].IN1
data2x[9] => sub_wire2[57].IN1
data2x[10] => sub_wire2[58].IN1
data2x[11] => sub_wire2[59].IN1
data2x[12] => sub_wire2[60].IN1
data2x[13] => sub_wire2[61].IN1
data2x[14] => sub_wire2[62].IN1
data2x[15] => sub_wire2[63].IN1
data2x[16] => sub_wire2[64].IN1
data2x[17] => sub_wire2[65].IN1
data2x[18] => sub_wire2[66].IN1
data2x[19] => sub_wire2[67].IN1
data2x[20] => sub_wire2[68].IN1
data2x[21] => sub_wire2[69].IN1
data2x[22] => sub_wire2[70].IN1
data2x[23] => sub_wire2[71].IN1
data3x[0] => sub_wire2[72].IN1
data3x[1] => sub_wire2[73].IN1
data3x[2] => sub_wire2[74].IN1
data3x[3] => sub_wire2[75].IN1
data3x[4] => sub_wire2[76].IN1
data3x[5] => sub_wire2[77].IN1
data3x[6] => sub_wire2[78].IN1
data3x[7] => sub_wire2[79].IN1
data3x[8] => sub_wire2[80].IN1
data3x[9] => sub_wire2[81].IN1
data3x[10] => sub_wire2[82].IN1
data3x[11] => sub_wire2[83].IN1
data3x[12] => sub_wire2[84].IN1
data3x[13] => sub_wire2[85].IN1
data3x[14] => sub_wire2[86].IN1
data3x[15] => sub_wire2[87].IN1
data3x[16] => sub_wire2[88].IN1
data3x[17] => sub_wire2[89].IN1
data3x[18] => sub_wire2[90].IN1
data3x[19] => sub_wire2[91].IN1
data3x[20] => sub_wire2[92].IN1
data3x[21] => sub_wire2[93].IN1
data3x[22] => sub_wire2[94].IN1
data3x[23] => sub_wire2[95].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result
result[8] <= lpm_mux:lpm_mux_component.result
result[9] <= lpm_mux:lpm_mux_component.result
result[10] <= lpm_mux:lpm_mux_component.result
result[11] <= lpm_mux:lpm_mux_component.result
result[12] <= lpm_mux:lpm_mux_component.result
result[13] <= lpm_mux:lpm_mux_component.result
result[14] <= lpm_mux:lpm_mux_component.result
result[15] <= lpm_mux:lpm_mux_component.result
result[16] <= lpm_mux:lpm_mux_component.result
result[17] <= lpm_mux:lpm_mux_component.result
result[18] <= lpm_mux:lpm_mux_component.result
result[19] <= lpm_mux:lpm_mux_component.result
result[20] <= lpm_mux:lpm_mux_component.result
result[21] <= lpm_mux:lpm_mux_component.result
result[22] <= lpm_mux:lpm_mux_component.result
result[23] <= lpm_mux:lpm_mux_component.result


|Acuisition_Control_Module|lpm_mux0:inst43|lpm_mux:lpm_mux_component
data[0][0] => mux_mrc:auto_generated.data[0]
data[0][1] => mux_mrc:auto_generated.data[1]
data[0][2] => mux_mrc:auto_generated.data[2]
data[0][3] => mux_mrc:auto_generated.data[3]
data[0][4] => mux_mrc:auto_generated.data[4]
data[0][5] => mux_mrc:auto_generated.data[5]
data[0][6] => mux_mrc:auto_generated.data[6]
data[0][7] => mux_mrc:auto_generated.data[7]
data[0][8] => mux_mrc:auto_generated.data[8]
data[0][9] => mux_mrc:auto_generated.data[9]
data[0][10] => mux_mrc:auto_generated.data[10]
data[0][11] => mux_mrc:auto_generated.data[11]
data[0][12] => mux_mrc:auto_generated.data[12]
data[0][13] => mux_mrc:auto_generated.data[13]
data[0][14] => mux_mrc:auto_generated.data[14]
data[0][15] => mux_mrc:auto_generated.data[15]
data[0][16] => mux_mrc:auto_generated.data[16]
data[0][17] => mux_mrc:auto_generated.data[17]
data[0][18] => mux_mrc:auto_generated.data[18]
data[0][19] => mux_mrc:auto_generated.data[19]
data[0][20] => mux_mrc:auto_generated.data[20]
data[0][21] => mux_mrc:auto_generated.data[21]
data[0][22] => mux_mrc:auto_generated.data[22]
data[0][23] => mux_mrc:auto_generated.data[23]
data[1][0] => mux_mrc:auto_generated.data[24]
data[1][1] => mux_mrc:auto_generated.data[25]
data[1][2] => mux_mrc:auto_generated.data[26]
data[1][3] => mux_mrc:auto_generated.data[27]
data[1][4] => mux_mrc:auto_generated.data[28]
data[1][5] => mux_mrc:auto_generated.data[29]
data[1][6] => mux_mrc:auto_generated.data[30]
data[1][7] => mux_mrc:auto_generated.data[31]
data[1][8] => mux_mrc:auto_generated.data[32]
data[1][9] => mux_mrc:auto_generated.data[33]
data[1][10] => mux_mrc:auto_generated.data[34]
data[1][11] => mux_mrc:auto_generated.data[35]
data[1][12] => mux_mrc:auto_generated.data[36]
data[1][13] => mux_mrc:auto_generated.data[37]
data[1][14] => mux_mrc:auto_generated.data[38]
data[1][15] => mux_mrc:auto_generated.data[39]
data[1][16] => mux_mrc:auto_generated.data[40]
data[1][17] => mux_mrc:auto_generated.data[41]
data[1][18] => mux_mrc:auto_generated.data[42]
data[1][19] => mux_mrc:auto_generated.data[43]
data[1][20] => mux_mrc:auto_generated.data[44]
data[1][21] => mux_mrc:auto_generated.data[45]
data[1][22] => mux_mrc:auto_generated.data[46]
data[1][23] => mux_mrc:auto_generated.data[47]
data[2][0] => mux_mrc:auto_generated.data[48]
data[2][1] => mux_mrc:auto_generated.data[49]
data[2][2] => mux_mrc:auto_generated.data[50]
data[2][3] => mux_mrc:auto_generated.data[51]
data[2][4] => mux_mrc:auto_generated.data[52]
data[2][5] => mux_mrc:auto_generated.data[53]
data[2][6] => mux_mrc:auto_generated.data[54]
data[2][7] => mux_mrc:auto_generated.data[55]
data[2][8] => mux_mrc:auto_generated.data[56]
data[2][9] => mux_mrc:auto_generated.data[57]
data[2][10] => mux_mrc:auto_generated.data[58]
data[2][11] => mux_mrc:auto_generated.data[59]
data[2][12] => mux_mrc:auto_generated.data[60]
data[2][13] => mux_mrc:auto_generated.data[61]
data[2][14] => mux_mrc:auto_generated.data[62]
data[2][15] => mux_mrc:auto_generated.data[63]
data[2][16] => mux_mrc:auto_generated.data[64]
data[2][17] => mux_mrc:auto_generated.data[65]
data[2][18] => mux_mrc:auto_generated.data[66]
data[2][19] => mux_mrc:auto_generated.data[67]
data[2][20] => mux_mrc:auto_generated.data[68]
data[2][21] => mux_mrc:auto_generated.data[69]
data[2][22] => mux_mrc:auto_generated.data[70]
data[2][23] => mux_mrc:auto_generated.data[71]
data[3][0] => mux_mrc:auto_generated.data[72]
data[3][1] => mux_mrc:auto_generated.data[73]
data[3][2] => mux_mrc:auto_generated.data[74]
data[3][3] => mux_mrc:auto_generated.data[75]
data[3][4] => mux_mrc:auto_generated.data[76]
data[3][5] => mux_mrc:auto_generated.data[77]
data[3][6] => mux_mrc:auto_generated.data[78]
data[3][7] => mux_mrc:auto_generated.data[79]
data[3][8] => mux_mrc:auto_generated.data[80]
data[3][9] => mux_mrc:auto_generated.data[81]
data[3][10] => mux_mrc:auto_generated.data[82]
data[3][11] => mux_mrc:auto_generated.data[83]
data[3][12] => mux_mrc:auto_generated.data[84]
data[3][13] => mux_mrc:auto_generated.data[85]
data[3][14] => mux_mrc:auto_generated.data[86]
data[3][15] => mux_mrc:auto_generated.data[87]
data[3][16] => mux_mrc:auto_generated.data[88]
data[3][17] => mux_mrc:auto_generated.data[89]
data[3][18] => mux_mrc:auto_generated.data[90]
data[3][19] => mux_mrc:auto_generated.data[91]
data[3][20] => mux_mrc:auto_generated.data[92]
data[3][21] => mux_mrc:auto_generated.data[93]
data[3][22] => mux_mrc:auto_generated.data[94]
data[3][23] => mux_mrc:auto_generated.data[95]
sel[0] => mux_mrc:auto_generated.sel[0]
sel[1] => mux_mrc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mrc:auto_generated.result[0]
result[1] <= mux_mrc:auto_generated.result[1]
result[2] <= mux_mrc:auto_generated.result[2]
result[3] <= mux_mrc:auto_generated.result[3]
result[4] <= mux_mrc:auto_generated.result[4]
result[5] <= mux_mrc:auto_generated.result[5]
result[6] <= mux_mrc:auto_generated.result[6]
result[7] <= mux_mrc:auto_generated.result[7]
result[8] <= mux_mrc:auto_generated.result[8]
result[9] <= mux_mrc:auto_generated.result[9]
result[10] <= mux_mrc:auto_generated.result[10]
result[11] <= mux_mrc:auto_generated.result[11]
result[12] <= mux_mrc:auto_generated.result[12]
result[13] <= mux_mrc:auto_generated.result[13]
result[14] <= mux_mrc:auto_generated.result[14]
result[15] <= mux_mrc:auto_generated.result[15]
result[16] <= mux_mrc:auto_generated.result[16]
result[17] <= mux_mrc:auto_generated.result[17]
result[18] <= mux_mrc:auto_generated.result[18]
result[19] <= mux_mrc:auto_generated.result[19]
result[20] <= mux_mrc:auto_generated.result[20]
result[21] <= mux_mrc:auto_generated.result[21]
result[22] <= mux_mrc:auto_generated.result[22]
result[23] <= mux_mrc:auto_generated.result[23]


|Acuisition_Control_Module|lpm_mux0:inst43|lpm_mux:lpm_mux_component|mux_mrc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst17
D_Sum[0] <= lpm_add_sub0:inst9.result[0]
D_Sum[1] <= lpm_add_sub0:inst9.result[1]
D_Sum[2] <= lpm_add_sub0:inst9.result[2]
D_Sum[3] <= lpm_add_sub0:inst9.result[3]
D_Sum[4] <= lpm_add_sub0:inst9.result[4]
D_Sum[5] <= lpm_add_sub0:inst9.result[5]
D_Sum[6] <= lpm_add_sub0:inst9.result[6]
D_Sum[7] <= lpm_add_sub0:inst9.result[7]
D_Sum[8] <= lpm_add_sub0:inst9.result[8]
D_Sum[9] <= lpm_add_sub0:inst9.result[9]
D_Sum[10] <= lpm_add_sub0:inst9.result[10]
D_Sum[11] <= lpm_add_sub0:inst9.result[11]
D_Sum[12] <= lpm_add_sub0:inst9.result[12]
D_Sum[13] <= lpm_add_sub0:inst9.result[13]
D_Sum[14] <= lpm_add_sub0:inst9.result[14]
D_Sum[15] <= lpm_add_sub0:inst9.result[15]
D_Sum[16] <= lpm_add_sub0:inst9.result[16]
D_Sum[17] <= lpm_add_sub0:inst9.result[17]
D_Sum[18] <= lpm_add_sub0:inst9.result[18]
D_Sum[19] <= lpm_add_sub0:inst9.result[19]
D_Sum[20] <= lpm_add_sub0:inst9.result[20]
D_Sum[21] <= lpm_add_sub0:inst9.result[21]
D_Sum[22] <= lpm_add_sub0:inst9.result[22]
D_Sum[23] <= lpm_add_sub0:inst9.result[23]
Clk_100 => lpm_add_sub0:inst9.clock
Clk_100 => lpm_counter26:inst2.clock
Clk_100 => lpm_add_sub1:inst1.clock
Clk_100 => lpm_add_sub0:inst.clock
D_Clk_Enbl => lpm_add_sub0:inst9.clken
D_Clk_Enbl => inst4.IN0
Sum_Clear => lpm_add_sub0:inst9.aclr
Sum_Clear => lpm_add_sub0:inst.aclr
Z[0] => lpm_add_sub0:inst9.datab[16]
Z[0] => lpm_add_sub0:inst.datab[16]
Z[1] => lpm_add_sub0:inst9.datab[17]
Z[1] => lpm_add_sub0:inst.datab[17]
Z[2] => lpm_add_sub0:inst9.datab[18]
Z[2] => lpm_add_sub0:inst.datab[18]
Z[3] => lpm_add_sub0:inst9.datab[19]
Z[3] => lpm_add_sub0:inst.datab[19]
Z[4] => lpm_add_sub0:inst9.datab[20]
Z[4] => lpm_add_sub0:inst.datab[20]
Z[5] => lpm_add_sub0:inst9.datab[21]
Z[5] => lpm_add_sub0:inst.datab[21]
Z[6] => lpm_add_sub0:inst9.datab[22]
Z[6] => lpm_add_sub0:inst.datab[22]
Z[7] => lpm_add_sub0:inst9.datab[23]
Z[7] => lpm_add_sub0:inst.datab[23]
ADC_Dat[0] => lpm_add_sub0:inst9.datab[0]
ADC_Dat[0] => lpm_and1:inst3.data[0][0]
ADC_Dat[0] => lpm_add_sub0:inst.datab[0]
ADC_Dat[1] => lpm_add_sub0:inst9.datab[1]
ADC_Dat[1] => lpm_and1:inst3.data[1][0]
ADC_Dat[1] => lpm_add_sub0:inst.datab[1]
ADC_Dat[2] => lpm_add_sub0:inst9.datab[2]
ADC_Dat[2] => lpm_and1:inst3.data[2][0]
ADC_Dat[2] => lpm_add_sub0:inst.datab[2]
ADC_Dat[3] => lpm_add_sub0:inst9.datab[3]
ADC_Dat[3] => lpm_and1:inst3.data[3][0]
ADC_Dat[3] => lpm_add_sub0:inst.datab[3]
ADC_Dat[4] => lpm_add_sub0:inst9.datab[4]
ADC_Dat[4] => lpm_and1:inst3.data[4][0]
ADC_Dat[4] => lpm_add_sub0:inst.datab[4]
ADC_Dat[5] => lpm_add_sub0:inst9.datab[5]
ADC_Dat[5] => lpm_and1:inst3.data[5][0]
ADC_Dat[5] => lpm_add_sub0:inst.datab[5]
ADC_Dat[6] => lpm_add_sub0:inst9.datab[6]
ADC_Dat[6] => lpm_and1:inst3.data[6][0]
ADC_Dat[6] => lpm_add_sub0:inst.datab[6]
ADC_Dat[7] => lpm_add_sub0:inst9.datab[7]
ADC_Dat[7] => lpm_and1:inst3.data[7][0]
ADC_Dat[7] => lpm_add_sub0:inst.datab[7]
ADC_Dat[8] => lpm_add_sub0:inst9.datab[8]
ADC_Dat[8] => lpm_and1:inst3.data[8][0]
ADC_Dat[8] => lpm_add_sub0:inst.datab[8]
ADC_Dat[9] => lpm_add_sub0:inst9.datab[9]
ADC_Dat[9] => lpm_and1:inst3.data[9][0]
ADC_Dat[9] => lpm_add_sub0:inst.datab[9]
ADC_Dat[10] => lpm_add_sub0:inst9.datab[10]
ADC_Dat[10] => lpm_and1:inst3.data[10][0]
ADC_Dat[10] => lpm_add_sub0:inst.datab[10]
ADC_Dat[11] => lpm_add_sub0:inst9.datab[11]
ADC_Dat[11] => lpm_and1:inst3.data[11][0]
ADC_Dat[11] => lpm_add_sub0:inst.datab[11]
ADC_Dat[12] => lpm_add_sub0:inst9.datab[12]
ADC_Dat[12] => lpm_and1:inst3.data[12][0]
ADC_Dat[12] => lpm_add_sub0:inst.datab[12]
ADC_Dat[13] => lpm_add_sub0:inst9.datab[13]
ADC_Dat[13] => lpm_and1:inst3.data[13][0]
ADC_Dat[13] => lpm_add_sub0:inst.datab[13]
ADC_Dat[14] => lpm_add_sub0:inst9.datab[14]
ADC_Dat[14] => lpm_and1:inst3.data[14][0]
ADC_Dat[14] => lpm_add_sub0:inst.datab[14]
ADC_Dat[15] => lpm_add_sub0:inst9.datab[15]
ADC_Dat[15] => lpm_and1:inst3.data[15][0]
ADC_Dat[15] => lpm_add_sub0:inst.datab[15]
Over[0] <= lpm_counter26:inst2.q[0]
Over[1] <= lpm_counter26:inst2.q[1]
Over[2] <= lpm_counter26:inst2.q[2]
Over[3] <= lpm_counter26:inst2.q[3]
Over[4] <= lpm_counter26:inst2.q[4]
Over[5] <= lpm_counter26:inst2.q[5]
Over[6] <= lpm_counter26:inst2.q[6]
Over[7] <= lpm_counter26:inst2.q[7]
Z_Clk_Enbl => lpm_counter26:inst2.sclr
Z_Clk_Enbl => lpm_add_sub0:inst.clken
Result[0] <= lpm_add_sub1:inst1.result[0]
Result[1] <= lpm_add_sub1:inst1.result[1]
Result[2] <= lpm_add_sub1:inst1.result[2]
Result[3] <= lpm_add_sub1:inst1.result[3]
Result[4] <= lpm_add_sub1:inst1.result[4]
Result[5] <= lpm_add_sub1:inst1.result[5]
Result[6] <= lpm_add_sub1:inst1.result[6]
Result[7] <= lpm_add_sub1:inst1.result[7]
Result[8] <= lpm_add_sub1:inst1.result[8]
Result[9] <= lpm_add_sub1:inst1.result[9]
Result[10] <= lpm_add_sub1:inst1.result[10]
Result[11] <= lpm_add_sub1:inst1.result[11]
Result[12] <= lpm_add_sub1:inst1.result[12]
Result[13] <= lpm_add_sub1:inst1.result[13]
Result[14] <= lpm_add_sub1:inst1.result[14]
Result[15] <= lpm_add_sub1:inst1.result[15]
Result[16] <= lpm_add_sub1:inst1.result[16]
Result[17] <= lpm_add_sub1:inst1.result[17]
Result[18] <= lpm_add_sub1:inst1.result[18]
Result[19] <= lpm_add_sub1:inst1.result[19]
Result[20] <= lpm_add_sub1:inst1.result[20]
Result[21] <= lpm_add_sub1:inst1.result[21]
Result[22] <= lpm_add_sub1:inst1.result[22]
Result[23] <= lpm_add_sub1:inst1.result[23]
Subs_Enbl => lpm_add_sub1:inst1.clken
Z_Sum[0] <= lpm_add_sub0:inst.result[0]
Z_Sum[1] <= lpm_add_sub0:inst.result[1]
Z_Sum[2] <= lpm_add_sub0:inst.result[2]
Z_Sum[3] <= lpm_add_sub0:inst.result[3]
Z_Sum[4] <= lpm_add_sub0:inst.result[4]
Z_Sum[5] <= lpm_add_sub0:inst.result[5]
Z_Sum[6] <= lpm_add_sub0:inst.result[6]
Z_Sum[7] <= lpm_add_sub0:inst.result[7]
Z_Sum[8] <= lpm_add_sub0:inst.result[8]
Z_Sum[9] <= lpm_add_sub0:inst.result[9]
Z_Sum[10] <= lpm_add_sub0:inst.result[10]
Z_Sum[11] <= lpm_add_sub0:inst.result[11]
Z_Sum[12] <= lpm_add_sub0:inst.result[12]
Z_Sum[13] <= lpm_add_sub0:inst.result[13]
Z_Sum[14] <= lpm_add_sub0:inst.result[14]
Z_Sum[15] <= lpm_add_sub0:inst.result[15]
Z_Sum[16] <= lpm_add_sub0:inst.result[16]
Z_Sum[17] <= lpm_add_sub0:inst.result[17]
Z_Sum[18] <= lpm_add_sub0:inst.result[18]
Z_Sum[19] <= lpm_add_sub0:inst.result[19]
Z_Sum[20] <= lpm_add_sub0:inst.result[20]
Z_Sum[21] <= lpm_add_sub0:inst.result[21]
Z_Sum[22] <= lpm_add_sub0:inst.result[22]
Z_Sum[23] <= lpm_add_sub0:inst.result[23]


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_add_sub0:inst9
aclr => aclr~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
dataa[0] => dataa[0]~23.IN1
dataa[1] => dataa[1]~22.IN1
dataa[2] => dataa[2]~21.IN1
dataa[3] => dataa[3]~20.IN1
dataa[4] => dataa[4]~19.IN1
dataa[5] => dataa[5]~18.IN1
dataa[6] => dataa[6]~17.IN1
dataa[7] => dataa[7]~16.IN1
dataa[8] => dataa[8]~15.IN1
dataa[9] => dataa[9]~14.IN1
dataa[10] => dataa[10]~13.IN1
dataa[11] => dataa[11]~12.IN1
dataa[12] => dataa[12]~11.IN1
dataa[13] => dataa[13]~10.IN1
dataa[14] => dataa[14]~9.IN1
dataa[15] => dataa[15]~8.IN1
dataa[16] => dataa[16]~7.IN1
dataa[17] => dataa[17]~6.IN1
dataa[18] => dataa[18]~5.IN1
dataa[19] => dataa[19]~4.IN1
dataa[20] => dataa[20]~3.IN1
dataa[21] => dataa[21]~2.IN1
dataa[22] => dataa[22]~1.IN1
dataa[23] => dataa[23]~0.IN1
datab[0] => datab[0]~23.IN1
datab[1] => datab[1]~22.IN1
datab[2] => datab[2]~21.IN1
datab[3] => datab[3]~20.IN1
datab[4] => datab[4]~19.IN1
datab[5] => datab[5]~18.IN1
datab[6] => datab[6]~17.IN1
datab[7] => datab[7]~16.IN1
datab[8] => datab[8]~15.IN1
datab[9] => datab[9]~14.IN1
datab[10] => datab[10]~13.IN1
datab[11] => datab[11]~12.IN1
datab[12] => datab[12]~11.IN1
datab[13] => datab[13]~10.IN1
datab[14] => datab[14]~9.IN1
datab[15] => datab[15]~8.IN1
datab[16] => datab[16]~7.IN1
datab[17] => datab[17]~6.IN1
datab[18] => datab[18]~5.IN1
datab[19] => datab[19]~4.IN1
datab[20] => datab[20]~3.IN1
datab[21] => datab[21]~2.IN1
datab[22] => datab[22]~1.IN1
datab[23] => datab[23]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_counter26:inst2
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_counter26:inst2|lpm_counter:lpm_counter_component
clock => cntr_gri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_gri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_gri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gri:auto_generated.q[0]
q[1] <= cntr_gri:auto_generated.q[1]
q[2] <= cntr_gri:auto_generated.q[2]
q[3] <= cntr_gri:auto_generated.q[3]
q[4] <= cntr_gri:auto_generated.q[4]
q[5] <= cntr_gri:auto_generated.q[5]
q[6] <= cntr_gri:auto_generated.q[6]
q[7] <= cntr_gri:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_counter26:inst2|lpm_counter:lpm_counter_component|cntr_gri:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_and1:inst3
data[0][0] => lpm_and:lpm_and_component.data[0][0]
data[1][0] => lpm_and:lpm_and_component.data[1][0]
data[2][0] => lpm_and:lpm_and_component.data[2][0]
data[3][0] => lpm_and:lpm_and_component.data[3][0]
data[4][0] => lpm_and:lpm_and_component.data[4][0]
data[5][0] => lpm_and:lpm_and_component.data[5][0]
data[6][0] => lpm_and:lpm_and_component.data[6][0]
data[7][0] => lpm_and:lpm_and_component.data[7][0]
data[8][0] => lpm_and:lpm_and_component.data[8][0]
data[9][0] => lpm_and:lpm_and_component.data[9][0]
data[10][0] => lpm_and:lpm_and_component.data[10][0]
data[11][0] => lpm_and:lpm_and_component.data[11][0]
data[12][0] => lpm_and:lpm_and_component.data[12][0]
data[13][0] => lpm_and:lpm_and_component.data[13][0]
data[14][0] => lpm_and:lpm_and_component.data[14][0]
data[15][0] => lpm_and:lpm_and_component.data[15][0]
result <= lpm_and:lpm_and_component.result[0]


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_and1:inst3|lpm_and:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
data[7][0] => and_node[0][7].IN0
data[8][0] => and_node[0][8].IN0
data[9][0] => and_node[0][9].IN0
data[10][0] => and_node[0][10].IN0
data[11][0] => and_node[0][11].IN0
data[12][0] => and_node[0][12].IN0
data[13][0] => and_node[0][13].IN0
data[14][0] => and_node[0][14].IN0
data[15][0] => and_node[0][15].IN0
result[0] <= and_node[0][15].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_add_sub1:inst1
clken => clken~0.IN1
clock => clock~0.IN1
dataa[0] => dataa[0]~23.IN1
dataa[1] => dataa[1]~22.IN1
dataa[2] => dataa[2]~21.IN1
dataa[3] => dataa[3]~20.IN1
dataa[4] => dataa[4]~19.IN1
dataa[5] => dataa[5]~18.IN1
dataa[6] => dataa[6]~17.IN1
dataa[7] => dataa[7]~16.IN1
dataa[8] => dataa[8]~15.IN1
dataa[9] => dataa[9]~14.IN1
dataa[10] => dataa[10]~13.IN1
dataa[11] => dataa[11]~12.IN1
dataa[12] => dataa[12]~11.IN1
dataa[13] => dataa[13]~10.IN1
dataa[14] => dataa[14]~9.IN1
dataa[15] => dataa[15]~8.IN1
dataa[16] => dataa[16]~7.IN1
dataa[17] => dataa[17]~6.IN1
dataa[18] => dataa[18]~5.IN1
dataa[19] => dataa[19]~4.IN1
dataa[20] => dataa[20]~3.IN1
dataa[21] => dataa[21]~2.IN1
dataa[22] => dataa[22]~1.IN1
dataa[23] => dataa[23]~0.IN1
datab[0] => datab[0]~23.IN1
datab[1] => datab[1]~22.IN1
datab[2] => datab[2]~21.IN1
datab[3] => datab[3]~20.IN1
datab[4] => datab[4]~19.IN1
datab[5] => datab[5]~18.IN1
datab[6] => datab[6]~17.IN1
datab[7] => datab[7]~16.IN1
datab[8] => datab[8]~15.IN1
datab[9] => datab[9]~14.IN1
datab[10] => datab[10]~13.IN1
datab[11] => datab[11]~12.IN1
datab[12] => datab[12]~11.IN1
datab[13] => datab[13]~10.IN1
datab[14] => datab[14]~9.IN1
datab[15] => datab[15]~8.IN1
datab[16] => datab[16]~7.IN1
datab[17] => datab[17]~6.IN1
datab[18] => datab[18]~5.IN1
datab[19] => datab[19]~4.IN1
datab[20] => datab[20]~3.IN1
datab[21] => datab[21]~2.IN1
datab[22] => datab[22]~1.IN1
datab[23] => datab[23]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_99k:auto_generated.dataa[0]
dataa[1] => add_sub_99k:auto_generated.dataa[1]
dataa[2] => add_sub_99k:auto_generated.dataa[2]
dataa[3] => add_sub_99k:auto_generated.dataa[3]
dataa[4] => add_sub_99k:auto_generated.dataa[4]
dataa[5] => add_sub_99k:auto_generated.dataa[5]
dataa[6] => add_sub_99k:auto_generated.dataa[6]
dataa[7] => add_sub_99k:auto_generated.dataa[7]
dataa[8] => add_sub_99k:auto_generated.dataa[8]
dataa[9] => add_sub_99k:auto_generated.dataa[9]
dataa[10] => add_sub_99k:auto_generated.dataa[10]
dataa[11] => add_sub_99k:auto_generated.dataa[11]
dataa[12] => add_sub_99k:auto_generated.dataa[12]
dataa[13] => add_sub_99k:auto_generated.dataa[13]
dataa[14] => add_sub_99k:auto_generated.dataa[14]
dataa[15] => add_sub_99k:auto_generated.dataa[15]
dataa[16] => add_sub_99k:auto_generated.dataa[16]
dataa[17] => add_sub_99k:auto_generated.dataa[17]
dataa[18] => add_sub_99k:auto_generated.dataa[18]
dataa[19] => add_sub_99k:auto_generated.dataa[19]
dataa[20] => add_sub_99k:auto_generated.dataa[20]
dataa[21] => add_sub_99k:auto_generated.dataa[21]
dataa[22] => add_sub_99k:auto_generated.dataa[22]
dataa[23] => add_sub_99k:auto_generated.dataa[23]
datab[0] => add_sub_99k:auto_generated.datab[0]
datab[1] => add_sub_99k:auto_generated.datab[1]
datab[2] => add_sub_99k:auto_generated.datab[2]
datab[3] => add_sub_99k:auto_generated.datab[3]
datab[4] => add_sub_99k:auto_generated.datab[4]
datab[5] => add_sub_99k:auto_generated.datab[5]
datab[6] => add_sub_99k:auto_generated.datab[6]
datab[7] => add_sub_99k:auto_generated.datab[7]
datab[8] => add_sub_99k:auto_generated.datab[8]
datab[9] => add_sub_99k:auto_generated.datab[9]
datab[10] => add_sub_99k:auto_generated.datab[10]
datab[11] => add_sub_99k:auto_generated.datab[11]
datab[12] => add_sub_99k:auto_generated.datab[12]
datab[13] => add_sub_99k:auto_generated.datab[13]
datab[14] => add_sub_99k:auto_generated.datab[14]
datab[15] => add_sub_99k:auto_generated.datab[15]
datab[16] => add_sub_99k:auto_generated.datab[16]
datab[17] => add_sub_99k:auto_generated.datab[17]
datab[18] => add_sub_99k:auto_generated.datab[18]
datab[19] => add_sub_99k:auto_generated.datab[19]
datab[20] => add_sub_99k:auto_generated.datab[20]
datab[21] => add_sub_99k:auto_generated.datab[21]
datab[22] => add_sub_99k:auto_generated.datab[22]
datab[23] => add_sub_99k:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_99k:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_99k:auto_generated.clken
result[0] <= add_sub_99k:auto_generated.result[0]
result[1] <= add_sub_99k:auto_generated.result[1]
result[2] <= add_sub_99k:auto_generated.result[2]
result[3] <= add_sub_99k:auto_generated.result[3]
result[4] <= add_sub_99k:auto_generated.result[4]
result[5] <= add_sub_99k:auto_generated.result[5]
result[6] <= add_sub_99k:auto_generated.result[6]
result[7] <= add_sub_99k:auto_generated.result[7]
result[8] <= add_sub_99k:auto_generated.result[8]
result[9] <= add_sub_99k:auto_generated.result[9]
result[10] <= add_sub_99k:auto_generated.result[10]
result[11] <= add_sub_99k:auto_generated.result[11]
result[12] <= add_sub_99k:auto_generated.result[12]
result[13] <= add_sub_99k:auto_generated.result[13]
result[14] <= add_sub_99k:auto_generated.result[14]
result[15] <= add_sub_99k:auto_generated.result[15]
result[16] <= add_sub_99k:auto_generated.result[16]
result[17] <= add_sub_99k:auto_generated.result[17]
result[18] <= add_sub_99k:auto_generated.result[18]
result[19] <= add_sub_99k:auto_generated.result[19]
result[20] <= add_sub_99k:auto_generated.result[20]
result[21] <= add_sub_99k:auto_generated.result[21]
result[22] <= add_sub_99k:auto_generated.result[22]
result[23] <= add_sub_99k:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_99k:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN47
dataa[1] => op_1.IN45
dataa[2] => op_1.IN43
dataa[3] => op_1.IN41
dataa[4] => op_1.IN39
dataa[5] => op_1.IN37
dataa[6] => op_1.IN35
dataa[7] => op_1.IN33
dataa[8] => op_1.IN31
dataa[9] => op_1.IN29
dataa[10] => op_1.IN27
dataa[11] => op_1.IN25
dataa[12] => op_1.IN23
dataa[13] => op_1.IN21
dataa[14] => op_1.IN19
dataa[15] => op_1.IN17
dataa[16] => op_1.IN15
dataa[17] => op_1.IN13
dataa[18] => op_1.IN11
dataa[19] => op_1.IN9
dataa[20] => op_1.IN7
dataa[21] => op_1.IN5
dataa[22] => op_1.IN3
dataa[23] => op_1.IN1
datab[0] => op_1.IN48
datab[1] => op_1.IN46
datab[2] => op_1.IN44
datab[3] => op_1.IN42
datab[4] => op_1.IN40
datab[5] => op_1.IN38
datab[6] => op_1.IN36
datab[7] => op_1.IN34
datab[8] => op_1.IN32
datab[9] => op_1.IN30
datab[10] => op_1.IN28
datab[11] => op_1.IN26
datab[12] => op_1.IN24
datab[13] => op_1.IN22
datab[14] => op_1.IN20
datab[15] => op_1.IN18
datab[16] => op_1.IN16
datab[17] => op_1.IN14
datab[18] => op_1.IN12
datab[19] => op_1.IN10
datab[20] => op_1.IN8
datab[21] => op_1.IN6
datab[22] => op_1.IN4
datab[23] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_add_sub0:inst
aclr => aclr~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
dataa[0] => dataa[0]~23.IN1
dataa[1] => dataa[1]~22.IN1
dataa[2] => dataa[2]~21.IN1
dataa[3] => dataa[3]~20.IN1
dataa[4] => dataa[4]~19.IN1
dataa[5] => dataa[5]~18.IN1
dataa[6] => dataa[6]~17.IN1
dataa[7] => dataa[7]~16.IN1
dataa[8] => dataa[8]~15.IN1
dataa[9] => dataa[9]~14.IN1
dataa[10] => dataa[10]~13.IN1
dataa[11] => dataa[11]~12.IN1
dataa[12] => dataa[12]~11.IN1
dataa[13] => dataa[13]~10.IN1
dataa[14] => dataa[14]~9.IN1
dataa[15] => dataa[15]~8.IN1
dataa[16] => dataa[16]~7.IN1
dataa[17] => dataa[17]~6.IN1
dataa[18] => dataa[18]~5.IN1
dataa[19] => dataa[19]~4.IN1
dataa[20] => dataa[20]~3.IN1
dataa[21] => dataa[21]~2.IN1
dataa[22] => dataa[22]~1.IN1
dataa[23] => dataa[23]~0.IN1
datab[0] => datab[0]~23.IN1
datab[1] => datab[1]~22.IN1
datab[2] => datab[2]~21.IN1
datab[3] => datab[3]~20.IN1
datab[4] => datab[4]~19.IN1
datab[5] => datab[5]~18.IN1
datab[6] => datab[6]~17.IN1
datab[7] => datab[7]~16.IN1
datab[8] => datab[8]~15.IN1
datab[9] => datab[9]~14.IN1
datab[10] => datab[10]~13.IN1
datab[11] => datab[11]~12.IN1
datab[12] => datab[12]~11.IN1
datab[13] => datab[13]~10.IN1
datab[14] => datab[14]~9.IN1
datab[15] => datab[15]~8.IN1
datab[16] => datab[16]~7.IN1
datab[17] => datab[17]~6.IN1
datab[18] => datab[18]~5.IN1
datab[19] => datab[19]~4.IN1
datab[20] => datab[20]~3.IN1
datab[21] => datab[21]~2.IN1
datab[22] => datab[22]~1.IN1
datab[23] => datab[23]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst17|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst18
D_Sum[0] <= lpm_add_sub0:inst9.result[0]
D_Sum[1] <= lpm_add_sub0:inst9.result[1]
D_Sum[2] <= lpm_add_sub0:inst9.result[2]
D_Sum[3] <= lpm_add_sub0:inst9.result[3]
D_Sum[4] <= lpm_add_sub0:inst9.result[4]
D_Sum[5] <= lpm_add_sub0:inst9.result[5]
D_Sum[6] <= lpm_add_sub0:inst9.result[6]
D_Sum[7] <= lpm_add_sub0:inst9.result[7]
D_Sum[8] <= lpm_add_sub0:inst9.result[8]
D_Sum[9] <= lpm_add_sub0:inst9.result[9]
D_Sum[10] <= lpm_add_sub0:inst9.result[10]
D_Sum[11] <= lpm_add_sub0:inst9.result[11]
D_Sum[12] <= lpm_add_sub0:inst9.result[12]
D_Sum[13] <= lpm_add_sub0:inst9.result[13]
D_Sum[14] <= lpm_add_sub0:inst9.result[14]
D_Sum[15] <= lpm_add_sub0:inst9.result[15]
D_Sum[16] <= lpm_add_sub0:inst9.result[16]
D_Sum[17] <= lpm_add_sub0:inst9.result[17]
D_Sum[18] <= lpm_add_sub0:inst9.result[18]
D_Sum[19] <= lpm_add_sub0:inst9.result[19]
D_Sum[20] <= lpm_add_sub0:inst9.result[20]
D_Sum[21] <= lpm_add_sub0:inst9.result[21]
D_Sum[22] <= lpm_add_sub0:inst9.result[22]
D_Sum[23] <= lpm_add_sub0:inst9.result[23]
Clk_100 => lpm_add_sub0:inst9.clock
Clk_100 => lpm_counter26:inst2.clock
Clk_100 => lpm_add_sub1:inst1.clock
Clk_100 => lpm_add_sub0:inst.clock
D_Clk_Enbl => lpm_add_sub0:inst9.clken
D_Clk_Enbl => inst4.IN0
Sum_Clear => lpm_add_sub0:inst9.aclr
Sum_Clear => lpm_add_sub0:inst.aclr
Z[0] => lpm_add_sub0:inst9.datab[16]
Z[0] => lpm_add_sub0:inst.datab[16]
Z[1] => lpm_add_sub0:inst9.datab[17]
Z[1] => lpm_add_sub0:inst.datab[17]
Z[2] => lpm_add_sub0:inst9.datab[18]
Z[2] => lpm_add_sub0:inst.datab[18]
Z[3] => lpm_add_sub0:inst9.datab[19]
Z[3] => lpm_add_sub0:inst.datab[19]
Z[4] => lpm_add_sub0:inst9.datab[20]
Z[4] => lpm_add_sub0:inst.datab[20]
Z[5] => lpm_add_sub0:inst9.datab[21]
Z[5] => lpm_add_sub0:inst.datab[21]
Z[6] => lpm_add_sub0:inst9.datab[22]
Z[6] => lpm_add_sub0:inst.datab[22]
Z[7] => lpm_add_sub0:inst9.datab[23]
Z[7] => lpm_add_sub0:inst.datab[23]
ADC_Dat[0] => lpm_add_sub0:inst9.datab[0]
ADC_Dat[0] => lpm_and1:inst3.data[0][0]
ADC_Dat[0] => lpm_add_sub0:inst.datab[0]
ADC_Dat[1] => lpm_add_sub0:inst9.datab[1]
ADC_Dat[1] => lpm_and1:inst3.data[1][0]
ADC_Dat[1] => lpm_add_sub0:inst.datab[1]
ADC_Dat[2] => lpm_add_sub0:inst9.datab[2]
ADC_Dat[2] => lpm_and1:inst3.data[2][0]
ADC_Dat[2] => lpm_add_sub0:inst.datab[2]
ADC_Dat[3] => lpm_add_sub0:inst9.datab[3]
ADC_Dat[3] => lpm_and1:inst3.data[3][0]
ADC_Dat[3] => lpm_add_sub0:inst.datab[3]
ADC_Dat[4] => lpm_add_sub0:inst9.datab[4]
ADC_Dat[4] => lpm_and1:inst3.data[4][0]
ADC_Dat[4] => lpm_add_sub0:inst.datab[4]
ADC_Dat[5] => lpm_add_sub0:inst9.datab[5]
ADC_Dat[5] => lpm_and1:inst3.data[5][0]
ADC_Dat[5] => lpm_add_sub0:inst.datab[5]
ADC_Dat[6] => lpm_add_sub0:inst9.datab[6]
ADC_Dat[6] => lpm_and1:inst3.data[6][0]
ADC_Dat[6] => lpm_add_sub0:inst.datab[6]
ADC_Dat[7] => lpm_add_sub0:inst9.datab[7]
ADC_Dat[7] => lpm_and1:inst3.data[7][0]
ADC_Dat[7] => lpm_add_sub0:inst.datab[7]
ADC_Dat[8] => lpm_add_sub0:inst9.datab[8]
ADC_Dat[8] => lpm_and1:inst3.data[8][0]
ADC_Dat[8] => lpm_add_sub0:inst.datab[8]
ADC_Dat[9] => lpm_add_sub0:inst9.datab[9]
ADC_Dat[9] => lpm_and1:inst3.data[9][0]
ADC_Dat[9] => lpm_add_sub0:inst.datab[9]
ADC_Dat[10] => lpm_add_sub0:inst9.datab[10]
ADC_Dat[10] => lpm_and1:inst3.data[10][0]
ADC_Dat[10] => lpm_add_sub0:inst.datab[10]
ADC_Dat[11] => lpm_add_sub0:inst9.datab[11]
ADC_Dat[11] => lpm_and1:inst3.data[11][0]
ADC_Dat[11] => lpm_add_sub0:inst.datab[11]
ADC_Dat[12] => lpm_add_sub0:inst9.datab[12]
ADC_Dat[12] => lpm_and1:inst3.data[12][0]
ADC_Dat[12] => lpm_add_sub0:inst.datab[12]
ADC_Dat[13] => lpm_add_sub0:inst9.datab[13]
ADC_Dat[13] => lpm_and1:inst3.data[13][0]
ADC_Dat[13] => lpm_add_sub0:inst.datab[13]
ADC_Dat[14] => lpm_add_sub0:inst9.datab[14]
ADC_Dat[14] => lpm_and1:inst3.data[14][0]
ADC_Dat[14] => lpm_add_sub0:inst.datab[14]
ADC_Dat[15] => lpm_add_sub0:inst9.datab[15]
ADC_Dat[15] => lpm_and1:inst3.data[15][0]
ADC_Dat[15] => lpm_add_sub0:inst.datab[15]
Over[0] <= lpm_counter26:inst2.q[0]
Over[1] <= lpm_counter26:inst2.q[1]
Over[2] <= lpm_counter26:inst2.q[2]
Over[3] <= lpm_counter26:inst2.q[3]
Over[4] <= lpm_counter26:inst2.q[4]
Over[5] <= lpm_counter26:inst2.q[5]
Over[6] <= lpm_counter26:inst2.q[6]
Over[7] <= lpm_counter26:inst2.q[7]
Z_Clk_Enbl => lpm_counter26:inst2.sclr
Z_Clk_Enbl => lpm_add_sub0:inst.clken
Result[0] <= lpm_add_sub1:inst1.result[0]
Result[1] <= lpm_add_sub1:inst1.result[1]
Result[2] <= lpm_add_sub1:inst1.result[2]
Result[3] <= lpm_add_sub1:inst1.result[3]
Result[4] <= lpm_add_sub1:inst1.result[4]
Result[5] <= lpm_add_sub1:inst1.result[5]
Result[6] <= lpm_add_sub1:inst1.result[6]
Result[7] <= lpm_add_sub1:inst1.result[7]
Result[8] <= lpm_add_sub1:inst1.result[8]
Result[9] <= lpm_add_sub1:inst1.result[9]
Result[10] <= lpm_add_sub1:inst1.result[10]
Result[11] <= lpm_add_sub1:inst1.result[11]
Result[12] <= lpm_add_sub1:inst1.result[12]
Result[13] <= lpm_add_sub1:inst1.result[13]
Result[14] <= lpm_add_sub1:inst1.result[14]
Result[15] <= lpm_add_sub1:inst1.result[15]
Result[16] <= lpm_add_sub1:inst1.result[16]
Result[17] <= lpm_add_sub1:inst1.result[17]
Result[18] <= lpm_add_sub1:inst1.result[18]
Result[19] <= lpm_add_sub1:inst1.result[19]
Result[20] <= lpm_add_sub1:inst1.result[20]
Result[21] <= lpm_add_sub1:inst1.result[21]
Result[22] <= lpm_add_sub1:inst1.result[22]
Result[23] <= lpm_add_sub1:inst1.result[23]
Subs_Enbl => lpm_add_sub1:inst1.clken
Z_Sum[0] <= lpm_add_sub0:inst.result[0]
Z_Sum[1] <= lpm_add_sub0:inst.result[1]
Z_Sum[2] <= lpm_add_sub0:inst.result[2]
Z_Sum[3] <= lpm_add_sub0:inst.result[3]
Z_Sum[4] <= lpm_add_sub0:inst.result[4]
Z_Sum[5] <= lpm_add_sub0:inst.result[5]
Z_Sum[6] <= lpm_add_sub0:inst.result[6]
Z_Sum[7] <= lpm_add_sub0:inst.result[7]
Z_Sum[8] <= lpm_add_sub0:inst.result[8]
Z_Sum[9] <= lpm_add_sub0:inst.result[9]
Z_Sum[10] <= lpm_add_sub0:inst.result[10]
Z_Sum[11] <= lpm_add_sub0:inst.result[11]
Z_Sum[12] <= lpm_add_sub0:inst.result[12]
Z_Sum[13] <= lpm_add_sub0:inst.result[13]
Z_Sum[14] <= lpm_add_sub0:inst.result[14]
Z_Sum[15] <= lpm_add_sub0:inst.result[15]
Z_Sum[16] <= lpm_add_sub0:inst.result[16]
Z_Sum[17] <= lpm_add_sub0:inst.result[17]
Z_Sum[18] <= lpm_add_sub0:inst.result[18]
Z_Sum[19] <= lpm_add_sub0:inst.result[19]
Z_Sum[20] <= lpm_add_sub0:inst.result[20]
Z_Sum[21] <= lpm_add_sub0:inst.result[21]
Z_Sum[22] <= lpm_add_sub0:inst.result[22]
Z_Sum[23] <= lpm_add_sub0:inst.result[23]


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_add_sub0:inst9
aclr => aclr~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
dataa[0] => dataa[0]~23.IN1
dataa[1] => dataa[1]~22.IN1
dataa[2] => dataa[2]~21.IN1
dataa[3] => dataa[3]~20.IN1
dataa[4] => dataa[4]~19.IN1
dataa[5] => dataa[5]~18.IN1
dataa[6] => dataa[6]~17.IN1
dataa[7] => dataa[7]~16.IN1
dataa[8] => dataa[8]~15.IN1
dataa[9] => dataa[9]~14.IN1
dataa[10] => dataa[10]~13.IN1
dataa[11] => dataa[11]~12.IN1
dataa[12] => dataa[12]~11.IN1
dataa[13] => dataa[13]~10.IN1
dataa[14] => dataa[14]~9.IN1
dataa[15] => dataa[15]~8.IN1
dataa[16] => dataa[16]~7.IN1
dataa[17] => dataa[17]~6.IN1
dataa[18] => dataa[18]~5.IN1
dataa[19] => dataa[19]~4.IN1
dataa[20] => dataa[20]~3.IN1
dataa[21] => dataa[21]~2.IN1
dataa[22] => dataa[22]~1.IN1
dataa[23] => dataa[23]~0.IN1
datab[0] => datab[0]~23.IN1
datab[1] => datab[1]~22.IN1
datab[2] => datab[2]~21.IN1
datab[3] => datab[3]~20.IN1
datab[4] => datab[4]~19.IN1
datab[5] => datab[5]~18.IN1
datab[6] => datab[6]~17.IN1
datab[7] => datab[7]~16.IN1
datab[8] => datab[8]~15.IN1
datab[9] => datab[9]~14.IN1
datab[10] => datab[10]~13.IN1
datab[11] => datab[11]~12.IN1
datab[12] => datab[12]~11.IN1
datab[13] => datab[13]~10.IN1
datab[14] => datab[14]~9.IN1
datab[15] => datab[15]~8.IN1
datab[16] => datab[16]~7.IN1
datab[17] => datab[17]~6.IN1
datab[18] => datab[18]~5.IN1
datab[19] => datab[19]~4.IN1
datab[20] => datab[20]~3.IN1
datab[21] => datab[21]~2.IN1
datab[22] => datab[22]~1.IN1
datab[23] => datab[23]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_counter26:inst2
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_counter26:inst2|lpm_counter:lpm_counter_component
clock => cntr_gri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_gri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_gri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_gri:auto_generated.q[0]
q[1] <= cntr_gri:auto_generated.q[1]
q[2] <= cntr_gri:auto_generated.q[2]
q[3] <= cntr_gri:auto_generated.q[3]
q[4] <= cntr_gri:auto_generated.q[4]
q[5] <= cntr_gri:auto_generated.q[5]
q[6] <= cntr_gri:auto_generated.q[6]
q[7] <= cntr_gri:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_counter26:inst2|lpm_counter:lpm_counter_component|cntr_gri:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_and1:inst3
data[0][0] => lpm_and:lpm_and_component.data[0][0]
data[1][0] => lpm_and:lpm_and_component.data[1][0]
data[2][0] => lpm_and:lpm_and_component.data[2][0]
data[3][0] => lpm_and:lpm_and_component.data[3][0]
data[4][0] => lpm_and:lpm_and_component.data[4][0]
data[5][0] => lpm_and:lpm_and_component.data[5][0]
data[6][0] => lpm_and:lpm_and_component.data[6][0]
data[7][0] => lpm_and:lpm_and_component.data[7][0]
data[8][0] => lpm_and:lpm_and_component.data[8][0]
data[9][0] => lpm_and:lpm_and_component.data[9][0]
data[10][0] => lpm_and:lpm_and_component.data[10][0]
data[11][0] => lpm_and:lpm_and_component.data[11][0]
data[12][0] => lpm_and:lpm_and_component.data[12][0]
data[13][0] => lpm_and:lpm_and_component.data[13][0]
data[14][0] => lpm_and:lpm_and_component.data[14][0]
data[15][0] => lpm_and:lpm_and_component.data[15][0]
result <= lpm_and:lpm_and_component.result[0]


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_and1:inst3|lpm_and:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[1][0] => and_node[0][1].IN0
data[2][0] => and_node[0][2].IN0
data[3][0] => and_node[0][3].IN0
data[4][0] => and_node[0][4].IN0
data[5][0] => and_node[0][5].IN0
data[6][0] => and_node[0][6].IN0
data[7][0] => and_node[0][7].IN0
data[8][0] => and_node[0][8].IN0
data[9][0] => and_node[0][9].IN0
data[10][0] => and_node[0][10].IN0
data[11][0] => and_node[0][11].IN0
data[12][0] => and_node[0][12].IN0
data[13][0] => and_node[0][13].IN0
data[14][0] => and_node[0][14].IN0
data[15][0] => and_node[0][15].IN0
result[0] <= and_node[0][15].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_add_sub1:inst1
clken => clken~0.IN1
clock => clock~0.IN1
dataa[0] => dataa[0]~23.IN1
dataa[1] => dataa[1]~22.IN1
dataa[2] => dataa[2]~21.IN1
dataa[3] => dataa[3]~20.IN1
dataa[4] => dataa[4]~19.IN1
dataa[5] => dataa[5]~18.IN1
dataa[6] => dataa[6]~17.IN1
dataa[7] => dataa[7]~16.IN1
dataa[8] => dataa[8]~15.IN1
dataa[9] => dataa[9]~14.IN1
dataa[10] => dataa[10]~13.IN1
dataa[11] => dataa[11]~12.IN1
dataa[12] => dataa[12]~11.IN1
dataa[13] => dataa[13]~10.IN1
dataa[14] => dataa[14]~9.IN1
dataa[15] => dataa[15]~8.IN1
dataa[16] => dataa[16]~7.IN1
dataa[17] => dataa[17]~6.IN1
dataa[18] => dataa[18]~5.IN1
dataa[19] => dataa[19]~4.IN1
dataa[20] => dataa[20]~3.IN1
dataa[21] => dataa[21]~2.IN1
dataa[22] => dataa[22]~1.IN1
dataa[23] => dataa[23]~0.IN1
datab[0] => datab[0]~23.IN1
datab[1] => datab[1]~22.IN1
datab[2] => datab[2]~21.IN1
datab[3] => datab[3]~20.IN1
datab[4] => datab[4]~19.IN1
datab[5] => datab[5]~18.IN1
datab[6] => datab[6]~17.IN1
datab[7] => datab[7]~16.IN1
datab[8] => datab[8]~15.IN1
datab[9] => datab[9]~14.IN1
datab[10] => datab[10]~13.IN1
datab[11] => datab[11]~12.IN1
datab[12] => datab[12]~11.IN1
datab[13] => datab[13]~10.IN1
datab[14] => datab[14]~9.IN1
datab[15] => datab[15]~8.IN1
datab[16] => datab[16]~7.IN1
datab[17] => datab[17]~6.IN1
datab[18] => datab[18]~5.IN1
datab[19] => datab[19]~4.IN1
datab[20] => datab[20]~3.IN1
datab[21] => datab[21]~2.IN1
datab[22] => datab[22]~1.IN1
datab[23] => datab[23]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_99k:auto_generated.dataa[0]
dataa[1] => add_sub_99k:auto_generated.dataa[1]
dataa[2] => add_sub_99k:auto_generated.dataa[2]
dataa[3] => add_sub_99k:auto_generated.dataa[3]
dataa[4] => add_sub_99k:auto_generated.dataa[4]
dataa[5] => add_sub_99k:auto_generated.dataa[5]
dataa[6] => add_sub_99k:auto_generated.dataa[6]
dataa[7] => add_sub_99k:auto_generated.dataa[7]
dataa[8] => add_sub_99k:auto_generated.dataa[8]
dataa[9] => add_sub_99k:auto_generated.dataa[9]
dataa[10] => add_sub_99k:auto_generated.dataa[10]
dataa[11] => add_sub_99k:auto_generated.dataa[11]
dataa[12] => add_sub_99k:auto_generated.dataa[12]
dataa[13] => add_sub_99k:auto_generated.dataa[13]
dataa[14] => add_sub_99k:auto_generated.dataa[14]
dataa[15] => add_sub_99k:auto_generated.dataa[15]
dataa[16] => add_sub_99k:auto_generated.dataa[16]
dataa[17] => add_sub_99k:auto_generated.dataa[17]
dataa[18] => add_sub_99k:auto_generated.dataa[18]
dataa[19] => add_sub_99k:auto_generated.dataa[19]
dataa[20] => add_sub_99k:auto_generated.dataa[20]
dataa[21] => add_sub_99k:auto_generated.dataa[21]
dataa[22] => add_sub_99k:auto_generated.dataa[22]
dataa[23] => add_sub_99k:auto_generated.dataa[23]
datab[0] => add_sub_99k:auto_generated.datab[0]
datab[1] => add_sub_99k:auto_generated.datab[1]
datab[2] => add_sub_99k:auto_generated.datab[2]
datab[3] => add_sub_99k:auto_generated.datab[3]
datab[4] => add_sub_99k:auto_generated.datab[4]
datab[5] => add_sub_99k:auto_generated.datab[5]
datab[6] => add_sub_99k:auto_generated.datab[6]
datab[7] => add_sub_99k:auto_generated.datab[7]
datab[8] => add_sub_99k:auto_generated.datab[8]
datab[9] => add_sub_99k:auto_generated.datab[9]
datab[10] => add_sub_99k:auto_generated.datab[10]
datab[11] => add_sub_99k:auto_generated.datab[11]
datab[12] => add_sub_99k:auto_generated.datab[12]
datab[13] => add_sub_99k:auto_generated.datab[13]
datab[14] => add_sub_99k:auto_generated.datab[14]
datab[15] => add_sub_99k:auto_generated.datab[15]
datab[16] => add_sub_99k:auto_generated.datab[16]
datab[17] => add_sub_99k:auto_generated.datab[17]
datab[18] => add_sub_99k:auto_generated.datab[18]
datab[19] => add_sub_99k:auto_generated.datab[19]
datab[20] => add_sub_99k:auto_generated.datab[20]
datab[21] => add_sub_99k:auto_generated.datab[21]
datab[22] => add_sub_99k:auto_generated.datab[22]
datab[23] => add_sub_99k:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_99k:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_99k:auto_generated.clken
result[0] <= add_sub_99k:auto_generated.result[0]
result[1] <= add_sub_99k:auto_generated.result[1]
result[2] <= add_sub_99k:auto_generated.result[2]
result[3] <= add_sub_99k:auto_generated.result[3]
result[4] <= add_sub_99k:auto_generated.result[4]
result[5] <= add_sub_99k:auto_generated.result[5]
result[6] <= add_sub_99k:auto_generated.result[6]
result[7] <= add_sub_99k:auto_generated.result[7]
result[8] <= add_sub_99k:auto_generated.result[8]
result[9] <= add_sub_99k:auto_generated.result[9]
result[10] <= add_sub_99k:auto_generated.result[10]
result[11] <= add_sub_99k:auto_generated.result[11]
result[12] <= add_sub_99k:auto_generated.result[12]
result[13] <= add_sub_99k:auto_generated.result[13]
result[14] <= add_sub_99k:auto_generated.result[14]
result[15] <= add_sub_99k:auto_generated.result[15]
result[16] <= add_sub_99k:auto_generated.result[16]
result[17] <= add_sub_99k:auto_generated.result[17]
result[18] <= add_sub_99k:auto_generated.result[18]
result[19] <= add_sub_99k:auto_generated.result[19]
result[20] <= add_sub_99k:auto_generated.result[20]
result[21] <= add_sub_99k:auto_generated.result[21]
result[22] <= add_sub_99k:auto_generated.result[22]
result[23] <= add_sub_99k:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_99k:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN47
dataa[1] => op_1.IN45
dataa[2] => op_1.IN43
dataa[3] => op_1.IN41
dataa[4] => op_1.IN39
dataa[5] => op_1.IN37
dataa[6] => op_1.IN35
dataa[7] => op_1.IN33
dataa[8] => op_1.IN31
dataa[9] => op_1.IN29
dataa[10] => op_1.IN27
dataa[11] => op_1.IN25
dataa[12] => op_1.IN23
dataa[13] => op_1.IN21
dataa[14] => op_1.IN19
dataa[15] => op_1.IN17
dataa[16] => op_1.IN15
dataa[17] => op_1.IN13
dataa[18] => op_1.IN11
dataa[19] => op_1.IN9
dataa[20] => op_1.IN7
dataa[21] => op_1.IN5
dataa[22] => op_1.IN3
dataa[23] => op_1.IN1
datab[0] => op_1.IN48
datab[1] => op_1.IN46
datab[2] => op_1.IN44
datab[3] => op_1.IN42
datab[4] => op_1.IN40
datab[5] => op_1.IN38
datab[6] => op_1.IN36
datab[7] => op_1.IN34
datab[8] => op_1.IN32
datab[9] => op_1.IN30
datab[10] => op_1.IN28
datab[11] => op_1.IN26
datab[12] => op_1.IN24
datab[13] => op_1.IN22
datab[14] => op_1.IN20
datab[15] => op_1.IN18
datab[16] => op_1.IN16
datab[17] => op_1.IN14
datab[18] => op_1.IN12
datab[19] => op_1.IN10
datab[20] => op_1.IN8
datab[21] => op_1.IN6
datab[22] => op_1.IN4
datab[23] => op_1.IN2
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_add_sub0:inst
aclr => aclr~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
dataa[0] => dataa[0]~23.IN1
dataa[1] => dataa[1]~22.IN1
dataa[2] => dataa[2]~21.IN1
dataa[3] => dataa[3]~20.IN1
dataa[4] => dataa[4]~19.IN1
dataa[5] => dataa[5]~18.IN1
dataa[6] => dataa[6]~17.IN1
dataa[7] => dataa[7]~16.IN1
dataa[8] => dataa[8]~15.IN1
dataa[9] => dataa[9]~14.IN1
dataa[10] => dataa[10]~13.IN1
dataa[11] => dataa[11]~12.IN1
dataa[12] => dataa[12]~11.IN1
dataa[13] => dataa[13]~10.IN1
dataa[14] => dataa[14]~9.IN1
dataa[15] => dataa[15]~8.IN1
dataa[16] => dataa[16]~7.IN1
dataa[17] => dataa[17]~6.IN1
dataa[18] => dataa[18]~5.IN1
dataa[19] => dataa[19]~4.IN1
dataa[20] => dataa[20]~3.IN1
dataa[21] => dataa[21]~2.IN1
dataa[22] => dataa[22]~1.IN1
dataa[23] => dataa[23]~0.IN1
datab[0] => datab[0]~23.IN1
datab[1] => datab[1]~22.IN1
datab[2] => datab[2]~21.IN1
datab[3] => datab[3]~20.IN1
datab[4] => datab[4]~19.IN1
datab[5] => datab[5]~18.IN1
datab[6] => datab[6]~17.IN1
datab[7] => datab[7]~16.IN1
datab[8] => datab[8]~15.IN1
datab[9] => datab[9]~14.IN1
datab[10] => datab[10]~13.IN1
datab[11] => datab[11]~12.IN1
datab[12] => datab[12]~11.IN1
datab[13] => datab[13]~10.IN1
datab[14] => datab[14]~9.IN1
datab[15] => datab[15]~8.IN1
datab[16] => datab[16]~7.IN1
datab[17] => datab[17]~6.IN1
datab[18] => datab[18]~5.IN1
datab[19] => datab[19]~4.IN1
datab[20] => datab[20]~3.IN1
datab[21] => datab[21]~2.IN1
datab[22] => datab[22]~1.IN1
datab[23] => datab[23]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amk:auto_generated.dataa[0]
dataa[1] => add_sub_amk:auto_generated.dataa[1]
dataa[2] => add_sub_amk:auto_generated.dataa[2]
dataa[3] => add_sub_amk:auto_generated.dataa[3]
dataa[4] => add_sub_amk:auto_generated.dataa[4]
dataa[5] => add_sub_amk:auto_generated.dataa[5]
dataa[6] => add_sub_amk:auto_generated.dataa[6]
dataa[7] => add_sub_amk:auto_generated.dataa[7]
dataa[8] => add_sub_amk:auto_generated.dataa[8]
dataa[9] => add_sub_amk:auto_generated.dataa[9]
dataa[10] => add_sub_amk:auto_generated.dataa[10]
dataa[11] => add_sub_amk:auto_generated.dataa[11]
dataa[12] => add_sub_amk:auto_generated.dataa[12]
dataa[13] => add_sub_amk:auto_generated.dataa[13]
dataa[14] => add_sub_amk:auto_generated.dataa[14]
dataa[15] => add_sub_amk:auto_generated.dataa[15]
dataa[16] => add_sub_amk:auto_generated.dataa[16]
dataa[17] => add_sub_amk:auto_generated.dataa[17]
dataa[18] => add_sub_amk:auto_generated.dataa[18]
dataa[19] => add_sub_amk:auto_generated.dataa[19]
dataa[20] => add_sub_amk:auto_generated.dataa[20]
dataa[21] => add_sub_amk:auto_generated.dataa[21]
dataa[22] => add_sub_amk:auto_generated.dataa[22]
dataa[23] => add_sub_amk:auto_generated.dataa[23]
datab[0] => add_sub_amk:auto_generated.datab[0]
datab[1] => add_sub_amk:auto_generated.datab[1]
datab[2] => add_sub_amk:auto_generated.datab[2]
datab[3] => add_sub_amk:auto_generated.datab[3]
datab[4] => add_sub_amk:auto_generated.datab[4]
datab[5] => add_sub_amk:auto_generated.datab[5]
datab[6] => add_sub_amk:auto_generated.datab[6]
datab[7] => add_sub_amk:auto_generated.datab[7]
datab[8] => add_sub_amk:auto_generated.datab[8]
datab[9] => add_sub_amk:auto_generated.datab[9]
datab[10] => add_sub_amk:auto_generated.datab[10]
datab[11] => add_sub_amk:auto_generated.datab[11]
datab[12] => add_sub_amk:auto_generated.datab[12]
datab[13] => add_sub_amk:auto_generated.datab[13]
datab[14] => add_sub_amk:auto_generated.datab[14]
datab[15] => add_sub_amk:auto_generated.datab[15]
datab[16] => add_sub_amk:auto_generated.datab[16]
datab[17] => add_sub_amk:auto_generated.datab[17]
datab[18] => add_sub_amk:auto_generated.datab[18]
datab[19] => add_sub_amk:auto_generated.datab[19]
datab[20] => add_sub_amk:auto_generated.datab[20]
datab[21] => add_sub_amk:auto_generated.datab[21]
datab[22] => add_sub_amk:auto_generated.datab[22]
datab[23] => add_sub_amk:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_amk:auto_generated.clock
aclr => add_sub_amk:auto_generated.aclr
clken => add_sub_amk:auto_generated.clken
result[0] <= add_sub_amk:auto_generated.result[0]
result[1] <= add_sub_amk:auto_generated.result[1]
result[2] <= add_sub_amk:auto_generated.result[2]
result[3] <= add_sub_amk:auto_generated.result[3]
result[4] <= add_sub_amk:auto_generated.result[4]
result[5] <= add_sub_amk:auto_generated.result[5]
result[6] <= add_sub_amk:auto_generated.result[6]
result[7] <= add_sub_amk:auto_generated.result[7]
result[8] <= add_sub_amk:auto_generated.result[8]
result[9] <= add_sub_amk:auto_generated.result[9]
result[10] <= add_sub_amk:auto_generated.result[10]
result[11] <= add_sub_amk:auto_generated.result[11]
result[12] <= add_sub_amk:auto_generated.result[12]
result[13] <= add_sub_amk:auto_generated.result[13]
result[14] <= add_sub_amk:auto_generated.result[14]
result[15] <= add_sub_amk:auto_generated.result[15]
result[16] <= add_sub_amk:auto_generated.result[16]
result[17] <= add_sub_amk:auto_generated.result[17]
result[18] <= add_sub_amk:auto_generated.result[18]
result[19] <= add_sub_amk:auto_generated.result[19]
result[20] <= add_sub_amk:auto_generated.result[20]
result[21] <= add_sub_amk:auto_generated.result[21]
result[22] <= add_sub_amk:auto_generated.result[22]
result[23] <= add_sub_amk:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|Acuisition_Control_Module|Filter_DCDS_Module:inst18|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => op_1.IN47
datab[1] => op_1.IN45
datab[2] => op_1.IN43
datab[3] => op_1.IN41
datab[4] => op_1.IN39
datab[5] => op_1.IN37
datab[6] => op_1.IN35
datab[7] => op_1.IN33
datab[8] => op_1.IN31
datab[9] => op_1.IN29
datab[10] => op_1.IN27
datab[11] => op_1.IN25
datab[12] => op_1.IN23
datab[13] => op_1.IN21
datab[14] => op_1.IN19
datab[15] => op_1.IN17
datab[16] => op_1.IN15
datab[17] => op_1.IN13
datab[18] => op_1.IN11
datab[19] => op_1.IN9
datab[20] => op_1.IN7
datab[21] => op_1.IN5
datab[22] => op_1.IN3
datab[23] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_counter8:inst45
aclr => aclr~0.IN1
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q


|Acuisition_Control_Module|lpm_counter8:inst45|lpm_counter:lpm_counter_component
clock => cntr_c9j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_c9j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_c9j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_c9j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_c9j:auto_generated.q[0]
q[1] <= cntr_c9j:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Acuisition_Control_Module|lpm_counter8:inst45|lpm_counter:lpm_counter_component|cntr_c9j:auto_generated
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_or2:inst42
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
result <= lpm_or:lpm_or_component.result[0]


|Acuisition_Control_Module|lpm_or2:inst42|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
result[0] <= or_node[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_mux5:inst35
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
data3x[0] => sub_wire2[24].IN1
data3x[1] => sub_wire2[25].IN1
data3x[2] => sub_wire2[26].IN1
data3x[3] => sub_wire2[27].IN1
data3x[4] => sub_wire2[28].IN1
data3x[5] => sub_wire2[29].IN1
data3x[6] => sub_wire2[30].IN1
data3x[7] => sub_wire2[31].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result
result[4] <= lpm_mux:lpm_mux_component.result
result[5] <= lpm_mux:lpm_mux_component.result
result[6] <= lpm_mux:lpm_mux_component.result
result[7] <= lpm_mux:lpm_mux_component.result


|Acuisition_Control_Module|lpm_mux5:inst35|lpm_mux:lpm_mux_component
data[0][0] => mux_8qc:auto_generated.data[0]
data[0][1] => mux_8qc:auto_generated.data[1]
data[0][2] => mux_8qc:auto_generated.data[2]
data[0][3] => mux_8qc:auto_generated.data[3]
data[0][4] => mux_8qc:auto_generated.data[4]
data[0][5] => mux_8qc:auto_generated.data[5]
data[0][6] => mux_8qc:auto_generated.data[6]
data[0][7] => mux_8qc:auto_generated.data[7]
data[1][0] => mux_8qc:auto_generated.data[8]
data[1][1] => mux_8qc:auto_generated.data[9]
data[1][2] => mux_8qc:auto_generated.data[10]
data[1][3] => mux_8qc:auto_generated.data[11]
data[1][4] => mux_8qc:auto_generated.data[12]
data[1][5] => mux_8qc:auto_generated.data[13]
data[1][6] => mux_8qc:auto_generated.data[14]
data[1][7] => mux_8qc:auto_generated.data[15]
data[2][0] => mux_8qc:auto_generated.data[16]
data[2][1] => mux_8qc:auto_generated.data[17]
data[2][2] => mux_8qc:auto_generated.data[18]
data[2][3] => mux_8qc:auto_generated.data[19]
data[2][4] => mux_8qc:auto_generated.data[20]
data[2][5] => mux_8qc:auto_generated.data[21]
data[2][6] => mux_8qc:auto_generated.data[22]
data[2][7] => mux_8qc:auto_generated.data[23]
data[3][0] => mux_8qc:auto_generated.data[24]
data[3][1] => mux_8qc:auto_generated.data[25]
data[3][2] => mux_8qc:auto_generated.data[26]
data[3][3] => mux_8qc:auto_generated.data[27]
data[3][4] => mux_8qc:auto_generated.data[28]
data[3][5] => mux_8qc:auto_generated.data[29]
data[3][6] => mux_8qc:auto_generated.data[30]
data[3][7] => mux_8qc:auto_generated.data[31]
sel[0] => mux_8qc:auto_generated.sel[0]
sel[1] => mux_8qc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8qc:auto_generated.result[0]
result[1] <= mux_8qc:auto_generated.result[1]
result[2] <= mux_8qc:auto_generated.result[2]
result[3] <= mux_8qc:auto_generated.result[3]
result[4] <= mux_8qc:auto_generated.result[4]
result[5] <= mux_8qc:auto_generated.result[5]
result[6] <= mux_8qc:auto_generated.result[6]
result[7] <= mux_8qc:auto_generated.result[7]


|Acuisition_Control_Module|lpm_mux5:inst35|lpm_mux:lpm_mux_component|mux_8qc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|Acuisition_Control_Module|lpm_constant16:inst50
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|Acuisition_Control_Module|lpm_constant16:inst50|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Acuisition_Control_Module|lpm_constant17:inst51
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|Acuisition_Control_Module|lpm_constant17:inst51|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Acuisition_Control_Module|lpm_constant18:inst59
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|Acuisition_Control_Module|lpm_constant18:inst59|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Acuisition_Control_Module|lpm_constant19:inst68
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]


|Acuisition_Control_Module|lpm_constant19:inst68|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|Acuisition_Control_Module|lpm_shiftreg13:inst19
aset => lpm_shiftreg:lpm_shiftreg_component.aset
clock => lpm_shiftreg:lpm_shiftreg_component.clock
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Acuisition_Control_Module|lpm_shiftreg13:inst19|lpm_shiftreg:lpm_shiftreg_component
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
q[0] <= q[0]~1.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~0.DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


