{"related:w-WblL63YagJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5":[{"title":"Advances in computer architecture","url":"https://dl.acm.org/citation.cfm?id=539235","authors":["GJ Myers"],"year":1982,"numCitations":494,"citationUrl":"http://scholar.google.com/scholar?cites=12133180900277740995&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:w-WblL63YagJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12133180900277740995&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"dl.acm.org","p":1,"exp":1596881250134},{"title":"Computing device employing a reduction processor and implementing a declarative language","url":"https://patents.google.com/patent/US5555434A/en","authors":["LG Carlstedt"],"year":1996,"numCitations":88,"pdf":"https://patentimages.storage.googleapis.com/6d/eb/fd/5d0d99408c1f13/US5555434.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11414253016492035984&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:kE9wqKSSZ54J:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11414253016492035984&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"Google Patents"},{"title":"Array of configurable logic blocks each including a look up table having inputs coupled to a first multiplexer and having outputs coupled to a second multiplexer","url":"https://patents.google.com/patent/US5587921A/en","authors":["OP Agrawal","OP Agrawal MJ Wright","OP Agrawal MJ Wright J Shen"],"year":1996,"numCitations":92,"pdf":"https://patentimages.storage.googleapis.com/pdfs/US5587921.pdf","citationUrl":"http://scholar.google.com/scholar?cites=6542980109187936718&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:zvGXPL5VzVoJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6542980109187936718&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"Google Patents"},{"title":"Array of configurable logic blocks including cascadable lookup tables","url":"https://patents.google.com/patent/US5586044A/en","authors":["OP Agrawal","OP Agrawal MJ Wright","OP Agrawal MJ Wright J Shen"],"year":1996,"numCitations":94,"pdf":"https://patentimages.storage.googleapis.com/b6/70/b0/2e3507849c0bbe/US5586044.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10792592075523236483&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:gyJCo0_9xpUJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10792592075523236483&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"Google Patents"},{"title":"Data processor for executing a fuzzy logic operation and method therefor","url":"https://patents.google.com/patent/US5561738A/en","authors":["KE Kinerk","KE Kinerk JP Magliocco","KE Kinerk JP Magliocco HK Quan","KE Kinerk JP Magliocco HK Quan DA Pena"],"year":1996,"numCitations":95,"pdf":"https://patentimages.storage.googleapis.com/46/b0/27/b25b03f227f7af/US5561738.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4916226377352560155&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:Gz6BydfxOUQJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4916226377352560155&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"Google Patents"},{"title":"Programmable fuzzy logic circuits","url":"https://patents.google.com/patent/US5204935A/en","authors":["T Mihara","T Mihara M Narahara","T Mihara M Narahara Y Misawa","T Mihara M Narahara Y Misawa Y Wakamori…"],"year":1993,"numCitations":97,"pdf":"https://patentimages.storage.googleapis.com/68/91/13/3fe5aa3c58df32/US5204935.pdf","citationUrl":"http://scholar.google.com/scholar?cites=18235380550974310397&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:_Qfk9P4VEf0J:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=18235380550974310397&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"Google Patents"},{"title":"Logic that mutates while-u-wait.","url":"https://elibrary.ru/item.asp?id=2846972","authors":["C Maxfield"],"year":1996,"numCitations":94,"citationUrl":"http://scholar.google.com/scholar?cites=450722327662814997&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:FeetqJFJQQYJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","publication":"elibrary.ru"},{"title":"Programmable control system including a logic module and a method for programming","url":"https://patents.google.com/patent/US5475583A/en","authors":["G Bock","G Bock H Macht","G Bock H Macht C Wombacher","G Bock H Macht C Wombacher M Prechtl…"],"year":1995,"numCitations":101,"pdf":"https://patentimages.storage.googleapis.com/b2/4b/db/ff58668aa25028/US5475583.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12495557448349955048&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:6LNig0sjaa0J:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12495557448349955048&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"Google Patents"},{"title":"Logic module with configurable combinational and sequential blocks","url":"https://patents.google.com/patent/US5440245A/en","authors":["DC Galbraith","DC Galbraith A El Gamal","DC Galbraith A El Gamal JW Greene"],"year":1995,"numCitations":104,"pdf":"https://patentimages.storage.googleapis.com/4c/80/91/7cc2964969cd76/US5440245.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13731096858266662755&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:Y3d3ldenjr4J:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13731096858266662755&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"Google Patents"},{"title":"Learning machine synapse processor system apparatus","url":"https://patents.google.com/patent/US5483620A/en","authors":["GG Pechanek","GG Pechanek S Vassiliadis…"],"year":1996,"numCitations":108,"pdf":"https://patentimages.storage.googleapis.com/f4/5e/32/542179b1b423b8/US5483620.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4526496375835927350&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:NiPLrnhY0T4J:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4526496375835927350&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"Google Patents"}]}