{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365753023449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365753023449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 13:20:23 2013 " "Processing started: Fri Apr 12 13:20:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365753023449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365753023449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slaveFIFO2b_loopback -c slaveFIFO2b_loopback " "Command: quartus_map --read_settings_files=on --write_settings_files=off slaveFIFO2b_loopback -c slaveFIFO2b_loopback" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365753023449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1365753024714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_loopback/vhdl_proj/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_loopback/vhdl_proj/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../pll.vhd" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_loopback/vhdl_proj/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365753026260 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../pll.vhd" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_loopback/vhdl_proj/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365753026260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365753026260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_loopback/vhdl_proj/ddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/fpga_loopback/vhdl_proj/ddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr-SYN " "Found design unit 1: ddr-SYN" {  } { { "../ddr.vhd" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_loopback/vhdl_proj/ddr.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365753026276 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr " "Found entity 1: ddr" {  } { { "../ddr.vhd" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_loopback/vhdl_proj/ddr.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365753026276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365753026276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/rtl_vhdl/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/rtl_vhdl/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-fifo_arch " "Found design unit 1: fifo-fifo_arch" {  } { { "../../../rtl_vhdl/fifo.vhd" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_vhdl/fifo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365753026291 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../../rtl_vhdl/fifo.vhd" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_vhdl/fifo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365753026291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365753026291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/rtl_vhdl/slavefifo2b_loopback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /scratch_rahul_new/cypress/fx3_slavefifo2b_altera2/rtl_vhdl/slavefifo2b_loopback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slaveFIFO2b_loopback-slaveFIFO2b_loopback_arch " "Found design unit 1: slaveFIFO2b_loopback-slaveFIFO2b_loopback_arch" {  } { { "../../../rtl_vhdl/slaveFIFO2b_loopback.vhd" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_vhdl/slaveFIFO2b_loopback.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365753026291 ""} { "Info" "ISGN_ENTITY_NAME" "1 slaveFIFO2b_loopback " "Found entity 1: slaveFIFO2b_loopback" {  } { { "../../../rtl_vhdl/slaveFIFO2b_loopback.vhd" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_vhdl/slaveFIFO2b_loopback.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365753026291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365753026291 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "slrd_looback_d4_n slaveFIFO2b_loopback.vhd(233) " "VHDL error at slaveFIFO2b_loopback.vhd(233): object \"slrd_looback_d4_n\" is used but not declared" {  } { { "../../../rtl_vhdl/slaveFIFO2b_loopback.vhd" "" { Text "D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/rtl_vhdl/slaveFIFO2b_loopback.vhd" 233 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1365753026307 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365753026682 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 12 13:20:26 2013 " "Processing ended: Fri Apr 12 13:20:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365753026682 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365753026682 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365753026682 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365753026682 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365753027369 ""}
