INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/Header_Gen/Header_Gen.srcs/sources_1/new/headers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h264header
