# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:38 on Oct 13,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 10:43:38 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:38 on Oct 13,2022
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:43:38 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:38 on Oct 13,2022
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 10:43:38 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:38 on Oct 13,2022
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 10:43:38 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:38 on Oct 13,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 10:43:38 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:38 on Oct 13,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:43:38 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:38 on Oct 13,2022
# vlog -reportprogress 300 ./Decoder32_5.sv 
# -- Compiling module Decoder32_5
# -- Compiling module Decoder32_5_testbench
# 
# Top level modules:
# 	Decoder32_5_testbench
# End time: 10:43:38 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:38 on Oct 13,2022
# vlog -reportprogress 300 ./Decoder8_3.sv 
# -- Compiling module Decoder8_3
# -- Compiling module Decoder8_3_testbench
# 
# Top level modules:
# 	Decoder8_3_testbench
# End time: 10:43:39 on Oct 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:39 on Oct 13,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 10:43:39 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:39 on Oct 13,2022
# vlog -reportprogress 300 ./oneRegister.sv 
# -- Compiling module oneRegister
# 
# Top level modules:
# 	oneRegister
# End time: 10:43:39 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 10:43:39 on Oct 13,2022
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.Decoder32_5
# Loading work.Decoder8_3
# Loading work.oneRegister
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: Design size of 9638 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
quit -sim
# End time: 10:45:16 on Oct 13,2022, Elapsed time: 0:01:37
# Errors: 0, Warnings: 1
do mux2_1.sv
# ** Error: invalid command name "`timescale"
# Error in macro ./mux2_1.sv line 1
# invalid command name "`timescale"
#     while executing
# "`timescale 1ps/1ps"
do runDecoder8_3.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:06 on Oct 13,2022
# vlog -reportprogress 300 ./Decoder8_3.sv 
# -- Compiling module Decoder8_3
# -- Compiling module Decoder8_3_testbench
# 
# Top level modules:
# 	Decoder8_3_testbench
# End time: 10:46:06 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Decoder8_3_testbench 
# Start time: 10:46:06 on Oct 13,2022
# Loading sv_std.std
# Loading work.Decoder8_3_testbench
# Loading work.Decoder8_3
# ** Error: Cannot open macro file: waveDecoder8_3.do
# Error in macro ./runDecoder8_3.do line 19
# Cannot open macro file: waveDecoder8_3.do
#     while executing
# "do waveDecoder8_3.do"
# End time: 11:36:15 on Oct 13,2022, Elapsed time: 0:50:09
# Errors: 3, Warnings: 0
