//
// Generated by Bluespec Compiler, version 2018.10.beta1 (build e1df8052c, 2018-10-17)
//
//
//
//
// Ports:
// Name                         I/O  size props
// RDY_set_verbosity              O     1 const
// to_raw_mem_request_get         O   353
// RDY_to_raw_mem_request_get     O     1
// RDY_to_raw_mem_response_put    O     1
// get_to_console_get             O     8 reg
// RDY_get_to_console_get         O     1 reg
// RDY_put_from_console_put       O     1 reg
// RDY_set_watch_tohost           O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// set_verbosity_verbosity        I     4 reg
// set_verbosity_logdelay         I    64 reg
// to_raw_mem_response_put        I   256
// put_from_console_put           I     8 reg
// set_watch_tohost_watch_tohost  I     1 reg
// set_watch_tohost_tohost_addr   I    64 reg
// EN_set_verbosity               I     1
// EN_to_raw_mem_response_put     I     1
// EN_put_from_console_put        I     1
// EN_set_watch_tohost            I     1
// EN_to_raw_mem_request_get      I     1
// EN_get_to_console_get          I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkSoC_Top(CLK,
		 RST_N,

		 set_verbosity_verbosity,
		 set_verbosity_logdelay,
		 EN_set_verbosity,
		 RDY_set_verbosity,

		 EN_to_raw_mem_request_get,
		 to_raw_mem_request_get,
		 RDY_to_raw_mem_request_get,

		 to_raw_mem_response_put,
		 EN_to_raw_mem_response_put,
		 RDY_to_raw_mem_response_put,

		 EN_get_to_console_get,
		 get_to_console_get,
		 RDY_get_to_console_get,

		 put_from_console_put,
		 EN_put_from_console_put,
		 RDY_put_from_console_put,

		 set_watch_tohost_watch_tohost,
		 set_watch_tohost_tohost_addr,
		 EN_set_watch_tohost,
		 RDY_set_watch_tohost);
  input  CLK;
  input  RST_N;

  // action method set_verbosity
  input  [3 : 0] set_verbosity_verbosity;
  input  [63 : 0] set_verbosity_logdelay;
  input  EN_set_verbosity;
  output RDY_set_verbosity;

  // actionvalue method to_raw_mem_request_get
  input  EN_to_raw_mem_request_get;
  output [352 : 0] to_raw_mem_request_get;
  output RDY_to_raw_mem_request_get;

  // action method to_raw_mem_response_put
  input  [255 : 0] to_raw_mem_response_put;
  input  EN_to_raw_mem_response_put;
  output RDY_to_raw_mem_response_put;

  // actionvalue method get_to_console_get
  input  EN_get_to_console_get;
  output [7 : 0] get_to_console_get;
  output RDY_get_to_console_get;

  // action method put_from_console_put
  input  [7 : 0] put_from_console_put;
  input  EN_put_from_console_put;
  output RDY_put_from_console_put;

  // action method set_watch_tohost
  input  set_watch_tohost_watch_tohost;
  input  [63 : 0] set_watch_tohost_tohost_addr;
  input  EN_set_watch_tohost;
  output RDY_set_watch_tohost;

  // signals for module outputs
  wire [352 : 0] to_raw_mem_request_get;
  wire [7 : 0] get_to_console_get;
  wire RDY_get_to_console_get,
       RDY_put_from_console_put,
       RDY_set_verbosity,
       RDY_set_watch_tohost,
       RDY_to_raw_mem_request_get,
       RDY_to_raw_mem_response_put;

  // register boot_rom_axi4_deburster_rg_ar_beat_count
  reg [7 : 0] boot_rom_axi4_deburster_rg_ar_beat_count;
  wire [7 : 0] boot_rom_axi4_deburster_rg_ar_beat_count$D_IN;
  wire boot_rom_axi4_deburster_rg_ar_beat_count$EN;

  // register boot_rom_axi4_deburster_rg_b_beat_count
  reg [7 : 0] boot_rom_axi4_deburster_rg_b_beat_count;
  wire [7 : 0] boot_rom_axi4_deburster_rg_b_beat_count$D_IN;
  wire boot_rom_axi4_deburster_rg_b_beat_count$EN;

  // register boot_rom_axi4_deburster_rg_b_resp
  reg [1 : 0] boot_rom_axi4_deburster_rg_b_resp;
  wire [1 : 0] boot_rom_axi4_deburster_rg_b_resp$D_IN;
  wire boot_rom_axi4_deburster_rg_b_resp$EN;

  // register boot_rom_axi4_deburster_rg_r_beat_count
  reg [7 : 0] boot_rom_axi4_deburster_rg_r_beat_count;
  wire [7 : 0] boot_rom_axi4_deburster_rg_r_beat_count$D_IN;
  wire boot_rom_axi4_deburster_rg_r_beat_count$EN;

  // register boot_rom_axi4_deburster_rg_reset
  reg boot_rom_axi4_deburster_rg_reset;
  wire boot_rom_axi4_deburster_rg_reset$D_IN,
       boot_rom_axi4_deburster_rg_reset$EN;

  // register boot_rom_axi4_deburster_rg_w_beat_count
  reg [7 : 0] boot_rom_axi4_deburster_rg_w_beat_count;
  wire [7 : 0] boot_rom_axi4_deburster_rg_w_beat_count$D_IN;
  wire boot_rom_axi4_deburster_rg_w_beat_count$EN;

  // register mem0_controller_axi4_deburster_rg_ar_beat_count
  reg [7 : 0] mem0_controller_axi4_deburster_rg_ar_beat_count;
  wire [7 : 0] mem0_controller_axi4_deburster_rg_ar_beat_count$D_IN;
  wire mem0_controller_axi4_deburster_rg_ar_beat_count$EN;

  // register mem0_controller_axi4_deburster_rg_b_beat_count
  reg [7 : 0] mem0_controller_axi4_deburster_rg_b_beat_count;
  wire [7 : 0] mem0_controller_axi4_deburster_rg_b_beat_count$D_IN;
  wire mem0_controller_axi4_deburster_rg_b_beat_count$EN;

  // register mem0_controller_axi4_deburster_rg_b_resp
  reg [1 : 0] mem0_controller_axi4_deburster_rg_b_resp;
  wire [1 : 0] mem0_controller_axi4_deburster_rg_b_resp$D_IN;
  wire mem0_controller_axi4_deburster_rg_b_resp$EN;

  // register mem0_controller_axi4_deburster_rg_r_beat_count
  reg [7 : 0] mem0_controller_axi4_deburster_rg_r_beat_count;
  wire [7 : 0] mem0_controller_axi4_deburster_rg_r_beat_count$D_IN;
  wire mem0_controller_axi4_deburster_rg_r_beat_count$EN;

  // register mem0_controller_axi4_deburster_rg_reset
  reg mem0_controller_axi4_deburster_rg_reset;
  wire mem0_controller_axi4_deburster_rg_reset$D_IN,
       mem0_controller_axi4_deburster_rg_reset$EN;

  // register mem0_controller_axi4_deburster_rg_w_beat_count
  reg [7 : 0] mem0_controller_axi4_deburster_rg_w_beat_count;
  wire [7 : 0] mem0_controller_axi4_deburster_rg_w_beat_count$D_IN;
  wire mem0_controller_axi4_deburster_rg_w_beat_count$EN;

  // register rg_state
  reg [1 : 0] rg_state;
  wire [1 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // ports of submodule boot_rom
  wire [63 : 0] boot_rom$set_addr_map_addr_base,
		boot_rom$set_addr_map_addr_lim,
		boot_rom$slave_araddr,
		boot_rom$slave_awaddr,
		boot_rom$slave_rdata,
		boot_rom$slave_wdata;
  wire [7 : 0] boot_rom$slave_arlen,
	       boot_rom$slave_awlen,
	       boot_rom$slave_wstrb;
  wire [3 : 0] boot_rom$slave_arcache,
	       boot_rom$slave_arid,
	       boot_rom$slave_arqos,
	       boot_rom$slave_arregion,
	       boot_rom$slave_awcache,
	       boot_rom$slave_awid,
	       boot_rom$slave_awqos,
	       boot_rom$slave_awregion,
	       boot_rom$slave_bid,
	       boot_rom$slave_rid,
	       boot_rom$slave_wid;
  wire [2 : 0] boot_rom$slave_arprot,
	       boot_rom$slave_arsize,
	       boot_rom$slave_awprot,
	       boot_rom$slave_awsize;
  wire [1 : 0] boot_rom$slave_arburst,
	       boot_rom$slave_awburst,
	       boot_rom$slave_bresp,
	       boot_rom$slave_rresp;
  wire boot_rom$EN_set_addr_map,
       boot_rom$slave_arlock,
       boot_rom$slave_arready,
       boot_rom$slave_arvalid,
       boot_rom$slave_awlock,
       boot_rom$slave_awready,
       boot_rom$slave_awvalid,
       boot_rom$slave_bready,
       boot_rom$slave_bvalid,
       boot_rom$slave_rlast,
       boot_rom$slave_rready,
       boot_rom$slave_rvalid,
       boot_rom$slave_wlast,
       boot_rom$slave_wready,
       boot_rom$slave_wvalid;

  // ports of submodule boot_rom_axi4_deburster_f_r_arlen
  wire [7 : 0] boot_rom_axi4_deburster_f_r_arlen$D_IN,
	       boot_rom_axi4_deburster_f_r_arlen$D_OUT;
  wire boot_rom_axi4_deburster_f_r_arlen$CLR,
       boot_rom_axi4_deburster_f_r_arlen$DEQ,
       boot_rom_axi4_deburster_f_r_arlen$EMPTY_N,
       boot_rom_axi4_deburster_f_r_arlen$ENQ,
       boot_rom_axi4_deburster_f_r_arlen$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_f_w_awlen
  wire [7 : 0] boot_rom_axi4_deburster_f_w_awlen$D_IN,
	       boot_rom_axi4_deburster_f_w_awlen$D_OUT;
  wire boot_rom_axi4_deburster_f_w_awlen$CLR,
       boot_rom_axi4_deburster_f_w_awlen$DEQ,
       boot_rom_axi4_deburster_f_w_awlen$EMPTY_N,
       boot_rom_axi4_deburster_f_w_awlen$ENQ,
       boot_rom_axi4_deburster_f_w_awlen$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_xactor_from_master_f_rd_addr
  wire [96 : 0] boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_IN,
		boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT;
  wire boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$CLR,
       boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$DEQ,
       boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$EMPTY_N,
       boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$ENQ,
       boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_xactor_from_master_f_rd_data
  wire [70 : 0] boot_rom_axi4_deburster_xactor_from_master_f_rd_data$D_IN,
		boot_rom_axi4_deburster_xactor_from_master_f_rd_data$D_OUT;
  wire boot_rom_axi4_deburster_xactor_from_master_f_rd_data$CLR,
       boot_rom_axi4_deburster_xactor_from_master_f_rd_data$DEQ,
       boot_rom_axi4_deburster_xactor_from_master_f_rd_data$EMPTY_N,
       boot_rom_axi4_deburster_xactor_from_master_f_rd_data$ENQ,
       boot_rom_axi4_deburster_xactor_from_master_f_rd_data$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_xactor_from_master_f_wr_addr
  wire [96 : 0] boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_IN,
		boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT;
  wire boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$CLR,
       boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$DEQ,
       boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$EMPTY_N,
       boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$ENQ,
       boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_xactor_from_master_f_wr_data
  wire [76 : 0] boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_IN,
		boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT;
  wire boot_rom_axi4_deburster_xactor_from_master_f_wr_data$CLR,
       boot_rom_axi4_deburster_xactor_from_master_f_wr_data$DEQ,
       boot_rom_axi4_deburster_xactor_from_master_f_wr_data$EMPTY_N,
       boot_rom_axi4_deburster_xactor_from_master_f_wr_data$ENQ,
       boot_rom_axi4_deburster_xactor_from_master_f_wr_data$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_xactor_from_master_f_wr_resp
  wire [5 : 0] boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$D_IN,
	       boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$D_OUT;
  wire boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$CLR,
       boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$DEQ,
       boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$EMPTY_N,
       boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$ENQ,
       boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr
  wire [96 : 0] boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_IN,
		boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT;
  wire boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$CLR,
       boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$DEQ,
       boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$EMPTY_N,
       boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$ENQ,
       boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_xactor_to_slave_f_rd_data
  wire [70 : 0] boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$D_IN,
		boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$D_OUT;
  wire boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$CLR,
       boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$DEQ,
       boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$EMPTY_N,
       boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$ENQ,
       boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr
  wire [96 : 0] boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_IN,
		boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT;
  wire boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$CLR,
       boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$DEQ,
       boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$EMPTY_N,
       boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$ENQ,
       boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_xactor_to_slave_f_wr_data
  wire [76 : 0] boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$D_IN,
		boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$D_OUT;
  wire boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$CLR,
       boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$DEQ,
       boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$EMPTY_N,
       boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$ENQ,
       boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$FULL_N;

  // ports of submodule boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp
  wire [5 : 0] boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$D_IN,
	       boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$D_OUT;
  wire boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$CLR,
       boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$DEQ,
       boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$EMPTY_N,
       boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$ENQ,
       boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$FULL_N;

  // ports of submodule core
  wire [63 : 0] core$cpu_dmem_master_araddr,
		core$cpu_dmem_master_awaddr,
		core$cpu_dmem_master_rdata,
		core$cpu_dmem_master_wdata,
		core$cpu_imem_master_araddr,
		core$cpu_imem_master_awaddr,
		core$cpu_imem_master_rdata,
		core$cpu_imem_master_wdata,
		core$set_verbosity_logdelay;
  wire [7 : 0] core$cpu_dmem_master_arlen,
	       core$cpu_dmem_master_awlen,
	       core$cpu_dmem_master_wstrb,
	       core$cpu_imem_master_arlen,
	       core$cpu_imem_master_awlen,
	       core$cpu_imem_master_wstrb;
  wire [3 : 0] core$cpu_dmem_master_arcache,
	       core$cpu_dmem_master_arid,
	       core$cpu_dmem_master_arqos,
	       core$cpu_dmem_master_arregion,
	       core$cpu_dmem_master_awcache,
	       core$cpu_dmem_master_awid,
	       core$cpu_dmem_master_awqos,
	       core$cpu_dmem_master_awregion,
	       core$cpu_dmem_master_bid,
	       core$cpu_dmem_master_rid,
	       core$cpu_dmem_master_wid,
	       core$cpu_imem_master_arcache,
	       core$cpu_imem_master_arid,
	       core$cpu_imem_master_arqos,
	       core$cpu_imem_master_arregion,
	       core$cpu_imem_master_awcache,
	       core$cpu_imem_master_awid,
	       core$cpu_imem_master_awqos,
	       core$cpu_imem_master_awregion,
	       core$cpu_imem_master_bid,
	       core$cpu_imem_master_rid,
	       core$cpu_imem_master_wid,
	       core$set_verbosity_verbosity;
  wire [2 : 0] core$cpu_dmem_master_arprot,
	       core$cpu_dmem_master_arsize,
	       core$cpu_dmem_master_awprot,
	       core$cpu_dmem_master_awsize,
	       core$cpu_imem_master_arprot,
	       core$cpu_imem_master_arsize,
	       core$cpu_imem_master_awprot,
	       core$cpu_imem_master_awsize;
  wire [1 : 0] core$cpu_dmem_master_arburst,
	       core$cpu_dmem_master_awburst,
	       core$cpu_dmem_master_bresp,
	       core$cpu_dmem_master_rresp,
	       core$cpu_imem_master_arburst,
	       core$cpu_imem_master_awburst,
	       core$cpu_imem_master_bresp,
	       core$cpu_imem_master_rresp;
  wire core$EN_cpu_reset_server_request_put,
       core$EN_cpu_reset_server_response_get,
       core$EN_set_verbosity,
       core$RDY_cpu_reset_server_request_put,
       core$RDY_cpu_reset_server_response_get,
       core$core_external_interrupt_sources_0_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_10_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_11_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_12_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_13_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_14_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_15_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_1_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_2_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_3_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_4_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_5_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_6_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_7_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_8_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_9_m_interrupt_req_set_not_clear,
       core$cpu_dmem_master_arlock,
       core$cpu_dmem_master_arready,
       core$cpu_dmem_master_arvalid,
       core$cpu_dmem_master_awlock,
       core$cpu_dmem_master_awready,
       core$cpu_dmem_master_awvalid,
       core$cpu_dmem_master_bready,
       core$cpu_dmem_master_bvalid,
       core$cpu_dmem_master_rlast,
       core$cpu_dmem_master_rready,
       core$cpu_dmem_master_rvalid,
       core$cpu_dmem_master_wlast,
       core$cpu_dmem_master_wready,
       core$cpu_dmem_master_wvalid,
       core$cpu_imem_master_arlock,
       core$cpu_imem_master_arready,
       core$cpu_imem_master_arvalid,
       core$cpu_imem_master_awlock,
       core$cpu_imem_master_awready,
       core$cpu_imem_master_awvalid,
       core$cpu_imem_master_bready,
       core$cpu_imem_master_bvalid,
       core$cpu_imem_master_rlast,
       core$cpu_imem_master_rready,
       core$cpu_imem_master_rvalid,
       core$cpu_imem_master_wlast,
       core$cpu_imem_master_wready,
       core$cpu_imem_master_wvalid,
       core$nmi_req_set_not_clear;

  // ports of submodule fabric
  wire [63 : 0] fabric$v_from_masters_0_araddr,
		fabric$v_from_masters_0_awaddr,
		fabric$v_from_masters_0_rdata,
		fabric$v_from_masters_0_wdata,
		fabric$v_from_masters_1_araddr,
		fabric$v_from_masters_1_awaddr,
		fabric$v_from_masters_1_rdata,
		fabric$v_from_masters_1_wdata,
		fabric$v_to_slaves_0_araddr,
		fabric$v_to_slaves_0_awaddr,
		fabric$v_to_slaves_0_rdata,
		fabric$v_to_slaves_0_wdata,
		fabric$v_to_slaves_1_araddr,
		fabric$v_to_slaves_1_awaddr,
		fabric$v_to_slaves_1_rdata,
		fabric$v_to_slaves_1_wdata,
		fabric$v_to_slaves_2_araddr,
		fabric$v_to_slaves_2_awaddr,
		fabric$v_to_slaves_2_rdata,
		fabric$v_to_slaves_2_wdata;
  wire [7 : 0] fabric$v_from_masters_0_arlen,
	       fabric$v_from_masters_0_awlen,
	       fabric$v_from_masters_0_wstrb,
	       fabric$v_from_masters_1_arlen,
	       fabric$v_from_masters_1_awlen,
	       fabric$v_from_masters_1_wstrb,
	       fabric$v_to_slaves_0_arlen,
	       fabric$v_to_slaves_0_awlen,
	       fabric$v_to_slaves_0_wstrb,
	       fabric$v_to_slaves_1_arlen,
	       fabric$v_to_slaves_1_awlen,
	       fabric$v_to_slaves_1_wstrb,
	       fabric$v_to_slaves_2_arlen,
	       fabric$v_to_slaves_2_awlen,
	       fabric$v_to_slaves_2_wstrb;
  wire [3 : 0] fabric$set_verbosity_verbosity,
	       fabric$v_from_masters_0_arcache,
	       fabric$v_from_masters_0_arid,
	       fabric$v_from_masters_0_arqos,
	       fabric$v_from_masters_0_arregion,
	       fabric$v_from_masters_0_awcache,
	       fabric$v_from_masters_0_awid,
	       fabric$v_from_masters_0_awqos,
	       fabric$v_from_masters_0_awregion,
	       fabric$v_from_masters_0_bid,
	       fabric$v_from_masters_0_rid,
	       fabric$v_from_masters_0_wid,
	       fabric$v_from_masters_1_arcache,
	       fabric$v_from_masters_1_arid,
	       fabric$v_from_masters_1_arqos,
	       fabric$v_from_masters_1_arregion,
	       fabric$v_from_masters_1_awcache,
	       fabric$v_from_masters_1_awid,
	       fabric$v_from_masters_1_awqos,
	       fabric$v_from_masters_1_awregion,
	       fabric$v_from_masters_1_bid,
	       fabric$v_from_masters_1_rid,
	       fabric$v_from_masters_1_wid,
	       fabric$v_to_slaves_0_arcache,
	       fabric$v_to_slaves_0_arid,
	       fabric$v_to_slaves_0_arqos,
	       fabric$v_to_slaves_0_arregion,
	       fabric$v_to_slaves_0_awcache,
	       fabric$v_to_slaves_0_awid,
	       fabric$v_to_slaves_0_awqos,
	       fabric$v_to_slaves_0_awregion,
	       fabric$v_to_slaves_0_bid,
	       fabric$v_to_slaves_0_rid,
	       fabric$v_to_slaves_0_wid,
	       fabric$v_to_slaves_1_arcache,
	       fabric$v_to_slaves_1_arid,
	       fabric$v_to_slaves_1_arqos,
	       fabric$v_to_slaves_1_arregion,
	       fabric$v_to_slaves_1_awcache,
	       fabric$v_to_slaves_1_awid,
	       fabric$v_to_slaves_1_awqos,
	       fabric$v_to_slaves_1_awregion,
	       fabric$v_to_slaves_1_bid,
	       fabric$v_to_slaves_1_rid,
	       fabric$v_to_slaves_1_wid,
	       fabric$v_to_slaves_2_arcache,
	       fabric$v_to_slaves_2_arid,
	       fabric$v_to_slaves_2_arqos,
	       fabric$v_to_slaves_2_arregion,
	       fabric$v_to_slaves_2_awcache,
	       fabric$v_to_slaves_2_awid,
	       fabric$v_to_slaves_2_awqos,
	       fabric$v_to_slaves_2_awregion,
	       fabric$v_to_slaves_2_bid,
	       fabric$v_to_slaves_2_rid,
	       fabric$v_to_slaves_2_wid;
  wire [2 : 0] fabric$v_from_masters_0_arprot,
	       fabric$v_from_masters_0_arsize,
	       fabric$v_from_masters_0_awprot,
	       fabric$v_from_masters_0_awsize,
	       fabric$v_from_masters_1_arprot,
	       fabric$v_from_masters_1_arsize,
	       fabric$v_from_masters_1_awprot,
	       fabric$v_from_masters_1_awsize,
	       fabric$v_to_slaves_0_arprot,
	       fabric$v_to_slaves_0_arsize,
	       fabric$v_to_slaves_0_awprot,
	       fabric$v_to_slaves_0_awsize,
	       fabric$v_to_slaves_1_arprot,
	       fabric$v_to_slaves_1_arsize,
	       fabric$v_to_slaves_1_awprot,
	       fabric$v_to_slaves_1_awsize,
	       fabric$v_to_slaves_2_arprot,
	       fabric$v_to_slaves_2_arsize,
	       fabric$v_to_slaves_2_awprot,
	       fabric$v_to_slaves_2_awsize;
  wire [1 : 0] fabric$v_from_masters_0_arburst,
	       fabric$v_from_masters_0_awburst,
	       fabric$v_from_masters_0_bresp,
	       fabric$v_from_masters_0_rresp,
	       fabric$v_from_masters_1_arburst,
	       fabric$v_from_masters_1_awburst,
	       fabric$v_from_masters_1_bresp,
	       fabric$v_from_masters_1_rresp,
	       fabric$v_to_slaves_0_arburst,
	       fabric$v_to_slaves_0_awburst,
	       fabric$v_to_slaves_0_bresp,
	       fabric$v_to_slaves_0_rresp,
	       fabric$v_to_slaves_1_arburst,
	       fabric$v_to_slaves_1_awburst,
	       fabric$v_to_slaves_1_bresp,
	       fabric$v_to_slaves_1_rresp,
	       fabric$v_to_slaves_2_arburst,
	       fabric$v_to_slaves_2_awburst,
	       fabric$v_to_slaves_2_bresp,
	       fabric$v_to_slaves_2_rresp;
  wire fabric$EN_reset,
       fabric$EN_set_verbosity,
       fabric$RDY_reset,
       fabric$v_from_masters_0_arlock,
       fabric$v_from_masters_0_arready,
       fabric$v_from_masters_0_arvalid,
       fabric$v_from_masters_0_awlock,
       fabric$v_from_masters_0_awready,
       fabric$v_from_masters_0_awvalid,
       fabric$v_from_masters_0_bready,
       fabric$v_from_masters_0_bvalid,
       fabric$v_from_masters_0_rlast,
       fabric$v_from_masters_0_rready,
       fabric$v_from_masters_0_rvalid,
       fabric$v_from_masters_0_wlast,
       fabric$v_from_masters_0_wready,
       fabric$v_from_masters_0_wvalid,
       fabric$v_from_masters_1_arlock,
       fabric$v_from_masters_1_arready,
       fabric$v_from_masters_1_arvalid,
       fabric$v_from_masters_1_awlock,
       fabric$v_from_masters_1_awready,
       fabric$v_from_masters_1_awvalid,
       fabric$v_from_masters_1_bready,
       fabric$v_from_masters_1_bvalid,
       fabric$v_from_masters_1_rlast,
       fabric$v_from_masters_1_rready,
       fabric$v_from_masters_1_rvalid,
       fabric$v_from_masters_1_wlast,
       fabric$v_from_masters_1_wready,
       fabric$v_from_masters_1_wvalid,
       fabric$v_to_slaves_0_arlock,
       fabric$v_to_slaves_0_arready,
       fabric$v_to_slaves_0_arvalid,
       fabric$v_to_slaves_0_awlock,
       fabric$v_to_slaves_0_awready,
       fabric$v_to_slaves_0_awvalid,
       fabric$v_to_slaves_0_bready,
       fabric$v_to_slaves_0_bvalid,
       fabric$v_to_slaves_0_rlast,
       fabric$v_to_slaves_0_rready,
       fabric$v_to_slaves_0_rvalid,
       fabric$v_to_slaves_0_wlast,
       fabric$v_to_slaves_0_wready,
       fabric$v_to_slaves_0_wvalid,
       fabric$v_to_slaves_1_arlock,
       fabric$v_to_slaves_1_arready,
       fabric$v_to_slaves_1_arvalid,
       fabric$v_to_slaves_1_awlock,
       fabric$v_to_slaves_1_awready,
       fabric$v_to_slaves_1_awvalid,
       fabric$v_to_slaves_1_bready,
       fabric$v_to_slaves_1_bvalid,
       fabric$v_to_slaves_1_rlast,
       fabric$v_to_slaves_1_rready,
       fabric$v_to_slaves_1_rvalid,
       fabric$v_to_slaves_1_wlast,
       fabric$v_to_slaves_1_wready,
       fabric$v_to_slaves_1_wvalid,
       fabric$v_to_slaves_2_arlock,
       fabric$v_to_slaves_2_arready,
       fabric$v_to_slaves_2_arvalid,
       fabric$v_to_slaves_2_awlock,
       fabric$v_to_slaves_2_awready,
       fabric$v_to_slaves_2_awvalid,
       fabric$v_to_slaves_2_bready,
       fabric$v_to_slaves_2_bvalid,
       fabric$v_to_slaves_2_rlast,
       fabric$v_to_slaves_2_rready,
       fabric$v_to_slaves_2_rvalid,
       fabric$v_to_slaves_2_wlast,
       fabric$v_to_slaves_2_wready,
       fabric$v_to_slaves_2_wvalid;

  // ports of submodule mem0_controller
  wire [352 : 0] mem0_controller$to_raw_mem_request_get;
  wire [255 : 0] mem0_controller$to_raw_mem_response_put;
  wire [63 : 0] mem0_controller$set_addr_map_addr_base,
		mem0_controller$set_addr_map_addr_lim,
		mem0_controller$set_watch_tohost_tohost_addr,
		mem0_controller$slave_araddr,
		mem0_controller$slave_awaddr,
		mem0_controller$slave_rdata,
		mem0_controller$slave_wdata;
  wire [7 : 0] mem0_controller$slave_arlen,
	       mem0_controller$slave_awlen,
	       mem0_controller$slave_wstrb;
  wire [3 : 0] mem0_controller$slave_arcache,
	       mem0_controller$slave_arid,
	       mem0_controller$slave_arqos,
	       mem0_controller$slave_arregion,
	       mem0_controller$slave_awcache,
	       mem0_controller$slave_awid,
	       mem0_controller$slave_awqos,
	       mem0_controller$slave_awregion,
	       mem0_controller$slave_bid,
	       mem0_controller$slave_rid,
	       mem0_controller$slave_wid;
  wire [2 : 0] mem0_controller$slave_arprot,
	       mem0_controller$slave_arsize,
	       mem0_controller$slave_awprot,
	       mem0_controller$slave_awsize;
  wire [1 : 0] mem0_controller$slave_arburst,
	       mem0_controller$slave_awburst,
	       mem0_controller$slave_bresp,
	       mem0_controller$slave_rresp;
  wire mem0_controller$EN_server_reset_request_put,
       mem0_controller$EN_server_reset_response_get,
       mem0_controller$EN_set_addr_map,
       mem0_controller$EN_set_watch_tohost,
       mem0_controller$EN_to_raw_mem_request_get,
       mem0_controller$EN_to_raw_mem_response_put,
       mem0_controller$RDY_server_reset_request_put,
       mem0_controller$RDY_server_reset_response_get,
       mem0_controller$RDY_set_addr_map,
       mem0_controller$RDY_to_raw_mem_request_get,
       mem0_controller$RDY_to_raw_mem_response_put,
       mem0_controller$set_watch_tohost_watch_tohost,
       mem0_controller$slave_arlock,
       mem0_controller$slave_arready,
       mem0_controller$slave_arvalid,
       mem0_controller$slave_awlock,
       mem0_controller$slave_awready,
       mem0_controller$slave_awvalid,
       mem0_controller$slave_bready,
       mem0_controller$slave_bvalid,
       mem0_controller$slave_rlast,
       mem0_controller$slave_rready,
       mem0_controller$slave_rvalid,
       mem0_controller$slave_wlast,
       mem0_controller$slave_wready,
       mem0_controller$slave_wvalid;

  // ports of submodule mem0_controller_axi4_deburster_f_r_arlen
  wire [7 : 0] mem0_controller_axi4_deburster_f_r_arlen$D_IN,
	       mem0_controller_axi4_deburster_f_r_arlen$D_OUT;
  wire mem0_controller_axi4_deburster_f_r_arlen$CLR,
       mem0_controller_axi4_deburster_f_r_arlen$DEQ,
       mem0_controller_axi4_deburster_f_r_arlen$EMPTY_N,
       mem0_controller_axi4_deburster_f_r_arlen$ENQ,
       mem0_controller_axi4_deburster_f_r_arlen$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_f_w_awlen
  wire [7 : 0] mem0_controller_axi4_deburster_f_w_awlen$D_IN,
	       mem0_controller_axi4_deburster_f_w_awlen$D_OUT;
  wire mem0_controller_axi4_deburster_f_w_awlen$CLR,
       mem0_controller_axi4_deburster_f_w_awlen$DEQ,
       mem0_controller_axi4_deburster_f_w_awlen$EMPTY_N,
       mem0_controller_axi4_deburster_f_w_awlen$ENQ,
       mem0_controller_axi4_deburster_f_w_awlen$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr
  wire [96 : 0] mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_IN,
		mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT;
  wire mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$CLR,
       mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$DEQ,
       mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$EMPTY_N,
       mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$ENQ,
       mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_xactor_from_master_f_rd_data
  wire [70 : 0] mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$D_IN,
		mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$D_OUT;
  wire mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$CLR,
       mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$DEQ,
       mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$EMPTY_N,
       mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$ENQ,
       mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr
  wire [96 : 0] mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_IN,
		mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT;
  wire mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$CLR,
       mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$DEQ,
       mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$EMPTY_N,
       mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$ENQ,
       mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_xactor_from_master_f_wr_data
  wire [76 : 0] mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_IN,
		mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT;
  wire mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$CLR,
       mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$DEQ,
       mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$EMPTY_N,
       mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$ENQ,
       mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp
  wire [5 : 0] mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$D_IN,
	       mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$D_OUT;
  wire mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$CLR,
       mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$DEQ,
       mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$EMPTY_N,
       mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$ENQ,
       mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr
  wire [96 : 0] mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_IN,
		mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT;
  wire mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$CLR,
       mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$DEQ,
       mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$EMPTY_N,
       mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$ENQ,
       mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data
  wire [70 : 0] mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$D_IN,
		mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$D_OUT;
  wire mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$CLR,
       mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$DEQ,
       mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$EMPTY_N,
       mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$ENQ,
       mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr
  wire [96 : 0] mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_IN,
		mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT;
  wire mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$CLR,
       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$DEQ,
       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$EMPTY_N,
       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$ENQ,
       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data
  wire [76 : 0] mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$D_IN,
		mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$D_OUT;
  wire mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$CLR,
       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$DEQ,
       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$EMPTY_N,
       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$ENQ,
       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$FULL_N;

  // ports of submodule mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp
  wire [5 : 0] mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$D_IN,
	       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$D_OUT;
  wire mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$CLR,
       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$DEQ,
       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$EMPTY_N,
       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$ENQ,
       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$FULL_N;

  // ports of submodule soc_map
  wire [63 : 0] soc_map$m_boot_rom_addr_base,
		soc_map$m_boot_rom_addr_lim,
		soc_map$m_is_IO_addr_addr,
		soc_map$m_is_mem_addr_addr,
		soc_map$m_is_near_mem_IO_addr_addr,
		soc_map$m_mem0_controller_addr_base,
		soc_map$m_mem0_controller_addr_lim,
		soc_map$m_uart0_addr_base,
		soc_map$m_uart0_addr_lim;

  // ports of submodule uart0
  wire [63 : 0] uart0$set_addr_map_addr_base,
		uart0$set_addr_map_addr_lim,
		uart0$slave_araddr,
		uart0$slave_awaddr,
		uart0$slave_rdata,
		uart0$slave_wdata;
  wire [7 : 0] uart0$get_to_console_get,
	       uart0$put_from_console_put,
	       uart0$slave_arlen,
	       uart0$slave_awlen,
	       uart0$slave_wstrb;
  wire [3 : 0] uart0$slave_arcache,
	       uart0$slave_arid,
	       uart0$slave_arqos,
	       uart0$slave_arregion,
	       uart0$slave_awcache,
	       uart0$slave_awid,
	       uart0$slave_awqos,
	       uart0$slave_awregion,
	       uart0$slave_bid,
	       uart0$slave_rid,
	       uart0$slave_wid;
  wire [2 : 0] uart0$slave_arprot,
	       uart0$slave_arsize,
	       uart0$slave_awprot,
	       uart0$slave_awsize;
  wire [1 : 0] uart0$slave_arburst,
	       uart0$slave_awburst,
	       uart0$slave_bresp,
	       uart0$slave_rresp;
  wire uart0$EN_get_to_console_get,
       uart0$EN_put_from_console_put,
       uart0$EN_server_reset_request_put,
       uart0$EN_server_reset_response_get,
       uart0$EN_set_addr_map,
       uart0$RDY_get_to_console_get,
       uart0$RDY_put_from_console_put,
       uart0$RDY_server_reset_request_put,
       uart0$RDY_server_reset_response_get,
       uart0$intr,
       uart0$slave_arlock,
       uart0$slave_arready,
       uart0$slave_arvalid,
       uart0$slave_awlock,
       uart0$slave_awready,
       uart0$slave_awvalid,
       uart0$slave_bready,
       uart0$slave_bvalid,
       uart0$slave_rlast,
       uart0$slave_rready,
       uart0$slave_rvalid,
       uart0$slave_wlast,
       uart0$slave_wready,
       uart0$slave_wvalid;

  // rule scheduling signals
  wire CAN_FIRE_RL_boot_rom_axi4_deburster_rl_rd_resp_slave_to_master,
       CAN_FIRE_RL_boot_rom_axi4_deburster_rl_rd_xaction_master_to_slave,
       CAN_FIRE_RL_boot_rom_axi4_deburster_rl_reset,
       CAN_FIRE_RL_boot_rom_axi4_deburster_rl_wr_resp_slave_to_master,
       CAN_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_resp_slave_to_master,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_xaction_master_to_slave,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_reset,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_resp_slave_to_master,
       CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave,
       CAN_FIRE_RL_rl_connect_external_interrupt_requests,
       CAN_FIRE_RL_rl_rd_addr_channel,
       CAN_FIRE_RL_rl_rd_addr_channel_1,
       CAN_FIRE_RL_rl_rd_addr_channel_2,
       CAN_FIRE_RL_rl_rd_addr_channel_3,
       CAN_FIRE_RL_rl_rd_addr_channel_4,
       CAN_FIRE_RL_rl_rd_addr_channel_5,
       CAN_FIRE_RL_rl_rd_addr_channel_6,
       CAN_FIRE_RL_rl_rd_data_channel,
       CAN_FIRE_RL_rl_rd_data_channel_1,
       CAN_FIRE_RL_rl_rd_data_channel_2,
       CAN_FIRE_RL_rl_rd_data_channel_3,
       CAN_FIRE_RL_rl_rd_data_channel_4,
       CAN_FIRE_RL_rl_rd_data_channel_5,
       CAN_FIRE_RL_rl_rd_data_channel_6,
       CAN_FIRE_RL_rl_reset_complete,
       CAN_FIRE_RL_rl_reset_start_2,
       CAN_FIRE_RL_rl_wr_addr_channel,
       CAN_FIRE_RL_rl_wr_addr_channel_1,
       CAN_FIRE_RL_rl_wr_addr_channel_2,
       CAN_FIRE_RL_rl_wr_addr_channel_3,
       CAN_FIRE_RL_rl_wr_addr_channel_4,
       CAN_FIRE_RL_rl_wr_addr_channel_5,
       CAN_FIRE_RL_rl_wr_addr_channel_6,
       CAN_FIRE_RL_rl_wr_data_channel,
       CAN_FIRE_RL_rl_wr_data_channel_1,
       CAN_FIRE_RL_rl_wr_data_channel_2,
       CAN_FIRE_RL_rl_wr_data_channel_3,
       CAN_FIRE_RL_rl_wr_data_channel_4,
       CAN_FIRE_RL_rl_wr_data_channel_5,
       CAN_FIRE_RL_rl_wr_data_channel_6,
       CAN_FIRE_RL_rl_wr_response_channel,
       CAN_FIRE_RL_rl_wr_response_channel_1,
       CAN_FIRE_RL_rl_wr_response_channel_2,
       CAN_FIRE_RL_rl_wr_response_channel_3,
       CAN_FIRE_RL_rl_wr_response_channel_4,
       CAN_FIRE_RL_rl_wr_response_channel_5,
       CAN_FIRE_RL_rl_wr_response_channel_6,
       CAN_FIRE_get_to_console_get,
       CAN_FIRE_put_from_console_put,
       CAN_FIRE_set_verbosity,
       CAN_FIRE_set_watch_tohost,
       CAN_FIRE_to_raw_mem_request_get,
       CAN_FIRE_to_raw_mem_response_put,
       WILL_FIRE_RL_boot_rom_axi4_deburster_rl_rd_resp_slave_to_master,
       WILL_FIRE_RL_boot_rom_axi4_deburster_rl_rd_xaction_master_to_slave,
       WILL_FIRE_RL_boot_rom_axi4_deburster_rl_reset,
       WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_resp_slave_to_master,
       WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_resp_slave_to_master,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_xaction_master_to_slave,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_reset,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_resp_slave_to_master,
       WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave,
       WILL_FIRE_RL_rl_connect_external_interrupt_requests,
       WILL_FIRE_RL_rl_rd_addr_channel,
       WILL_FIRE_RL_rl_rd_addr_channel_1,
       WILL_FIRE_RL_rl_rd_addr_channel_2,
       WILL_FIRE_RL_rl_rd_addr_channel_3,
       WILL_FIRE_RL_rl_rd_addr_channel_4,
       WILL_FIRE_RL_rl_rd_addr_channel_5,
       WILL_FIRE_RL_rl_rd_addr_channel_6,
       WILL_FIRE_RL_rl_rd_data_channel,
       WILL_FIRE_RL_rl_rd_data_channel_1,
       WILL_FIRE_RL_rl_rd_data_channel_2,
       WILL_FIRE_RL_rl_rd_data_channel_3,
       WILL_FIRE_RL_rl_rd_data_channel_4,
       WILL_FIRE_RL_rl_rd_data_channel_5,
       WILL_FIRE_RL_rl_rd_data_channel_6,
       WILL_FIRE_RL_rl_reset_complete,
       WILL_FIRE_RL_rl_reset_start_2,
       WILL_FIRE_RL_rl_wr_addr_channel,
       WILL_FIRE_RL_rl_wr_addr_channel_1,
       WILL_FIRE_RL_rl_wr_addr_channel_2,
       WILL_FIRE_RL_rl_wr_addr_channel_3,
       WILL_FIRE_RL_rl_wr_addr_channel_4,
       WILL_FIRE_RL_rl_wr_addr_channel_5,
       WILL_FIRE_RL_rl_wr_addr_channel_6,
       WILL_FIRE_RL_rl_wr_data_channel,
       WILL_FIRE_RL_rl_wr_data_channel_1,
       WILL_FIRE_RL_rl_wr_data_channel_2,
       WILL_FIRE_RL_rl_wr_data_channel_3,
       WILL_FIRE_RL_rl_wr_data_channel_4,
       WILL_FIRE_RL_rl_wr_data_channel_5,
       WILL_FIRE_RL_rl_wr_data_channel_6,
       WILL_FIRE_RL_rl_wr_response_channel,
       WILL_FIRE_RL_rl_wr_response_channel_1,
       WILL_FIRE_RL_rl_wr_response_channel_2,
       WILL_FIRE_RL_rl_wr_response_channel_3,
       WILL_FIRE_RL_rl_wr_response_channel_4,
       WILL_FIRE_RL_rl_wr_response_channel_5,
       WILL_FIRE_RL_rl_wr_response_channel_6,
       WILL_FIRE_get_to_console_get,
       WILL_FIRE_put_from_console_put,
       WILL_FIRE_set_verbosity,
       WILL_FIRE_set_watch_tohost,
       WILL_FIRE_to_raw_mem_request_get,
       WILL_FIRE_to_raw_mem_response_put;

  // inputs to muxes for submodule ports
  wire [7 : 0] MUX_boot_rom_axi4_deburster_rg_ar_beat_count$write_1__VAL_2,
	       MUX_boot_rom_axi4_deburster_rg_b_beat_count$write_1__VAL_2,
	       MUX_boot_rom_axi4_deburster_rg_r_beat_count$write_1__VAL_2,
	       MUX_boot_rom_axi4_deburster_rg_w_beat_count$write_1__VAL_2,
	       MUX_mem0_controller_axi4_deburster_rg_ar_beat_count$write_1__VAL_2,
	       MUX_mem0_controller_axi4_deburster_rg_b_beat_count$write_1__VAL_2,
	       MUX_mem0_controller_axi4_deburster_rg_r_beat_count$write_1__VAL_2,
	       MUX_mem0_controller_axi4_deburster_rg_w_beat_count$write_1__VAL_2;
  wire [1 : 0] MUX_boot_rom_axi4_deburster_rg_b_resp$write_1__VAL_2,
	       MUX_mem0_controller_axi4_deburster_rg_b_resp$write_1__VAL_2;
  wire MUX_boot_rom_axi4_deburster_rg_b_resp$write_1__SEL_2,
       MUX_mem0_controller_axi4_deburster_rg_b_resp$write_1__SEL_2,
       MUX_rg_state$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_2;

  // declarations used by system tasks
  // synopsys translate_off
  reg [31 : 0] v__h16993;
  reg [31 : 0] v__h17253;
  reg [31 : 0] v__h5854;
  reg [31 : 0] v__h4870;
  reg [31 : 0] v__h9815;
  reg [31 : 0] v__h8834;
  reg [31 : 0] v__h4864;
  reg [31 : 0] v__h5848;
  reg [31 : 0] v__h8828;
  reg [31 : 0] v__h9809;
  reg [31 : 0] v__h16987;
  reg [31 : 0] v__h17247;
  // synopsys translate_on

  // remaining internal signals
  wire [63 : 0] a_out_araddr__h10329,
		a_out_araddr__h6368,
		a_out_awaddr__h5375,
		a_out_awaddr__h9336,
		addr___1__h10414,
		addr___1__h5460,
		addr___1__h6453,
		addr___1__h9421;
  wire [7 : 0] x__h10183,
	       x__h10575,
	       x__h10773,
	       x__h5729,
	       x__h6222,
	       x__h6614,
	       x__h6812,
	       x__h9690;
  wire boot_rom_axi4_deburster_rg_ar_beat_count_3_ULT_ETC___d95,
       boot_rom_axi4_deburster_rg_b_beat_count_9_ULT__ETC___d51,
       boot_rom_axi4_deburster_rg_r_beat_count_04_ULT_ETC___d106,
       boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35,
       mem0_controller_axi4_deburster_rg_ar_beat_coun_ETC___d207,
       mem0_controller_axi4_deburster_rg_b_beat_count_ETC___d163,
       mem0_controller_axi4_deburster_rg_r_beat_count_ETC___d218,
       mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147;

  // action method set_verbosity
  assign RDY_set_verbosity = 1'd1 ;
  assign CAN_FIRE_set_verbosity = 1'd1 ;
  assign WILL_FIRE_set_verbosity = EN_set_verbosity ;

  // actionvalue method to_raw_mem_request_get
  assign to_raw_mem_request_get = mem0_controller$to_raw_mem_request_get ;
  assign RDY_to_raw_mem_request_get =
	     mem0_controller$RDY_to_raw_mem_request_get ;
  assign CAN_FIRE_to_raw_mem_request_get =
	     mem0_controller$RDY_to_raw_mem_request_get ;
  assign WILL_FIRE_to_raw_mem_request_get = EN_to_raw_mem_request_get ;

  // action method to_raw_mem_response_put
  assign RDY_to_raw_mem_response_put =
	     mem0_controller$RDY_to_raw_mem_response_put ;
  assign CAN_FIRE_to_raw_mem_response_put =
	     mem0_controller$RDY_to_raw_mem_response_put ;
  assign WILL_FIRE_to_raw_mem_response_put = EN_to_raw_mem_response_put ;

  // actionvalue method get_to_console_get
  assign get_to_console_get = uart0$get_to_console_get ;
  assign RDY_get_to_console_get = uart0$RDY_get_to_console_get ;
  assign CAN_FIRE_get_to_console_get = uart0$RDY_get_to_console_get ;
  assign WILL_FIRE_get_to_console_get = EN_get_to_console_get ;

  // action method put_from_console_put
  assign RDY_put_from_console_put = uart0$RDY_put_from_console_put ;
  assign CAN_FIRE_put_from_console_put = uart0$RDY_put_from_console_put ;
  assign WILL_FIRE_put_from_console_put = EN_put_from_console_put ;

  // action method set_watch_tohost
  assign RDY_set_watch_tohost = 1'd1 ;
  assign CAN_FIRE_set_watch_tohost = 1'd1 ;
  assign WILL_FIRE_set_watch_tohost = EN_set_watch_tohost ;

  // submodule boot_rom
  mkBoot_ROM boot_rom(.CLK(CLK),
		      .RST_N(RST_N),
		      .set_addr_map_addr_base(boot_rom$set_addr_map_addr_base),
		      .set_addr_map_addr_lim(boot_rom$set_addr_map_addr_lim),
		      .slave_araddr(boot_rom$slave_araddr),
		      .slave_arburst(boot_rom$slave_arburst),
		      .slave_arcache(boot_rom$slave_arcache),
		      .slave_arid(boot_rom$slave_arid),
		      .slave_arlen(boot_rom$slave_arlen),
		      .slave_arlock(boot_rom$slave_arlock),
		      .slave_arprot(boot_rom$slave_arprot),
		      .slave_arqos(boot_rom$slave_arqos),
		      .slave_arregion(boot_rom$slave_arregion),
		      .slave_arsize(boot_rom$slave_arsize),
		      .slave_arvalid(boot_rom$slave_arvalid),
		      .slave_awaddr(boot_rom$slave_awaddr),
		      .slave_awburst(boot_rom$slave_awburst),
		      .slave_awcache(boot_rom$slave_awcache),
		      .slave_awid(boot_rom$slave_awid),
		      .slave_awlen(boot_rom$slave_awlen),
		      .slave_awlock(boot_rom$slave_awlock),
		      .slave_awprot(boot_rom$slave_awprot),
		      .slave_awqos(boot_rom$slave_awqos),
		      .slave_awregion(boot_rom$slave_awregion),
		      .slave_awsize(boot_rom$slave_awsize),
		      .slave_awvalid(boot_rom$slave_awvalid),
		      .slave_bready(boot_rom$slave_bready),
		      .slave_rready(boot_rom$slave_rready),
		      .slave_wdata(boot_rom$slave_wdata),
		      .slave_wid(boot_rom$slave_wid),
		      .slave_wlast(boot_rom$slave_wlast),
		      .slave_wstrb(boot_rom$slave_wstrb),
		      .slave_wvalid(boot_rom$slave_wvalid),
		      .EN_set_addr_map(boot_rom$EN_set_addr_map),
		      .RDY_set_addr_map(),
		      .slave_awready(boot_rom$slave_awready),
		      .slave_wready(boot_rom$slave_wready),
		      .slave_bvalid(boot_rom$slave_bvalid),
		      .slave_bid(boot_rom$slave_bid),
		      .slave_bresp(boot_rom$slave_bresp),
		      .slave_arready(boot_rom$slave_arready),
		      .slave_rvalid(boot_rom$slave_rvalid),
		      .slave_rid(boot_rom$slave_rid),
		      .slave_rdata(boot_rom$slave_rdata),
		      .slave_rresp(boot_rom$slave_rresp),
		      .slave_rlast(boot_rom$slave_rlast));

  // submodule boot_rom_axi4_deburster_f_r_arlen
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(32'd1)) boot_rom_axi4_deburster_f_r_arlen(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(boot_rom_axi4_deburster_f_r_arlen$D_IN),
								 .ENQ(boot_rom_axi4_deburster_f_r_arlen$ENQ),
								 .DEQ(boot_rom_axi4_deburster_f_r_arlen$DEQ),
								 .CLR(boot_rom_axi4_deburster_f_r_arlen$CLR),
								 .D_OUT(boot_rom_axi4_deburster_f_r_arlen$D_OUT),
								 .FULL_N(boot_rom_axi4_deburster_f_r_arlen$FULL_N),
								 .EMPTY_N(boot_rom_axi4_deburster_f_r_arlen$EMPTY_N));

  // submodule boot_rom_axi4_deburster_f_w_awlen
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(32'd1)) boot_rom_axi4_deburster_f_w_awlen(.RST(RST_N),
								 .CLK(CLK),
								 .D_IN(boot_rom_axi4_deburster_f_w_awlen$D_IN),
								 .ENQ(boot_rom_axi4_deburster_f_w_awlen$ENQ),
								 .DEQ(boot_rom_axi4_deburster_f_w_awlen$DEQ),
								 .CLR(boot_rom_axi4_deburster_f_w_awlen$CLR),
								 .D_OUT(boot_rom_axi4_deburster_f_w_awlen$D_OUT),
								 .FULL_N(boot_rom_axi4_deburster_f_w_awlen$FULL_N),
								 .EMPTY_N(boot_rom_axi4_deburster_f_w_awlen$EMPTY_N));

  // submodule boot_rom_axi4_deburster_xactor_from_master_f_rd_addr
  FIFO2 #(.width(32'd97),
	  .guarded(32'd1)) boot_rom_axi4_deburster_xactor_from_master_f_rd_addr(.RST(RST_N),
										.CLK(CLK),
										.D_IN(boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_IN),
										.ENQ(boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$ENQ),
										.DEQ(boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$DEQ),
										.CLR(boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$CLR),
										.D_OUT(boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT),
										.FULL_N(boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$FULL_N),
										.EMPTY_N(boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$EMPTY_N));

  // submodule boot_rom_axi4_deburster_xactor_from_master_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(32'd1)) boot_rom_axi4_deburster_xactor_from_master_f_rd_data(.RST(RST_N),
										.CLK(CLK),
										.D_IN(boot_rom_axi4_deburster_xactor_from_master_f_rd_data$D_IN),
										.ENQ(boot_rom_axi4_deburster_xactor_from_master_f_rd_data$ENQ),
										.DEQ(boot_rom_axi4_deburster_xactor_from_master_f_rd_data$DEQ),
										.CLR(boot_rom_axi4_deburster_xactor_from_master_f_rd_data$CLR),
										.D_OUT(boot_rom_axi4_deburster_xactor_from_master_f_rd_data$D_OUT),
										.FULL_N(boot_rom_axi4_deburster_xactor_from_master_f_rd_data$FULL_N),
										.EMPTY_N(boot_rom_axi4_deburster_xactor_from_master_f_rd_data$EMPTY_N));

  // submodule boot_rom_axi4_deburster_xactor_from_master_f_wr_addr
  FIFO2 #(.width(32'd97),
	  .guarded(32'd1)) boot_rom_axi4_deburster_xactor_from_master_f_wr_addr(.RST(RST_N),
										.CLK(CLK),
										.D_IN(boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_IN),
										.ENQ(boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$ENQ),
										.DEQ(boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$DEQ),
										.CLR(boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$CLR),
										.D_OUT(boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT),
										.FULL_N(boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$FULL_N),
										.EMPTY_N(boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$EMPTY_N));

  // submodule boot_rom_axi4_deburster_xactor_from_master_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(32'd1)) boot_rom_axi4_deburster_xactor_from_master_f_wr_data(.RST(RST_N),
										.CLK(CLK),
										.D_IN(boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_IN),
										.ENQ(boot_rom_axi4_deburster_xactor_from_master_f_wr_data$ENQ),
										.DEQ(boot_rom_axi4_deburster_xactor_from_master_f_wr_data$DEQ),
										.CLR(boot_rom_axi4_deburster_xactor_from_master_f_wr_data$CLR),
										.D_OUT(boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT),
										.FULL_N(boot_rom_axi4_deburster_xactor_from_master_f_wr_data$FULL_N),
										.EMPTY_N(boot_rom_axi4_deburster_xactor_from_master_f_wr_data$EMPTY_N));

  // submodule boot_rom_axi4_deburster_xactor_from_master_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) boot_rom_axi4_deburster_xactor_from_master_f_wr_resp(.RST(RST_N),
										.CLK(CLK),
										.D_IN(boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$D_IN),
										.ENQ(boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$ENQ),
										.DEQ(boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$DEQ),
										.CLR(boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$CLR),
										.D_OUT(boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$D_OUT),
										.FULL_N(boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$FULL_N),
										.EMPTY_N(boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$EMPTY_N));

  // submodule boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr
  FIFO2 #(.width(32'd97),
	  .guarded(32'd1)) boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_IN),
									     .ENQ(boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$ENQ),
									     .DEQ(boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$DEQ),
									     .CLR(boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$CLR),
									     .D_OUT(boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT),
									     .FULL_N(boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$FULL_N),
									     .EMPTY_N(boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$EMPTY_N));

  // submodule boot_rom_axi4_deburster_xactor_to_slave_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(32'd1)) boot_rom_axi4_deburster_xactor_to_slave_f_rd_data(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$D_IN),
									     .ENQ(boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$ENQ),
									     .DEQ(boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$DEQ),
									     .CLR(boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$CLR),
									     .D_OUT(boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$D_OUT),
									     .FULL_N(boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$FULL_N),
									     .EMPTY_N(boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$EMPTY_N));

  // submodule boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr
  FIFO2 #(.width(32'd97),
	  .guarded(32'd1)) boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_IN),
									     .ENQ(boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$ENQ),
									     .DEQ(boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$DEQ),
									     .CLR(boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$CLR),
									     .D_OUT(boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT),
									     .FULL_N(boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$FULL_N),
									     .EMPTY_N(boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$EMPTY_N));

  // submodule boot_rom_axi4_deburster_xactor_to_slave_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(32'd1)) boot_rom_axi4_deburster_xactor_to_slave_f_wr_data(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$D_IN),
									     .ENQ(boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$ENQ),
									     .DEQ(boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$DEQ),
									     .CLR(boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$CLR),
									     .D_OUT(boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$D_OUT),
									     .FULL_N(boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$FULL_N),
									     .EMPTY_N(boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$EMPTY_N));

  // submodule boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$D_IN),
									     .ENQ(boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$ENQ),
									     .DEQ(boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$DEQ),
									     .CLR(boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$CLR),
									     .D_OUT(boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$D_OUT),
									     .FULL_N(boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$FULL_N),
									     .EMPTY_N(boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$EMPTY_N));

  // submodule core
  mkCore core(.CLK(CLK),
	      .RST_N(RST_N),
	      .core_external_interrupt_sources_0_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_0_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_10_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_10_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_11_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_11_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_12_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_12_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_13_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_13_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_14_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_14_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_15_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_15_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_1_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_1_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_2_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_2_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_3_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_3_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_4_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_4_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_5_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_5_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_6_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_6_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_7_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_7_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_8_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_8_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_9_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_9_m_interrupt_req_set_not_clear),
	      .cpu_dmem_master_arready(core$cpu_dmem_master_arready),
	      .cpu_dmem_master_awready(core$cpu_dmem_master_awready),
	      .cpu_dmem_master_bid(core$cpu_dmem_master_bid),
	      .cpu_dmem_master_bresp(core$cpu_dmem_master_bresp),
	      .cpu_dmem_master_bvalid(core$cpu_dmem_master_bvalid),
	      .cpu_dmem_master_rdata(core$cpu_dmem_master_rdata),
	      .cpu_dmem_master_rid(core$cpu_dmem_master_rid),
	      .cpu_dmem_master_rlast(core$cpu_dmem_master_rlast),
	      .cpu_dmem_master_rresp(core$cpu_dmem_master_rresp),
	      .cpu_dmem_master_rvalid(core$cpu_dmem_master_rvalid),
	      .cpu_dmem_master_wready(core$cpu_dmem_master_wready),
	      .cpu_imem_master_arready(core$cpu_imem_master_arready),
	      .cpu_imem_master_awready(core$cpu_imem_master_awready),
	      .cpu_imem_master_bid(core$cpu_imem_master_bid),
	      .cpu_imem_master_bresp(core$cpu_imem_master_bresp),
	      .cpu_imem_master_bvalid(core$cpu_imem_master_bvalid),
	      .cpu_imem_master_rdata(core$cpu_imem_master_rdata),
	      .cpu_imem_master_rid(core$cpu_imem_master_rid),
	      .cpu_imem_master_rlast(core$cpu_imem_master_rlast),
	      .cpu_imem_master_rresp(core$cpu_imem_master_rresp),
	      .cpu_imem_master_rvalid(core$cpu_imem_master_rvalid),
	      .cpu_imem_master_wready(core$cpu_imem_master_wready),
	      .nmi_req_set_not_clear(core$nmi_req_set_not_clear),
	      .set_verbosity_logdelay(core$set_verbosity_logdelay),
	      .set_verbosity_verbosity(core$set_verbosity_verbosity),
	      .EN_set_verbosity(core$EN_set_verbosity),
	      .EN_cpu_reset_server_request_put(core$EN_cpu_reset_server_request_put),
	      .EN_cpu_reset_server_response_get(core$EN_cpu_reset_server_response_get),
	      .RDY_set_verbosity(),
	      .RDY_cpu_reset_server_request_put(core$RDY_cpu_reset_server_request_put),
	      .RDY_cpu_reset_server_response_get(core$RDY_cpu_reset_server_response_get),
	      .cpu_imem_master_awvalid(core$cpu_imem_master_awvalid),
	      .cpu_imem_master_awid(core$cpu_imem_master_awid),
	      .cpu_imem_master_awaddr(core$cpu_imem_master_awaddr),
	      .cpu_imem_master_awlen(core$cpu_imem_master_awlen),
	      .cpu_imem_master_awsize(core$cpu_imem_master_awsize),
	      .cpu_imem_master_awburst(core$cpu_imem_master_awburst),
	      .cpu_imem_master_awlock(core$cpu_imem_master_awlock),
	      .cpu_imem_master_awcache(core$cpu_imem_master_awcache),
	      .cpu_imem_master_awprot(core$cpu_imem_master_awprot),
	      .cpu_imem_master_awqos(core$cpu_imem_master_awqos),
	      .cpu_imem_master_awregion(core$cpu_imem_master_awregion),
	      .cpu_imem_master_wvalid(core$cpu_imem_master_wvalid),
	      .cpu_imem_master_wid(core$cpu_imem_master_wid),
	      .cpu_imem_master_wdata(core$cpu_imem_master_wdata),
	      .cpu_imem_master_wstrb(core$cpu_imem_master_wstrb),
	      .cpu_imem_master_wlast(core$cpu_imem_master_wlast),
	      .cpu_imem_master_bready(core$cpu_imem_master_bready),
	      .cpu_imem_master_arvalid(core$cpu_imem_master_arvalid),
	      .cpu_imem_master_arid(core$cpu_imem_master_arid),
	      .cpu_imem_master_araddr(core$cpu_imem_master_araddr),
	      .cpu_imem_master_arlen(core$cpu_imem_master_arlen),
	      .cpu_imem_master_arsize(core$cpu_imem_master_arsize),
	      .cpu_imem_master_arburst(core$cpu_imem_master_arburst),
	      .cpu_imem_master_arlock(core$cpu_imem_master_arlock),
	      .cpu_imem_master_arcache(core$cpu_imem_master_arcache),
	      .cpu_imem_master_arprot(core$cpu_imem_master_arprot),
	      .cpu_imem_master_arqos(core$cpu_imem_master_arqos),
	      .cpu_imem_master_arregion(core$cpu_imem_master_arregion),
	      .cpu_imem_master_rready(core$cpu_imem_master_rready),
	      .cpu_dmem_master_awvalid(core$cpu_dmem_master_awvalid),
	      .cpu_dmem_master_awid(core$cpu_dmem_master_awid),
	      .cpu_dmem_master_awaddr(core$cpu_dmem_master_awaddr),
	      .cpu_dmem_master_awlen(core$cpu_dmem_master_awlen),
	      .cpu_dmem_master_awsize(core$cpu_dmem_master_awsize),
	      .cpu_dmem_master_awburst(core$cpu_dmem_master_awburst),
	      .cpu_dmem_master_awlock(core$cpu_dmem_master_awlock),
	      .cpu_dmem_master_awcache(core$cpu_dmem_master_awcache),
	      .cpu_dmem_master_awprot(core$cpu_dmem_master_awprot),
	      .cpu_dmem_master_awqos(core$cpu_dmem_master_awqos),
	      .cpu_dmem_master_awregion(core$cpu_dmem_master_awregion),
	      .cpu_dmem_master_wvalid(core$cpu_dmem_master_wvalid),
	      .cpu_dmem_master_wid(core$cpu_dmem_master_wid),
	      .cpu_dmem_master_wdata(core$cpu_dmem_master_wdata),
	      .cpu_dmem_master_wstrb(core$cpu_dmem_master_wstrb),
	      .cpu_dmem_master_wlast(core$cpu_dmem_master_wlast),
	      .cpu_dmem_master_bready(core$cpu_dmem_master_bready),
	      .cpu_dmem_master_arvalid(core$cpu_dmem_master_arvalid),
	      .cpu_dmem_master_arid(core$cpu_dmem_master_arid),
	      .cpu_dmem_master_araddr(core$cpu_dmem_master_araddr),
	      .cpu_dmem_master_arlen(core$cpu_dmem_master_arlen),
	      .cpu_dmem_master_arsize(core$cpu_dmem_master_arsize),
	      .cpu_dmem_master_arburst(core$cpu_dmem_master_arburst),
	      .cpu_dmem_master_arlock(core$cpu_dmem_master_arlock),
	      .cpu_dmem_master_arcache(core$cpu_dmem_master_arcache),
	      .cpu_dmem_master_arprot(core$cpu_dmem_master_arprot),
	      .cpu_dmem_master_arqos(core$cpu_dmem_master_arqos),
	      .cpu_dmem_master_arregion(core$cpu_dmem_master_arregion),
	      .cpu_dmem_master_rready(core$cpu_dmem_master_rready));

  // submodule fabric
  mkFabric_AXI4 fabric(.CLK(CLK),
		       .RST_N(RST_N),
		       .set_verbosity_verbosity(fabric$set_verbosity_verbosity),
		       .v_from_masters_0_araddr(fabric$v_from_masters_0_araddr),
		       .v_from_masters_0_arburst(fabric$v_from_masters_0_arburst),
		       .v_from_masters_0_arcache(fabric$v_from_masters_0_arcache),
		       .v_from_masters_0_arid(fabric$v_from_masters_0_arid),
		       .v_from_masters_0_arlen(fabric$v_from_masters_0_arlen),
		       .v_from_masters_0_arlock(fabric$v_from_masters_0_arlock),
		       .v_from_masters_0_arprot(fabric$v_from_masters_0_arprot),
		       .v_from_masters_0_arqos(fabric$v_from_masters_0_arqos),
		       .v_from_masters_0_arregion(fabric$v_from_masters_0_arregion),
		       .v_from_masters_0_arsize(fabric$v_from_masters_0_arsize),
		       .v_from_masters_0_arvalid(fabric$v_from_masters_0_arvalid),
		       .v_from_masters_0_awaddr(fabric$v_from_masters_0_awaddr),
		       .v_from_masters_0_awburst(fabric$v_from_masters_0_awburst),
		       .v_from_masters_0_awcache(fabric$v_from_masters_0_awcache),
		       .v_from_masters_0_awid(fabric$v_from_masters_0_awid),
		       .v_from_masters_0_awlen(fabric$v_from_masters_0_awlen),
		       .v_from_masters_0_awlock(fabric$v_from_masters_0_awlock),
		       .v_from_masters_0_awprot(fabric$v_from_masters_0_awprot),
		       .v_from_masters_0_awqos(fabric$v_from_masters_0_awqos),
		       .v_from_masters_0_awregion(fabric$v_from_masters_0_awregion),
		       .v_from_masters_0_awsize(fabric$v_from_masters_0_awsize),
		       .v_from_masters_0_awvalid(fabric$v_from_masters_0_awvalid),
		       .v_from_masters_0_bready(fabric$v_from_masters_0_bready),
		       .v_from_masters_0_rready(fabric$v_from_masters_0_rready),
		       .v_from_masters_0_wdata(fabric$v_from_masters_0_wdata),
		       .v_from_masters_0_wid(fabric$v_from_masters_0_wid),
		       .v_from_masters_0_wlast(fabric$v_from_masters_0_wlast),
		       .v_from_masters_0_wstrb(fabric$v_from_masters_0_wstrb),
		       .v_from_masters_0_wvalid(fabric$v_from_masters_0_wvalid),
		       .v_from_masters_1_araddr(fabric$v_from_masters_1_araddr),
		       .v_from_masters_1_arburst(fabric$v_from_masters_1_arburst),
		       .v_from_masters_1_arcache(fabric$v_from_masters_1_arcache),
		       .v_from_masters_1_arid(fabric$v_from_masters_1_arid),
		       .v_from_masters_1_arlen(fabric$v_from_masters_1_arlen),
		       .v_from_masters_1_arlock(fabric$v_from_masters_1_arlock),
		       .v_from_masters_1_arprot(fabric$v_from_masters_1_arprot),
		       .v_from_masters_1_arqos(fabric$v_from_masters_1_arqos),
		       .v_from_masters_1_arregion(fabric$v_from_masters_1_arregion),
		       .v_from_masters_1_arsize(fabric$v_from_masters_1_arsize),
		       .v_from_masters_1_arvalid(fabric$v_from_masters_1_arvalid),
		       .v_from_masters_1_awaddr(fabric$v_from_masters_1_awaddr),
		       .v_from_masters_1_awburst(fabric$v_from_masters_1_awburst),
		       .v_from_masters_1_awcache(fabric$v_from_masters_1_awcache),
		       .v_from_masters_1_awid(fabric$v_from_masters_1_awid),
		       .v_from_masters_1_awlen(fabric$v_from_masters_1_awlen),
		       .v_from_masters_1_awlock(fabric$v_from_masters_1_awlock),
		       .v_from_masters_1_awprot(fabric$v_from_masters_1_awprot),
		       .v_from_masters_1_awqos(fabric$v_from_masters_1_awqos),
		       .v_from_masters_1_awregion(fabric$v_from_masters_1_awregion),
		       .v_from_masters_1_awsize(fabric$v_from_masters_1_awsize),
		       .v_from_masters_1_awvalid(fabric$v_from_masters_1_awvalid),
		       .v_from_masters_1_bready(fabric$v_from_masters_1_bready),
		       .v_from_masters_1_rready(fabric$v_from_masters_1_rready),
		       .v_from_masters_1_wdata(fabric$v_from_masters_1_wdata),
		       .v_from_masters_1_wid(fabric$v_from_masters_1_wid),
		       .v_from_masters_1_wlast(fabric$v_from_masters_1_wlast),
		       .v_from_masters_1_wstrb(fabric$v_from_masters_1_wstrb),
		       .v_from_masters_1_wvalid(fabric$v_from_masters_1_wvalid),
		       .v_to_slaves_0_arready(fabric$v_to_slaves_0_arready),
		       .v_to_slaves_0_awready(fabric$v_to_slaves_0_awready),
		       .v_to_slaves_0_bid(fabric$v_to_slaves_0_bid),
		       .v_to_slaves_0_bresp(fabric$v_to_slaves_0_bresp),
		       .v_to_slaves_0_bvalid(fabric$v_to_slaves_0_bvalid),
		       .v_to_slaves_0_rdata(fabric$v_to_slaves_0_rdata),
		       .v_to_slaves_0_rid(fabric$v_to_slaves_0_rid),
		       .v_to_slaves_0_rlast(fabric$v_to_slaves_0_rlast),
		       .v_to_slaves_0_rresp(fabric$v_to_slaves_0_rresp),
		       .v_to_slaves_0_rvalid(fabric$v_to_slaves_0_rvalid),
		       .v_to_slaves_0_wready(fabric$v_to_slaves_0_wready),
		       .v_to_slaves_1_arready(fabric$v_to_slaves_1_arready),
		       .v_to_slaves_1_awready(fabric$v_to_slaves_1_awready),
		       .v_to_slaves_1_bid(fabric$v_to_slaves_1_bid),
		       .v_to_slaves_1_bresp(fabric$v_to_slaves_1_bresp),
		       .v_to_slaves_1_bvalid(fabric$v_to_slaves_1_bvalid),
		       .v_to_slaves_1_rdata(fabric$v_to_slaves_1_rdata),
		       .v_to_slaves_1_rid(fabric$v_to_slaves_1_rid),
		       .v_to_slaves_1_rlast(fabric$v_to_slaves_1_rlast),
		       .v_to_slaves_1_rresp(fabric$v_to_slaves_1_rresp),
		       .v_to_slaves_1_rvalid(fabric$v_to_slaves_1_rvalid),
		       .v_to_slaves_1_wready(fabric$v_to_slaves_1_wready),
		       .v_to_slaves_2_arready(fabric$v_to_slaves_2_arready),
		       .v_to_slaves_2_awready(fabric$v_to_slaves_2_awready),
		       .v_to_slaves_2_bid(fabric$v_to_slaves_2_bid),
		       .v_to_slaves_2_bresp(fabric$v_to_slaves_2_bresp),
		       .v_to_slaves_2_bvalid(fabric$v_to_slaves_2_bvalid),
		       .v_to_slaves_2_rdata(fabric$v_to_slaves_2_rdata),
		       .v_to_slaves_2_rid(fabric$v_to_slaves_2_rid),
		       .v_to_slaves_2_rlast(fabric$v_to_slaves_2_rlast),
		       .v_to_slaves_2_rresp(fabric$v_to_slaves_2_rresp),
		       .v_to_slaves_2_rvalid(fabric$v_to_slaves_2_rvalid),
		       .v_to_slaves_2_wready(fabric$v_to_slaves_2_wready),
		       .EN_reset(fabric$EN_reset),
		       .EN_set_verbosity(fabric$EN_set_verbosity),
		       .RDY_reset(fabric$RDY_reset),
		       .RDY_set_verbosity(),
		       .v_from_masters_0_awready(fabric$v_from_masters_0_awready),
		       .v_from_masters_0_wready(fabric$v_from_masters_0_wready),
		       .v_from_masters_0_bvalid(fabric$v_from_masters_0_bvalid),
		       .v_from_masters_0_bid(fabric$v_from_masters_0_bid),
		       .v_from_masters_0_bresp(fabric$v_from_masters_0_bresp),
		       .v_from_masters_0_arready(fabric$v_from_masters_0_arready),
		       .v_from_masters_0_rvalid(fabric$v_from_masters_0_rvalid),
		       .v_from_masters_0_rid(fabric$v_from_masters_0_rid),
		       .v_from_masters_0_rdata(fabric$v_from_masters_0_rdata),
		       .v_from_masters_0_rresp(fabric$v_from_masters_0_rresp),
		       .v_from_masters_0_rlast(fabric$v_from_masters_0_rlast),
		       .v_from_masters_1_awready(fabric$v_from_masters_1_awready),
		       .v_from_masters_1_wready(fabric$v_from_masters_1_wready),
		       .v_from_masters_1_bvalid(fabric$v_from_masters_1_bvalid),
		       .v_from_masters_1_bid(fabric$v_from_masters_1_bid),
		       .v_from_masters_1_bresp(fabric$v_from_masters_1_bresp),
		       .v_from_masters_1_arready(fabric$v_from_masters_1_arready),
		       .v_from_masters_1_rvalid(fabric$v_from_masters_1_rvalid),
		       .v_from_masters_1_rid(fabric$v_from_masters_1_rid),
		       .v_from_masters_1_rdata(fabric$v_from_masters_1_rdata),
		       .v_from_masters_1_rresp(fabric$v_from_masters_1_rresp),
		       .v_from_masters_1_rlast(fabric$v_from_masters_1_rlast),
		       .v_to_slaves_0_awvalid(fabric$v_to_slaves_0_awvalid),
		       .v_to_slaves_0_awid(fabric$v_to_slaves_0_awid),
		       .v_to_slaves_0_awaddr(fabric$v_to_slaves_0_awaddr),
		       .v_to_slaves_0_awlen(fabric$v_to_slaves_0_awlen),
		       .v_to_slaves_0_awsize(fabric$v_to_slaves_0_awsize),
		       .v_to_slaves_0_awburst(fabric$v_to_slaves_0_awburst),
		       .v_to_slaves_0_awlock(fabric$v_to_slaves_0_awlock),
		       .v_to_slaves_0_awcache(fabric$v_to_slaves_0_awcache),
		       .v_to_slaves_0_awprot(fabric$v_to_slaves_0_awprot),
		       .v_to_slaves_0_awqos(fabric$v_to_slaves_0_awqos),
		       .v_to_slaves_0_awregion(fabric$v_to_slaves_0_awregion),
		       .v_to_slaves_0_wvalid(fabric$v_to_slaves_0_wvalid),
		       .v_to_slaves_0_wid(fabric$v_to_slaves_0_wid),
		       .v_to_slaves_0_wdata(fabric$v_to_slaves_0_wdata),
		       .v_to_slaves_0_wstrb(fabric$v_to_slaves_0_wstrb),
		       .v_to_slaves_0_wlast(fabric$v_to_slaves_0_wlast),
		       .v_to_slaves_0_bready(fabric$v_to_slaves_0_bready),
		       .v_to_slaves_0_arvalid(fabric$v_to_slaves_0_arvalid),
		       .v_to_slaves_0_arid(fabric$v_to_slaves_0_arid),
		       .v_to_slaves_0_araddr(fabric$v_to_slaves_0_araddr),
		       .v_to_slaves_0_arlen(fabric$v_to_slaves_0_arlen),
		       .v_to_slaves_0_arsize(fabric$v_to_slaves_0_arsize),
		       .v_to_slaves_0_arburst(fabric$v_to_slaves_0_arburst),
		       .v_to_slaves_0_arlock(fabric$v_to_slaves_0_arlock),
		       .v_to_slaves_0_arcache(fabric$v_to_slaves_0_arcache),
		       .v_to_slaves_0_arprot(fabric$v_to_slaves_0_arprot),
		       .v_to_slaves_0_arqos(fabric$v_to_slaves_0_arqos),
		       .v_to_slaves_0_arregion(fabric$v_to_slaves_0_arregion),
		       .v_to_slaves_0_rready(fabric$v_to_slaves_0_rready),
		       .v_to_slaves_1_awvalid(fabric$v_to_slaves_1_awvalid),
		       .v_to_slaves_1_awid(fabric$v_to_slaves_1_awid),
		       .v_to_slaves_1_awaddr(fabric$v_to_slaves_1_awaddr),
		       .v_to_slaves_1_awlen(fabric$v_to_slaves_1_awlen),
		       .v_to_slaves_1_awsize(fabric$v_to_slaves_1_awsize),
		       .v_to_slaves_1_awburst(fabric$v_to_slaves_1_awburst),
		       .v_to_slaves_1_awlock(fabric$v_to_slaves_1_awlock),
		       .v_to_slaves_1_awcache(fabric$v_to_slaves_1_awcache),
		       .v_to_slaves_1_awprot(fabric$v_to_slaves_1_awprot),
		       .v_to_slaves_1_awqos(fabric$v_to_slaves_1_awqos),
		       .v_to_slaves_1_awregion(fabric$v_to_slaves_1_awregion),
		       .v_to_slaves_1_wvalid(fabric$v_to_slaves_1_wvalid),
		       .v_to_slaves_1_wid(fabric$v_to_slaves_1_wid),
		       .v_to_slaves_1_wdata(fabric$v_to_slaves_1_wdata),
		       .v_to_slaves_1_wstrb(fabric$v_to_slaves_1_wstrb),
		       .v_to_slaves_1_wlast(fabric$v_to_slaves_1_wlast),
		       .v_to_slaves_1_bready(fabric$v_to_slaves_1_bready),
		       .v_to_slaves_1_arvalid(fabric$v_to_slaves_1_arvalid),
		       .v_to_slaves_1_arid(fabric$v_to_slaves_1_arid),
		       .v_to_slaves_1_araddr(fabric$v_to_slaves_1_araddr),
		       .v_to_slaves_1_arlen(fabric$v_to_slaves_1_arlen),
		       .v_to_slaves_1_arsize(fabric$v_to_slaves_1_arsize),
		       .v_to_slaves_1_arburst(fabric$v_to_slaves_1_arburst),
		       .v_to_slaves_1_arlock(fabric$v_to_slaves_1_arlock),
		       .v_to_slaves_1_arcache(fabric$v_to_slaves_1_arcache),
		       .v_to_slaves_1_arprot(fabric$v_to_slaves_1_arprot),
		       .v_to_slaves_1_arqos(fabric$v_to_slaves_1_arqos),
		       .v_to_slaves_1_arregion(fabric$v_to_slaves_1_arregion),
		       .v_to_slaves_1_rready(fabric$v_to_slaves_1_rready),
		       .v_to_slaves_2_awvalid(fabric$v_to_slaves_2_awvalid),
		       .v_to_slaves_2_awid(fabric$v_to_slaves_2_awid),
		       .v_to_slaves_2_awaddr(fabric$v_to_slaves_2_awaddr),
		       .v_to_slaves_2_awlen(fabric$v_to_slaves_2_awlen),
		       .v_to_slaves_2_awsize(fabric$v_to_slaves_2_awsize),
		       .v_to_slaves_2_awburst(fabric$v_to_slaves_2_awburst),
		       .v_to_slaves_2_awlock(fabric$v_to_slaves_2_awlock),
		       .v_to_slaves_2_awcache(fabric$v_to_slaves_2_awcache),
		       .v_to_slaves_2_awprot(fabric$v_to_slaves_2_awprot),
		       .v_to_slaves_2_awqos(fabric$v_to_slaves_2_awqos),
		       .v_to_slaves_2_awregion(fabric$v_to_slaves_2_awregion),
		       .v_to_slaves_2_wvalid(fabric$v_to_slaves_2_wvalid),
		       .v_to_slaves_2_wid(fabric$v_to_slaves_2_wid),
		       .v_to_slaves_2_wdata(fabric$v_to_slaves_2_wdata),
		       .v_to_slaves_2_wstrb(fabric$v_to_slaves_2_wstrb),
		       .v_to_slaves_2_wlast(fabric$v_to_slaves_2_wlast),
		       .v_to_slaves_2_bready(fabric$v_to_slaves_2_bready),
		       .v_to_slaves_2_arvalid(fabric$v_to_slaves_2_arvalid),
		       .v_to_slaves_2_arid(fabric$v_to_slaves_2_arid),
		       .v_to_slaves_2_araddr(fabric$v_to_slaves_2_araddr),
		       .v_to_slaves_2_arlen(fabric$v_to_slaves_2_arlen),
		       .v_to_slaves_2_arsize(fabric$v_to_slaves_2_arsize),
		       .v_to_slaves_2_arburst(fabric$v_to_slaves_2_arburst),
		       .v_to_slaves_2_arlock(fabric$v_to_slaves_2_arlock),
		       .v_to_slaves_2_arcache(fabric$v_to_slaves_2_arcache),
		       .v_to_slaves_2_arprot(fabric$v_to_slaves_2_arprot),
		       .v_to_slaves_2_arqos(fabric$v_to_slaves_2_arqos),
		       .v_to_slaves_2_arregion(fabric$v_to_slaves_2_arregion),
		       .v_to_slaves_2_rready(fabric$v_to_slaves_2_rready));

  // submodule mem0_controller
  mkMem_Controller mem0_controller(.CLK(CLK),
				   .RST_N(RST_N),
				   .set_addr_map_addr_base(mem0_controller$set_addr_map_addr_base),
				   .set_addr_map_addr_lim(mem0_controller$set_addr_map_addr_lim),
				   .set_watch_tohost_tohost_addr(mem0_controller$set_watch_tohost_tohost_addr),
				   .set_watch_tohost_watch_tohost(mem0_controller$set_watch_tohost_watch_tohost),
				   .slave_araddr(mem0_controller$slave_araddr),
				   .slave_arburst(mem0_controller$slave_arburst),
				   .slave_arcache(mem0_controller$slave_arcache),
				   .slave_arid(mem0_controller$slave_arid),
				   .slave_arlen(mem0_controller$slave_arlen),
				   .slave_arlock(mem0_controller$slave_arlock),
				   .slave_arprot(mem0_controller$slave_arprot),
				   .slave_arqos(mem0_controller$slave_arqos),
				   .slave_arregion(mem0_controller$slave_arregion),
				   .slave_arsize(mem0_controller$slave_arsize),
				   .slave_arvalid(mem0_controller$slave_arvalid),
				   .slave_awaddr(mem0_controller$slave_awaddr),
				   .slave_awburst(mem0_controller$slave_awburst),
				   .slave_awcache(mem0_controller$slave_awcache),
				   .slave_awid(mem0_controller$slave_awid),
				   .slave_awlen(mem0_controller$slave_awlen),
				   .slave_awlock(mem0_controller$slave_awlock),
				   .slave_awprot(mem0_controller$slave_awprot),
				   .slave_awqos(mem0_controller$slave_awqos),
				   .slave_awregion(mem0_controller$slave_awregion),
				   .slave_awsize(mem0_controller$slave_awsize),
				   .slave_awvalid(mem0_controller$slave_awvalid),
				   .slave_bready(mem0_controller$slave_bready),
				   .slave_rready(mem0_controller$slave_rready),
				   .slave_wdata(mem0_controller$slave_wdata),
				   .slave_wid(mem0_controller$slave_wid),
				   .slave_wlast(mem0_controller$slave_wlast),
				   .slave_wstrb(mem0_controller$slave_wstrb),
				   .slave_wvalid(mem0_controller$slave_wvalid),
				   .to_raw_mem_response_put(mem0_controller$to_raw_mem_response_put),
				   .EN_server_reset_request_put(mem0_controller$EN_server_reset_request_put),
				   .EN_server_reset_response_get(mem0_controller$EN_server_reset_response_get),
				   .EN_set_addr_map(mem0_controller$EN_set_addr_map),
				   .EN_to_raw_mem_request_get(mem0_controller$EN_to_raw_mem_request_get),
				   .EN_to_raw_mem_response_put(mem0_controller$EN_to_raw_mem_response_put),
				   .EN_set_watch_tohost(mem0_controller$EN_set_watch_tohost),
				   .RDY_server_reset_request_put(mem0_controller$RDY_server_reset_request_put),
				   .RDY_server_reset_response_get(mem0_controller$RDY_server_reset_response_get),
				   .RDY_set_addr_map(mem0_controller$RDY_set_addr_map),
				   .slave_awready(mem0_controller$slave_awready),
				   .slave_wready(mem0_controller$slave_wready),
				   .slave_bvalid(mem0_controller$slave_bvalid),
				   .slave_bid(mem0_controller$slave_bid),
				   .slave_bresp(mem0_controller$slave_bresp),
				   .slave_arready(mem0_controller$slave_arready),
				   .slave_rvalid(mem0_controller$slave_rvalid),
				   .slave_rid(mem0_controller$slave_rid),
				   .slave_rdata(mem0_controller$slave_rdata),
				   .slave_rresp(mem0_controller$slave_rresp),
				   .slave_rlast(mem0_controller$slave_rlast),
				   .to_raw_mem_request_get(mem0_controller$to_raw_mem_request_get),
				   .RDY_to_raw_mem_request_get(mem0_controller$RDY_to_raw_mem_request_get),
				   .RDY_to_raw_mem_response_put(mem0_controller$RDY_to_raw_mem_response_put),
				   .RDY_set_watch_tohost());

  // submodule mem0_controller_axi4_deburster_f_r_arlen
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(32'd1)) mem0_controller_axi4_deburster_f_r_arlen(.RST(RST_N),
									.CLK(CLK),
									.D_IN(mem0_controller_axi4_deburster_f_r_arlen$D_IN),
									.ENQ(mem0_controller_axi4_deburster_f_r_arlen$ENQ),
									.DEQ(mem0_controller_axi4_deburster_f_r_arlen$DEQ),
									.CLR(mem0_controller_axi4_deburster_f_r_arlen$CLR),
									.D_OUT(mem0_controller_axi4_deburster_f_r_arlen$D_OUT),
									.FULL_N(mem0_controller_axi4_deburster_f_r_arlen$FULL_N),
									.EMPTY_N(mem0_controller_axi4_deburster_f_r_arlen$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_f_w_awlen
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd4),
	      .p3cntr_width(32'd2),
	      .guarded(32'd1)) mem0_controller_axi4_deburster_f_w_awlen(.RST(RST_N),
									.CLK(CLK),
									.D_IN(mem0_controller_axi4_deburster_f_w_awlen$D_IN),
									.ENQ(mem0_controller_axi4_deburster_f_w_awlen$ENQ),
									.DEQ(mem0_controller_axi4_deburster_f_w_awlen$DEQ),
									.CLR(mem0_controller_axi4_deburster_f_w_awlen$CLR),
									.D_OUT(mem0_controller_axi4_deburster_f_w_awlen$D_OUT),
									.FULL_N(mem0_controller_axi4_deburster_f_w_awlen$FULL_N),
									.EMPTY_N(mem0_controller_axi4_deburster_f_w_awlen$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr
  FIFO2 #(.width(32'd97),
	  .guarded(32'd1)) mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr(.RST(RST_N),
										       .CLK(CLK),
										       .D_IN(mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_IN),
										       .ENQ(mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$ENQ),
										       .DEQ(mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$DEQ),
										       .CLR(mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$CLR),
										       .D_OUT(mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT),
										       .FULL_N(mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$FULL_N),
										       .EMPTY_N(mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_xactor_from_master_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(32'd1)) mem0_controller_axi4_deburster_xactor_from_master_f_rd_data(.RST(RST_N),
										       .CLK(CLK),
										       .D_IN(mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$D_IN),
										       .ENQ(mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$ENQ),
										       .DEQ(mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$DEQ),
										       .CLR(mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$CLR),
										       .D_OUT(mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$D_OUT),
										       .FULL_N(mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$FULL_N),
										       .EMPTY_N(mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr
  FIFO2 #(.width(32'd97),
	  .guarded(32'd1)) mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr(.RST(RST_N),
										       .CLK(CLK),
										       .D_IN(mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_IN),
										       .ENQ(mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$ENQ),
										       .DEQ(mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$DEQ),
										       .CLR(mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$CLR),
										       .D_OUT(mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT),
										       .FULL_N(mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$FULL_N),
										       .EMPTY_N(mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_xactor_from_master_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(32'd1)) mem0_controller_axi4_deburster_xactor_from_master_f_wr_data(.RST(RST_N),
										       .CLK(CLK),
										       .D_IN(mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_IN),
										       .ENQ(mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$ENQ),
										       .DEQ(mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$DEQ),
										       .CLR(mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$CLR),
										       .D_OUT(mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT),
										       .FULL_N(mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$FULL_N),
										       .EMPTY_N(mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp(.RST(RST_N),
										       .CLK(CLK),
										       .D_IN(mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$D_IN),
										       .ENQ(mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$ENQ),
										       .DEQ(mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$DEQ),
										       .CLR(mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$CLR),
										       .D_OUT(mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$D_OUT),
										       .FULL_N(mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$FULL_N),
										       .EMPTY_N(mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr
  FIFO2 #(.width(32'd97),
	  .guarded(32'd1)) mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr(.RST(RST_N),
										    .CLK(CLK),
										    .D_IN(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_IN),
										    .ENQ(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$ENQ),
										    .DEQ(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$DEQ),
										    .CLR(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$CLR),
										    .D_OUT(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT),
										    .FULL_N(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$FULL_N),
										    .EMPTY_N(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data
  FIFO2 #(.width(32'd71),
	  .guarded(32'd1)) mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data(.RST(RST_N),
										    .CLK(CLK),
										    .D_IN(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$D_IN),
										    .ENQ(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$ENQ),
										    .DEQ(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$DEQ),
										    .CLR(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$CLR),
										    .D_OUT(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$D_OUT),
										    .FULL_N(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$FULL_N),
										    .EMPTY_N(mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr
  FIFO2 #(.width(32'd97),
	  .guarded(32'd1)) mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr(.RST(RST_N),
										    .CLK(CLK),
										    .D_IN(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_IN),
										    .ENQ(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$ENQ),
										    .DEQ(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$DEQ),
										    .CLR(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$CLR),
										    .D_OUT(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT),
										    .FULL_N(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$FULL_N),
										    .EMPTY_N(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data
  FIFO2 #(.width(32'd77),
	  .guarded(32'd1)) mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data(.RST(RST_N),
										    .CLK(CLK),
										    .D_IN(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$D_IN),
										    .ENQ(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$ENQ),
										    .DEQ(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$DEQ),
										    .CLR(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$CLR),
										    .D_OUT(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$D_OUT),
										    .FULL_N(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$FULL_N),
										    .EMPTY_N(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$EMPTY_N));

  // submodule mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp(.RST(RST_N),
										    .CLK(CLK),
										    .D_IN(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$D_IN),
										    .ENQ(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$ENQ),
										    .DEQ(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$DEQ),
										    .CLR(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$CLR),
										    .D_OUT(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$D_OUT),
										    .FULL_N(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$FULL_N),
										    .EMPTY_N(mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$EMPTY_N));

  // submodule soc_map
  mkSoC_Map soc_map(.CLK(CLK),
		    .RST_N(RST_N),
		    .m_is_IO_addr_addr(soc_map$m_is_IO_addr_addr),
		    .m_is_mem_addr_addr(soc_map$m_is_mem_addr_addr),
		    .m_is_near_mem_IO_addr_addr(soc_map$m_is_near_mem_IO_addr_addr),
		    .m_near_mem_io_addr_base(),
		    .m_near_mem_io_addr_size(),
		    .m_near_mem_io_addr_lim(),
		    .m_plic_addr_base(),
		    .m_plic_addr_size(),
		    .m_plic_addr_lim(),
		    .m_uart0_addr_base(soc_map$m_uart0_addr_base),
		    .m_uart0_addr_size(),
		    .m_uart0_addr_lim(soc_map$m_uart0_addr_lim),
		    .m_boot_rom_addr_base(soc_map$m_boot_rom_addr_base),
		    .m_boot_rom_addr_size(),
		    .m_boot_rom_addr_lim(soc_map$m_boot_rom_addr_lim),
		    .m_mem0_controller_addr_base(soc_map$m_mem0_controller_addr_base),
		    .m_mem0_controller_addr_size(),
		    .m_mem0_controller_addr_lim(soc_map$m_mem0_controller_addr_lim),
		    .m_tcm_addr_base(),
		    .m_tcm_addr_size(),
		    .m_tcm_addr_lim(),
		    .m_is_mem_addr(),
		    .m_is_IO_addr(),
		    .m_is_near_mem_IO_addr(),
		    .m_pc_reset_value(),
		    .m_mtvec_reset_value(),
		    .m_nmivec_reset_value());

  // submodule uart0
  mkUART uart0(.CLK(CLK),
	       .RST_N(RST_N),
	       .put_from_console_put(uart0$put_from_console_put),
	       .set_addr_map_addr_base(uart0$set_addr_map_addr_base),
	       .set_addr_map_addr_lim(uart0$set_addr_map_addr_lim),
	       .slave_araddr(uart0$slave_araddr),
	       .slave_arburst(uart0$slave_arburst),
	       .slave_arcache(uart0$slave_arcache),
	       .slave_arid(uart0$slave_arid),
	       .slave_arlen(uart0$slave_arlen),
	       .slave_arlock(uart0$slave_arlock),
	       .slave_arprot(uart0$slave_arprot),
	       .slave_arqos(uart0$slave_arqos),
	       .slave_arregion(uart0$slave_arregion),
	       .slave_arsize(uart0$slave_arsize),
	       .slave_arvalid(uart0$slave_arvalid),
	       .slave_awaddr(uart0$slave_awaddr),
	       .slave_awburst(uart0$slave_awburst),
	       .slave_awcache(uart0$slave_awcache),
	       .slave_awid(uart0$slave_awid),
	       .slave_awlen(uart0$slave_awlen),
	       .slave_awlock(uart0$slave_awlock),
	       .slave_awprot(uart0$slave_awprot),
	       .slave_awqos(uart0$slave_awqos),
	       .slave_awregion(uart0$slave_awregion),
	       .slave_awsize(uart0$slave_awsize),
	       .slave_awvalid(uart0$slave_awvalid),
	       .slave_bready(uart0$slave_bready),
	       .slave_rready(uart0$slave_rready),
	       .slave_wdata(uart0$slave_wdata),
	       .slave_wid(uart0$slave_wid),
	       .slave_wlast(uart0$slave_wlast),
	       .slave_wstrb(uart0$slave_wstrb),
	       .slave_wvalid(uart0$slave_wvalid),
	       .EN_server_reset_request_put(uart0$EN_server_reset_request_put),
	       .EN_server_reset_response_get(uart0$EN_server_reset_response_get),
	       .EN_set_addr_map(uart0$EN_set_addr_map),
	       .EN_get_to_console_get(uart0$EN_get_to_console_get),
	       .EN_put_from_console_put(uart0$EN_put_from_console_put),
	       .RDY_server_reset_request_put(uart0$RDY_server_reset_request_put),
	       .RDY_server_reset_response_get(uart0$RDY_server_reset_response_get),
	       .RDY_set_addr_map(),
	       .slave_awready(uart0$slave_awready),
	       .slave_wready(uart0$slave_wready),
	       .slave_bvalid(uart0$slave_bvalid),
	       .slave_bid(uart0$slave_bid),
	       .slave_bresp(uart0$slave_bresp),
	       .slave_arready(uart0$slave_arready),
	       .slave_rvalid(uart0$slave_rvalid),
	       .slave_rid(uart0$slave_rid),
	       .slave_rdata(uart0$slave_rdata),
	       .slave_rresp(uart0$slave_rresp),
	       .slave_rlast(uart0$slave_rlast),
	       .get_to_console_get(uart0$get_to_console_get),
	       .RDY_get_to_console_get(uart0$RDY_get_to_console_get),
	       .RDY_put_from_console_put(uart0$RDY_put_from_console_put),
	       .intr(uart0$intr));

  // rule RL_rl_wr_addr_channel
  assign CAN_FIRE_RL_rl_wr_addr_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel = 1'd1 ;

  // rule RL_rl_wr_data_channel
  assign CAN_FIRE_RL_rl_wr_data_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel = 1'd1 ;

  // rule RL_rl_wr_response_channel
  assign CAN_FIRE_RL_rl_wr_response_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel = 1'd1 ;

  // rule RL_rl_rd_addr_channel
  assign CAN_FIRE_RL_rl_rd_addr_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel = 1'd1 ;

  // rule RL_rl_rd_data_channel
  assign CAN_FIRE_RL_rl_rd_data_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel = 1'd1 ;

  // rule RL_rl_wr_addr_channel_1
  assign CAN_FIRE_RL_rl_wr_addr_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_1 = 1'd1 ;

  // rule RL_rl_wr_data_channel_1
  assign CAN_FIRE_RL_rl_wr_data_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_1 = 1'd1 ;

  // rule RL_rl_wr_response_channel_1
  assign CAN_FIRE_RL_rl_wr_response_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_1 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_1
  assign CAN_FIRE_RL_rl_rd_addr_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_1 = 1'd1 ;

  // rule RL_rl_rd_data_channel_1
  assign CAN_FIRE_RL_rl_rd_data_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_1 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_2
  assign CAN_FIRE_RL_rl_wr_addr_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_2 = 1'd1 ;

  // rule RL_rl_wr_data_channel_2
  assign CAN_FIRE_RL_rl_wr_data_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_2 = 1'd1 ;

  // rule RL_rl_wr_response_channel_2
  assign CAN_FIRE_RL_rl_wr_response_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_2 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_2
  assign CAN_FIRE_RL_rl_rd_addr_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_2 = 1'd1 ;

  // rule RL_rl_rd_data_channel_2
  assign CAN_FIRE_RL_rl_rd_data_channel_2 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_2 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_3
  assign CAN_FIRE_RL_rl_wr_addr_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_3 = 1'd1 ;

  // rule RL_rl_wr_data_channel_3
  assign CAN_FIRE_RL_rl_wr_data_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_3 = 1'd1 ;

  // rule RL_rl_wr_response_channel_3
  assign CAN_FIRE_RL_rl_wr_response_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_3 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_3
  assign CAN_FIRE_RL_rl_rd_addr_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_3 = 1'd1 ;

  // rule RL_rl_rd_data_channel_3
  assign CAN_FIRE_RL_rl_rd_data_channel_3 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_3 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_4
  assign CAN_FIRE_RL_rl_wr_addr_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_4 = 1'd1 ;

  // rule RL_rl_wr_data_channel_4
  assign CAN_FIRE_RL_rl_wr_data_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_4 = 1'd1 ;

  // rule RL_rl_wr_response_channel_4
  assign CAN_FIRE_RL_rl_wr_response_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_4 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_4
  assign CAN_FIRE_RL_rl_rd_addr_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_4 = 1'd1 ;

  // rule RL_rl_rd_data_channel_4
  assign CAN_FIRE_RL_rl_rd_data_channel_4 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_4 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_5
  assign CAN_FIRE_RL_rl_wr_addr_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_5 = 1'd1 ;

  // rule RL_rl_wr_data_channel_5
  assign CAN_FIRE_RL_rl_wr_data_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_5 = 1'd1 ;

  // rule RL_rl_wr_response_channel_5
  assign CAN_FIRE_RL_rl_wr_response_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_5 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_5
  assign CAN_FIRE_RL_rl_rd_addr_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_5 = 1'd1 ;

  // rule RL_rl_rd_data_channel_5
  assign CAN_FIRE_RL_rl_rd_data_channel_5 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_5 = 1'd1 ;

  // rule RL_rl_wr_addr_channel_6
  assign CAN_FIRE_RL_rl_wr_addr_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_6 = 1'd1 ;

  // rule RL_rl_wr_data_channel_6
  assign CAN_FIRE_RL_rl_wr_data_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_6 = 1'd1 ;

  // rule RL_rl_wr_response_channel_6
  assign CAN_FIRE_RL_rl_wr_response_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_6 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_6
  assign CAN_FIRE_RL_rl_rd_addr_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_6 = 1'd1 ;

  // rule RL_rl_rd_data_channel_6
  assign CAN_FIRE_RL_rl_rd_data_channel_6 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_6 = 1'd1 ;

  // rule RL_rl_connect_external_interrupt_requests
  assign CAN_FIRE_RL_rl_connect_external_interrupt_requests = 1'd1 ;
  assign WILL_FIRE_RL_rl_connect_external_interrupt_requests = 1'd1 ;

  // rule RL_rl_reset_start_2
  assign CAN_FIRE_RL_rl_reset_start_2 = MUX_rg_state$write_1__SEL_1 ;
  assign WILL_FIRE_RL_rl_reset_start_2 = MUX_rg_state$write_1__SEL_1 ;

  // rule RL_rl_reset_complete
  assign CAN_FIRE_RL_rl_reset_complete = MUX_rg_state$write_1__SEL_2 ;
  assign WILL_FIRE_RL_rl_reset_complete = MUX_rg_state$write_1__SEL_2 ;

  // rule RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$FULL_N &&
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$EMPTY_N &&
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$FULL_N &&
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_data$EMPTY_N &&
	     (boot_rom_axi4_deburster_rg_w_beat_count != 8'd0 ||
	      boot_rom_axi4_deburster_f_w_awlen$FULL_N) ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave ;

  // rule RL_boot_rom_axi4_deburster_rl_wr_resp_slave_to_master
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_rl_wr_resp_slave_to_master =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$EMPTY_N &&
	     boot_rom_axi4_deburster_f_w_awlen$EMPTY_N &&
	     (boot_rom_axi4_deburster_rg_b_beat_count_9_ULT__ETC___d51 ||
	      boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$FULL_N) ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_resp_slave_to_master =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_rl_wr_resp_slave_to_master ;

  // rule RL_boot_rom_axi4_deburster_rl_rd_xaction_master_to_slave
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_rl_rd_xaction_master_to_slave =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$FULL_N &&
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$EMPTY_N &&
	     (boot_rom_axi4_deburster_rg_ar_beat_count != 8'd0 ||
	      boot_rom_axi4_deburster_f_r_arlen$FULL_N) ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_rl_rd_xaction_master_to_slave =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_rl_rd_xaction_master_to_slave ;

  // rule RL_boot_rom_axi4_deburster_rl_rd_resp_slave_to_master
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_rl_rd_resp_slave_to_master =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$EMPTY_N &&
	     boot_rom_axi4_deburster_f_r_arlen$EMPTY_N &&
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_data$FULL_N ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_rl_rd_resp_slave_to_master =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_rl_rd_resp_slave_to_master ;

  // rule RL_boot_rom_axi4_deburster_rl_reset
  assign CAN_FIRE_RL_boot_rom_axi4_deburster_rl_reset =
	     boot_rom_axi4_deburster_rg_reset ;
  assign WILL_FIRE_RL_boot_rom_axi4_deburster_rl_reset =
	     boot_rom_axi4_deburster_rg_reset ;

  // rule RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$FULL_N &&
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$EMPTY_N &&
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$FULL_N &&
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$EMPTY_N &&
	     (mem0_controller_axi4_deburster_rg_w_beat_count != 8'd0 ||
	      mem0_controller_axi4_deburster_f_w_awlen$FULL_N) ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave ;

  // rule RL_mem0_controller_axi4_deburster_rl_wr_resp_slave_to_master
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_resp_slave_to_master =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$EMPTY_N &&
	     mem0_controller_axi4_deburster_f_w_awlen$EMPTY_N &&
	     (mem0_controller_axi4_deburster_rg_b_beat_count_ETC___d163 ||
	      mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$FULL_N) ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_resp_slave_to_master =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_resp_slave_to_master ;

  // rule RL_mem0_controller_axi4_deburster_rl_rd_xaction_master_to_slave
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_xaction_master_to_slave =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$FULL_N &&
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$EMPTY_N &&
	     (mem0_controller_axi4_deburster_rg_ar_beat_count != 8'd0 ||
	      mem0_controller_axi4_deburster_f_r_arlen$FULL_N) ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_xaction_master_to_slave =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_xaction_master_to_slave ;

  // rule RL_mem0_controller_axi4_deburster_rl_rd_resp_slave_to_master
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_resp_slave_to_master =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$EMPTY_N &&
	     mem0_controller_axi4_deburster_f_r_arlen$EMPTY_N &&
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$FULL_N ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_resp_slave_to_master =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_resp_slave_to_master ;

  // rule RL_mem0_controller_axi4_deburster_rl_reset
  assign CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_reset =
	     mem0_controller_axi4_deburster_rg_reset ;
  assign WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_reset =
	     mem0_controller_axi4_deburster_rg_reset ;

  // inputs to muxes for submodule ports
  assign MUX_boot_rom_axi4_deburster_rg_b_resp$write_1__SEL_2 =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_resp_slave_to_master &&
	     (boot_rom_axi4_deburster_rg_b_resp == 2'b0 &&
	      boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$D_OUT[1:0] !=
	      2'b0 ||
	      !boot_rom_axi4_deburster_rg_b_beat_count_9_ULT__ETC___d51) ;
  assign MUX_mem0_controller_axi4_deburster_rg_b_resp$write_1__SEL_2 =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_resp_slave_to_master &&
	     (mem0_controller_axi4_deburster_rg_b_resp == 2'b0 &&
	      mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$D_OUT[1:0] !=
	      2'b0 ||
	      !mem0_controller_axi4_deburster_rg_b_beat_count_ETC___d163) ;
  assign MUX_rg_state$write_1__SEL_1 =
	     mem0_controller$RDY_server_reset_request_put &&
	     uart0$RDY_server_reset_request_put &&
	     fabric$RDY_reset &&
	     core$RDY_cpu_reset_server_request_put &&
	     rg_state == 2'd0 ;
  assign MUX_rg_state$write_1__SEL_2 =
	     mem0_controller$RDY_set_addr_map &&
	     mem0_controller$RDY_server_reset_response_get &&
	     uart0$RDY_server_reset_response_get &&
	     core$RDY_cpu_reset_server_response_get &&
	     rg_state == 2'd1 ;
  assign MUX_boot_rom_axi4_deburster_rg_ar_beat_count$write_1__VAL_2 =
	     boot_rom_axi4_deburster_rg_ar_beat_count_3_ULT_ETC___d95 ?
	       x__h6614 :
	       8'd0 ;
  assign MUX_boot_rom_axi4_deburster_rg_b_beat_count$write_1__VAL_2 =
	     boot_rom_axi4_deburster_rg_b_beat_count_9_ULT__ETC___d51 ?
	       x__h6222 :
	       8'd0 ;
  assign MUX_boot_rom_axi4_deburster_rg_b_resp$write_1__VAL_2 =
	     boot_rom_axi4_deburster_rg_b_beat_count_9_ULT__ETC___d51 ?
	       boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$D_OUT[1:0] :
	       2'b0 ;
  assign MUX_boot_rom_axi4_deburster_rg_r_beat_count$write_1__VAL_2 =
	     boot_rom_axi4_deburster_rg_r_beat_count_04_ULT_ETC___d106 ?
	       x__h6812 :
	       8'd0 ;
  assign MUX_boot_rom_axi4_deburster_rg_w_beat_count$write_1__VAL_2 =
	     boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 ?
	       x__h5729 :
	       8'd0 ;
  assign MUX_mem0_controller_axi4_deburster_rg_ar_beat_count$write_1__VAL_2 =
	     mem0_controller_axi4_deburster_rg_ar_beat_coun_ETC___d207 ?
	       x__h10575 :
	       8'd0 ;
  assign MUX_mem0_controller_axi4_deburster_rg_b_beat_count$write_1__VAL_2 =
	     mem0_controller_axi4_deburster_rg_b_beat_count_ETC___d163 ?
	       x__h10183 :
	       8'd0 ;
  assign MUX_mem0_controller_axi4_deburster_rg_b_resp$write_1__VAL_2 =
	     mem0_controller_axi4_deburster_rg_b_beat_count_ETC___d163 ?
	       mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$D_OUT[1:0] :
	       2'b0 ;
  assign MUX_mem0_controller_axi4_deburster_rg_r_beat_count$write_1__VAL_2 =
	     mem0_controller_axi4_deburster_rg_r_beat_count_ETC___d218 ?
	       x__h10773 :
	       8'd0 ;
  assign MUX_mem0_controller_axi4_deburster_rg_w_beat_count$write_1__VAL_2 =
	     mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 ?
	       x__h9690 :
	       8'd0 ;

  // register boot_rom_axi4_deburster_rg_ar_beat_count
  assign boot_rom_axi4_deburster_rg_ar_beat_count$D_IN =
	     boot_rom_axi4_deburster_rg_reset ?
	       8'd0 :
	       MUX_boot_rom_axi4_deburster_rg_ar_beat_count$write_1__VAL_2 ;
  assign boot_rom_axi4_deburster_rg_ar_beat_count$EN =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_rl_rd_xaction_master_to_slave ||
	     boot_rom_axi4_deburster_rg_reset ;

  // register boot_rom_axi4_deburster_rg_b_beat_count
  assign boot_rom_axi4_deburster_rg_b_beat_count$D_IN =
	     boot_rom_axi4_deburster_rg_reset ?
	       8'd0 :
	       MUX_boot_rom_axi4_deburster_rg_b_beat_count$write_1__VAL_2 ;
  assign boot_rom_axi4_deburster_rg_b_beat_count$EN =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_resp_slave_to_master ||
	     boot_rom_axi4_deburster_rg_reset ;

  // register boot_rom_axi4_deburster_rg_b_resp
  assign boot_rom_axi4_deburster_rg_b_resp$D_IN =
	     boot_rom_axi4_deburster_rg_reset ?
	       2'b0 :
	       MUX_boot_rom_axi4_deburster_rg_b_resp$write_1__VAL_2 ;
  assign boot_rom_axi4_deburster_rg_b_resp$EN =
	     MUX_boot_rom_axi4_deburster_rg_b_resp$write_1__SEL_2 ||
	     boot_rom_axi4_deburster_rg_reset ;

  // register boot_rom_axi4_deburster_rg_r_beat_count
  assign boot_rom_axi4_deburster_rg_r_beat_count$D_IN =
	     boot_rom_axi4_deburster_rg_reset ?
	       8'd0 :
	       MUX_boot_rom_axi4_deburster_rg_r_beat_count$write_1__VAL_2 ;
  assign boot_rom_axi4_deburster_rg_r_beat_count$EN =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_rl_rd_resp_slave_to_master ||
	     boot_rom_axi4_deburster_rg_reset ;

  // register boot_rom_axi4_deburster_rg_reset
  assign boot_rom_axi4_deburster_rg_reset$D_IN = 1'd0 ;
  assign boot_rom_axi4_deburster_rg_reset$EN =
	     boot_rom_axi4_deburster_rg_reset ;

  // register boot_rom_axi4_deburster_rg_w_beat_count
  assign boot_rom_axi4_deburster_rg_w_beat_count$D_IN =
	     boot_rom_axi4_deburster_rg_reset ?
	       8'd0 :
	       MUX_boot_rom_axi4_deburster_rg_w_beat_count$write_1__VAL_2 ;
  assign boot_rom_axi4_deburster_rg_w_beat_count$EN =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave ||
	     boot_rom_axi4_deburster_rg_reset ;

  // register mem0_controller_axi4_deburster_rg_ar_beat_count
  assign mem0_controller_axi4_deburster_rg_ar_beat_count$D_IN =
	     mem0_controller_axi4_deburster_rg_reset ?
	       8'd0 :
	       MUX_mem0_controller_axi4_deburster_rg_ar_beat_count$write_1__VAL_2 ;
  assign mem0_controller_axi4_deburster_rg_ar_beat_count$EN =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_xaction_master_to_slave ||
	     mem0_controller_axi4_deburster_rg_reset ;

  // register mem0_controller_axi4_deburster_rg_b_beat_count
  assign mem0_controller_axi4_deburster_rg_b_beat_count$D_IN =
	     mem0_controller_axi4_deburster_rg_reset ?
	       8'd0 :
	       MUX_mem0_controller_axi4_deburster_rg_b_beat_count$write_1__VAL_2 ;
  assign mem0_controller_axi4_deburster_rg_b_beat_count$EN =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_resp_slave_to_master ||
	     mem0_controller_axi4_deburster_rg_reset ;

  // register mem0_controller_axi4_deburster_rg_b_resp
  assign mem0_controller_axi4_deburster_rg_b_resp$D_IN =
	     mem0_controller_axi4_deburster_rg_reset ?
	       2'b0 :
	       MUX_mem0_controller_axi4_deburster_rg_b_resp$write_1__VAL_2 ;
  assign mem0_controller_axi4_deburster_rg_b_resp$EN =
	     MUX_mem0_controller_axi4_deburster_rg_b_resp$write_1__SEL_2 ||
	     mem0_controller_axi4_deburster_rg_reset ;

  // register mem0_controller_axi4_deburster_rg_r_beat_count
  assign mem0_controller_axi4_deburster_rg_r_beat_count$D_IN =
	     mem0_controller_axi4_deburster_rg_reset ?
	       8'd0 :
	       MUX_mem0_controller_axi4_deburster_rg_r_beat_count$write_1__VAL_2 ;
  assign mem0_controller_axi4_deburster_rg_r_beat_count$EN =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_resp_slave_to_master ||
	     mem0_controller_axi4_deburster_rg_reset ;

  // register mem0_controller_axi4_deburster_rg_reset
  assign mem0_controller_axi4_deburster_rg_reset$D_IN = 1'd0 ;
  assign mem0_controller_axi4_deburster_rg_reset$EN =
	     mem0_controller_axi4_deburster_rg_reset ;

  // register mem0_controller_axi4_deburster_rg_w_beat_count
  assign mem0_controller_axi4_deburster_rg_w_beat_count$D_IN =
	     mem0_controller_axi4_deburster_rg_reset ?
	       8'd0 :
	       MUX_mem0_controller_axi4_deburster_rg_w_beat_count$write_1__VAL_2 ;
  assign mem0_controller_axi4_deburster_rg_w_beat_count$EN =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave ||
	     mem0_controller_axi4_deburster_rg_reset ;

  // register rg_state
  assign rg_state$D_IN = WILL_FIRE_RL_rl_reset_start_2 ? 2'd1 : 2'd2 ;
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_reset_start_2 || WILL_FIRE_RL_rl_reset_complete ;

  // submodule boot_rom
  assign boot_rom$set_addr_map_addr_base = soc_map$m_boot_rom_addr_base ;
  assign boot_rom$set_addr_map_addr_lim = soc_map$m_boot_rom_addr_lim ;
  assign boot_rom$slave_araddr =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[92:29] ;
  assign boot_rom$slave_arburst =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[17:16] ;
  assign boot_rom$slave_arcache =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[14:11] ;
  assign boot_rom$slave_arid =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[96:93] ;
  assign boot_rom$slave_arlen =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[28:21] ;
  assign boot_rom$slave_arlock =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[15] ;
  assign boot_rom$slave_arprot =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[10:8] ;
  assign boot_rom$slave_arqos =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[7:4] ;
  assign boot_rom$slave_arregion =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[3:0] ;
  assign boot_rom$slave_arsize =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[20:18] ;
  assign boot_rom$slave_arvalid =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$EMPTY_N ;
  assign boot_rom$slave_awaddr =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[92:29] ;
  assign boot_rom$slave_awburst =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[17:16] ;
  assign boot_rom$slave_awcache =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[14:11] ;
  assign boot_rom$slave_awid =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[96:93] ;
  assign boot_rom$slave_awlen =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[28:21] ;
  assign boot_rom$slave_awlock =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[15] ;
  assign boot_rom$slave_awprot =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[10:8] ;
  assign boot_rom$slave_awqos =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[7:4] ;
  assign boot_rom$slave_awregion =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[3:0] ;
  assign boot_rom$slave_awsize =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[20:18] ;
  assign boot_rom$slave_awvalid =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$EMPTY_N ;
  assign boot_rom$slave_bready =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$FULL_N ;
  assign boot_rom$slave_rready =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$FULL_N ;
  assign boot_rom$slave_wdata =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$D_OUT[72:9] ;
  assign boot_rom$slave_wid =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$D_OUT[76:73] ;
  assign boot_rom$slave_wlast =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$D_OUT[0] ;
  assign boot_rom$slave_wstrb =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$D_OUT[8:1] ;
  assign boot_rom$slave_wvalid =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$EMPTY_N ;
  assign boot_rom$EN_set_addr_map = MUX_rg_state$write_1__SEL_2 ;

  // submodule boot_rom_axi4_deburster_f_r_arlen
  assign boot_rom_axi4_deburster_f_r_arlen$D_IN =
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[28:21] ;
  assign boot_rom_axi4_deburster_f_r_arlen$ENQ =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_rl_rd_xaction_master_to_slave &&
	     boot_rom_axi4_deburster_rg_ar_beat_count == 8'd0 ;
  assign boot_rom_axi4_deburster_f_r_arlen$DEQ =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_rl_rd_resp_slave_to_master &&
	     !boot_rom_axi4_deburster_rg_r_beat_count_04_ULT_ETC___d106 ;
  assign boot_rom_axi4_deburster_f_r_arlen$CLR =
	     boot_rom_axi4_deburster_rg_reset ;

  // submodule boot_rom_axi4_deburster_f_w_awlen
  assign boot_rom_axi4_deburster_f_w_awlen$D_IN =
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[28:21] ;
  assign boot_rom_axi4_deburster_f_w_awlen$ENQ =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	     boot_rom_axi4_deburster_rg_w_beat_count == 8'd0 ;
  assign boot_rom_axi4_deburster_f_w_awlen$DEQ =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_resp_slave_to_master &&
	     !boot_rom_axi4_deburster_rg_b_beat_count_9_ULT__ETC___d51 ;
  assign boot_rom_axi4_deburster_f_w_awlen$CLR =
	     boot_rom_axi4_deburster_rg_reset ;

  // submodule boot_rom_axi4_deburster_xactor_from_master_f_rd_addr
  assign boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_IN =
	     { fabric$v_to_slaves_0_arid,
	       fabric$v_to_slaves_0_araddr,
	       fabric$v_to_slaves_0_arlen,
	       fabric$v_to_slaves_0_arsize,
	       fabric$v_to_slaves_0_arburst,
	       fabric$v_to_slaves_0_arlock,
	       fabric$v_to_slaves_0_arcache,
	       fabric$v_to_slaves_0_arprot,
	       fabric$v_to_slaves_0_arqos,
	       fabric$v_to_slaves_0_arregion } ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$ENQ =
	     fabric$v_to_slaves_0_arvalid &&
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$FULL_N ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$DEQ =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_rl_rd_xaction_master_to_slave &&
	     !boot_rom_axi4_deburster_rg_ar_beat_count_3_ULT_ETC___d95 ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$CLR =
	     boot_rom_axi4_deburster_rg_reset ;

  // submodule boot_rom_axi4_deburster_xactor_from_master_f_rd_data
  assign boot_rom_axi4_deburster_xactor_from_master_f_rd_data$D_IN =
	     { boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$D_OUT[70:1],
	       !boot_rom_axi4_deburster_rg_r_beat_count_04_ULT_ETC___d106 } ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_rd_data$ENQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_rl_rd_resp_slave_to_master ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_rd_data$DEQ =
	     fabric$v_to_slaves_0_rready &&
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_data$EMPTY_N ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_rd_data$CLR =
	     boot_rom_axi4_deburster_rg_reset ;

  // submodule boot_rom_axi4_deburster_xactor_from_master_f_wr_addr
  assign boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_IN =
	     { fabric$v_to_slaves_0_awid,
	       fabric$v_to_slaves_0_awaddr,
	       fabric$v_to_slaves_0_awlen,
	       fabric$v_to_slaves_0_awsize,
	       fabric$v_to_slaves_0_awburst,
	       fabric$v_to_slaves_0_awlock,
	       fabric$v_to_slaves_0_awcache,
	       fabric$v_to_slaves_0_awprot,
	       fabric$v_to_slaves_0_awqos,
	       fabric$v_to_slaves_0_awregion } ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$ENQ =
	     fabric$v_to_slaves_0_awvalid &&
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$FULL_N ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$DEQ =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	     !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$CLR =
	     boot_rom_axi4_deburster_rg_reset ;

  // submodule boot_rom_axi4_deburster_xactor_from_master_f_wr_data
  assign boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_IN =
	     { fabric$v_to_slaves_0_wid,
	       fabric$v_to_slaves_0_wdata,
	       fabric$v_to_slaves_0_wstrb,
	       fabric$v_to_slaves_0_wlast } ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_wr_data$ENQ =
	     fabric$v_to_slaves_0_wvalid &&
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_data$FULL_N ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_wr_data$DEQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_wr_data$CLR =
	     boot_rom_axi4_deburster_rg_reset ;

  // submodule boot_rom_axi4_deburster_xactor_from_master_f_wr_resp
  assign boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$D_IN =
	     { boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$D_OUT[5:2],
	       (boot_rom_axi4_deburster_rg_b_resp == 2'b0) ?
		 boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$D_OUT[1:0] :
		 boot_rom_axi4_deburster_rg_b_resp } ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$ENQ =
	     WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_resp_slave_to_master &&
	     !boot_rom_axi4_deburster_rg_b_beat_count_9_ULT__ETC___d51 ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$DEQ =
	     fabric$v_to_slaves_0_bready &&
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$EMPTY_N ;
  assign boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$CLR =
	     boot_rom_axi4_deburster_rg_reset ;

  // submodule boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr
  assign boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$D_IN =
	     { boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[96:93],
	       a_out_araddr__h6368,
	       8'd0,
	       boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[20:18],
	       2'b0,
	       boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[15:0] } ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$ENQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_rl_rd_xaction_master_to_slave ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$DEQ =
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$EMPTY_N &&
	     boot_rom$slave_arready ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_rd_addr$CLR =
	     boot_rom_axi4_deburster_rg_reset ;

  // submodule boot_rom_axi4_deburster_xactor_to_slave_f_rd_data
  assign boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$D_IN =
	     { boot_rom$slave_rid,
	       boot_rom$slave_rdata,
	       boot_rom$slave_rresp,
	       boot_rom$slave_rlast } ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$ENQ =
	     boot_rom$slave_rvalid &&
	     boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$FULL_N ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$DEQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_rl_rd_resp_slave_to_master ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_rd_data$CLR =
	     boot_rom_axi4_deburster_rg_reset ;

  // submodule boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr
  assign boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$D_IN =
	     { boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[96:93],
	       a_out_awaddr__h5375,
	       8'd0,
	       boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[20:18],
	       2'b0,
	       boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[15:0] } ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$ENQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$DEQ =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$EMPTY_N &&
	     boot_rom$slave_awready ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_wr_addr$CLR =
	     boot_rom_axi4_deburster_rg_reset ;

  // submodule boot_rom_axi4_deburster_xactor_to_slave_f_wr_data
  assign boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$D_IN =
	     { boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[76:1],
	       1'd1 } ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$ENQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$DEQ =
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$EMPTY_N &&
	     boot_rom$slave_wready ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_wr_data$CLR =
	     boot_rom_axi4_deburster_rg_reset ;

  // submodule boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp
  assign boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$D_IN =
	     { boot_rom$slave_bid, boot_rom$slave_bresp } ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$ENQ =
	     boot_rom$slave_bvalid &&
	     boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$FULL_N ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$DEQ =
	     CAN_FIRE_RL_boot_rom_axi4_deburster_rl_wr_resp_slave_to_master ;
  assign boot_rom_axi4_deburster_xactor_to_slave_f_wr_resp$CLR =
	     boot_rom_axi4_deburster_rg_reset ;

  // submodule core
  assign core$core_external_interrupt_sources_0_m_interrupt_req_set_not_clear =
	     uart0$intr ;
  assign core$core_external_interrupt_sources_10_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_11_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_12_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_13_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_14_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_15_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_1_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_2_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_3_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_4_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_5_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_6_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_7_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_8_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$core_external_interrupt_sources_9_m_interrupt_req_set_not_clear =
	     1'd0 ;
  assign core$cpu_dmem_master_arready = fabric$v_from_masters_1_arready ;
  assign core$cpu_dmem_master_awready = fabric$v_from_masters_1_awready ;
  assign core$cpu_dmem_master_bid = fabric$v_from_masters_1_bid ;
  assign core$cpu_dmem_master_bresp = fabric$v_from_masters_1_bresp ;
  assign core$cpu_dmem_master_bvalid = fabric$v_from_masters_1_bvalid ;
  assign core$cpu_dmem_master_rdata = fabric$v_from_masters_1_rdata ;
  assign core$cpu_dmem_master_rid = fabric$v_from_masters_1_rid ;
  assign core$cpu_dmem_master_rlast = fabric$v_from_masters_1_rlast ;
  assign core$cpu_dmem_master_rresp = fabric$v_from_masters_1_rresp ;
  assign core$cpu_dmem_master_rvalid = fabric$v_from_masters_1_rvalid ;
  assign core$cpu_dmem_master_wready = fabric$v_from_masters_1_wready ;
  assign core$cpu_imem_master_arready = fabric$v_from_masters_0_arready ;
  assign core$cpu_imem_master_awready = fabric$v_from_masters_0_awready ;
  assign core$cpu_imem_master_bid = fabric$v_from_masters_0_bid ;
  assign core$cpu_imem_master_bresp = fabric$v_from_masters_0_bresp ;
  assign core$cpu_imem_master_bvalid = fabric$v_from_masters_0_bvalid ;
  assign core$cpu_imem_master_rdata = fabric$v_from_masters_0_rdata ;
  assign core$cpu_imem_master_rid = fabric$v_from_masters_0_rid ;
  assign core$cpu_imem_master_rlast = fabric$v_from_masters_0_rlast ;
  assign core$cpu_imem_master_rresp = fabric$v_from_masters_0_rresp ;
  assign core$cpu_imem_master_rvalid = fabric$v_from_masters_0_rvalid ;
  assign core$cpu_imem_master_wready = fabric$v_from_masters_0_wready ;
  assign core$nmi_req_set_not_clear = 1'd0 ;
  assign core$set_verbosity_logdelay = set_verbosity_logdelay ;
  assign core$set_verbosity_verbosity = set_verbosity_verbosity ;
  assign core$EN_set_verbosity = EN_set_verbosity ;
  assign core$EN_cpu_reset_server_request_put = MUX_rg_state$write_1__SEL_1 ;
  assign core$EN_cpu_reset_server_response_get = MUX_rg_state$write_1__SEL_2 ;

  // submodule fabric
  assign fabric$set_verbosity_verbosity = 4'h0 ;
  assign fabric$v_from_masters_0_araddr = core$cpu_imem_master_araddr ;
  assign fabric$v_from_masters_0_arburst = core$cpu_imem_master_arburst ;
  assign fabric$v_from_masters_0_arcache = core$cpu_imem_master_arcache ;
  assign fabric$v_from_masters_0_arid = core$cpu_imem_master_arid ;
  assign fabric$v_from_masters_0_arlen = core$cpu_imem_master_arlen ;
  assign fabric$v_from_masters_0_arlock = core$cpu_imem_master_arlock ;
  assign fabric$v_from_masters_0_arprot = core$cpu_imem_master_arprot ;
  assign fabric$v_from_masters_0_arqos = core$cpu_imem_master_arqos ;
  assign fabric$v_from_masters_0_arregion = core$cpu_imem_master_arregion ;
  assign fabric$v_from_masters_0_arsize = core$cpu_imem_master_arsize ;
  assign fabric$v_from_masters_0_arvalid = core$cpu_imem_master_arvalid ;
  assign fabric$v_from_masters_0_awaddr = core$cpu_imem_master_awaddr ;
  assign fabric$v_from_masters_0_awburst = core$cpu_imem_master_awburst ;
  assign fabric$v_from_masters_0_awcache = core$cpu_imem_master_awcache ;
  assign fabric$v_from_masters_0_awid = core$cpu_imem_master_awid ;
  assign fabric$v_from_masters_0_awlen = core$cpu_imem_master_awlen ;
  assign fabric$v_from_masters_0_awlock = core$cpu_imem_master_awlock ;
  assign fabric$v_from_masters_0_awprot = core$cpu_imem_master_awprot ;
  assign fabric$v_from_masters_0_awqos = core$cpu_imem_master_awqos ;
  assign fabric$v_from_masters_0_awregion = core$cpu_imem_master_awregion ;
  assign fabric$v_from_masters_0_awsize = core$cpu_imem_master_awsize ;
  assign fabric$v_from_masters_0_awvalid = core$cpu_imem_master_awvalid ;
  assign fabric$v_from_masters_0_bready = core$cpu_imem_master_bready ;
  assign fabric$v_from_masters_0_rready = core$cpu_imem_master_rready ;
  assign fabric$v_from_masters_0_wdata = core$cpu_imem_master_wdata ;
  assign fabric$v_from_masters_0_wid = core$cpu_imem_master_wid ;
  assign fabric$v_from_masters_0_wlast = core$cpu_imem_master_wlast ;
  assign fabric$v_from_masters_0_wstrb = core$cpu_imem_master_wstrb ;
  assign fabric$v_from_masters_0_wvalid = core$cpu_imem_master_wvalid ;
  assign fabric$v_from_masters_1_araddr = core$cpu_dmem_master_araddr ;
  assign fabric$v_from_masters_1_arburst = core$cpu_dmem_master_arburst ;
  assign fabric$v_from_masters_1_arcache = core$cpu_dmem_master_arcache ;
  assign fabric$v_from_masters_1_arid = core$cpu_dmem_master_arid ;
  assign fabric$v_from_masters_1_arlen = core$cpu_dmem_master_arlen ;
  assign fabric$v_from_masters_1_arlock = core$cpu_dmem_master_arlock ;
  assign fabric$v_from_masters_1_arprot = core$cpu_dmem_master_arprot ;
  assign fabric$v_from_masters_1_arqos = core$cpu_dmem_master_arqos ;
  assign fabric$v_from_masters_1_arregion = core$cpu_dmem_master_arregion ;
  assign fabric$v_from_masters_1_arsize = core$cpu_dmem_master_arsize ;
  assign fabric$v_from_masters_1_arvalid = core$cpu_dmem_master_arvalid ;
  assign fabric$v_from_masters_1_awaddr = core$cpu_dmem_master_awaddr ;
  assign fabric$v_from_masters_1_awburst = core$cpu_dmem_master_awburst ;
  assign fabric$v_from_masters_1_awcache = core$cpu_dmem_master_awcache ;
  assign fabric$v_from_masters_1_awid = core$cpu_dmem_master_awid ;
  assign fabric$v_from_masters_1_awlen = core$cpu_dmem_master_awlen ;
  assign fabric$v_from_masters_1_awlock = core$cpu_dmem_master_awlock ;
  assign fabric$v_from_masters_1_awprot = core$cpu_dmem_master_awprot ;
  assign fabric$v_from_masters_1_awqos = core$cpu_dmem_master_awqos ;
  assign fabric$v_from_masters_1_awregion = core$cpu_dmem_master_awregion ;
  assign fabric$v_from_masters_1_awsize = core$cpu_dmem_master_awsize ;
  assign fabric$v_from_masters_1_awvalid = core$cpu_dmem_master_awvalid ;
  assign fabric$v_from_masters_1_bready = core$cpu_dmem_master_bready ;
  assign fabric$v_from_masters_1_rready = core$cpu_dmem_master_rready ;
  assign fabric$v_from_masters_1_wdata = core$cpu_dmem_master_wdata ;
  assign fabric$v_from_masters_1_wid = core$cpu_dmem_master_wid ;
  assign fabric$v_from_masters_1_wlast = core$cpu_dmem_master_wlast ;
  assign fabric$v_from_masters_1_wstrb = core$cpu_dmem_master_wstrb ;
  assign fabric$v_from_masters_1_wvalid = core$cpu_dmem_master_wvalid ;
  assign fabric$v_to_slaves_0_arready =
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$FULL_N ;
  assign fabric$v_to_slaves_0_awready =
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$FULL_N ;
  assign fabric$v_to_slaves_0_bid =
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$D_OUT[5:2] ;
  assign fabric$v_to_slaves_0_bresp =
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$D_OUT[1:0] ;
  assign fabric$v_to_slaves_0_bvalid =
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_resp$EMPTY_N ;
  assign fabric$v_to_slaves_0_rdata =
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_data$D_OUT[66:3] ;
  assign fabric$v_to_slaves_0_rid =
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_data$D_OUT[70:67] ;
  assign fabric$v_to_slaves_0_rlast =
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_data$D_OUT[0] ;
  assign fabric$v_to_slaves_0_rresp =
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_data$D_OUT[2:1] ;
  assign fabric$v_to_slaves_0_rvalid =
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_data$EMPTY_N ;
  assign fabric$v_to_slaves_0_wready =
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_data$FULL_N ;
  assign fabric$v_to_slaves_1_arready =
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$FULL_N ;
  assign fabric$v_to_slaves_1_awready =
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$FULL_N ;
  assign fabric$v_to_slaves_1_bid =
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$D_OUT[5:2] ;
  assign fabric$v_to_slaves_1_bresp =
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$D_OUT[1:0] ;
  assign fabric$v_to_slaves_1_bvalid =
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$EMPTY_N ;
  assign fabric$v_to_slaves_1_rdata =
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$D_OUT[66:3] ;
  assign fabric$v_to_slaves_1_rid =
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$D_OUT[70:67] ;
  assign fabric$v_to_slaves_1_rlast =
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$D_OUT[0] ;
  assign fabric$v_to_slaves_1_rresp =
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$D_OUT[2:1] ;
  assign fabric$v_to_slaves_1_rvalid =
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$EMPTY_N ;
  assign fabric$v_to_slaves_1_wready =
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$FULL_N ;
  assign fabric$v_to_slaves_2_arready = uart0$slave_arready ;
  assign fabric$v_to_slaves_2_awready = uart0$slave_awready ;
  assign fabric$v_to_slaves_2_bid = uart0$slave_bid ;
  assign fabric$v_to_slaves_2_bresp = uart0$slave_bresp ;
  assign fabric$v_to_slaves_2_bvalid = uart0$slave_bvalid ;
  assign fabric$v_to_slaves_2_rdata = uart0$slave_rdata ;
  assign fabric$v_to_slaves_2_rid = uart0$slave_rid ;
  assign fabric$v_to_slaves_2_rlast = uart0$slave_rlast ;
  assign fabric$v_to_slaves_2_rresp = uart0$slave_rresp ;
  assign fabric$v_to_slaves_2_rvalid = uart0$slave_rvalid ;
  assign fabric$v_to_slaves_2_wready = uart0$slave_wready ;
  assign fabric$EN_reset = MUX_rg_state$write_1__SEL_1 ;
  assign fabric$EN_set_verbosity = 1'b0 ;

  // submodule mem0_controller
  assign mem0_controller$set_addr_map_addr_base =
	     soc_map$m_mem0_controller_addr_base ;
  assign mem0_controller$set_addr_map_addr_lim =
	     soc_map$m_mem0_controller_addr_lim ;
  assign mem0_controller$set_watch_tohost_tohost_addr =
	     set_watch_tohost_tohost_addr ;
  assign mem0_controller$set_watch_tohost_watch_tohost =
	     set_watch_tohost_watch_tohost ;
  assign mem0_controller$slave_araddr =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[92:29] ;
  assign mem0_controller$slave_arburst =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[17:16] ;
  assign mem0_controller$slave_arcache =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[14:11] ;
  assign mem0_controller$slave_arid =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[96:93] ;
  assign mem0_controller$slave_arlen =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[28:21] ;
  assign mem0_controller$slave_arlock =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[15] ;
  assign mem0_controller$slave_arprot =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[10:8] ;
  assign mem0_controller$slave_arqos =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[7:4] ;
  assign mem0_controller$slave_arregion =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[3:0] ;
  assign mem0_controller$slave_arsize =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_OUT[20:18] ;
  assign mem0_controller$slave_arvalid =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$EMPTY_N ;
  assign mem0_controller$slave_awaddr =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[92:29] ;
  assign mem0_controller$slave_awburst =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[17:16] ;
  assign mem0_controller$slave_awcache =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[14:11] ;
  assign mem0_controller$slave_awid =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[96:93] ;
  assign mem0_controller$slave_awlen =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[28:21] ;
  assign mem0_controller$slave_awlock =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[15] ;
  assign mem0_controller$slave_awprot =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[10:8] ;
  assign mem0_controller$slave_awqos =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[7:4] ;
  assign mem0_controller$slave_awregion =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[3:0] ;
  assign mem0_controller$slave_awsize =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_OUT[20:18] ;
  assign mem0_controller$slave_awvalid =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$EMPTY_N ;
  assign mem0_controller$slave_bready =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$FULL_N ;
  assign mem0_controller$slave_rready =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$FULL_N ;
  assign mem0_controller$slave_wdata =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$D_OUT[72:9] ;
  assign mem0_controller$slave_wid =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$D_OUT[76:73] ;
  assign mem0_controller$slave_wlast =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$D_OUT[0] ;
  assign mem0_controller$slave_wstrb =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$D_OUT[8:1] ;
  assign mem0_controller$slave_wvalid =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$EMPTY_N ;
  assign mem0_controller$to_raw_mem_response_put = to_raw_mem_response_put ;
  assign mem0_controller$EN_server_reset_request_put =
	     MUX_rg_state$write_1__SEL_1 ;
  assign mem0_controller$EN_server_reset_response_get =
	     MUX_rg_state$write_1__SEL_2 ;
  assign mem0_controller$EN_set_addr_map = MUX_rg_state$write_1__SEL_2 ;
  assign mem0_controller$EN_to_raw_mem_request_get =
	     EN_to_raw_mem_request_get ;
  assign mem0_controller$EN_to_raw_mem_response_put =
	     EN_to_raw_mem_response_put ;
  assign mem0_controller$EN_set_watch_tohost = EN_set_watch_tohost ;

  // submodule mem0_controller_axi4_deburster_f_r_arlen
  assign mem0_controller_axi4_deburster_f_r_arlen$D_IN =
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[28:21] ;
  assign mem0_controller_axi4_deburster_f_r_arlen$ENQ =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_xaction_master_to_slave &&
	     mem0_controller_axi4_deburster_rg_ar_beat_count == 8'd0 ;
  assign mem0_controller_axi4_deburster_f_r_arlen$DEQ =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_resp_slave_to_master &&
	     !mem0_controller_axi4_deburster_rg_r_beat_count_ETC___d218 ;
  assign mem0_controller_axi4_deburster_f_r_arlen$CLR =
	     mem0_controller_axi4_deburster_rg_reset ;

  // submodule mem0_controller_axi4_deburster_f_w_awlen
  assign mem0_controller_axi4_deburster_f_w_awlen$D_IN =
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[28:21] ;
  assign mem0_controller_axi4_deburster_f_w_awlen$ENQ =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	     mem0_controller_axi4_deburster_rg_w_beat_count == 8'd0 ;
  assign mem0_controller_axi4_deburster_f_w_awlen$DEQ =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_resp_slave_to_master &&
	     !mem0_controller_axi4_deburster_rg_b_beat_count_ETC___d163 ;
  assign mem0_controller_axi4_deburster_f_w_awlen$CLR =
	     mem0_controller_axi4_deburster_rg_reset ;

  // submodule mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr
  assign mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_IN =
	     { fabric$v_to_slaves_1_arid,
	       fabric$v_to_slaves_1_araddr,
	       fabric$v_to_slaves_1_arlen,
	       fabric$v_to_slaves_1_arsize,
	       fabric$v_to_slaves_1_arburst,
	       fabric$v_to_slaves_1_arlock,
	       fabric$v_to_slaves_1_arcache,
	       fabric$v_to_slaves_1_arprot,
	       fabric$v_to_slaves_1_arqos,
	       fabric$v_to_slaves_1_arregion } ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$ENQ =
	     fabric$v_to_slaves_1_arvalid &&
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$FULL_N ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$DEQ =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_xaction_master_to_slave &&
	     !mem0_controller_axi4_deburster_rg_ar_beat_coun_ETC___d207 ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$CLR =
	     mem0_controller_axi4_deburster_rg_reset ;

  // submodule mem0_controller_axi4_deburster_xactor_from_master_f_rd_data
  assign mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$D_IN =
	     { mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$D_OUT[70:1],
	       !mem0_controller_axi4_deburster_rg_r_beat_count_ETC___d218 } ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$ENQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_resp_slave_to_master ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$DEQ =
	     fabric$v_to_slaves_1_rready &&
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$EMPTY_N ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_rd_data$CLR =
	     mem0_controller_axi4_deburster_rg_reset ;

  // submodule mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr
  assign mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_IN =
	     { fabric$v_to_slaves_1_awid,
	       fabric$v_to_slaves_1_awaddr,
	       fabric$v_to_slaves_1_awlen,
	       fabric$v_to_slaves_1_awsize,
	       fabric$v_to_slaves_1_awburst,
	       fabric$v_to_slaves_1_awlock,
	       fabric$v_to_slaves_1_awcache,
	       fabric$v_to_slaves_1_awprot,
	       fabric$v_to_slaves_1_awqos,
	       fabric$v_to_slaves_1_awregion } ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$ENQ =
	     fabric$v_to_slaves_1_awvalid &&
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$FULL_N ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$DEQ =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	     !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$CLR =
	     mem0_controller_axi4_deburster_rg_reset ;

  // submodule mem0_controller_axi4_deburster_xactor_from_master_f_wr_data
  assign mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_IN =
	     { fabric$v_to_slaves_1_wid,
	       fabric$v_to_slaves_1_wdata,
	       fabric$v_to_slaves_1_wstrb,
	       fabric$v_to_slaves_1_wlast } ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$ENQ =
	     fabric$v_to_slaves_1_wvalid &&
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$FULL_N ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$DEQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$CLR =
	     mem0_controller_axi4_deburster_rg_reset ;

  // submodule mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp
  assign mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$D_IN =
	     { mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$D_OUT[5:2],
	       (mem0_controller_axi4_deburster_rg_b_resp == 2'b0) ?
		 mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$D_OUT[1:0] :
		 mem0_controller_axi4_deburster_rg_b_resp } ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$ENQ =
	     WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_resp_slave_to_master &&
	     !mem0_controller_axi4_deburster_rg_b_beat_count_ETC___d163 ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$DEQ =
	     fabric$v_to_slaves_1_bready &&
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$EMPTY_N ;
  assign mem0_controller_axi4_deburster_xactor_from_master_f_wr_resp$CLR =
	     mem0_controller_axi4_deburster_rg_reset ;

  // submodule mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$D_IN =
	     { mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[96:93],
	       a_out_araddr__h10329,
	       8'd0,
	       mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[20:18],
	       2'b0,
	       mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[15:0] } ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$ENQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_xaction_master_to_slave ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$DEQ =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$EMPTY_N &&
	     mem0_controller$slave_arready ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_rd_addr$CLR =
	     mem0_controller_axi4_deburster_rg_reset ;

  // submodule mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$D_IN =
	     { mem0_controller$slave_rid,
	       mem0_controller$slave_rdata,
	       mem0_controller$slave_rresp,
	       mem0_controller$slave_rlast } ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$ENQ =
	     mem0_controller$slave_rvalid &&
	     mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$FULL_N ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$DEQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_rd_resp_slave_to_master ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_rd_data$CLR =
	     mem0_controller_axi4_deburster_rg_reset ;

  // submodule mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$D_IN =
	     { mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[96:93],
	       a_out_awaddr__h9336,
	       8'd0,
	       mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[20:18],
	       2'b0,
	       mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[15:0] } ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$ENQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$DEQ =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$EMPTY_N &&
	     mem0_controller$slave_awready ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_wr_addr$CLR =
	     mem0_controller_axi4_deburster_rg_reset ;

  // submodule mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$D_IN =
	     { mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[76:1],
	       1'd1 } ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$ENQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$DEQ =
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$EMPTY_N &&
	     mem0_controller$slave_wready ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_wr_data$CLR =
	     mem0_controller_axi4_deburster_rg_reset ;

  // submodule mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$D_IN =
	     { mem0_controller$slave_bid, mem0_controller$slave_bresp } ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$ENQ =
	     mem0_controller$slave_bvalid &&
	     mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$FULL_N ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$DEQ =
	     CAN_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_resp_slave_to_master ;
  assign mem0_controller_axi4_deburster_xactor_to_slave_f_wr_resp$CLR =
	     mem0_controller_axi4_deburster_rg_reset ;

  // submodule soc_map
  assign soc_map$m_is_IO_addr_addr = 64'h0 ;
  assign soc_map$m_is_mem_addr_addr = 64'h0 ;
  assign soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;

  // submodule uart0
  assign uart0$put_from_console_put = put_from_console_put ;
  assign uart0$set_addr_map_addr_base = soc_map$m_uart0_addr_base ;
  assign uart0$set_addr_map_addr_lim = soc_map$m_uart0_addr_lim ;
  assign uart0$slave_araddr = fabric$v_to_slaves_2_araddr ;
  assign uart0$slave_arburst = fabric$v_to_slaves_2_arburst ;
  assign uart0$slave_arcache = fabric$v_to_slaves_2_arcache ;
  assign uart0$slave_arid = fabric$v_to_slaves_2_arid ;
  assign uart0$slave_arlen = fabric$v_to_slaves_2_arlen ;
  assign uart0$slave_arlock = fabric$v_to_slaves_2_arlock ;
  assign uart0$slave_arprot = fabric$v_to_slaves_2_arprot ;
  assign uart0$slave_arqos = fabric$v_to_slaves_2_arqos ;
  assign uart0$slave_arregion = fabric$v_to_slaves_2_arregion ;
  assign uart0$slave_arsize = fabric$v_to_slaves_2_arsize ;
  assign uart0$slave_arvalid = fabric$v_to_slaves_2_arvalid ;
  assign uart0$slave_awaddr = fabric$v_to_slaves_2_awaddr ;
  assign uart0$slave_awburst = fabric$v_to_slaves_2_awburst ;
  assign uart0$slave_awcache = fabric$v_to_slaves_2_awcache ;
  assign uart0$slave_awid = fabric$v_to_slaves_2_awid ;
  assign uart0$slave_awlen = fabric$v_to_slaves_2_awlen ;
  assign uart0$slave_awlock = fabric$v_to_slaves_2_awlock ;
  assign uart0$slave_awprot = fabric$v_to_slaves_2_awprot ;
  assign uart0$slave_awqos = fabric$v_to_slaves_2_awqos ;
  assign uart0$slave_awregion = fabric$v_to_slaves_2_awregion ;
  assign uart0$slave_awsize = fabric$v_to_slaves_2_awsize ;
  assign uart0$slave_awvalid = fabric$v_to_slaves_2_awvalid ;
  assign uart0$slave_bready = fabric$v_to_slaves_2_bready ;
  assign uart0$slave_rready = fabric$v_to_slaves_2_rready ;
  assign uart0$slave_wdata = fabric$v_to_slaves_2_wdata ;
  assign uart0$slave_wid = fabric$v_to_slaves_2_wid ;
  assign uart0$slave_wlast = fabric$v_to_slaves_2_wlast ;
  assign uart0$slave_wstrb = fabric$v_to_slaves_2_wstrb ;
  assign uart0$slave_wvalid = fabric$v_to_slaves_2_wvalid ;
  assign uart0$EN_server_reset_request_put = MUX_rg_state$write_1__SEL_1 ;
  assign uart0$EN_server_reset_response_get = MUX_rg_state$write_1__SEL_2 ;
  assign uart0$EN_set_addr_map = MUX_rg_state$write_1__SEL_2 ;
  assign uart0$EN_get_to_console_get = EN_get_to_console_get ;
  assign uart0$EN_put_from_console_put = EN_put_from_console_put ;

  // remaining internal signals
  assign a_out_araddr__h10329 =
	     (mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[17:16] ==
	      2'b01) ?
	       addr___1__h10414 :
	       mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[92:29] ;
  assign a_out_araddr__h6368 =
	     (boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[17:16] ==
	      2'b01) ?
	       addr___1__h6453 :
	       boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[92:29] ;
  assign a_out_awaddr__h5375 =
	     (boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[17:16] ==
	      2'b01) ?
	       addr___1__h5460 :
	       boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[92:29] ;
  assign a_out_awaddr__h9336 =
	     (mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[17:16] ==
	      2'b01) ?
	       addr___1__h9421 :
	       mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[92:29] ;
  assign addr___1__h10414 =
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[92:29] +
	     ({ 56'd0, mem0_controller_axi4_deburster_rg_ar_beat_count } <<
	      mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[20:18]) ;
  assign addr___1__h5460 =
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[92:29] +
	     ({ 56'd0, boot_rom_axi4_deburster_rg_w_beat_count } <<
	      boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[20:18]) ;
  assign addr___1__h6453 =
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[92:29] +
	     ({ 56'd0, boot_rom_axi4_deburster_rg_ar_beat_count } <<
	      boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[20:18]) ;
  assign addr___1__h9421 =
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[92:29] +
	     ({ 56'd0, mem0_controller_axi4_deburster_rg_w_beat_count } <<
	      mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[20:18]) ;
  assign boot_rom_axi4_deburster_rg_ar_beat_count_3_ULT_ETC___d95 =
	     boot_rom_axi4_deburster_rg_ar_beat_count <
	     boot_rom_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[28:21] ;
  assign boot_rom_axi4_deburster_rg_b_beat_count_9_ULT__ETC___d51 =
	     boot_rom_axi4_deburster_rg_b_beat_count <
	     boot_rom_axi4_deburster_f_w_awlen$D_OUT ;
  assign boot_rom_axi4_deburster_rg_r_beat_count_04_ULT_ETC___d106 =
	     boot_rom_axi4_deburster_rg_r_beat_count <
	     boot_rom_axi4_deburster_f_r_arlen$D_OUT ;
  assign boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 =
	     boot_rom_axi4_deburster_rg_w_beat_count <
	     boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[28:21] ;
  assign mem0_controller_axi4_deburster_rg_ar_beat_coun_ETC___d207 =
	     mem0_controller_axi4_deburster_rg_ar_beat_count <
	     mem0_controller_axi4_deburster_xactor_from_master_f_rd_addr$D_OUT[28:21] ;
  assign mem0_controller_axi4_deburster_rg_b_beat_count_ETC___d163 =
	     mem0_controller_axi4_deburster_rg_b_beat_count <
	     mem0_controller_axi4_deburster_f_w_awlen$D_OUT ;
  assign mem0_controller_axi4_deburster_rg_r_beat_count_ETC___d218 =
	     mem0_controller_axi4_deburster_rg_r_beat_count <
	     mem0_controller_axi4_deburster_f_r_arlen$D_OUT ;
  assign mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 =
	     mem0_controller_axi4_deburster_rg_w_beat_count <
	     mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[28:21] ;
  assign x__h10183 = mem0_controller_axi4_deburster_rg_b_beat_count + 8'd1 ;
  assign x__h10575 = mem0_controller_axi4_deburster_rg_ar_beat_count + 8'd1 ;
  assign x__h10773 = mem0_controller_axi4_deburster_rg_r_beat_count + 8'd1 ;
  assign x__h5729 = boot_rom_axi4_deburster_rg_w_beat_count + 8'd1 ;
  assign x__h6222 = boot_rom_axi4_deburster_rg_b_beat_count + 8'd1 ;
  assign x__h6614 = boot_rom_axi4_deburster_rg_ar_beat_count + 8'd1 ;
  assign x__h6812 = boot_rom_axi4_deburster_rg_r_beat_count + 8'd1 ;
  assign x__h9690 = mem0_controller_axi4_deburster_rg_w_beat_count + 8'd1 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        boot_rom_axi4_deburster_rg_ar_beat_count <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	boot_rom_axi4_deburster_rg_b_beat_count <= `BSV_ASSIGNMENT_DELAY 8'd0;
	boot_rom_axi4_deburster_rg_b_resp <= `BSV_ASSIGNMENT_DELAY 2'b0;
	boot_rom_axi4_deburster_rg_r_beat_count <= `BSV_ASSIGNMENT_DELAY 8'd0;
	boot_rom_axi4_deburster_rg_reset <= `BSV_ASSIGNMENT_DELAY 1'd1;
	boot_rom_axi4_deburster_rg_w_beat_count <= `BSV_ASSIGNMENT_DELAY 8'd0;
	mem0_controller_axi4_deburster_rg_ar_beat_count <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	mem0_controller_axi4_deburster_rg_b_beat_count <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	mem0_controller_axi4_deburster_rg_b_resp <= `BSV_ASSIGNMENT_DELAY
	    2'b0;
	mem0_controller_axi4_deburster_rg_r_beat_count <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	mem0_controller_axi4_deburster_rg_reset <= `BSV_ASSIGNMENT_DELAY 1'd1;
	mem0_controller_axi4_deburster_rg_w_beat_count <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 2'd0;
      end
    else
      begin
        if (boot_rom_axi4_deburster_rg_ar_beat_count$EN)
	  boot_rom_axi4_deburster_rg_ar_beat_count <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_rg_ar_beat_count$D_IN;
	if (boot_rom_axi4_deburster_rg_b_beat_count$EN)
	  boot_rom_axi4_deburster_rg_b_beat_count <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_rg_b_beat_count$D_IN;
	if (boot_rom_axi4_deburster_rg_b_resp$EN)
	  boot_rom_axi4_deburster_rg_b_resp <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_rg_b_resp$D_IN;
	if (boot_rom_axi4_deburster_rg_r_beat_count$EN)
	  boot_rom_axi4_deburster_rg_r_beat_count <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_rg_r_beat_count$D_IN;
	if (boot_rom_axi4_deburster_rg_reset$EN)
	  boot_rom_axi4_deburster_rg_reset <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_rg_reset$D_IN;
	if (boot_rom_axi4_deburster_rg_w_beat_count$EN)
	  boot_rom_axi4_deburster_rg_w_beat_count <= `BSV_ASSIGNMENT_DELAY
	      boot_rom_axi4_deburster_rg_w_beat_count$D_IN;
	if (mem0_controller_axi4_deburster_rg_ar_beat_count$EN)
	  mem0_controller_axi4_deburster_rg_ar_beat_count <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_rg_ar_beat_count$D_IN;
	if (mem0_controller_axi4_deburster_rg_b_beat_count$EN)
	  mem0_controller_axi4_deburster_rg_b_beat_count <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_rg_b_beat_count$D_IN;
	if (mem0_controller_axi4_deburster_rg_b_resp$EN)
	  mem0_controller_axi4_deburster_rg_b_resp <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_rg_b_resp$D_IN;
	if (mem0_controller_axi4_deburster_rg_r_beat_count$EN)
	  mem0_controller_axi4_deburster_rg_r_beat_count <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_rg_r_beat_count$D_IN;
	if (mem0_controller_axi4_deburster_rg_reset$EN)
	  mem0_controller_axi4_deburster_rg_reset <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_rg_reset$D_IN;
	if (mem0_controller_axi4_deburster_rg_w_beat_count$EN)
	  mem0_controller_axi4_deburster_rg_w_beat_count <= `BSV_ASSIGNMENT_DELAY
	      mem0_controller_axi4_deburster_rg_w_beat_count$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    boot_rom_axi4_deburster_rg_ar_beat_count = 8'hAA;
    boot_rom_axi4_deburster_rg_b_beat_count = 8'hAA;
    boot_rom_axi4_deburster_rg_b_resp = 2'h2;
    boot_rom_axi4_deburster_rg_r_beat_count = 8'hAA;
    boot_rom_axi4_deburster_rg_reset = 1'h0;
    boot_rom_axi4_deburster_rg_w_beat_count = 8'hAA;
    mem0_controller_axi4_deburster_rg_ar_beat_count = 8'hAA;
    mem0_controller_axi4_deburster_rg_b_beat_count = 8'hAA;
    mem0_controller_axi4_deburster_rg_b_resp = 2'h2;
    mem0_controller_axi4_deburster_rg_r_beat_count = 8'hAA;
    mem0_controller_axi4_deburster_rg_reset = 1'h0;
    mem0_controller_axi4_deburster_rg_w_beat_count = 8'hAA;
    rg_state = 2'h2;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start_2)
	begin
	  v__h16993 = $stime;
	  #0;
	end
    v__h16987 = v__h16993 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start_2)
	$display("%0d: SoC_Top. Reset start ...", v__h16987);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete)
	begin
	  v__h17253 = $stime;
	  #0;
	end
    v__h17247 = v__h17253 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete)
	$display("%0d: SoC_Top. Reset complete ...", v__h17247);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	begin
	  v__h5854 = $stime;
	  #0;
	end
    v__h5848 = v__h5854 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$display("%0d: ERROR: %m::AXI4_Deburster.rl_wr_xaction_master_to_slave: m -> s",
		 v__h5848);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$display("    WLAST not set on last data beat (awlen = %0d)",
		 boot_rom_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[28:21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("AXI4_Wr_Data { ", "wid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("'h%h",
	       boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[76:73]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write(", ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("'h%h",
	       boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[72:9]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("'h%h",
	       boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[8:1]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write(", ", "wlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write(", ", "wuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_boot_rom_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !boot_rom_axi4_deburster_rg_w_beat_count_ULT_bo_ETC___d35 &&
	  !boot_rom_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (boot_rom_axi4_deburster_rg_reset)
	begin
	  v__h4870 = $stime;
	  #0;
	end
    v__h4864 = v__h4870 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (boot_rom_axi4_deburster_rg_reset)
	$display("%0d: %m::AXI4_Deburster.rl_reset", v__h4864);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	begin
	  v__h9815 = $stime;
	  #0;
	end
    v__h9809 = v__h9815 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$display("%0d: ERROR: %m::AXI4_Deburster.rl_wr_xaction_master_to_slave: m -> s",
		 v__h9809);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$display("    WLAST not set on last data beat (awlen = %0d)",
		 mem0_controller_axi4_deburster_xactor_from_master_f_wr_addr$D_OUT[28:21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("AXI4_Wr_Data { ", "wid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("'h%h",
	       mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[76:73]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write(", ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("'h%h",
	       mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[72:9]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("'h%h",
	       mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[8:1]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write(", ", "wlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write(", ", "wuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_mem0_controller_axi4_deburster_rl_wr_xaction_master_to_slave &&
	  !mem0_controller_axi4_deburster_rg_w_beat_count_ETC___d147 &&
	  !mem0_controller_axi4_deburster_xactor_from_master_f_wr_data$D_OUT[0])
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (mem0_controller_axi4_deburster_rg_reset)
	begin
	  v__h8834 = $stime;
	  #0;
	end
    v__h8828 = v__h8834 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (mem0_controller_axi4_deburster_rg_reset)
	$display("%0d: %m::AXI4_Deburster.rl_reset", v__h8828);
  end
  // synopsys translate_on
endmodule  // mkSoC_Top

