{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 16:53:58 2020 " "Info: Processing started: Sun Jun 07 16:53:58 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0 --generate_functional_sim_netlist" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../dram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../dram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram-b_dram " "Info: Found design unit 1: dram-b_dram" {  } { { "../dram.vhd" "" { Text "E:/Quartus5/file/week9/dram.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dram " "Info: Found entity 1: dram" {  } { { "../dram.vhd" "" { Text "E:/Quartus5/file/week9/dram.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0 " "Info: Found entity 1: cpu0" {  } { { "cpu0.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu0.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Info: Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "E:/Quartus5/file/week9/cpu/alu.vhd" 14 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "E:/Quartus5/file/week9/cpu/alu.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ar-behave " "Info: Found design unit 1: ar-behave" {  } { { "ar.vhd" "" { Text "E:/Quartus5/file/week9/cpu/ar.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ar " "Info: Found entity 1: ar" {  } { { "ar.vhd" "" { Text "E:/Quartus5/file/week9/cpu/ar.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_dir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_dir-behave " "Info: Found design unit 1: bus_dir-behave" {  } { { "bus_dir.vhd" "" { Text "E:/Quartus5/file/week9/cpu/bus_dir.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 bus_dir " "Info: Found entity 1: bus_dir" {  } { { "bus_dir.vhd" "" { Text "E:/Quartus5/file/week9/cpu/bus_dir.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux-behave " "Info: Found design unit 1: bus_mux-behave" {  } { { "bus_mux.vhd" "" { Text "E:/Quartus5/file/week9/cpu/bus_mux.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Info: Found entity 1: bus_mux" {  } { { "bus_mux.vhd" "" { Text "E:/Quartus5/file/week9/cpu/bus_mux.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behave " "Info: Found design unit 1: controller-behave" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 15 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flag_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg-behave " "Info: Found design unit 1: flag_reg-behave" {  } { { "flag_reg.vhd" "" { Text "E:/Quartus5/file/week9/cpu/flag_reg.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Info: Found entity 1: flag_reg" {  } { { "flag_reg.vhd" "" { Text "E:/Quartus5/file/week9/cpu/flag_reg.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Info: Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "E:/Quartus5/file/week9/cpu/ir.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "ir.vhd" "" { Text "E:/Quartus5/file/week9/cpu/ir.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behave " "Info: Found design unit 1: pc-behave" {  } { { "pc.vhd" "" { Text "E:/Quartus5/file/week9/cpu/pc.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "E:/Quartus5/file/week9/cpu/pc.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Info: Found design unit 1: reg-behave" {  } { { "reg.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_mux-behave " "Info: Found design unit 1: reg_mux-behave" {  } { { "reg_mux.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_mux.vhd" 22 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 reg_mux " "Info: Found entity 1: reg_mux" {  } { { "reg_mux.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_mux.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_out-behave " "Info: Found design unit 1: reg_out-behave" {  } { { "reg_out.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_out.vhd" 15 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 reg_out " "Info: Found entity 1: reg_out" {  } { { "reg_out.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_out.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_test-behave " "Info: Found design unit 1: reg_test-behave" {  } { { "reg_test.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_test.vhd" 25 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 reg_test " "Info: Found entity 1: reg_test" {  } { { "reg_test.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_test.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_testa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_testa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_testa-behave " "Info: Found design unit 1: reg_testa-behave" {  } { { "reg_testa.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_testa.vhd" 15 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 reg_testa " "Info: Found entity 1: reg_testa" {  } { { "reg_testa.vhd" "" { Text "E:/Quartus5/file/week9/cpu/reg_testa.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t1-behave " "Info: Found design unit 1: t1-behave" {  } { { "t1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/t1.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Info: Found entity 1: t1" {  } { { "t1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/t1.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t2-behave " "Info: Found design unit 1: t2-behave" {  } { { "t2.vhd" "" { Text "E:/Quartus5/file/week9/cpu/t2.vhd" 9 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Info: Found entity 1: t2" {  } { { "t2.vhd" "" { Text "E:/Quartus5/file/week9/cpu/t2.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t3-behave " "Info: Found design unit 1: t3-behave" {  } { { "t3.vhd" "" { Text "E:/Quartus5/file/week9/cpu/t3.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 t3 " "Info: Found entity 1: t3" {  } { { "t3.vhd" "" { Text "E:/Quartus5/file/week9/cpu/t3.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behave " "Info: Found design unit 1: timer-behave" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "E:/Quartus5/file/week9/cpu/timer.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Info: Found entity 1: cpu1" {  } { { "cpu1.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu1.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertest.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controllertest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controllertest-behave " "Info: Found design unit 1: controllertest-behave" {  } { { "controllertest.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controllertest.vhd" 21 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 controllertest " "Info: Found entity 1: controllertest" {  } { { "controllertest.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controllertest.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backups.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file backups.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 backups " "Info: Found entity 1: backups" {  } { { "backups.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/backups.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram1-b_dram " "Info: Found design unit 1: dram1-b_dram" {  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dram1 " "Info: Found entity 1: dram1" {  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2 " "Info: Found entity 1: cpu2" {  } { { "cpu2.bdf" "" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu2 " "Info: Elaborating entity \"cpu2\" for the top level hierarchy" {  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_reg flag_reg:inst2 " "Info: Elaborating entity \"flag_reg\" for hierarchy \"flag_reg:inst2\"" {  } { { "cpu2.bdf" "inst2" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1920 2064 2224 2048 "inst2" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst14 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst14\"" {  } { { "cpu2.bdf" "inst14" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1680 2064 2248 1808 "inst14" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t1 t1:inst31 " "Info: Elaborating entity \"t1\" for hierarchy \"t1:inst31\"" {  } { { "cpu2.bdf" "inst31" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1776 1856 1984 1872 "inst31" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst8 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst8\"" {  } { { "cpu2.bdf" "inst8" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1360 1632 1840 1584 "inst8" "" } } } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_reg controller.vhd(17) " "Warning: VHDL Process Statement warning at controller.vhd(17): signal or variable \"dest_reg\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"dest_reg\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sour_reg controller.vhd(17) " "Warning: VHDL Process Statement warning at controller.vhd(17): signal or variable \"sour_reg\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"sour_reg\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "offset controller.vhd(17) " "Warning: VHDL Process Statement warning at controller.vhd(17): signal or variable \"offset\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"offset\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sci controller.vhd(17) " "Warning: VHDL Process Statement warning at controller.vhd(17): signal or variable \"sci\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"sci\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sst controller.vhd(17) " "Warning: VHDL Process Statement warning at controller.vhd(17): signal or variable \"sst\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"sst\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_sel controller.vhd(17) " "Warning: VHDL Process Statement warning at controller.vhd(17): signal or variable \"alu_out_sel\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"alu_out_sel\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_in_sel controller.vhd(17) " "Warning: VHDL Process Statement warning at controller.vhd(17): signal or variable \"alu_in_sel\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"alu_in_sel\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_func controller.vhd(17) " "Warning: VHDL Process Statement warning at controller.vhd(17): signal or variable \"alu_func\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"alu_func\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr controller.vhd(17) " "Warning: VHDL Process Statement warning at controller.vhd(17): signal or variable \"wr\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"wr\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rec controller.vhd(17) " "Warning: VHDL Process Statement warning at controller.vhd(17): signal or variable \"rec\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"rec\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "controller.vhd" "" { Text "E:/Quartus5/file/week9/cpu/controller.vhd" 17 0 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst20 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst20\"" {  } { { "cpu2.bdf" "inst20" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1184 1792 1952 1312 "inst20" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t3 t3:inst6 " "Info: Elaborating entity \"t3\" for hierarchy \"t3:inst6\"" {  } { { "cpu2.bdf" "inst6" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 848 2080 2176 1016 "inst6" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram1 dram1:inst4 " "Info: Elaborating entity \"dram1\" for hierarchy \"dram1:inst4\"" {  } { { "cpu2.bdf" "inst4" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 120 2032 2184 216 "inst4" "" } } } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem dram1.vhd(34) " "Warning: VHDL Process Statement warning at dram1.vhd(34): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 34 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem dram1.vhd(16) " "Warning: VHDL Process Statement warning at dram1.vhd(16): signal or variable \"mem\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"mem\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 16 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data dram1.vhd(16) " "Warning: VHDL Process Statement warning at dram1.vhd(16): signal or variable \"data\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"data\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "dram1.vhd" "" { Text "E:/Quartus5/file/week9/cpu/dram1.vhd" 16 0 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar ar:inst21 " "Info: Elaborating entity \"ar\" for hierarchy \"ar:inst21\"" {  } { { "cpu2.bdf" "inst21" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1200 2080 2224 1328 "inst21" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst19 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst19\"" {  } { { "cpu2.bdf" "inst19" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1360 2080 2224 1488 "inst19" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst\"" {  } { { "cpu2.bdf" "inst" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1152 1616 1712 1304 "inst" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:inst10 " "Info: Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:inst10\"" {  } { { "cpu2.bdf" "inst10" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1696 1616 1800 1856 "inst10" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_mux reg_mux:inst15 " "Info: Elaborating entity \"reg_mux\" for hierarchy \"reg_mux:inst15\"" {  } { { "cpu2.bdf" "inst15" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1344 1168 1352 1536 "inst15" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst5 " "Info: Elaborating entity \"reg\" for hierarchy \"reg:inst5\"" {  } { { "cpu2.bdf" "inst5" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1168 736 856 1296 "inst5" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t2 t2:inst16 " "Info: Elaborating entity \"t2\" for hierarchy \"t2:inst16\"" {  } { { "cpu2.bdf" "inst16" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1504 2064 2256 1600 "inst16" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_out reg_out:inst7 " "Info: Elaborating entity \"reg_out\" for hierarchy \"reg_out:inst7\"" {  } { { "cpu2.bdf" "inst7" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 1296 2448 2640 1520 "inst7" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_testa reg_testa:inst1 " "Info: Elaborating entity \"reg_testa\" for hierarchy \"reg_testa:inst1\"" {  } { { "cpu2.bdf" "inst1" { Schematic "E:/Quartus5/file/week9/cpu/cpu2.bdf" { { 648 2400 2544 840 "inst1" "" } } } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../qdesigh550/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../qdesigh550/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "e:/qdesigh550/libraries/megafunctions/lpm_mux.tdf" 72 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ecc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ecc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ecc " "Info: Found entity 1: mux_ecc" {  } { { "db/mux_ecc.tdf" "" { Text "E:/Quartus5/file/week9/cpu/db/mux_ecc.tdf" 22 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jcc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_jcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jcc " "Info: Found entity 1: mux_jcc" {  } { { "db/mux_jcc.tdf" "" { Text "E:/Quartus5/file/week9/cpu/db/mux_jcc.tdf" 22 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3ec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_3ec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3ec " "Info: Found entity 1: mux_3ec" {  } { { "db/mux_3ec.tdf" "" { Text "E:/Quartus5/file/week9/cpu/db/mux_3ec.tdf" 22 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../qdesigh550/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../qdesigh550/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "e:/qdesigh550/libraries/megafunctions/lpm_add_sub.tdf" 100 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../qdesigh550/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../qdesigh550/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "e:/qdesigh550/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../qdesigh550/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../qdesigh550/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "e:/qdesigh550/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../qdesigh550/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../qdesigh550/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "e:/qdesigh550/libraries/megafunctions/altshift.tdf" 28 1 0 } }  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 16:54:03 2020 " "Info: Processing ended: Sun Jun 07 16:54:03 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0}  } {  } 0}
