
LittleBrainFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  0800c358  0800c358  0001c358  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c638  0800c638  00020350  2**0
                  CONTENTS
  4 .ARM          00000008  0800c638  0800c638  0001c638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c640  0800c640  00020350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c640  0800c640  0001c640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c644  0800c644  0001c644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000350  20000000  0800c648  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b6c  20000350  0800c998  00020350  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ebc  0800c998  00021ebc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020350  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa9e  00000000  00000000  00020380  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003919  00000000  00000000  0003ae1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001398  00000000  00000000  0003e738  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011f0  00000000  00000000  0003fad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022c0c  00000000  00000000  00040cc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011df7  00000000  00000000  000638cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c2b70  00000000  00000000  000756c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00138233  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b1c  00000000  00000000  001382b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000350 	.word	0x20000350
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c340 	.word	0x0800c340

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000354 	.word	0x20000354
 80001cc:	0800c340 	.word	0x0800c340

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <BMI088_Init>:
 *
 */
uint8_t BMI088_Init(BMI088 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csAccPinBank, uint16_t csAccPin,
				 GPIO_TypeDef *csGyrPinBank, uint16_t csGyrPin) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	60f8      	str	r0, [r7, #12]
 8000eb0:	60b9      	str	r1, [r7, #8]
 8000eb2:	607a      	str	r2, [r7, #4]
 8000eb4:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in struct */
	imu->spiHandle 		= spiHandle;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	68ba      	ldr	r2, [r7, #8]
 8000eba:	601a      	str	r2, [r3, #0]
	imu->csAccPinBank 	= csAccPinBank;
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	605a      	str	r2, [r3, #4]
	imu->csAccPin 		= csAccPin;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	887a      	ldrh	r2, [r7, #2]
 8000ec6:	819a      	strh	r2, [r3, #12]
	imu->csGyrPinBank 	= csGyrPinBank;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	6a3a      	ldr	r2, [r7, #32]
 8000ecc:	609a      	str	r2, [r3, #8]
	imu->csGyrPin 		= csGyrPin;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000ed2:	81da      	strh	r2, [r3, #14]

	/* Clear DMA flags */
	imu->readingAcc = 0;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	741a      	strb	r2, [r3, #16]
	imu->readingGyr = 0;
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2200      	movs	r2, #0
 8000ede:	745a      	strb	r2, [r3, #17]

	uint8_t status = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	75fb      	strb	r3, [r7, #23]
	 * ACCELEROMETER
	 *
	 */

	/* Accelerometer requires rising edge on CSB at start-up to activate SPI */
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	6858      	ldr	r0, [r3, #4]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	899b      	ldrh	r3, [r3, #12]
 8000eec:	2200      	movs	r2, #0
 8000eee:	4619      	mov	r1, r3
 8000ef0:	f002 fa78 	bl	80033e4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	f001 fc17 	bl	8002728 <HAL_Delay>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	6858      	ldr	r0, [r3, #4]
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	899b      	ldrh	r3, [r3, #12]
 8000f02:	2201      	movs	r2, #1
 8000f04:	4619      	mov	r1, r3
 8000f06:	f002 fa6d 	bl	80033e4 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000f0a:	2032      	movs	r0, #50	; 0x32
 8000f0c:	f001 fc0c 	bl	8002728 <HAL_Delay>

	/* Perform accelerometer soft reset */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_SOFTRESET, 0xB6);
 8000f10:	22b6      	movs	r2, #182	; 0xb6
 8000f12:	217e      	movs	r1, #126	; 0x7e
 8000f14:	68f8      	ldr	r0, [r7, #12]
 8000f16:	f000 f953 	bl	80011c0 <BMI088_WriteAccRegister>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	7dfb      	ldrb	r3, [r7, #23]
 8000f20:	4413      	add	r3, r2
 8000f22:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(50);
 8000f24:	2032      	movs	r0, #50	; 0x32
 8000f26:	f001 fbff 	bl	8002728 <HAL_Delay>

	/* Check chip ID */
	uint8_t chipID;
	status += BMI088_ReadAccRegister(imu, BMI_ACC_CHIP_ID, &chipID);
 8000f2a:	f107 0316 	add.w	r3, r7, #22
 8000f2e:	461a      	mov	r2, r3
 8000f30:	2100      	movs	r1, #0
 8000f32:	68f8      	ldr	r0, [r7, #12]
 8000f34:	f000 f8ca 	bl	80010cc <BMI088_ReadAccRegister>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	7dfb      	ldrb	r3, [r7, #23]
 8000f3e:	4413      	add	r3, r2
 8000f40:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x1E) {

	//	return 0;

	}
	HAL_Delay(10);
 8000f42:	200a      	movs	r0, #10
 8000f44:	f001 fbf0 	bl	8002728 <HAL_Delay>

	/* Configure accelerometer  */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_CONF, 0xA8); /* (no oversampling, ODR = 100 Hz, BW = 40 Hz) */
 8000f48:	22a8      	movs	r2, #168	; 0xa8
 8000f4a:	2140      	movs	r1, #64	; 0x40
 8000f4c:	68f8      	ldr	r0, [r7, #12]
 8000f4e:	f000 f937 	bl	80011c0 <BMI088_WriteAccRegister>
 8000f52:	4603      	mov	r3, r0
 8000f54:	461a      	mov	r2, r3
 8000f56:	7dfb      	ldrb	r3, [r7, #23]
 8000f58:	4413      	add	r3, r2
 8000f5a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000f5c:	200a      	movs	r0, #10
 8000f5e:	f001 fbe3 	bl	8002728 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_ACC_RANGE, 0x00); /* +- 3g range */
 8000f62:	2200      	movs	r2, #0
 8000f64:	2141      	movs	r1, #65	; 0x41
 8000f66:	68f8      	ldr	r0, [r7, #12]
 8000f68:	f000 f92a 	bl	80011c0 <BMI088_WriteAccRegister>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	461a      	mov	r2, r3
 8000f70:	7dfb      	ldrb	r3, [r7, #23]
 8000f72:	4413      	add	r3, r2
 8000f74:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000f76:	200a      	movs	r0, #10
 8000f78:	f001 fbd6 	bl	8002728 <HAL_Delay>

	/* Enable accelerometer data ready interrupt */
	status += BMI088_WriteAccRegister(imu, BMI_INT1_IO_CONF, 0x0A); /* INT1 = push-pull output, active high */
 8000f7c:	220a      	movs	r2, #10
 8000f7e:	2153      	movs	r1, #83	; 0x53
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f000 f91d 	bl	80011c0 <BMI088_WriteAccRegister>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461a      	mov	r2, r3
 8000f8a:	7dfb      	ldrb	r3, [r7, #23]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000f90:	200a      	movs	r0, #10
 8000f92:	f001 fbc9 	bl	8002728 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_INT1_INT2_MAP_DATA, 0x04);
 8000f96:	2204      	movs	r2, #4
 8000f98:	2158      	movs	r1, #88	; 0x58
 8000f9a:	68f8      	ldr	r0, [r7, #12]
 8000f9c:	f000 f910 	bl	80011c0 <BMI088_WriteAccRegister>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	7dfb      	ldrb	r3, [r7, #23]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000faa:	200a      	movs	r0, #10
 8000fac:	f001 fbbc 	bl	8002728 <HAL_Delay>

	/* Put accelerometer into active mode */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CONF, 0x00);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	217c      	movs	r1, #124	; 0x7c
 8000fb4:	68f8      	ldr	r0, [r7, #12]
 8000fb6:	f000 f903 	bl	80011c0 <BMI088_WriteAccRegister>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	7dfb      	ldrb	r3, [r7, #23]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000fc4:	200a      	movs	r0, #10
 8000fc6:	f001 fbaf 	bl	8002728 <HAL_Delay>

	/* Turn accelerometer on */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CTRL, 0x04);
 8000fca:	2204      	movs	r2, #4
 8000fcc:	217d      	movs	r1, #125	; 0x7d
 8000fce:	68f8      	ldr	r0, [r7, #12]
 8000fd0:	f000 f8f6 	bl	80011c0 <BMI088_WriteAccRegister>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	7dfb      	ldrb	r3, [r7, #23]
 8000fda:	4413      	add	r3, r2
 8000fdc:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000fde:	200a      	movs	r0, #10
 8000fe0:	f001 fba2 	bl	8002728 <HAL_Delay>

	/* Pre-compute accelerometer conversion constant (raw to m/s^2) */
	imu->accConversion = 9.81f / 32768.0f * 2.0f * 1.5f; /* Datasheet page 27 */
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	4a37      	ldr	r2, [pc, #220]	; (80010c4 <BMI088_Init+0x21c>)
 8000fe8:	625a      	str	r2, [r3, #36]	; 0x24
	 *
	 * GYROSCOPE
	 *
	 */

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	6898      	ldr	r0, [r3, #8]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	89db      	ldrh	r3, [r3, #14]
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	f002 f9f5 	bl	80033e4 <HAL_GPIO_WritePin>

	/* Perform gyro soft reset */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_SOFTRESET, 0xB6);
 8000ffa:	22b6      	movs	r2, #182	; 0xb6
 8000ffc:	2114      	movs	r1, #20
 8000ffe:	68f8      	ldr	r0, [r7, #12]
 8001000:	f000 f918 	bl	8001234 <BMI088_WriteGyrRegister>
 8001004:	4603      	mov	r3, r0
 8001006:	461a      	mov	r2, r3
 8001008:	7dfb      	ldrb	r3, [r7, #23]
 800100a:	4413      	add	r3, r2
 800100c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(250);
 800100e:	20fa      	movs	r0, #250	; 0xfa
 8001010:	f001 fb8a 	bl	8002728 <HAL_Delay>

	/* Check chip ID */
	status += BMI088_ReadGyrRegister(imu, BMI_GYR_CHIP_ID, &chipID);
 8001014:	f107 0316 	add.w	r3, r7, #22
 8001018:	461a      	mov	r2, r3
 800101a:	2100      	movs	r1, #0
 800101c:	68f8      	ldr	r0, [r7, #12]
 800101e:	f000 f893 	bl	8001148 <BMI088_ReadGyrRegister>
 8001022:	4603      	mov	r3, r0
 8001024:	461a      	mov	r2, r3
 8001026:	7dfb      	ldrb	r3, [r7, #23]
 8001028:	4413      	add	r3, r2
 800102a:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x0F) {

		//return 0;

	}
	HAL_Delay(10);
 800102c:	200a      	movs	r0, #10
 800102e:	f001 fb7b 	bl	8002728 <HAL_Delay>

	/* Configure gyroscope */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_RANGE, 0x01); /* +- 1000 deg/s */
 8001032:	2201      	movs	r2, #1
 8001034:	210f      	movs	r1, #15
 8001036:	68f8      	ldr	r0, [r7, #12]
 8001038:	f000 f8fc 	bl	8001234 <BMI088_WriteGyrRegister>
 800103c:	4603      	mov	r3, r0
 800103e:	461a      	mov	r2, r3
 8001040:	7dfb      	ldrb	r3, [r7, #23]
 8001042:	4413      	add	r3, r2
 8001044:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001046:	200a      	movs	r0, #10
 8001048:	f001 fb6e 	bl	8002728 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_GYR_BANDWIDTH, 0x07); /* ODR = 100 Hz, Filter bandwidth = 32 Hz */
 800104c:	2207      	movs	r2, #7
 800104e:	2110      	movs	r1, #16
 8001050:	68f8      	ldr	r0, [r7, #12]
 8001052:	f000 f8ef 	bl	8001234 <BMI088_WriteGyrRegister>
 8001056:	4603      	mov	r3, r0
 8001058:	461a      	mov	r2, r3
 800105a:	7dfb      	ldrb	r3, [r7, #23]
 800105c:	4413      	add	r3, r2
 800105e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001060:	200a      	movs	r0, #10
 8001062:	f001 fb61 	bl	8002728 <HAL_Delay>

	/* Enable gyroscope data ready interrupt */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_INT_CTRL, 0x80); /* New data interrupt enabled */
 8001066:	2280      	movs	r2, #128	; 0x80
 8001068:	2115      	movs	r1, #21
 800106a:	68f8      	ldr	r0, [r7, #12]
 800106c:	f000 f8e2 	bl	8001234 <BMI088_WriteGyrRegister>
 8001070:	4603      	mov	r3, r0
 8001072:	461a      	mov	r2, r3
 8001074:	7dfb      	ldrb	r3, [r7, #23]
 8001076:	4413      	add	r3, r2
 8001078:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800107a:	200a      	movs	r0, #10
 800107c:	f001 fb54 	bl	8002728 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_CONF, 0x01); /* INT3 = push-pull, active high */
 8001080:	2201      	movs	r2, #1
 8001082:	2116      	movs	r1, #22
 8001084:	68f8      	ldr	r0, [r7, #12]
 8001086:	f000 f8d5 	bl	8001234 <BMI088_WriteGyrRegister>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	7dfb      	ldrb	r3, [r7, #23]
 8001090:	4413      	add	r3, r2
 8001092:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001094:	200a      	movs	r0, #10
 8001096:	f001 fb47 	bl	8002728 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_MAP, 0x01); /* Data ready interrupt mapped to INT3 pin */
 800109a:	2201      	movs	r2, #1
 800109c:	2118      	movs	r1, #24
 800109e:	68f8      	ldr	r0, [r7, #12]
 80010a0:	f000 f8c8 	bl	8001234 <BMI088_WriteGyrRegister>
 80010a4:	4603      	mov	r3, r0
 80010a6:	461a      	mov	r2, r3
 80010a8:	7dfb      	ldrb	r3, [r7, #23]
 80010aa:	4413      	add	r3, r2
 80010ac:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010ae:	200a      	movs	r0, #10
 80010b0:	f001 fb3a 	bl	8002728 <HAL_Delay>

	/* Pre-compute gyroscope conversion constant (raw to rad/s) */
	imu->gyrConversion = 0.01745329251f * 1000.0f / 32768.0f; /* Datasheet page 39 */
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	4a04      	ldr	r2, [pc, #16]	; (80010c8 <BMI088_Init+0x220>)
 80010b8:	629a      	str	r2, [r3, #40]	; 0x28

	return status;
 80010ba:	7dfb      	ldrb	r3, [r7, #23]

}
 80010bc:	4618      	mov	r0, r3
 80010be:	3718      	adds	r7, #24
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	3a6b70a4 	.word	0x3a6b70a4
 80010c8:	3a0ba058 	.word	0x3a0ba058

080010cc <BMI088_ReadAccRegister>:
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

/* ACCELEROMETER READS ARE DIFFERENT TO GYROSCOPE READS. SEND ONE BYTE ADDRESS, READ ONE DUMMY BYTE, READ TRUE DATA !!! */
uint8_t BMI088_ReadAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af02      	add	r7, sp, #8
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	460b      	mov	r3, r1
 80010d6:	607a      	str	r2, [r7, #4]
 80010d8:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[3] = {regAddr | 0x80, 0x00, 0x00};
 80010da:	7afb      	ldrb	r3, [r7, #11]
 80010dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	753b      	strb	r3, [r7, #20]
 80010e4:	2300      	movs	r3, #0
 80010e6:	757b      	strb	r3, [r7, #21]
 80010e8:	2300      	movs	r3, #0
 80010ea:	75bb      	strb	r3, [r7, #22]
	uint8_t rxBuf[3];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	6858      	ldr	r0, [r3, #4]
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	899b      	ldrh	r3, [r3, #12]
 80010f4:	2200      	movs	r2, #0
 80010f6:	4619      	mov	r1, r3
 80010f8:	f002 f974 	bl	80033e4 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	6818      	ldr	r0, [r3, #0]
 8001100:	f107 0210 	add.w	r2, r7, #16
 8001104:	f107 0114 	add.w	r1, r7, #20
 8001108:	f04f 33ff 	mov.w	r3, #4294967295
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2303      	movs	r3, #3
 8001110:	f004 f8ee 	bl	80052f0 <HAL_SPI_TransmitReceive>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	bf0c      	ite	eq
 800111a:	2301      	moveq	r3, #1
 800111c:	2300      	movne	r3, #0
 800111e:	b2db      	uxtb	r3, r3
 8001120:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	6858      	ldr	r0, [r3, #4]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	899b      	ldrh	r3, [r3, #12]
 800112a:	2201      	movs	r2, #1
 800112c:	4619      	mov	r1, r3
 800112e:	f002 f959 	bl	80033e4 <HAL_GPIO_WritePin>

	if (status == 1) {
 8001132:	7dfb      	ldrb	r3, [r7, #23]
 8001134:	2b01      	cmp	r3, #1
 8001136:	d102      	bne.n	800113e <BMI088_ReadAccRegister+0x72>

		*data = rxBuf[2];
 8001138:	7cba      	ldrb	r2, [r7, #18]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	701a      	strb	r2, [r3, #0]

	}

	return status;
 800113e:	7dfb      	ldrb	r3, [r7, #23]

}
 8001140:	4618      	mov	r0, r3
 8001142:	3718      	adds	r7, #24
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <BMI088_ReadGyrRegister>:

uint8_t BMI088_ReadGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af02      	add	r7, sp, #8
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	460b      	mov	r3, r1
 8001152:	607a      	str	r2, [r7, #4]
 8001154:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00};
 8001156:	7afb      	ldrb	r3, [r7, #11]
 8001158:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800115c:	b2db      	uxtb	r3, r3
 800115e:	753b      	strb	r3, [r7, #20]
 8001160:	2300      	movs	r3, #0
 8001162:	757b      	strb	r3, [r7, #21]
	uint8_t rxBuf[2];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	6898      	ldr	r0, [r3, #8]
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	89db      	ldrh	r3, [r3, #14]
 800116c:	2200      	movs	r2, #0
 800116e:	4619      	mov	r1, r3
 8001170:	f002 f938 	bl	80033e4 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	6818      	ldr	r0, [r3, #0]
 8001178:	f107 0210 	add.w	r2, r7, #16
 800117c:	f107 0114 	add.w	r1, r7, #20
 8001180:	f04f 33ff 	mov.w	r3, #4294967295
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	2302      	movs	r3, #2
 8001188:	f004 f8b2 	bl	80052f0 <HAL_SPI_TransmitReceive>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	bf0c      	ite	eq
 8001192:	2301      	moveq	r3, #1
 8001194:	2300      	movne	r3, #0
 8001196:	b2db      	uxtb	r3, r3
 8001198:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	6898      	ldr	r0, [r3, #8]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	89db      	ldrh	r3, [r3, #14]
 80011a2:	2201      	movs	r2, #1
 80011a4:	4619      	mov	r1, r3
 80011a6:	f002 f91d 	bl	80033e4 <HAL_GPIO_WritePin>

	if (status == 1) {
 80011aa:	7dfb      	ldrb	r3, [r7, #23]
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d102      	bne.n	80011b6 <BMI088_ReadGyrRegister+0x6e>

		*data = rxBuf[1];
 80011b0:	7c7a      	ldrb	r2, [r7, #17]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	701a      	strb	r2, [r3, #0]

	}

	return status;
 80011b6:	7dfb      	ldrb	r3, [r7, #23]

}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3718      	adds	r7, #24
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <BMI088_WriteAccRegister>:

uint8_t BMI088_WriteAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	70fb      	strb	r3, [r7, #3]
 80011cc:	4613      	mov	r3, r2
 80011ce:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 80011d0:	78fb      	ldrb	r3, [r7, #3]
 80011d2:	733b      	strb	r3, [r7, #12]
 80011d4:	78bb      	ldrb	r3, [r7, #2]
 80011d6:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6858      	ldr	r0, [r3, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	899b      	ldrh	r3, [r3, #12]
 80011e0:	2200      	movs	r2, #0
 80011e2:	4619      	mov	r1, r3
 80011e4:	f002 f8fe 	bl	80033e4 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6818      	ldr	r0, [r3, #0]
 80011ec:	f107 010c 	add.w	r1, r7, #12
 80011f0:	f04f 33ff 	mov.w	r3, #4294967295
 80011f4:	2202      	movs	r2, #2
 80011f6:	f003 ff47 	bl	8005088 <HAL_SPI_Transmit>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	bf0c      	ite	eq
 8001200:	2301      	moveq	r3, #1
 8001202:	2300      	movne	r3, #0
 8001204:	b2db      	uxtb	r3, r3
 8001206:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 8001208:	bf00      	nop
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f004 fc3a 	bl	8005a88 <HAL_SPI_GetState>
 8001214:	4603      	mov	r3, r0
 8001216:	2b01      	cmp	r3, #1
 8001218:	d1f7      	bne.n	800120a <BMI088_WriteAccRegister+0x4a>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6858      	ldr	r0, [r3, #4]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	899b      	ldrh	r3, [r3, #12]
 8001222:	2201      	movs	r2, #1
 8001224:	4619      	mov	r1, r3
 8001226:	f002 f8dd 	bl	80033e4 <HAL_GPIO_WritePin>

	return status;
 800122a:	7bfb      	ldrb	r3, [r7, #15]

}
 800122c:	4618      	mov	r0, r3
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <BMI088_WriteGyrRegister>:

uint8_t BMI088_WriteGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	70fb      	strb	r3, [r7, #3]
 8001240:	4613      	mov	r3, r2
 8001242:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 8001244:	78fb      	ldrb	r3, [r7, #3]
 8001246:	733b      	strb	r3, [r7, #12]
 8001248:	78bb      	ldrb	r3, [r7, #2]
 800124a:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6898      	ldr	r0, [r3, #8]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	89db      	ldrh	r3, [r3, #14]
 8001254:	2200      	movs	r2, #0
 8001256:	4619      	mov	r1, r3
 8001258:	f002 f8c4 	bl	80033e4 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6818      	ldr	r0, [r3, #0]
 8001260:	f107 010c 	add.w	r1, r7, #12
 8001264:	f04f 33ff 	mov.w	r3, #4294967295
 8001268:	2202      	movs	r2, #2
 800126a:	f003 ff0d 	bl	8005088 <HAL_SPI_Transmit>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	bf0c      	ite	eq
 8001274:	2301      	moveq	r3, #1
 8001276:	2300      	movne	r3, #0
 8001278:	b2db      	uxtb	r3, r3
 800127a:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 800127c:	bf00      	nop
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4618      	mov	r0, r3
 8001284:	f004 fc00 	bl	8005a88 <HAL_SPI_GetState>
 8001288:	4603      	mov	r3, r0
 800128a:	2b01      	cmp	r3, #1
 800128c:	d1f7      	bne.n	800127e <BMI088_WriteGyrRegister+0x4a>
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6898      	ldr	r0, [r3, #8]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	89db      	ldrh	r3, [r3, #14]
 8001296:	2201      	movs	r2, #1
 8001298:	4619      	mov	r1, r3
 800129a:	f002 f8a3 	bl	80033e4 <HAL_GPIO_WritePin>

	return status;
 800129e:	7bfb      	ldrb	r3, [r7, #15]

}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <BMI088_ReadAccelerometerDMA>:
/*
 *
 * DMA
 *
 */
uint8_t BMI088_ReadAccelerometerDMA(BMI088 *imu) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]

	uint8_t txBuf[8] = {(BMI_ACC_DATA | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; /* Register addr, 1 byte dummy, 6 bytes data */
 80012b0:	f107 0308 	add.w	r3, r7, #8
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	2392      	movs	r3, #146	; 0x92
 80012bc:	723b      	strb	r3, [r7, #8]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6858      	ldr	r0, [r3, #4]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	899b      	ldrh	r3, [r3, #12]
 80012c6:	2200      	movs	r2, #0
 80012c8:	4619      	mov	r1, r3
 80012ca:	f002 f88b 	bl	80033e4 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, txBuf, (uint8_t *) imu->accRxBuf, 8) == HAL_OK) {
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6818      	ldr	r0, [r3, #0]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f103 0212 	add.w	r2, r3, #18
 80012d8:	f107 0108 	add.w	r1, r7, #8
 80012dc:	2308      	movs	r3, #8
 80012de:	f004 f9a9 	bl	8005634 <HAL_SPI_TransmitReceive_DMA>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d104      	bne.n	80012f2 <BMI088_ReadAccelerometerDMA+0x4a>

		imu->readingAcc = 1;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2201      	movs	r2, #1
 80012ec:	741a      	strb	r2, [r3, #16]
		return 1;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e000      	b.n	80012f4 <BMI088_ReadAccelerometerDMA+0x4c>

	} else {

		return 0;
 80012f2:	2300      	movs	r3, #0

	}

}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <BMI088_ReadAccelerometerDMA_Complete>:

void BMI088_ReadAccelerometerDMA_Complete(BMI088 *imu) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6858      	ldr	r0, [r3, #4]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	899b      	ldrh	r3, [r3, #12]
 800130c:	2201      	movs	r2, #1
 800130e:	4619      	mov	r1, r3
 8001310:	f002 f868 	bl	80033e4 <HAL_GPIO_WritePin>
	imu->readingAcc = 0;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2200      	movs	r2, #0
 8001318:	741a      	strb	r2, [r3, #16]

	/* Form signed 16-bit integers */
	int16_t accX = (int16_t) ((imu->accRxBuf[3] << 8) | imu->accRxBuf[2]);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	7d5b      	ldrb	r3, [r3, #21]
 800131e:	b2db      	uxtb	r3, r3
 8001320:	021b      	lsls	r3, r3, #8
 8001322:	b21a      	sxth	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	7d1b      	ldrb	r3, [r3, #20]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	b21b      	sxth	r3, r3
 800132c:	4313      	orrs	r3, r2
 800132e:	81fb      	strh	r3, [r7, #14]
	int16_t accY = (int16_t) ((imu->accRxBuf[5] << 8) | imu->accRxBuf[4]);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	7ddb      	ldrb	r3, [r3, #23]
 8001334:	b2db      	uxtb	r3, r3
 8001336:	021b      	lsls	r3, r3, #8
 8001338:	b21a      	sxth	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	7d9b      	ldrb	r3, [r3, #22]
 800133e:	b2db      	uxtb	r3, r3
 8001340:	b21b      	sxth	r3, r3
 8001342:	4313      	orrs	r3, r2
 8001344:	81bb      	strh	r3, [r7, #12]
	int16_t accZ = (int16_t) ((imu->accRxBuf[7] << 8) | imu->accRxBuf[6]);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	7e5b      	ldrb	r3, [r3, #25]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	021b      	lsls	r3, r3, #8
 800134e:	b21a      	sxth	r2, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	7e1b      	ldrb	r3, [r3, #24]
 8001354:	b2db      	uxtb	r3, r3
 8001356:	b21b      	sxth	r3, r3
 8001358:	4313      	orrs	r3, r2
 800135a:	817b      	strh	r3, [r7, #10]

	/* Convert to m/s^2 */
	imu->acc_mps2[0] = imu->accConversion * accX;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001362:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001366:	ee07 3a90 	vmov	s15, r3
 800136a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800136e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	imu->acc_mps2[1] = imu->accConversion * accY;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800137e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001382:	ee07 3a90 	vmov	s15, r3
 8001386:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800138a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	imu->acc_mps2[2] = imu->accConversion * accZ;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800139a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800139e:	ee07 3a90 	vmov	s15, r3
 80013a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

}
 80013b0:	bf00      	nop
 80013b2:	3710      	adds	r7, #16
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <BMI088_ReadGyroscopeDMA>:

uint8_t BMI088_ReadGyroscopeDMA(BMI088 *imu) {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]

	uint8_t txBuf[7] = {(BMI_GYR_DATA | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 80013c0:	2382      	movs	r3, #130	; 0x82
 80013c2:	723b      	strb	r3, [r7, #8]
 80013c4:	2300      	movs	r3, #0
 80013c6:	727b      	strb	r3, [r7, #9]
 80013c8:	2300      	movs	r3, #0
 80013ca:	72bb      	strb	r3, [r7, #10]
 80013cc:	2300      	movs	r3, #0
 80013ce:	72fb      	strb	r3, [r7, #11]
 80013d0:	2300      	movs	r3, #0
 80013d2:	733b      	strb	r3, [r7, #12]
 80013d4:	2300      	movs	r3, #0
 80013d6:	737b      	strb	r3, [r7, #13]
 80013d8:	2300      	movs	r3, #0
 80013da:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6898      	ldr	r0, [r3, #8]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	89db      	ldrh	r3, [r3, #14]
 80013e4:	2200      	movs	r2, #0
 80013e6:	4619      	mov	r1, r3
 80013e8:	f001 fffc 	bl	80033e4 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, txBuf, (uint8_t *) imu->gyrRxBuf, 7) == HAL_OK) {
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6818      	ldr	r0, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f103 021a 	add.w	r2, r3, #26
 80013f6:	f107 0108 	add.w	r1, r7, #8
 80013fa:	2307      	movs	r3, #7
 80013fc:	f004 f91a 	bl	8005634 <HAL_SPI_TransmitReceive_DMA>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d104      	bne.n	8001410 <BMI088_ReadGyroscopeDMA+0x58>

		imu->readingGyr = 1;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2201      	movs	r2, #1
 800140a:	745a      	strb	r2, [r3, #17]
		return 1;
 800140c:	2301      	movs	r3, #1
 800140e:	e000      	b.n	8001412 <BMI088_ReadGyroscopeDMA+0x5a>

	} else {

		return 0;
 8001410:	2300      	movs	r3, #0

	}

}
 8001412:	4618      	mov	r0, r3
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <BMI088_ReadGyroscopeDMA_Complete>:

void BMI088_ReadGyroscopeDMA_Complete(BMI088 *imu) {
 800141a:	b580      	push	{r7, lr}
 800141c:	b084      	sub	sp, #16
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6898      	ldr	r0, [r3, #8]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	89db      	ldrh	r3, [r3, #14]
 800142a:	2201      	movs	r2, #1
 800142c:	4619      	mov	r1, r3
 800142e:	f001 ffd9 	bl	80033e4 <HAL_GPIO_WritePin>
	imu->readingGyr = 0;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2200      	movs	r2, #0
 8001436:	745a      	strb	r2, [r3, #17]

	/* Form signed 16-bit integers */
	int16_t gyrX = (int16_t) ((imu->gyrRxBuf[2] << 8) | imu->gyrRxBuf[1]);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	7f1b      	ldrb	r3, [r3, #28]
 800143c:	b2db      	uxtb	r3, r3
 800143e:	021b      	lsls	r3, r3, #8
 8001440:	b21a      	sxth	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	7edb      	ldrb	r3, [r3, #27]
 8001446:	b2db      	uxtb	r3, r3
 8001448:	b21b      	sxth	r3, r3
 800144a:	4313      	orrs	r3, r2
 800144c:	81fb      	strh	r3, [r7, #14]
	int16_t gyrY = (int16_t) ((imu->gyrRxBuf[4] << 8) | imu->gyrRxBuf[3]);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	7f9b      	ldrb	r3, [r3, #30]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	021b      	lsls	r3, r3, #8
 8001456:	b21a      	sxth	r2, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	7f5b      	ldrb	r3, [r3, #29]
 800145c:	b2db      	uxtb	r3, r3
 800145e:	b21b      	sxth	r3, r3
 8001460:	4313      	orrs	r3, r2
 8001462:	81bb      	strh	r3, [r7, #12]
	int16_t gyrZ = (int16_t) ((imu->gyrRxBuf[6] << 8) | imu->gyrRxBuf[5]);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f893 3020 	ldrb.w	r3, [r3, #32]
 800146a:	b2db      	uxtb	r3, r3
 800146c:	021b      	lsls	r3, r3, #8
 800146e:	b21a      	sxth	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	7fdb      	ldrb	r3, [r3, #31]
 8001474:	b2db      	uxtb	r3, r3
 8001476:	b21b      	sxth	r3, r3
 8001478:	4313      	orrs	r3, r2
 800147a:	817b      	strh	r3, [r7, #10]

	/* Convert to deg/s */
	imu->gyr_rps[0] = imu->gyrConversion * gyrX;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8001482:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001486:	ee07 3a90 	vmov	s15, r3
 800148a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800148e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	imu->gyr_rps[1] = imu->gyrConversion * gyrY;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800149e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80014a2:	ee07 3a90 	vmov	s15, r3
 80014a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	imu->gyr_rps[2] = imu->gyrConversion * gyrZ;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80014ba:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80014be:	ee07 3a90 	vmov	s15, r3
 80014c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

}
 80014d0:	bf00      	nop
 80014d2:	3710      	adds	r7, #16
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <SPL06_Init>:
/*
 *
 * INITIALISATION
 *
 */
uint8_t SPL06_Init(SPL06 *bar, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *csPinBank, uint16_t csPin) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b092      	sub	sp, #72	; 0x48
 80014dc:	af02      	add	r7, sp, #8
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
 80014e4:	807b      	strh	r3, [r7, #2]

	uint8_t status = 0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	/* Store peripheral data */
	bar->spiHandle = spiHandle;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	68ba      	ldr	r2, [r7, #8]
 80014f0:	601a      	str	r2, [r3, #0]
	bar->csPinBank = csPinBank;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	605a      	str	r2, [r3, #4]
	bar->csPin	   = csPin;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	887a      	ldrh	r2, [r7, #2]
 80014fc:	811a      	strh	r2, [r3, #8]

	/* Sensor requires LOW on CS pin to put into SPI mode (see datasheet 5.3.2) */
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	6858      	ldr	r0, [r3, #4]
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	891b      	ldrh	r3, [r3, #8]
 8001506:	2200      	movs	r2, #0
 8001508:	4619      	mov	r1, r3
 800150a:	f001 ff6b 	bl	80033e4 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800150e:	200a      	movs	r0, #10
 8001510:	f001 f90a 	bl	8002728 <HAL_Delay>

	/* Clear measurements */
	bar->pressure_Pa   = 0.0f;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	f04f 0200 	mov.w	r2, #0
 800151a:	625a      	str	r2, [r3, #36]	; 0x24
	bar->temperature_C = 0.0f;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	f04f 0200 	mov.w	r2, #0
 8001522:	629a      	str	r2, [r3, #40]	; 0x28

	uint8_t txBuf[2] = {0x00, 0x00};
 8001524:	2300      	movs	r3, #0
 8001526:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 800152a:	2300      	movs	r3, #0
 800152c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t rxBuf[2];

	/* Check device ID */
	uint8_t id;

	txBuf[0] = SPL06_ID | 0x80;
 8001530:	238d      	movs	r3, #141	; 0x8d
 8001532:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6858      	ldr	r0, [r3, #4]
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	891b      	ldrh	r3, [r3, #8]
 800153e:	2200      	movs	r2, #0
 8001540:	4619      	mov	r1, r3
 8001542:	f001 ff4f 	bl	80033e4 <HAL_GPIO_WritePin>
	status += (HAL_SPI_TransmitReceive(bar->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	6818      	ldr	r0, [r3, #0]
 800154a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800154e:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8001552:	f04f 33ff 	mov.w	r3, #4294967295
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	2302      	movs	r3, #2
 800155a:	f003 fec9 	bl	80052f0 <HAL_SPI_TransmitReceive>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	bf0c      	ite	eq
 8001564:	2301      	moveq	r3, #1
 8001566:	2300      	movne	r3, #0
 8001568:	b2db      	uxtb	r3, r3
 800156a:	b2da      	uxtb	r2, r3
 800156c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001570:	4413      	add	r3, r2
 8001572:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_SET);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	6858      	ldr	r0, [r3, #4]
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	891b      	ldrh	r3, [r3, #8]
 800157e:	2201      	movs	r2, #1
 8001580:	4619      	mov	r1, r3
 8001582:	f001 ff2f 	bl	80033e4 <HAL_GPIO_WritePin>

	id = rxBuf[1];
 8001586:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800158a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/* Make sure device ID matches */
	if (id != 0x10) {
 800158e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001592:	2b10      	cmp	r3, #16
 8001594:	d001      	beq.n	800159a <SPL06_Init+0xc2>

		return 0;
 8001596:	2300      	movs	r3, #0
 8001598:	e166      	b.n	8001868 <SPL06_Init+0x390>

	}
	HAL_Delay(10);
 800159a:	200a      	movs	r0, #10
 800159c:	f001 f8c4 	bl	8002728 <HAL_Delay>

	/* Read calibration coefficients */
	uint8_t calibTxBuf[19];
	calibTxBuf[0] = (SPL06_COEF | 0x80);
 80015a0:	2390      	movs	r3, #144	; 0x90
 80015a2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	uint8_t calibRxBuf[19];

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	6858      	ldr	r0, [r3, #4]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	891b      	ldrh	r3, [r3, #8]
 80015ae:	2200      	movs	r2, #0
 80015b0:	4619      	mov	r1, r3
 80015b2:	f001 ff17 	bl	80033e4 <HAL_GPIO_WritePin>
	status += (HAL_SPI_TransmitReceive(bar->spiHandle, calibTxBuf, calibRxBuf, 19, HAL_MAX_DELAY) == HAL_OK);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	6818      	ldr	r0, [r3, #0]
 80015ba:	f107 0210 	add.w	r2, r7, #16
 80015be:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80015c2:	f04f 33ff 	mov.w	r3, #4294967295
 80015c6:	9300      	str	r3, [sp, #0]
 80015c8:	2313      	movs	r3, #19
 80015ca:	f003 fe91 	bl	80052f0 <HAL_SPI_TransmitReceive>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	bf0c      	ite	eq
 80015d4:	2301      	moveq	r3, #1
 80015d6:	2300      	movne	r3, #0
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	b2da      	uxtb	r2, r3
 80015dc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80015e0:	4413      	add	r3, r2
 80015e2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_SET);
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	6858      	ldr	r0, [r3, #4]
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	891b      	ldrh	r3, [r3, #8]
 80015ee:	2201      	movs	r2, #1
 80015f0:	4619      	mov	r1, r3
 80015f2:	f001 fef7 	bl	80033e4 <HAL_GPIO_WritePin>

	/* Convert raw calibration coefficients to signed integers */
	bar->c0 = (uint16_t)calibRxBuf[1] << 4 | (uint16_t)calibRxBuf[2] >> 4;
 80015f6:	7c7b      	ldrb	r3, [r7, #17]
 80015f8:	011b      	lsls	r3, r3, #4
 80015fa:	b21a      	sxth	r2, r3
 80015fc:	7cbb      	ldrb	r3, [r7, #18]
 80015fe:	091b      	lsrs	r3, r3, #4
 8001600:	b2db      	uxtb	r3, r3
 8001602:	b21b      	sxth	r3, r3
 8001604:	4313      	orrs	r3, r2
 8001606:	b21a      	sxth	r2, r3
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	815a      	strh	r2, [r3, #10]
	bar->c0 = (bar->c0 & 1 << 11) ? (0xF000 | bar->c0) : bar->c0;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001612:	b29b      	uxth	r3, r3
 8001614:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001618:	2b00      	cmp	r3, #0
 800161a:	d008      	beq.n	800162e <SPL06_Init+0x156>
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001622:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001626:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800162a:	b21b      	sxth	r3, r3
 800162c:	e002      	b.n	8001634 <SPL06_Init+0x15c>
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001634:	68fa      	ldr	r2, [r7, #12]
 8001636:	8153      	strh	r3, [r2, #10]

	bar->c1 = (uint16_t)(calibRxBuf[2] & 0x0f) << 8 | (uint16_t)calibRxBuf[3];
 8001638:	7cbb      	ldrb	r3, [r7, #18]
 800163a:	021b      	lsls	r3, r3, #8
 800163c:	b21b      	sxth	r3, r3
 800163e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001642:	b21a      	sxth	r2, r3
 8001644:	7cfb      	ldrb	r3, [r7, #19]
 8001646:	b21b      	sxth	r3, r3
 8001648:	4313      	orrs	r3, r2
 800164a:	b21a      	sxth	r2, r3
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	819a      	strh	r2, [r3, #12]
	bar->c1 = (bar->c1 & 1 << 11) ? (0xF000 | bar->c1) : bar->c1;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001656:	b29b      	uxth	r3, r3
 8001658:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800165c:	2b00      	cmp	r3, #0
 800165e:	d008      	beq.n	8001672 <SPL06_Init+0x19a>
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001666:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800166a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800166e:	b21b      	sxth	r3, r3
 8001670:	e002      	b.n	8001678 <SPL06_Init+0x1a0>
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001678:	68fa      	ldr	r2, [r7, #12]
 800167a:	8193      	strh	r3, [r2, #12]

	bar->c00 = (uint32_t)calibRxBuf[4] << 12 | (uint32_t)calibRxBuf[5] << 4 | (uint16_t)calibRxBuf[6] >> 4;
 800167c:	7d3b      	ldrb	r3, [r7, #20]
 800167e:	031a      	lsls	r2, r3, #12
 8001680:	7d7b      	ldrb	r3, [r7, #21]
 8001682:	011b      	lsls	r3, r3, #4
 8001684:	4313      	orrs	r3, r2
 8001686:	7dba      	ldrb	r2, [r7, #22]
 8001688:	0912      	lsrs	r2, r2, #4
 800168a:	b2d2      	uxtb	r2, r2
 800168c:	4313      	orrs	r3, r2
 800168e:	461a      	mov	r2, r3
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	611a      	str	r2, [r3, #16]
	bar->c00 = (bar->c00 & 1 << 19) ? (0xFFF00000 | bar->c00) : bar->c00;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	691b      	ldr	r3, [r3, #16]
 8001698:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d006      	beq.n	80016ae <SPL06_Init+0x1d6>
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	691b      	ldr	r3, [r3, #16]
 80016a4:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 80016a8:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 80016ac:	e001      	b.n	80016b2 <SPL06_Init+0x1da>
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	691b      	ldr	r3, [r3, #16]
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	6113      	str	r3, [r2, #16]

	bar->c10 = (uint32_t)(calibRxBuf[6] & 0x0f) << 16 | (uint32_t)calibRxBuf[7] << 8 | (uint32_t)calibRxBuf[8];
 80016b6:	7dbb      	ldrb	r3, [r7, #22]
 80016b8:	041b      	lsls	r3, r3, #16
 80016ba:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 80016be:	7dfb      	ldrb	r3, [r7, #23]
 80016c0:	021b      	lsls	r3, r3, #8
 80016c2:	4313      	orrs	r3, r2
 80016c4:	7e3a      	ldrb	r2, [r7, #24]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	461a      	mov	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	615a      	str	r2, [r3, #20]
	bar->c10 = (bar->c10 & 1 << 19) ? (0xFFF00000 | bar->c10) : bar->c10;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	695b      	ldr	r3, [r3, #20]
 80016d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d006      	beq.n	80016e8 <SPL06_Init+0x210>
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	695b      	ldr	r3, [r3, #20]
 80016de:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 80016e2:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 80016e6:	e001      	b.n	80016ec <SPL06_Init+0x214>
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	695b      	ldr	r3, [r3, #20]
 80016ec:	68fa      	ldr	r2, [r7, #12]
 80016ee:	6153      	str	r3, [r2, #20]

	bar->c01 = (uint16_t) calibRxBuf[9]  << 8 | calibRxBuf[10];
 80016f0:	7e7b      	ldrb	r3, [r7, #25]
 80016f2:	021b      	lsls	r3, r3, #8
 80016f4:	b21a      	sxth	r2, r3
 80016f6:	7ebb      	ldrb	r3, [r7, #26]
 80016f8:	b21b      	sxth	r3, r3
 80016fa:	4313      	orrs	r3, r2
 80016fc:	b21a      	sxth	r2, r3
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	831a      	strh	r2, [r3, #24]
	bar->c11 = (uint16_t) calibRxBuf[11] << 8 | calibRxBuf[12];
 8001702:	7efb      	ldrb	r3, [r7, #27]
 8001704:	021b      	lsls	r3, r3, #8
 8001706:	b21a      	sxth	r2, r3
 8001708:	7f3b      	ldrb	r3, [r7, #28]
 800170a:	b21b      	sxth	r3, r3
 800170c:	4313      	orrs	r3, r2
 800170e:	b21a      	sxth	r2, r3
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	835a      	strh	r2, [r3, #26]
	bar->c20 = (uint16_t) calibRxBuf[13] << 8 | calibRxBuf[14];
 8001714:	7f7b      	ldrb	r3, [r7, #29]
 8001716:	021b      	lsls	r3, r3, #8
 8001718:	b21a      	sxth	r2, r3
 800171a:	7fbb      	ldrb	r3, [r7, #30]
 800171c:	b21b      	sxth	r3, r3
 800171e:	4313      	orrs	r3, r2
 8001720:	b21a      	sxth	r2, r3
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	839a      	strh	r2, [r3, #28]
	bar->c21 = (uint16_t) calibRxBuf[15] << 8 | calibRxBuf[16];
 8001726:	7ffb      	ldrb	r3, [r7, #31]
 8001728:	021b      	lsls	r3, r3, #8
 800172a:	b21a      	sxth	r2, r3
 800172c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001730:	b21b      	sxth	r3, r3
 8001732:	4313      	orrs	r3, r2
 8001734:	b21a      	sxth	r2, r3
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	83da      	strh	r2, [r3, #30]
	bar->c30 = (uint16_t) calibRxBuf[17] << 8 | calibRxBuf[18];
 800173a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800173e:	021b      	lsls	r3, r3, #8
 8001740:	b21a      	sxth	r2, r3
 8001742:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001746:	b21b      	sxth	r3, r3
 8001748:	4313      	orrs	r3, r2
 800174a:	b21a      	sxth	r2, r3
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	841a      	strh	r2, [r3, #32]
	HAL_Delay(25);
 8001750:	2019      	movs	r0, #25
 8001752:	f000 ffe9 	bl	8002728 <HAL_Delay>

	/* Set pressure configuration */
	txBuf[0] = SPL06_PRS_CFG;
 8001756:	2306      	movs	r3, #6
 8001758:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	txBuf[1] = 0x33;			/* 8 Hz, 8x oversampling */
 800175c:	2333      	movs	r3, #51	; 0x33
 800175e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	6858      	ldr	r0, [r3, #4]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	891b      	ldrh	r3, [r3, #8]
 800176a:	2200      	movs	r2, #0
 800176c:	4619      	mov	r1, r3
 800176e:	f001 fe39 	bl	80033e4 <HAL_GPIO_WritePin>
	status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	6818      	ldr	r0, [r3, #0]
 8001776:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800177a:	f04f 33ff 	mov.w	r3, #4294967295
 800177e:	2202      	movs	r2, #2
 8001780:	f003 fc82 	bl	8005088 <HAL_SPI_Transmit>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	bf0c      	ite	eq
 800178a:	2301      	moveq	r3, #1
 800178c:	2300      	movne	r3, #0
 800178e:	b2db      	uxtb	r3, r3
 8001790:	b2da      	uxtb	r2, r3
 8001792:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001796:	4413      	add	r3, r2
 8001798:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_SET);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	6858      	ldr	r0, [r3, #4]
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	891b      	ldrh	r3, [r3, #8]
 80017a4:	2201      	movs	r2, #1
 80017a6:	4619      	mov	r1, r3
 80017a8:	f001 fe1c 	bl	80033e4 <HAL_GPIO_WritePin>

	HAL_Delay(10);
 80017ac:	200a      	movs	r0, #10
 80017ae:	f000 ffbb 	bl	8002728 <HAL_Delay>

	/* Set temperature configuration */
	txBuf[0] = SPL06_TMP_CFG;
 80017b2:	2307      	movs	r3, #7
 80017b4:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	txBuf[1] = 0xB3; /* 'external' sensor, 8 Hz, 8x oversampling */
 80017b8:	23b3      	movs	r3, #179	; 0xb3
 80017ba:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	6858      	ldr	r0, [r3, #4]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	891b      	ldrh	r3, [r3, #8]
 80017c6:	2200      	movs	r2, #0
 80017c8:	4619      	mov	r1, r3
 80017ca:	f001 fe0b 	bl	80033e4 <HAL_GPIO_WritePin>
	status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	6818      	ldr	r0, [r3, #0]
 80017d2:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80017d6:	f04f 33ff 	mov.w	r3, #4294967295
 80017da:	2202      	movs	r2, #2
 80017dc:	f003 fc54 	bl	8005088 <HAL_SPI_Transmit>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	bf0c      	ite	eq
 80017e6:	2301      	moveq	r3, #1
 80017e8:	2300      	movne	r3, #0
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80017f2:	4413      	add	r3, r2
 80017f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_SET);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	6858      	ldr	r0, [r3, #4]
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	891b      	ldrh	r3, [r3, #8]
 8001800:	2201      	movs	r2, #1
 8001802:	4619      	mov	r1, r3
 8001804:	f001 fdee 	bl	80033e4 <HAL_GPIO_WritePin>

	HAL_Delay(10);
 8001808:	200a      	movs	r0, #10
 800180a:	f000 ff8d 	bl	8002728 <HAL_Delay>

	/* Set measurement configuration */
	txBuf[0] = SPL06_MEAS_CFG ;
 800180e:	2308      	movs	r3, #8
 8001810:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	txBuf[1] = 0xFF; /* Continuous pressure and temperature measurement */
 8001814:	23ff      	movs	r3, #255	; 0xff
 8001816:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	6858      	ldr	r0, [r3, #4]
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	891b      	ldrh	r3, [r3, #8]
 8001822:	2200      	movs	r2, #0
 8001824:	4619      	mov	r1, r3
 8001826:	f001 fddd 	bl	80033e4 <HAL_GPIO_WritePin>
	status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6818      	ldr	r0, [r3, #0]
 800182e:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8001832:	f04f 33ff 	mov.w	r3, #4294967295
 8001836:	2202      	movs	r2, #2
 8001838:	f003 fc26 	bl	8005088 <HAL_SPI_Transmit>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	bf0c      	ite	eq
 8001842:	2301      	moveq	r3, #1
 8001844:	2300      	movne	r3, #0
 8001846:	b2db      	uxtb	r3, r3
 8001848:	b2da      	uxtb	r2, r3
 800184a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800184e:	4413      	add	r3, r2
 8001850:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_SET);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	6858      	ldr	r0, [r3, #4]
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	891b      	ldrh	r3, [r3, #8]
 800185c:	2201      	movs	r2, #1
 800185e:	4619      	mov	r1, r3
 8001860:	f001 fdc0 	bl	80033e4 <HAL_GPIO_WritePin>

	return status;
 8001864:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f

}
 8001868:	4618      	mov	r0, r3
 800186a:	3740      	adds	r7, #64	; 0x40
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <SPL06_Read>:
/*
 *
 * TEMPERATURE AND PRESSURE READ
 *
 */
void SPL06_Read(SPL06 *bar) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b08c      	sub	sp, #48	; 0x30
 8001874:	af02      	add	r7, sp, #8
 8001876:	6078      	str	r0, [r7, #4]

	uint8_t txBuf[7];
	txBuf[0] = 0x00 | 0x80;
 8001878:	2380      	movs	r3, #128	; 0x80
 800187a:	743b      	strb	r3, [r7, #16]

	uint8_t rxBuf[7];

	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_RESET);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6858      	ldr	r0, [r3, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	891b      	ldrh	r3, [r3, #8]
 8001884:	2200      	movs	r2, #0
 8001886:	4619      	mov	r1, r3
 8001888:	f001 fdac 	bl	80033e4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bar->spiHandle, txBuf, rxBuf, 7, HAL_MAX_DELAY);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6818      	ldr	r0, [r3, #0]
 8001890:	f107 0208 	add.w	r2, r7, #8
 8001894:	f107 0110 	add.w	r1, r7, #16
 8001898:	f04f 33ff 	mov.w	r3, #4294967295
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	2307      	movs	r3, #7
 80018a0:	f003 fd26 	bl	80052f0 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(bar->csPinBank, bar->csPin, GPIO_PIN_SET);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6858      	ldr	r0, [r3, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	891b      	ldrh	r3, [r3, #8]
 80018ac:	2201      	movs	r2, #1
 80018ae:	4619      	mov	r1, r3
 80018b0:	f001 fd98 	bl	80033e4 <HAL_GPIO_WritePin>

	/* Convert raw to uncalibrated pressure and temperature */
	int32_t pres = ((uint32_t) rxBuf[1] << 16) | ((uint32_t) rxBuf[2] << 8) | ((uint32_t) rxBuf[3]);
 80018b4:	7a7b      	ldrb	r3, [r7, #9]
 80018b6:	041a      	lsls	r2, r3, #16
 80018b8:	7abb      	ldrb	r3, [r7, #10]
 80018ba:	021b      	lsls	r3, r3, #8
 80018bc:	4313      	orrs	r3, r2
 80018be:	7afa      	ldrb	r2, [r7, #11]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	627b      	str	r3, [r7, #36]	; 0x24
			pres = (pres & 1 << 23) ? (0xFF000000 | pres) : pres;
 80018c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d003      	beq.n	80018d6 <SPL06_Read+0x66>
 80018ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80018d4:	e000      	b.n	80018d8 <SPL06_Read+0x68>
 80018d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t temp = ((uint32_t) rxBuf[4] << 16) | ((uint32_t) rxBuf[5] << 8) | ((uint32_t) rxBuf[6]);
 80018da:	7b3b      	ldrb	r3, [r7, #12]
 80018dc:	041a      	lsls	r2, r3, #16
 80018de:	7b7b      	ldrb	r3, [r7, #13]
 80018e0:	021b      	lsls	r3, r3, #8
 80018e2:	4313      	orrs	r3, r2
 80018e4:	7bba      	ldrb	r2, [r7, #14]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	623b      	str	r3, [r7, #32]
			temp = (temp & 1 << 23) ? (0xFF000000 | temp) : temp;
 80018ea:	6a3b      	ldr	r3, [r7, #32]
 80018ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d003      	beq.n	80018fc <SPL06_Read+0x8c>
 80018f4:	6a3b      	ldr	r3, [r7, #32]
 80018f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80018fa:	e000      	b.n	80018fe <SPL06_Read+0x8e>
 80018fc:	6a3b      	ldr	r3, [r7, #32]
 80018fe:	623b      	str	r3, [r7, #32]

	/* Apply calibration */
	float tempRaw = (float) temp / 7864320.0f;
 8001900:	6a3b      	ldr	r3, [r7, #32]
 8001902:	ee07 3a90 	vmov	s15, r3
 8001906:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800190a:	eddf 6a43 	vldr	s13, [pc, #268]	; 8001a18 <SPL06_Read+0x1a8>
 800190e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001912:	edc7 7a07 	vstr	s15, [r7, #28]
	bar->temperature_C = 0.5f * bar->c0 + bar->c1 * tempRaw;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800191c:	ee07 3a90 	vmov	s15, r3
 8001920:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001924:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001928:	ee27 7a87 	vmul.f32	s14, s15, s14
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001932:	ee07 3a90 	vmov	s15, r3
 8001936:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800193a:	edd7 7a07 	vldr	s15, [r7, #28]
 800193e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001942:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	float presRaw   = (float) pres / 7864320.0f;
 800194c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194e:	ee07 3a90 	vmov	s15, r3
 8001952:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001956:	eddf 6a30 	vldr	s13, [pc, #192]	; 8001a18 <SPL06_Read+0x1a8>
 800195a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800195e:	edc7 7a06 	vstr	s15, [r7, #24]
	bar->pressure_Pa = bar->c00 + presRaw * (bar->c10 + presRaw * (bar->c20 + bar->c30 * presRaw))
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	ee07 3a90 	vmov	s15, r3
 800196a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	695b      	ldr	r3, [r3, #20]
 8001972:	ee07 3a90 	vmov	s15, r3
 8001976:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001980:	ee07 3a90 	vmov	s15, r3
 8001984:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800198e:	ee07 3a90 	vmov	s15, r3
 8001992:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8001996:	edd7 7a06 	vldr	s15, [r7, #24]
 800199a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800199e:	ee36 6a27 	vadd.f32	s12, s12, s15
 80019a2:	edd7 7a06 	vldr	s15, [r7, #24]
 80019a6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80019aa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80019ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80019b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019b6:	ee37 7a27 	vadd.f32	s14, s14, s15
				    + tempRaw * (bar->c01 + presRaw * (bar->c11 + bar->c21 * presRaw));
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80019c0:	ee07 3a90 	vmov	s15, r3
 80019c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80019ce:	ee07 3a90 	vmov	s15, r3
 80019d2:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80019dc:	ee07 3a90 	vmov	s15, r3
 80019e0:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80019e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80019e8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80019ec:	ee36 6a27 	vadd.f32	s12, s12, s15
 80019f0:	edd7 7a06 	vldr	s15, [r7, #24]
 80019f4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80019f8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80019fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a04:	ee77 7a27 	vadd.f32	s15, s14, s15
	bar->pressure_Pa = bar->c00 + presRaw * (bar->c10 + presRaw * (bar->c20 + bar->c30 * presRaw))
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

}
 8001a0e:	bf00      	nop
 8001a10:	3728      	adds	r7, #40	; 0x28
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	4af00000 	.word	0x4af00000

08001a1c <HAL_SPI_TxRxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]

	if (imu.readingAcc) {
 8001a24:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <HAL_SPI_TxRxCpltCallback+0x2c>)
 8001a26:	7c1b      	ldrb	r3, [r3, #16]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d002      	beq.n	8001a32 <HAL_SPI_TxRxCpltCallback+0x16>

		BMI088_ReadAccelerometerDMA_Complete(&imu);
 8001a2c:	4806      	ldr	r0, [pc, #24]	; (8001a48 <HAL_SPI_TxRxCpltCallback+0x2c>)
 8001a2e:	f7ff fc65 	bl	80012fc <BMI088_ReadAccelerometerDMA_Complete>

	}

	if (imu.readingGyr) {
 8001a32:	4b05      	ldr	r3, [pc, #20]	; (8001a48 <HAL_SPI_TxRxCpltCallback+0x2c>)
 8001a34:	7c5b      	ldrb	r3, [r3, #17]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d002      	beq.n	8001a40 <HAL_SPI_TxRxCpltCallback+0x24>

		BMI088_ReadGyroscopeDMA_Complete(&imu);
 8001a3a:	4803      	ldr	r0, [pc, #12]	; (8001a48 <HAL_SPI_TxRxCpltCallback+0x2c>)
 8001a3c:	f7ff fced 	bl	800141a <BMI088_ReadGyroscopeDMA_Complete>

	}

}
 8001a40:	bf00      	nop
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	200003bc 	.word	0x200003bc

08001a4c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == INT_ACC_Pin) {
 8001a56:	88fb      	ldrh	r3, [r7, #6]
 8001a58:	2b04      	cmp	r3, #4
 8001a5a:	d103      	bne.n	8001a64 <HAL_GPIO_EXTI_Callback+0x18>

		BMI088_ReadAccelerometerDMA(&imu);
 8001a5c:	4806      	ldr	r0, [pc, #24]	; (8001a78 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001a5e:	f7ff fc23 	bl	80012a8 <BMI088_ReadAccelerometerDMA>

		//BMI088_ReadGyroscope(&imu);

	}

}
 8001a62:	e005      	b.n	8001a70 <HAL_GPIO_EXTI_Callback+0x24>
	} else if (GPIO_Pin == INT_GYR_Pin) {
 8001a64:	88fb      	ldrh	r3, [r7, #6]
 8001a66:	2b08      	cmp	r3, #8
 8001a68:	d102      	bne.n	8001a70 <HAL_GPIO_EXTI_Callback+0x24>
		BMI088_ReadGyroscopeDMA(&imu);
 8001a6a:	4803      	ldr	r0, [pc, #12]	; (8001a78 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001a6c:	f7ff fca4 	bl	80013b8 <BMI088_ReadGyroscopeDMA>
}
 8001a70:	bf00      	nop
 8001a72:	3708      	adds	r7, #8
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	200003bc 	.word	0x200003bc

08001a7c <LED_RGB_Init>:

void LED_RGB_Init() {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0

	/* Start RGB LED PWM timers */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001a80:	2100      	movs	r1, #0
 8001a82:	4806      	ldr	r0, [pc, #24]	; (8001a9c <LED_RGB_Init+0x20>)
 8001a84:	f004 fa6c 	bl	8005f60 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001a88:	2104      	movs	r1, #4
 8001a8a:	4804      	ldr	r0, [pc, #16]	; (8001a9c <LED_RGB_Init+0x20>)
 8001a8c:	f004 fa68 	bl	8005f60 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001a90:	2100      	movs	r1, #0
 8001a92:	4803      	ldr	r0, [pc, #12]	; (8001aa0 <LED_RGB_Init+0x24>)
 8001a94:	f004 fa64 	bl	8005f60 <HAL_TIM_PWM_Start>

}
 8001a98:	bf00      	nop
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000400 	.word	0x20000400
 8001aa0:	2000037c 	.word	0x2000037c

08001aa4 <LED_RGB_SetIntensity>:

void LED_RGB_SetIntensity(uint8_t red, uint8_t green, uint8_t blue) {
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	4603      	mov	r3, r0
 8001aac:	71fb      	strb	r3, [r7, #7]
 8001aae:	460b      	mov	r3, r1
 8001ab0:	71bb      	strb	r3, [r7, #6]
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	717b      	strb	r3, [r7, #5]

	htim3.Instance->CCR1 = 100 - red;
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 8001abc:	4b0a      	ldr	r3, [pc, #40]	; (8001ae8 <LED_RGB_SetIntensity+0x44>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR2 = 100 - green;
 8001ac2:	79bb      	ldrb	r3, [r7, #6]
 8001ac4:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 8001ac8:	4b07      	ldr	r3, [pc, #28]	; (8001ae8 <LED_RGB_SetIntensity+0x44>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	639a      	str	r2, [r3, #56]	; 0x38
	htim4.Instance->CCR1 = 100 - blue;
 8001ace:	797b      	ldrb	r3, [r7, #5]
 8001ad0:	f1c3 0264 	rsb	r2, r3, #100	; 0x64
 8001ad4:	4b05      	ldr	r3, [pc, #20]	; (8001aec <LED_RGB_SetIntensity+0x48>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	635a      	str	r2, [r3, #52]	; 0x34

}
 8001ada:	bf00      	nop
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	20000400 	.word	0x20000400
 8001aec:	2000037c 	.word	0x2000037c

08001af0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001af0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001af4:	b0ae      	sub	sp, #184	; 0xb8
 8001af6:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001af8:	f000 fda4 	bl	8002644 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001afc:	f000 f892 	bl	8001c24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b00:	f000 fa86 	bl	8002010 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b04:	f000 fa5c 	bl	8001fc0 <MX_DMA_Init>
  MX_SPI1_Init();
 8001b08:	f000 f8f6 	bl	8001cf8 <MX_SPI1_Init>
  MX_SPI3_Init();
 8001b0c:	f000 f92a 	bl	8001d64 <MX_SPI3_Init>
  MX_TIM3_Init();
 8001b10:	f000 f95e 	bl	8001dd0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001b14:	f000 f9de 	bl	8001ed4 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8001b18:	f007 fe9c 	bl	8009854 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  /* Initialise RGB LED */
  LED_RGB_Init();
 8001b1c:	f7ff ffae 	bl	8001a7c <LED_RGB_Init>
  LED_RGB_SetIntensity(0, 0, 0);
 8001b20:	2200      	movs	r2, #0
 8001b22:	2100      	movs	r1, #0
 8001b24:	2000      	movs	r0, #0
 8001b26:	f7ff ffbd 	bl	8001aa4 <LED_RGB_SetIntensity>

  /* Initialise inertial measurement unit */
  BMI088_Init(&imu, &hspi1, GPIOA, SPI1_NCS_ACC_Pin, GPIOC, SPI1_NCS_GYR_Pin);
 8001b2a:	2310      	movs	r3, #16
 8001b2c:	9301      	str	r3, [sp, #4]
 8001b2e:	4b36      	ldr	r3, [pc, #216]	; (8001c08 <main+0x118>)
 8001b30:	9300      	str	r3, [sp, #0]
 8001b32:	2310      	movs	r3, #16
 8001b34:	4a35      	ldr	r2, [pc, #212]	; (8001c0c <main+0x11c>)
 8001b36:	4936      	ldr	r1, [pc, #216]	; (8001c10 <main+0x120>)
 8001b38:	4836      	ldr	r0, [pc, #216]	; (8001c14 <main+0x124>)
 8001b3a:	f7ff f9b5 	bl	8000ea8 <BMI088_Init>

  /* Initialise barometric pressure sensor */
  SPL06_Init(&bar, &hspi3, GPIOA, SPI3_NCS_Pin);
 8001b3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b42:	4a32      	ldr	r2, [pc, #200]	; (8001c0c <main+0x11c>)
 8001b44:	4934      	ldr	r1, [pc, #208]	; (8001c18 <main+0x128>)
 8001b46:	4835      	ldr	r0, [pc, #212]	; (8001c1c <main+0x12c>)
 8001b48:	f7ff fcc6 	bl	80014d8 <SPL06_Init>
  while (1)
  {
    /* USER CODE END WHILE */

	  /* Log data via USB */
	  sprintf(logBuf, "%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\r\n", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
 8001b4c:	4b31      	ldr	r3, [pc, #196]	; (8001c14 <main+0x124>)
 8001b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7fe fcf9 	bl	8000548 <__aeabi_f2d>
 8001b56:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001b5a:	4b2e      	ldr	r3, [pc, #184]	; (8001c14 <main+0x124>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7fe fcf2 	bl	8000548 <__aeabi_f2d>
 8001b64:	4604      	mov	r4, r0
 8001b66:	460d      	mov	r5, r1
 8001b68:	4b2a      	ldr	r3, [pc, #168]	; (8001c14 <main+0x124>)
 8001b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7fe fceb 	bl	8000548 <__aeabi_f2d>
 8001b72:	4680      	mov	r8, r0
 8001b74:	4689      	mov	r9, r1
			  	  	  	  	  	  	  	  	  	  	    		imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2]);
 8001b76:	4b27      	ldr	r3, [pc, #156]	; (8001c14 <main+0x124>)
 8001b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	  sprintf(logBuf, "%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\r\n", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7fe fce4 	bl	8000548 <__aeabi_f2d>
 8001b80:	4682      	mov	sl, r0
 8001b82:	468b      	mov	fp, r1
			  	  	  	  	  	  	  	  	  	  	    		imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2]);
 8001b84:	4b23      	ldr	r3, [pc, #140]	; (8001c14 <main+0x124>)
 8001b86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	  sprintf(logBuf, "%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\r\n", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7fe fcdd 	bl	8000548 <__aeabi_f2d>
 8001b8e:	e9c7 0100 	strd	r0, r1, [r7]
			  	  	  	  	  	  	  	  	  	  	    		imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2]);
 8001b92:	4b20      	ldr	r3, [pc, #128]	; (8001c14 <main+0x124>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
	  sprintf(logBuf, "%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\r\n", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7fe fcd6 	bl	8000548 <__aeabi_f2d>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	f107 0010 	add.w	r0, r7, #16
 8001ba4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001ba8:	ed97 7b00 	vldr	d7, [r7]
 8001bac:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001bb0:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001bb4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001bb8:	e9cd 4500 	strd	r4, r5, [sp]
 8001bbc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bc0:	4917      	ldr	r1, [pc, #92]	; (8001c20 <main+0x130>)
 8001bc2:	f009 f89d 	bl	800ad00 <siprintf>

	  CDC_Transmit_FS((uint8_t *) logBuf, strlen(logBuf));
 8001bc6:	f107 0310 	add.w	r3, r7, #16
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7fe fb00 	bl	80001d0 <strlen>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	b29a      	uxth	r2, r3
 8001bd4:	f107 0310 	add.w	r3, r7, #16
 8001bd8:	4611      	mov	r1, r2
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f007 fef8 	bl	80099d0 <CDC_Transmit_FS>

	  LED_RGB_SetIntensity(100, 0, 0);
 8001be0:	2200      	movs	r2, #0
 8001be2:	2100      	movs	r1, #0
 8001be4:	2064      	movs	r0, #100	; 0x64
 8001be6:	f7ff ff5d 	bl	8001aa4 <LED_RGB_SetIntensity>
	  HAL_Delay(250);
 8001bea:	20fa      	movs	r0, #250	; 0xfa
 8001bec:	f000 fd9c 	bl	8002728 <HAL_Delay>

	  /* Read pressure sensor */
	  SPL06_Read(&bar);
 8001bf0:	480a      	ldr	r0, [pc, #40]	; (8001c1c <main+0x12c>)
 8001bf2:	f7ff fe3d 	bl	8001870 <SPL06_Read>

	  LED_RGB_SetIntensity(0, 0, 100);
 8001bf6:	2264      	movs	r2, #100	; 0x64
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	2000      	movs	r0, #0
 8001bfc:	f7ff ff52 	bl	8001aa4 <LED_RGB_SetIntensity>
	  HAL_Delay(250);
 8001c00:	20fa      	movs	r0, #250	; 0xfa
 8001c02:	f000 fd91 	bl	8002728 <HAL_Delay>
	  sprintf(logBuf, "%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\r\n", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
 8001c06:	e7a1      	b.n	8001b4c <main+0x5c>
 8001c08:	40020800 	.word	0x40020800
 8001c0c:	40020000 	.word	0x40020000
 8001c10:	20000498 	.word	0x20000498
 8001c14:	200003bc 	.word	0x200003bc
 8001c18:	20000440 	.word	0x20000440
 8001c1c:	20000550 	.word	0x20000550
 8001c20:	0800c358 	.word	0x0800c358

08001c24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b094      	sub	sp, #80	; 0x50
 8001c28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c2a:	f107 0320 	add.w	r3, r7, #32
 8001c2e:	2230      	movs	r2, #48	; 0x30
 8001c30:	2100      	movs	r1, #0
 8001c32:	4618      	mov	r0, r3
 8001c34:	f008 fb48 	bl	800a2c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c38:	f107 030c 	add.w	r3, r7, #12
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c48:	2300      	movs	r3, #0
 8001c4a:	60bb      	str	r3, [r7, #8]
 8001c4c:	4b28      	ldr	r3, [pc, #160]	; (8001cf0 <SystemClock_Config+0xcc>)
 8001c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c50:	4a27      	ldr	r2, [pc, #156]	; (8001cf0 <SystemClock_Config+0xcc>)
 8001c52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c56:	6413      	str	r3, [r2, #64]	; 0x40
 8001c58:	4b25      	ldr	r3, [pc, #148]	; (8001cf0 <SystemClock_Config+0xcc>)
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c60:	60bb      	str	r3, [r7, #8]
 8001c62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c64:	2300      	movs	r3, #0
 8001c66:	607b      	str	r3, [r7, #4]
 8001c68:	4b22      	ldr	r3, [pc, #136]	; (8001cf4 <SystemClock_Config+0xd0>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a21      	ldr	r2, [pc, #132]	; (8001cf4 <SystemClock_Config+0xd0>)
 8001c6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c72:	6013      	str	r3, [r2, #0]
 8001c74:	4b1f      	ldr	r3, [pc, #124]	; (8001cf4 <SystemClock_Config+0xd0>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c7c:	607b      	str	r3, [r7, #4]
 8001c7e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c80:	2301      	movs	r3, #1
 8001c82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c88:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c8e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c94:	2308      	movs	r3, #8
 8001c96:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001c98:	23a8      	movs	r3, #168	; 0xa8
 8001c9a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ca0:	2307      	movs	r3, #7
 8001ca2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ca4:	f107 0320 	add.w	r3, r7, #32
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f002 fd51 	bl	8004750 <HAL_RCC_OscConfig>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001cb4:	f000 fa40 	bl	8002138 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cb8:	230f      	movs	r3, #15
 8001cba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cc4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001cca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cd0:	f107 030c 	add.w	r3, r7, #12
 8001cd4:	2105      	movs	r1, #5
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f002 ffaa 	bl	8004c30 <HAL_RCC_ClockConfig>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001ce2:	f000 fa29 	bl	8002138 <Error_Handler>
  }
}
 8001ce6:	bf00      	nop
 8001ce8:	3750      	adds	r7, #80	; 0x50
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40007000 	.word	0x40007000

08001cf8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001cfc:	4b17      	ldr	r3, [pc, #92]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001cfe:	4a18      	ldr	r2, [pc, #96]	; (8001d60 <MX_SPI1_Init+0x68>)
 8001d00:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d02:	4b16      	ldr	r3, [pc, #88]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001d04:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d08:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d0a:	4b14      	ldr	r3, [pc, #80]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d10:	4b12      	ldr	r3, [pc, #72]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d16:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d1c:	4b0f      	ldr	r3, [pc, #60]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d22:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001d24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d28:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d2a:	4b0c      	ldr	r3, [pc, #48]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001d2c:	2218      	movs	r2, #24
 8001d2e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d30:	4b0a      	ldr	r3, [pc, #40]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d36:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d3c:	4b07      	ldr	r3, [pc, #28]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001d42:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001d44:	220a      	movs	r2, #10
 8001d46:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d48:	4804      	ldr	r0, [pc, #16]	; (8001d5c <MX_SPI1_Init+0x64>)
 8001d4a:	f003 f939 	bl	8004fc0 <HAL_SPI_Init>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001d54:	f000 f9f0 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d58:	bf00      	nop
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000498 	.word	0x20000498
 8001d60:	40013000 	.word	0x40013000

08001d64 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001d68:	4b17      	ldr	r3, [pc, #92]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001d6a:	4a18      	ldr	r2, [pc, #96]	; (8001dcc <MX_SPI3_Init+0x68>)
 8001d6c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001d6e:	4b16      	ldr	r3, [pc, #88]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001d70:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d74:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001d76:	4b14      	ldr	r3, [pc, #80]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d7c:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d82:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d88:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001d90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d94:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001d96:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001d98:	2210      	movs	r2, #16
 8001d9a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d9c:	4b0a      	ldr	r3, [pc, #40]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001da2:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001da8:	4b07      	ldr	r3, [pc, #28]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001dae:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001db0:	220a      	movs	r2, #10
 8001db2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001db4:	4804      	ldr	r0, [pc, #16]	; (8001dc8 <MX_SPI3_Init+0x64>)
 8001db6:	f003 f903 	bl	8004fc0 <HAL_SPI_Init>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001dc0:	f000 f9ba 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001dc4:	bf00      	nop
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20000440 	.word	0x20000440
 8001dcc:	40003c00 	.word	0x40003c00

08001dd0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08e      	sub	sp, #56	; 0x38
 8001dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dd6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]
 8001de0:	609a      	str	r2, [r3, #8]
 8001de2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de4:	f107 0320 	add.w	r3, r7, #32
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dee:	1d3b      	adds	r3, r7, #4
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	611a      	str	r2, [r3, #16]
 8001dfc:	615a      	str	r2, [r3, #20]
 8001dfe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e00:	4b32      	ldr	r3, [pc, #200]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001e02:	4a33      	ldr	r2, [pc, #204]	; (8001ed0 <MX_TIM3_Init+0x100>)
 8001e04:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 8001e06:	4b31      	ldr	r3, [pc, #196]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001e08:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001e0c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0e:	4b2f      	ldr	r3, [pc, #188]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8001e14:	4b2d      	ldr	r3, [pc, #180]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001e16:	2263      	movs	r2, #99	; 0x63
 8001e18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1a:	4b2c      	ldr	r3, [pc, #176]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e20:	4b2a      	ldr	r3, [pc, #168]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e26:	4829      	ldr	r0, [pc, #164]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001e28:	f004 f83a 	bl	8005ea0 <HAL_TIM_Base_Init>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001e32:	f000 f981 	bl	8002138 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e3a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e3c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e40:	4619      	mov	r1, r3
 8001e42:	4822      	ldr	r0, [pc, #136]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001e44:	f004 f990 	bl	8006168 <HAL_TIM_ConfigClockSource>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001e4e:	f000 f973 	bl	8002138 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e52:	481e      	ldr	r0, [pc, #120]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001e54:	f004 f84f 	bl	8005ef6 <HAL_TIM_PWM_Init>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001e5e:	f000 f96b 	bl	8002138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e62:	2300      	movs	r3, #0
 8001e64:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e66:	2300      	movs	r3, #0
 8001e68:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e6a:	f107 0320 	add.w	r3, r7, #32
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4816      	ldr	r0, [pc, #88]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001e72:	f004 fd41 	bl	80068f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001e7c:	f000 f95c 	bl	8002138 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e80:	2360      	movs	r3, #96	; 0x60
 8001e82:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e90:	1d3b      	adds	r3, r7, #4
 8001e92:	2200      	movs	r2, #0
 8001e94:	4619      	mov	r1, r3
 8001e96:	480d      	ldr	r0, [pc, #52]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001e98:	f004 f8a0 	bl	8005fdc <HAL_TIM_PWM_ConfigChannel>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001ea2:	f000 f949 	bl	8002138 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ea6:	1d3b      	adds	r3, r7, #4
 8001ea8:	2204      	movs	r2, #4
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4807      	ldr	r0, [pc, #28]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001eae:	f004 f895 	bl	8005fdc <HAL_TIM_PWM_ConfigChannel>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001eb8:	f000 f93e 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001ebc:	4803      	ldr	r0, [pc, #12]	; (8001ecc <MX_TIM3_Init+0xfc>)
 8001ebe:	f000 fa91 	bl	80023e4 <HAL_TIM_MspPostInit>

}
 8001ec2:	bf00      	nop
 8001ec4:	3738      	adds	r7, #56	; 0x38
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	20000400 	.word	0x20000400
 8001ed0:	40000400 	.word	0x40000400

08001ed4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b08e      	sub	sp, #56	; 0x38
 8001ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ede:	2200      	movs	r2, #0
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	605a      	str	r2, [r3, #4]
 8001ee4:	609a      	str	r2, [r3, #8]
 8001ee6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee8:	f107 0320 	add.w	r3, r7, #32
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ef2:	1d3b      	adds	r3, r7, #4
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	605a      	str	r2, [r3, #4]
 8001efa:	609a      	str	r2, [r3, #8]
 8001efc:	60da      	str	r2, [r3, #12]
 8001efe:	611a      	str	r2, [r3, #16]
 8001f00:	615a      	str	r2, [r3, #20]
 8001f02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f04:	4b2c      	ldr	r3, [pc, #176]	; (8001fb8 <MX_TIM4_Init+0xe4>)
 8001f06:	4a2d      	ldr	r2, [pc, #180]	; (8001fbc <MX_TIM4_Init+0xe8>)
 8001f08:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 8400-1;
 8001f0a:	4b2b      	ldr	r3, [pc, #172]	; (8001fb8 <MX_TIM4_Init+0xe4>)
 8001f0c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001f10:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f12:	4b29      	ldr	r3, [pc, #164]	; (8001fb8 <MX_TIM4_Init+0xe4>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8001f18:	4b27      	ldr	r3, [pc, #156]	; (8001fb8 <MX_TIM4_Init+0xe4>)
 8001f1a:	2263      	movs	r2, #99	; 0x63
 8001f1c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f1e:	4b26      	ldr	r3, [pc, #152]	; (8001fb8 <MX_TIM4_Init+0xe4>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f24:	4b24      	ldr	r3, [pc, #144]	; (8001fb8 <MX_TIM4_Init+0xe4>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f2a:	4823      	ldr	r0, [pc, #140]	; (8001fb8 <MX_TIM4_Init+0xe4>)
 8001f2c:	f003 ffb8 	bl	8005ea0 <HAL_TIM_Base_Init>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001f36:	f000 f8ff 	bl	8002138 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f3e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f40:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f44:	4619      	mov	r1, r3
 8001f46:	481c      	ldr	r0, [pc, #112]	; (8001fb8 <MX_TIM4_Init+0xe4>)
 8001f48:	f004 f90e 	bl	8006168 <HAL_TIM_ConfigClockSource>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001f52:	f000 f8f1 	bl	8002138 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001f56:	4818      	ldr	r0, [pc, #96]	; (8001fb8 <MX_TIM4_Init+0xe4>)
 8001f58:	f003 ffcd 	bl	8005ef6 <HAL_TIM_PWM_Init>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001f62:	f000 f8e9 	bl	8002138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f66:	2300      	movs	r3, #0
 8001f68:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f6e:	f107 0320 	add.w	r3, r7, #32
 8001f72:	4619      	mov	r1, r3
 8001f74:	4810      	ldr	r0, [pc, #64]	; (8001fb8 <MX_TIM4_Init+0xe4>)
 8001f76:	f004 fcbf 	bl	80068f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001f80:	f000 f8da 	bl	8002138 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f84:	2360      	movs	r3, #96	; 0x60
 8001f86:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f90:	2300      	movs	r3, #0
 8001f92:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f94:	1d3b      	adds	r3, r7, #4
 8001f96:	2200      	movs	r2, #0
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4807      	ldr	r0, [pc, #28]	; (8001fb8 <MX_TIM4_Init+0xe4>)
 8001f9c:	f004 f81e 	bl	8005fdc <HAL_TIM_PWM_ConfigChannel>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001fa6:	f000 f8c7 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001faa:	4803      	ldr	r0, [pc, #12]	; (8001fb8 <MX_TIM4_Init+0xe4>)
 8001fac:	f000 fa1a 	bl	80023e4 <HAL_TIM_MspPostInit>

}
 8001fb0:	bf00      	nop
 8001fb2:	3738      	adds	r7, #56	; 0x38
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	2000037c 	.word	0x2000037c
 8001fbc:	40000800 	.word	0x40000800

08001fc0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	607b      	str	r3, [r7, #4]
 8001fca:	4b10      	ldr	r3, [pc, #64]	; (800200c <MX_DMA_Init+0x4c>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fce:	4a0f      	ldr	r2, [pc, #60]	; (800200c <MX_DMA_Init+0x4c>)
 8001fd0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fd6:	4b0d      	ldr	r3, [pc, #52]	; (800200c <MX_DMA_Init+0x4c>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fde:	607b      	str	r3, [r7, #4]
 8001fe0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	2038      	movs	r0, #56	; 0x38
 8001fe8:	f000 fc9b 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001fec:	2038      	movs	r0, #56	; 0x38
 8001fee:	f000 fcb4 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	203b      	movs	r0, #59	; 0x3b
 8001ff8:	f000 fc93 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001ffc:	203b      	movs	r0, #59	; 0x3b
 8001ffe:	f000 fcac 	bl	800295a <HAL_NVIC_EnableIRQ>

}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40023800 	.word	0x40023800

08002010 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b08a      	sub	sp, #40	; 0x28
 8002014:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	605a      	str	r2, [r3, #4]
 8002020:	609a      	str	r2, [r3, #8]
 8002022:	60da      	str	r2, [r3, #12]
 8002024:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	613b      	str	r3, [r7, #16]
 800202a:	4b3f      	ldr	r3, [pc, #252]	; (8002128 <MX_GPIO_Init+0x118>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202e:	4a3e      	ldr	r2, [pc, #248]	; (8002128 <MX_GPIO_Init+0x118>)
 8002030:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002034:	6313      	str	r3, [r2, #48]	; 0x30
 8002036:	4b3c      	ldr	r3, [pc, #240]	; (8002128 <MX_GPIO_Init+0x118>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800203e:	613b      	str	r3, [r7, #16]
 8002040:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	4b38      	ldr	r3, [pc, #224]	; (8002128 <MX_GPIO_Init+0x118>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	4a37      	ldr	r2, [pc, #220]	; (8002128 <MX_GPIO_Init+0x118>)
 800204c:	f043 0304 	orr.w	r3, r3, #4
 8002050:	6313      	str	r3, [r2, #48]	; 0x30
 8002052:	4b35      	ldr	r3, [pc, #212]	; (8002128 <MX_GPIO_Init+0x118>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002056:	f003 0304 	and.w	r3, r3, #4
 800205a:	60fb      	str	r3, [r7, #12]
 800205c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	60bb      	str	r3, [r7, #8]
 8002062:	4b31      	ldr	r3, [pc, #196]	; (8002128 <MX_GPIO_Init+0x118>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002066:	4a30      	ldr	r2, [pc, #192]	; (8002128 <MX_GPIO_Init+0x118>)
 8002068:	f043 0301 	orr.w	r3, r3, #1
 800206c:	6313      	str	r3, [r2, #48]	; 0x30
 800206e:	4b2e      	ldr	r3, [pc, #184]	; (8002128 <MX_GPIO_Init+0x118>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002072:	f003 0301 	and.w	r3, r3, #1
 8002076:	60bb      	str	r3, [r7, #8]
 8002078:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	607b      	str	r3, [r7, #4]
 800207e:	4b2a      	ldr	r3, [pc, #168]	; (8002128 <MX_GPIO_Init+0x118>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	4a29      	ldr	r2, [pc, #164]	; (8002128 <MX_GPIO_Init+0x118>)
 8002084:	f043 0302 	orr.w	r3, r3, #2
 8002088:	6313      	str	r3, [r2, #48]	; 0x30
 800208a:	4b27      	ldr	r3, [pc, #156]	; (8002128 <MX_GPIO_Init+0x118>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	607b      	str	r3, [r7, #4]
 8002094:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_NCS_ACC_Pin|SPI3_NCS_Pin, GPIO_PIN_RESET);
 8002096:	2200      	movs	r2, #0
 8002098:	f248 0110 	movw	r1, #32784	; 0x8010
 800209c:	4823      	ldr	r0, [pc, #140]	; (800212c <MX_GPIO_Init+0x11c>)
 800209e:	f001 f9a1 	bl	80033e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_NCS_GYR_Pin|FLASH_NHOLD_Pin|FLASH_NWP_Pin, GPIO_PIN_RESET);
 80020a2:	2200      	movs	r2, #0
 80020a4:	21d0      	movs	r1, #208	; 0xd0
 80020a6:	4822      	ldr	r0, [pc, #136]	; (8002130 <MX_GPIO_Init+0x120>)
 80020a8:	f001 f99c 	bl	80033e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INT_ACC_Pin INT_GYR_Pin */
  GPIO_InitStruct.Pin = INT_ACC_Pin|INT_GYR_Pin;
 80020ac:	230c      	movs	r3, #12
 80020ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020b0:	4b20      	ldr	r3, [pc, #128]	; (8002134 <MX_GPIO_Init+0x124>)
 80020b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	4619      	mov	r1, r3
 80020be:	481c      	ldr	r0, [pc, #112]	; (8002130 <MX_GPIO_Init+0x120>)
 80020c0:	f000 fff6 	bl	80030b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_NCS_ACC_Pin SPI3_NCS_Pin */
  GPIO_InitStruct.Pin = SPI1_NCS_ACC_Pin|SPI3_NCS_Pin;
 80020c4:	f248 0310 	movw	r3, #32784	; 0x8010
 80020c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ca:	2301      	movs	r3, #1
 80020cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d2:	2300      	movs	r3, #0
 80020d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d6:	f107 0314 	add.w	r3, r7, #20
 80020da:	4619      	mov	r1, r3
 80020dc:	4813      	ldr	r0, [pc, #76]	; (800212c <MX_GPIO_Init+0x11c>)
 80020de:	f000 ffe7 	bl	80030b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_NCS_GYR_Pin FLASH_NHOLD_Pin FLASH_NWP_Pin */
  GPIO_InitStruct.Pin = SPI1_NCS_GYR_Pin|FLASH_NHOLD_Pin|FLASH_NWP_Pin;
 80020e2:	23d0      	movs	r3, #208	; 0xd0
 80020e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020e6:	2301      	movs	r3, #1
 80020e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ee:	2300      	movs	r3, #0
 80020f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020f2:	f107 0314 	add.w	r3, r7, #20
 80020f6:	4619      	mov	r1, r3
 80020f8:	480d      	ldr	r0, [pc, #52]	; (8002130 <MX_GPIO_Init+0x120>)
 80020fa:	f000 ffd9 	bl	80030b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80020fe:	2200      	movs	r2, #0
 8002100:	2100      	movs	r1, #0
 8002102:	2008      	movs	r0, #8
 8002104:	f000 fc0d 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002108:	2008      	movs	r0, #8
 800210a:	f000 fc26 	bl	800295a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800210e:	2200      	movs	r2, #0
 8002110:	2100      	movs	r1, #0
 8002112:	2009      	movs	r0, #9
 8002114:	f000 fc05 	bl	8002922 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002118:	2009      	movs	r0, #9
 800211a:	f000 fc1e 	bl	800295a <HAL_NVIC_EnableIRQ>

}
 800211e:	bf00      	nop
 8002120:	3728      	adds	r7, #40	; 0x28
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40023800 	.word	0x40023800
 800212c:	40020000 	.word	0x40020000
 8002130:	40020800 	.word	0x40020800
 8002134:	10110000 	.word	0x10110000

08002138 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800213c:	bf00      	nop
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
	...

08002148 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	607b      	str	r3, [r7, #4]
 8002152:	4b10      	ldr	r3, [pc, #64]	; (8002194 <HAL_MspInit+0x4c>)
 8002154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002156:	4a0f      	ldr	r2, [pc, #60]	; (8002194 <HAL_MspInit+0x4c>)
 8002158:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800215c:	6453      	str	r3, [r2, #68]	; 0x44
 800215e:	4b0d      	ldr	r3, [pc, #52]	; (8002194 <HAL_MspInit+0x4c>)
 8002160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002162:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002166:	607b      	str	r3, [r7, #4]
 8002168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	603b      	str	r3, [r7, #0]
 800216e:	4b09      	ldr	r3, [pc, #36]	; (8002194 <HAL_MspInit+0x4c>)
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	4a08      	ldr	r2, [pc, #32]	; (8002194 <HAL_MspInit+0x4c>)
 8002174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002178:	6413      	str	r3, [r2, #64]	; 0x40
 800217a:	4b06      	ldr	r3, [pc, #24]	; (8002194 <HAL_MspInit+0x4c>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002182:	603b      	str	r3, [r7, #0]
 8002184:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40023800 	.word	0x40023800

08002198 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08c      	sub	sp, #48	; 0x30
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a0:	f107 031c 	add.w	r3, r7, #28
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	60da      	str	r2, [r3, #12]
 80021ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a66      	ldr	r2, [pc, #408]	; (8002350 <HAL_SPI_MspInit+0x1b8>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	f040 8093 	bne.w	80022e2 <HAL_SPI_MspInit+0x14a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021bc:	2300      	movs	r3, #0
 80021be:	61bb      	str	r3, [r7, #24]
 80021c0:	4b64      	ldr	r3, [pc, #400]	; (8002354 <HAL_SPI_MspInit+0x1bc>)
 80021c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c4:	4a63      	ldr	r2, [pc, #396]	; (8002354 <HAL_SPI_MspInit+0x1bc>)
 80021c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021ca:	6453      	str	r3, [r2, #68]	; 0x44
 80021cc:	4b61      	ldr	r3, [pc, #388]	; (8002354 <HAL_SPI_MspInit+0x1bc>)
 80021ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021d4:	61bb      	str	r3, [r7, #24]
 80021d6:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]
 80021dc:	4b5d      	ldr	r3, [pc, #372]	; (8002354 <HAL_SPI_MspInit+0x1bc>)
 80021de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e0:	4a5c      	ldr	r2, [pc, #368]	; (8002354 <HAL_SPI_MspInit+0x1bc>)
 80021e2:	f043 0301 	orr.w	r3, r3, #1
 80021e6:	6313      	str	r3, [r2, #48]	; 0x30
 80021e8:	4b5a      	ldr	r3, [pc, #360]	; (8002354 <HAL_SPI_MspInit+0x1bc>)
 80021ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ec:	f003 0301 	and.w	r3, r3, #1
 80021f0:	617b      	str	r3, [r7, #20]
 80021f2:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80021f4:	23e0      	movs	r3, #224	; 0xe0
 80021f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f8:	2302      	movs	r3, #2
 80021fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002200:	2303      	movs	r3, #3
 8002202:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002204:	2305      	movs	r3, #5
 8002206:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002208:	f107 031c 	add.w	r3, r7, #28
 800220c:	4619      	mov	r1, r3
 800220e:	4852      	ldr	r0, [pc, #328]	; (8002358 <HAL_SPI_MspInit+0x1c0>)
 8002210:	f000 ff4e 	bl	80030b0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002214:	4b51      	ldr	r3, [pc, #324]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 8002216:	4a52      	ldr	r2, [pc, #328]	; (8002360 <HAL_SPI_MspInit+0x1c8>)
 8002218:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800221a:	4b50      	ldr	r3, [pc, #320]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 800221c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002220:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002222:	4b4e      	ldr	r3, [pc, #312]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 8002224:	2200      	movs	r2, #0
 8002226:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002228:	4b4c      	ldr	r3, [pc, #304]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 800222a:	2200      	movs	r2, #0
 800222c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800222e:	4b4b      	ldr	r3, [pc, #300]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 8002230:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002234:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002236:	4b49      	ldr	r3, [pc, #292]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 8002238:	2200      	movs	r2, #0
 800223a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800223c:	4b47      	ldr	r3, [pc, #284]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 800223e:	2200      	movs	r2, #0
 8002240:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002242:	4b46      	ldr	r3, [pc, #280]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 8002244:	2200      	movs	r2, #0
 8002246:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002248:	4b44      	ldr	r3, [pc, #272]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 800224a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800224e:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002250:	4b42      	ldr	r3, [pc, #264]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 8002252:	2200      	movs	r2, #0
 8002254:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002256:	4841      	ldr	r0, [pc, #260]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 8002258:	f000 fb9a 	bl	8002990 <HAL_DMA_Init>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8002262:	f7ff ff69 	bl	8002138 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a3c      	ldr	r2, [pc, #240]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 800226a:	64da      	str	r2, [r3, #76]	; 0x4c
 800226c:	4a3b      	ldr	r2, [pc, #236]	; (800235c <HAL_SPI_MspInit+0x1c4>)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002272:	4b3c      	ldr	r3, [pc, #240]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 8002274:	4a3c      	ldr	r2, [pc, #240]	; (8002368 <HAL_SPI_MspInit+0x1d0>)
 8002276:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002278:	4b3a      	ldr	r3, [pc, #232]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 800227a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800227e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002280:	4b38      	ldr	r3, [pc, #224]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 8002282:	2240      	movs	r2, #64	; 0x40
 8002284:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002286:	4b37      	ldr	r3, [pc, #220]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 8002288:	2200      	movs	r2, #0
 800228a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800228c:	4b35      	ldr	r3, [pc, #212]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 800228e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002292:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002294:	4b33      	ldr	r3, [pc, #204]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 8002296:	2200      	movs	r2, #0
 8002298:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800229a:	4b32      	ldr	r3, [pc, #200]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 800229c:	2200      	movs	r2, #0
 800229e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80022a0:	4b30      	ldr	r3, [pc, #192]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80022a6:	4b2f      	ldr	r3, [pc, #188]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 80022a8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022ac:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022ae:	4b2d      	ldr	r3, [pc, #180]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80022b4:	482b      	ldr	r0, [pc, #172]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 80022b6:	f000 fb6b 	bl	8002990 <HAL_DMA_Init>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 80022c0:	f7ff ff3a 	bl	8002138 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a27      	ldr	r2, [pc, #156]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 80022c8:	649a      	str	r2, [r3, #72]	; 0x48
 80022ca:	4a26      	ldr	r2, [pc, #152]	; (8002364 <HAL_SPI_MspInit+0x1cc>)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80022d0:	2200      	movs	r2, #0
 80022d2:	2100      	movs	r1, #0
 80022d4:	2023      	movs	r0, #35	; 0x23
 80022d6:	f000 fb24 	bl	8002922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80022da:	2023      	movs	r0, #35	; 0x23
 80022dc:	f000 fb3d 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80022e0:	e031      	b.n	8002346 <HAL_SPI_MspInit+0x1ae>
  else if(hspi->Instance==SPI3)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a21      	ldr	r2, [pc, #132]	; (800236c <HAL_SPI_MspInit+0x1d4>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d12c      	bne.n	8002346 <HAL_SPI_MspInit+0x1ae>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80022ec:	2300      	movs	r3, #0
 80022ee:	613b      	str	r3, [r7, #16]
 80022f0:	4b18      	ldr	r3, [pc, #96]	; (8002354 <HAL_SPI_MspInit+0x1bc>)
 80022f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f4:	4a17      	ldr	r2, [pc, #92]	; (8002354 <HAL_SPI_MspInit+0x1bc>)
 80022f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022fa:	6413      	str	r3, [r2, #64]	; 0x40
 80022fc:	4b15      	ldr	r3, [pc, #84]	; (8002354 <HAL_SPI_MspInit+0x1bc>)
 80022fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002300:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002304:	613b      	str	r3, [r7, #16]
 8002306:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002308:	2300      	movs	r3, #0
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	4b11      	ldr	r3, [pc, #68]	; (8002354 <HAL_SPI_MspInit+0x1bc>)
 800230e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002310:	4a10      	ldr	r2, [pc, #64]	; (8002354 <HAL_SPI_MspInit+0x1bc>)
 8002312:	f043 0304 	orr.w	r3, r3, #4
 8002316:	6313      	str	r3, [r2, #48]	; 0x30
 8002318:	4b0e      	ldr	r3, [pc, #56]	; (8002354 <HAL_SPI_MspInit+0x1bc>)
 800231a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231c:	f003 0304 	and.w	r3, r3, #4
 8002320:	60fb      	str	r3, [r7, #12]
 8002322:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002324:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002328:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232a:	2302      	movs	r3, #2
 800232c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232e:	2300      	movs	r3, #0
 8002330:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002332:	2303      	movs	r3, #3
 8002334:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002336:	2306      	movs	r3, #6
 8002338:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800233a:	f107 031c 	add.w	r3, r7, #28
 800233e:	4619      	mov	r1, r3
 8002340:	480b      	ldr	r0, [pc, #44]	; (8002370 <HAL_SPI_MspInit+0x1d8>)
 8002342:	f000 feb5 	bl	80030b0 <HAL_GPIO_Init>
}
 8002346:	bf00      	nop
 8002348:	3730      	adds	r7, #48	; 0x30
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40013000 	.word	0x40013000
 8002354:	40023800 	.word	0x40023800
 8002358:	40020000 	.word	0x40020000
 800235c:	200004f0 	.word	0x200004f0
 8002360:	40026410 	.word	0x40026410
 8002364:	2000057c 	.word	0x2000057c
 8002368:	40026458 	.word	0x40026458
 800236c:	40003c00 	.word	0x40003c00
 8002370:	40020800 	.word	0x40020800

08002374 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a15      	ldr	r2, [pc, #84]	; (80023d8 <HAL_TIM_Base_MspInit+0x64>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d10e      	bne.n	80023a4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	4b14      	ldr	r3, [pc, #80]	; (80023dc <HAL_TIM_Base_MspInit+0x68>)
 800238c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238e:	4a13      	ldr	r2, [pc, #76]	; (80023dc <HAL_TIM_Base_MspInit+0x68>)
 8002390:	f043 0302 	orr.w	r3, r3, #2
 8002394:	6413      	str	r3, [r2, #64]	; 0x40
 8002396:	4b11      	ldr	r3, [pc, #68]	; (80023dc <HAL_TIM_Base_MspInit+0x68>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80023a2:	e012      	b.n	80023ca <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a0d      	ldr	r2, [pc, #52]	; (80023e0 <HAL_TIM_Base_MspInit+0x6c>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d10d      	bne.n	80023ca <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023ae:	2300      	movs	r3, #0
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	4b0a      	ldr	r3, [pc, #40]	; (80023dc <HAL_TIM_Base_MspInit+0x68>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	4a09      	ldr	r2, [pc, #36]	; (80023dc <HAL_TIM_Base_MspInit+0x68>)
 80023b8:	f043 0304 	orr.w	r3, r3, #4
 80023bc:	6413      	str	r3, [r2, #64]	; 0x40
 80023be:	4b07      	ldr	r3, [pc, #28]	; (80023dc <HAL_TIM_Base_MspInit+0x68>)
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	f003 0304 	and.w	r3, r3, #4
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	68bb      	ldr	r3, [r7, #8]
}
 80023ca:	bf00      	nop
 80023cc:	3714      	adds	r7, #20
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	40000400 	.word	0x40000400
 80023dc:	40023800 	.word	0x40023800
 80023e0:	40000800 	.word	0x40000800

080023e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b08a      	sub	sp, #40	; 0x28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ec:	f107 0314 	add.w	r3, r7, #20
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	605a      	str	r2, [r3, #4]
 80023f6:	609a      	str	r2, [r3, #8]
 80023f8:	60da      	str	r2, [r3, #12]
 80023fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a24      	ldr	r2, [pc, #144]	; (8002494 <HAL_TIM_MspPostInit+0xb0>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d11e      	bne.n	8002444 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002406:	2300      	movs	r3, #0
 8002408:	613b      	str	r3, [r7, #16]
 800240a:	4b23      	ldr	r3, [pc, #140]	; (8002498 <HAL_TIM_MspPostInit+0xb4>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240e:	4a22      	ldr	r2, [pc, #136]	; (8002498 <HAL_TIM_MspPostInit+0xb4>)
 8002410:	f043 0302 	orr.w	r3, r3, #2
 8002414:	6313      	str	r3, [r2, #48]	; 0x30
 8002416:	4b20      	ldr	r3, [pc, #128]	; (8002498 <HAL_TIM_MspPostInit+0xb4>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin;
 8002422:	2330      	movs	r3, #48	; 0x30
 8002424:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002426:	2302      	movs	r3, #2
 8002428:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242a:	2300      	movs	r3, #0
 800242c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242e:	2300      	movs	r3, #0
 8002430:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002432:	2302      	movs	r3, #2
 8002434:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002436:	f107 0314 	add.w	r3, r7, #20
 800243a:	4619      	mov	r1, r3
 800243c:	4817      	ldr	r0, [pc, #92]	; (800249c <HAL_TIM_MspPostInit+0xb8>)
 800243e:	f000 fe37 	bl	80030b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002442:	e022      	b.n	800248a <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM4)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a15      	ldr	r2, [pc, #84]	; (80024a0 <HAL_TIM_MspPostInit+0xbc>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d11d      	bne.n	800248a <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	4b11      	ldr	r3, [pc, #68]	; (8002498 <HAL_TIM_MspPostInit+0xb4>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	4a10      	ldr	r2, [pc, #64]	; (8002498 <HAL_TIM_MspPostInit+0xb4>)
 8002458:	f043 0302 	orr.w	r3, r3, #2
 800245c:	6313      	str	r3, [r2, #48]	; 0x30
 800245e:	4b0e      	ldr	r3, [pc, #56]	; (8002498 <HAL_TIM_MspPostInit+0xb4>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	60fb      	str	r3, [r7, #12]
 8002468:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_BLUE_Pin;
 800246a:	2340      	movs	r3, #64	; 0x40
 800246c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246e:	2302      	movs	r3, #2
 8002470:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002472:	2300      	movs	r3, #0
 8002474:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002476:	2300      	movs	r3, #0
 8002478:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800247a:	2302      	movs	r3, #2
 800247c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 800247e:	f107 0314 	add.w	r3, r7, #20
 8002482:	4619      	mov	r1, r3
 8002484:	4805      	ldr	r0, [pc, #20]	; (800249c <HAL_TIM_MspPostInit+0xb8>)
 8002486:	f000 fe13 	bl	80030b0 <HAL_GPIO_Init>
}
 800248a:	bf00      	nop
 800248c:	3728      	adds	r7, #40	; 0x28
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	40000400 	.word	0x40000400
 8002498:	40023800 	.word	0x40023800
 800249c:	40020400 	.word	0x40020400
 80024a0:	40000800 	.word	0x40000800

080024a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80024a8:	bf00      	nop
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr

080024b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024b2:	b480      	push	{r7}
 80024b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024b6:	e7fe      	b.n	80024b6 <HardFault_Handler+0x4>

080024b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024bc:	e7fe      	b.n	80024bc <MemManage_Handler+0x4>

080024be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024be:	b480      	push	{r7}
 80024c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024c2:	e7fe      	b.n	80024c2 <BusFault_Handler+0x4>

080024c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024c8:	e7fe      	b.n	80024c8 <UsageFault_Handler+0x4>

080024ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024ca:	b480      	push	{r7}
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr

080024e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024e6:	b480      	push	{r7}
 80024e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024ea:	bf00      	nop
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024f8:	f000 f8f6 	bl	80026e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024fc:	bf00      	nop
 80024fe:	bd80      	pop	{r7, pc}

08002500 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002504:	2004      	movs	r0, #4
 8002506:	f000 ff87 	bl	8003418 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}

0800250e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002512:	2008      	movs	r0, #8
 8002514:	f000 ff80 	bl	8003418 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002518:	bf00      	nop
 800251a:	bd80      	pop	{r7, pc}

0800251c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002520:	4802      	ldr	r0, [pc, #8]	; (800252c <SPI1_IRQHandler+0x10>)
 8002522:	f003 f989 	bl	8005838 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20000498 	.word	0x20000498

08002530 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002534:	4802      	ldr	r0, [pc, #8]	; (8002540 <DMA2_Stream0_IRQHandler+0x10>)
 8002536:	f000 fb53 	bl	8002be0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	200004f0 	.word	0x200004f0

08002544 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002548:	4802      	ldr	r0, [pc, #8]	; (8002554 <DMA2_Stream3_IRQHandler+0x10>)
 800254a:	f000 fb49 	bl	8002be0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	2000057c 	.word	0x2000057c

08002558 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800255c:	4802      	ldr	r0, [pc, #8]	; (8002568 <OTG_FS_IRQHandler+0x10>)
 800255e:	f001 f8c3 	bl	80036e8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	20001ab0 	.word	0x20001ab0

0800256c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002574:	4b11      	ldr	r3, [pc, #68]	; (80025bc <_sbrk+0x50>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d102      	bne.n	8002582 <_sbrk+0x16>
		heap_end = &end;
 800257c:	4b0f      	ldr	r3, [pc, #60]	; (80025bc <_sbrk+0x50>)
 800257e:	4a10      	ldr	r2, [pc, #64]	; (80025c0 <_sbrk+0x54>)
 8002580:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002582:	4b0e      	ldr	r3, [pc, #56]	; (80025bc <_sbrk+0x50>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002588:	4b0c      	ldr	r3, [pc, #48]	; (80025bc <_sbrk+0x50>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4413      	add	r3, r2
 8002590:	466a      	mov	r2, sp
 8002592:	4293      	cmp	r3, r2
 8002594:	d907      	bls.n	80025a6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002596:	f007 fe5d 	bl	800a254 <__errno>
 800259a:	4602      	mov	r2, r0
 800259c:	230c      	movs	r3, #12
 800259e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80025a0:	f04f 33ff 	mov.w	r3, #4294967295
 80025a4:	e006      	b.n	80025b4 <_sbrk+0x48>
	}

	heap_end += incr;
 80025a6:	4b05      	ldr	r3, [pc, #20]	; (80025bc <_sbrk+0x50>)
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4413      	add	r3, r2
 80025ae:	4a03      	ldr	r2, [pc, #12]	; (80025bc <_sbrk+0x50>)
 80025b0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80025b2:	68fb      	ldr	r3, [r7, #12]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	2000036c 	.word	0x2000036c
 80025c0:	20001ec0 	.word	0x20001ec0

080025c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025c8:	4b08      	ldr	r3, [pc, #32]	; (80025ec <SystemInit+0x28>)
 80025ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ce:	4a07      	ldr	r2, [pc, #28]	; (80025ec <SystemInit+0x28>)
 80025d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80025d8:	4b04      	ldr	r3, [pc, #16]	; (80025ec <SystemInit+0x28>)
 80025da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025de:	609a      	str	r2, [r3, #8]
#endif
}
 80025e0:	bf00      	nop
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002628 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80025f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80025f6:	e003      	b.n	8002600 <LoopCopyDataInit>

080025f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80025f8:	4b0c      	ldr	r3, [pc, #48]	; (800262c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80025fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80025fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80025fe:	3104      	adds	r1, #4

08002600 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002600:	480b      	ldr	r0, [pc, #44]	; (8002630 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002602:	4b0c      	ldr	r3, [pc, #48]	; (8002634 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002604:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002606:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002608:	d3f6      	bcc.n	80025f8 <CopyDataInit>
  ldr  r2, =_sbss
 800260a:	4a0b      	ldr	r2, [pc, #44]	; (8002638 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800260c:	e002      	b.n	8002614 <LoopFillZerobss>

0800260e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800260e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002610:	f842 3b04 	str.w	r3, [r2], #4

08002614 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002614:	4b09      	ldr	r3, [pc, #36]	; (800263c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002616:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002618:	d3f9      	bcc.n	800260e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800261a:	f7ff ffd3 	bl	80025c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800261e:	f007 fe1f 	bl	800a260 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002622:	f7ff fa65 	bl	8001af0 <main>
  bx  lr    
 8002626:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002628:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800262c:	0800c648 	.word	0x0800c648
  ldr  r0, =_sdata
 8002630:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002634:	20000350 	.word	0x20000350
  ldr  r2, =_sbss
 8002638:	20000350 	.word	0x20000350
  ldr  r3, = _ebss
 800263c:	20001ebc 	.word	0x20001ebc

08002640 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002640:	e7fe      	b.n	8002640 <ADC_IRQHandler>
	...

08002644 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002648:	4b0e      	ldr	r3, [pc, #56]	; (8002684 <HAL_Init+0x40>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a0d      	ldr	r2, [pc, #52]	; (8002684 <HAL_Init+0x40>)
 800264e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002652:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002654:	4b0b      	ldr	r3, [pc, #44]	; (8002684 <HAL_Init+0x40>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a0a      	ldr	r2, [pc, #40]	; (8002684 <HAL_Init+0x40>)
 800265a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800265e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002660:	4b08      	ldr	r3, [pc, #32]	; (8002684 <HAL_Init+0x40>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a07      	ldr	r2, [pc, #28]	; (8002684 <HAL_Init+0x40>)
 8002666:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800266a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800266c:	2003      	movs	r0, #3
 800266e:	f000 f94d 	bl	800290c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002672:	2000      	movs	r0, #0
 8002674:	f000 f808 	bl	8002688 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002678:	f7ff fd66 	bl	8002148 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40023c00 	.word	0x40023c00

08002688 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002690:	4b12      	ldr	r3, [pc, #72]	; (80026dc <HAL_InitTick+0x54>)
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	4b12      	ldr	r3, [pc, #72]	; (80026e0 <HAL_InitTick+0x58>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	4619      	mov	r1, r3
 800269a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800269e:	fbb3 f3f1 	udiv	r3, r3, r1
 80026a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a6:	4618      	mov	r0, r3
 80026a8:	f000 f965 	bl	8002976 <HAL_SYSTICK_Config>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e00e      	b.n	80026d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2b0f      	cmp	r3, #15
 80026ba:	d80a      	bhi.n	80026d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026bc:	2200      	movs	r2, #0
 80026be:	6879      	ldr	r1, [r7, #4]
 80026c0:	f04f 30ff 	mov.w	r0, #4294967295
 80026c4:	f000 f92d 	bl	8002922 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026c8:	4a06      	ldr	r2, [pc, #24]	; (80026e4 <HAL_InitTick+0x5c>)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ce:	2300      	movs	r3, #0
 80026d0:	e000      	b.n	80026d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	20000000 	.word	0x20000000
 80026e0:	20000008 	.word	0x20000008
 80026e4:	20000004 	.word	0x20000004

080026e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026ec:	4b06      	ldr	r3, [pc, #24]	; (8002708 <HAL_IncTick+0x20>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	461a      	mov	r2, r3
 80026f2:	4b06      	ldr	r3, [pc, #24]	; (800270c <HAL_IncTick+0x24>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4413      	add	r3, r2
 80026f8:	4a04      	ldr	r2, [pc, #16]	; (800270c <HAL_IncTick+0x24>)
 80026fa:	6013      	str	r3, [r2, #0]
}
 80026fc:	bf00      	nop
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	20000008 	.word	0x20000008
 800270c:	200005dc 	.word	0x200005dc

08002710 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  return uwTick;
 8002714:	4b03      	ldr	r3, [pc, #12]	; (8002724 <HAL_GetTick+0x14>)
 8002716:	681b      	ldr	r3, [r3, #0]
}
 8002718:	4618      	mov	r0, r3
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	200005dc 	.word	0x200005dc

08002728 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002730:	f7ff ffee 	bl	8002710 <HAL_GetTick>
 8002734:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002740:	d005      	beq.n	800274e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002742:	4b09      	ldr	r3, [pc, #36]	; (8002768 <HAL_Delay+0x40>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	461a      	mov	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	4413      	add	r3, r2
 800274c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800274e:	bf00      	nop
 8002750:	f7ff ffde 	bl	8002710 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	429a      	cmp	r2, r3
 800275e:	d8f7      	bhi.n	8002750 <HAL_Delay+0x28>
  {
  }
}
 8002760:	bf00      	nop
 8002762:	3710      	adds	r7, #16
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	20000008 	.word	0x20000008

0800276c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800277c:	4b0c      	ldr	r3, [pc, #48]	; (80027b0 <__NVIC_SetPriorityGrouping+0x44>)
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002782:	68ba      	ldr	r2, [r7, #8]
 8002784:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002788:	4013      	ands	r3, r2
 800278a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002794:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800279c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800279e:	4a04      	ldr	r2, [pc, #16]	; (80027b0 <__NVIC_SetPriorityGrouping+0x44>)
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	60d3      	str	r3, [r2, #12]
}
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027b8:	4b04      	ldr	r3, [pc, #16]	; (80027cc <__NVIC_GetPriorityGrouping+0x18>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	0a1b      	lsrs	r3, r3, #8
 80027be:	f003 0307 	and.w	r3, r3, #7
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	e000ed00 	.word	0xe000ed00

080027d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4603      	mov	r3, r0
 80027d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	db0b      	blt.n	80027fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	f003 021f 	and.w	r2, r3, #31
 80027e8:	4907      	ldr	r1, [pc, #28]	; (8002808 <__NVIC_EnableIRQ+0x38>)
 80027ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	2001      	movs	r0, #1
 80027f2:	fa00 f202 	lsl.w	r2, r0, r2
 80027f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	e000e100 	.word	0xe000e100

0800280c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	6039      	str	r1, [r7, #0]
 8002816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281c:	2b00      	cmp	r3, #0
 800281e:	db0a      	blt.n	8002836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	b2da      	uxtb	r2, r3
 8002824:	490c      	ldr	r1, [pc, #48]	; (8002858 <__NVIC_SetPriority+0x4c>)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	0112      	lsls	r2, r2, #4
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	440b      	add	r3, r1
 8002830:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002834:	e00a      	b.n	800284c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	b2da      	uxtb	r2, r3
 800283a:	4908      	ldr	r1, [pc, #32]	; (800285c <__NVIC_SetPriority+0x50>)
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	f003 030f 	and.w	r3, r3, #15
 8002842:	3b04      	subs	r3, #4
 8002844:	0112      	lsls	r2, r2, #4
 8002846:	b2d2      	uxtb	r2, r2
 8002848:	440b      	add	r3, r1
 800284a:	761a      	strb	r2, [r3, #24]
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	e000e100 	.word	0xe000e100
 800285c:	e000ed00 	.word	0xe000ed00

08002860 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002860:	b480      	push	{r7}
 8002862:	b089      	sub	sp, #36	; 0x24
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f1c3 0307 	rsb	r3, r3, #7
 800287a:	2b04      	cmp	r3, #4
 800287c:	bf28      	it	cs
 800287e:	2304      	movcs	r3, #4
 8002880:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	3304      	adds	r3, #4
 8002886:	2b06      	cmp	r3, #6
 8002888:	d902      	bls.n	8002890 <NVIC_EncodePriority+0x30>
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	3b03      	subs	r3, #3
 800288e:	e000      	b.n	8002892 <NVIC_EncodePriority+0x32>
 8002890:	2300      	movs	r3, #0
 8002892:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002894:	f04f 32ff 	mov.w	r2, #4294967295
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43da      	mvns	r2, r3
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	401a      	ands	r2, r3
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028a8:	f04f 31ff 	mov.w	r1, #4294967295
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	fa01 f303 	lsl.w	r3, r1, r3
 80028b2:	43d9      	mvns	r1, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b8:	4313      	orrs	r3, r2
         );
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3724      	adds	r7, #36	; 0x24
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
	...

080028c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028d8:	d301      	bcc.n	80028de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028da:	2301      	movs	r3, #1
 80028dc:	e00f      	b.n	80028fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028de:	4a0a      	ldr	r2, [pc, #40]	; (8002908 <SysTick_Config+0x40>)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028e6:	210f      	movs	r1, #15
 80028e8:	f04f 30ff 	mov.w	r0, #4294967295
 80028ec:	f7ff ff8e 	bl	800280c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028f0:	4b05      	ldr	r3, [pc, #20]	; (8002908 <SysTick_Config+0x40>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028f6:	4b04      	ldr	r3, [pc, #16]	; (8002908 <SysTick_Config+0x40>)
 80028f8:	2207      	movs	r2, #7
 80028fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	e000e010 	.word	0xe000e010

0800290c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f7ff ff29 	bl	800276c <__NVIC_SetPriorityGrouping>
}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002922:	b580      	push	{r7, lr}
 8002924:	b086      	sub	sp, #24
 8002926:	af00      	add	r7, sp, #0
 8002928:	4603      	mov	r3, r0
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	607a      	str	r2, [r7, #4]
 800292e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002930:	2300      	movs	r3, #0
 8002932:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002934:	f7ff ff3e 	bl	80027b4 <__NVIC_GetPriorityGrouping>
 8002938:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	68b9      	ldr	r1, [r7, #8]
 800293e:	6978      	ldr	r0, [r7, #20]
 8002940:	f7ff ff8e 	bl	8002860 <NVIC_EncodePriority>
 8002944:	4602      	mov	r2, r0
 8002946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800294a:	4611      	mov	r1, r2
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff5d 	bl	800280c <__NVIC_SetPriority>
}
 8002952:	bf00      	nop
 8002954:	3718      	adds	r7, #24
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	4603      	mov	r3, r0
 8002962:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff ff31 	bl	80027d0 <__NVIC_EnableIRQ>
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b082      	sub	sp, #8
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7ff ffa2 	bl	80028c8 <SysTick_Config>
 8002984:	4603      	mov	r3, r0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800299c:	f7ff feb8 	bl	8002710 <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e099      	b.n	8002ae0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2202      	movs	r2, #2
 80029b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f022 0201 	bic.w	r2, r2, #1
 80029ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029cc:	e00f      	b.n	80029ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029ce:	f7ff fe9f 	bl	8002710 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b05      	cmp	r3, #5
 80029da:	d908      	bls.n	80029ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2220      	movs	r2, #32
 80029e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2203      	movs	r2, #3
 80029e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e078      	b.n	8002ae0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0301 	and.w	r3, r3, #1
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1e8      	bne.n	80029ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a04:	697a      	ldr	r2, [r7, #20]
 8002a06:	4b38      	ldr	r3, [pc, #224]	; (8002ae8 <HAL_DMA_Init+0x158>)
 8002a08:	4013      	ands	r3, r2
 8002a0a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685a      	ldr	r2, [r3, #4]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	691b      	ldr	r3, [r3, #16]
 8002a20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a1b      	ldr	r3, [r3, #32]
 8002a38:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a3a:	697a      	ldr	r2, [r7, #20]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d107      	bne.n	8002a58 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a50:	4313      	orrs	r3, r2
 8002a52:	697a      	ldr	r2, [r7, #20]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	f023 0307 	bic.w	r3, r3, #7
 8002a6e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7e:	2b04      	cmp	r3, #4
 8002a80:	d117      	bne.n	8002ab2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d00e      	beq.n	8002ab2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 fa91 	bl	8002fbc <DMA_CheckFifoParam>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d008      	beq.n	8002ab2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2240      	movs	r2, #64	; 0x40
 8002aa4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e016      	b.n	8002ae0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 fa48 	bl	8002f50 <DMA_CalcBaseAndBitshift>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ac8:	223f      	movs	r2, #63	; 0x3f
 8002aca:	409a      	lsls	r2, r3
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3718      	adds	r7, #24
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	f010803f 	.word	0xf010803f

08002aec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	607a      	str	r2, [r7, #4]
 8002af8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002afa:	2300      	movs	r3, #0
 8002afc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b02:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d101      	bne.n	8002b12 <HAL_DMA_Start_IT+0x26>
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e040      	b.n	8002b94 <HAL_DMA_Start_IT+0xa8>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d12f      	bne.n	8002b86 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2202      	movs	r2, #2
 8002b2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2200      	movs	r2, #0
 8002b32:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	68b9      	ldr	r1, [r7, #8]
 8002b3a:	68f8      	ldr	r0, [r7, #12]
 8002b3c:	f000 f9da 	bl	8002ef4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b44:	223f      	movs	r2, #63	; 0x3f
 8002b46:	409a      	lsls	r2, r3
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f042 0216 	orr.w	r2, r2, #22
 8002b5a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d007      	beq.n	8002b74 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f042 0208 	orr.w	r2, r2, #8
 8002b72:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f042 0201 	orr.w	r2, r2, #1
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	e005      	b.n	8002b92 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002b92:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3718      	adds	r7, #24
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d004      	beq.n	8002bba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2280      	movs	r2, #128	; 0x80
 8002bb4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e00c      	b.n	8002bd4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2205      	movs	r2, #5
 8002bbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 0201 	bic.w	r2, r2, #1
 8002bd0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002be8:	2300      	movs	r3, #0
 8002bea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002bec:	4b92      	ldr	r3, [pc, #584]	; (8002e38 <HAL_DMA_IRQHandler+0x258>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a92      	ldr	r2, [pc, #584]	; (8002e3c <HAL_DMA_IRQHandler+0x25c>)
 8002bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf6:	0a9b      	lsrs	r3, r3, #10
 8002bf8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bfe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c0a:	2208      	movs	r2, #8
 8002c0c:	409a      	lsls	r2, r3
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	4013      	ands	r3, r2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d01a      	beq.n	8002c4c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0304 	and.w	r3, r3, #4
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d013      	beq.n	8002c4c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f022 0204 	bic.w	r2, r2, #4
 8002c32:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c38:	2208      	movs	r2, #8
 8002c3a:	409a      	lsls	r2, r3
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c44:	f043 0201 	orr.w	r2, r3, #1
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c50:	2201      	movs	r2, #1
 8002c52:	409a      	lsls	r2, r3
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4013      	ands	r3, r2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d012      	beq.n	8002c82 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00b      	beq.n	8002c82 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c6e:	2201      	movs	r2, #1
 8002c70:	409a      	lsls	r2, r3
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c7a:	f043 0202 	orr.w	r2, r3, #2
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c86:	2204      	movs	r2, #4
 8002c88:	409a      	lsls	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d012      	beq.n	8002cb8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00b      	beq.n	8002cb8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ca4:	2204      	movs	r2, #4
 8002ca6:	409a      	lsls	r2, r3
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cb0:	f043 0204 	orr.w	r2, r3, #4
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cbc:	2210      	movs	r2, #16
 8002cbe:	409a      	lsls	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d043      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0308 	and.w	r3, r3, #8
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d03c      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cda:	2210      	movs	r2, #16
 8002cdc:	409a      	lsls	r2, r3
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d018      	beq.n	8002d22 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d108      	bne.n	8002d10 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d024      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	4798      	blx	r3
 8002d0e:	e01f      	b.n	8002d50 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d01b      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	4798      	blx	r3
 8002d20:	e016      	b.n	8002d50 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d107      	bne.n	8002d40 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f022 0208 	bic.w	r2, r2, #8
 8002d3e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d54:	2220      	movs	r2, #32
 8002d56:	409a      	lsls	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	f000 808e 	beq.w	8002e7e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0310 	and.w	r3, r3, #16
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f000 8086 	beq.w	8002e7e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d76:	2220      	movs	r2, #32
 8002d78:	409a      	lsls	r2, r3
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b05      	cmp	r3, #5
 8002d88:	d136      	bne.n	8002df8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f022 0216 	bic.w	r2, r2, #22
 8002d98:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	695a      	ldr	r2, [r3, #20]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002da8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d103      	bne.n	8002dba <HAL_DMA_IRQHandler+0x1da>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d007      	beq.n	8002dca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 0208 	bic.w	r2, r2, #8
 8002dc8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dce:	223f      	movs	r2, #63	; 0x3f
 8002dd0:	409a      	lsls	r2, r3
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d07d      	beq.n	8002eea <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	4798      	blx	r3
        }
        return;
 8002df6:	e078      	b.n	8002eea <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d01c      	beq.n	8002e40 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d108      	bne.n	8002e26 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d030      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	4798      	blx	r3
 8002e24:	e02b      	b.n	8002e7e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d027      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	4798      	blx	r3
 8002e36:	e022      	b.n	8002e7e <HAL_DMA_IRQHandler+0x29e>
 8002e38:	20000000 	.word	0x20000000
 8002e3c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10f      	bne.n	8002e6e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0210 	bic.w	r2, r2, #16
 8002e5c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d003      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d032      	beq.n	8002eec <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d022      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2205      	movs	r2, #5
 8002e96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 0201 	bic.w	r2, r2, #1
 8002ea8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	3301      	adds	r3, #1
 8002eae:	60bb      	str	r3, [r7, #8]
 8002eb0:	697a      	ldr	r2, [r7, #20]
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d307      	bcc.n	8002ec6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0301 	and.w	r3, r3, #1
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1f2      	bne.n	8002eaa <HAL_DMA_IRQHandler+0x2ca>
 8002ec4:	e000      	b.n	8002ec8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002ec6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d005      	beq.n	8002eec <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	4798      	blx	r3
 8002ee8:	e000      	b.n	8002eec <HAL_DMA_IRQHandler+0x30c>
        return;
 8002eea:	bf00      	nop
    }
  }
}
 8002eec:	3718      	adds	r7, #24
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop

08002ef4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
 8002f00:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f10:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	683a      	ldr	r2, [r7, #0]
 8002f18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	2b40      	cmp	r3, #64	; 0x40
 8002f20:	d108      	bne.n	8002f34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68ba      	ldr	r2, [r7, #8]
 8002f30:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f32:	e007      	b.n	8002f44 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68ba      	ldr	r2, [r7, #8]
 8002f3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	60da      	str	r2, [r3, #12]
}
 8002f44:	bf00      	nop
 8002f46:	3714      	adds	r7, #20
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	3b10      	subs	r3, #16
 8002f60:	4a14      	ldr	r2, [pc, #80]	; (8002fb4 <DMA_CalcBaseAndBitshift+0x64>)
 8002f62:	fba2 2303 	umull	r2, r3, r2, r3
 8002f66:	091b      	lsrs	r3, r3, #4
 8002f68:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f6a:	4a13      	ldr	r2, [pc, #76]	; (8002fb8 <DMA_CalcBaseAndBitshift+0x68>)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	4413      	add	r3, r2
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	461a      	mov	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2b03      	cmp	r3, #3
 8002f7c:	d909      	bls.n	8002f92 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f86:	f023 0303 	bic.w	r3, r3, #3
 8002f8a:	1d1a      	adds	r2, r3, #4
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	659a      	str	r2, [r3, #88]	; 0x58
 8002f90:	e007      	b.n	8002fa2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f9a:	f023 0303 	bic.w	r3, r3, #3
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3714      	adds	r7, #20
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	aaaaaaab 	.word	0xaaaaaaab
 8002fb8:	0800c3d0 	.word	0x0800c3d0

08002fbc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fcc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d11f      	bne.n	8003016 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	2b03      	cmp	r3, #3
 8002fda:	d855      	bhi.n	8003088 <DMA_CheckFifoParam+0xcc>
 8002fdc:	a201      	add	r2, pc, #4	; (adr r2, 8002fe4 <DMA_CheckFifoParam+0x28>)
 8002fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe2:	bf00      	nop
 8002fe4:	08002ff5 	.word	0x08002ff5
 8002fe8:	08003007 	.word	0x08003007
 8002fec:	08002ff5 	.word	0x08002ff5
 8002ff0:	08003089 	.word	0x08003089
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d045      	beq.n	800308c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003004:	e042      	b.n	800308c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800300a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800300e:	d13f      	bne.n	8003090 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003014:	e03c      	b.n	8003090 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800301e:	d121      	bne.n	8003064 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	2b03      	cmp	r3, #3
 8003024:	d836      	bhi.n	8003094 <DMA_CheckFifoParam+0xd8>
 8003026:	a201      	add	r2, pc, #4	; (adr r2, 800302c <DMA_CheckFifoParam+0x70>)
 8003028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302c:	0800303d 	.word	0x0800303d
 8003030:	08003043 	.word	0x08003043
 8003034:	0800303d 	.word	0x0800303d
 8003038:	08003055 	.word	0x08003055
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	73fb      	strb	r3, [r7, #15]
      break;
 8003040:	e02f      	b.n	80030a2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003046:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d024      	beq.n	8003098 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003052:	e021      	b.n	8003098 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003058:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800305c:	d11e      	bne.n	800309c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003062:	e01b      	b.n	800309c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	2b02      	cmp	r3, #2
 8003068:	d902      	bls.n	8003070 <DMA_CheckFifoParam+0xb4>
 800306a:	2b03      	cmp	r3, #3
 800306c:	d003      	beq.n	8003076 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800306e:	e018      	b.n	80030a2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	73fb      	strb	r3, [r7, #15]
      break;
 8003074:	e015      	b.n	80030a2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00e      	beq.n	80030a0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	73fb      	strb	r3, [r7, #15]
      break;
 8003086:	e00b      	b.n	80030a0 <DMA_CheckFifoParam+0xe4>
      break;
 8003088:	bf00      	nop
 800308a:	e00a      	b.n	80030a2 <DMA_CheckFifoParam+0xe6>
      break;
 800308c:	bf00      	nop
 800308e:	e008      	b.n	80030a2 <DMA_CheckFifoParam+0xe6>
      break;
 8003090:	bf00      	nop
 8003092:	e006      	b.n	80030a2 <DMA_CheckFifoParam+0xe6>
      break;
 8003094:	bf00      	nop
 8003096:	e004      	b.n	80030a2 <DMA_CheckFifoParam+0xe6>
      break;
 8003098:	bf00      	nop
 800309a:	e002      	b.n	80030a2 <DMA_CheckFifoParam+0xe6>
      break;   
 800309c:	bf00      	nop
 800309e:	e000      	b.n	80030a2 <DMA_CheckFifoParam+0xe6>
      break;
 80030a0:	bf00      	nop
    }
  } 
  
  return status; 
 80030a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3714      	adds	r7, #20
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b089      	sub	sp, #36	; 0x24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030ba:	2300      	movs	r3, #0
 80030bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030be:	2300      	movs	r3, #0
 80030c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030c2:	2300      	movs	r3, #0
 80030c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030c6:	2300      	movs	r3, #0
 80030c8:	61fb      	str	r3, [r7, #28]
 80030ca:	e16b      	b.n	80033a4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030cc:	2201      	movs	r2, #1
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	fa02 f303 	lsl.w	r3, r2, r3
 80030d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	4013      	ands	r3, r2
 80030de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	f040 815a 	bne.w	800339e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d00b      	beq.n	800310a <HAL_GPIO_Init+0x5a>
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d007      	beq.n	800310a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80030fe:	2b11      	cmp	r3, #17
 8003100:	d003      	beq.n	800310a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2b12      	cmp	r3, #18
 8003108:	d130      	bne.n	800316c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	2203      	movs	r2, #3
 8003116:	fa02 f303 	lsl.w	r3, r2, r3
 800311a:	43db      	mvns	r3, r3
 800311c:	69ba      	ldr	r2, [r7, #24]
 800311e:	4013      	ands	r3, r2
 8003120:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	68da      	ldr	r2, [r3, #12]
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	005b      	lsls	r3, r3, #1
 800312a:	fa02 f303 	lsl.w	r3, r2, r3
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	4313      	orrs	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003140:	2201      	movs	r2, #1
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	43db      	mvns	r3, r3
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	4013      	ands	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	091b      	lsrs	r3, r3, #4
 8003156:	f003 0201 	and.w	r2, r3, #1
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	4313      	orrs	r3, r2
 8003164:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	005b      	lsls	r3, r3, #1
 8003176:	2203      	movs	r2, #3
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	43db      	mvns	r3, r3
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	4013      	ands	r3, r2
 8003182:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	689a      	ldr	r2, [r3, #8]
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	4313      	orrs	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d003      	beq.n	80031ac <HAL_GPIO_Init+0xfc>
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	2b12      	cmp	r3, #18
 80031aa:	d123      	bne.n	80031f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	08da      	lsrs	r2, r3, #3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	3208      	adds	r2, #8
 80031b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	f003 0307 	and.w	r3, r3, #7
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	220f      	movs	r2, #15
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	43db      	mvns	r3, r3
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	4013      	ands	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	691a      	ldr	r2, [r3, #16]
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	08da      	lsrs	r2, r3, #3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	3208      	adds	r2, #8
 80031ee:	69b9      	ldr	r1, [r7, #24]
 80031f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	2203      	movs	r2, #3
 8003200:	fa02 f303 	lsl.w	r3, r2, r3
 8003204:	43db      	mvns	r3, r3
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	4013      	ands	r3, r2
 800320a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f003 0203 	and.w	r2, r3, #3
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	005b      	lsls	r3, r3, #1
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	4313      	orrs	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003230:	2b00      	cmp	r3, #0
 8003232:	f000 80b4 	beq.w	800339e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003236:	2300      	movs	r3, #0
 8003238:	60fb      	str	r3, [r7, #12]
 800323a:	4b5f      	ldr	r3, [pc, #380]	; (80033b8 <HAL_GPIO_Init+0x308>)
 800323c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800323e:	4a5e      	ldr	r2, [pc, #376]	; (80033b8 <HAL_GPIO_Init+0x308>)
 8003240:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003244:	6453      	str	r3, [r2, #68]	; 0x44
 8003246:	4b5c      	ldr	r3, [pc, #368]	; (80033b8 <HAL_GPIO_Init+0x308>)
 8003248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800324e:	60fb      	str	r3, [r7, #12]
 8003250:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003252:	4a5a      	ldr	r2, [pc, #360]	; (80033bc <HAL_GPIO_Init+0x30c>)
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	089b      	lsrs	r3, r3, #2
 8003258:	3302      	adds	r3, #2
 800325a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800325e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	f003 0303 	and.w	r3, r3, #3
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	220f      	movs	r2, #15
 800326a:	fa02 f303 	lsl.w	r3, r2, r3
 800326e:	43db      	mvns	r3, r3
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	4013      	ands	r3, r2
 8003274:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a51      	ldr	r2, [pc, #324]	; (80033c0 <HAL_GPIO_Init+0x310>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d02b      	beq.n	80032d6 <HAL_GPIO_Init+0x226>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a50      	ldr	r2, [pc, #320]	; (80033c4 <HAL_GPIO_Init+0x314>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d025      	beq.n	80032d2 <HAL_GPIO_Init+0x222>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a4f      	ldr	r2, [pc, #316]	; (80033c8 <HAL_GPIO_Init+0x318>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d01f      	beq.n	80032ce <HAL_GPIO_Init+0x21e>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a4e      	ldr	r2, [pc, #312]	; (80033cc <HAL_GPIO_Init+0x31c>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d019      	beq.n	80032ca <HAL_GPIO_Init+0x21a>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a4d      	ldr	r2, [pc, #308]	; (80033d0 <HAL_GPIO_Init+0x320>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d013      	beq.n	80032c6 <HAL_GPIO_Init+0x216>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a4c      	ldr	r2, [pc, #304]	; (80033d4 <HAL_GPIO_Init+0x324>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d00d      	beq.n	80032c2 <HAL_GPIO_Init+0x212>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a4b      	ldr	r2, [pc, #300]	; (80033d8 <HAL_GPIO_Init+0x328>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d007      	beq.n	80032be <HAL_GPIO_Init+0x20e>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a4a      	ldr	r2, [pc, #296]	; (80033dc <HAL_GPIO_Init+0x32c>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d101      	bne.n	80032ba <HAL_GPIO_Init+0x20a>
 80032b6:	2307      	movs	r3, #7
 80032b8:	e00e      	b.n	80032d8 <HAL_GPIO_Init+0x228>
 80032ba:	2308      	movs	r3, #8
 80032bc:	e00c      	b.n	80032d8 <HAL_GPIO_Init+0x228>
 80032be:	2306      	movs	r3, #6
 80032c0:	e00a      	b.n	80032d8 <HAL_GPIO_Init+0x228>
 80032c2:	2305      	movs	r3, #5
 80032c4:	e008      	b.n	80032d8 <HAL_GPIO_Init+0x228>
 80032c6:	2304      	movs	r3, #4
 80032c8:	e006      	b.n	80032d8 <HAL_GPIO_Init+0x228>
 80032ca:	2303      	movs	r3, #3
 80032cc:	e004      	b.n	80032d8 <HAL_GPIO_Init+0x228>
 80032ce:	2302      	movs	r3, #2
 80032d0:	e002      	b.n	80032d8 <HAL_GPIO_Init+0x228>
 80032d2:	2301      	movs	r3, #1
 80032d4:	e000      	b.n	80032d8 <HAL_GPIO_Init+0x228>
 80032d6:	2300      	movs	r3, #0
 80032d8:	69fa      	ldr	r2, [r7, #28]
 80032da:	f002 0203 	and.w	r2, r2, #3
 80032de:	0092      	lsls	r2, r2, #2
 80032e0:	4093      	lsls	r3, r2
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	4313      	orrs	r3, r2
 80032e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032e8:	4934      	ldr	r1, [pc, #208]	; (80033bc <HAL_GPIO_Init+0x30c>)
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	089b      	lsrs	r3, r3, #2
 80032ee:	3302      	adds	r3, #2
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032f6:	4b3a      	ldr	r3, [pc, #232]	; (80033e0 <HAL_GPIO_Init+0x330>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	43db      	mvns	r3, r3
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	4013      	ands	r3, r2
 8003304:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d003      	beq.n	800331a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003312:	69ba      	ldr	r2, [r7, #24]
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	4313      	orrs	r3, r2
 8003318:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800331a:	4a31      	ldr	r2, [pc, #196]	; (80033e0 <HAL_GPIO_Init+0x330>)
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003320:	4b2f      	ldr	r3, [pc, #188]	; (80033e0 <HAL_GPIO_Init+0x330>)
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	43db      	mvns	r3, r3
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	4013      	ands	r3, r2
 800332e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d003      	beq.n	8003344 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	4313      	orrs	r3, r2
 8003342:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003344:	4a26      	ldr	r2, [pc, #152]	; (80033e0 <HAL_GPIO_Init+0x330>)
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800334a:	4b25      	ldr	r3, [pc, #148]	; (80033e0 <HAL_GPIO_Init+0x330>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	43db      	mvns	r3, r3
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	4013      	ands	r3, r2
 8003358:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d003      	beq.n	800336e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	4313      	orrs	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800336e:	4a1c      	ldr	r2, [pc, #112]	; (80033e0 <HAL_GPIO_Init+0x330>)
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003374:	4b1a      	ldr	r3, [pc, #104]	; (80033e0 <HAL_GPIO_Init+0x330>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	43db      	mvns	r3, r3
 800337e:	69ba      	ldr	r2, [r7, #24]
 8003380:	4013      	ands	r3, r2
 8003382:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d003      	beq.n	8003398 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	4313      	orrs	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003398:	4a11      	ldr	r2, [pc, #68]	; (80033e0 <HAL_GPIO_Init+0x330>)
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	3301      	adds	r3, #1
 80033a2:	61fb      	str	r3, [r7, #28]
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	2b0f      	cmp	r3, #15
 80033a8:	f67f ae90 	bls.w	80030cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033ac:	bf00      	nop
 80033ae:	3724      	adds	r7, #36	; 0x24
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	40023800 	.word	0x40023800
 80033bc:	40013800 	.word	0x40013800
 80033c0:	40020000 	.word	0x40020000
 80033c4:	40020400 	.word	0x40020400
 80033c8:	40020800 	.word	0x40020800
 80033cc:	40020c00 	.word	0x40020c00
 80033d0:	40021000 	.word	0x40021000
 80033d4:	40021400 	.word	0x40021400
 80033d8:	40021800 	.word	0x40021800
 80033dc:	40021c00 	.word	0x40021c00
 80033e0:	40013c00 	.word	0x40013c00

080033e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	460b      	mov	r3, r1
 80033ee:	807b      	strh	r3, [r7, #2]
 80033f0:	4613      	mov	r3, r2
 80033f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033f4:	787b      	ldrb	r3, [r7, #1]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033fa:	887a      	ldrh	r2, [r7, #2]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003400:	e003      	b.n	800340a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003402:	887b      	ldrh	r3, [r7, #2]
 8003404:	041a      	lsls	r2, r3, #16
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	619a      	str	r2, [r3, #24]
}
 800340a:	bf00      	nop
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
	...

08003418 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	4603      	mov	r3, r0
 8003420:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003422:	4b08      	ldr	r3, [pc, #32]	; (8003444 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003424:	695a      	ldr	r2, [r3, #20]
 8003426:	88fb      	ldrh	r3, [r7, #6]
 8003428:	4013      	ands	r3, r2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d006      	beq.n	800343c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800342e:	4a05      	ldr	r2, [pc, #20]	; (8003444 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003430:	88fb      	ldrh	r3, [r7, #6]
 8003432:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003434:	88fb      	ldrh	r3, [r7, #6]
 8003436:	4618      	mov	r0, r3
 8003438:	f7fe fb08 	bl	8001a4c <HAL_GPIO_EXTI_Callback>
  }
}
 800343c:	bf00      	nop
 800343e:	3708      	adds	r7, #8
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	40013c00 	.word	0x40013c00

08003448 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800344a:	b08f      	sub	sp, #60	; 0x3c
 800344c:	af0a      	add	r7, sp, #40	; 0x28
 800344e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e10f      	b.n	800367a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b00      	cmp	r3, #0
 800346a:	d106      	bne.n	800347a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f006 fbf1 	bl	8009c5c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2203      	movs	r2, #3
 800347e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800348a:	2b00      	cmp	r3, #0
 800348c:	d102      	bne.n	8003494 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4618      	mov	r0, r3
 800349a:	f003 fbbe 	bl	8006c1a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	603b      	str	r3, [r7, #0]
 80034a4:	687e      	ldr	r6, [r7, #4]
 80034a6:	466d      	mov	r5, sp
 80034a8:	f106 0410 	add.w	r4, r6, #16
 80034ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034b4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80034b8:	e885 0003 	stmia.w	r5, {r0, r1}
 80034bc:	1d33      	adds	r3, r6, #4
 80034be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034c0:	6838      	ldr	r0, [r7, #0]
 80034c2:	f003 fa95 	bl	80069f0 <USB_CoreInit>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d005      	beq.n	80034d8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2202      	movs	r2, #2
 80034d0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e0d0      	b.n	800367a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2100      	movs	r1, #0
 80034de:	4618      	mov	r0, r3
 80034e0:	f003 fbac 	bl	8006c3c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034e4:	2300      	movs	r3, #0
 80034e6:	73fb      	strb	r3, [r7, #15]
 80034e8:	e04a      	b.n	8003580 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80034ea:	7bfa      	ldrb	r2, [r7, #15]
 80034ec:	6879      	ldr	r1, [r7, #4]
 80034ee:	4613      	mov	r3, r2
 80034f0:	00db      	lsls	r3, r3, #3
 80034f2:	1a9b      	subs	r3, r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	440b      	add	r3, r1
 80034f8:	333d      	adds	r3, #61	; 0x3d
 80034fa:	2201      	movs	r2, #1
 80034fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034fe:	7bfa      	ldrb	r2, [r7, #15]
 8003500:	6879      	ldr	r1, [r7, #4]
 8003502:	4613      	mov	r3, r2
 8003504:	00db      	lsls	r3, r3, #3
 8003506:	1a9b      	subs	r3, r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	440b      	add	r3, r1
 800350c:	333c      	adds	r3, #60	; 0x3c
 800350e:	7bfa      	ldrb	r2, [r7, #15]
 8003510:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003512:	7bfa      	ldrb	r2, [r7, #15]
 8003514:	7bfb      	ldrb	r3, [r7, #15]
 8003516:	b298      	uxth	r0, r3
 8003518:	6879      	ldr	r1, [r7, #4]
 800351a:	4613      	mov	r3, r2
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	440b      	add	r3, r1
 8003524:	3342      	adds	r3, #66	; 0x42
 8003526:	4602      	mov	r2, r0
 8003528:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800352a:	7bfa      	ldrb	r2, [r7, #15]
 800352c:	6879      	ldr	r1, [r7, #4]
 800352e:	4613      	mov	r3, r2
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	1a9b      	subs	r3, r3, r2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	440b      	add	r3, r1
 8003538:	333f      	adds	r3, #63	; 0x3f
 800353a:	2200      	movs	r2, #0
 800353c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800353e:	7bfa      	ldrb	r2, [r7, #15]
 8003540:	6879      	ldr	r1, [r7, #4]
 8003542:	4613      	mov	r3, r2
 8003544:	00db      	lsls	r3, r3, #3
 8003546:	1a9b      	subs	r3, r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	440b      	add	r3, r1
 800354c:	3344      	adds	r3, #68	; 0x44
 800354e:	2200      	movs	r2, #0
 8003550:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003552:	7bfa      	ldrb	r2, [r7, #15]
 8003554:	6879      	ldr	r1, [r7, #4]
 8003556:	4613      	mov	r3, r2
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	1a9b      	subs	r3, r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	440b      	add	r3, r1
 8003560:	3348      	adds	r3, #72	; 0x48
 8003562:	2200      	movs	r2, #0
 8003564:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003566:	7bfa      	ldrb	r2, [r7, #15]
 8003568:	6879      	ldr	r1, [r7, #4]
 800356a:	4613      	mov	r3, r2
 800356c:	00db      	lsls	r3, r3, #3
 800356e:	1a9b      	subs	r3, r3, r2
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	440b      	add	r3, r1
 8003574:	3350      	adds	r3, #80	; 0x50
 8003576:	2200      	movs	r2, #0
 8003578:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800357a:	7bfb      	ldrb	r3, [r7, #15]
 800357c:	3301      	adds	r3, #1
 800357e:	73fb      	strb	r3, [r7, #15]
 8003580:	7bfa      	ldrb	r2, [r7, #15]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	429a      	cmp	r2, r3
 8003588:	d3af      	bcc.n	80034ea <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800358a:	2300      	movs	r3, #0
 800358c:	73fb      	strb	r3, [r7, #15]
 800358e:	e044      	b.n	800361a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003590:	7bfa      	ldrb	r2, [r7, #15]
 8003592:	6879      	ldr	r1, [r7, #4]
 8003594:	4613      	mov	r3, r2
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	1a9b      	subs	r3, r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	440b      	add	r3, r1
 800359e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80035a2:	2200      	movs	r2, #0
 80035a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80035a6:	7bfa      	ldrb	r2, [r7, #15]
 80035a8:	6879      	ldr	r1, [r7, #4]
 80035aa:	4613      	mov	r3, r2
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	1a9b      	subs	r3, r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	440b      	add	r3, r1
 80035b4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80035b8:	7bfa      	ldrb	r2, [r7, #15]
 80035ba:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80035bc:	7bfa      	ldrb	r2, [r7, #15]
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	4613      	mov	r3, r2
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	1a9b      	subs	r3, r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80035ce:	2200      	movs	r2, #0
 80035d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80035d2:	7bfa      	ldrb	r2, [r7, #15]
 80035d4:	6879      	ldr	r1, [r7, #4]
 80035d6:	4613      	mov	r3, r2
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	1a9b      	subs	r3, r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	440b      	add	r3, r1
 80035e0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80035e8:	7bfa      	ldrb	r2, [r7, #15]
 80035ea:	6879      	ldr	r1, [r7, #4]
 80035ec:	4613      	mov	r3, r2
 80035ee:	00db      	lsls	r3, r3, #3
 80035f0:	1a9b      	subs	r3, r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	440b      	add	r3, r1
 80035f6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80035fa:	2200      	movs	r2, #0
 80035fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80035fe:	7bfa      	ldrb	r2, [r7, #15]
 8003600:	6879      	ldr	r1, [r7, #4]
 8003602:	4613      	mov	r3, r2
 8003604:	00db      	lsls	r3, r3, #3
 8003606:	1a9b      	subs	r3, r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	440b      	add	r3, r1
 800360c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003614:	7bfb      	ldrb	r3, [r7, #15]
 8003616:	3301      	adds	r3, #1
 8003618:	73fb      	strb	r3, [r7, #15]
 800361a:	7bfa      	ldrb	r2, [r7, #15]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	429a      	cmp	r2, r3
 8003622:	d3b5      	bcc.n	8003590 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	603b      	str	r3, [r7, #0]
 800362a:	687e      	ldr	r6, [r7, #4]
 800362c:	466d      	mov	r5, sp
 800362e:	f106 0410 	add.w	r4, r6, #16
 8003632:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003634:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003636:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003638:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800363a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800363e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003642:	1d33      	adds	r3, r6, #4
 8003644:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003646:	6838      	ldr	r0, [r7, #0]
 8003648:	f003 fb22 	bl	8006c90 <USB_DevInit>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d005      	beq.n	800365e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2202      	movs	r2, #2
 8003656:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e00d      	b.n	800367a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4618      	mov	r0, r3
 8003674:	f004 fb6a 	bl	8007d4c <USB_DevDisconnect>

  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3714      	adds	r7, #20
 800367e:	46bd      	mov	sp, r7
 8003680:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003682 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b084      	sub	sp, #16
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003696:	2b01      	cmp	r3, #1
 8003698:	d101      	bne.n	800369e <HAL_PCD_Start+0x1c>
 800369a:	2302      	movs	r3, #2
 800369c:	e020      	b.n	80036e0 <HAL_PCD_Start+0x5e>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2201      	movs	r2, #1
 80036a2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d109      	bne.n	80036c2 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d005      	beq.n	80036c2 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ba:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f003 fa96 	bl	8006bf8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f004 fb1a 	bl	8007d0a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3710      	adds	r7, #16
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80036e8:	b590      	push	{r4, r7, lr}
 80036ea:	b08d      	sub	sp, #52	; 0x34
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036f6:	6a3b      	ldr	r3, [r7, #32]
 80036f8:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4618      	mov	r0, r3
 8003700:	f004 fbd8 	bl	8007eb4 <USB_GetMode>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	f040 839d 	bne.w	8003e46 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4618      	mov	r0, r3
 8003712:	f004 fb3c 	bl	8007d8e <USB_ReadInterrupts>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	f000 8393 	beq.w	8003e44 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4618      	mov	r0, r3
 8003724:	f004 fb33 	bl	8007d8e <USB_ReadInterrupts>
 8003728:	4603      	mov	r3, r0
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b02      	cmp	r3, #2
 8003730:	d107      	bne.n	8003742 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	695a      	ldr	r2, [r3, #20]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f002 0202 	and.w	r2, r2, #2
 8003740:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4618      	mov	r0, r3
 8003748:	f004 fb21 	bl	8007d8e <USB_ReadInterrupts>
 800374c:	4603      	mov	r3, r0
 800374e:	f003 0310 	and.w	r3, r3, #16
 8003752:	2b10      	cmp	r3, #16
 8003754:	d161      	bne.n	800381a <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	699a      	ldr	r2, [r3, #24]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 0210 	bic.w	r2, r2, #16
 8003764:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003766:	6a3b      	ldr	r3, [r7, #32]
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	f003 020f 	and.w	r2, r3, #15
 8003772:	4613      	mov	r3, r2
 8003774:	00db      	lsls	r3, r3, #3
 8003776:	1a9b      	subs	r3, r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	4413      	add	r3, r2
 8003782:	3304      	adds	r3, #4
 8003784:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	0c5b      	lsrs	r3, r3, #17
 800378a:	f003 030f 	and.w	r3, r3, #15
 800378e:	2b02      	cmp	r3, #2
 8003790:	d124      	bne.n	80037dc <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003798:	4013      	ands	r3, r2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d035      	beq.n	800380a <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	091b      	lsrs	r3, r3, #4
 80037a6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80037a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	461a      	mov	r2, r3
 80037b0:	6a38      	ldr	r0, [r7, #32]
 80037b2:	f004 f987 	bl	8007ac4 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	69bb      	ldr	r3, [r7, #24]
 80037bc:	091b      	lsrs	r3, r3, #4
 80037be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037c2:	441a      	add	r2, r3
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	699a      	ldr	r2, [r3, #24]
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	091b      	lsrs	r3, r3, #4
 80037d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037d4:	441a      	add	r2, r3
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	619a      	str	r2, [r3, #24]
 80037da:	e016      	b.n	800380a <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	0c5b      	lsrs	r3, r3, #17
 80037e0:	f003 030f 	and.w	r3, r3, #15
 80037e4:	2b06      	cmp	r3, #6
 80037e6:	d110      	bne.n	800380a <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80037ee:	2208      	movs	r2, #8
 80037f0:	4619      	mov	r1, r3
 80037f2:	6a38      	ldr	r0, [r7, #32]
 80037f4:	f004 f966 	bl	8007ac4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	699a      	ldr	r2, [r3, #24]
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	091b      	lsrs	r3, r3, #4
 8003800:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003804:	441a      	add	r2, r3
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	699a      	ldr	r2, [r3, #24]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f042 0210 	orr.w	r2, r2, #16
 8003818:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4618      	mov	r0, r3
 8003820:	f004 fab5 	bl	8007d8e <USB_ReadInterrupts>
 8003824:	4603      	mov	r3, r0
 8003826:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800382a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800382e:	d16e      	bne.n	800390e <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4618      	mov	r0, r3
 800383a:	f004 fabb 	bl	8007db4 <USB_ReadDevAllOutEpInterrupt>
 800383e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003840:	e062      	b.n	8003908 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003844:	f003 0301 	and.w	r3, r3, #1
 8003848:	2b00      	cmp	r3, #0
 800384a:	d057      	beq.n	80038fc <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003852:	b2d2      	uxtb	r2, r2
 8003854:	4611      	mov	r1, r2
 8003856:	4618      	mov	r0, r3
 8003858:	f004 fae0 	bl	8007e1c <USB_ReadDevOutEPInterrupt>
 800385c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	f003 0301 	and.w	r3, r3, #1
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00c      	beq.n	8003882 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386a:	015a      	lsls	r2, r3, #5
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	4413      	add	r3, r2
 8003870:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003874:	461a      	mov	r2, r3
 8003876:	2301      	movs	r3, #1
 8003878:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800387a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f000 fdb1 	bl	80043e4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	f003 0308 	and.w	r3, r3, #8
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00c      	beq.n	80038a6 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800388c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388e:	015a      	lsls	r2, r3, #5
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	4413      	add	r3, r2
 8003894:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003898:	461a      	mov	r2, r3
 800389a:	2308      	movs	r3, #8
 800389c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800389e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 feab 	bl	80045fc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	f003 0310 	and.w	r3, r3, #16
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d008      	beq.n	80038c2 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80038b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b2:	015a      	lsls	r2, r3, #5
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	4413      	add	r3, r2
 80038b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038bc:	461a      	mov	r2, r3
 80038be:	2310      	movs	r3, #16
 80038c0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	f003 0320 	and.w	r3, r3, #32
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d008      	beq.n	80038de <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80038cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ce:	015a      	lsls	r2, r3, #5
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	4413      	add	r3, r2
 80038d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038d8:	461a      	mov	r2, r3
 80038da:	2320      	movs	r3, #32
 80038dc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d009      	beq.n	80038fc <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80038e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ea:	015a      	lsls	r2, r3, #5
 80038ec:	69fb      	ldr	r3, [r7, #28]
 80038ee:	4413      	add	r3, r2
 80038f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038f4:	461a      	mov	r2, r3
 80038f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80038fa:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80038fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fe:	3301      	adds	r3, #1
 8003900:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003904:	085b      	lsrs	r3, r3, #1
 8003906:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800390a:	2b00      	cmp	r3, #0
 800390c:	d199      	bne.n	8003842 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4618      	mov	r0, r3
 8003914:	f004 fa3b 	bl	8007d8e <USB_ReadInterrupts>
 8003918:	4603      	mov	r3, r0
 800391a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800391e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003922:	f040 80c0 	bne.w	8003aa6 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4618      	mov	r0, r3
 800392c:	f004 fa5c 	bl	8007de8 <USB_ReadDevAllInEpInterrupt>
 8003930:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003932:	2300      	movs	r3, #0
 8003934:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003936:	e0b2      	b.n	8003a9e <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800393a:	f003 0301 	and.w	r3, r3, #1
 800393e:	2b00      	cmp	r3, #0
 8003940:	f000 80a7 	beq.w	8003a92 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800394a:	b2d2      	uxtb	r2, r2
 800394c:	4611      	mov	r1, r2
 800394e:	4618      	mov	r0, r3
 8003950:	f004 fa82 	bl	8007e58 <USB_ReadDevInEPInterrupt>
 8003954:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	f003 0301 	and.w	r3, r3, #1
 800395c:	2b00      	cmp	r3, #0
 800395e:	d057      	beq.n	8003a10 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003962:	f003 030f 	and.w	r3, r3, #15
 8003966:	2201      	movs	r2, #1
 8003968:	fa02 f303 	lsl.w	r3, r2, r3
 800396c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003974:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	43db      	mvns	r3, r3
 800397a:	69f9      	ldr	r1, [r7, #28]
 800397c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003980:	4013      	ands	r3, r2
 8003982:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003986:	015a      	lsls	r2, r3, #5
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	4413      	add	r3, r2
 800398c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003990:	461a      	mov	r2, r3
 8003992:	2301      	movs	r3, #1
 8003994:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	2b01      	cmp	r3, #1
 800399c:	d132      	bne.n	8003a04 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039a2:	4613      	mov	r3, r2
 80039a4:	00db      	lsls	r3, r3, #3
 80039a6:	1a9b      	subs	r3, r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	440b      	add	r3, r1
 80039ac:	3348      	adds	r3, #72	; 0x48
 80039ae:	6819      	ldr	r1, [r3, #0]
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039b4:	4613      	mov	r3, r2
 80039b6:	00db      	lsls	r3, r3, #3
 80039b8:	1a9b      	subs	r3, r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	4403      	add	r3, r0
 80039be:	3344      	adds	r3, #68	; 0x44
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4419      	add	r1, r3
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039c8:	4613      	mov	r3, r2
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	1a9b      	subs	r3, r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	4403      	add	r3, r0
 80039d2:	3348      	adds	r3, #72	; 0x48
 80039d4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80039d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d113      	bne.n	8003a04 <HAL_PCD_IRQHandler+0x31c>
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039e0:	4613      	mov	r3, r2
 80039e2:	00db      	lsls	r3, r3, #3
 80039e4:	1a9b      	subs	r3, r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	3350      	adds	r3, #80	; 0x50
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d108      	bne.n	8003a04 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6818      	ldr	r0, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80039fc:	461a      	mov	r2, r3
 80039fe:	2101      	movs	r1, #1
 8003a00:	f004 fa8a 	bl	8007f18 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	4619      	mov	r1, r3
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f006 f9a7 	bl	8009d5e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	f003 0308 	and.w	r3, r3, #8
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d008      	beq.n	8003a2c <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1c:	015a      	lsls	r2, r3, #5
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	4413      	add	r3, r2
 8003a22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a26:	461a      	mov	r2, r3
 8003a28:	2308      	movs	r3, #8
 8003a2a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	f003 0310 	and.w	r3, r3, #16
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d008      	beq.n	8003a48 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a38:	015a      	lsls	r2, r3, #5
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a42:	461a      	mov	r2, r3
 8003a44:	2310      	movs	r3, #16
 8003a46:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d008      	beq.n	8003a64 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a54:	015a      	lsls	r2, r3, #5
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	4413      	add	r3, r2
 8003a5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a5e:	461a      	mov	r2, r3
 8003a60:	2340      	movs	r3, #64	; 0x40
 8003a62:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d008      	beq.n	8003a80 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a70:	015a      	lsls	r2, r3, #5
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	4413      	add	r3, r2
 8003a76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d003      	beq.n	8003a92 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003a8a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f000 fc1b 	bl	80042c8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a94:	3301      	adds	r3, #1
 8003a96:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a9a:	085b      	lsrs	r3, r3, #1
 8003a9c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f47f af49 	bne.w	8003938 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f004 f96f 	bl	8007d8e <USB_ReadInterrupts>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003ab6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003aba:	d122      	bne.n	8003b02 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	69fa      	ldr	r2, [r7, #28]
 8003ac6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003aca:	f023 0301 	bic.w	r3, r3, #1
 8003ace:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d108      	bne.n	8003aec <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 fe27 	bl	8004738 <HAL_PCDEx_LPM_Callback>
 8003aea:	e002      	b.n	8003af2 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f006 f9ad 	bl	8009e4c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	695a      	ldr	r2, [r3, #20]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003b00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4618      	mov	r0, r3
 8003b08:	f004 f941 	bl	8007d8e <USB_ReadInterrupts>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b16:	d112      	bne.n	8003b3e <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d102      	bne.n	8003b2e <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f006 f969 	bl	8009e00 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	695a      	ldr	r2, [r3, #20]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003b3c:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4618      	mov	r0, r3
 8003b44:	f004 f923 	bl	8007d8e <USB_ReadInterrupts>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b52:	f040 80c7 	bne.w	8003ce4 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	69fa      	ldr	r2, [r7, #28]
 8003b60:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b64:	f023 0301 	bic.w	r3, r3, #1
 8003b68:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2110      	movs	r1, #16
 8003b70:	4618      	mov	r0, r3
 8003b72:	f003 f9f1 	bl	8006f58 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b76:	2300      	movs	r3, #0
 8003b78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b7a:	e056      	b.n	8003c2a <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b7e:	015a      	lsls	r2, r3, #5
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	4413      	add	r3, r2
 8003b84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b88:	461a      	mov	r2, r3
 8003b8a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003b8e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b92:	015a      	lsls	r2, r3, #5
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	4413      	add	r3, r2
 8003b98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ba0:	0151      	lsls	r1, r2, #5
 8003ba2:	69fa      	ldr	r2, [r7, #28]
 8003ba4:	440a      	add	r2, r1
 8003ba6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003baa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003bae:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bb2:	015a      	lsls	r2, r3, #5
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bc0:	0151      	lsls	r1, r2, #5
 8003bc2:	69fa      	ldr	r2, [r7, #28]
 8003bc4:	440a      	add	r2, r1
 8003bc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003bca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003bce:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bd2:	015a      	lsls	r2, r3, #5
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	4413      	add	r3, r2
 8003bd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bdc:	461a      	mov	r2, r3
 8003bde:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003be2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003be6:	015a      	lsls	r2, r3, #5
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	4413      	add	r3, r2
 8003bec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bf4:	0151      	lsls	r1, r2, #5
 8003bf6:	69fa      	ldr	r2, [r7, #28]
 8003bf8:	440a      	add	r2, r1
 8003bfa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003bfe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003c02:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c06:	015a      	lsls	r2, r3, #5
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c14:	0151      	lsls	r1, r2, #5
 8003c16:	69fa      	ldr	r2, [r7, #28]
 8003c18:	440a      	add	r2, r1
 8003c1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003c1e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003c22:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c26:	3301      	adds	r3, #1
 8003c28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d3a3      	bcc.n	8003b7c <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c3a:	69db      	ldr	r3, [r3, #28]
 8003c3c:	69fa      	ldr	r2, [r7, #28]
 8003c3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c42:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003c46:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d016      	beq.n	8003c7e <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c5a:	69fa      	ldr	r2, [r7, #28]
 8003c5c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c60:	f043 030b 	orr.w	r3, r3, #11
 8003c64:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c70:	69fa      	ldr	r2, [r7, #28]
 8003c72:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c76:	f043 030b 	orr.w	r3, r3, #11
 8003c7a:	6453      	str	r3, [r2, #68]	; 0x44
 8003c7c:	e015      	b.n	8003caa <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	69fa      	ldr	r2, [r7, #28]
 8003c88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c8c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c90:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003c94:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	69fa      	ldr	r2, [r7, #28]
 8003ca0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ca4:	f043 030b 	orr.w	r3, r3, #11
 8003ca8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	69fa      	ldr	r2, [r7, #28]
 8003cb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cb8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003cbc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6818      	ldr	r0, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003cce:	461a      	mov	r2, r3
 8003cd0:	f004 f922 	bl	8007f18 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	695a      	ldr	r2, [r3, #20]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003ce2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f004 f850 	bl	8007d8e <USB_ReadInterrupts>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cf8:	d124      	bne.n	8003d44 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f004 f8e6 	bl	8007ed0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f003 f986 	bl	800701a <USB_GetDevSpeed>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	461a      	mov	r2, r3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681c      	ldr	r4, [r3, #0]
 8003d1a:	f001 f945 	bl	8004fa8 <HAL_RCC_GetHCLKFreq>
 8003d1e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	461a      	mov	r2, r3
 8003d28:	4620      	mov	r0, r4
 8003d2a:	f002 fec3 	bl	8006ab4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f006 f83d 	bl	8009dae <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	695a      	ldr	r2, [r3, #20]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003d42:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f004 f820 	bl	8007d8e <USB_ReadInterrupts>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	f003 0308 	and.w	r3, r3, #8
 8003d54:	2b08      	cmp	r3, #8
 8003d56:	d10a      	bne.n	8003d6e <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f006 f81a 	bl	8009d92 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	695a      	ldr	r2, [r3, #20]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f002 0208 	and.w	r2, r2, #8
 8003d6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4618      	mov	r0, r3
 8003d74:	f004 f80b 	bl	8007d8e <USB_ReadInterrupts>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d82:	d10f      	bne.n	8003da4 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003d84:	2300      	movs	r3, #0
 8003d86:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f006 f87c 	bl	8009e8c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	695a      	ldr	r2, [r3, #20]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003da2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4618      	mov	r0, r3
 8003daa:	f003 fff0 	bl	8007d8e <USB_ReadInterrupts>
 8003dae:	4603      	mov	r3, r0
 8003db0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003db4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003db8:	d10f      	bne.n	8003dda <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f006 f84f 	bl	8009e68 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	695a      	ldr	r2, [r3, #20]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003dd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4618      	mov	r0, r3
 8003de0:	f003 ffd5 	bl	8007d8e <USB_ReadInterrupts>
 8003de4:	4603      	mov	r3, r0
 8003de6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003dea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dee:	d10a      	bne.n	8003e06 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f006 f85d 	bl	8009eb0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	695a      	ldr	r2, [r3, #20]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003e04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f003 ffbf 	bl	8007d8e <USB_ReadInterrupts>
 8003e10:	4603      	mov	r3, r0
 8003e12:	f003 0304 	and.w	r3, r3, #4
 8003e16:	2b04      	cmp	r3, #4
 8003e18:	d115      	bne.n	8003e46 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d002      	beq.n	8003e32 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f006 f84d 	bl	8009ecc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	6859      	ldr	r1, [r3, #4]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	605a      	str	r2, [r3, #4]
 8003e42:	e000      	b.n	8003e46 <HAL_PCD_IRQHandler+0x75e>
      return;
 8003e44:	bf00      	nop
    }
  }
}
 8003e46:	3734      	adds	r7, #52	; 0x34
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd90      	pop	{r4, r7, pc}

08003e4c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	460b      	mov	r3, r1
 8003e56:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d101      	bne.n	8003e66 <HAL_PCD_SetAddress+0x1a>
 8003e62:	2302      	movs	r3, #2
 8003e64:	e013      	b.n	8003e8e <HAL_PCD_SetAddress+0x42>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	78fa      	ldrb	r2, [r7, #3]
 8003e72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	78fa      	ldrb	r2, [r7, #3]
 8003e7c:	4611      	mov	r1, r2
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f003 ff1d 	bl	8007cbe <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3708      	adds	r7, #8
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}

08003e96 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003e96:	b580      	push	{r7, lr}
 8003e98:	b084      	sub	sp, #16
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
 8003e9e:	4608      	mov	r0, r1
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	70fb      	strb	r3, [r7, #3]
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	803b      	strh	r3, [r7, #0]
 8003eac:	4613      	mov	r3, r2
 8003eae:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003eb4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	da0f      	bge.n	8003edc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ebc:	78fb      	ldrb	r3, [r7, #3]
 8003ebe:	f003 020f 	and.w	r2, r3, #15
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	00db      	lsls	r3, r3, #3
 8003ec6:	1a9b      	subs	r3, r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	3338      	adds	r3, #56	; 0x38
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	4413      	add	r3, r2
 8003ed0:	3304      	adds	r3, #4
 8003ed2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	705a      	strb	r2, [r3, #1]
 8003eda:	e00f      	b.n	8003efc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003edc:	78fb      	ldrb	r3, [r7, #3]
 8003ede:	f003 020f 	and.w	r2, r3, #15
 8003ee2:	4613      	mov	r3, r2
 8003ee4:	00db      	lsls	r3, r3, #3
 8003ee6:	1a9b      	subs	r3, r3, r2
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	3304      	adds	r3, #4
 8003ef4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003efc:	78fb      	ldrb	r3, [r7, #3]
 8003efe:	f003 030f 	and.w	r3, r3, #15
 8003f02:	b2da      	uxtb	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003f08:	883a      	ldrh	r2, [r7, #0]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	78ba      	ldrb	r2, [r7, #2]
 8003f12:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	785b      	ldrb	r3, [r3, #1]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d004      	beq.n	8003f26 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003f26:	78bb      	ldrb	r3, [r7, #2]
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d102      	bne.n	8003f32 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d101      	bne.n	8003f40 <HAL_PCD_EP_Open+0xaa>
 8003f3c:	2302      	movs	r3, #2
 8003f3e:	e00e      	b.n	8003f5e <HAL_PCD_EP_Open+0xc8>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68f9      	ldr	r1, [r7, #12]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f003 f888 	bl	8007064 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8003f5c:	7afb      	ldrb	r3, [r7, #11]
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3710      	adds	r7, #16
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b084      	sub	sp, #16
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
 8003f6e:	460b      	mov	r3, r1
 8003f70:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	da0f      	bge.n	8003f9a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f7a:	78fb      	ldrb	r3, [r7, #3]
 8003f7c:	f003 020f 	and.w	r2, r3, #15
 8003f80:	4613      	mov	r3, r2
 8003f82:	00db      	lsls	r3, r3, #3
 8003f84:	1a9b      	subs	r3, r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	3338      	adds	r3, #56	; 0x38
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	3304      	adds	r3, #4
 8003f90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2201      	movs	r2, #1
 8003f96:	705a      	strb	r2, [r3, #1]
 8003f98:	e00f      	b.n	8003fba <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f9a:	78fb      	ldrb	r3, [r7, #3]
 8003f9c:	f003 020f 	and.w	r2, r3, #15
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	00db      	lsls	r3, r3, #3
 8003fa4:	1a9b      	subs	r3, r3, r2
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	4413      	add	r3, r2
 8003fb0:	3304      	adds	r3, #4
 8003fb2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003fba:	78fb      	ldrb	r3, [r7, #3]
 8003fbc:	f003 030f 	and.w	r3, r3, #15
 8003fc0:	b2da      	uxtb	r2, r3
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d101      	bne.n	8003fd4 <HAL_PCD_EP_Close+0x6e>
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	e00e      	b.n	8003ff2 <HAL_PCD_EP_Close+0x8c>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68f9      	ldr	r1, [r7, #12]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f003 f8c6 	bl	8007174 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3710      	adds	r7, #16
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b086      	sub	sp, #24
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	60f8      	str	r0, [r7, #12]
 8004002:	607a      	str	r2, [r7, #4]
 8004004:	603b      	str	r3, [r7, #0]
 8004006:	460b      	mov	r3, r1
 8004008:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800400a:	7afb      	ldrb	r3, [r7, #11]
 800400c:	f003 020f 	and.w	r2, r3, #15
 8004010:	4613      	mov	r3, r2
 8004012:	00db      	lsls	r3, r3, #3
 8004014:	1a9b      	subs	r3, r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800401c:	68fa      	ldr	r2, [r7, #12]
 800401e:	4413      	add	r3, r2
 8004020:	3304      	adds	r3, #4
 8004022:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	683a      	ldr	r2, [r7, #0]
 800402e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	2200      	movs	r2, #0
 8004034:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	2200      	movs	r2, #0
 800403a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800403c:	7afb      	ldrb	r3, [r7, #11]
 800403e:	f003 030f 	and.w	r3, r3, #15
 8004042:	b2da      	uxtb	r2, r3
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d102      	bne.n	8004056 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004056:	7afb      	ldrb	r3, [r7, #11]
 8004058:	f003 030f 	and.w	r3, r3, #15
 800405c:	2b00      	cmp	r3, #0
 800405e:	d109      	bne.n	8004074 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6818      	ldr	r0, [r3, #0]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	b2db      	uxtb	r3, r3
 800406a:	461a      	mov	r2, r3
 800406c:	6979      	ldr	r1, [r7, #20]
 800406e:	f003 fba1 	bl	80077b4 <USB_EP0StartXfer>
 8004072:	e008      	b.n	8004086 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6818      	ldr	r0, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	691b      	ldr	r3, [r3, #16]
 800407c:	b2db      	uxtb	r3, r3
 800407e:	461a      	mov	r2, r3
 8004080:	6979      	ldr	r1, [r7, #20]
 8004082:	f003 f953 	bl	800732c <USB_EPStartXfer>
  }

  return HAL_OK;
 8004086:	2300      	movs	r3, #0
}
 8004088:	4618      	mov	r0, r3
 800408a:	3718      	adds	r7, #24
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	460b      	mov	r3, r1
 800409a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800409c:	78fb      	ldrb	r3, [r7, #3]
 800409e:	f003 020f 	and.w	r2, r3, #15
 80040a2:	6879      	ldr	r1, [r7, #4]
 80040a4:	4613      	mov	r3, r2
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	1a9b      	subs	r3, r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	440b      	add	r3, r1
 80040ae:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80040b2:	681b      	ldr	r3, [r3, #0]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b086      	sub	sp, #24
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	607a      	str	r2, [r7, #4]
 80040ca:	603b      	str	r3, [r7, #0]
 80040cc:	460b      	mov	r3, r1
 80040ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040d0:	7afb      	ldrb	r3, [r7, #11]
 80040d2:	f003 020f 	and.w	r2, r3, #15
 80040d6:	4613      	mov	r3, r2
 80040d8:	00db      	lsls	r3, r3, #3
 80040da:	1a9b      	subs	r3, r3, r2
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	3338      	adds	r3, #56	; 0x38
 80040e0:	68fa      	ldr	r2, [r7, #12]
 80040e2:	4413      	add	r3, r2
 80040e4:	3304      	adds	r3, #4
 80040e6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	683a      	ldr	r2, [r7, #0]
 80040f2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	2200      	movs	r2, #0
 80040f8:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	2201      	movs	r2, #1
 80040fe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004100:	7afb      	ldrb	r3, [r7, #11]
 8004102:	f003 030f 	and.w	r3, r3, #15
 8004106:	b2da      	uxtb	r2, r3
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	2b01      	cmp	r3, #1
 8004112:	d102      	bne.n	800411a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800411a:	7afb      	ldrb	r3, [r7, #11]
 800411c:	f003 030f 	and.w	r3, r3, #15
 8004120:	2b00      	cmp	r3, #0
 8004122:	d109      	bne.n	8004138 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6818      	ldr	r0, [r3, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	691b      	ldr	r3, [r3, #16]
 800412c:	b2db      	uxtb	r3, r3
 800412e:	461a      	mov	r2, r3
 8004130:	6979      	ldr	r1, [r7, #20]
 8004132:	f003 fb3f 	bl	80077b4 <USB_EP0StartXfer>
 8004136:	e008      	b.n	800414a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6818      	ldr	r0, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	691b      	ldr	r3, [r3, #16]
 8004140:	b2db      	uxtb	r3, r3
 8004142:	461a      	mov	r2, r3
 8004144:	6979      	ldr	r1, [r7, #20]
 8004146:	f003 f8f1 	bl	800732c <USB_EPStartXfer>
  }

  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3718      	adds	r7, #24
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	460b      	mov	r3, r1
 800415e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004160:	78fb      	ldrb	r3, [r7, #3]
 8004162:	f003 020f 	and.w	r2, r3, #15
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	429a      	cmp	r2, r3
 800416c:	d901      	bls.n	8004172 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e050      	b.n	8004214 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004172:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004176:	2b00      	cmp	r3, #0
 8004178:	da0f      	bge.n	800419a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800417a:	78fb      	ldrb	r3, [r7, #3]
 800417c:	f003 020f 	and.w	r2, r3, #15
 8004180:	4613      	mov	r3, r2
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	1a9b      	subs	r3, r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	3338      	adds	r3, #56	; 0x38
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	4413      	add	r3, r2
 800418e:	3304      	adds	r3, #4
 8004190:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2201      	movs	r2, #1
 8004196:	705a      	strb	r2, [r3, #1]
 8004198:	e00d      	b.n	80041b6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800419a:	78fa      	ldrb	r2, [r7, #3]
 800419c:	4613      	mov	r3, r2
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	1a9b      	subs	r3, r3, r2
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	4413      	add	r3, r2
 80041ac:	3304      	adds	r3, #4
 80041ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2201      	movs	r2, #1
 80041ba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041bc:	78fb      	ldrb	r3, [r7, #3]
 80041be:	f003 030f 	and.w	r3, r3, #15
 80041c2:	b2da      	uxtb	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d101      	bne.n	80041d6 <HAL_PCD_EP_SetStall+0x82>
 80041d2:	2302      	movs	r3, #2
 80041d4:	e01e      	b.n	8004214 <HAL_PCD_EP_SetStall+0xc0>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2201      	movs	r2, #1
 80041da:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68f9      	ldr	r1, [r7, #12]
 80041e4:	4618      	mov	r0, r3
 80041e6:	f003 fc96 	bl	8007b16 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80041ea:	78fb      	ldrb	r3, [r7, #3]
 80041ec:	f003 030f 	and.w	r3, r3, #15
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d10a      	bne.n	800420a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6818      	ldr	r0, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	b2d9      	uxtb	r1, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004204:	461a      	mov	r2, r3
 8004206:	f003 fe87 	bl	8007f18 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004212:	2300      	movs	r3, #0
}
 8004214:	4618      	mov	r0, r3
 8004216:	3710      	adds	r7, #16
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	460b      	mov	r3, r1
 8004226:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004228:	78fb      	ldrb	r3, [r7, #3]
 800422a:	f003 020f 	and.w	r2, r3, #15
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	429a      	cmp	r2, r3
 8004234:	d901      	bls.n	800423a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e042      	b.n	80042c0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800423a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800423e:	2b00      	cmp	r3, #0
 8004240:	da0f      	bge.n	8004262 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004242:	78fb      	ldrb	r3, [r7, #3]
 8004244:	f003 020f 	and.w	r2, r3, #15
 8004248:	4613      	mov	r3, r2
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	1a9b      	subs	r3, r3, r2
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	3338      	adds	r3, #56	; 0x38
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	4413      	add	r3, r2
 8004256:	3304      	adds	r3, #4
 8004258:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2201      	movs	r2, #1
 800425e:	705a      	strb	r2, [r3, #1]
 8004260:	e00f      	b.n	8004282 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004262:	78fb      	ldrb	r3, [r7, #3]
 8004264:	f003 020f 	and.w	r2, r3, #15
 8004268:	4613      	mov	r3, r2
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	1a9b      	subs	r3, r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	4413      	add	r3, r2
 8004278:	3304      	adds	r3, #4
 800427a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004288:	78fb      	ldrb	r3, [r7, #3]
 800428a:	f003 030f 	and.w	r3, r3, #15
 800428e:	b2da      	uxtb	r2, r3
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800429a:	2b01      	cmp	r3, #1
 800429c:	d101      	bne.n	80042a2 <HAL_PCD_EP_ClrStall+0x86>
 800429e:	2302      	movs	r3, #2
 80042a0:	e00e      	b.n	80042c0 <HAL_PCD_EP_ClrStall+0xa4>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68f9      	ldr	r1, [r7, #12]
 80042b0:	4618      	mov	r0, r3
 80042b2:	f003 fc9e 	bl	8007bf2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}

080042c8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b08a      	sub	sp, #40	; 0x28
 80042cc:	af02      	add	r7, sp, #8
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80042dc:	683a      	ldr	r2, [r7, #0]
 80042de:	4613      	mov	r3, r2
 80042e0:	00db      	lsls	r3, r3, #3
 80042e2:	1a9b      	subs	r3, r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	3338      	adds	r3, #56	; 0x38
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	4413      	add	r3, r2
 80042ec:	3304      	adds	r3, #4
 80042ee:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	699a      	ldr	r2, [r3, #24]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	695b      	ldr	r3, [r3, #20]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d901      	bls.n	8004300 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e06c      	b.n	80043da <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	695a      	ldr	r2, [r3, #20]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	69fa      	ldr	r2, [r7, #28]
 8004312:	429a      	cmp	r2, r3
 8004314:	d902      	bls.n	800431c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	3303      	adds	r3, #3
 8004320:	089b      	lsrs	r3, r3, #2
 8004322:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004324:	e02b      	b.n	800437e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	695a      	ldr	r2, [r3, #20]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	69fa      	ldr	r2, [r7, #28]
 8004338:	429a      	cmp	r2, r3
 800433a:	d902      	bls.n	8004342 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	3303      	adds	r3, #3
 8004346:	089b      	lsrs	r3, r3, #2
 8004348:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	68d9      	ldr	r1, [r3, #12]
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	b2da      	uxtb	r2, r3
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800435a:	b2db      	uxtb	r3, r3
 800435c:	9300      	str	r3, [sp, #0]
 800435e:	4603      	mov	r3, r0
 8004360:	6978      	ldr	r0, [r7, #20]
 8004362:	f003 fb7a 	bl	8007a5a <USB_WritePacket>

    ep->xfer_buff  += len;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	68da      	ldr	r2, [r3, #12]
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	441a      	add	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	699a      	ldr	r2, [r3, #24]
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	441a      	add	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	015a      	lsls	r2, r3, #5
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	4413      	add	r3, r2
 8004386:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	b29b      	uxth	r3, r3
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	429a      	cmp	r2, r3
 8004392:	d809      	bhi.n	80043a8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	699a      	ldr	r2, [r3, #24]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800439c:	429a      	cmp	r2, r3
 800439e:	d203      	bcs.n	80043a8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	695b      	ldr	r3, [r3, #20]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1be      	bne.n	8004326 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	695a      	ldr	r2, [r3, #20]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d811      	bhi.n	80043d8 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	f003 030f 	and.w	r3, r3, #15
 80043ba:	2201      	movs	r2, #1
 80043bc:	fa02 f303 	lsl.w	r3, r2, r3
 80043c0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	43db      	mvns	r3, r3
 80043ce:	6939      	ldr	r1, [r7, #16]
 80043d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80043d4:	4013      	ands	r3, r2
 80043d6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3720      	adds	r7, #32
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
	...

080043e4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b086      	sub	sp, #24
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	333c      	adds	r3, #60	; 0x3c
 80043fc:	3304      	adds	r3, #4
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	015a      	lsls	r2, r3, #5
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	4413      	add	r3, r2
 800440a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	2b01      	cmp	r3, #1
 8004418:	f040 80a0 	bne.w	800455c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	f003 0308 	and.w	r3, r3, #8
 8004422:	2b00      	cmp	r3, #0
 8004424:	d015      	beq.n	8004452 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	4a72      	ldr	r2, [pc, #456]	; (80045f4 <PCD_EP_OutXfrComplete_int+0x210>)
 800442a:	4293      	cmp	r3, r2
 800442c:	f240 80dd 	bls.w	80045ea <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 80d7 	beq.w	80045ea <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	015a      	lsls	r2, r3, #5
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	4413      	add	r3, r2
 8004444:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004448:	461a      	mov	r2, r3
 800444a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800444e:	6093      	str	r3, [r2, #8]
 8004450:	e0cb      	b.n	80045ea <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	f003 0320 	and.w	r3, r3, #32
 8004458:	2b00      	cmp	r3, #0
 800445a:	d009      	beq.n	8004470 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	015a      	lsls	r2, r3, #5
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	4413      	add	r3, r2
 8004464:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004468:	461a      	mov	r2, r3
 800446a:	2320      	movs	r3, #32
 800446c:	6093      	str	r3, [r2, #8]
 800446e:	e0bc      	b.n	80045ea <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004476:	2b00      	cmp	r3, #0
 8004478:	f040 80b7 	bne.w	80045ea <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	4a5d      	ldr	r2, [pc, #372]	; (80045f4 <PCD_EP_OutXfrComplete_int+0x210>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d90f      	bls.n	80044a4 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00a      	beq.n	80044a4 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	015a      	lsls	r2, r3, #5
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	4413      	add	r3, r2
 8004496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800449a:	461a      	mov	r2, r3
 800449c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044a0:	6093      	str	r3, [r2, #8]
 80044a2:	e0a2      	b.n	80045ea <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80044a4:	6879      	ldr	r1, [r7, #4]
 80044a6:	683a      	ldr	r2, [r7, #0]
 80044a8:	4613      	mov	r3, r2
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	1a9b      	subs	r3, r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	440b      	add	r3, r1
 80044b2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80044b6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	0159      	lsls	r1, r3, #5
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	440b      	add	r3, r1
 80044c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80044ca:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	683a      	ldr	r2, [r7, #0]
 80044d0:	4613      	mov	r3, r2
 80044d2:	00db      	lsls	r3, r3, #3
 80044d4:	1a9b      	subs	r3, r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	4403      	add	r3, r0
 80044da:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80044de:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80044e0:	6879      	ldr	r1, [r7, #4]
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	4613      	mov	r3, r2
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	1a9b      	subs	r3, r3, r2
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	440b      	add	r3, r1
 80044ee:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80044f2:	6819      	ldr	r1, [r3, #0]
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	683a      	ldr	r2, [r7, #0]
 80044f8:	4613      	mov	r3, r2
 80044fa:	00db      	lsls	r3, r3, #3
 80044fc:	1a9b      	subs	r3, r3, r2
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	4403      	add	r3, r0
 8004502:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4419      	add	r1, r3
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	683a      	ldr	r2, [r7, #0]
 800450e:	4613      	mov	r3, r2
 8004510:	00db      	lsls	r3, r3, #3
 8004512:	1a9b      	subs	r3, r3, r2
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	4403      	add	r3, r0
 8004518:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800451c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d114      	bne.n	800454e <PCD_EP_OutXfrComplete_int+0x16a>
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	683a      	ldr	r2, [r7, #0]
 8004528:	4613      	mov	r3, r2
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	1a9b      	subs	r3, r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	440b      	add	r3, r1
 8004532:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d108      	bne.n	800454e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6818      	ldr	r0, [r3, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004546:	461a      	mov	r2, r3
 8004548:	2101      	movs	r1, #1
 800454a:	f003 fce5 	bl	8007f18 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	b2db      	uxtb	r3, r3
 8004552:	4619      	mov	r1, r3
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f005 fbe7 	bl	8009d28 <HAL_PCD_DataOutStageCallback>
 800455a:	e046      	b.n	80045ea <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4a26      	ldr	r2, [pc, #152]	; (80045f8 <PCD_EP_OutXfrComplete_int+0x214>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d124      	bne.n	80045ae <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00a      	beq.n	8004584 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	015a      	lsls	r2, r3, #5
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	4413      	add	r3, r2
 8004576:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800457a:	461a      	mov	r2, r3
 800457c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004580:	6093      	str	r3, [r2, #8]
 8004582:	e032      	b.n	80045ea <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	f003 0320 	and.w	r3, r3, #32
 800458a:	2b00      	cmp	r3, #0
 800458c:	d008      	beq.n	80045a0 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	015a      	lsls	r2, r3, #5
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	4413      	add	r3, r2
 8004596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800459a:	461a      	mov	r2, r3
 800459c:	2320      	movs	r3, #32
 800459e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	4619      	mov	r1, r3
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f005 fbbe 	bl	8009d28 <HAL_PCD_DataOutStageCallback>
 80045ac:	e01d      	b.n	80045ea <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d114      	bne.n	80045de <PCD_EP_OutXfrComplete_int+0x1fa>
 80045b4:	6879      	ldr	r1, [r7, #4]
 80045b6:	683a      	ldr	r2, [r7, #0]
 80045b8:	4613      	mov	r3, r2
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	1a9b      	subs	r3, r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	440b      	add	r3, r1
 80045c2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d108      	bne.n	80045de <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6818      	ldr	r0, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80045d6:	461a      	mov	r2, r3
 80045d8:	2100      	movs	r1, #0
 80045da:	f003 fc9d 	bl	8007f18 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	4619      	mov	r1, r3
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f005 fb9f 	bl	8009d28 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80045ea:	2300      	movs	r3, #0
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3718      	adds	r7, #24
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	4f54300a 	.word	0x4f54300a
 80045f8:	4f54310a 	.word	0x4f54310a

080045fc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	333c      	adds	r3, #60	; 0x3c
 8004614:	3304      	adds	r3, #4
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	015a      	lsls	r2, r3, #5
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	4413      	add	r3, r2
 8004622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	4a15      	ldr	r2, [pc, #84]	; (8004684 <PCD_EP_OutSetupPacket_int+0x88>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d90e      	bls.n	8004650 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004638:	2b00      	cmp	r3, #0
 800463a:	d009      	beq.n	8004650 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	015a      	lsls	r2, r3, #5
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	4413      	add	r3, r2
 8004644:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004648:	461a      	mov	r2, r3
 800464a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800464e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f005 fb57 	bl	8009d04 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	4a0a      	ldr	r2, [pc, #40]	; (8004684 <PCD_EP_OutSetupPacket_int+0x88>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d90c      	bls.n	8004678 <PCD_EP_OutSetupPacket_int+0x7c>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	2b01      	cmp	r3, #1
 8004664:	d108      	bne.n	8004678 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6818      	ldr	r0, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004670:	461a      	mov	r2, r3
 8004672:	2101      	movs	r1, #1
 8004674:	f003 fc50 	bl	8007f18 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004678:	2300      	movs	r3, #0
}
 800467a:	4618      	mov	r0, r3
 800467c:	3718      	adds	r7, #24
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	4f54300a 	.word	0x4f54300a

08004688 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	460b      	mov	r3, r1
 8004692:	70fb      	strb	r3, [r7, #3]
 8004694:	4613      	mov	r3, r2
 8004696:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80046a0:	78fb      	ldrb	r3, [r7, #3]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d107      	bne.n	80046b6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80046a6:	883b      	ldrh	r3, [r7, #0]
 80046a8:	0419      	lsls	r1, r3, #16
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68ba      	ldr	r2, [r7, #8]
 80046b0:	430a      	orrs	r2, r1
 80046b2:	629a      	str	r2, [r3, #40]	; 0x28
 80046b4:	e028      	b.n	8004708 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046bc:	0c1b      	lsrs	r3, r3, #16
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	4413      	add	r3, r2
 80046c2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80046c4:	2300      	movs	r3, #0
 80046c6:	73fb      	strb	r3, [r7, #15]
 80046c8:	e00d      	b.n	80046e6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	7bfb      	ldrb	r3, [r7, #15]
 80046d0:	3340      	adds	r3, #64	; 0x40
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	4413      	add	r3, r2
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	0c1b      	lsrs	r3, r3, #16
 80046da:	68ba      	ldr	r2, [r7, #8]
 80046dc:	4413      	add	r3, r2
 80046de:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80046e0:	7bfb      	ldrb	r3, [r7, #15]
 80046e2:	3301      	adds	r3, #1
 80046e4:	73fb      	strb	r3, [r7, #15]
 80046e6:	7bfa      	ldrb	r2, [r7, #15]
 80046e8:	78fb      	ldrb	r3, [r7, #3]
 80046ea:	3b01      	subs	r3, #1
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d3ec      	bcc.n	80046ca <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80046f0:	883b      	ldrh	r3, [r7, #0]
 80046f2:	0418      	lsls	r0, r3, #16
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6819      	ldr	r1, [r3, #0]
 80046f8:	78fb      	ldrb	r3, [r7, #3]
 80046fa:	3b01      	subs	r3, #1
 80046fc:	68ba      	ldr	r2, [r7, #8]
 80046fe:	4302      	orrs	r2, r0
 8004700:	3340      	adds	r3, #64	; 0x40
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	440b      	add	r3, r1
 8004706:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3714      	adds	r7, #20
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr

08004716 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004716:	b480      	push	{r7}
 8004718:	b083      	sub	sp, #12
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
 800471e:	460b      	mov	r3, r1
 8004720:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	887a      	ldrh	r2, [r7, #2]
 8004728:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	460b      	mov	r3, r1
 8004742:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004744:	bf00      	nop
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e25b      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	2b00      	cmp	r3, #0
 800476c:	d075      	beq.n	800485a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800476e:	4ba3      	ldr	r3, [pc, #652]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f003 030c 	and.w	r3, r3, #12
 8004776:	2b04      	cmp	r3, #4
 8004778:	d00c      	beq.n	8004794 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800477a:	4ba0      	ldr	r3, [pc, #640]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004782:	2b08      	cmp	r3, #8
 8004784:	d112      	bne.n	80047ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004786:	4b9d      	ldr	r3, [pc, #628]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800478e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004792:	d10b      	bne.n	80047ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004794:	4b99      	ldr	r3, [pc, #612]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d05b      	beq.n	8004858 <HAL_RCC_OscConfig+0x108>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d157      	bne.n	8004858 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e236      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047b4:	d106      	bne.n	80047c4 <HAL_RCC_OscConfig+0x74>
 80047b6:	4b91      	ldr	r3, [pc, #580]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a90      	ldr	r2, [pc, #576]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80047bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047c0:	6013      	str	r3, [r2, #0]
 80047c2:	e01d      	b.n	8004800 <HAL_RCC_OscConfig+0xb0>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047cc:	d10c      	bne.n	80047e8 <HAL_RCC_OscConfig+0x98>
 80047ce:	4b8b      	ldr	r3, [pc, #556]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a8a      	ldr	r2, [pc, #552]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80047d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047d8:	6013      	str	r3, [r2, #0]
 80047da:	4b88      	ldr	r3, [pc, #544]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a87      	ldr	r2, [pc, #540]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80047e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047e4:	6013      	str	r3, [r2, #0]
 80047e6:	e00b      	b.n	8004800 <HAL_RCC_OscConfig+0xb0>
 80047e8:	4b84      	ldr	r3, [pc, #528]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a83      	ldr	r2, [pc, #524]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80047ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047f2:	6013      	str	r3, [r2, #0]
 80047f4:	4b81      	ldr	r3, [pc, #516]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a80      	ldr	r2, [pc, #512]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80047fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d013      	beq.n	8004830 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004808:	f7fd ff82 	bl	8002710 <HAL_GetTick>
 800480c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800480e:	e008      	b.n	8004822 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004810:	f7fd ff7e 	bl	8002710 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	2b64      	cmp	r3, #100	; 0x64
 800481c:	d901      	bls.n	8004822 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e1fb      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004822:	4b76      	ldr	r3, [pc, #472]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d0f0      	beq.n	8004810 <HAL_RCC_OscConfig+0xc0>
 800482e:	e014      	b.n	800485a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004830:	f7fd ff6e 	bl	8002710 <HAL_GetTick>
 8004834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004836:	e008      	b.n	800484a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004838:	f7fd ff6a 	bl	8002710 <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	2b64      	cmp	r3, #100	; 0x64
 8004844:	d901      	bls.n	800484a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e1e7      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800484a:	4b6c      	ldr	r3, [pc, #432]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1f0      	bne.n	8004838 <HAL_RCC_OscConfig+0xe8>
 8004856:	e000      	b.n	800485a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004858:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0302 	and.w	r3, r3, #2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d063      	beq.n	800492e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004866:	4b65      	ldr	r3, [pc, #404]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f003 030c 	and.w	r3, r3, #12
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00b      	beq.n	800488a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004872:	4b62      	ldr	r3, [pc, #392]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800487a:	2b08      	cmp	r3, #8
 800487c:	d11c      	bne.n	80048b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800487e:	4b5f      	ldr	r3, [pc, #380]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d116      	bne.n	80048b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800488a:	4b5c      	ldr	r3, [pc, #368]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 0302 	and.w	r3, r3, #2
 8004892:	2b00      	cmp	r3, #0
 8004894:	d005      	beq.n	80048a2 <HAL_RCC_OscConfig+0x152>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d001      	beq.n	80048a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e1bb      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048a2:	4b56      	ldr	r3, [pc, #344]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	691b      	ldr	r3, [r3, #16]
 80048ae:	00db      	lsls	r3, r3, #3
 80048b0:	4952      	ldr	r1, [pc, #328]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80048b2:	4313      	orrs	r3, r2
 80048b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048b6:	e03a      	b.n	800492e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d020      	beq.n	8004902 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048c0:	4b4f      	ldr	r3, [pc, #316]	; (8004a00 <HAL_RCC_OscConfig+0x2b0>)
 80048c2:	2201      	movs	r2, #1
 80048c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c6:	f7fd ff23 	bl	8002710 <HAL_GetTick>
 80048ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048cc:	e008      	b.n	80048e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048ce:	f7fd ff1f 	bl	8002710 <HAL_GetTick>
 80048d2:	4602      	mov	r2, r0
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	1ad3      	subs	r3, r2, r3
 80048d8:	2b02      	cmp	r3, #2
 80048da:	d901      	bls.n	80048e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048dc:	2303      	movs	r3, #3
 80048de:	e19c      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048e0:	4b46      	ldr	r3, [pc, #280]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d0f0      	beq.n	80048ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ec:	4b43      	ldr	r3, [pc, #268]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	691b      	ldr	r3, [r3, #16]
 80048f8:	00db      	lsls	r3, r3, #3
 80048fa:	4940      	ldr	r1, [pc, #256]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80048fc:	4313      	orrs	r3, r2
 80048fe:	600b      	str	r3, [r1, #0]
 8004900:	e015      	b.n	800492e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004902:	4b3f      	ldr	r3, [pc, #252]	; (8004a00 <HAL_RCC_OscConfig+0x2b0>)
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004908:	f7fd ff02 	bl	8002710 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800490e:	e008      	b.n	8004922 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004910:	f7fd fefe 	bl	8002710 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b02      	cmp	r3, #2
 800491c:	d901      	bls.n	8004922 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e17b      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004922:	4b36      	ldr	r3, [pc, #216]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1f0      	bne.n	8004910 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0308 	and.w	r3, r3, #8
 8004936:	2b00      	cmp	r3, #0
 8004938:	d030      	beq.n	800499c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d016      	beq.n	8004970 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004942:	4b30      	ldr	r3, [pc, #192]	; (8004a04 <HAL_RCC_OscConfig+0x2b4>)
 8004944:	2201      	movs	r2, #1
 8004946:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004948:	f7fd fee2 	bl	8002710 <HAL_GetTick>
 800494c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800494e:	e008      	b.n	8004962 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004950:	f7fd fede 	bl	8002710 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	2b02      	cmp	r3, #2
 800495c:	d901      	bls.n	8004962 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800495e:	2303      	movs	r3, #3
 8004960:	e15b      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004962:	4b26      	ldr	r3, [pc, #152]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 8004964:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004966:	f003 0302 	and.w	r3, r3, #2
 800496a:	2b00      	cmp	r3, #0
 800496c:	d0f0      	beq.n	8004950 <HAL_RCC_OscConfig+0x200>
 800496e:	e015      	b.n	800499c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004970:	4b24      	ldr	r3, [pc, #144]	; (8004a04 <HAL_RCC_OscConfig+0x2b4>)
 8004972:	2200      	movs	r2, #0
 8004974:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004976:	f7fd fecb 	bl	8002710 <HAL_GetTick>
 800497a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800497c:	e008      	b.n	8004990 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800497e:	f7fd fec7 	bl	8002710 <HAL_GetTick>
 8004982:	4602      	mov	r2, r0
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	2b02      	cmp	r3, #2
 800498a:	d901      	bls.n	8004990 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	e144      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004990:	4b1a      	ldr	r3, [pc, #104]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 8004992:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d1f0      	bne.n	800497e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0304 	and.w	r3, r3, #4
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f000 80a0 	beq.w	8004aea <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049aa:	2300      	movs	r3, #0
 80049ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ae:	4b13      	ldr	r3, [pc, #76]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80049b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10f      	bne.n	80049da <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049ba:	2300      	movs	r3, #0
 80049bc:	60bb      	str	r3, [r7, #8]
 80049be:	4b0f      	ldr	r3, [pc, #60]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80049c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c2:	4a0e      	ldr	r2, [pc, #56]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80049c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049c8:	6413      	str	r3, [r2, #64]	; 0x40
 80049ca:	4b0c      	ldr	r3, [pc, #48]	; (80049fc <HAL_RCC_OscConfig+0x2ac>)
 80049cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049d2:	60bb      	str	r3, [r7, #8]
 80049d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049d6:	2301      	movs	r3, #1
 80049d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049da:	4b0b      	ldr	r3, [pc, #44]	; (8004a08 <HAL_RCC_OscConfig+0x2b8>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d121      	bne.n	8004a2a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049e6:	4b08      	ldr	r3, [pc, #32]	; (8004a08 <HAL_RCC_OscConfig+0x2b8>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a07      	ldr	r2, [pc, #28]	; (8004a08 <HAL_RCC_OscConfig+0x2b8>)
 80049ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049f2:	f7fd fe8d 	bl	8002710 <HAL_GetTick>
 80049f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f8:	e011      	b.n	8004a1e <HAL_RCC_OscConfig+0x2ce>
 80049fa:	bf00      	nop
 80049fc:	40023800 	.word	0x40023800
 8004a00:	42470000 	.word	0x42470000
 8004a04:	42470e80 	.word	0x42470e80
 8004a08:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a0c:	f7fd fe80 	bl	8002710 <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d901      	bls.n	8004a1e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e0fd      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a1e:	4b81      	ldr	r3, [pc, #516]	; (8004c24 <HAL_RCC_OscConfig+0x4d4>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d0f0      	beq.n	8004a0c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d106      	bne.n	8004a40 <HAL_RCC_OscConfig+0x2f0>
 8004a32:	4b7d      	ldr	r3, [pc, #500]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a36:	4a7c      	ldr	r2, [pc, #496]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004a38:	f043 0301 	orr.w	r3, r3, #1
 8004a3c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a3e:	e01c      	b.n	8004a7a <HAL_RCC_OscConfig+0x32a>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	2b05      	cmp	r3, #5
 8004a46:	d10c      	bne.n	8004a62 <HAL_RCC_OscConfig+0x312>
 8004a48:	4b77      	ldr	r3, [pc, #476]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a4c:	4a76      	ldr	r2, [pc, #472]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004a4e:	f043 0304 	orr.w	r3, r3, #4
 8004a52:	6713      	str	r3, [r2, #112]	; 0x70
 8004a54:	4b74      	ldr	r3, [pc, #464]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a58:	4a73      	ldr	r2, [pc, #460]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004a5a:	f043 0301 	orr.w	r3, r3, #1
 8004a5e:	6713      	str	r3, [r2, #112]	; 0x70
 8004a60:	e00b      	b.n	8004a7a <HAL_RCC_OscConfig+0x32a>
 8004a62:	4b71      	ldr	r3, [pc, #452]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a66:	4a70      	ldr	r2, [pc, #448]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004a68:	f023 0301 	bic.w	r3, r3, #1
 8004a6c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a6e:	4b6e      	ldr	r3, [pc, #440]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a72:	4a6d      	ldr	r2, [pc, #436]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004a74:	f023 0304 	bic.w	r3, r3, #4
 8004a78:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d015      	beq.n	8004aae <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a82:	f7fd fe45 	bl	8002710 <HAL_GetTick>
 8004a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a88:	e00a      	b.n	8004aa0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a8a:	f7fd fe41 	bl	8002710 <HAL_GetTick>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d901      	bls.n	8004aa0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	e0bc      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aa0:	4b61      	ldr	r3, [pc, #388]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004aa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d0ee      	beq.n	8004a8a <HAL_RCC_OscConfig+0x33a>
 8004aac:	e014      	b.n	8004ad8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aae:	f7fd fe2f 	bl	8002710 <HAL_GetTick>
 8004ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ab4:	e00a      	b.n	8004acc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ab6:	f7fd fe2b 	bl	8002710 <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d901      	bls.n	8004acc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e0a6      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004acc:	4b56      	ldr	r3, [pc, #344]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004ace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad0:	f003 0302 	and.w	r3, r3, #2
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d1ee      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ad8:	7dfb      	ldrb	r3, [r7, #23]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d105      	bne.n	8004aea <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ade:	4b52      	ldr	r3, [pc, #328]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae2:	4a51      	ldr	r2, [pc, #324]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004ae4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ae8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	f000 8092 	beq.w	8004c18 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004af4:	4b4c      	ldr	r3, [pc, #304]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	f003 030c 	and.w	r3, r3, #12
 8004afc:	2b08      	cmp	r3, #8
 8004afe:	d05c      	beq.n	8004bba <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d141      	bne.n	8004b8c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b08:	4b48      	ldr	r3, [pc, #288]	; (8004c2c <HAL_RCC_OscConfig+0x4dc>)
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b0e:	f7fd fdff 	bl	8002710 <HAL_GetTick>
 8004b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b14:	e008      	b.n	8004b28 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b16:	f7fd fdfb 	bl	8002710 <HAL_GetTick>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d901      	bls.n	8004b28 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e078      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b28:	4b3f      	ldr	r3, [pc, #252]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1f0      	bne.n	8004b16 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	69da      	ldr	r2, [r3, #28]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a1b      	ldr	r3, [r3, #32]
 8004b3c:	431a      	orrs	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b42:	019b      	lsls	r3, r3, #6
 8004b44:	431a      	orrs	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b4a:	085b      	lsrs	r3, r3, #1
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	041b      	lsls	r3, r3, #16
 8004b50:	431a      	orrs	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b56:	061b      	lsls	r3, r3, #24
 8004b58:	4933      	ldr	r1, [pc, #204]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b5e:	4b33      	ldr	r3, [pc, #204]	; (8004c2c <HAL_RCC_OscConfig+0x4dc>)
 8004b60:	2201      	movs	r2, #1
 8004b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b64:	f7fd fdd4 	bl	8002710 <HAL_GetTick>
 8004b68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b6a:	e008      	b.n	8004b7e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b6c:	f7fd fdd0 	bl	8002710 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e04d      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b7e:	4b2a      	ldr	r3, [pc, #168]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d0f0      	beq.n	8004b6c <HAL_RCC_OscConfig+0x41c>
 8004b8a:	e045      	b.n	8004c18 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b8c:	4b27      	ldr	r3, [pc, #156]	; (8004c2c <HAL_RCC_OscConfig+0x4dc>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b92:	f7fd fdbd 	bl	8002710 <HAL_GetTick>
 8004b96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b98:	e008      	b.n	8004bac <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b9a:	f7fd fdb9 	bl	8002710 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d901      	bls.n	8004bac <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e036      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bac:	4b1e      	ldr	r3, [pc, #120]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1f0      	bne.n	8004b9a <HAL_RCC_OscConfig+0x44a>
 8004bb8:	e02e      	b.n	8004c18 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d101      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e029      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bc6:	4b18      	ldr	r3, [pc, #96]	; (8004c28 <HAL_RCC_OscConfig+0x4d8>)
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d11c      	bne.n	8004c14 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d115      	bne.n	8004c14 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004bee:	4013      	ands	r3, r2
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d10d      	bne.n	8004c14 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d106      	bne.n	8004c14 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d001      	beq.n	8004c18 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e000      	b.n	8004c1a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3718      	adds	r7, #24
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	40007000 	.word	0x40007000
 8004c28:	40023800 	.word	0x40023800
 8004c2c:	42470060 	.word	0x42470060

08004c30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d101      	bne.n	8004c44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e0cc      	b.n	8004dde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c44:	4b68      	ldr	r3, [pc, #416]	; (8004de8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 030f 	and.w	r3, r3, #15
 8004c4c:	683a      	ldr	r2, [r7, #0]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d90c      	bls.n	8004c6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c52:	4b65      	ldr	r3, [pc, #404]	; (8004de8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c54:	683a      	ldr	r2, [r7, #0]
 8004c56:	b2d2      	uxtb	r2, r2
 8004c58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c5a:	4b63      	ldr	r3, [pc, #396]	; (8004de8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 030f 	and.w	r3, r3, #15
 8004c62:	683a      	ldr	r2, [r7, #0]
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d001      	beq.n	8004c6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e0b8      	b.n	8004dde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d020      	beq.n	8004cba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0304 	and.w	r3, r3, #4
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d005      	beq.n	8004c90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c84:	4b59      	ldr	r3, [pc, #356]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	4a58      	ldr	r2, [pc, #352]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004c8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0308 	and.w	r3, r3, #8
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d005      	beq.n	8004ca8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c9c:	4b53      	ldr	r3, [pc, #332]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	4a52      	ldr	r2, [pc, #328]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004ca2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ca6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ca8:	4b50      	ldr	r3, [pc, #320]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	494d      	ldr	r1, [pc, #308]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0301 	and.w	r3, r3, #1
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d044      	beq.n	8004d50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d107      	bne.n	8004cde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cce:	4b47      	ldr	r3, [pc, #284]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d119      	bne.n	8004d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e07f      	b.n	8004dde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d003      	beq.n	8004cee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cea:	2b03      	cmp	r3, #3
 8004cec:	d107      	bne.n	8004cfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cee:	4b3f      	ldr	r3, [pc, #252]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d109      	bne.n	8004d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e06f      	b.n	8004dde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cfe:	4b3b      	ldr	r3, [pc, #236]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0302 	and.w	r3, r3, #2
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d101      	bne.n	8004d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e067      	b.n	8004dde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d0e:	4b37      	ldr	r3, [pc, #220]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f023 0203 	bic.w	r2, r3, #3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	4934      	ldr	r1, [pc, #208]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d20:	f7fd fcf6 	bl	8002710 <HAL_GetTick>
 8004d24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d26:	e00a      	b.n	8004d3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d28:	f7fd fcf2 	bl	8002710 <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d901      	bls.n	8004d3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e04f      	b.n	8004dde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d3e:	4b2b      	ldr	r3, [pc, #172]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	f003 020c 	and.w	r2, r3, #12
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d1eb      	bne.n	8004d28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d50:	4b25      	ldr	r3, [pc, #148]	; (8004de8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 030f 	and.w	r3, r3, #15
 8004d58:	683a      	ldr	r2, [r7, #0]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d20c      	bcs.n	8004d78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d5e:	4b22      	ldr	r3, [pc, #136]	; (8004de8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d60:	683a      	ldr	r2, [r7, #0]
 8004d62:	b2d2      	uxtb	r2, r2
 8004d64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d66:	4b20      	ldr	r3, [pc, #128]	; (8004de8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 030f 	and.w	r3, r3, #15
 8004d6e:	683a      	ldr	r2, [r7, #0]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d001      	beq.n	8004d78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e032      	b.n	8004dde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0304 	and.w	r3, r3, #4
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d008      	beq.n	8004d96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d84:	4b19      	ldr	r3, [pc, #100]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	4916      	ldr	r1, [pc, #88]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0308 	and.w	r3, r3, #8
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d009      	beq.n	8004db6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004da2:	4b12      	ldr	r3, [pc, #72]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	00db      	lsls	r3, r3, #3
 8004db0:	490e      	ldr	r1, [pc, #56]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004db6:	f000 f821 	bl	8004dfc <HAL_RCC_GetSysClockFreq>
 8004dba:	4601      	mov	r1, r0
 8004dbc:	4b0b      	ldr	r3, [pc, #44]	; (8004dec <HAL_RCC_ClockConfig+0x1bc>)
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	091b      	lsrs	r3, r3, #4
 8004dc2:	f003 030f 	and.w	r3, r3, #15
 8004dc6:	4a0a      	ldr	r2, [pc, #40]	; (8004df0 <HAL_RCC_ClockConfig+0x1c0>)
 8004dc8:	5cd3      	ldrb	r3, [r2, r3]
 8004dca:	fa21 f303 	lsr.w	r3, r1, r3
 8004dce:	4a09      	ldr	r2, [pc, #36]	; (8004df4 <HAL_RCC_ClockConfig+0x1c4>)
 8004dd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004dd2:	4b09      	ldr	r3, [pc, #36]	; (8004df8 <HAL_RCC_ClockConfig+0x1c8>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f7fd fc56 	bl	8002688 <HAL_InitTick>

  return HAL_OK;
 8004ddc:	2300      	movs	r3, #0
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	40023c00 	.word	0x40023c00
 8004dec:	40023800 	.word	0x40023800
 8004df0:	0800c3c0 	.word	0x0800c3c0
 8004df4:	20000000 	.word	0x20000000
 8004df8:	20000004 	.word	0x20000004

08004dfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e02:	2300      	movs	r3, #0
 8004e04:	607b      	str	r3, [r7, #4]
 8004e06:	2300      	movs	r3, #0
 8004e08:	60fb      	str	r3, [r7, #12]
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e12:	4b63      	ldr	r3, [pc, #396]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f003 030c 	and.w	r3, r3, #12
 8004e1a:	2b04      	cmp	r3, #4
 8004e1c:	d007      	beq.n	8004e2e <HAL_RCC_GetSysClockFreq+0x32>
 8004e1e:	2b08      	cmp	r3, #8
 8004e20:	d008      	beq.n	8004e34 <HAL_RCC_GetSysClockFreq+0x38>
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	f040 80b4 	bne.w	8004f90 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e28:	4b5e      	ldr	r3, [pc, #376]	; (8004fa4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004e2a:	60bb      	str	r3, [r7, #8]
       break;
 8004e2c:	e0b3      	b.n	8004f96 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e2e:	4b5d      	ldr	r3, [pc, #372]	; (8004fa4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004e30:	60bb      	str	r3, [r7, #8]
      break;
 8004e32:	e0b0      	b.n	8004f96 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e34:	4b5a      	ldr	r3, [pc, #360]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e3c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e3e:	4b58      	ldr	r3, [pc, #352]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d04a      	beq.n	8004ee0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e4a:	4b55      	ldr	r3, [pc, #340]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	099b      	lsrs	r3, r3, #6
 8004e50:	f04f 0400 	mov.w	r4, #0
 8004e54:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004e58:	f04f 0200 	mov.w	r2, #0
 8004e5c:	ea03 0501 	and.w	r5, r3, r1
 8004e60:	ea04 0602 	and.w	r6, r4, r2
 8004e64:	4629      	mov	r1, r5
 8004e66:	4632      	mov	r2, r6
 8004e68:	f04f 0300 	mov.w	r3, #0
 8004e6c:	f04f 0400 	mov.w	r4, #0
 8004e70:	0154      	lsls	r4, r2, #5
 8004e72:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004e76:	014b      	lsls	r3, r1, #5
 8004e78:	4619      	mov	r1, r3
 8004e7a:	4622      	mov	r2, r4
 8004e7c:	1b49      	subs	r1, r1, r5
 8004e7e:	eb62 0206 	sbc.w	r2, r2, r6
 8004e82:	f04f 0300 	mov.w	r3, #0
 8004e86:	f04f 0400 	mov.w	r4, #0
 8004e8a:	0194      	lsls	r4, r2, #6
 8004e8c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004e90:	018b      	lsls	r3, r1, #6
 8004e92:	1a5b      	subs	r3, r3, r1
 8004e94:	eb64 0402 	sbc.w	r4, r4, r2
 8004e98:	f04f 0100 	mov.w	r1, #0
 8004e9c:	f04f 0200 	mov.w	r2, #0
 8004ea0:	00e2      	lsls	r2, r4, #3
 8004ea2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004ea6:	00d9      	lsls	r1, r3, #3
 8004ea8:	460b      	mov	r3, r1
 8004eaa:	4614      	mov	r4, r2
 8004eac:	195b      	adds	r3, r3, r5
 8004eae:	eb44 0406 	adc.w	r4, r4, r6
 8004eb2:	f04f 0100 	mov.w	r1, #0
 8004eb6:	f04f 0200 	mov.w	r2, #0
 8004eba:	02a2      	lsls	r2, r4, #10
 8004ebc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004ec0:	0299      	lsls	r1, r3, #10
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	4614      	mov	r4, r2
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	4621      	mov	r1, r4
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f04f 0400 	mov.w	r4, #0
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	4623      	mov	r3, r4
 8004ed4:	f7fb fe68 	bl	8000ba8 <__aeabi_uldivmod>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	460c      	mov	r4, r1
 8004edc:	60fb      	str	r3, [r7, #12]
 8004ede:	e049      	b.n	8004f74 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ee0:	4b2f      	ldr	r3, [pc, #188]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	099b      	lsrs	r3, r3, #6
 8004ee6:	f04f 0400 	mov.w	r4, #0
 8004eea:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004eee:	f04f 0200 	mov.w	r2, #0
 8004ef2:	ea03 0501 	and.w	r5, r3, r1
 8004ef6:	ea04 0602 	and.w	r6, r4, r2
 8004efa:	4629      	mov	r1, r5
 8004efc:	4632      	mov	r2, r6
 8004efe:	f04f 0300 	mov.w	r3, #0
 8004f02:	f04f 0400 	mov.w	r4, #0
 8004f06:	0154      	lsls	r4, r2, #5
 8004f08:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004f0c:	014b      	lsls	r3, r1, #5
 8004f0e:	4619      	mov	r1, r3
 8004f10:	4622      	mov	r2, r4
 8004f12:	1b49      	subs	r1, r1, r5
 8004f14:	eb62 0206 	sbc.w	r2, r2, r6
 8004f18:	f04f 0300 	mov.w	r3, #0
 8004f1c:	f04f 0400 	mov.w	r4, #0
 8004f20:	0194      	lsls	r4, r2, #6
 8004f22:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004f26:	018b      	lsls	r3, r1, #6
 8004f28:	1a5b      	subs	r3, r3, r1
 8004f2a:	eb64 0402 	sbc.w	r4, r4, r2
 8004f2e:	f04f 0100 	mov.w	r1, #0
 8004f32:	f04f 0200 	mov.w	r2, #0
 8004f36:	00e2      	lsls	r2, r4, #3
 8004f38:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004f3c:	00d9      	lsls	r1, r3, #3
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4614      	mov	r4, r2
 8004f42:	195b      	adds	r3, r3, r5
 8004f44:	eb44 0406 	adc.w	r4, r4, r6
 8004f48:	f04f 0100 	mov.w	r1, #0
 8004f4c:	f04f 0200 	mov.w	r2, #0
 8004f50:	02a2      	lsls	r2, r4, #10
 8004f52:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004f56:	0299      	lsls	r1, r3, #10
 8004f58:	460b      	mov	r3, r1
 8004f5a:	4614      	mov	r4, r2
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	4621      	mov	r1, r4
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f04f 0400 	mov.w	r4, #0
 8004f66:	461a      	mov	r2, r3
 8004f68:	4623      	mov	r3, r4
 8004f6a:	f7fb fe1d 	bl	8000ba8 <__aeabi_uldivmod>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	460c      	mov	r4, r1
 8004f72:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f74:	4b0a      	ldr	r3, [pc, #40]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	0c1b      	lsrs	r3, r3, #16
 8004f7a:	f003 0303 	and.w	r3, r3, #3
 8004f7e:	3301      	adds	r3, #1
 8004f80:	005b      	lsls	r3, r3, #1
 8004f82:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f8c:	60bb      	str	r3, [r7, #8]
      break;
 8004f8e:	e002      	b.n	8004f96 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f90:	4b04      	ldr	r3, [pc, #16]	; (8004fa4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004f92:	60bb      	str	r3, [r7, #8]
      break;
 8004f94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f96:	68bb      	ldr	r3, [r7, #8]
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3714      	adds	r7, #20
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fa0:	40023800 	.word	0x40023800
 8004fa4:	00f42400 	.word	0x00f42400

08004fa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fac:	4b03      	ldr	r3, [pc, #12]	; (8004fbc <HAL_RCC_GetHCLKFreq+0x14>)
 8004fae:	681b      	ldr	r3, [r3, #0]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	20000000 	.word	0x20000000

08004fc0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e056      	b.n	8005080 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d106      	bne.n	8004ff2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f7fd f8d3 	bl	8002198 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2202      	movs	r2, #2
 8004ff6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005008:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	431a      	orrs	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	431a      	orrs	r2, r3
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	431a      	orrs	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	695b      	ldr	r3, [r3, #20]
 8005024:	431a      	orrs	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	699b      	ldr	r3, [r3, #24]
 800502a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800502e:	431a      	orrs	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	69db      	ldr	r3, [r3, #28]
 8005034:	431a      	orrs	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a1b      	ldr	r3, [r3, #32]
 800503a:	ea42 0103 	orr.w	r1, r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	430a      	orrs	r2, r1
 8005048:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	0c1b      	lsrs	r3, r3, #16
 8005050:	f003 0104 	and.w	r1, r3, #4
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	430a      	orrs	r2, r1
 800505e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	69da      	ldr	r2, [r3, #28]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800506e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2201      	movs	r2, #1
 800507a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800507e:	2300      	movs	r3, #0
}
 8005080:	4618      	mov	r0, r3
 8005082:	3708      	adds	r7, #8
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b088      	sub	sp, #32
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	603b      	str	r3, [r7, #0]
 8005094:	4613      	mov	r3, r2
 8005096:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005098:	2300      	movs	r3, #0
 800509a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d101      	bne.n	80050aa <HAL_SPI_Transmit+0x22>
 80050a6:	2302      	movs	r3, #2
 80050a8:	e11e      	b.n	80052e8 <HAL_SPI_Transmit+0x260>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2201      	movs	r2, #1
 80050ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050b2:	f7fd fb2d 	bl	8002710 <HAL_GetTick>
 80050b6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80050b8:	88fb      	ldrh	r3, [r7, #6]
 80050ba:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d002      	beq.n	80050ce <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80050c8:	2302      	movs	r3, #2
 80050ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80050cc:	e103      	b.n	80052d6 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d002      	beq.n	80050da <HAL_SPI_Transmit+0x52>
 80050d4:	88fb      	ldrh	r3, [r7, #6]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d102      	bne.n	80050e0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80050de:	e0fa      	b.n	80052d6 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2203      	movs	r2, #3
 80050e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2200      	movs	r2, #0
 80050ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	68ba      	ldr	r2, [r7, #8]
 80050f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	88fa      	ldrh	r2, [r7, #6]
 80050f8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	88fa      	ldrh	r2, [r7, #6]
 80050fe:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2200      	movs	r2, #0
 800510a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2200      	movs	r2, #0
 8005116:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2200      	movs	r2, #0
 800511c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005126:	d107      	bne.n	8005138 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005136:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005142:	2b40      	cmp	r3, #64	; 0x40
 8005144:	d007      	beq.n	8005156 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005154:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800515e:	d14b      	bne.n	80051f8 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d002      	beq.n	800516e <HAL_SPI_Transmit+0xe6>
 8005168:	8afb      	ldrh	r3, [r7, #22]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d13e      	bne.n	80051ec <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005172:	881a      	ldrh	r2, [r3, #0]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800517e:	1c9a      	adds	r2, r3, #2
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005188:	b29b      	uxth	r3, r3
 800518a:	3b01      	subs	r3, #1
 800518c:	b29a      	uxth	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005192:	e02b      	b.n	80051ec <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f003 0302 	and.w	r3, r3, #2
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d112      	bne.n	80051c8 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051a6:	881a      	ldrh	r2, [r3, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b2:	1c9a      	adds	r2, r3, #2
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051bc:	b29b      	uxth	r3, r3
 80051be:	3b01      	subs	r3, #1
 80051c0:	b29a      	uxth	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	86da      	strh	r2, [r3, #54]	; 0x36
 80051c6:	e011      	b.n	80051ec <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051c8:	f7fd faa2 	bl	8002710 <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	683a      	ldr	r2, [r7, #0]
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d803      	bhi.n	80051e0 <HAL_SPI_Transmit+0x158>
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051de:	d102      	bne.n	80051e6 <HAL_SPI_Transmit+0x15e>
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d102      	bne.n	80051ec <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80051ea:	e074      	b.n	80052d6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d1ce      	bne.n	8005194 <HAL_SPI_Transmit+0x10c>
 80051f6:	e04c      	b.n	8005292 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d002      	beq.n	8005206 <HAL_SPI_Transmit+0x17e>
 8005200:	8afb      	ldrh	r3, [r7, #22]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d140      	bne.n	8005288 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	330c      	adds	r3, #12
 8005210:	7812      	ldrb	r2, [r2, #0]
 8005212:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005218:	1c5a      	adds	r2, r3, #1
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005222:	b29b      	uxth	r3, r3
 8005224:	3b01      	subs	r3, #1
 8005226:	b29a      	uxth	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800522c:	e02c      	b.n	8005288 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f003 0302 	and.w	r3, r3, #2
 8005238:	2b02      	cmp	r3, #2
 800523a:	d113      	bne.n	8005264 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	330c      	adds	r3, #12
 8005246:	7812      	ldrb	r2, [r2, #0]
 8005248:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800524e:	1c5a      	adds	r2, r3, #1
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005258:	b29b      	uxth	r3, r3
 800525a:	3b01      	subs	r3, #1
 800525c:	b29a      	uxth	r2, r3
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	86da      	strh	r2, [r3, #54]	; 0x36
 8005262:	e011      	b.n	8005288 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005264:	f7fd fa54 	bl	8002710 <HAL_GetTick>
 8005268:	4602      	mov	r2, r0
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	683a      	ldr	r2, [r7, #0]
 8005270:	429a      	cmp	r2, r3
 8005272:	d803      	bhi.n	800527c <HAL_SPI_Transmit+0x1f4>
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800527a:	d102      	bne.n	8005282 <HAL_SPI_Transmit+0x1fa>
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d102      	bne.n	8005288 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005286:	e026      	b.n	80052d6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800528c:	b29b      	uxth	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1cd      	bne.n	800522e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005292:	69ba      	ldr	r2, [r7, #24]
 8005294:	6839      	ldr	r1, [r7, #0]
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f000 fdc0 	bl	8005e1c <SPI_EndRxTxTransaction>
 800529c:	4603      	mov	r3, r0
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d002      	beq.n	80052a8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2220      	movs	r2, #32
 80052a6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d10a      	bne.n	80052c6 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052b0:	2300      	movs	r3, #0
 80052b2:	613b      	str	r3, [r7, #16]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	613b      	str	r3, [r7, #16]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	613b      	str	r3, [r7, #16]
 80052c4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d002      	beq.n	80052d4 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	77fb      	strb	r3, [r7, #31]
 80052d2:	e000      	b.n	80052d6 <HAL_SPI_Transmit+0x24e>
  }

error:
 80052d4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2201      	movs	r2, #1
 80052da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80052e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3720      	adds	r7, #32
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b08c      	sub	sp, #48	; 0x30
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
 80052fc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80052fe:	2301      	movs	r3, #1
 8005300:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005302:	2300      	movs	r3, #0
 8005304:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800530e:	2b01      	cmp	r3, #1
 8005310:	d101      	bne.n	8005316 <HAL_SPI_TransmitReceive+0x26>
 8005312:	2302      	movs	r3, #2
 8005314:	e18a      	b.n	800562c <HAL_SPI_TransmitReceive+0x33c>
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2201      	movs	r2, #1
 800531a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800531e:	f7fd f9f7 	bl	8002710 <HAL_GetTick>
 8005322:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800532a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005334:	887b      	ldrh	r3, [r7, #2]
 8005336:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005338:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800533c:	2b01      	cmp	r3, #1
 800533e:	d00f      	beq.n	8005360 <HAL_SPI_TransmitReceive+0x70>
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005346:	d107      	bne.n	8005358 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d103      	bne.n	8005358 <HAL_SPI_TransmitReceive+0x68>
 8005350:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005354:	2b04      	cmp	r3, #4
 8005356:	d003      	beq.n	8005360 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005358:	2302      	movs	r3, #2
 800535a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800535e:	e15b      	b.n	8005618 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d005      	beq.n	8005372 <HAL_SPI_TransmitReceive+0x82>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d002      	beq.n	8005372 <HAL_SPI_TransmitReceive+0x82>
 800536c:	887b      	ldrh	r3, [r7, #2]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d103      	bne.n	800537a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005378:	e14e      	b.n	8005618 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005380:	b2db      	uxtb	r3, r3
 8005382:	2b04      	cmp	r3, #4
 8005384:	d003      	beq.n	800538e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2205      	movs	r2, #5
 800538a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	887a      	ldrh	r2, [r7, #2]
 800539e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	887a      	ldrh	r2, [r7, #2]
 80053a4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	68ba      	ldr	r2, [r7, #8]
 80053aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	887a      	ldrh	r2, [r7, #2]
 80053b0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	887a      	ldrh	r2, [r7, #2]
 80053b6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2200      	movs	r2, #0
 80053c2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ce:	2b40      	cmp	r3, #64	; 0x40
 80053d0:	d007      	beq.n	80053e2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053e0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053ea:	d178      	bne.n	80054de <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d002      	beq.n	80053fa <HAL_SPI_TransmitReceive+0x10a>
 80053f4:	8b7b      	ldrh	r3, [r7, #26]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d166      	bne.n	80054c8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053fe:	881a      	ldrh	r2, [r3, #0]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800540a:	1c9a      	adds	r2, r3, #2
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005414:	b29b      	uxth	r3, r3
 8005416:	3b01      	subs	r3, #1
 8005418:	b29a      	uxth	r2, r3
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800541e:	e053      	b.n	80054c8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b02      	cmp	r3, #2
 800542c:	d11b      	bne.n	8005466 <HAL_SPI_TransmitReceive+0x176>
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005432:	b29b      	uxth	r3, r3
 8005434:	2b00      	cmp	r3, #0
 8005436:	d016      	beq.n	8005466 <HAL_SPI_TransmitReceive+0x176>
 8005438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800543a:	2b01      	cmp	r3, #1
 800543c:	d113      	bne.n	8005466 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005442:	881a      	ldrh	r2, [r3, #0]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800544e:	1c9a      	adds	r2, r3, #2
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005458:	b29b      	uxth	r3, r3
 800545a:	3b01      	subs	r3, #1
 800545c:	b29a      	uxth	r2, r3
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005462:	2300      	movs	r3, #0
 8005464:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f003 0301 	and.w	r3, r3, #1
 8005470:	2b01      	cmp	r3, #1
 8005472:	d119      	bne.n	80054a8 <HAL_SPI_TransmitReceive+0x1b8>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005478:	b29b      	uxth	r3, r3
 800547a:	2b00      	cmp	r3, #0
 800547c:	d014      	beq.n	80054a8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68da      	ldr	r2, [r3, #12]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005488:	b292      	uxth	r2, r2
 800548a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005490:	1c9a      	adds	r2, r3, #2
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800549a:	b29b      	uxth	r3, r3
 800549c:	3b01      	subs	r3, #1
 800549e:	b29a      	uxth	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80054a4:	2301      	movs	r3, #1
 80054a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80054a8:	f7fd f932 	bl	8002710 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d807      	bhi.n	80054c8 <HAL_SPI_TransmitReceive+0x1d8>
 80054b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054be:	d003      	beq.n	80054c8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80054c6:	e0a7      	b.n	8005618 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1a6      	bne.n	8005420 <HAL_SPI_TransmitReceive+0x130>
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1a1      	bne.n	8005420 <HAL_SPI_TransmitReceive+0x130>
 80054dc:	e07c      	b.n	80055d8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d002      	beq.n	80054ec <HAL_SPI_TransmitReceive+0x1fc>
 80054e6:	8b7b      	ldrh	r3, [r7, #26]
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d16b      	bne.n	80055c4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	330c      	adds	r3, #12
 80054f6:	7812      	ldrb	r2, [r2, #0]
 80054f8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fe:	1c5a      	adds	r2, r3, #1
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005508:	b29b      	uxth	r3, r3
 800550a:	3b01      	subs	r3, #1
 800550c:	b29a      	uxth	r2, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005512:	e057      	b.n	80055c4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	f003 0302 	and.w	r3, r3, #2
 800551e:	2b02      	cmp	r3, #2
 8005520:	d11c      	bne.n	800555c <HAL_SPI_TransmitReceive+0x26c>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005526:	b29b      	uxth	r3, r3
 8005528:	2b00      	cmp	r3, #0
 800552a:	d017      	beq.n	800555c <HAL_SPI_TransmitReceive+0x26c>
 800552c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800552e:	2b01      	cmp	r3, #1
 8005530:	d114      	bne.n	800555c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	330c      	adds	r3, #12
 800553c:	7812      	ldrb	r2, [r2, #0]
 800553e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005544:	1c5a      	adds	r2, r3, #1
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800554e:	b29b      	uxth	r3, r3
 8005550:	3b01      	subs	r3, #1
 8005552:	b29a      	uxth	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005558:	2300      	movs	r3, #0
 800555a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f003 0301 	and.w	r3, r3, #1
 8005566:	2b01      	cmp	r3, #1
 8005568:	d119      	bne.n	800559e <HAL_SPI_TransmitReceive+0x2ae>
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800556e:	b29b      	uxth	r3, r3
 8005570:	2b00      	cmp	r3, #0
 8005572:	d014      	beq.n	800559e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	68da      	ldr	r2, [r3, #12]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800557e:	b2d2      	uxtb	r2, r2
 8005580:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005586:	1c5a      	adds	r2, r3, #1
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005590:	b29b      	uxth	r3, r3
 8005592:	3b01      	subs	r3, #1
 8005594:	b29a      	uxth	r2, r3
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800559a:	2301      	movs	r3, #1
 800559c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800559e:	f7fd f8b7 	bl	8002710 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d803      	bhi.n	80055b6 <HAL_SPI_TransmitReceive+0x2c6>
 80055ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b4:	d102      	bne.n	80055bc <HAL_SPI_TransmitReceive+0x2cc>
 80055b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d103      	bne.n	80055c4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80055bc:	2303      	movs	r3, #3
 80055be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80055c2:	e029      	b.n	8005618 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d1a2      	bne.n	8005514 <HAL_SPI_TransmitReceive+0x224>
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d19d      	bne.n	8005514 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80055d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055dc:	68f8      	ldr	r0, [r7, #12]
 80055de:	f000 fc1d 	bl	8005e1c <SPI_EndRxTxTransaction>
 80055e2:	4603      	mov	r3, r0
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d006      	beq.n	80055f6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2220      	movs	r2, #32
 80055f2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80055f4:	e010      	b.n	8005618 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10b      	bne.n	8005616 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80055fe:	2300      	movs	r3, #0
 8005600:	617b      	str	r3, [r7, #20]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	617b      	str	r3, [r7, #20]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	617b      	str	r3, [r7, #20]
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	e000      	b.n	8005618 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005616:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005628:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800562c:	4618      	mov	r0, r3
 800562e:	3730      	adds	r7, #48	; 0x30
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b086      	sub	sp, #24
 8005638:	af00      	add	r7, sp, #0
 800563a:	60f8      	str	r0, [r7, #12]
 800563c:	60b9      	str	r1, [r7, #8]
 800563e:	607a      	str	r2, [r7, #4]
 8005640:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005642:	2300      	movs	r3, #0
 8005644:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800564c:	2b01      	cmp	r3, #1
 800564e:	d101      	bne.n	8005654 <HAL_SPI_TransmitReceive_DMA+0x20>
 8005650:	2302      	movs	r3, #2
 8005652:	e0e3      	b.n	800581c <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005662:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800566a:	7dbb      	ldrb	r3, [r7, #22]
 800566c:	2b01      	cmp	r3, #1
 800566e:	d00d      	beq.n	800568c <HAL_SPI_TransmitReceive_DMA+0x58>
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005676:	d106      	bne.n	8005686 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d102      	bne.n	8005686 <HAL_SPI_TransmitReceive_DMA+0x52>
 8005680:	7dbb      	ldrb	r3, [r7, #22]
 8005682:	2b04      	cmp	r3, #4
 8005684:	d002      	beq.n	800568c <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8005686:	2302      	movs	r3, #2
 8005688:	75fb      	strb	r3, [r7, #23]
    goto error;
 800568a:	e0c2      	b.n	8005812 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d005      	beq.n	800569e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d002      	beq.n	800569e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005698:	887b      	ldrh	r3, [r7, #2]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d102      	bne.n	80056a4 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80056a2:	e0b6      	b.n	8005812 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	2b04      	cmp	r3, #4
 80056ae:	d003      	beq.n	80056b8 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2205      	movs	r2, #5
 80056b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	68ba      	ldr	r2, [r7, #8]
 80056c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	887a      	ldrh	r2, [r7, #2]
 80056c8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	887a      	ldrh	r2, [r7, #2]
 80056ce:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	887a      	ldrh	r2, [r7, #2]
 80056da:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	887a      	ldrh	r2, [r7, #2]
 80056e0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2200      	movs	r2, #0
 80056ec:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	2b04      	cmp	r3, #4
 80056f8:	d108      	bne.n	800570c <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056fe:	4a49      	ldr	r2, [pc, #292]	; (8005824 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005700:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005706:	4a48      	ldr	r2, [pc, #288]	; (8005828 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005708:	63da      	str	r2, [r3, #60]	; 0x3c
 800570a:	e007      	b.n	800571c <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005710:	4a46      	ldr	r2, [pc, #280]	; (800582c <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8005712:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005718:	4a45      	ldr	r2, [pc, #276]	; (8005830 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 800571a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005720:	4a44      	ldr	r2, [pc, #272]	; (8005834 <HAL_SPI_TransmitReceive_DMA+0x200>)
 8005722:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005728:	2200      	movs	r2, #0
 800572a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	330c      	adds	r3, #12
 8005736:	4619      	mov	r1, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005742:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005744:	f7fd f9d2 	bl	8002aec <HAL_DMA_Start_IT>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00c      	beq.n	8005768 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005752:	f043 0210 	orr.w	r2, r3, #16
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005766:	e054      	b.n	8005812 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	685a      	ldr	r2, [r3, #4]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f042 0201 	orr.w	r2, r2, #1
 8005776:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800577c:	2200      	movs	r2, #0
 800577e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005784:	2200      	movs	r2, #0
 8005786:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800578c:	2200      	movs	r2, #0
 800578e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005794:	2200      	movs	r2, #0
 8005796:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057a0:	4619      	mov	r1, r3
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	330c      	adds	r3, #12
 80057a8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057ae:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80057b0:	f7fd f99c 	bl	8002aec <HAL_DMA_Start_IT>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00c      	beq.n	80057d4 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057be:	f043 0210 	orr.w	r2, r3, #16
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80057d2:	e01e      	b.n	8005812 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057de:	2b40      	cmp	r3, #64	; 0x40
 80057e0:	d007      	beq.n	80057f2 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057f0:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	685a      	ldr	r2, [r3, #4]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f042 0220 	orr.w	r2, r2, #32
 8005800:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	685a      	ldr	r2, [r3, #4]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f042 0202 	orr.w	r2, r2, #2
 8005810:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800581a:	7dfb      	ldrb	r3, [r7, #23]
}
 800581c:	4618      	mov	r0, r3
 800581e:	3718      	adds	r7, #24
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	08005bdd 	.word	0x08005bdd
 8005828:	08005aa5 	.word	0x08005aa5
 800582c:	08005bf9 	.word	0x08005bf9
 8005830:	08005b4d 	.word	0x08005b4d
 8005834:	08005c15 	.word	0x08005c15

08005838 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b088      	sub	sp, #32
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005850:	69bb      	ldr	r3, [r7, #24]
 8005852:	099b      	lsrs	r3, r3, #6
 8005854:	f003 0301 	and.w	r3, r3, #1
 8005858:	2b00      	cmp	r3, #0
 800585a:	d10f      	bne.n	800587c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00a      	beq.n	800587c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	099b      	lsrs	r3, r3, #6
 800586a:	f003 0301 	and.w	r3, r3, #1
 800586e:	2b00      	cmp	r3, #0
 8005870:	d004      	beq.n	800587c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	4798      	blx	r3
    return;
 800587a:	e0d8      	b.n	8005a2e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800587c:	69bb      	ldr	r3, [r7, #24]
 800587e:	085b      	lsrs	r3, r3, #1
 8005880:	f003 0301 	and.w	r3, r3, #1
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00a      	beq.n	800589e <HAL_SPI_IRQHandler+0x66>
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	09db      	lsrs	r3, r3, #7
 800588c:	f003 0301 	and.w	r3, r3, #1
 8005890:	2b00      	cmp	r3, #0
 8005892:	d004      	beq.n	800589e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	4798      	blx	r3
    return;
 800589c:	e0c7      	b.n	8005a2e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	095b      	lsrs	r3, r3, #5
 80058a2:	f003 0301 	and.w	r3, r3, #1
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d10c      	bne.n	80058c4 <HAL_SPI_IRQHandler+0x8c>
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	099b      	lsrs	r3, r3, #6
 80058ae:	f003 0301 	and.w	r3, r3, #1
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d106      	bne.n	80058c4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	0a1b      	lsrs	r3, r3, #8
 80058ba:	f003 0301 	and.w	r3, r3, #1
 80058be:	2b00      	cmp	r3, #0
 80058c0:	f000 80b5 	beq.w	8005a2e <HAL_SPI_IRQHandler+0x1f6>
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	095b      	lsrs	r3, r3, #5
 80058c8:	f003 0301 	and.w	r3, r3, #1
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	f000 80ae 	beq.w	8005a2e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80058d2:	69bb      	ldr	r3, [r7, #24]
 80058d4:	099b      	lsrs	r3, r3, #6
 80058d6:	f003 0301 	and.w	r3, r3, #1
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d023      	beq.n	8005926 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	2b03      	cmp	r3, #3
 80058e8:	d011      	beq.n	800590e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058ee:	f043 0204 	orr.w	r2, r3, #4
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058f6:	2300      	movs	r3, #0
 80058f8:	617b      	str	r3, [r7, #20]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	617b      	str	r3, [r7, #20]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	617b      	str	r3, [r7, #20]
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	e00b      	b.n	8005926 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800590e:	2300      	movs	r3, #0
 8005910:	613b      	str	r3, [r7, #16]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	613b      	str	r3, [r7, #16]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	613b      	str	r3, [r7, #16]
 8005922:	693b      	ldr	r3, [r7, #16]
        return;
 8005924:	e083      	b.n	8005a2e <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	095b      	lsrs	r3, r3, #5
 800592a:	f003 0301 	and.w	r3, r3, #1
 800592e:	2b00      	cmp	r3, #0
 8005930:	d014      	beq.n	800595c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005936:	f043 0201 	orr.w	r2, r3, #1
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800593e:	2300      	movs	r3, #0
 8005940:	60fb      	str	r3, [r7, #12]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	60fb      	str	r3, [r7, #12]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005958:	601a      	str	r2, [r3, #0]
 800595a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	0a1b      	lsrs	r3, r3, #8
 8005960:	f003 0301 	and.w	r3, r3, #1
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00c      	beq.n	8005982 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800596c:	f043 0208 	orr.w	r2, r3, #8
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005974:	2300      	movs	r3, #0
 8005976:	60bb      	str	r3, [r7, #8]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	60bb      	str	r3, [r7, #8]
 8005980:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005986:	2b00      	cmp	r3, #0
 8005988:	d050      	beq.n	8005a2c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	685a      	ldr	r2, [r3, #4]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005998:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	f003 0302 	and.w	r3, r3, #2
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d104      	bne.n	80059b6 <HAL_SPI_IRQHandler+0x17e>
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	f003 0301 	and.w	r3, r3, #1
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d034      	beq.n	8005a20 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	685a      	ldr	r2, [r3, #4]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f022 0203 	bic.w	r2, r2, #3
 80059c4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d011      	beq.n	80059f2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059d2:	4a18      	ldr	r2, [pc, #96]	; (8005a34 <HAL_SPI_IRQHandler+0x1fc>)
 80059d4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059da:	4618      	mov	r0, r3
 80059dc:	f7fd f8de 	bl	8002b9c <HAL_DMA_Abort_IT>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d005      	beq.n	80059f2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d016      	beq.n	8005a28 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059fe:	4a0d      	ldr	r2, [pc, #52]	; (8005a34 <HAL_SPI_IRQHandler+0x1fc>)
 8005a00:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7fd f8c8 	bl	8002b9c <HAL_DMA_Abort_IT>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00a      	beq.n	8005a28 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a16:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8005a1e:	e003      	b.n	8005a28 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 f827 	bl	8005a74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005a26:	e000      	b.n	8005a2a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005a28:	bf00      	nop
    return;
 8005a2a:	bf00      	nop
 8005a2c:	bf00      	nop
  }
}
 8005a2e:	3720      	adds	r7, #32
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	08005c55 	.word	0x08005c55

08005a38 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005a54:	bf00      	nop
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b083      	sub	sp, #12
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005a68:	bf00      	nop
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005a7c:	bf00      	nop
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a96:	b2db      	uxtb	r3, r3
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b084      	sub	sp, #16
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ab0:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ab2:	f7fc fe2d 	bl	8002710 <HAL_GetTick>
 8005ab6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ac2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ac6:	d03b      	beq.n	8005b40 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	685a      	ldr	r2, [r3, #4]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f022 0220 	bic.w	r2, r2, #32
 8005ad6:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d10d      	bne.n	8005afc <SPI_DMAReceiveCplt+0x58>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ae8:	d108      	bne.n	8005afc <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	685a      	ldr	r2, [r3, #4]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f022 0203 	bic.w	r2, r2, #3
 8005af8:	605a      	str	r2, [r3, #4]
 8005afa:	e007      	b.n	8005b0c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	685a      	ldr	r2, [r3, #4]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f022 0201 	bic.w	r2, r2, #1
 8005b0a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005b0c:	68ba      	ldr	r2, [r7, #8]
 8005b0e:	2164      	movs	r1, #100	; 0x64
 8005b10:	68f8      	ldr	r0, [r7, #12]
 8005b12:	f000 f91d 	bl	8005d50 <SPI_EndRxTransaction>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d002      	beq.n	8005b22 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2220      	movs	r2, #32
 8005b20:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d003      	beq.n	8005b40 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005b38:	68f8      	ldr	r0, [r7, #12]
 8005b3a:	f7ff ff9b 	bl	8005a74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005b3e:	e002      	b.n	8005b46 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005b40:	68f8      	ldr	r0, [r7, #12]
 8005b42:	f7ff ff79 	bl	8005a38 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005b46:	3710      	adds	r7, #16
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b084      	sub	sp, #16
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b58:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b5a:	f7fc fdd9 	bl	8002710 <HAL_GetTick>
 8005b5e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b6e:	d02f      	beq.n	8005bd0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	685a      	ldr	r2, [r3, #4]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f022 0220 	bic.w	r2, r2, #32
 8005b7e:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	2164      	movs	r1, #100	; 0x64
 8005b84:	68f8      	ldr	r0, [r7, #12]
 8005b86:	f000 f949 	bl	8005e1c <SPI_EndRxTxTransaction>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d005      	beq.n	8005b9c <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b94:	f043 0220 	orr.w	r2, r3, #32
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f022 0203 	bic.w	r2, r2, #3
 8005baa:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d003      	beq.n	8005bd0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f7ff ff53 	bl	8005a74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005bce:	e002      	b.n	8005bd6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005bd0:	68f8      	ldr	r0, [r7, #12]
 8005bd2:	f7fb ff23 	bl	8001a1c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005bd6:	3710      	adds	r7, #16
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}

08005bdc <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005bea:	68f8      	ldr	r0, [r7, #12]
 8005bec:	f7ff ff2e 	bl	8005a4c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005bf0:	bf00      	nop
 8005bf2:	3710      	adds	r7, #16
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c04:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005c06:	68f8      	ldr	r0, [r7, #12]
 8005c08:	f7ff ff2a 	bl	8005a60 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c0c:	bf00      	nop
 8005c0e:	3710      	adds	r7, #16
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c20:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	685a      	ldr	r2, [r3, #4]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f022 0203 	bic.w	r2, r2, #3
 8005c30:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c36:	f043 0210 	orr.w	r2, r3, #16
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005c46:	68f8      	ldr	r0, [r7, #12]
 8005c48:	f7ff ff14 	bl	8005a74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c4c:	bf00      	nop
 8005c4e:	3710      	adds	r7, #16
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c60:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2200      	movs	r2, #0
 8005c66:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	f7ff ff00 	bl	8005a74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c74:	bf00      	nop
 8005c76:	3710      	adds	r7, #16
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b084      	sub	sp, #16
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	603b      	str	r3, [r7, #0]
 8005c88:	4613      	mov	r3, r2
 8005c8a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c8c:	e04c      	b.n	8005d28 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c94:	d048      	beq.n	8005d28 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005c96:	f7fc fd3b 	bl	8002710 <HAL_GetTick>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	1ad3      	subs	r3, r2, r3
 8005ca0:	683a      	ldr	r2, [r7, #0]
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d902      	bls.n	8005cac <SPI_WaitFlagStateUntilTimeout+0x30>
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d13d      	bne.n	8005d28 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005cba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cc4:	d111      	bne.n	8005cea <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cce:	d004      	beq.n	8005cda <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cd8:	d107      	bne.n	8005cea <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ce8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cf2:	d10f      	bne.n	8005d14 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d02:	601a      	str	r2, [r3, #0]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d12:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e00f      	b.n	8005d48 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689a      	ldr	r2, [r3, #8]
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	4013      	ands	r3, r2
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	429a      	cmp	r2, r3
 8005d36:	bf0c      	ite	eq
 8005d38:	2301      	moveq	r3, #1
 8005d3a:	2300      	movne	r3, #0
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	461a      	mov	r2, r3
 8005d40:	79fb      	ldrb	r3, [r7, #7]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d1a3      	bne.n	8005c8e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005d46:	2300      	movs	r3, #0
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3710      	adds	r7, #16
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b086      	sub	sp, #24
 8005d54:	af02      	add	r7, sp, #8
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d64:	d111      	bne.n	8005d8a <SPI_EndRxTransaction+0x3a>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d6e:	d004      	beq.n	8005d7a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d78:	d107      	bne.n	8005d8a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d88:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d92:	d12a      	bne.n	8005dea <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d9c:	d012      	beq.n	8005dc4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	9300      	str	r3, [sp, #0]
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	2200      	movs	r2, #0
 8005da6:	2180      	movs	r1, #128	; 0x80
 8005da8:	68f8      	ldr	r0, [r7, #12]
 8005daa:	f7ff ff67 	bl	8005c7c <SPI_WaitFlagStateUntilTimeout>
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d02d      	beq.n	8005e10 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db8:	f043 0220 	orr.w	r2, r3, #32
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e026      	b.n	8005e12 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	9300      	str	r3, [sp, #0]
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	2101      	movs	r1, #1
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	f7ff ff54 	bl	8005c7c <SPI_WaitFlagStateUntilTimeout>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d01a      	beq.n	8005e10 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dde:	f043 0220 	orr.w	r2, r3, #32
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005de6:	2303      	movs	r3, #3
 8005de8:	e013      	b.n	8005e12 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	9300      	str	r3, [sp, #0]
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	2200      	movs	r2, #0
 8005df2:	2101      	movs	r1, #1
 8005df4:	68f8      	ldr	r0, [r7, #12]
 8005df6:	f7ff ff41 	bl	8005c7c <SPI_WaitFlagStateUntilTimeout>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d007      	beq.n	8005e10 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e04:	f043 0220 	orr.w	r2, r3, #32
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e000      	b.n	8005e12 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3710      	adds	r7, #16
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
	...

08005e1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b088      	sub	sp, #32
 8005e20:	af02      	add	r7, sp, #8
 8005e22:	60f8      	str	r0, [r7, #12]
 8005e24:	60b9      	str	r1, [r7, #8]
 8005e26:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005e28:	4b1b      	ldr	r3, [pc, #108]	; (8005e98 <SPI_EndRxTxTransaction+0x7c>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a1b      	ldr	r2, [pc, #108]	; (8005e9c <SPI_EndRxTxTransaction+0x80>)
 8005e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e32:	0d5b      	lsrs	r3, r3, #21
 8005e34:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005e38:	fb02 f303 	mul.w	r3, r2, r3
 8005e3c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e46:	d112      	bne.n	8005e6e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	9300      	str	r3, [sp, #0]
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	2180      	movs	r1, #128	; 0x80
 8005e52:	68f8      	ldr	r0, [r7, #12]
 8005e54:	f7ff ff12 	bl	8005c7c <SPI_WaitFlagStateUntilTimeout>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d016      	beq.n	8005e8c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e62:	f043 0220 	orr.w	r2, r3, #32
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e00f      	b.n	8005e8e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00a      	beq.n	8005e8a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e84:	2b80      	cmp	r3, #128	; 0x80
 8005e86:	d0f2      	beq.n	8005e6e <SPI_EndRxTxTransaction+0x52>
 8005e88:	e000      	b.n	8005e8c <SPI_EndRxTxTransaction+0x70>
        break;
 8005e8a:	bf00      	nop
  }

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3718      	adds	r7, #24
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	bf00      	nop
 8005e98:	20000000 	.word	0x20000000
 8005e9c:	165e9f81 	.word	0x165e9f81

08005ea0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e01d      	b.n	8005eee <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d106      	bne.n	8005ecc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f7fc fa54 	bl	8002374 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	3304      	adds	r3, #4
 8005edc:	4619      	mov	r1, r3
 8005ede:	4610      	mov	r0, r2
 8005ee0:	f000 f9fa 	bl	80062d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3708      	adds	r7, #8
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}

08005ef6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ef6:	b580      	push	{r7, lr}
 8005ef8:	b082      	sub	sp, #8
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d101      	bne.n	8005f08 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e01d      	b.n	8005f44 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d106      	bne.n	8005f22 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f000 f815 	bl	8005f4c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2202      	movs	r2, #2
 8005f26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	3304      	adds	r3, #4
 8005f32:	4619      	mov	r1, r3
 8005f34:	4610      	mov	r0, r2
 8005f36:	f000 f9cf 	bl	80062d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3708      	adds	r7, #8
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}

08005f4c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b083      	sub	sp, #12
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f54:	bf00      	nop
 8005f56:	370c      	adds	r7, #12
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr

08005f60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	6839      	ldr	r1, [r7, #0]
 8005f72:	4618      	mov	r0, r3
 8005f74:	f000 fc9a 	bl	80068ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a15      	ldr	r2, [pc, #84]	; (8005fd4 <HAL_TIM_PWM_Start+0x74>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d004      	beq.n	8005f8c <HAL_TIM_PWM_Start+0x2c>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a14      	ldr	r2, [pc, #80]	; (8005fd8 <HAL_TIM_PWM_Start+0x78>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d101      	bne.n	8005f90 <HAL_TIM_PWM_Start+0x30>
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e000      	b.n	8005f92 <HAL_TIM_PWM_Start+0x32>
 8005f90:	2300      	movs	r3, #0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d007      	beq.n	8005fa6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fa4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f003 0307 	and.w	r3, r3, #7
 8005fb0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2b06      	cmp	r3, #6
 8005fb6:	d007      	beq.n	8005fc8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f042 0201 	orr.w	r2, r2, #1
 8005fc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3710      	adds	r7, #16
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	40010000 	.word	0x40010000
 8005fd8:	40010400 	.word	0x40010400

08005fdc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d101      	bne.n	8005ff6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	e0b4      	b.n	8006160 <HAL_TIM_PWM_ConfigChannel+0x184>
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2202      	movs	r2, #2
 8006002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2b0c      	cmp	r3, #12
 800600a:	f200 809f 	bhi.w	800614c <HAL_TIM_PWM_ConfigChannel+0x170>
 800600e:	a201      	add	r2, pc, #4	; (adr r2, 8006014 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006014:	08006049 	.word	0x08006049
 8006018:	0800614d 	.word	0x0800614d
 800601c:	0800614d 	.word	0x0800614d
 8006020:	0800614d 	.word	0x0800614d
 8006024:	08006089 	.word	0x08006089
 8006028:	0800614d 	.word	0x0800614d
 800602c:	0800614d 	.word	0x0800614d
 8006030:	0800614d 	.word	0x0800614d
 8006034:	080060cb 	.word	0x080060cb
 8006038:	0800614d 	.word	0x0800614d
 800603c:	0800614d 	.word	0x0800614d
 8006040:	0800614d 	.word	0x0800614d
 8006044:	0800610b 	.word	0x0800610b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68b9      	ldr	r1, [r7, #8]
 800604e:	4618      	mov	r0, r3
 8006050:	f000 f9e2 	bl	8006418 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	699a      	ldr	r2, [r3, #24]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f042 0208 	orr.w	r2, r2, #8
 8006062:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	699a      	ldr	r2, [r3, #24]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f022 0204 	bic.w	r2, r2, #4
 8006072:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	6999      	ldr	r1, [r3, #24]
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	691a      	ldr	r2, [r3, #16]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	430a      	orrs	r2, r1
 8006084:	619a      	str	r2, [r3, #24]
      break;
 8006086:	e062      	b.n	800614e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68b9      	ldr	r1, [r7, #8]
 800608e:	4618      	mov	r0, r3
 8006090:	f000 fa32 	bl	80064f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	699a      	ldr	r2, [r3, #24]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	699a      	ldr	r2, [r3, #24]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	6999      	ldr	r1, [r3, #24]
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	021a      	lsls	r2, r3, #8
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	430a      	orrs	r2, r1
 80060c6:	619a      	str	r2, [r3, #24]
      break;
 80060c8:	e041      	b.n	800614e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68b9      	ldr	r1, [r7, #8]
 80060d0:	4618      	mov	r0, r3
 80060d2:	f000 fa87 	bl	80065e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	69da      	ldr	r2, [r3, #28]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f042 0208 	orr.w	r2, r2, #8
 80060e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	69da      	ldr	r2, [r3, #28]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f022 0204 	bic.w	r2, r2, #4
 80060f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	69d9      	ldr	r1, [r3, #28]
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	691a      	ldr	r2, [r3, #16]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	430a      	orrs	r2, r1
 8006106:	61da      	str	r2, [r3, #28]
      break;
 8006108:	e021      	b.n	800614e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68b9      	ldr	r1, [r7, #8]
 8006110:	4618      	mov	r0, r3
 8006112:	f000 fadb 	bl	80066cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	69da      	ldr	r2, [r3, #28]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006124:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	69da      	ldr	r2, [r3, #28]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006134:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	69d9      	ldr	r1, [r3, #28]
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	691b      	ldr	r3, [r3, #16]
 8006140:	021a      	lsls	r2, r3, #8
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	430a      	orrs	r2, r1
 8006148:	61da      	str	r2, [r3, #28]
      break;
 800614a:	e000      	b.n	800614e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800614c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2201      	movs	r2, #1
 8006152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	4618      	mov	r0, r3
 8006162:	3710      	adds	r7, #16
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006178:	2b01      	cmp	r3, #1
 800617a:	d101      	bne.n	8006180 <HAL_TIM_ConfigClockSource+0x18>
 800617c:	2302      	movs	r3, #2
 800617e:	e0a6      	b.n	80062ce <HAL_TIM_ConfigClockSource+0x166>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2202      	movs	r2, #2
 800618c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800619e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061a6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b40      	cmp	r3, #64	; 0x40
 80061b6:	d067      	beq.n	8006288 <HAL_TIM_ConfigClockSource+0x120>
 80061b8:	2b40      	cmp	r3, #64	; 0x40
 80061ba:	d80b      	bhi.n	80061d4 <HAL_TIM_ConfigClockSource+0x6c>
 80061bc:	2b10      	cmp	r3, #16
 80061be:	d073      	beq.n	80062a8 <HAL_TIM_ConfigClockSource+0x140>
 80061c0:	2b10      	cmp	r3, #16
 80061c2:	d802      	bhi.n	80061ca <HAL_TIM_ConfigClockSource+0x62>
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d06f      	beq.n	80062a8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80061c8:	e078      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80061ca:	2b20      	cmp	r3, #32
 80061cc:	d06c      	beq.n	80062a8 <HAL_TIM_ConfigClockSource+0x140>
 80061ce:	2b30      	cmp	r3, #48	; 0x30
 80061d0:	d06a      	beq.n	80062a8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80061d2:	e073      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80061d4:	2b70      	cmp	r3, #112	; 0x70
 80061d6:	d00d      	beq.n	80061f4 <HAL_TIM_ConfigClockSource+0x8c>
 80061d8:	2b70      	cmp	r3, #112	; 0x70
 80061da:	d804      	bhi.n	80061e6 <HAL_TIM_ConfigClockSource+0x7e>
 80061dc:	2b50      	cmp	r3, #80	; 0x50
 80061de:	d033      	beq.n	8006248 <HAL_TIM_ConfigClockSource+0xe0>
 80061e0:	2b60      	cmp	r3, #96	; 0x60
 80061e2:	d041      	beq.n	8006268 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80061e4:	e06a      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80061e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061ea:	d066      	beq.n	80062ba <HAL_TIM_ConfigClockSource+0x152>
 80061ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061f0:	d017      	beq.n	8006222 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80061f2:	e063      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6818      	ldr	r0, [r3, #0]
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	6899      	ldr	r1, [r3, #8]
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	f000 fb32 	bl	800686c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006216:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	68fa      	ldr	r2, [r7, #12]
 800621e:	609a      	str	r2, [r3, #8]
      break;
 8006220:	e04c      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6818      	ldr	r0, [r3, #0]
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	6899      	ldr	r1, [r3, #8]
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	685a      	ldr	r2, [r3, #4]
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	f000 fb1b 	bl	800686c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	689a      	ldr	r2, [r3, #8]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006244:	609a      	str	r2, [r3, #8]
      break;
 8006246:	e039      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6818      	ldr	r0, [r3, #0]
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	6859      	ldr	r1, [r3, #4]
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	461a      	mov	r2, r3
 8006256:	f000 fa8f 	bl	8006778 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	2150      	movs	r1, #80	; 0x50
 8006260:	4618      	mov	r0, r3
 8006262:	f000 fae8 	bl	8006836 <TIM_ITRx_SetConfig>
      break;
 8006266:	e029      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6818      	ldr	r0, [r3, #0]
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	6859      	ldr	r1, [r3, #4]
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	461a      	mov	r2, r3
 8006276:	f000 faae 	bl	80067d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	2160      	movs	r1, #96	; 0x60
 8006280:	4618      	mov	r0, r3
 8006282:	f000 fad8 	bl	8006836 <TIM_ITRx_SetConfig>
      break;
 8006286:	e019      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6818      	ldr	r0, [r3, #0]
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	6859      	ldr	r1, [r3, #4]
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	461a      	mov	r2, r3
 8006296:	f000 fa6f 	bl	8006778 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	2140      	movs	r1, #64	; 0x40
 80062a0:	4618      	mov	r0, r3
 80062a2:	f000 fac8 	bl	8006836 <TIM_ITRx_SetConfig>
      break;
 80062a6:	e009      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4619      	mov	r1, r3
 80062b2:	4610      	mov	r0, r2
 80062b4:	f000 fabf 	bl	8006836 <TIM_ITRx_SetConfig>
      break;
 80062b8:	e000      	b.n	80062bc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80062ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062cc:	2300      	movs	r3, #0
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3710      	adds	r7, #16
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}
	...

080062d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80062d8:	b480      	push	{r7}
 80062da:	b085      	sub	sp, #20
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a40      	ldr	r2, [pc, #256]	; (80063ec <TIM_Base_SetConfig+0x114>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d013      	beq.n	8006318 <TIM_Base_SetConfig+0x40>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062f6:	d00f      	beq.n	8006318 <TIM_Base_SetConfig+0x40>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	4a3d      	ldr	r2, [pc, #244]	; (80063f0 <TIM_Base_SetConfig+0x118>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d00b      	beq.n	8006318 <TIM_Base_SetConfig+0x40>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a3c      	ldr	r2, [pc, #240]	; (80063f4 <TIM_Base_SetConfig+0x11c>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d007      	beq.n	8006318 <TIM_Base_SetConfig+0x40>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4a3b      	ldr	r2, [pc, #236]	; (80063f8 <TIM_Base_SetConfig+0x120>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d003      	beq.n	8006318 <TIM_Base_SetConfig+0x40>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a3a      	ldr	r2, [pc, #232]	; (80063fc <TIM_Base_SetConfig+0x124>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d108      	bne.n	800632a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800631e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	68fa      	ldr	r2, [r7, #12]
 8006326:	4313      	orrs	r3, r2
 8006328:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a2f      	ldr	r2, [pc, #188]	; (80063ec <TIM_Base_SetConfig+0x114>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d02b      	beq.n	800638a <TIM_Base_SetConfig+0xb2>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006338:	d027      	beq.n	800638a <TIM_Base_SetConfig+0xb2>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a2c      	ldr	r2, [pc, #176]	; (80063f0 <TIM_Base_SetConfig+0x118>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d023      	beq.n	800638a <TIM_Base_SetConfig+0xb2>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a2b      	ldr	r2, [pc, #172]	; (80063f4 <TIM_Base_SetConfig+0x11c>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d01f      	beq.n	800638a <TIM_Base_SetConfig+0xb2>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a2a      	ldr	r2, [pc, #168]	; (80063f8 <TIM_Base_SetConfig+0x120>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d01b      	beq.n	800638a <TIM_Base_SetConfig+0xb2>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a29      	ldr	r2, [pc, #164]	; (80063fc <TIM_Base_SetConfig+0x124>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d017      	beq.n	800638a <TIM_Base_SetConfig+0xb2>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a28      	ldr	r2, [pc, #160]	; (8006400 <TIM_Base_SetConfig+0x128>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d013      	beq.n	800638a <TIM_Base_SetConfig+0xb2>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	4a27      	ldr	r2, [pc, #156]	; (8006404 <TIM_Base_SetConfig+0x12c>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d00f      	beq.n	800638a <TIM_Base_SetConfig+0xb2>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a26      	ldr	r2, [pc, #152]	; (8006408 <TIM_Base_SetConfig+0x130>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d00b      	beq.n	800638a <TIM_Base_SetConfig+0xb2>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4a25      	ldr	r2, [pc, #148]	; (800640c <TIM_Base_SetConfig+0x134>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d007      	beq.n	800638a <TIM_Base_SetConfig+0xb2>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a24      	ldr	r2, [pc, #144]	; (8006410 <TIM_Base_SetConfig+0x138>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d003      	beq.n	800638a <TIM_Base_SetConfig+0xb2>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4a23      	ldr	r2, [pc, #140]	; (8006414 <TIM_Base_SetConfig+0x13c>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d108      	bne.n	800639c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006390:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	68db      	ldr	r3, [r3, #12]
 8006396:	68fa      	ldr	r2, [r7, #12]
 8006398:	4313      	orrs	r3, r2
 800639a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	68fa      	ldr	r2, [r7, #12]
 80063ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	689a      	ldr	r2, [r3, #8]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a0a      	ldr	r2, [pc, #40]	; (80063ec <TIM_Base_SetConfig+0x114>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d003      	beq.n	80063d0 <TIM_Base_SetConfig+0xf8>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a0c      	ldr	r2, [pc, #48]	; (80063fc <TIM_Base_SetConfig+0x124>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d103      	bne.n	80063d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	691a      	ldr	r2, [r3, #16]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2201      	movs	r2, #1
 80063dc:	615a      	str	r2, [r3, #20]
}
 80063de:	bf00      	nop
 80063e0:	3714      	adds	r7, #20
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop
 80063ec:	40010000 	.word	0x40010000
 80063f0:	40000400 	.word	0x40000400
 80063f4:	40000800 	.word	0x40000800
 80063f8:	40000c00 	.word	0x40000c00
 80063fc:	40010400 	.word	0x40010400
 8006400:	40014000 	.word	0x40014000
 8006404:	40014400 	.word	0x40014400
 8006408:	40014800 	.word	0x40014800
 800640c:	40001800 	.word	0x40001800
 8006410:	40001c00 	.word	0x40001c00
 8006414:	40002000 	.word	0x40002000

08006418 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006418:	b480      	push	{r7}
 800641a:	b087      	sub	sp, #28
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a1b      	ldr	r3, [r3, #32]
 8006426:	f023 0201 	bic.w	r2, r3, #1
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a1b      	ldr	r3, [r3, #32]
 8006432:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006446:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f023 0303 	bic.w	r3, r3, #3
 800644e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68fa      	ldr	r2, [r7, #12]
 8006456:	4313      	orrs	r3, r2
 8006458:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f023 0302 	bic.w	r3, r3, #2
 8006460:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	697a      	ldr	r2, [r7, #20]
 8006468:	4313      	orrs	r3, r2
 800646a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4a20      	ldr	r2, [pc, #128]	; (80064f0 <TIM_OC1_SetConfig+0xd8>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d003      	beq.n	800647c <TIM_OC1_SetConfig+0x64>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	4a1f      	ldr	r2, [pc, #124]	; (80064f4 <TIM_OC1_SetConfig+0xdc>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d10c      	bne.n	8006496 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	f023 0308 	bic.w	r3, r3, #8
 8006482:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	697a      	ldr	r2, [r7, #20]
 800648a:	4313      	orrs	r3, r2
 800648c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	f023 0304 	bic.w	r3, r3, #4
 8006494:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a15      	ldr	r2, [pc, #84]	; (80064f0 <TIM_OC1_SetConfig+0xd8>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d003      	beq.n	80064a6 <TIM_OC1_SetConfig+0x8e>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a14      	ldr	r2, [pc, #80]	; (80064f4 <TIM_OC1_SetConfig+0xdc>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d111      	bne.n	80064ca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80064b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	695b      	ldr	r3, [r3, #20]
 80064ba:	693a      	ldr	r2, [r7, #16]
 80064bc:	4313      	orrs	r3, r2
 80064be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	699b      	ldr	r3, [r3, #24]
 80064c4:	693a      	ldr	r2, [r7, #16]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	693a      	ldr	r2, [r7, #16]
 80064ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	685a      	ldr	r2, [r3, #4]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	697a      	ldr	r2, [r7, #20]
 80064e2:	621a      	str	r2, [r3, #32]
}
 80064e4:	bf00      	nop
 80064e6:	371c      	adds	r7, #28
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr
 80064f0:	40010000 	.word	0x40010000
 80064f4:	40010400 	.word	0x40010400

080064f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b087      	sub	sp, #28
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a1b      	ldr	r3, [r3, #32]
 8006506:	f023 0210 	bic.w	r2, r3, #16
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	699b      	ldr	r3, [r3, #24]
 800651e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006526:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800652e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	021b      	lsls	r3, r3, #8
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	4313      	orrs	r3, r2
 800653a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	f023 0320 	bic.w	r3, r3, #32
 8006542:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	011b      	lsls	r3, r3, #4
 800654a:	697a      	ldr	r2, [r7, #20]
 800654c:	4313      	orrs	r3, r2
 800654e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a22      	ldr	r2, [pc, #136]	; (80065dc <TIM_OC2_SetConfig+0xe4>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d003      	beq.n	8006560 <TIM_OC2_SetConfig+0x68>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a21      	ldr	r2, [pc, #132]	; (80065e0 <TIM_OC2_SetConfig+0xe8>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d10d      	bne.n	800657c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006566:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	011b      	lsls	r3, r3, #4
 800656e:	697a      	ldr	r2, [r7, #20]
 8006570:	4313      	orrs	r3, r2
 8006572:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800657a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a17      	ldr	r2, [pc, #92]	; (80065dc <TIM_OC2_SetConfig+0xe4>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d003      	beq.n	800658c <TIM_OC2_SetConfig+0x94>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a16      	ldr	r2, [pc, #88]	; (80065e0 <TIM_OC2_SetConfig+0xe8>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d113      	bne.n	80065b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006592:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800659a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	695b      	ldr	r3, [r3, #20]
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	693a      	ldr	r2, [r7, #16]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	699b      	ldr	r3, [r3, #24]
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	693a      	ldr	r2, [r7, #16]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	685a      	ldr	r2, [r3, #4]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	621a      	str	r2, [r3, #32]
}
 80065ce:	bf00      	nop
 80065d0:	371c      	adds	r7, #28
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr
 80065da:	bf00      	nop
 80065dc:	40010000 	.word	0x40010000
 80065e0:	40010400 	.word	0x40010400

080065e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b087      	sub	sp, #28
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a1b      	ldr	r3, [r3, #32]
 80065f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	69db      	ldr	r3, [r3, #28]
 800660a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f023 0303 	bic.w	r3, r3, #3
 800661a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	68fa      	ldr	r2, [r7, #12]
 8006622:	4313      	orrs	r3, r2
 8006624:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800662c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	021b      	lsls	r3, r3, #8
 8006634:	697a      	ldr	r2, [r7, #20]
 8006636:	4313      	orrs	r3, r2
 8006638:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a21      	ldr	r2, [pc, #132]	; (80066c4 <TIM_OC3_SetConfig+0xe0>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d003      	beq.n	800664a <TIM_OC3_SetConfig+0x66>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a20      	ldr	r2, [pc, #128]	; (80066c8 <TIM_OC3_SetConfig+0xe4>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d10d      	bne.n	8006666 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006650:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	021b      	lsls	r3, r3, #8
 8006658:	697a      	ldr	r2, [r7, #20]
 800665a:	4313      	orrs	r3, r2
 800665c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006664:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a16      	ldr	r2, [pc, #88]	; (80066c4 <TIM_OC3_SetConfig+0xe0>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d003      	beq.n	8006676 <TIM_OC3_SetConfig+0x92>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a15      	ldr	r2, [pc, #84]	; (80066c8 <TIM_OC3_SetConfig+0xe4>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d113      	bne.n	800669e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800667c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006684:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	695b      	ldr	r3, [r3, #20]
 800668a:	011b      	lsls	r3, r3, #4
 800668c:	693a      	ldr	r2, [r7, #16]
 800668e:	4313      	orrs	r3, r2
 8006690:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	699b      	ldr	r3, [r3, #24]
 8006696:	011b      	lsls	r3, r3, #4
 8006698:	693a      	ldr	r2, [r7, #16]
 800669a:	4313      	orrs	r3, r2
 800669c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	693a      	ldr	r2, [r7, #16]
 80066a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	685a      	ldr	r2, [r3, #4]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	697a      	ldr	r2, [r7, #20]
 80066b6:	621a      	str	r2, [r3, #32]
}
 80066b8:	bf00      	nop
 80066ba:	371c      	adds	r7, #28
 80066bc:	46bd      	mov	sp, r7
 80066be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c2:	4770      	bx	lr
 80066c4:	40010000 	.word	0x40010000
 80066c8:	40010400 	.word	0x40010400

080066cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b087      	sub	sp, #28
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
 80066d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a1b      	ldr	r3, [r3, #32]
 80066da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a1b      	ldr	r3, [r3, #32]
 80066e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	69db      	ldr	r3, [r3, #28]
 80066f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006702:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	021b      	lsls	r3, r3, #8
 800670a:	68fa      	ldr	r2, [r7, #12]
 800670c:	4313      	orrs	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006716:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	031b      	lsls	r3, r3, #12
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	4313      	orrs	r3, r2
 8006722:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a12      	ldr	r2, [pc, #72]	; (8006770 <TIM_OC4_SetConfig+0xa4>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d003      	beq.n	8006734 <TIM_OC4_SetConfig+0x68>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a11      	ldr	r2, [pc, #68]	; (8006774 <TIM_OC4_SetConfig+0xa8>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d109      	bne.n	8006748 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800673a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	695b      	ldr	r3, [r3, #20]
 8006740:	019b      	lsls	r3, r3, #6
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	4313      	orrs	r3, r2
 8006746:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	685a      	ldr	r2, [r3, #4]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	693a      	ldr	r2, [r7, #16]
 8006760:	621a      	str	r2, [r3, #32]
}
 8006762:	bf00      	nop
 8006764:	371c      	adds	r7, #28
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	40010000 	.word	0x40010000
 8006774:	40010400 	.word	0x40010400

08006778 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006778:	b480      	push	{r7}
 800677a:	b087      	sub	sp, #28
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	60b9      	str	r1, [r7, #8]
 8006782:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	6a1b      	ldr	r3, [r3, #32]
 8006788:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	6a1b      	ldr	r3, [r3, #32]
 800678e:	f023 0201 	bic.w	r2, r3, #1
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80067a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	011b      	lsls	r3, r3, #4
 80067a8:	693a      	ldr	r2, [r7, #16]
 80067aa:	4313      	orrs	r3, r2
 80067ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	f023 030a 	bic.w	r3, r3, #10
 80067b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067b6:	697a      	ldr	r2, [r7, #20]
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	693a      	ldr	r2, [r7, #16]
 80067c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	697a      	ldr	r2, [r7, #20]
 80067c8:	621a      	str	r2, [r3, #32]
}
 80067ca:	bf00      	nop
 80067cc:	371c      	adds	r7, #28
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr

080067d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067d6:	b480      	push	{r7}
 80067d8:	b087      	sub	sp, #28
 80067da:	af00      	add	r7, sp, #0
 80067dc:	60f8      	str	r0, [r7, #12]
 80067de:	60b9      	str	r1, [r7, #8]
 80067e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6a1b      	ldr	r3, [r3, #32]
 80067e6:	f023 0210 	bic.w	r2, r3, #16
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	699b      	ldr	r3, [r3, #24]
 80067f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6a1b      	ldr	r3, [r3, #32]
 80067f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006800:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	031b      	lsls	r3, r3, #12
 8006806:	697a      	ldr	r2, [r7, #20]
 8006808:	4313      	orrs	r3, r2
 800680a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006812:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	011b      	lsls	r3, r3, #4
 8006818:	693a      	ldr	r2, [r7, #16]
 800681a:	4313      	orrs	r3, r2
 800681c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	697a      	ldr	r2, [r7, #20]
 8006822:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	693a      	ldr	r2, [r7, #16]
 8006828:	621a      	str	r2, [r3, #32]
}
 800682a:	bf00      	nop
 800682c:	371c      	adds	r7, #28
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr

08006836 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006836:	b480      	push	{r7}
 8006838:	b085      	sub	sp, #20
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
 800683e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800684c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800684e:	683a      	ldr	r2, [r7, #0]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	4313      	orrs	r3, r2
 8006854:	f043 0307 	orr.w	r3, r3, #7
 8006858:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	609a      	str	r2, [r3, #8]
}
 8006860:	bf00      	nop
 8006862:	3714      	adds	r7, #20
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	607a      	str	r2, [r7, #4]
 8006878:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006886:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	021a      	lsls	r2, r3, #8
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	431a      	orrs	r2, r3
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	4313      	orrs	r3, r2
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	4313      	orrs	r3, r2
 8006898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	697a      	ldr	r2, [r7, #20]
 800689e:	609a      	str	r2, [r3, #8]
}
 80068a0:	bf00      	nop
 80068a2:	371c      	adds	r7, #28
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b087      	sub	sp, #28
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	f003 031f 	and.w	r3, r3, #31
 80068be:	2201      	movs	r2, #1
 80068c0:	fa02 f303 	lsl.w	r3, r2, r3
 80068c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6a1a      	ldr	r2, [r3, #32]
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	43db      	mvns	r3, r3
 80068ce:	401a      	ands	r2, r3
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	6a1a      	ldr	r2, [r3, #32]
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	f003 031f 	and.w	r3, r3, #31
 80068de:	6879      	ldr	r1, [r7, #4]
 80068e0:	fa01 f303 	lsl.w	r3, r1, r3
 80068e4:	431a      	orrs	r2, r3
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	621a      	str	r2, [r3, #32]
}
 80068ea:	bf00      	nop
 80068ec:	371c      	adds	r7, #28
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
	...

080068f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b085      	sub	sp, #20
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006908:	2b01      	cmp	r3, #1
 800690a:	d101      	bne.n	8006910 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800690c:	2302      	movs	r3, #2
 800690e:	e05a      	b.n	80069c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2201      	movs	r2, #1
 8006914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2202      	movs	r2, #2
 800691c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006936:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	4313      	orrs	r3, r2
 8006940:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a21      	ldr	r2, [pc, #132]	; (80069d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d022      	beq.n	800699a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800695c:	d01d      	beq.n	800699a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a1d      	ldr	r2, [pc, #116]	; (80069d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d018      	beq.n	800699a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a1b      	ldr	r2, [pc, #108]	; (80069dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d013      	beq.n	800699a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a1a      	ldr	r2, [pc, #104]	; (80069e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d00e      	beq.n	800699a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a18      	ldr	r2, [pc, #96]	; (80069e4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d009      	beq.n	800699a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a17      	ldr	r2, [pc, #92]	; (80069e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d004      	beq.n	800699a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a15      	ldr	r2, [pc, #84]	; (80069ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d10c      	bne.n	80069b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	68ba      	ldr	r2, [r7, #8]
 80069b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3714      	adds	r7, #20
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr
 80069d2:	bf00      	nop
 80069d4:	40010000 	.word	0x40010000
 80069d8:	40000400 	.word	0x40000400
 80069dc:	40000800 	.word	0x40000800
 80069e0:	40000c00 	.word	0x40000c00
 80069e4:	40010400 	.word	0x40010400
 80069e8:	40014000 	.word	0x40014000
 80069ec:	40001800 	.word	0x40001800

080069f0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80069f0:	b084      	sub	sp, #16
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b084      	sub	sp, #16
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
 80069fa:	f107 001c 	add.w	r0, r7, #28
 80069fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d122      	bne.n	8006a4e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a0c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006a1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006a30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d105      	bne.n	8006a42 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	68db      	ldr	r3, [r3, #12]
 8006a3a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f001 fac6 	bl	8007fd4 <USB_CoreReset>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	73fb      	strb	r3, [r7, #15]
 8006a4c:	e01a      	b.n	8006a84 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f001 faba 	bl	8007fd4 <USB_CoreReset>
 8006a60:	4603      	mov	r3, r0
 8006a62:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006a64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d106      	bne.n	8006a78 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a6e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	639a      	str	r2, [r3, #56]	; 0x38
 8006a76:	e005      	b.n	8006a84 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a7c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d10b      	bne.n	8006aa2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	f043 0206 	orr.w	r2, r3, #6
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	f043 0220 	orr.w	r2, r3, #32
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3710      	adds	r7, #16
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006aae:	b004      	add	sp, #16
 8006ab0:	4770      	bx	lr
	...

08006ab4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b087      	sub	sp, #28
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	60b9      	str	r1, [r7, #8]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006ac2:	79fb      	ldrb	r3, [r7, #7]
 8006ac4:	2b02      	cmp	r3, #2
 8006ac6:	d165      	bne.n	8006b94 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	4a41      	ldr	r2, [pc, #260]	; (8006bd0 <USB_SetTurnaroundTime+0x11c>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d906      	bls.n	8006ade <USB_SetTurnaroundTime+0x2a>
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	4a40      	ldr	r2, [pc, #256]	; (8006bd4 <USB_SetTurnaroundTime+0x120>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d802      	bhi.n	8006ade <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006ad8:	230f      	movs	r3, #15
 8006ada:	617b      	str	r3, [r7, #20]
 8006adc:	e062      	b.n	8006ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	4a3c      	ldr	r2, [pc, #240]	; (8006bd4 <USB_SetTurnaroundTime+0x120>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d906      	bls.n	8006af4 <USB_SetTurnaroundTime+0x40>
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	4a3b      	ldr	r2, [pc, #236]	; (8006bd8 <USB_SetTurnaroundTime+0x124>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d802      	bhi.n	8006af4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006aee:	230e      	movs	r3, #14
 8006af0:	617b      	str	r3, [r7, #20]
 8006af2:	e057      	b.n	8006ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	4a38      	ldr	r2, [pc, #224]	; (8006bd8 <USB_SetTurnaroundTime+0x124>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d906      	bls.n	8006b0a <USB_SetTurnaroundTime+0x56>
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	4a37      	ldr	r2, [pc, #220]	; (8006bdc <USB_SetTurnaroundTime+0x128>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d802      	bhi.n	8006b0a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006b04:	230d      	movs	r3, #13
 8006b06:	617b      	str	r3, [r7, #20]
 8006b08:	e04c      	b.n	8006ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	4a33      	ldr	r2, [pc, #204]	; (8006bdc <USB_SetTurnaroundTime+0x128>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d906      	bls.n	8006b20 <USB_SetTurnaroundTime+0x6c>
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	4a32      	ldr	r2, [pc, #200]	; (8006be0 <USB_SetTurnaroundTime+0x12c>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d802      	bhi.n	8006b20 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006b1a:	230c      	movs	r3, #12
 8006b1c:	617b      	str	r3, [r7, #20]
 8006b1e:	e041      	b.n	8006ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	4a2f      	ldr	r2, [pc, #188]	; (8006be0 <USB_SetTurnaroundTime+0x12c>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d906      	bls.n	8006b36 <USB_SetTurnaroundTime+0x82>
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	4a2e      	ldr	r2, [pc, #184]	; (8006be4 <USB_SetTurnaroundTime+0x130>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d802      	bhi.n	8006b36 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006b30:	230b      	movs	r3, #11
 8006b32:	617b      	str	r3, [r7, #20]
 8006b34:	e036      	b.n	8006ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	4a2a      	ldr	r2, [pc, #168]	; (8006be4 <USB_SetTurnaroundTime+0x130>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d906      	bls.n	8006b4c <USB_SetTurnaroundTime+0x98>
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	4a29      	ldr	r2, [pc, #164]	; (8006be8 <USB_SetTurnaroundTime+0x134>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d802      	bhi.n	8006b4c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006b46:	230a      	movs	r3, #10
 8006b48:	617b      	str	r3, [r7, #20]
 8006b4a:	e02b      	b.n	8006ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	4a26      	ldr	r2, [pc, #152]	; (8006be8 <USB_SetTurnaroundTime+0x134>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d906      	bls.n	8006b62 <USB_SetTurnaroundTime+0xae>
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	4a25      	ldr	r2, [pc, #148]	; (8006bec <USB_SetTurnaroundTime+0x138>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d802      	bhi.n	8006b62 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006b5c:	2309      	movs	r3, #9
 8006b5e:	617b      	str	r3, [r7, #20]
 8006b60:	e020      	b.n	8006ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	4a21      	ldr	r2, [pc, #132]	; (8006bec <USB_SetTurnaroundTime+0x138>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d906      	bls.n	8006b78 <USB_SetTurnaroundTime+0xc4>
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	4a20      	ldr	r2, [pc, #128]	; (8006bf0 <USB_SetTurnaroundTime+0x13c>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d802      	bhi.n	8006b78 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006b72:	2308      	movs	r3, #8
 8006b74:	617b      	str	r3, [r7, #20]
 8006b76:	e015      	b.n	8006ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	4a1d      	ldr	r2, [pc, #116]	; (8006bf0 <USB_SetTurnaroundTime+0x13c>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d906      	bls.n	8006b8e <USB_SetTurnaroundTime+0xda>
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	4a1c      	ldr	r2, [pc, #112]	; (8006bf4 <USB_SetTurnaroundTime+0x140>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d802      	bhi.n	8006b8e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006b88:	2307      	movs	r3, #7
 8006b8a:	617b      	str	r3, [r7, #20]
 8006b8c:	e00a      	b.n	8006ba4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006b8e:	2306      	movs	r3, #6
 8006b90:	617b      	str	r3, [r7, #20]
 8006b92:	e007      	b.n	8006ba4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006b94:	79fb      	ldrb	r3, [r7, #7]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d102      	bne.n	8006ba0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006b9a:	2309      	movs	r3, #9
 8006b9c:	617b      	str	r3, [r7, #20]
 8006b9e:	e001      	b.n	8006ba4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006ba0:	2309      	movs	r3, #9
 8006ba2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	68da      	ldr	r2, [r3, #12]
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	029b      	lsls	r3, r3, #10
 8006bb8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006bbc:	431a      	orrs	r2, r3
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	371c      	adds	r7, #28
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr
 8006bd0:	00d8acbf 	.word	0x00d8acbf
 8006bd4:	00e4e1bf 	.word	0x00e4e1bf
 8006bd8:	00f423ff 	.word	0x00f423ff
 8006bdc:	0106737f 	.word	0x0106737f
 8006be0:	011a499f 	.word	0x011a499f
 8006be4:	01312cff 	.word	0x01312cff
 8006be8:	014ca43f 	.word	0x014ca43f
 8006bec:	016e35ff 	.word	0x016e35ff
 8006bf0:	01a6ab1f 	.word	0x01a6ab1f
 8006bf4:	01e847ff 	.word	0x01e847ff

08006bf8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b083      	sub	sp, #12
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	f043 0201 	orr.w	r2, r3, #1
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c0c:	2300      	movs	r3, #0
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	370c      	adds	r7, #12
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr

08006c1a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b083      	sub	sp, #12
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	f023 0201 	bic.w	r2, r3, #1
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b082      	sub	sp, #8
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	460b      	mov	r3, r1
 8006c46:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006c54:	78fb      	ldrb	r3, [r7, #3]
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d106      	bne.n	8006c68 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	60da      	str	r2, [r3, #12]
 8006c66:	e00b      	b.n	8006c80 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006c68:	78fb      	ldrb	r3, [r7, #3]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d106      	bne.n	8006c7c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	60da      	str	r2, [r3, #12]
 8006c7a:	e001      	b.n	8006c80 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e003      	b.n	8006c88 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006c80:	2032      	movs	r0, #50	; 0x32
 8006c82:	f7fb fd51 	bl	8002728 <HAL_Delay>

  return HAL_OK;
 8006c86:	2300      	movs	r3, #0
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3708      	adds	r7, #8
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006c90:	b084      	sub	sp, #16
 8006c92:	b580      	push	{r7, lr}
 8006c94:	b086      	sub	sp, #24
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	6078      	str	r0, [r7, #4]
 8006c9a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006c9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006caa:	2300      	movs	r3, #0
 8006cac:	613b      	str	r3, [r7, #16]
 8006cae:	e009      	b.n	8006cc4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	3340      	adds	r3, #64	; 0x40
 8006cb6:	009b      	lsls	r3, r3, #2
 8006cb8:	4413      	add	r3, r2
 8006cba:	2200      	movs	r2, #0
 8006cbc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	613b      	str	r3, [r7, #16]
 8006cc4:	693b      	ldr	r3, [r7, #16]
 8006cc6:	2b0e      	cmp	r3, #14
 8006cc8:	d9f2      	bls.n	8006cb0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006cca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d11c      	bne.n	8006d0a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006cde:	f043 0302 	orr.w	r3, r3, #2
 8006ce2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ce8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d00:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	639a      	str	r2, [r3, #56]	; 0x38
 8006d08:	e00b      	b.n	8006d22 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d0e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d1a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006d28:	461a      	mov	r2, r3
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d34:	4619      	mov	r1, r3
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	680b      	ldr	r3, [r1, #0]
 8006d40:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d10c      	bne.n	8006d62 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d104      	bne.n	8006d58 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006d4e:	2100      	movs	r1, #0
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f949 	bl	8006fe8 <USB_SetDevSpeed>
 8006d56:	e008      	b.n	8006d6a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006d58:	2101      	movs	r1, #1
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f000 f944 	bl	8006fe8 <USB_SetDevSpeed>
 8006d60:	e003      	b.n	8006d6a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006d62:	2103      	movs	r1, #3
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f000 f93f 	bl	8006fe8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006d6a:	2110      	movs	r1, #16
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f000 f8f3 	bl	8006f58 <USB_FlushTxFifo>
 8006d72:	4603      	mov	r3, r0
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d001      	beq.n	8006d7c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	f000 f911 	bl	8006fa4 <USB_FlushRxFifo>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d001      	beq.n	8006d8c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d92:	461a      	mov	r2, r3
 8006d94:	2300      	movs	r3, #0
 8006d96:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d9e:	461a      	mov	r2, r3
 8006da0:	2300      	movs	r3, #0
 8006da2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006daa:	461a      	mov	r2, r3
 8006dac:	2300      	movs	r3, #0
 8006dae:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006db0:	2300      	movs	r3, #0
 8006db2:	613b      	str	r3, [r7, #16]
 8006db4:	e043      	b.n	8006e3e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	015a      	lsls	r2, r3, #5
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	4413      	add	r3, r2
 8006dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006dc8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006dcc:	d118      	bne.n	8006e00 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d10a      	bne.n	8006dea <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	015a      	lsls	r2, r3, #5
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	4413      	add	r3, r2
 8006ddc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006de0:	461a      	mov	r2, r3
 8006de2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006de6:	6013      	str	r3, [r2, #0]
 8006de8:	e013      	b.n	8006e12 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	015a      	lsls	r2, r3, #5
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	4413      	add	r3, r2
 8006df2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006df6:	461a      	mov	r2, r3
 8006df8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006dfc:	6013      	str	r3, [r2, #0]
 8006dfe:	e008      	b.n	8006e12 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	015a      	lsls	r2, r3, #5
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	4413      	add	r3, r2
 8006e08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	2300      	movs	r3, #0
 8006e10:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	015a      	lsls	r2, r3, #5
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	4413      	add	r3, r2
 8006e1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e1e:	461a      	mov	r2, r3
 8006e20:	2300      	movs	r3, #0
 8006e22:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	015a      	lsls	r2, r3, #5
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	4413      	add	r3, r2
 8006e2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e30:	461a      	mov	r2, r3
 8006e32:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006e36:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	613b      	str	r3, [r7, #16]
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e40:	693a      	ldr	r2, [r7, #16]
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d3b7      	bcc.n	8006db6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e46:	2300      	movs	r3, #0
 8006e48:	613b      	str	r3, [r7, #16]
 8006e4a:	e043      	b.n	8006ed4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	015a      	lsls	r2, r3, #5
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	4413      	add	r3, r2
 8006e54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e62:	d118      	bne.n	8006e96 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10a      	bne.n	8006e80 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	015a      	lsls	r2, r3, #5
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	4413      	add	r3, r2
 8006e72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e76:	461a      	mov	r2, r3
 8006e78:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006e7c:	6013      	str	r3, [r2, #0]
 8006e7e:	e013      	b.n	8006ea8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	015a      	lsls	r2, r3, #5
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	4413      	add	r3, r2
 8006e88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e8c:	461a      	mov	r2, r3
 8006e8e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006e92:	6013      	str	r3, [r2, #0]
 8006e94:	e008      	b.n	8006ea8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	015a      	lsls	r2, r3, #5
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	4413      	add	r3, r2
 8006e9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	015a      	lsls	r2, r3, #5
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	4413      	add	r3, r2
 8006eb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	015a      	lsls	r2, r3, #5
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006ecc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	613b      	str	r3, [r7, #16]
 8006ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed6:	693a      	ldr	r2, [r7, #16]
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d3b7      	bcc.n	8006e4c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ee2:	691b      	ldr	r3, [r3, #16]
 8006ee4:	68fa      	ldr	r2, [r7, #12]
 8006ee6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006eea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006eee:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006efc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d105      	bne.n	8006f10 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	699b      	ldr	r3, [r3, #24]
 8006f08:	f043 0210 	orr.w	r2, r3, #16
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	699a      	ldr	r2, [r3, #24]
 8006f14:	4b0f      	ldr	r3, [pc, #60]	; (8006f54 <USB_DevInit+0x2c4>)
 8006f16:	4313      	orrs	r3, r2
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006f1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d005      	beq.n	8006f2e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	699b      	ldr	r3, [r3, #24]
 8006f26:	f043 0208 	orr.w	r2, r3, #8
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006f2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d107      	bne.n	8006f44 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	699b      	ldr	r3, [r3, #24]
 8006f38:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006f3c:	f043 0304 	orr.w	r3, r3, #4
 8006f40:	687a      	ldr	r2, [r7, #4]
 8006f42:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006f44:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3718      	adds	r7, #24
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f50:	b004      	add	sp, #16
 8006f52:	4770      	bx	lr
 8006f54:	803c3800 	.word	0x803c3800

08006f58 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b085      	sub	sp, #20
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
 8006f60:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006f62:	2300      	movs	r3, #0
 8006f64:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	019b      	lsls	r3, r3, #6
 8006f6a:	f043 0220 	orr.w	r2, r3, #32
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	3301      	adds	r3, #1
 8006f76:	60fb      	str	r3, [r7, #12]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	4a09      	ldr	r2, [pc, #36]	; (8006fa0 <USB_FlushTxFifo+0x48>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d901      	bls.n	8006f84 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006f80:	2303      	movs	r3, #3
 8006f82:	e006      	b.n	8006f92 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	f003 0320 	and.w	r3, r3, #32
 8006f8c:	2b20      	cmp	r3, #32
 8006f8e:	d0f0      	beq.n	8006f72 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006f90:	2300      	movs	r3, #0
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3714      	adds	r7, #20
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr
 8006f9e:	bf00      	nop
 8006fa0:	00030d40 	.word	0x00030d40

08006fa4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b085      	sub	sp, #20
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006fac:	2300      	movs	r3, #0
 8006fae:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2210      	movs	r2, #16
 8006fb4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	3301      	adds	r3, #1
 8006fba:	60fb      	str	r3, [r7, #12]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	4a09      	ldr	r2, [pc, #36]	; (8006fe4 <USB_FlushRxFifo+0x40>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d901      	bls.n	8006fc8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	e006      	b.n	8006fd6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	691b      	ldr	r3, [r3, #16]
 8006fcc:	f003 0310 	and.w	r3, r3, #16
 8006fd0:	2b10      	cmp	r3, #16
 8006fd2:	d0f0      	beq.n	8006fb6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006fd4:	2300      	movs	r3, #0
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3714      	adds	r7, #20
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	00030d40 	.word	0x00030d40

08006fe8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	78fb      	ldrb	r3, [r7, #3]
 8007002:	68f9      	ldr	r1, [r7, #12]
 8007004:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007008:	4313      	orrs	r3, r2
 800700a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800700c:	2300      	movs	r3, #0
}
 800700e:	4618      	mov	r0, r3
 8007010:	3714      	adds	r7, #20
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800701a:	b480      	push	{r7}
 800701c:	b087      	sub	sp, #28
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	f003 0306 	and.w	r3, r3, #6
 8007032:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d102      	bne.n	8007040 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800703a:	2300      	movs	r3, #0
 800703c:	75fb      	strb	r3, [r7, #23]
 800703e:	e00a      	b.n	8007056 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2b02      	cmp	r3, #2
 8007044:	d002      	beq.n	800704c <USB_GetDevSpeed+0x32>
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2b06      	cmp	r3, #6
 800704a:	d102      	bne.n	8007052 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800704c:	2302      	movs	r3, #2
 800704e:	75fb      	strb	r3, [r7, #23]
 8007050:	e001      	b.n	8007056 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007052:	230f      	movs	r3, #15
 8007054:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007056:	7dfb      	ldrb	r3, [r7, #23]
}
 8007058:	4618      	mov	r0, r3
 800705a:	371c      	adds	r7, #28
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr

08007064 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007064:	b480      	push	{r7}
 8007066:	b085      	sub	sp, #20
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
 800706c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	785b      	ldrb	r3, [r3, #1]
 800707c:	2b01      	cmp	r3, #1
 800707e:	d13a      	bne.n	80070f6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007086:	69da      	ldr	r2, [r3, #28]
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	781b      	ldrb	r3, [r3, #0]
 800708c:	f003 030f 	and.w	r3, r3, #15
 8007090:	2101      	movs	r1, #1
 8007092:	fa01 f303 	lsl.w	r3, r1, r3
 8007096:	b29b      	uxth	r3, r3
 8007098:	68f9      	ldr	r1, [r7, #12]
 800709a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800709e:	4313      	orrs	r3, r2
 80070a0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	015a      	lsls	r2, r3, #5
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	4413      	add	r3, r2
 80070aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d155      	bne.n	8007164 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	015a      	lsls	r2, r3, #5
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	4413      	add	r3, r2
 80070c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	78db      	ldrb	r3, [r3, #3]
 80070d2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80070d4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	059b      	lsls	r3, r3, #22
 80070da:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80070dc:	4313      	orrs	r3, r2
 80070de:	68ba      	ldr	r2, [r7, #8]
 80070e0:	0151      	lsls	r1, r2, #5
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	440a      	add	r2, r1
 80070e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070f2:	6013      	str	r3, [r2, #0]
 80070f4:	e036      	b.n	8007164 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070fc:	69da      	ldr	r2, [r3, #28]
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	f003 030f 	and.w	r3, r3, #15
 8007106:	2101      	movs	r1, #1
 8007108:	fa01 f303 	lsl.w	r3, r1, r3
 800710c:	041b      	lsls	r3, r3, #16
 800710e:	68f9      	ldr	r1, [r7, #12]
 8007110:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007114:	4313      	orrs	r3, r2
 8007116:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	015a      	lsls	r2, r3, #5
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	4413      	add	r3, r2
 8007120:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d11a      	bne.n	8007164 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	015a      	lsls	r2, r3, #5
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	4413      	add	r3, r2
 8007136:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	78db      	ldrb	r3, [r3, #3]
 8007148:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800714a:	430b      	orrs	r3, r1
 800714c:	4313      	orrs	r3, r2
 800714e:	68ba      	ldr	r2, [r7, #8]
 8007150:	0151      	lsls	r1, r2, #5
 8007152:	68fa      	ldr	r2, [r7, #12]
 8007154:	440a      	add	r2, r1
 8007156:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800715a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800715e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007162:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007164:	2300      	movs	r3, #0
}
 8007166:	4618      	mov	r0, r3
 8007168:	3714      	adds	r7, #20
 800716a:	46bd      	mov	sp, r7
 800716c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007170:	4770      	bx	lr
	...

08007174 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007174:	b480      	push	{r7}
 8007176:	b085      	sub	sp, #20
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	781b      	ldrb	r3, [r3, #0]
 8007186:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	785b      	ldrb	r3, [r3, #1]
 800718c:	2b01      	cmp	r3, #1
 800718e:	d161      	bne.n	8007254 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	015a      	lsls	r2, r3, #5
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	4413      	add	r3, r2
 8007198:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80071a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80071a6:	d11f      	bne.n	80071e8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	015a      	lsls	r2, r3, #5
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	4413      	add	r3, r2
 80071b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	68ba      	ldr	r2, [r7, #8]
 80071b8:	0151      	lsls	r1, r2, #5
 80071ba:	68fa      	ldr	r2, [r7, #12]
 80071bc:	440a      	add	r2, r1
 80071be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80071c6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	015a      	lsls	r2, r3, #5
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	4413      	add	r3, r2
 80071d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	68ba      	ldr	r2, [r7, #8]
 80071d8:	0151      	lsls	r1, r2, #5
 80071da:	68fa      	ldr	r2, [r7, #12]
 80071dc:	440a      	add	r2, r1
 80071de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80071e6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	f003 030f 	and.w	r3, r3, #15
 80071f8:	2101      	movs	r1, #1
 80071fa:	fa01 f303 	lsl.w	r3, r1, r3
 80071fe:	b29b      	uxth	r3, r3
 8007200:	43db      	mvns	r3, r3
 8007202:	68f9      	ldr	r1, [r7, #12]
 8007204:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007208:	4013      	ands	r3, r2
 800720a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007212:	69da      	ldr	r2, [r3, #28]
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	f003 030f 	and.w	r3, r3, #15
 800721c:	2101      	movs	r1, #1
 800721e:	fa01 f303 	lsl.w	r3, r1, r3
 8007222:	b29b      	uxth	r3, r3
 8007224:	43db      	mvns	r3, r3
 8007226:	68f9      	ldr	r1, [r7, #12]
 8007228:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800722c:	4013      	ands	r3, r2
 800722e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	015a      	lsls	r2, r3, #5
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	4413      	add	r3, r2
 8007238:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	0159      	lsls	r1, r3, #5
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	440b      	add	r3, r1
 8007246:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800724a:	4619      	mov	r1, r3
 800724c:	4b35      	ldr	r3, [pc, #212]	; (8007324 <USB_DeactivateEndpoint+0x1b0>)
 800724e:	4013      	ands	r3, r2
 8007250:	600b      	str	r3, [r1, #0]
 8007252:	e060      	b.n	8007316 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	015a      	lsls	r2, r3, #5
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	4413      	add	r3, r2
 800725c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007266:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800726a:	d11f      	bne.n	80072ac <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	015a      	lsls	r2, r3, #5
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	4413      	add	r3, r2
 8007274:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	68ba      	ldr	r2, [r7, #8]
 800727c:	0151      	lsls	r1, r2, #5
 800727e:	68fa      	ldr	r2, [r7, #12]
 8007280:	440a      	add	r2, r1
 8007282:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007286:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800728a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	015a      	lsls	r2, r3, #5
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	4413      	add	r3, r2
 8007294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	68ba      	ldr	r2, [r7, #8]
 800729c:	0151      	lsls	r1, r2, #5
 800729e:	68fa      	ldr	r2, [r7, #12]
 80072a0:	440a      	add	r2, r1
 80072a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072a6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80072aa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	f003 030f 	and.w	r3, r3, #15
 80072bc:	2101      	movs	r1, #1
 80072be:	fa01 f303 	lsl.w	r3, r1, r3
 80072c2:	041b      	lsls	r3, r3, #16
 80072c4:	43db      	mvns	r3, r3
 80072c6:	68f9      	ldr	r1, [r7, #12]
 80072c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80072cc:	4013      	ands	r3, r2
 80072ce:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072d6:	69da      	ldr	r2, [r3, #28]
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	781b      	ldrb	r3, [r3, #0]
 80072dc:	f003 030f 	and.w	r3, r3, #15
 80072e0:	2101      	movs	r1, #1
 80072e2:	fa01 f303 	lsl.w	r3, r1, r3
 80072e6:	041b      	lsls	r3, r3, #16
 80072e8:	43db      	mvns	r3, r3
 80072ea:	68f9      	ldr	r1, [r7, #12]
 80072ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80072f0:	4013      	ands	r3, r2
 80072f2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	015a      	lsls	r2, r3, #5
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	4413      	add	r3, r2
 80072fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	0159      	lsls	r1, r3, #5
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	440b      	add	r3, r1
 800730a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800730e:	4619      	mov	r1, r3
 8007310:	4b05      	ldr	r3, [pc, #20]	; (8007328 <USB_DeactivateEndpoint+0x1b4>)
 8007312:	4013      	ands	r3, r2
 8007314:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007316:	2300      	movs	r3, #0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3714      	adds	r7, #20
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr
 8007324:	ec337800 	.word	0xec337800
 8007328:	eff37800 	.word	0xeff37800

0800732c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b08a      	sub	sp, #40	; 0x28
 8007330:	af02      	add	r7, sp, #8
 8007332:	60f8      	str	r0, [r7, #12]
 8007334:	60b9      	str	r1, [r7, #8]
 8007336:	4613      	mov	r3, r2
 8007338:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	781b      	ldrb	r3, [r3, #0]
 8007342:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	785b      	ldrb	r3, [r3, #1]
 8007348:	2b01      	cmp	r3, #1
 800734a:	f040 815c 	bne.w	8007606 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	695b      	ldr	r3, [r3, #20]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d132      	bne.n	80073bc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	015a      	lsls	r2, r3, #5
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	4413      	add	r3, r2
 800735e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	69ba      	ldr	r2, [r7, #24]
 8007366:	0151      	lsls	r1, r2, #5
 8007368:	69fa      	ldr	r2, [r7, #28]
 800736a:	440a      	add	r2, r1
 800736c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007370:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007374:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007378:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	015a      	lsls	r2, r3, #5
 800737e:	69fb      	ldr	r3, [r7, #28]
 8007380:	4413      	add	r3, r2
 8007382:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007386:	691b      	ldr	r3, [r3, #16]
 8007388:	69ba      	ldr	r2, [r7, #24]
 800738a:	0151      	lsls	r1, r2, #5
 800738c:	69fa      	ldr	r2, [r7, #28]
 800738e:	440a      	add	r2, r1
 8007390:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007394:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007398:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800739a:	69bb      	ldr	r3, [r7, #24]
 800739c:	015a      	lsls	r2, r3, #5
 800739e:	69fb      	ldr	r3, [r7, #28]
 80073a0:	4413      	add	r3, r2
 80073a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073a6:	691b      	ldr	r3, [r3, #16]
 80073a8:	69ba      	ldr	r2, [r7, #24]
 80073aa:	0151      	lsls	r1, r2, #5
 80073ac:	69fa      	ldr	r2, [r7, #28]
 80073ae:	440a      	add	r2, r1
 80073b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073b4:	0cdb      	lsrs	r3, r3, #19
 80073b6:	04db      	lsls	r3, r3, #19
 80073b8:	6113      	str	r3, [r2, #16]
 80073ba:	e074      	b.n	80074a6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	015a      	lsls	r2, r3, #5
 80073c0:	69fb      	ldr	r3, [r7, #28]
 80073c2:	4413      	add	r3, r2
 80073c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073c8:	691b      	ldr	r3, [r3, #16]
 80073ca:	69ba      	ldr	r2, [r7, #24]
 80073cc:	0151      	lsls	r1, r2, #5
 80073ce:	69fa      	ldr	r2, [r7, #28]
 80073d0:	440a      	add	r2, r1
 80073d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073d6:	0cdb      	lsrs	r3, r3, #19
 80073d8:	04db      	lsls	r3, r3, #19
 80073da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	015a      	lsls	r2, r3, #5
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	4413      	add	r3, r2
 80073e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073e8:	691b      	ldr	r3, [r3, #16]
 80073ea:	69ba      	ldr	r2, [r7, #24]
 80073ec:	0151      	lsls	r1, r2, #5
 80073ee:	69fa      	ldr	r2, [r7, #28]
 80073f0:	440a      	add	r2, r1
 80073f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073f6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80073fa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80073fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	015a      	lsls	r2, r3, #5
 8007404:	69fb      	ldr	r3, [r7, #28]
 8007406:	4413      	add	r3, r2
 8007408:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800740c:	691a      	ldr	r2, [r3, #16]
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	6959      	ldr	r1, [r3, #20]
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	689b      	ldr	r3, [r3, #8]
 8007416:	440b      	add	r3, r1
 8007418:	1e59      	subs	r1, r3, #1
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	fbb1 f3f3 	udiv	r3, r1, r3
 8007422:	04d9      	lsls	r1, r3, #19
 8007424:	4b9d      	ldr	r3, [pc, #628]	; (800769c <USB_EPStartXfer+0x370>)
 8007426:	400b      	ands	r3, r1
 8007428:	69b9      	ldr	r1, [r7, #24]
 800742a:	0148      	lsls	r0, r1, #5
 800742c:	69f9      	ldr	r1, [r7, #28]
 800742e:	4401      	add	r1, r0
 8007430:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007434:	4313      	orrs	r3, r2
 8007436:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007438:	69bb      	ldr	r3, [r7, #24]
 800743a:	015a      	lsls	r2, r3, #5
 800743c:	69fb      	ldr	r3, [r7, #28]
 800743e:	4413      	add	r3, r2
 8007440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007444:	691a      	ldr	r2, [r3, #16]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800744e:	69b9      	ldr	r1, [r7, #24]
 8007450:	0148      	lsls	r0, r1, #5
 8007452:	69f9      	ldr	r1, [r7, #28]
 8007454:	4401      	add	r1, r0
 8007456:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800745a:	4313      	orrs	r3, r2
 800745c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	78db      	ldrb	r3, [r3, #3]
 8007462:	2b01      	cmp	r3, #1
 8007464:	d11f      	bne.n	80074a6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007466:	69bb      	ldr	r3, [r7, #24]
 8007468:	015a      	lsls	r2, r3, #5
 800746a:	69fb      	ldr	r3, [r7, #28]
 800746c:	4413      	add	r3, r2
 800746e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007472:	691b      	ldr	r3, [r3, #16]
 8007474:	69ba      	ldr	r2, [r7, #24]
 8007476:	0151      	lsls	r1, r2, #5
 8007478:	69fa      	ldr	r2, [r7, #28]
 800747a:	440a      	add	r2, r1
 800747c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007480:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007484:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007486:	69bb      	ldr	r3, [r7, #24]
 8007488:	015a      	lsls	r2, r3, #5
 800748a:	69fb      	ldr	r3, [r7, #28]
 800748c:	4413      	add	r3, r2
 800748e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	69ba      	ldr	r2, [r7, #24]
 8007496:	0151      	lsls	r1, r2, #5
 8007498:	69fa      	ldr	r2, [r7, #28]
 800749a:	440a      	add	r2, r1
 800749c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074a0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80074a4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80074a6:	79fb      	ldrb	r3, [r7, #7]
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d14b      	bne.n	8007544 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	691b      	ldr	r3, [r3, #16]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d009      	beq.n	80074c8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80074b4:	69bb      	ldr	r3, [r7, #24]
 80074b6:	015a      	lsls	r2, r3, #5
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	4413      	add	r3, r2
 80074bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074c0:	461a      	mov	r2, r3
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	691b      	ldr	r3, [r3, #16]
 80074c6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	78db      	ldrb	r3, [r3, #3]
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d128      	bne.n	8007522 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80074d0:	69fb      	ldr	r3, [r7, #28]
 80074d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d110      	bne.n	8007502 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80074e0:	69bb      	ldr	r3, [r7, #24]
 80074e2:	015a      	lsls	r2, r3, #5
 80074e4:	69fb      	ldr	r3, [r7, #28]
 80074e6:	4413      	add	r3, r2
 80074e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	69ba      	ldr	r2, [r7, #24]
 80074f0:	0151      	lsls	r1, r2, #5
 80074f2:	69fa      	ldr	r2, [r7, #28]
 80074f4:	440a      	add	r2, r1
 80074f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80074fe:	6013      	str	r3, [r2, #0]
 8007500:	e00f      	b.n	8007522 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007502:	69bb      	ldr	r3, [r7, #24]
 8007504:	015a      	lsls	r2, r3, #5
 8007506:	69fb      	ldr	r3, [r7, #28]
 8007508:	4413      	add	r3, r2
 800750a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	69ba      	ldr	r2, [r7, #24]
 8007512:	0151      	lsls	r1, r2, #5
 8007514:	69fa      	ldr	r2, [r7, #28]
 8007516:	440a      	add	r2, r1
 8007518:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800751c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007520:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007522:	69bb      	ldr	r3, [r7, #24]
 8007524:	015a      	lsls	r2, r3, #5
 8007526:	69fb      	ldr	r3, [r7, #28]
 8007528:	4413      	add	r3, r2
 800752a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	69ba      	ldr	r2, [r7, #24]
 8007532:	0151      	lsls	r1, r2, #5
 8007534:	69fa      	ldr	r2, [r7, #28]
 8007536:	440a      	add	r2, r1
 8007538:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800753c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007540:	6013      	str	r3, [r2, #0]
 8007542:	e12f      	b.n	80077a4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007544:	69bb      	ldr	r3, [r7, #24]
 8007546:	015a      	lsls	r2, r3, #5
 8007548:	69fb      	ldr	r3, [r7, #28]
 800754a:	4413      	add	r3, r2
 800754c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	69ba      	ldr	r2, [r7, #24]
 8007554:	0151      	lsls	r1, r2, #5
 8007556:	69fa      	ldr	r2, [r7, #28]
 8007558:	440a      	add	r2, r1
 800755a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800755e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007562:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	78db      	ldrb	r3, [r3, #3]
 8007568:	2b01      	cmp	r3, #1
 800756a:	d015      	beq.n	8007598 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	695b      	ldr	r3, [r3, #20]
 8007570:	2b00      	cmp	r3, #0
 8007572:	f000 8117 	beq.w	80077a4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007576:	69fb      	ldr	r3, [r7, #28]
 8007578:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800757c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	781b      	ldrb	r3, [r3, #0]
 8007582:	f003 030f 	and.w	r3, r3, #15
 8007586:	2101      	movs	r1, #1
 8007588:	fa01 f303 	lsl.w	r3, r1, r3
 800758c:	69f9      	ldr	r1, [r7, #28]
 800758e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007592:	4313      	orrs	r3, r2
 8007594:	634b      	str	r3, [r1, #52]	; 0x34
 8007596:	e105      	b.n	80077a4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007598:	69fb      	ldr	r3, [r7, #28]
 800759a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d110      	bne.n	80075ca <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	015a      	lsls	r2, r3, #5
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	4413      	add	r3, r2
 80075b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	69ba      	ldr	r2, [r7, #24]
 80075b8:	0151      	lsls	r1, r2, #5
 80075ba:	69fa      	ldr	r2, [r7, #28]
 80075bc:	440a      	add	r2, r1
 80075be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80075c6:	6013      	str	r3, [r2, #0]
 80075c8:	e00f      	b.n	80075ea <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80075ca:	69bb      	ldr	r3, [r7, #24]
 80075cc:	015a      	lsls	r2, r3, #5
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	4413      	add	r3, r2
 80075d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	69ba      	ldr	r2, [r7, #24]
 80075da:	0151      	lsls	r1, r2, #5
 80075dc:	69fa      	ldr	r2, [r7, #28]
 80075de:	440a      	add	r2, r1
 80075e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075e8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	68d9      	ldr	r1, [r3, #12]
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	781a      	ldrb	r2, [r3, #0]
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	695b      	ldr	r3, [r3, #20]
 80075f6:	b298      	uxth	r0, r3
 80075f8:	79fb      	ldrb	r3, [r7, #7]
 80075fa:	9300      	str	r3, [sp, #0]
 80075fc:	4603      	mov	r3, r0
 80075fe:	68f8      	ldr	r0, [r7, #12]
 8007600:	f000 fa2b 	bl	8007a5a <USB_WritePacket>
 8007604:	e0ce      	b.n	80077a4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	015a      	lsls	r2, r3, #5
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	4413      	add	r3, r2
 800760e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007612:	691b      	ldr	r3, [r3, #16]
 8007614:	69ba      	ldr	r2, [r7, #24]
 8007616:	0151      	lsls	r1, r2, #5
 8007618:	69fa      	ldr	r2, [r7, #28]
 800761a:	440a      	add	r2, r1
 800761c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007620:	0cdb      	lsrs	r3, r3, #19
 8007622:	04db      	lsls	r3, r3, #19
 8007624:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	015a      	lsls	r2, r3, #5
 800762a:	69fb      	ldr	r3, [r7, #28]
 800762c:	4413      	add	r3, r2
 800762e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007632:	691b      	ldr	r3, [r3, #16]
 8007634:	69ba      	ldr	r2, [r7, #24]
 8007636:	0151      	lsls	r1, r2, #5
 8007638:	69fa      	ldr	r2, [r7, #28]
 800763a:	440a      	add	r2, r1
 800763c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007640:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007644:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007648:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	695b      	ldr	r3, [r3, #20]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d126      	bne.n	80076a0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007652:	69bb      	ldr	r3, [r7, #24]
 8007654:	015a      	lsls	r2, r3, #5
 8007656:	69fb      	ldr	r3, [r7, #28]
 8007658:	4413      	add	r3, r2
 800765a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800765e:	691a      	ldr	r2, [r3, #16]
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007668:	69b9      	ldr	r1, [r7, #24]
 800766a:	0148      	lsls	r0, r1, #5
 800766c:	69f9      	ldr	r1, [r7, #28]
 800766e:	4401      	add	r1, r0
 8007670:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007674:	4313      	orrs	r3, r2
 8007676:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	015a      	lsls	r2, r3, #5
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	4413      	add	r3, r2
 8007680:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007684:	691b      	ldr	r3, [r3, #16]
 8007686:	69ba      	ldr	r2, [r7, #24]
 8007688:	0151      	lsls	r1, r2, #5
 800768a:	69fa      	ldr	r2, [r7, #28]
 800768c:	440a      	add	r2, r1
 800768e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007692:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007696:	6113      	str	r3, [r2, #16]
 8007698:	e036      	b.n	8007708 <USB_EPStartXfer+0x3dc>
 800769a:	bf00      	nop
 800769c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	695a      	ldr	r2, [r3, #20]
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	4413      	add	r3, r2
 80076aa:	1e5a      	subs	r2, r3, #1
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	689b      	ldr	r3, [r3, #8]
 80076b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80076b4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80076b6:	69bb      	ldr	r3, [r7, #24]
 80076b8:	015a      	lsls	r2, r3, #5
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	4413      	add	r3, r2
 80076be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076c2:	691a      	ldr	r2, [r3, #16]
 80076c4:	8afb      	ldrh	r3, [r7, #22]
 80076c6:	04d9      	lsls	r1, r3, #19
 80076c8:	4b39      	ldr	r3, [pc, #228]	; (80077b0 <USB_EPStartXfer+0x484>)
 80076ca:	400b      	ands	r3, r1
 80076cc:	69b9      	ldr	r1, [r7, #24]
 80076ce:	0148      	lsls	r0, r1, #5
 80076d0:	69f9      	ldr	r1, [r7, #28]
 80076d2:	4401      	add	r1, r0
 80076d4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80076d8:	4313      	orrs	r3, r2
 80076da:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80076dc:	69bb      	ldr	r3, [r7, #24]
 80076de:	015a      	lsls	r2, r3, #5
 80076e0:	69fb      	ldr	r3, [r7, #28]
 80076e2:	4413      	add	r3, r2
 80076e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076e8:	691a      	ldr	r2, [r3, #16]
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	8af9      	ldrh	r1, [r7, #22]
 80076f0:	fb01 f303 	mul.w	r3, r1, r3
 80076f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076f8:	69b9      	ldr	r1, [r7, #24]
 80076fa:	0148      	lsls	r0, r1, #5
 80076fc:	69f9      	ldr	r1, [r7, #28]
 80076fe:	4401      	add	r1, r0
 8007700:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007704:	4313      	orrs	r3, r2
 8007706:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007708:	79fb      	ldrb	r3, [r7, #7]
 800770a:	2b01      	cmp	r3, #1
 800770c:	d10d      	bne.n	800772a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d009      	beq.n	800772a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	68d9      	ldr	r1, [r3, #12]
 800771a:	69bb      	ldr	r3, [r7, #24]
 800771c:	015a      	lsls	r2, r3, #5
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	4413      	add	r3, r2
 8007722:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007726:	460a      	mov	r2, r1
 8007728:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	78db      	ldrb	r3, [r3, #3]
 800772e:	2b01      	cmp	r3, #1
 8007730:	d128      	bne.n	8007784 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007732:	69fb      	ldr	r3, [r7, #28]
 8007734:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800773e:	2b00      	cmp	r3, #0
 8007740:	d110      	bne.n	8007764 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	015a      	lsls	r2, r3, #5
 8007746:	69fb      	ldr	r3, [r7, #28]
 8007748:	4413      	add	r3, r2
 800774a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	69ba      	ldr	r2, [r7, #24]
 8007752:	0151      	lsls	r1, r2, #5
 8007754:	69fa      	ldr	r2, [r7, #28]
 8007756:	440a      	add	r2, r1
 8007758:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800775c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007760:	6013      	str	r3, [r2, #0]
 8007762:	e00f      	b.n	8007784 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	015a      	lsls	r2, r3, #5
 8007768:	69fb      	ldr	r3, [r7, #28]
 800776a:	4413      	add	r3, r2
 800776c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	69ba      	ldr	r2, [r7, #24]
 8007774:	0151      	lsls	r1, r2, #5
 8007776:	69fa      	ldr	r2, [r7, #28]
 8007778:	440a      	add	r2, r1
 800777a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800777e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007782:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	015a      	lsls	r2, r3, #5
 8007788:	69fb      	ldr	r3, [r7, #28]
 800778a:	4413      	add	r3, r2
 800778c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	69ba      	ldr	r2, [r7, #24]
 8007794:	0151      	lsls	r1, r2, #5
 8007796:	69fa      	ldr	r2, [r7, #28]
 8007798:	440a      	add	r2, r1
 800779a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800779e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80077a2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80077a4:	2300      	movs	r3, #0
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3720      	adds	r7, #32
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}
 80077ae:	bf00      	nop
 80077b0:	1ff80000 	.word	0x1ff80000

080077b4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b087      	sub	sp, #28
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	60b9      	str	r1, [r7, #8]
 80077be:	4613      	mov	r3, r2
 80077c0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	781b      	ldrb	r3, [r3, #0]
 80077ca:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	785b      	ldrb	r3, [r3, #1]
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	f040 80cd 	bne.w	8007970 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	695b      	ldr	r3, [r3, #20]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d132      	bne.n	8007844 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	015a      	lsls	r2, r3, #5
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	4413      	add	r3, r2
 80077e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	693a      	ldr	r2, [r7, #16]
 80077ee:	0151      	lsls	r1, r2, #5
 80077f0:	697a      	ldr	r2, [r7, #20]
 80077f2:	440a      	add	r2, r1
 80077f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077f8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80077fc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007800:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	015a      	lsls	r2, r3, #5
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	4413      	add	r3, r2
 800780a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800780e:	691b      	ldr	r3, [r3, #16]
 8007810:	693a      	ldr	r2, [r7, #16]
 8007812:	0151      	lsls	r1, r2, #5
 8007814:	697a      	ldr	r2, [r7, #20]
 8007816:	440a      	add	r2, r1
 8007818:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800781c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007820:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	015a      	lsls	r2, r3, #5
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	4413      	add	r3, r2
 800782a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800782e:	691b      	ldr	r3, [r3, #16]
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	0151      	lsls	r1, r2, #5
 8007834:	697a      	ldr	r2, [r7, #20]
 8007836:	440a      	add	r2, r1
 8007838:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800783c:	0cdb      	lsrs	r3, r3, #19
 800783e:	04db      	lsls	r3, r3, #19
 8007840:	6113      	str	r3, [r2, #16]
 8007842:	e04e      	b.n	80078e2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	015a      	lsls	r2, r3, #5
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	4413      	add	r3, r2
 800784c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007850:	691b      	ldr	r3, [r3, #16]
 8007852:	693a      	ldr	r2, [r7, #16]
 8007854:	0151      	lsls	r1, r2, #5
 8007856:	697a      	ldr	r2, [r7, #20]
 8007858:	440a      	add	r2, r1
 800785a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800785e:	0cdb      	lsrs	r3, r3, #19
 8007860:	04db      	lsls	r3, r3, #19
 8007862:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	015a      	lsls	r2, r3, #5
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	4413      	add	r3, r2
 800786c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	693a      	ldr	r2, [r7, #16]
 8007874:	0151      	lsls	r1, r2, #5
 8007876:	697a      	ldr	r2, [r7, #20]
 8007878:	440a      	add	r2, r1
 800787a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800787e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007882:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007886:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	695a      	ldr	r2, [r3, #20]
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	429a      	cmp	r2, r3
 8007892:	d903      	bls.n	800789c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	689a      	ldr	r2, [r3, #8]
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	015a      	lsls	r2, r3, #5
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	4413      	add	r3, r2
 80078a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078a8:	691b      	ldr	r3, [r3, #16]
 80078aa:	693a      	ldr	r2, [r7, #16]
 80078ac:	0151      	lsls	r1, r2, #5
 80078ae:	697a      	ldr	r2, [r7, #20]
 80078b0:	440a      	add	r2, r1
 80078b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80078ba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	015a      	lsls	r2, r3, #5
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	4413      	add	r3, r2
 80078c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078c8:	691a      	ldr	r2, [r3, #16]
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	695b      	ldr	r3, [r3, #20]
 80078ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078d2:	6939      	ldr	r1, [r7, #16]
 80078d4:	0148      	lsls	r0, r1, #5
 80078d6:	6979      	ldr	r1, [r7, #20]
 80078d8:	4401      	add	r1, r0
 80078da:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80078de:	4313      	orrs	r3, r2
 80078e0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80078e2:	79fb      	ldrb	r3, [r7, #7]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d11e      	bne.n	8007926 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	691b      	ldr	r3, [r3, #16]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d009      	beq.n	8007904 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	015a      	lsls	r2, r3, #5
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	4413      	add	r3, r2
 80078f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078fc:	461a      	mov	r2, r3
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	015a      	lsls	r2, r3, #5
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	4413      	add	r3, r2
 800790c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	693a      	ldr	r2, [r7, #16]
 8007914:	0151      	lsls	r1, r2, #5
 8007916:	697a      	ldr	r2, [r7, #20]
 8007918:	440a      	add	r2, r1
 800791a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800791e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007922:	6013      	str	r3, [r2, #0]
 8007924:	e092      	b.n	8007a4c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	015a      	lsls	r2, r3, #5
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	4413      	add	r3, r2
 800792e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	693a      	ldr	r2, [r7, #16]
 8007936:	0151      	lsls	r1, r2, #5
 8007938:	697a      	ldr	r2, [r7, #20]
 800793a:	440a      	add	r2, r1
 800793c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007940:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007944:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	695b      	ldr	r3, [r3, #20]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d07e      	beq.n	8007a4c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007954:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	781b      	ldrb	r3, [r3, #0]
 800795a:	f003 030f 	and.w	r3, r3, #15
 800795e:	2101      	movs	r1, #1
 8007960:	fa01 f303 	lsl.w	r3, r1, r3
 8007964:	6979      	ldr	r1, [r7, #20]
 8007966:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800796a:	4313      	orrs	r3, r2
 800796c:	634b      	str	r3, [r1, #52]	; 0x34
 800796e:	e06d      	b.n	8007a4c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	015a      	lsls	r2, r3, #5
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	4413      	add	r3, r2
 8007978:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800797c:	691b      	ldr	r3, [r3, #16]
 800797e:	693a      	ldr	r2, [r7, #16]
 8007980:	0151      	lsls	r1, r2, #5
 8007982:	697a      	ldr	r2, [r7, #20]
 8007984:	440a      	add	r2, r1
 8007986:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800798a:	0cdb      	lsrs	r3, r3, #19
 800798c:	04db      	lsls	r3, r3, #19
 800798e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	015a      	lsls	r2, r3, #5
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	4413      	add	r3, r2
 8007998:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800799c:	691b      	ldr	r3, [r3, #16]
 800799e:	693a      	ldr	r2, [r7, #16]
 80079a0:	0151      	lsls	r1, r2, #5
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	440a      	add	r2, r1
 80079a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80079aa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80079ae:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80079b2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	695b      	ldr	r3, [r3, #20]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d003      	beq.n	80079c4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	689a      	ldr	r2, [r3, #8]
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	015a      	lsls	r2, r3, #5
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	4413      	add	r3, r2
 80079cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	693a      	ldr	r2, [r7, #16]
 80079d4:	0151      	lsls	r1, r2, #5
 80079d6:	697a      	ldr	r2, [r7, #20]
 80079d8:	440a      	add	r2, r1
 80079da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80079de:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80079e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	015a      	lsls	r2, r3, #5
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	4413      	add	r3, r2
 80079ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079f0:	691a      	ldr	r2, [r3, #16]
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	689b      	ldr	r3, [r3, #8]
 80079f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079fa:	6939      	ldr	r1, [r7, #16]
 80079fc:	0148      	lsls	r0, r1, #5
 80079fe:	6979      	ldr	r1, [r7, #20]
 8007a00:	4401      	add	r1, r0
 8007a02:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007a06:	4313      	orrs	r3, r2
 8007a08:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007a0a:	79fb      	ldrb	r3, [r7, #7]
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d10d      	bne.n	8007a2c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	68db      	ldr	r3, [r3, #12]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d009      	beq.n	8007a2c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	68d9      	ldr	r1, [r3, #12]
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	015a      	lsls	r2, r3, #5
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	4413      	add	r3, r2
 8007a24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a28:	460a      	mov	r2, r1
 8007a2a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	015a      	lsls	r2, r3, #5
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	4413      	add	r3, r2
 8007a34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	693a      	ldr	r2, [r7, #16]
 8007a3c:	0151      	lsls	r1, r2, #5
 8007a3e:	697a      	ldr	r2, [r7, #20]
 8007a40:	440a      	add	r2, r1
 8007a42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a46:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a4a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	371c      	adds	r7, #28
 8007a52:	46bd      	mov	sp, r7
 8007a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a58:	4770      	bx	lr

08007a5a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007a5a:	b480      	push	{r7}
 8007a5c:	b089      	sub	sp, #36	; 0x24
 8007a5e:	af00      	add	r7, sp, #0
 8007a60:	60f8      	str	r0, [r7, #12]
 8007a62:	60b9      	str	r1, [r7, #8]
 8007a64:	4611      	mov	r1, r2
 8007a66:	461a      	mov	r2, r3
 8007a68:	460b      	mov	r3, r1
 8007a6a:	71fb      	strb	r3, [r7, #7]
 8007a6c:	4613      	mov	r3, r2
 8007a6e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8007a78:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d11a      	bne.n	8007ab6 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007a80:	88bb      	ldrh	r3, [r7, #4]
 8007a82:	3303      	adds	r3, #3
 8007a84:	089b      	lsrs	r3, r3, #2
 8007a86:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007a88:	2300      	movs	r3, #0
 8007a8a:	61bb      	str	r3, [r7, #24]
 8007a8c:	e00f      	b.n	8007aae <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007a8e:	79fb      	ldrb	r3, [r7, #7]
 8007a90:	031a      	lsls	r2, r3, #12
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	4413      	add	r3, r2
 8007a96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007aa2:	69fb      	ldr	r3, [r7, #28]
 8007aa4:	3304      	adds	r3, #4
 8007aa6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007aa8:	69bb      	ldr	r3, [r7, #24]
 8007aaa:	3301      	adds	r3, #1
 8007aac:	61bb      	str	r3, [r7, #24]
 8007aae:	69ba      	ldr	r2, [r7, #24]
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d3eb      	bcc.n	8007a8e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007ab6:	2300      	movs	r3, #0
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3724      	adds	r7, #36	; 0x24
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b089      	sub	sp, #36	; 0x24
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	60f8      	str	r0, [r7, #12]
 8007acc:	60b9      	str	r1, [r7, #8]
 8007ace:	4613      	mov	r3, r2
 8007ad0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8007ada:	88fb      	ldrh	r3, [r7, #6]
 8007adc:	3303      	adds	r3, #3
 8007ade:	089b      	lsrs	r3, r3, #2
 8007ae0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	61bb      	str	r3, [r7, #24]
 8007ae6:	e00b      	b.n	8007b00 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	69fb      	ldr	r3, [r7, #28]
 8007af2:	601a      	str	r2, [r3, #0]
    pDest++;
 8007af4:	69fb      	ldr	r3, [r7, #28]
 8007af6:	3304      	adds	r3, #4
 8007af8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007afa:	69bb      	ldr	r3, [r7, #24]
 8007afc:	3301      	adds	r3, #1
 8007afe:	61bb      	str	r3, [r7, #24]
 8007b00:	69ba      	ldr	r2, [r7, #24]
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d3ef      	bcc.n	8007ae8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8007b08:	69fb      	ldr	r3, [r7, #28]
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3724      	adds	r7, #36	; 0x24
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr

08007b16 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007b16:	b480      	push	{r7}
 8007b18:	b085      	sub	sp, #20
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
 8007b1e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	781b      	ldrb	r3, [r3, #0]
 8007b28:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	785b      	ldrb	r3, [r3, #1]
 8007b2e:	2b01      	cmp	r3, #1
 8007b30:	d12c      	bne.n	8007b8c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	015a      	lsls	r2, r3, #5
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	4413      	add	r3, r2
 8007b3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	db12      	blt.n	8007b6a <USB_EPSetStall+0x54>
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d00f      	beq.n	8007b6a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	015a      	lsls	r2, r3, #5
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	4413      	add	r3, r2
 8007b52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	68ba      	ldr	r2, [r7, #8]
 8007b5a:	0151      	lsls	r1, r2, #5
 8007b5c:	68fa      	ldr	r2, [r7, #12]
 8007b5e:	440a      	add	r2, r1
 8007b60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b64:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007b68:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	015a      	lsls	r2, r3, #5
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	4413      	add	r3, r2
 8007b72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	0151      	lsls	r1, r2, #5
 8007b7c:	68fa      	ldr	r2, [r7, #12]
 8007b7e:	440a      	add	r2, r1
 8007b80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007b88:	6013      	str	r3, [r2, #0]
 8007b8a:	e02b      	b.n	8007be4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	015a      	lsls	r2, r3, #5
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	4413      	add	r3, r2
 8007b94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	db12      	blt.n	8007bc4 <USB_EPSetStall+0xae>
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d00f      	beq.n	8007bc4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	015a      	lsls	r2, r3, #5
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	4413      	add	r3, r2
 8007bac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	68ba      	ldr	r2, [r7, #8]
 8007bb4:	0151      	lsls	r1, r2, #5
 8007bb6:	68fa      	ldr	r2, [r7, #12]
 8007bb8:	440a      	add	r2, r1
 8007bba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007bbe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007bc2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	015a      	lsls	r2, r3, #5
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	4413      	add	r3, r2
 8007bcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	68ba      	ldr	r2, [r7, #8]
 8007bd4:	0151      	lsls	r1, r2, #5
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	440a      	add	r2, r1
 8007bda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007bde:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007be2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007be4:	2300      	movs	r3, #0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3714      	adds	r7, #20
 8007bea:	46bd      	mov	sp, r7
 8007bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf0:	4770      	bx	lr

08007bf2 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007bf2:	b480      	push	{r7}
 8007bf4:	b085      	sub	sp, #20
 8007bf6:	af00      	add	r7, sp, #0
 8007bf8:	6078      	str	r0, [r7, #4]
 8007bfa:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	781b      	ldrb	r3, [r3, #0]
 8007c04:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	785b      	ldrb	r3, [r3, #1]
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d128      	bne.n	8007c60 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	015a      	lsls	r2, r3, #5
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	4413      	add	r3, r2
 8007c16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	68ba      	ldr	r2, [r7, #8]
 8007c1e:	0151      	lsls	r1, r2, #5
 8007c20:	68fa      	ldr	r2, [r7, #12]
 8007c22:	440a      	add	r2, r1
 8007c24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c28:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007c2c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	78db      	ldrb	r3, [r3, #3]
 8007c32:	2b03      	cmp	r3, #3
 8007c34:	d003      	beq.n	8007c3e <USB_EPClearStall+0x4c>
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	78db      	ldrb	r3, [r3, #3]
 8007c3a:	2b02      	cmp	r3, #2
 8007c3c:	d138      	bne.n	8007cb0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	015a      	lsls	r2, r3, #5
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	4413      	add	r3, r2
 8007c46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	0151      	lsls	r1, r2, #5
 8007c50:	68fa      	ldr	r2, [r7, #12]
 8007c52:	440a      	add	r2, r1
 8007c54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c5c:	6013      	str	r3, [r2, #0]
 8007c5e:	e027      	b.n	8007cb0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	015a      	lsls	r2, r3, #5
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	4413      	add	r3, r2
 8007c68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	68ba      	ldr	r2, [r7, #8]
 8007c70:	0151      	lsls	r1, r2, #5
 8007c72:	68fa      	ldr	r2, [r7, #12]
 8007c74:	440a      	add	r2, r1
 8007c76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c7a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007c7e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	78db      	ldrb	r3, [r3, #3]
 8007c84:	2b03      	cmp	r3, #3
 8007c86:	d003      	beq.n	8007c90 <USB_EPClearStall+0x9e>
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	78db      	ldrb	r3, [r3, #3]
 8007c8c:	2b02      	cmp	r3, #2
 8007c8e:	d10f      	bne.n	8007cb0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	015a      	lsls	r2, r3, #5
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	4413      	add	r3, r2
 8007c98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	68ba      	ldr	r2, [r7, #8]
 8007ca0:	0151      	lsls	r1, r2, #5
 8007ca2:	68fa      	ldr	r2, [r7, #12]
 8007ca4:	440a      	add	r2, r1
 8007ca6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007caa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007cae:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3714      	adds	r7, #20
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbc:	4770      	bx	lr

08007cbe <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007cbe:	b480      	push	{r7}
 8007cc0:	b085      	sub	sp, #20
 8007cc2:	af00      	add	r7, sp, #0
 8007cc4:	6078      	str	r0, [r7, #4]
 8007cc6:	460b      	mov	r3, r1
 8007cc8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	68fa      	ldr	r2, [r7, #12]
 8007cd8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007cdc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007ce0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	78fb      	ldrb	r3, [r7, #3]
 8007cec:	011b      	lsls	r3, r3, #4
 8007cee:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007cf2:	68f9      	ldr	r1, [r7, #12]
 8007cf4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007cfc:	2300      	movs	r3, #0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3714      	adds	r7, #20
 8007d02:	46bd      	mov	sp, r7
 8007d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d08:	4770      	bx	lr

08007d0a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007d0a:	b480      	push	{r7}
 8007d0c:	b085      	sub	sp, #20
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	68fa      	ldr	r2, [r7, #12]
 8007d20:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007d24:	f023 0303 	bic.w	r3, r3, #3
 8007d28:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	68fa      	ldr	r2, [r7, #12]
 8007d34:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d38:	f023 0302 	bic.w	r3, r3, #2
 8007d3c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3714      	adds	r7, #20
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr

08007d4c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b085      	sub	sp, #20
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	68fa      	ldr	r2, [r7, #12]
 8007d62:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007d66:	f023 0303 	bic.w	r3, r3, #3
 8007d6a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	68fa      	ldr	r2, [r7, #12]
 8007d76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d7a:	f043 0302 	orr.w	r3, r3, #2
 8007d7e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007d80:	2300      	movs	r3, #0
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3714      	adds	r7, #20
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr

08007d8e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007d8e:	b480      	push	{r7}
 8007d90:	b085      	sub	sp, #20
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	695b      	ldr	r3, [r3, #20]
 8007d9a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	699b      	ldr	r3, [r3, #24]
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	4013      	ands	r3, r2
 8007da4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007da6:	68fb      	ldr	r3, [r7, #12]
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3714      	adds	r7, #20
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b085      	sub	sp, #20
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dc6:	699b      	ldr	r3, [r3, #24]
 8007dc8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dd0:	69db      	ldr	r3, [r3, #28]
 8007dd2:	68ba      	ldr	r2, [r7, #8]
 8007dd4:	4013      	ands	r3, r2
 8007dd6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	0c1b      	lsrs	r3, r3, #16
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3714      	adds	r7, #20
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b085      	sub	sp, #20
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dfa:	699b      	ldr	r3, [r3, #24]
 8007dfc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e04:	69db      	ldr	r3, [r3, #28]
 8007e06:	68ba      	ldr	r2, [r7, #8]
 8007e08:	4013      	ands	r3, r2
 8007e0a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	b29b      	uxth	r3, r3
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3714      	adds	r7, #20
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr

08007e1c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b085      	sub	sp, #20
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
 8007e24:	460b      	mov	r3, r1
 8007e26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007e2c:	78fb      	ldrb	r3, [r7, #3]
 8007e2e:	015a      	lsls	r2, r3, #5
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	4413      	add	r3, r2
 8007e34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e42:	695b      	ldr	r3, [r3, #20]
 8007e44:	68ba      	ldr	r2, [r7, #8]
 8007e46:	4013      	ands	r3, r2
 8007e48:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007e4a:	68bb      	ldr	r3, [r7, #8]
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3714      	adds	r7, #20
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b087      	sub	sp, #28
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	460b      	mov	r3, r1
 8007e62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e6e:	691b      	ldr	r3, [r3, #16]
 8007e70:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e7a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007e7c:	78fb      	ldrb	r3, [r7, #3]
 8007e7e:	f003 030f 	and.w	r3, r3, #15
 8007e82:	68fa      	ldr	r2, [r7, #12]
 8007e84:	fa22 f303 	lsr.w	r3, r2, r3
 8007e88:	01db      	lsls	r3, r3, #7
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	693a      	ldr	r2, [r7, #16]
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007e92:	78fb      	ldrb	r3, [r7, #3]
 8007e94:	015a      	lsls	r2, r3, #5
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	4413      	add	r3, r2
 8007e9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	693a      	ldr	r2, [r7, #16]
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007ea6:	68bb      	ldr	r3, [r7, #8]
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	371c      	adds	r7, #28
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr

08007eb4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b083      	sub	sp, #12
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	695b      	ldr	r3, [r3, #20]
 8007ec0:	f003 0301 	and.w	r3, r3, #1
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	370c      	adds	r7, #12
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr

08007ed0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b085      	sub	sp, #20
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68fa      	ldr	r2, [r7, #12]
 8007ee6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007eea:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007eee:	f023 0307 	bic.w	r3, r3, #7
 8007ef2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	68fa      	ldr	r2, [r7, #12]
 8007efe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007f02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f06:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3714      	adds	r7, #20
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr
	...

08007f18 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b087      	sub	sp, #28
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	60f8      	str	r0, [r7, #12]
 8007f20:	460b      	mov	r3, r1
 8007f22:	607a      	str	r2, [r7, #4]
 8007f24:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	333c      	adds	r3, #60	; 0x3c
 8007f2e:	3304      	adds	r3, #4
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	4a26      	ldr	r2, [pc, #152]	; (8007fd0 <USB_EP0_OutStart+0xb8>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d90a      	bls.n	8007f52 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f4c:	d101      	bne.n	8007f52 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	e037      	b.n	8007fc2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f58:	461a      	mov	r2, r3
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f64:	691b      	ldr	r3, [r3, #16]
 8007f66:	697a      	ldr	r2, [r7, #20]
 8007f68:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f6c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007f70:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f78:	691b      	ldr	r3, [r3, #16]
 8007f7a:	697a      	ldr	r2, [r7, #20]
 8007f7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f80:	f043 0318 	orr.w	r3, r3, #24
 8007f84:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f8c:	691b      	ldr	r3, [r3, #16]
 8007f8e:	697a      	ldr	r2, [r7, #20]
 8007f90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f94:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007f98:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007f9a:	7afb      	ldrb	r3, [r7, #11]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d10f      	bne.n	8007fc0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	697a      	ldr	r2, [r7, #20]
 8007fb6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007fba:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007fbe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007fc0:	2300      	movs	r3, #0
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	371c      	adds	r7, #28
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr
 8007fce:	bf00      	nop
 8007fd0:	4f54300a 	.word	0x4f54300a

08007fd4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b085      	sub	sp, #20
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	60fb      	str	r3, [r7, #12]
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	4a13      	ldr	r2, [pc, #76]	; (8008038 <USB_CoreReset+0x64>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d901      	bls.n	8007ff2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007fee:	2303      	movs	r3, #3
 8007ff0:	e01b      	b.n	800802a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	691b      	ldr	r3, [r3, #16]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	daf2      	bge.n	8007fe0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	691b      	ldr	r3, [r3, #16]
 8008002:	f043 0201 	orr.w	r2, r3, #1
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	3301      	adds	r3, #1
 800800e:	60fb      	str	r3, [r7, #12]
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	4a09      	ldr	r2, [pc, #36]	; (8008038 <USB_CoreReset+0x64>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d901      	bls.n	800801c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008018:	2303      	movs	r3, #3
 800801a:	e006      	b.n	800802a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	691b      	ldr	r3, [r3, #16]
 8008020:	f003 0301 	and.w	r3, r3, #1
 8008024:	2b01      	cmp	r3, #1
 8008026:	d0f0      	beq.n	800800a <USB_CoreReset+0x36>

  return HAL_OK;
 8008028:	2300      	movs	r3, #0
}
 800802a:	4618      	mov	r0, r3
 800802c:	3714      	adds	r7, #20
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr
 8008036:	bf00      	nop
 8008038:	00030d40 	.word	0x00030d40

0800803c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b084      	sub	sp, #16
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	460b      	mov	r3, r1
 8008046:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008048:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800804c:	f002 f92c 	bl	800a2a8 <malloc>
 8008050:	4603      	mov	r3, r0
 8008052:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d105      	bne.n	8008066 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8008062:	2302      	movs	r3, #2
 8008064:	e066      	b.n	8008134 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	68fa      	ldr	r2, [r7, #12]
 800806a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	7c1b      	ldrb	r3, [r3, #16]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d119      	bne.n	80080aa <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008076:	f44f 7300 	mov.w	r3, #512	; 0x200
 800807a:	2202      	movs	r2, #2
 800807c:	2181      	movs	r1, #129	; 0x81
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f001 ff99 	bl	8009fb6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800808a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800808e:	2202      	movs	r2, #2
 8008090:	2101      	movs	r1, #1
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f001 ff8f 	bl	8009fb6 <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2201      	movs	r2, #1
 800809c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2210      	movs	r2, #16
 80080a4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80080a8:	e016      	b.n	80080d8 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80080aa:	2340      	movs	r3, #64	; 0x40
 80080ac:	2202      	movs	r2, #2
 80080ae:	2181      	movs	r1, #129	; 0x81
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f001 ff80 	bl	8009fb6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2201      	movs	r2, #1
 80080ba:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80080bc:	2340      	movs	r3, #64	; 0x40
 80080be:	2202      	movs	r2, #2
 80080c0:	2101      	movs	r1, #1
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f001 ff77 	bl	8009fb6 <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2210      	movs	r2, #16
 80080d4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80080d8:	2308      	movs	r3, #8
 80080da:	2203      	movs	r2, #3
 80080dc:	2182      	movs	r1, #130	; 0x82
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f001 ff69 	bl	8009fb6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2201      	movs	r2, #1
 80080e8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2200      	movs	r2, #0
 8008102:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	7c1b      	ldrb	r3, [r3, #16]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d109      	bne.n	8008122 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008114:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008118:	2101      	movs	r1, #1
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f002 f83a 	bl	800a194 <USBD_LL_PrepareReceive>
 8008120:	e007      	b.n	8008132 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008128:	2340      	movs	r3, #64	; 0x40
 800812a:	2101      	movs	r1, #1
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f002 f831 	bl	800a194 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008132:	2300      	movs	r3, #0
}
 8008134:	4618      	mov	r0, r3
 8008136:	3710      	adds	r7, #16
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	460b      	mov	r3, r1
 8008146:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8008148:	2300      	movs	r3, #0
 800814a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800814c:	2181      	movs	r1, #129	; 0x81
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f001 ff57 	bl	800a002 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2200      	movs	r2, #0
 8008158:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800815a:	2101      	movs	r1, #1
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f001 ff50 	bl	800a002 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800816a:	2182      	movs	r1, #130	; 0x82
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f001 ff48 	bl	800a002 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008188:	2b00      	cmp	r3, #0
 800818a:	d00e      	beq.n	80081aa <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800819c:	4618      	mov	r0, r3
 800819e:	f002 f88b 	bl	800a2b8 <free>
    pdev->pClassData = NULL;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 80081aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3710      	adds	r7, #16
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}

080081b4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b086      	sub	sp, #24
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80081c4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80081c6:	2300      	movs	r3, #0
 80081c8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80081ca:	2300      	movs	r3, #0
 80081cc:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 80081ce:	2300      	movs	r3, #0
 80081d0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d03a      	beq.n	8008254 <USBD_CDC_Setup+0xa0>
 80081de:	2b20      	cmp	r3, #32
 80081e0:	f040 8097 	bne.w	8008312 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	88db      	ldrh	r3, [r3, #6]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d029      	beq.n	8008240 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	781b      	ldrb	r3, [r3, #0]
 80081f0:	b25b      	sxtb	r3, r3
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	da11      	bge.n	800821a <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80081fc:	689b      	ldr	r3, [r3, #8]
 80081fe:	683a      	ldr	r2, [r7, #0]
 8008200:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8008202:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008204:	683a      	ldr	r2, [r7, #0]
 8008206:	88d2      	ldrh	r2, [r2, #6]
 8008208:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800820a:	6939      	ldr	r1, [r7, #16]
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	88db      	ldrh	r3, [r3, #6]
 8008210:	461a      	mov	r2, r3
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f001 fa9d 	bl	8009752 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8008218:	e082      	b.n	8008320 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	785a      	ldrb	r2, [r3, #1]
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	88db      	ldrh	r3, [r3, #6]
 8008228:	b2da      	uxtb	r2, r3
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008230:	6939      	ldr	r1, [r7, #16]
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	88db      	ldrh	r3, [r3, #6]
 8008236:	461a      	mov	r2, r3
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f001 fab6 	bl	80097aa <USBD_CtlPrepareRx>
    break;
 800823e:	e06f      	b.n	8008320 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	683a      	ldr	r2, [r7, #0]
 800824a:	7850      	ldrb	r0, [r2, #1]
 800824c:	2200      	movs	r2, #0
 800824e:	6839      	ldr	r1, [r7, #0]
 8008250:	4798      	blx	r3
    break;
 8008252:	e065      	b.n	8008320 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	785b      	ldrb	r3, [r3, #1]
 8008258:	2b0b      	cmp	r3, #11
 800825a:	d84f      	bhi.n	80082fc <USBD_CDC_Setup+0x148>
 800825c:	a201      	add	r2, pc, #4	; (adr r2, 8008264 <USBD_CDC_Setup+0xb0>)
 800825e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008262:	bf00      	nop
 8008264:	08008295 	.word	0x08008295
 8008268:	0800830b 	.word	0x0800830b
 800826c:	080082fd 	.word	0x080082fd
 8008270:	080082fd 	.word	0x080082fd
 8008274:	080082fd 	.word	0x080082fd
 8008278:	080082fd 	.word	0x080082fd
 800827c:	080082fd 	.word	0x080082fd
 8008280:	080082fd 	.word	0x080082fd
 8008284:	080082fd 	.word	0x080082fd
 8008288:	080082fd 	.word	0x080082fd
 800828c:	080082bd 	.word	0x080082bd
 8008290:	080082e5 	.word	0x080082e5
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800829a:	2b03      	cmp	r3, #3
 800829c:	d107      	bne.n	80082ae <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800829e:	f107 030c 	add.w	r3, r7, #12
 80082a2:	2202      	movs	r2, #2
 80082a4:	4619      	mov	r1, r3
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f001 fa53 	bl	8009752 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80082ac:	e030      	b.n	8008310 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80082ae:	6839      	ldr	r1, [r7, #0]
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f001 f9dd 	bl	8009670 <USBD_CtlError>
        ret = USBD_FAIL;
 80082b6:	2303      	movs	r3, #3
 80082b8:	75fb      	strb	r3, [r7, #23]
      break;
 80082ba:	e029      	b.n	8008310 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082c2:	2b03      	cmp	r3, #3
 80082c4:	d107      	bne.n	80082d6 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80082c6:	f107 030f 	add.w	r3, r7, #15
 80082ca:	2201      	movs	r2, #1
 80082cc:	4619      	mov	r1, r3
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f001 fa3f 	bl	8009752 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80082d4:	e01c      	b.n	8008310 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80082d6:	6839      	ldr	r1, [r7, #0]
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f001 f9c9 	bl	8009670 <USBD_CtlError>
        ret = USBD_FAIL;
 80082de:	2303      	movs	r3, #3
 80082e0:	75fb      	strb	r3, [r7, #23]
      break;
 80082e2:	e015      	b.n	8008310 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082ea:	2b03      	cmp	r3, #3
 80082ec:	d00f      	beq.n	800830e <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 80082ee:	6839      	ldr	r1, [r7, #0]
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f001 f9bd 	bl	8009670 <USBD_CtlError>
        ret = USBD_FAIL;
 80082f6:	2303      	movs	r3, #3
 80082f8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80082fa:	e008      	b.n	800830e <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 80082fc:	6839      	ldr	r1, [r7, #0]
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f001 f9b6 	bl	8009670 <USBD_CtlError>
      ret = USBD_FAIL;
 8008304:	2303      	movs	r3, #3
 8008306:	75fb      	strb	r3, [r7, #23]
      break;
 8008308:	e002      	b.n	8008310 <USBD_CDC_Setup+0x15c>
      break;
 800830a:	bf00      	nop
 800830c:	e008      	b.n	8008320 <USBD_CDC_Setup+0x16c>
      break;
 800830e:	bf00      	nop
    }
    break;
 8008310:	e006      	b.n	8008320 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8008312:	6839      	ldr	r1, [r7, #0]
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f001 f9ab 	bl	8009670 <USBD_CtlError>
    ret = USBD_FAIL;
 800831a:	2303      	movs	r3, #3
 800831c:	75fb      	strb	r3, [r7, #23]
    break;
 800831e:	bf00      	nop
  }

  return (uint8_t)ret;
 8008320:	7dfb      	ldrb	r3, [r7, #23]
}
 8008322:	4618      	mov	r0, r3
 8008324:	3718      	adds	r7, #24
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop

0800832c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b084      	sub	sp, #16
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	460b      	mov	r3, r1
 8008336:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800833e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008346:	2b00      	cmp	r3, #0
 8008348:	d101      	bne.n	800834e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800834a:	2303      	movs	r3, #3
 800834c:	e049      	b.n	80083e2 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008354:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008356:	78fa      	ldrb	r2, [r7, #3]
 8008358:	6879      	ldr	r1, [r7, #4]
 800835a:	4613      	mov	r3, r2
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	4413      	add	r3, r2
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	440b      	add	r3, r1
 8008364:	3318      	adds	r3, #24
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d029      	beq.n	80083c0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800836c:	78fa      	ldrb	r2, [r7, #3]
 800836e:	6879      	ldr	r1, [r7, #4]
 8008370:	4613      	mov	r3, r2
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	4413      	add	r3, r2
 8008376:	009b      	lsls	r3, r3, #2
 8008378:	440b      	add	r3, r1
 800837a:	3318      	adds	r3, #24
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	78f9      	ldrb	r1, [r7, #3]
 8008380:	68f8      	ldr	r0, [r7, #12]
 8008382:	460b      	mov	r3, r1
 8008384:	00db      	lsls	r3, r3, #3
 8008386:	1a5b      	subs	r3, r3, r1
 8008388:	009b      	lsls	r3, r3, #2
 800838a:	4403      	add	r3, r0
 800838c:	3344      	adds	r3, #68	; 0x44
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	fbb2 f1f3 	udiv	r1, r2, r3
 8008394:	fb03 f301 	mul.w	r3, r3, r1
 8008398:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800839a:	2b00      	cmp	r3, #0
 800839c:	d110      	bne.n	80083c0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800839e:	78fa      	ldrb	r2, [r7, #3]
 80083a0:	6879      	ldr	r1, [r7, #4]
 80083a2:	4613      	mov	r3, r2
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	4413      	add	r3, r2
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	440b      	add	r3, r1
 80083ac:	3318      	adds	r3, #24
 80083ae:	2200      	movs	r2, #0
 80083b0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80083b2:	78f9      	ldrb	r1, [r7, #3]
 80083b4:	2300      	movs	r3, #0
 80083b6:	2200      	movs	r2, #0
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f001 feca 	bl	800a152 <USBD_LL_Transmit>
 80083be:	e00f      	b.n	80083e0 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	2200      	movs	r2, #0
 80083c4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80083ce:	691b      	ldr	r3, [r3, #16]
 80083d0:	68ba      	ldr	r2, [r7, #8]
 80083d2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80083d6:	68ba      	ldr	r2, [r7, #8]
 80083d8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80083dc:	78fa      	ldrb	r2, [r7, #3]
 80083de:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 80083e0:	2300      	movs	r3, #0
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3710      	adds	r7, #16
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}

080083ea <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80083ea:	b580      	push	{r7, lr}
 80083ec:	b084      	sub	sp, #16
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
 80083f2:	460b      	mov	r3, r1
 80083f4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083fc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008404:	2b00      	cmp	r3, #0
 8008406:	d101      	bne.n	800840c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008408:	2303      	movs	r3, #3
 800840a:	e015      	b.n	8008438 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800840c:	78fb      	ldrb	r3, [r7, #3]
 800840e:	4619      	mov	r1, r3
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f001 fee0 	bl	800a1d6 <USBD_LL_GetRxDataSize>
 8008416:	4602      	mov	r2, r0
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008424:	68db      	ldr	r3, [r3, #12]
 8008426:	68fa      	ldr	r2, [r7, #12]
 8008428:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800842c:	68fa      	ldr	r2, [r7, #12]
 800842e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008432:	4611      	mov	r1, r2
 8008434:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008436:	2300      	movs	r3, #0
}
 8008438:	4618      	mov	r0, r3
 800843a:	3710      	adds	r7, #16
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}

08008440 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b084      	sub	sp, #16
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800844e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008456:	2b00      	cmp	r3, #0
 8008458:	d015      	beq.n	8008486 <USBD_CDC_EP0_RxReady+0x46>
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008460:	2bff      	cmp	r3, #255	; 0xff
 8008462:	d010      	beq.n	8008486 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	68fa      	ldr	r2, [r7, #12]
 800846e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8008472:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800847a:	b292      	uxth	r2, r2
 800847c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	22ff      	movs	r2, #255	; 0xff
 8008482:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8008486:	2300      	movs	r3, #0
}
 8008488:	4618      	mov	r0, r3
 800848a:	3710      	adds	r7, #16
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}

08008490 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008490:	b480      	push	{r7}
 8008492:	b083      	sub	sp, #12
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2243      	movs	r2, #67	; 0x43
 800849c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800849e:	4b03      	ldr	r3, [pc, #12]	; (80084ac <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr
 80084ac:	20000094 	.word	0x20000094

080084b0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b083      	sub	sp, #12
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2243      	movs	r2, #67	; 0x43
 80084bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80084be:	4b03      	ldr	r3, [pc, #12]	; (80084cc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	370c      	adds	r7, #12
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr
 80084cc:	20000050 	.word	0x20000050

080084d0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b083      	sub	sp, #12
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2243      	movs	r2, #67	; 0x43
 80084dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80084de:	4b03      	ldr	r3, [pc, #12]	; (80084ec <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr
 80084ec:	200000d8 	.word	0x200000d8

080084f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b083      	sub	sp, #12
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	220a      	movs	r2, #10
 80084fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80084fe:	4b03      	ldr	r3, [pc, #12]	; (800850c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008500:	4618      	mov	r0, r3
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr
 800850c:	2000000c 	.word	0x2000000c

08008510 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008510:	b480      	push	{r7}
 8008512:	b083      	sub	sp, #12
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d101      	bne.n	8008524 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008520:	2303      	movs	r3, #3
 8008522:	e004      	b.n	800852e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	683a      	ldr	r2, [r7, #0]
 8008528:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800852c:	2300      	movs	r3, #0
}
 800852e:	4618      	mov	r0, r3
 8008530:	370c      	adds	r7, #12
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr

0800853a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800853a:	b480      	push	{r7}
 800853c:	b087      	sub	sp, #28
 800853e:	af00      	add	r7, sp, #0
 8008540:	60f8      	str	r0, [r7, #12]
 8008542:	60b9      	str	r1, [r7, #8]
 8008544:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800854c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	68ba      	ldr	r2, [r7, #8]
 8008552:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800855e:	2300      	movs	r3, #0
}
 8008560:	4618      	mov	r0, r3
 8008562:	371c      	adds	r7, #28
 8008564:	46bd      	mov	sp, r7
 8008566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856a:	4770      	bx	lr

0800856c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800856c:	b480      	push	{r7}
 800856e:	b085      	sub	sp, #20
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800857c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	683a      	ldr	r2, [r7, #0]
 8008582:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008586:	2300      	movs	r3, #0
}
 8008588:	4618      	mov	r0, r3
 800858a:	3714      	adds	r7, #20
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr

08008594 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085a2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80085a4:	2301      	movs	r3, #1
 80085a6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d101      	bne.n	80085b6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80085b2:	2303      	movs	r3, #3
 80085b4:	e01a      	b.n	80085ec <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d114      	bne.n	80085ea <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	2201      	movs	r2, #1
 80085c4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80085de:	2181      	movs	r1, #129	; 0x81
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f001 fdb6 	bl	800a152 <USBD_LL_Transmit>

    ret = USBD_OK;
 80085e6:	2300      	movs	r3, #0
 80085e8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80085ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3710      	adds	r7, #16
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}

080085f4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b084      	sub	sp, #16
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008602:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800860a:	2b00      	cmp	r3, #0
 800860c:	d101      	bne.n	8008612 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800860e:	2303      	movs	r3, #3
 8008610:	e016      	b.n	8008640 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	7c1b      	ldrb	r3, [r3, #16]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d109      	bne.n	800862e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008620:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008624:	2101      	movs	r1, #1
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f001 fdb4 	bl	800a194 <USBD_LL_PrepareReceive>
 800862c:	e007      	b.n	800863e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008634:	2340      	movs	r3, #64	; 0x40
 8008636:	2101      	movs	r1, #1
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f001 fdab 	bl	800a194 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800863e:	2300      	movs	r3, #0
}
 8008640:	4618      	mov	r0, r3
 8008642:	3710      	adds	r7, #16
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b086      	sub	sp, #24
 800864c:	af00      	add	r7, sp, #0
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	60b9      	str	r1, [r7, #8]
 8008652:	4613      	mov	r3, r2
 8008654:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d101      	bne.n	8008660 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800865c:	2303      	movs	r3, #3
 800865e:	e025      	b.n	80086ac <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008666:	2b00      	cmp	r3, #0
 8008668:	d003      	beq.n	8008672 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2200      	movs	r2, #0
 800866e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8008678:	2b00      	cmp	r3, #0
 800867a:	d003      	beq.n	8008684 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2200      	movs	r2, #0
 8008680:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d003      	beq.n	8008692 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	68ba      	ldr	r2, [r7, #8]
 800868e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	2201      	movs	r2, #1
 8008696:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	79fa      	ldrb	r2, [r7, #7]
 800869e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80086a0:	68f8      	ldr	r0, [r7, #12]
 80086a2:	f001 fc21 	bl	8009ee8 <USBD_LL_Init>
 80086a6:	4603      	mov	r3, r0
 80086a8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80086aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3718      	adds	r7, #24
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b084      	sub	sp, #16
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80086be:	2300      	movs	r3, #0
 80086c0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d101      	bne.n	80086cc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80086c8:	2303      	movs	r3, #3
 80086ca:	e010      	b.n	80086ee <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	683a      	ldr	r2, [r7, #0]
 80086d0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086dc:	f107 020e 	add.w	r2, r7, #14
 80086e0:	4610      	mov	r0, r2
 80086e2:	4798      	blx	r3
 80086e4:	4602      	mov	r2, r0
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 80086ec:	2300      	movs	r3, #0
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3710      	adds	r7, #16
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}

080086f6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80086f6:	b580      	push	{r7, lr}
 80086f8:	b082      	sub	sp, #8
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f001 fc3e 	bl	8009f80 <USBD_LL_Start>
 8008704:	4603      	mov	r3, r0
}
 8008706:	4618      	mov	r0, r3
 8008708:	3708      	adds	r7, #8
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}

0800870e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800870e:	b480      	push	{r7}
 8008710:	b083      	sub	sp, #12
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr

08008724 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	460b      	mov	r3, r1
 800872e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008730:	2303      	movs	r3, #3
 8008732:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800873a:	2b00      	cmp	r3, #0
 800873c:	d009      	beq.n	8008752 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	78fa      	ldrb	r2, [r7, #3]
 8008748:	4611      	mov	r1, r2
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	4798      	blx	r3
 800874e:	4603      	mov	r3, r0
 8008750:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008752:	7bfb      	ldrb	r3, [r7, #15]
}
 8008754:	4618      	mov	r0, r3
 8008756:	3710      	adds	r7, #16
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}

0800875c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b082      	sub	sp, #8
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
 8008764:	460b      	mov	r3, r1
 8008766:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800876e:	2b00      	cmp	r3, #0
 8008770:	d007      	beq.n	8008782 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008778:	685b      	ldr	r3, [r3, #4]
 800877a:	78fa      	ldrb	r2, [r7, #3]
 800877c:	4611      	mov	r1, r2
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	4798      	blx	r3
  }

  return USBD_OK;
 8008782:	2300      	movs	r3, #0
}
 8008784:	4618      	mov	r0, r3
 8008786:	3708      	adds	r7, #8
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800879c:	6839      	ldr	r1, [r7, #0]
 800879e:	4618      	mov	r0, r3
 80087a0:	f000 ff2c 	bl	80095fc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2201      	movs	r2, #1
 80087a8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80087b2:	461a      	mov	r2, r3
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80087c0:	f003 031f 	and.w	r3, r3, #31
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d00e      	beq.n	80087e6 <USBD_LL_SetupStage+0x5a>
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	d302      	bcc.n	80087d2 <USBD_LL_SetupStage+0x46>
 80087cc:	2b02      	cmp	r3, #2
 80087ce:	d014      	beq.n	80087fa <USBD_LL_SetupStage+0x6e>
 80087d0:	e01d      	b.n	800880e <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80087d8:	4619      	mov	r1, r3
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 fa18 	bl	8008c10 <USBD_StdDevReq>
 80087e0:	4603      	mov	r3, r0
 80087e2:	73fb      	strb	r3, [r7, #15]
      break;
 80087e4:	e020      	b.n	8008828 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80087ec:	4619      	mov	r1, r3
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f000 fa7c 	bl	8008cec <USBD_StdItfReq>
 80087f4:	4603      	mov	r3, r0
 80087f6:	73fb      	strb	r3, [r7, #15]
      break;
 80087f8:	e016      	b.n	8008828 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008800:	4619      	mov	r1, r3
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f000 fab8 	bl	8008d78 <USBD_StdEPReq>
 8008808:	4603      	mov	r3, r0
 800880a:	73fb      	strb	r3, [r7, #15]
      break;
 800880c:	e00c      	b.n	8008828 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008814:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008818:	b2db      	uxtb	r3, r3
 800881a:	4619      	mov	r1, r3
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f001 fc0f 	bl	800a040 <USBD_LL_StallEP>
 8008822:	4603      	mov	r3, r0
 8008824:	73fb      	strb	r3, [r7, #15]
      break;
 8008826:	bf00      	nop
  }

  return ret;
 8008828:	7bfb      	ldrb	r3, [r7, #15]
}
 800882a:	4618      	mov	r0, r3
 800882c:	3710      	adds	r7, #16
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}

08008832 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008832:	b580      	push	{r7, lr}
 8008834:	b086      	sub	sp, #24
 8008836:	af00      	add	r7, sp, #0
 8008838:	60f8      	str	r0, [r7, #12]
 800883a:	460b      	mov	r3, r1
 800883c:	607a      	str	r2, [r7, #4]
 800883e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008840:	7afb      	ldrb	r3, [r7, #11]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d137      	bne.n	80088b6 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800884c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008854:	2b03      	cmp	r3, #3
 8008856:	d14a      	bne.n	80088ee <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	689a      	ldr	r2, [r3, #8]
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	68db      	ldr	r3, [r3, #12]
 8008860:	429a      	cmp	r2, r3
 8008862:	d913      	bls.n	800888c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	689a      	ldr	r2, [r3, #8]
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	68db      	ldr	r3, [r3, #12]
 800886c:	1ad2      	subs	r2, r2, r3
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	68da      	ldr	r2, [r3, #12]
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	689b      	ldr	r3, [r3, #8]
 800887a:	4293      	cmp	r3, r2
 800887c:	bf28      	it	cs
 800887e:	4613      	movcs	r3, r2
 8008880:	461a      	mov	r2, r3
 8008882:	6879      	ldr	r1, [r7, #4]
 8008884:	68f8      	ldr	r0, [r7, #12]
 8008886:	f000 ffad 	bl	80097e4 <USBD_CtlContinueRx>
 800888a:	e030      	b.n	80088ee <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008892:	691b      	ldr	r3, [r3, #16]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d00a      	beq.n	80088ae <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800889e:	2b03      	cmp	r3, #3
 80088a0:	d105      	bne.n	80088ae <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088a8:	691b      	ldr	r3, [r3, #16]
 80088aa:	68f8      	ldr	r0, [r7, #12]
 80088ac:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 80088ae:	68f8      	ldr	r0, [r7, #12]
 80088b0:	f000 ffa9 	bl	8009806 <USBD_CtlSendStatus>
 80088b4:	e01b      	b.n	80088ee <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088bc:	699b      	ldr	r3, [r3, #24]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d013      	beq.n	80088ea <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80088c8:	2b03      	cmp	r3, #3
 80088ca:	d10e      	bne.n	80088ea <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088d2:	699b      	ldr	r3, [r3, #24]
 80088d4:	7afa      	ldrb	r2, [r7, #11]
 80088d6:	4611      	mov	r1, r2
 80088d8:	68f8      	ldr	r0, [r7, #12]
 80088da:	4798      	blx	r3
 80088dc:	4603      	mov	r3, r0
 80088de:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80088e0:	7dfb      	ldrb	r3, [r7, #23]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d003      	beq.n	80088ee <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 80088e6:	7dfb      	ldrb	r3, [r7, #23]
 80088e8:	e002      	b.n	80088f0 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80088ea:	2303      	movs	r3, #3
 80088ec:	e000      	b.n	80088f0 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 80088ee:	2300      	movs	r3, #0
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3718      	adds	r7, #24
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b086      	sub	sp, #24
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	60f8      	str	r0, [r7, #12]
 8008900:	460b      	mov	r3, r1
 8008902:	607a      	str	r2, [r7, #4]
 8008904:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008906:	7afb      	ldrb	r3, [r7, #11]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d16a      	bne.n	80089e2 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	3314      	adds	r3, #20
 8008910:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008918:	2b02      	cmp	r3, #2
 800891a:	d155      	bne.n	80089c8 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	689a      	ldr	r2, [r3, #8]
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	68db      	ldr	r3, [r3, #12]
 8008924:	429a      	cmp	r2, r3
 8008926:	d914      	bls.n	8008952 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	689a      	ldr	r2, [r3, #8]
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	68db      	ldr	r3, [r3, #12]
 8008930:	1ad2      	subs	r2, r2, r3
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	461a      	mov	r2, r3
 800893c:	6879      	ldr	r1, [r7, #4]
 800893e:	68f8      	ldr	r0, [r7, #12]
 8008940:	f000 ff22 	bl	8009788 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008944:	2300      	movs	r3, #0
 8008946:	2200      	movs	r2, #0
 8008948:	2100      	movs	r1, #0
 800894a:	68f8      	ldr	r0, [r7, #12]
 800894c:	f001 fc22 	bl	800a194 <USBD_LL_PrepareReceive>
 8008950:	e03a      	b.n	80089c8 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008952:	693b      	ldr	r3, [r7, #16]
 8008954:	68da      	ldr	r2, [r3, #12]
 8008956:	693b      	ldr	r3, [r7, #16]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	429a      	cmp	r2, r3
 800895c:	d11c      	bne.n	8008998 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	685a      	ldr	r2, [r3, #4]
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008966:	429a      	cmp	r2, r3
 8008968:	d316      	bcc.n	8008998 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	685a      	ldr	r2, [r3, #4]
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008974:	429a      	cmp	r2, r3
 8008976:	d20f      	bcs.n	8008998 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008978:	2200      	movs	r2, #0
 800897a:	2100      	movs	r1, #0
 800897c:	68f8      	ldr	r0, [r7, #12]
 800897e:	f000 ff03 	bl	8009788 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2200      	movs	r2, #0
 8008986:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800898a:	2300      	movs	r3, #0
 800898c:	2200      	movs	r2, #0
 800898e:	2100      	movs	r1, #0
 8008990:	68f8      	ldr	r0, [r7, #12]
 8008992:	f001 fbff 	bl	800a194 <USBD_LL_PrepareReceive>
 8008996:	e017      	b.n	80089c8 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d00a      	beq.n	80089ba <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80089aa:	2b03      	cmp	r3, #3
 80089ac:	d105      	bne.n	80089ba <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	68f8      	ldr	r0, [r7, #12]
 80089b8:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80089ba:	2180      	movs	r1, #128	; 0x80
 80089bc:	68f8      	ldr	r0, [r7, #12]
 80089be:	f001 fb3f 	bl	800a040 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80089c2:	68f8      	ldr	r0, [r7, #12]
 80089c4:	f000 ff32 	bl	800982c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d123      	bne.n	8008a1a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80089d2:	68f8      	ldr	r0, [r7, #12]
 80089d4:	f7ff fe9b 	bl	800870e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2200      	movs	r2, #0
 80089dc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80089e0:	e01b      	b.n	8008a1a <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089e8:	695b      	ldr	r3, [r3, #20]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d013      	beq.n	8008a16 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80089f4:	2b03      	cmp	r3, #3
 80089f6:	d10e      	bne.n	8008a16 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089fe:	695b      	ldr	r3, [r3, #20]
 8008a00:	7afa      	ldrb	r2, [r7, #11]
 8008a02:	4611      	mov	r1, r2
 8008a04:	68f8      	ldr	r0, [r7, #12]
 8008a06:	4798      	blx	r3
 8008a08:	4603      	mov	r3, r0
 8008a0a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8008a0c:	7dfb      	ldrb	r3, [r7, #23]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d003      	beq.n	8008a1a <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8008a12:	7dfb      	ldrb	r3, [r7, #23]
 8008a14:	e002      	b.n	8008a1c <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008a16:	2303      	movs	r3, #3
 8008a18:	e000      	b.n	8008a1c <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8008a1a:	2300      	movs	r3, #0
}
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	3718      	adds	r7, #24
 8008a20:	46bd      	mov	sp, r7
 8008a22:	bd80      	pop	{r7, pc}

08008a24 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b082      	sub	sp, #8
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2200      	movs	r2, #0
 8008a38:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2200      	movs	r2, #0
 8008a46:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d009      	beq.n	8008a68 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	6852      	ldr	r2, [r2, #4]
 8008a60:	b2d2      	uxtb	r2, r2
 8008a62:	4611      	mov	r1, r2
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008a68:	2340      	movs	r3, #64	; 0x40
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	2100      	movs	r1, #0
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f001 faa1 	bl	8009fb6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2201      	movs	r2, #1
 8008a78:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2240      	movs	r2, #64	; 0x40
 8008a80:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008a84:	2340      	movs	r3, #64	; 0x40
 8008a86:	2200      	movs	r2, #0
 8008a88:	2180      	movs	r1, #128	; 0x80
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f001 fa93 	bl	8009fb6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2201      	movs	r2, #1
 8008a94:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2240      	movs	r2, #64	; 0x40
 8008a9a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3708      	adds	r7, #8
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}

08008aa6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008aa6:	b480      	push	{r7}
 8008aa8:	b083      	sub	sp, #12
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	6078      	str	r0, [r7, #4]
 8008aae:	460b      	mov	r3, r1
 8008ab0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	78fa      	ldrb	r2, [r7, #3]
 8008ab6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008ab8:	2300      	movs	r3, #0
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	370c      	adds	r7, #12
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac4:	4770      	bx	lr

08008ac6 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008ac6:	b480      	push	{r7}
 8008ac8:	b083      	sub	sp, #12
 8008aca:	af00      	add	r7, sp, #0
 8008acc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2204      	movs	r2, #4
 8008ade:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008ae2:	2300      	movs	r3, #0
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	370c      	adds	r7, #12
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aee:	4770      	bx	lr

08008af0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008af0:	b480      	push	{r7}
 8008af2:	b083      	sub	sp, #12
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008afe:	2b04      	cmp	r3, #4
 8008b00:	d105      	bne.n	8008b0e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008b0e:	2300      	movs	r3, #0
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	370c      	adds	r7, #12
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b082      	sub	sp, #8
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b2a:	2b03      	cmp	r3, #3
 8008b2c:	d10b      	bne.n	8008b46 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b34:	69db      	ldr	r3, [r3, #28]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d005      	beq.n	8008b46 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b40:	69db      	ldr	r3, [r3, #28]
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008b46:	2300      	movs	r3, #0
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3708      	adds	r7, #8
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b083      	sub	sp, #12
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	460b      	mov	r3, r1
 8008b5a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008b5c:	2300      	movs	r3, #0
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	370c      	adds	r7, #12
 8008b62:	46bd      	mov	sp, r7
 8008b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b68:	4770      	bx	lr

08008b6a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008b6a:	b480      	push	{r7}
 8008b6c:	b083      	sub	sp, #12
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
 8008b72:	460b      	mov	r3, r1
 8008b74:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008b76:	2300      	movs	r3, #0
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008b8c:	2300      	movs	r3, #0
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	370c      	adds	r7, #12
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr

08008b9a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008b9a:	b580      	push	{r7, lr}
 8008b9c:	b082      	sub	sp, #8
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2201      	movs	r2, #1
 8008ba6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d009      	beq.n	8008bc8 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	687a      	ldr	r2, [r7, #4]
 8008bbe:	6852      	ldr	r2, [r2, #4]
 8008bc0:	b2d2      	uxtb	r2, r2
 8008bc2:	4611      	mov	r1, r2
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	4798      	blx	r3
  }

  return USBD_OK;
 8008bc8:	2300      	movs	r3, #0
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3708      	adds	r7, #8
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}

08008bd2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008bd2:	b480      	push	{r7}
 8008bd4:	b087      	sub	sp, #28
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	781b      	ldrb	r3, [r3, #0]
 8008be2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	3301      	adds	r3, #1
 8008be8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	781b      	ldrb	r3, [r3, #0]
 8008bee:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008bf0:	8a3b      	ldrh	r3, [r7, #16]
 8008bf2:	021b      	lsls	r3, r3, #8
 8008bf4:	b21a      	sxth	r2, r3
 8008bf6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	b21b      	sxth	r3, r3
 8008bfe:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008c00:	89fb      	ldrh	r3, [r7, #14]
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	371c      	adds	r7, #28
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr
	...

08008c10 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b084      	sub	sp, #16
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008c26:	2b20      	cmp	r3, #32
 8008c28:	d004      	beq.n	8008c34 <USBD_StdDevReq+0x24>
 8008c2a:	2b40      	cmp	r3, #64	; 0x40
 8008c2c:	d002      	beq.n	8008c34 <USBD_StdDevReq+0x24>
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d00a      	beq.n	8008c48 <USBD_StdDevReq+0x38>
 8008c32:	e050      	b.n	8008cd6 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c3a:	689b      	ldr	r3, [r3, #8]
 8008c3c:	6839      	ldr	r1, [r7, #0]
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	4798      	blx	r3
 8008c42:	4603      	mov	r3, r0
 8008c44:	73fb      	strb	r3, [r7, #15]
    break;
 8008c46:	e04b      	b.n	8008ce0 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	785b      	ldrb	r3, [r3, #1]
 8008c4c:	2b09      	cmp	r3, #9
 8008c4e:	d83c      	bhi.n	8008cca <USBD_StdDevReq+0xba>
 8008c50:	a201      	add	r2, pc, #4	; (adr r2, 8008c58 <USBD_StdDevReq+0x48>)
 8008c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c56:	bf00      	nop
 8008c58:	08008cad 	.word	0x08008cad
 8008c5c:	08008cc1 	.word	0x08008cc1
 8008c60:	08008ccb 	.word	0x08008ccb
 8008c64:	08008cb7 	.word	0x08008cb7
 8008c68:	08008ccb 	.word	0x08008ccb
 8008c6c:	08008c8b 	.word	0x08008c8b
 8008c70:	08008c81 	.word	0x08008c81
 8008c74:	08008ccb 	.word	0x08008ccb
 8008c78:	08008ca3 	.word	0x08008ca3
 8008c7c:	08008c95 	.word	0x08008c95
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8008c80:	6839      	ldr	r1, [r7, #0]
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 f9ce 	bl	8009024 <USBD_GetDescriptor>
      break;
 8008c88:	e024      	b.n	8008cd4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8008c8a:	6839      	ldr	r1, [r7, #0]
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 fb33 	bl	80092f8 <USBD_SetAddress>
      break;
 8008c92:	e01f      	b.n	8008cd4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8008c94:	6839      	ldr	r1, [r7, #0]
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 fb70 	bl	800937c <USBD_SetConfig>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8008ca0:	e018      	b.n	8008cd4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8008ca2:	6839      	ldr	r1, [r7, #0]
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 fc0d 	bl	80094c4 <USBD_GetConfig>
      break;
 8008caa:	e013      	b.n	8008cd4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8008cac:	6839      	ldr	r1, [r7, #0]
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 fc3c 	bl	800952c <USBD_GetStatus>
      break;
 8008cb4:	e00e      	b.n	8008cd4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8008cb6:	6839      	ldr	r1, [r7, #0]
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f000 fc6a 	bl	8009592 <USBD_SetFeature>
      break;
 8008cbe:	e009      	b.n	8008cd4 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8008cc0:	6839      	ldr	r1, [r7, #0]
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f000 fc79 	bl	80095ba <USBD_ClrFeature>
      break;
 8008cc8:	e004      	b.n	8008cd4 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8008cca:	6839      	ldr	r1, [r7, #0]
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 fccf 	bl	8009670 <USBD_CtlError>
      break;
 8008cd2:	bf00      	nop
    }
    break;
 8008cd4:	e004      	b.n	8008ce0 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8008cd6:	6839      	ldr	r1, [r7, #0]
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f000 fcc9 	bl	8009670 <USBD_CtlError>
    break;
 8008cde:	bf00      	nop
  }

  return ret;
 8008ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	3710      	adds	r7, #16
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}
 8008cea:	bf00      	nop

08008cec <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b084      	sub	sp, #16
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	781b      	ldrb	r3, [r3, #0]
 8008cfe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008d02:	2b20      	cmp	r3, #32
 8008d04:	d003      	beq.n	8008d0e <USBD_StdItfReq+0x22>
 8008d06:	2b40      	cmp	r3, #64	; 0x40
 8008d08:	d001      	beq.n	8008d0e <USBD_StdItfReq+0x22>
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d12a      	bne.n	8008d64 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d14:	3b01      	subs	r3, #1
 8008d16:	2b02      	cmp	r3, #2
 8008d18:	d81d      	bhi.n	8008d56 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	889b      	ldrh	r3, [r3, #4]
 8008d1e:	b2db      	uxtb	r3, r3
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d813      	bhi.n	8008d4c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d2a:	689b      	ldr	r3, [r3, #8]
 8008d2c:	6839      	ldr	r1, [r7, #0]
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	4798      	blx	r3
 8008d32:	4603      	mov	r3, r0
 8008d34:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	88db      	ldrh	r3, [r3, #6]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d110      	bne.n	8008d60 <USBD_StdItfReq+0x74>
 8008d3e:	7bfb      	ldrb	r3, [r7, #15]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d10d      	bne.n	8008d60 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 fd5e 	bl	8009806 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8008d4a:	e009      	b.n	8008d60 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8008d4c:	6839      	ldr	r1, [r7, #0]
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f000 fc8e 	bl	8009670 <USBD_CtlError>
      break;
 8008d54:	e004      	b.n	8008d60 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8008d56:	6839      	ldr	r1, [r7, #0]
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f000 fc89 	bl	8009670 <USBD_CtlError>
      break;
 8008d5e:	e000      	b.n	8008d62 <USBD_StdItfReq+0x76>
      break;
 8008d60:	bf00      	nop
    }
    break;
 8008d62:	e004      	b.n	8008d6e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8008d64:	6839      	ldr	r1, [r7, #0]
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f000 fc82 	bl	8009670 <USBD_CtlError>
    break;
 8008d6c:	bf00      	nop
  }

  return ret;
 8008d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3710      	adds	r7, #16
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
 8008d80:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008d82:	2300      	movs	r3, #0
 8008d84:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	889b      	ldrh	r3, [r3, #4]
 8008d8a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008d94:	2b20      	cmp	r3, #32
 8008d96:	d004      	beq.n	8008da2 <USBD_StdEPReq+0x2a>
 8008d98:	2b40      	cmp	r3, #64	; 0x40
 8008d9a:	d002      	beq.n	8008da2 <USBD_StdEPReq+0x2a>
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d00a      	beq.n	8008db6 <USBD_StdEPReq+0x3e>
 8008da0:	e135      	b.n	800900e <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008da8:	689b      	ldr	r3, [r3, #8]
 8008daa:	6839      	ldr	r1, [r7, #0]
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	4798      	blx	r3
 8008db0:	4603      	mov	r3, r0
 8008db2:	73fb      	strb	r3, [r7, #15]
    break;
 8008db4:	e130      	b.n	8009018 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	785b      	ldrb	r3, [r3, #1]
 8008dba:	2b01      	cmp	r3, #1
 8008dbc:	d03e      	beq.n	8008e3c <USBD_StdEPReq+0xc4>
 8008dbe:	2b03      	cmp	r3, #3
 8008dc0:	d002      	beq.n	8008dc8 <USBD_StdEPReq+0x50>
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d077      	beq.n	8008eb6 <USBD_StdEPReq+0x13e>
 8008dc6:	e11c      	b.n	8009002 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	d002      	beq.n	8008dd8 <USBD_StdEPReq+0x60>
 8008dd2:	2b03      	cmp	r3, #3
 8008dd4:	d015      	beq.n	8008e02 <USBD_StdEPReq+0x8a>
 8008dd6:	e02b      	b.n	8008e30 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008dd8:	7bbb      	ldrb	r3, [r7, #14]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d00c      	beq.n	8008df8 <USBD_StdEPReq+0x80>
 8008dde:	7bbb      	ldrb	r3, [r7, #14]
 8008de0:	2b80      	cmp	r3, #128	; 0x80
 8008de2:	d009      	beq.n	8008df8 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8008de4:	7bbb      	ldrb	r3, [r7, #14]
 8008de6:	4619      	mov	r1, r3
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f001 f929 	bl	800a040 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008dee:	2180      	movs	r1, #128	; 0x80
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f001 f925 	bl	800a040 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008df6:	e020      	b.n	8008e3a <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8008df8:	6839      	ldr	r1, [r7, #0]
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 fc38 	bl	8009670 <USBD_CtlError>
        break;
 8008e00:	e01b      	b.n	8008e3a <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	885b      	ldrh	r3, [r3, #2]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d10e      	bne.n	8008e28 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008e0a:	7bbb      	ldrb	r3, [r7, #14]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d00b      	beq.n	8008e28 <USBD_StdEPReq+0xb0>
 8008e10:	7bbb      	ldrb	r3, [r7, #14]
 8008e12:	2b80      	cmp	r3, #128	; 0x80
 8008e14:	d008      	beq.n	8008e28 <USBD_StdEPReq+0xb0>
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	88db      	ldrh	r3, [r3, #6]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d104      	bne.n	8008e28 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8008e1e:	7bbb      	ldrb	r3, [r7, #14]
 8008e20:	4619      	mov	r1, r3
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f001 f90c 	bl	800a040 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f000 fcec 	bl	8009806 <USBD_CtlSendStatus>

        break;
 8008e2e:	e004      	b.n	8008e3a <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8008e30:	6839      	ldr	r1, [r7, #0]
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 fc1c 	bl	8009670 <USBD_CtlError>
        break;
 8008e38:	bf00      	nop
      }
      break;
 8008e3a:	e0e7      	b.n	800900c <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e42:	2b02      	cmp	r3, #2
 8008e44:	d002      	beq.n	8008e4c <USBD_StdEPReq+0xd4>
 8008e46:	2b03      	cmp	r3, #3
 8008e48:	d015      	beq.n	8008e76 <USBD_StdEPReq+0xfe>
 8008e4a:	e02d      	b.n	8008ea8 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008e4c:	7bbb      	ldrb	r3, [r7, #14]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d00c      	beq.n	8008e6c <USBD_StdEPReq+0xf4>
 8008e52:	7bbb      	ldrb	r3, [r7, #14]
 8008e54:	2b80      	cmp	r3, #128	; 0x80
 8008e56:	d009      	beq.n	8008e6c <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8008e58:	7bbb      	ldrb	r3, [r7, #14]
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f001 f8ef 	bl	800a040 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008e62:	2180      	movs	r1, #128	; 0x80
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f001 f8eb 	bl	800a040 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008e6a:	e023      	b.n	8008eb4 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8008e6c:	6839      	ldr	r1, [r7, #0]
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 fbfe 	bl	8009670 <USBD_CtlError>
        break;
 8008e74:	e01e      	b.n	8008eb4 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	885b      	ldrh	r3, [r3, #2]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d119      	bne.n	8008eb2 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8008e7e:	7bbb      	ldrb	r3, [r7, #14]
 8008e80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d004      	beq.n	8008e92 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008e88:	7bbb      	ldrb	r3, [r7, #14]
 8008e8a:	4619      	mov	r1, r3
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f001 f8f6 	bl	800a07e <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 fcb7 	bl	8009806 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	6839      	ldr	r1, [r7, #0]
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	4798      	blx	r3
        }
        break;
 8008ea6:	e004      	b.n	8008eb2 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8008ea8:	6839      	ldr	r1, [r7, #0]
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f000 fbe0 	bl	8009670 <USBD_CtlError>
        break;
 8008eb0:	e000      	b.n	8008eb4 <USBD_StdEPReq+0x13c>
        break;
 8008eb2:	bf00      	nop
      }
      break;
 8008eb4:	e0aa      	b.n	800900c <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ebc:	2b02      	cmp	r3, #2
 8008ebe:	d002      	beq.n	8008ec6 <USBD_StdEPReq+0x14e>
 8008ec0:	2b03      	cmp	r3, #3
 8008ec2:	d032      	beq.n	8008f2a <USBD_StdEPReq+0x1b2>
 8008ec4:	e097      	b.n	8008ff6 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ec6:	7bbb      	ldrb	r3, [r7, #14]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d007      	beq.n	8008edc <USBD_StdEPReq+0x164>
 8008ecc:	7bbb      	ldrb	r3, [r7, #14]
 8008ece:	2b80      	cmp	r3, #128	; 0x80
 8008ed0:	d004      	beq.n	8008edc <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8008ed2:	6839      	ldr	r1, [r7, #0]
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f000 fbcb 	bl	8009670 <USBD_CtlError>
          break;
 8008eda:	e091      	b.n	8009000 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008edc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	da0b      	bge.n	8008efc <USBD_StdEPReq+0x184>
 8008ee4:	7bbb      	ldrb	r3, [r7, #14]
 8008ee6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008eea:	4613      	mov	r3, r2
 8008eec:	009b      	lsls	r3, r3, #2
 8008eee:	4413      	add	r3, r2
 8008ef0:	009b      	lsls	r3, r3, #2
 8008ef2:	3310      	adds	r3, #16
 8008ef4:	687a      	ldr	r2, [r7, #4]
 8008ef6:	4413      	add	r3, r2
 8008ef8:	3304      	adds	r3, #4
 8008efa:	e00b      	b.n	8008f14 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008efc:	7bbb      	ldrb	r3, [r7, #14]
 8008efe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008f02:	4613      	mov	r3, r2
 8008f04:	009b      	lsls	r3, r3, #2
 8008f06:	4413      	add	r3, r2
 8008f08:	009b      	lsls	r3, r3, #2
 8008f0a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008f0e:	687a      	ldr	r2, [r7, #4]
 8008f10:	4413      	add	r3, r2
 8008f12:	3304      	adds	r3, #4
 8008f14:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	2202      	movs	r2, #2
 8008f20:	4619      	mov	r1, r3
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f000 fc15 	bl	8009752 <USBD_CtlSendData>
        break;
 8008f28:	e06a      	b.n	8009000 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8008f2a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	da11      	bge.n	8008f56 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008f32:	7bbb      	ldrb	r3, [r7, #14]
 8008f34:	f003 020f 	and.w	r2, r3, #15
 8008f38:	6879      	ldr	r1, [r7, #4]
 8008f3a:	4613      	mov	r3, r2
 8008f3c:	009b      	lsls	r3, r3, #2
 8008f3e:	4413      	add	r3, r2
 8008f40:	009b      	lsls	r3, r3, #2
 8008f42:	440b      	add	r3, r1
 8008f44:	3324      	adds	r3, #36	; 0x24
 8008f46:	881b      	ldrh	r3, [r3, #0]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d117      	bne.n	8008f7c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008f4c:	6839      	ldr	r1, [r7, #0]
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f000 fb8e 	bl	8009670 <USBD_CtlError>
            break;
 8008f54:	e054      	b.n	8009000 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008f56:	7bbb      	ldrb	r3, [r7, #14]
 8008f58:	f003 020f 	and.w	r2, r3, #15
 8008f5c:	6879      	ldr	r1, [r7, #4]
 8008f5e:	4613      	mov	r3, r2
 8008f60:	009b      	lsls	r3, r3, #2
 8008f62:	4413      	add	r3, r2
 8008f64:	009b      	lsls	r3, r3, #2
 8008f66:	440b      	add	r3, r1
 8008f68:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008f6c:	881b      	ldrh	r3, [r3, #0]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d104      	bne.n	8008f7c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008f72:	6839      	ldr	r1, [r7, #0]
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 fb7b 	bl	8009670 <USBD_CtlError>
            break;
 8008f7a:	e041      	b.n	8009000 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008f7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	da0b      	bge.n	8008f9c <USBD_StdEPReq+0x224>
 8008f84:	7bbb      	ldrb	r3, [r7, #14]
 8008f86:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008f8a:	4613      	mov	r3, r2
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	4413      	add	r3, r2
 8008f90:	009b      	lsls	r3, r3, #2
 8008f92:	3310      	adds	r3, #16
 8008f94:	687a      	ldr	r2, [r7, #4]
 8008f96:	4413      	add	r3, r2
 8008f98:	3304      	adds	r3, #4
 8008f9a:	e00b      	b.n	8008fb4 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008f9c:	7bbb      	ldrb	r3, [r7, #14]
 8008f9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008fa2:	4613      	mov	r3, r2
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	4413      	add	r3, r2
 8008fa8:	009b      	lsls	r3, r3, #2
 8008faa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008fae:	687a      	ldr	r2, [r7, #4]
 8008fb0:	4413      	add	r3, r2
 8008fb2:	3304      	adds	r3, #4
 8008fb4:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008fb6:	7bbb      	ldrb	r3, [r7, #14]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d002      	beq.n	8008fc2 <USBD_StdEPReq+0x24a>
 8008fbc:	7bbb      	ldrb	r3, [r7, #14]
 8008fbe:	2b80      	cmp	r3, #128	; 0x80
 8008fc0:	d103      	bne.n	8008fca <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	601a      	str	r2, [r3, #0]
 8008fc8:	e00e      	b.n	8008fe8 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008fca:	7bbb      	ldrb	r3, [r7, #14]
 8008fcc:	4619      	mov	r1, r3
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f001 f874 	bl	800a0bc <USBD_LL_IsStallEP>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d003      	beq.n	8008fe2 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	2201      	movs	r2, #1
 8008fde:	601a      	str	r2, [r3, #0]
 8008fe0:	e002      	b.n	8008fe8 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	2202      	movs	r2, #2
 8008fec:	4619      	mov	r1, r3
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f000 fbaf 	bl	8009752 <USBD_CtlSendData>
          break;
 8008ff4:	e004      	b.n	8009000 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8008ff6:	6839      	ldr	r1, [r7, #0]
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 fb39 	bl	8009670 <USBD_CtlError>
        break;
 8008ffe:	bf00      	nop
      }
      break;
 8009000:	e004      	b.n	800900c <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8009002:	6839      	ldr	r1, [r7, #0]
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f000 fb33 	bl	8009670 <USBD_CtlError>
      break;
 800900a:	bf00      	nop
    }
    break;
 800900c:	e004      	b.n	8009018 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800900e:	6839      	ldr	r1, [r7, #0]
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f000 fb2d 	bl	8009670 <USBD_CtlError>
    break;
 8009016:	bf00      	nop
  }

  return ret;
 8009018:	7bfb      	ldrb	r3, [r7, #15]
}
 800901a:	4618      	mov	r0, r3
 800901c:	3710      	adds	r7, #16
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
	...

08009024 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b084      	sub	sp, #16
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
 800902c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800902e:	2300      	movs	r3, #0
 8009030:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009032:	2300      	movs	r3, #0
 8009034:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009036:	2300      	movs	r3, #0
 8009038:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	885b      	ldrh	r3, [r3, #2]
 800903e:	0a1b      	lsrs	r3, r3, #8
 8009040:	b29b      	uxth	r3, r3
 8009042:	3b01      	subs	r3, #1
 8009044:	2b06      	cmp	r3, #6
 8009046:	f200 8128 	bhi.w	800929a <USBD_GetDescriptor+0x276>
 800904a:	a201      	add	r2, pc, #4	; (adr r2, 8009050 <USBD_GetDescriptor+0x2c>)
 800904c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009050:	0800906d 	.word	0x0800906d
 8009054:	08009085 	.word	0x08009085
 8009058:	080090c5 	.word	0x080090c5
 800905c:	0800929b 	.word	0x0800929b
 8009060:	0800929b 	.word	0x0800929b
 8009064:	0800923b 	.word	0x0800923b
 8009068:	08009267 	.word	0x08009267
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	687a      	ldr	r2, [r7, #4]
 8009076:	7c12      	ldrb	r2, [r2, #16]
 8009078:	f107 0108 	add.w	r1, r7, #8
 800907c:	4610      	mov	r0, r2
 800907e:	4798      	blx	r3
 8009080:	60f8      	str	r0, [r7, #12]
    break;
 8009082:	e112      	b.n	80092aa <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	7c1b      	ldrb	r3, [r3, #16]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d10d      	bne.n	80090a8 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009094:	f107 0208 	add.w	r2, r7, #8
 8009098:	4610      	mov	r0, r2
 800909a:	4798      	blx	r3
 800909c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	3301      	adds	r3, #1
 80090a2:	2202      	movs	r2, #2
 80090a4:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 80090a6:	e100      	b.n	80092aa <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090b0:	f107 0208 	add.w	r2, r7, #8
 80090b4:	4610      	mov	r0, r2
 80090b6:	4798      	blx	r3
 80090b8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	3301      	adds	r3, #1
 80090be:	2202      	movs	r2, #2
 80090c0:	701a      	strb	r2, [r3, #0]
    break;
 80090c2:	e0f2      	b.n	80092aa <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	885b      	ldrh	r3, [r3, #2]
 80090c8:	b2db      	uxtb	r3, r3
 80090ca:	2b05      	cmp	r3, #5
 80090cc:	f200 80ac 	bhi.w	8009228 <USBD_GetDescriptor+0x204>
 80090d0:	a201      	add	r2, pc, #4	; (adr r2, 80090d8 <USBD_GetDescriptor+0xb4>)
 80090d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090d6:	bf00      	nop
 80090d8:	080090f1 	.word	0x080090f1
 80090dc:	08009125 	.word	0x08009125
 80090e0:	08009159 	.word	0x08009159
 80090e4:	0800918d 	.word	0x0800918d
 80090e8:	080091c1 	.word	0x080091c1
 80090ec:	080091f5 	.word	0x080091f5
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090f6:	685b      	ldr	r3, [r3, #4]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d00b      	beq.n	8009114 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009102:	685b      	ldr	r3, [r3, #4]
 8009104:	687a      	ldr	r2, [r7, #4]
 8009106:	7c12      	ldrb	r2, [r2, #16]
 8009108:	f107 0108 	add.w	r1, r7, #8
 800910c:	4610      	mov	r0, r2
 800910e:	4798      	blx	r3
 8009110:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009112:	e091      	b.n	8009238 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009114:	6839      	ldr	r1, [r7, #0]
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f000 faaa 	bl	8009670 <USBD_CtlError>
        err++;
 800911c:	7afb      	ldrb	r3, [r7, #11]
 800911e:	3301      	adds	r3, #1
 8009120:	72fb      	strb	r3, [r7, #11]
      break;
 8009122:	e089      	b.n	8009238 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800912a:	689b      	ldr	r3, [r3, #8]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d00b      	beq.n	8009148 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009136:	689b      	ldr	r3, [r3, #8]
 8009138:	687a      	ldr	r2, [r7, #4]
 800913a:	7c12      	ldrb	r2, [r2, #16]
 800913c:	f107 0108 	add.w	r1, r7, #8
 8009140:	4610      	mov	r0, r2
 8009142:	4798      	blx	r3
 8009144:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009146:	e077      	b.n	8009238 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009148:	6839      	ldr	r1, [r7, #0]
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f000 fa90 	bl	8009670 <USBD_CtlError>
        err++;
 8009150:	7afb      	ldrb	r3, [r7, #11]
 8009152:	3301      	adds	r3, #1
 8009154:	72fb      	strb	r3, [r7, #11]
      break;
 8009156:	e06f      	b.n	8009238 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800915e:	68db      	ldr	r3, [r3, #12]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d00b      	beq.n	800917c <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800916a:	68db      	ldr	r3, [r3, #12]
 800916c:	687a      	ldr	r2, [r7, #4]
 800916e:	7c12      	ldrb	r2, [r2, #16]
 8009170:	f107 0108 	add.w	r1, r7, #8
 8009174:	4610      	mov	r0, r2
 8009176:	4798      	blx	r3
 8009178:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800917a:	e05d      	b.n	8009238 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800917c:	6839      	ldr	r1, [r7, #0]
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 fa76 	bl	8009670 <USBD_CtlError>
        err++;
 8009184:	7afb      	ldrb	r3, [r7, #11]
 8009186:	3301      	adds	r3, #1
 8009188:	72fb      	strb	r3, [r7, #11]
      break;
 800918a:	e055      	b.n	8009238 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009192:	691b      	ldr	r3, [r3, #16]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d00b      	beq.n	80091b0 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800919e:	691b      	ldr	r3, [r3, #16]
 80091a0:	687a      	ldr	r2, [r7, #4]
 80091a2:	7c12      	ldrb	r2, [r2, #16]
 80091a4:	f107 0108 	add.w	r1, r7, #8
 80091a8:	4610      	mov	r0, r2
 80091aa:	4798      	blx	r3
 80091ac:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80091ae:	e043      	b.n	8009238 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80091b0:	6839      	ldr	r1, [r7, #0]
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 fa5c 	bl	8009670 <USBD_CtlError>
        err++;
 80091b8:	7afb      	ldrb	r3, [r7, #11]
 80091ba:	3301      	adds	r3, #1
 80091bc:	72fb      	strb	r3, [r7, #11]
      break;
 80091be:	e03b      	b.n	8009238 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091c6:	695b      	ldr	r3, [r3, #20]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d00b      	beq.n	80091e4 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091d2:	695b      	ldr	r3, [r3, #20]
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	7c12      	ldrb	r2, [r2, #16]
 80091d8:	f107 0108 	add.w	r1, r7, #8
 80091dc:	4610      	mov	r0, r2
 80091de:	4798      	blx	r3
 80091e0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80091e2:	e029      	b.n	8009238 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80091e4:	6839      	ldr	r1, [r7, #0]
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 fa42 	bl	8009670 <USBD_CtlError>
        err++;
 80091ec:	7afb      	ldrb	r3, [r7, #11]
 80091ee:	3301      	adds	r3, #1
 80091f0:	72fb      	strb	r3, [r7, #11]
      break;
 80091f2:	e021      	b.n	8009238 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091fa:	699b      	ldr	r3, [r3, #24]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d00b      	beq.n	8009218 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009206:	699b      	ldr	r3, [r3, #24]
 8009208:	687a      	ldr	r2, [r7, #4]
 800920a:	7c12      	ldrb	r2, [r2, #16]
 800920c:	f107 0108 	add.w	r1, r7, #8
 8009210:	4610      	mov	r0, r2
 8009212:	4798      	blx	r3
 8009214:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009216:	e00f      	b.n	8009238 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009218:	6839      	ldr	r1, [r7, #0]
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f000 fa28 	bl	8009670 <USBD_CtlError>
        err++;
 8009220:	7afb      	ldrb	r3, [r7, #11]
 8009222:	3301      	adds	r3, #1
 8009224:	72fb      	strb	r3, [r7, #11]
      break;
 8009226:	e007      	b.n	8009238 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8009228:	6839      	ldr	r1, [r7, #0]
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	f000 fa20 	bl	8009670 <USBD_CtlError>
      err++;
 8009230:	7afb      	ldrb	r3, [r7, #11]
 8009232:	3301      	adds	r3, #1
 8009234:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8009236:	bf00      	nop
    }
    break;
 8009238:	e037      	b.n	80092aa <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	7c1b      	ldrb	r3, [r3, #16]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d109      	bne.n	8009256 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800924a:	f107 0208 	add.w	r2, r7, #8
 800924e:	4610      	mov	r0, r2
 8009250:	4798      	blx	r3
 8009252:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8009254:	e029      	b.n	80092aa <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8009256:	6839      	ldr	r1, [r7, #0]
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f000 fa09 	bl	8009670 <USBD_CtlError>
      err++;
 800925e:	7afb      	ldrb	r3, [r7, #11]
 8009260:	3301      	adds	r3, #1
 8009262:	72fb      	strb	r3, [r7, #11]
    break;
 8009264:	e021      	b.n	80092aa <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	7c1b      	ldrb	r3, [r3, #16]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d10d      	bne.n	800928a <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009276:	f107 0208 	add.w	r2, r7, #8
 800927a:	4610      	mov	r0, r2
 800927c:	4798      	blx	r3
 800927e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	3301      	adds	r3, #1
 8009284:	2207      	movs	r2, #7
 8009286:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8009288:	e00f      	b.n	80092aa <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800928a:	6839      	ldr	r1, [r7, #0]
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f000 f9ef 	bl	8009670 <USBD_CtlError>
      err++;
 8009292:	7afb      	ldrb	r3, [r7, #11]
 8009294:	3301      	adds	r3, #1
 8009296:	72fb      	strb	r3, [r7, #11]
    break;
 8009298:	e007      	b.n	80092aa <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800929a:	6839      	ldr	r1, [r7, #0]
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	f000 f9e7 	bl	8009670 <USBD_CtlError>
    err++;
 80092a2:	7afb      	ldrb	r3, [r7, #11]
 80092a4:	3301      	adds	r3, #1
 80092a6:	72fb      	strb	r3, [r7, #11]
    break;
 80092a8:	bf00      	nop
  }

  if (err != 0U)
 80092aa:	7afb      	ldrb	r3, [r7, #11]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d11e      	bne.n	80092ee <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	88db      	ldrh	r3, [r3, #6]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d016      	beq.n	80092e6 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 80092b8:	893b      	ldrh	r3, [r7, #8]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d00e      	beq.n	80092dc <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	88da      	ldrh	r2, [r3, #6]
 80092c2:	893b      	ldrh	r3, [r7, #8]
 80092c4:	4293      	cmp	r3, r2
 80092c6:	bf28      	it	cs
 80092c8:	4613      	movcs	r3, r2
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 80092ce:	893b      	ldrh	r3, [r7, #8]
 80092d0:	461a      	mov	r2, r3
 80092d2:	68f9      	ldr	r1, [r7, #12]
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f000 fa3c 	bl	8009752 <USBD_CtlSendData>
 80092da:	e009      	b.n	80092f0 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 80092dc:	6839      	ldr	r1, [r7, #0]
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 f9c6 	bl	8009670 <USBD_CtlError>
 80092e4:	e004      	b.n	80092f0 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f000 fa8d 	bl	8009806 <USBD_CtlSendStatus>
 80092ec:	e000      	b.n	80092f0 <USBD_GetDescriptor+0x2cc>
    return;
 80092ee:	bf00      	nop
    }
  }
}
 80092f0:	3710      	adds	r7, #16
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}
 80092f6:	bf00      	nop

080092f8 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b084      	sub	sp, #16
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	889b      	ldrh	r3, [r3, #4]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d130      	bne.n	800936c <USBD_SetAddress+0x74>
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	88db      	ldrh	r3, [r3, #6]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d12c      	bne.n	800936c <USBD_SetAddress+0x74>
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	885b      	ldrh	r3, [r3, #2]
 8009316:	2b7f      	cmp	r3, #127	; 0x7f
 8009318:	d828      	bhi.n	800936c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	885b      	ldrh	r3, [r3, #2]
 800931e:	b2db      	uxtb	r3, r3
 8009320:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009324:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800932c:	2b03      	cmp	r3, #3
 800932e:	d104      	bne.n	800933a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009330:	6839      	ldr	r1, [r7, #0]
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 f99c 	bl	8009670 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009338:	e01c      	b.n	8009374 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	7bfa      	ldrb	r2, [r7, #15]
 800933e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009342:	7bfb      	ldrb	r3, [r7, #15]
 8009344:	4619      	mov	r1, r3
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f000 fee4 	bl	800a114 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800934c:	6878      	ldr	r0, [r7, #4]
 800934e:	f000 fa5a 	bl	8009806 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009352:	7bfb      	ldrb	r3, [r7, #15]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d004      	beq.n	8009362 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2202      	movs	r2, #2
 800935c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009360:	e008      	b.n	8009374 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2201      	movs	r2, #1
 8009366:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800936a:	e003      	b.n	8009374 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800936c:	6839      	ldr	r1, [r7, #0]
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f000 f97e 	bl	8009670 <USBD_CtlError>
  }
}
 8009374:	bf00      	nop
 8009376:	3710      	adds	r7, #16
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}

0800937c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b084      	sub	sp, #16
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009386:	2300      	movs	r3, #0
 8009388:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	885b      	ldrh	r3, [r3, #2]
 800938e:	b2da      	uxtb	r2, r3
 8009390:	4b4b      	ldr	r3, [pc, #300]	; (80094c0 <USBD_SetConfig+0x144>)
 8009392:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009394:	4b4a      	ldr	r3, [pc, #296]	; (80094c0 <USBD_SetConfig+0x144>)
 8009396:	781b      	ldrb	r3, [r3, #0]
 8009398:	2b01      	cmp	r3, #1
 800939a:	d905      	bls.n	80093a8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800939c:	6839      	ldr	r1, [r7, #0]
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	f000 f966 	bl	8009670 <USBD_CtlError>
    return USBD_FAIL;
 80093a4:	2303      	movs	r3, #3
 80093a6:	e087      	b.n	80094b8 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093ae:	2b02      	cmp	r3, #2
 80093b0:	d002      	beq.n	80093b8 <USBD_SetConfig+0x3c>
 80093b2:	2b03      	cmp	r3, #3
 80093b4:	d025      	beq.n	8009402 <USBD_SetConfig+0x86>
 80093b6:	e071      	b.n	800949c <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 80093b8:	4b41      	ldr	r3, [pc, #260]	; (80094c0 <USBD_SetConfig+0x144>)
 80093ba:	781b      	ldrb	r3, [r3, #0]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d01c      	beq.n	80093fa <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 80093c0:	4b3f      	ldr	r3, [pc, #252]	; (80094c0 <USBD_SetConfig+0x144>)
 80093c2:	781b      	ldrb	r3, [r3, #0]
 80093c4:	461a      	mov	r2, r3
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 80093ca:	4b3d      	ldr	r3, [pc, #244]	; (80094c0 <USBD_SetConfig+0x144>)
 80093cc:	781b      	ldrb	r3, [r3, #0]
 80093ce:	4619      	mov	r1, r3
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f7ff f9a7 	bl	8008724 <USBD_SetClassConfig>
 80093d6:	4603      	mov	r3, r0
 80093d8:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 80093da:	7bfb      	ldrb	r3, [r7, #15]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d004      	beq.n	80093ea <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 80093e0:	6839      	ldr	r1, [r7, #0]
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f000 f944 	bl	8009670 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80093e8:	e065      	b.n	80094b6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f000 fa0b 	bl	8009806 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2203      	movs	r2, #3
 80093f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80093f8:	e05d      	b.n	80094b6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f000 fa03 	bl	8009806 <USBD_CtlSendStatus>
    break;
 8009400:	e059      	b.n	80094b6 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8009402:	4b2f      	ldr	r3, [pc, #188]	; (80094c0 <USBD_SetConfig+0x144>)
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d112      	bne.n	8009430 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2202      	movs	r2, #2
 800940e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8009412:	4b2b      	ldr	r3, [pc, #172]	; (80094c0 <USBD_SetConfig+0x144>)
 8009414:	781b      	ldrb	r3, [r3, #0]
 8009416:	461a      	mov	r2, r3
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800941c:	4b28      	ldr	r3, [pc, #160]	; (80094c0 <USBD_SetConfig+0x144>)
 800941e:	781b      	ldrb	r3, [r3, #0]
 8009420:	4619      	mov	r1, r3
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f7ff f99a 	bl	800875c <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 f9ec 	bl	8009806 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800942e:	e042      	b.n	80094b6 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8009430:	4b23      	ldr	r3, [pc, #140]	; (80094c0 <USBD_SetConfig+0x144>)
 8009432:	781b      	ldrb	r3, [r3, #0]
 8009434:	461a      	mov	r2, r3
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	685b      	ldr	r3, [r3, #4]
 800943a:	429a      	cmp	r2, r3
 800943c:	d02a      	beq.n	8009494 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	685b      	ldr	r3, [r3, #4]
 8009442:	b2db      	uxtb	r3, r3
 8009444:	4619      	mov	r1, r3
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f7ff f988 	bl	800875c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800944c:	4b1c      	ldr	r3, [pc, #112]	; (80094c0 <USBD_SetConfig+0x144>)
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	461a      	mov	r2, r3
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8009456:	4b1a      	ldr	r3, [pc, #104]	; (80094c0 <USBD_SetConfig+0x144>)
 8009458:	781b      	ldrb	r3, [r3, #0]
 800945a:	4619      	mov	r1, r3
 800945c:	6878      	ldr	r0, [r7, #4]
 800945e:	f7ff f961 	bl	8008724 <USBD_SetClassConfig>
 8009462:	4603      	mov	r3, r0
 8009464:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8009466:	7bfb      	ldrb	r3, [r7, #15]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d00f      	beq.n	800948c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800946c:	6839      	ldr	r1, [r7, #0]
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 f8fe 	bl	8009670 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	b2db      	uxtb	r3, r3
 800947a:	4619      	mov	r1, r3
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f7ff f96d 	bl	800875c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2202      	movs	r2, #2
 8009486:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800948a:	e014      	b.n	80094b6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f000 f9ba 	bl	8009806 <USBD_CtlSendStatus>
    break;
 8009492:	e010      	b.n	80094b6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f000 f9b6 	bl	8009806 <USBD_CtlSendStatus>
    break;
 800949a:	e00c      	b.n	80094b6 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800949c:	6839      	ldr	r1, [r7, #0]
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f000 f8e6 	bl	8009670 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 80094a4:	4b06      	ldr	r3, [pc, #24]	; (80094c0 <USBD_SetConfig+0x144>)
 80094a6:	781b      	ldrb	r3, [r3, #0]
 80094a8:	4619      	mov	r1, r3
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f7ff f956 	bl	800875c <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 80094b0:	2303      	movs	r3, #3
 80094b2:	73fb      	strb	r3, [r7, #15]
    break;
 80094b4:	bf00      	nop
  }

  return ret;
 80094b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3710      	adds	r7, #16
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}
 80094c0:	20000370 	.word	0x20000370

080094c4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b082      	sub	sp, #8
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
 80094cc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	88db      	ldrh	r3, [r3, #6]
 80094d2:	2b01      	cmp	r3, #1
 80094d4:	d004      	beq.n	80094e0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80094d6:	6839      	ldr	r1, [r7, #0]
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f000 f8c9 	bl	8009670 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 80094de:	e021      	b.n	8009524 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094e6:	2b01      	cmp	r3, #1
 80094e8:	db17      	blt.n	800951a <USBD_GetConfig+0x56>
 80094ea:	2b02      	cmp	r3, #2
 80094ec:	dd02      	ble.n	80094f4 <USBD_GetConfig+0x30>
 80094ee:	2b03      	cmp	r3, #3
 80094f0:	d00b      	beq.n	800950a <USBD_GetConfig+0x46>
 80094f2:	e012      	b.n	800951a <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2200      	movs	r2, #0
 80094f8:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	3308      	adds	r3, #8
 80094fe:	2201      	movs	r2, #1
 8009500:	4619      	mov	r1, r3
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 f925 	bl	8009752 <USBD_CtlSendData>
      break;
 8009508:	e00c      	b.n	8009524 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	3304      	adds	r3, #4
 800950e:	2201      	movs	r2, #1
 8009510:	4619      	mov	r1, r3
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f000 f91d 	bl	8009752 <USBD_CtlSendData>
      break;
 8009518:	e004      	b.n	8009524 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800951a:	6839      	ldr	r1, [r7, #0]
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f000 f8a7 	bl	8009670 <USBD_CtlError>
      break;
 8009522:	bf00      	nop
}
 8009524:	bf00      	nop
 8009526:	3708      	adds	r7, #8
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b082      	sub	sp, #8
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
 8009534:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800953c:	3b01      	subs	r3, #1
 800953e:	2b02      	cmp	r3, #2
 8009540:	d81e      	bhi.n	8009580 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	88db      	ldrh	r3, [r3, #6]
 8009546:	2b02      	cmp	r3, #2
 8009548:	d004      	beq.n	8009554 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800954a:	6839      	ldr	r1, [r7, #0]
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f000 f88f 	bl	8009670 <USBD_CtlError>
      break;
 8009552:	e01a      	b.n	800958a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2201      	movs	r2, #1
 8009558:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009560:	2b00      	cmp	r3, #0
 8009562:	d005      	beq.n	8009570 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	68db      	ldr	r3, [r3, #12]
 8009568:	f043 0202 	orr.w	r2, r3, #2
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	330c      	adds	r3, #12
 8009574:	2202      	movs	r2, #2
 8009576:	4619      	mov	r1, r3
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f000 f8ea 	bl	8009752 <USBD_CtlSendData>
    break;
 800957e:	e004      	b.n	800958a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8009580:	6839      	ldr	r1, [r7, #0]
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	f000 f874 	bl	8009670 <USBD_CtlError>
    break;
 8009588:	bf00      	nop
  }
}
 800958a:	bf00      	nop
 800958c:	3708      	adds	r7, #8
 800958e:	46bd      	mov	sp, r7
 8009590:	bd80      	pop	{r7, pc}

08009592 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009592:	b580      	push	{r7, lr}
 8009594:	b082      	sub	sp, #8
 8009596:	af00      	add	r7, sp, #0
 8009598:	6078      	str	r0, [r7, #4]
 800959a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	885b      	ldrh	r3, [r3, #2]
 80095a0:	2b01      	cmp	r3, #1
 80095a2:	d106      	bne.n	80095b2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2201      	movs	r2, #1
 80095a8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f000 f92a 	bl	8009806 <USBD_CtlSendStatus>
  }
}
 80095b2:	bf00      	nop
 80095b4:	3708      	adds	r7, #8
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}

080095ba <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095ba:	b580      	push	{r7, lr}
 80095bc:	b082      	sub	sp, #8
 80095be:	af00      	add	r7, sp, #0
 80095c0:	6078      	str	r0, [r7, #4]
 80095c2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095ca:	3b01      	subs	r3, #1
 80095cc:	2b02      	cmp	r3, #2
 80095ce:	d80b      	bhi.n	80095e8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	885b      	ldrh	r3, [r3, #2]
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d10c      	bne.n	80095f2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2200      	movs	r2, #0
 80095dc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f000 f910 	bl	8009806 <USBD_CtlSendStatus>
      }
      break;
 80095e6:	e004      	b.n	80095f2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80095e8:	6839      	ldr	r1, [r7, #0]
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f000 f840 	bl	8009670 <USBD_CtlError>
      break;
 80095f0:	e000      	b.n	80095f4 <USBD_ClrFeature+0x3a>
      break;
 80095f2:	bf00      	nop
  }
}
 80095f4:	bf00      	nop
 80095f6:	3708      	adds	r7, #8
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}

080095fc <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b084      	sub	sp, #16
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
 8009604:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	781a      	ldrb	r2, [r3, #0]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	3301      	adds	r3, #1
 8009616:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	781a      	ldrb	r2, [r3, #0]
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	3301      	adds	r3, #1
 8009624:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009626:	68f8      	ldr	r0, [r7, #12]
 8009628:	f7ff fad3 	bl	8008bd2 <SWAPBYTE>
 800962c:	4603      	mov	r3, r0
 800962e:	461a      	mov	r2, r3
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	3301      	adds	r3, #1
 8009638:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	3301      	adds	r3, #1
 800963e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009640:	68f8      	ldr	r0, [r7, #12]
 8009642:	f7ff fac6 	bl	8008bd2 <SWAPBYTE>
 8009646:	4603      	mov	r3, r0
 8009648:	461a      	mov	r2, r3
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	3301      	adds	r3, #1
 8009652:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	3301      	adds	r3, #1
 8009658:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800965a:	68f8      	ldr	r0, [r7, #12]
 800965c:	f7ff fab9 	bl	8008bd2 <SWAPBYTE>
 8009660:	4603      	mov	r3, r0
 8009662:	461a      	mov	r2, r3
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	80da      	strh	r2, [r3, #6]
}
 8009668:	bf00      	nop
 800966a:	3710      	adds	r7, #16
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}

08009670 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b082      	sub	sp, #8
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
 8009678:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800967a:	2180      	movs	r1, #128	; 0x80
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f000 fcdf 	bl	800a040 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009682:	2100      	movs	r1, #0
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f000 fcdb 	bl	800a040 <USBD_LL_StallEP>
}
 800968a:	bf00      	nop
 800968c:	3708      	adds	r7, #8
 800968e:	46bd      	mov	sp, r7
 8009690:	bd80      	pop	{r7, pc}

08009692 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009692:	b580      	push	{r7, lr}
 8009694:	b086      	sub	sp, #24
 8009696:	af00      	add	r7, sp, #0
 8009698:	60f8      	str	r0, [r7, #12]
 800969a:	60b9      	str	r1, [r7, #8]
 800969c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800969e:	2300      	movs	r3, #0
 80096a0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d036      	beq.n	8009716 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80096ac:	6938      	ldr	r0, [r7, #16]
 80096ae:	f000 f836 	bl	800971e <USBD_GetLen>
 80096b2:	4603      	mov	r3, r0
 80096b4:	3301      	adds	r3, #1
 80096b6:	b29b      	uxth	r3, r3
 80096b8:	005b      	lsls	r3, r3, #1
 80096ba:	b29a      	uxth	r2, r3
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80096c0:	7dfb      	ldrb	r3, [r7, #23]
 80096c2:	68ba      	ldr	r2, [r7, #8]
 80096c4:	4413      	add	r3, r2
 80096c6:	687a      	ldr	r2, [r7, #4]
 80096c8:	7812      	ldrb	r2, [r2, #0]
 80096ca:	701a      	strb	r2, [r3, #0]
  idx++;
 80096cc:	7dfb      	ldrb	r3, [r7, #23]
 80096ce:	3301      	adds	r3, #1
 80096d0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80096d2:	7dfb      	ldrb	r3, [r7, #23]
 80096d4:	68ba      	ldr	r2, [r7, #8]
 80096d6:	4413      	add	r3, r2
 80096d8:	2203      	movs	r2, #3
 80096da:	701a      	strb	r2, [r3, #0]
  idx++;
 80096dc:	7dfb      	ldrb	r3, [r7, #23]
 80096de:	3301      	adds	r3, #1
 80096e0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80096e2:	e013      	b.n	800970c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80096e4:	7dfb      	ldrb	r3, [r7, #23]
 80096e6:	68ba      	ldr	r2, [r7, #8]
 80096e8:	4413      	add	r3, r2
 80096ea:	693a      	ldr	r2, [r7, #16]
 80096ec:	7812      	ldrb	r2, [r2, #0]
 80096ee:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	3301      	adds	r3, #1
 80096f4:	613b      	str	r3, [r7, #16]
    idx++;
 80096f6:	7dfb      	ldrb	r3, [r7, #23]
 80096f8:	3301      	adds	r3, #1
 80096fa:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80096fc:	7dfb      	ldrb	r3, [r7, #23]
 80096fe:	68ba      	ldr	r2, [r7, #8]
 8009700:	4413      	add	r3, r2
 8009702:	2200      	movs	r2, #0
 8009704:	701a      	strb	r2, [r3, #0]
    idx++;
 8009706:	7dfb      	ldrb	r3, [r7, #23]
 8009708:	3301      	adds	r3, #1
 800970a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	781b      	ldrb	r3, [r3, #0]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d1e7      	bne.n	80096e4 <USBD_GetString+0x52>
 8009714:	e000      	b.n	8009718 <USBD_GetString+0x86>
    return;
 8009716:	bf00      	nop
  }
}
 8009718:	3718      	adds	r7, #24
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}

0800971e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800971e:	b480      	push	{r7}
 8009720:	b085      	sub	sp, #20
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009726:	2300      	movs	r3, #0
 8009728:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800972e:	e005      	b.n	800973c <USBD_GetLen+0x1e>
  {
    len++;
 8009730:	7bfb      	ldrb	r3, [r7, #15]
 8009732:	3301      	adds	r3, #1
 8009734:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	3301      	adds	r3, #1
 800973a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d1f5      	bne.n	8009730 <USBD_GetLen+0x12>
  }

  return len;
 8009744:	7bfb      	ldrb	r3, [r7, #15]
}
 8009746:	4618      	mov	r0, r3
 8009748:	3714      	adds	r7, #20
 800974a:	46bd      	mov	sp, r7
 800974c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009750:	4770      	bx	lr

08009752 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009752:	b580      	push	{r7, lr}
 8009754:	b084      	sub	sp, #16
 8009756:	af00      	add	r7, sp, #0
 8009758:	60f8      	str	r0, [r7, #12]
 800975a:	60b9      	str	r1, [r7, #8]
 800975c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2202      	movs	r2, #2
 8009762:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	687a      	ldr	r2, [r7, #4]
 800976a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	687a      	ldr	r2, [r7, #4]
 8009770:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	68ba      	ldr	r2, [r7, #8]
 8009776:	2100      	movs	r1, #0
 8009778:	68f8      	ldr	r0, [r7, #12]
 800977a:	f000 fcea 	bl	800a152 <USBD_LL_Transmit>

  return USBD_OK;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3710      	adds	r7, #16
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	60f8      	str	r0, [r7, #12]
 8009790:	60b9      	str	r1, [r7, #8]
 8009792:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	68ba      	ldr	r2, [r7, #8]
 8009798:	2100      	movs	r1, #0
 800979a:	68f8      	ldr	r0, [r7, #12]
 800979c:	f000 fcd9 	bl	800a152 <USBD_LL_Transmit>

  return USBD_OK;
 80097a0:	2300      	movs	r3, #0
}
 80097a2:	4618      	mov	r0, r3
 80097a4:	3710      	adds	r7, #16
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}

080097aa <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80097aa:	b580      	push	{r7, lr}
 80097ac:	b084      	sub	sp, #16
 80097ae:	af00      	add	r7, sp, #0
 80097b0:	60f8      	str	r0, [r7, #12]
 80097b2:	60b9      	str	r1, [r7, #8]
 80097b4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	2203      	movs	r2, #3
 80097ba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	687a      	ldr	r2, [r7, #4]
 80097c2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	687a      	ldr	r2, [r7, #4]
 80097ca:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	68ba      	ldr	r2, [r7, #8]
 80097d2:	2100      	movs	r1, #0
 80097d4:	68f8      	ldr	r0, [r7, #12]
 80097d6:	f000 fcdd 	bl	800a194 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80097da:	2300      	movs	r3, #0
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3710      	adds	r7, #16
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b084      	sub	sp, #16
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	60f8      	str	r0, [r7, #12]
 80097ec:	60b9      	str	r1, [r7, #8]
 80097ee:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	68ba      	ldr	r2, [r7, #8]
 80097f4:	2100      	movs	r1, #0
 80097f6:	68f8      	ldr	r0, [r7, #12]
 80097f8:	f000 fccc 	bl	800a194 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80097fc:	2300      	movs	r3, #0
}
 80097fe:	4618      	mov	r0, r3
 8009800:	3710      	adds	r7, #16
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}

08009806 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009806:	b580      	push	{r7, lr}
 8009808:	b082      	sub	sp, #8
 800980a:	af00      	add	r7, sp, #0
 800980c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2204      	movs	r2, #4
 8009812:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009816:	2300      	movs	r3, #0
 8009818:	2200      	movs	r2, #0
 800981a:	2100      	movs	r1, #0
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 fc98 	bl	800a152 <USBD_LL_Transmit>

  return USBD_OK;
 8009822:	2300      	movs	r3, #0
}
 8009824:	4618      	mov	r0, r3
 8009826:	3708      	adds	r7, #8
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}

0800982c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b082      	sub	sp, #8
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2205      	movs	r2, #5
 8009838:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800983c:	2300      	movs	r3, #0
 800983e:	2200      	movs	r2, #0
 8009840:	2100      	movs	r1, #0
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 fca6 	bl	800a194 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009848:	2300      	movs	r3, #0
}
 800984a:	4618      	mov	r0, r3
 800984c:	3708      	adds	r7, #8
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}
	...

08009854 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009858:	2200      	movs	r2, #0
 800985a:	4912      	ldr	r1, [pc, #72]	; (80098a4 <MX_USB_DEVICE_Init+0x50>)
 800985c:	4812      	ldr	r0, [pc, #72]	; (80098a8 <MX_USB_DEVICE_Init+0x54>)
 800985e:	f7fe fef3 	bl	8008648 <USBD_Init>
 8009862:	4603      	mov	r3, r0
 8009864:	2b00      	cmp	r3, #0
 8009866:	d001      	beq.n	800986c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009868:	f7f8 fc66 	bl	8002138 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800986c:	490f      	ldr	r1, [pc, #60]	; (80098ac <MX_USB_DEVICE_Init+0x58>)
 800986e:	480e      	ldr	r0, [pc, #56]	; (80098a8 <MX_USB_DEVICE_Init+0x54>)
 8009870:	f7fe ff20 	bl	80086b4 <USBD_RegisterClass>
 8009874:	4603      	mov	r3, r0
 8009876:	2b00      	cmp	r3, #0
 8009878:	d001      	beq.n	800987e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800987a:	f7f8 fc5d 	bl	8002138 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800987e:	490c      	ldr	r1, [pc, #48]	; (80098b0 <MX_USB_DEVICE_Init+0x5c>)
 8009880:	4809      	ldr	r0, [pc, #36]	; (80098a8 <MX_USB_DEVICE_Init+0x54>)
 8009882:	f7fe fe45 	bl	8008510 <USBD_CDC_RegisterInterface>
 8009886:	4603      	mov	r3, r0
 8009888:	2b00      	cmp	r3, #0
 800988a:	d001      	beq.n	8009890 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800988c:	f7f8 fc54 	bl	8002138 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009890:	4805      	ldr	r0, [pc, #20]	; (80098a8 <MX_USB_DEVICE_Init+0x54>)
 8009892:	f7fe ff30 	bl	80086f6 <USBD_Start>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d001      	beq.n	80098a0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800989c:	f7f8 fc4c 	bl	8002138 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80098a0:	bf00      	nop
 80098a2:	bd80      	pop	{r7, pc}
 80098a4:	20000130 	.word	0x20000130
 80098a8:	200005e0 	.word	0x200005e0
 80098ac:	20000018 	.word	0x20000018
 80098b0:	2000011c 	.word	0x2000011c

080098b4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80098b8:	2200      	movs	r2, #0
 80098ba:	4905      	ldr	r1, [pc, #20]	; (80098d0 <CDC_Init_FS+0x1c>)
 80098bc:	4805      	ldr	r0, [pc, #20]	; (80098d4 <CDC_Init_FS+0x20>)
 80098be:	f7fe fe3c 	bl	800853a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80098c2:	4905      	ldr	r1, [pc, #20]	; (80098d8 <CDC_Init_FS+0x24>)
 80098c4:	4803      	ldr	r0, [pc, #12]	; (80098d4 <CDC_Init_FS+0x20>)
 80098c6:	f7fe fe51 	bl	800856c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80098ca:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	bd80      	pop	{r7, pc}
 80098d0:	200010b0 	.word	0x200010b0
 80098d4:	200005e0 	.word	0x200005e0
 80098d8:	200008b0 	.word	0x200008b0

080098dc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80098dc:	b480      	push	{r7}
 80098de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80098e0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	46bd      	mov	sp, r7
 80098e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ea:	4770      	bx	lr

080098ec <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80098ec:	b480      	push	{r7}
 80098ee:	b083      	sub	sp, #12
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	4603      	mov	r3, r0
 80098f4:	6039      	str	r1, [r7, #0]
 80098f6:	71fb      	strb	r3, [r7, #7]
 80098f8:	4613      	mov	r3, r2
 80098fa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80098fc:	79fb      	ldrb	r3, [r7, #7]
 80098fe:	2b23      	cmp	r3, #35	; 0x23
 8009900:	d84a      	bhi.n	8009998 <CDC_Control_FS+0xac>
 8009902:	a201      	add	r2, pc, #4	; (adr r2, 8009908 <CDC_Control_FS+0x1c>)
 8009904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009908:	08009999 	.word	0x08009999
 800990c:	08009999 	.word	0x08009999
 8009910:	08009999 	.word	0x08009999
 8009914:	08009999 	.word	0x08009999
 8009918:	08009999 	.word	0x08009999
 800991c:	08009999 	.word	0x08009999
 8009920:	08009999 	.word	0x08009999
 8009924:	08009999 	.word	0x08009999
 8009928:	08009999 	.word	0x08009999
 800992c:	08009999 	.word	0x08009999
 8009930:	08009999 	.word	0x08009999
 8009934:	08009999 	.word	0x08009999
 8009938:	08009999 	.word	0x08009999
 800993c:	08009999 	.word	0x08009999
 8009940:	08009999 	.word	0x08009999
 8009944:	08009999 	.word	0x08009999
 8009948:	08009999 	.word	0x08009999
 800994c:	08009999 	.word	0x08009999
 8009950:	08009999 	.word	0x08009999
 8009954:	08009999 	.word	0x08009999
 8009958:	08009999 	.word	0x08009999
 800995c:	08009999 	.word	0x08009999
 8009960:	08009999 	.word	0x08009999
 8009964:	08009999 	.word	0x08009999
 8009968:	08009999 	.word	0x08009999
 800996c:	08009999 	.word	0x08009999
 8009970:	08009999 	.word	0x08009999
 8009974:	08009999 	.word	0x08009999
 8009978:	08009999 	.word	0x08009999
 800997c:	08009999 	.word	0x08009999
 8009980:	08009999 	.word	0x08009999
 8009984:	08009999 	.word	0x08009999
 8009988:	08009999 	.word	0x08009999
 800998c:	08009999 	.word	0x08009999
 8009990:	08009999 	.word	0x08009999
 8009994:	08009999 	.word	0x08009999
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009998:	bf00      	nop
  }

  return (USBD_OK);
 800999a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800999c:	4618      	mov	r0, r3
 800999e:	370c      	adds	r7, #12
 80099a0:	46bd      	mov	sp, r7
 80099a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a6:	4770      	bx	lr

080099a8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b082      	sub	sp, #8
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80099b2:	6879      	ldr	r1, [r7, #4]
 80099b4:	4805      	ldr	r0, [pc, #20]	; (80099cc <CDC_Receive_FS+0x24>)
 80099b6:	f7fe fdd9 	bl	800856c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80099ba:	4804      	ldr	r0, [pc, #16]	; (80099cc <CDC_Receive_FS+0x24>)
 80099bc:	f7fe fe1a 	bl	80085f4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80099c0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80099c2:	4618      	mov	r0, r3
 80099c4:	3708      	adds	r7, #8
 80099c6:	46bd      	mov	sp, r7
 80099c8:	bd80      	pop	{r7, pc}
 80099ca:	bf00      	nop
 80099cc:	200005e0 	.word	0x200005e0

080099d0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b084      	sub	sp, #16
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	460b      	mov	r3, r1
 80099da:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80099dc:	2300      	movs	r3, #0
 80099de:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80099e0:	4b0d      	ldr	r3, [pc, #52]	; (8009a18 <CDC_Transmit_FS+0x48>)
 80099e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80099e6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d001      	beq.n	80099f6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80099f2:	2301      	movs	r3, #1
 80099f4:	e00b      	b.n	8009a0e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80099f6:	887b      	ldrh	r3, [r7, #2]
 80099f8:	461a      	mov	r2, r3
 80099fa:	6879      	ldr	r1, [r7, #4]
 80099fc:	4806      	ldr	r0, [pc, #24]	; (8009a18 <CDC_Transmit_FS+0x48>)
 80099fe:	f7fe fd9c 	bl	800853a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009a02:	4805      	ldr	r0, [pc, #20]	; (8009a18 <CDC_Transmit_FS+0x48>)
 8009a04:	f7fe fdc6 	bl	8008594 <USBD_CDC_TransmitPacket>
 8009a08:	4603      	mov	r3, r0
 8009a0a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a0e:	4618      	mov	r0, r3
 8009a10:	3710      	adds	r7, #16
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}
 8009a16:	bf00      	nop
 8009a18:	200005e0 	.word	0x200005e0

08009a1c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b087      	sub	sp, #28
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	60f8      	str	r0, [r7, #12]
 8009a24:	60b9      	str	r1, [r7, #8]
 8009a26:	4613      	mov	r3, r2
 8009a28:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009a2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	371c      	adds	r7, #28
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr
	...

08009a40 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009a40:	b480      	push	{r7}
 8009a42:	b083      	sub	sp, #12
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	4603      	mov	r3, r0
 8009a48:	6039      	str	r1, [r7, #0]
 8009a4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	2212      	movs	r2, #18
 8009a50:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009a52:	4b03      	ldr	r3, [pc, #12]	; (8009a60 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	370c      	adds	r7, #12
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr
 8009a60:	2000014c 	.word	0x2000014c

08009a64 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009a64:	b480      	push	{r7}
 8009a66:	b083      	sub	sp, #12
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	6039      	str	r1, [r7, #0]
 8009a6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	2204      	movs	r2, #4
 8009a74:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009a76:	4b03      	ldr	r3, [pc, #12]	; (8009a84 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	370c      	adds	r7, #12
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a82:	4770      	bx	lr
 8009a84:	20000160 	.word	0x20000160

08009a88 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b082      	sub	sp, #8
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	4603      	mov	r3, r0
 8009a90:	6039      	str	r1, [r7, #0]
 8009a92:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009a94:	79fb      	ldrb	r3, [r7, #7]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d105      	bne.n	8009aa6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009a9a:	683a      	ldr	r2, [r7, #0]
 8009a9c:	4907      	ldr	r1, [pc, #28]	; (8009abc <USBD_FS_ProductStrDescriptor+0x34>)
 8009a9e:	4808      	ldr	r0, [pc, #32]	; (8009ac0 <USBD_FS_ProductStrDescriptor+0x38>)
 8009aa0:	f7ff fdf7 	bl	8009692 <USBD_GetString>
 8009aa4:	e004      	b.n	8009ab0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009aa6:	683a      	ldr	r2, [r7, #0]
 8009aa8:	4904      	ldr	r1, [pc, #16]	; (8009abc <USBD_FS_ProductStrDescriptor+0x34>)
 8009aaa:	4805      	ldr	r0, [pc, #20]	; (8009ac0 <USBD_FS_ProductStrDescriptor+0x38>)
 8009aac:	f7ff fdf1 	bl	8009692 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009ab0:	4b02      	ldr	r3, [pc, #8]	; (8009abc <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	3708      	adds	r7, #8
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}
 8009aba:	bf00      	nop
 8009abc:	200018b0 	.word	0x200018b0
 8009ac0:	0800c378 	.word	0x0800c378

08009ac4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b082      	sub	sp, #8
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	4603      	mov	r3, r0
 8009acc:	6039      	str	r1, [r7, #0]
 8009ace:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009ad0:	683a      	ldr	r2, [r7, #0]
 8009ad2:	4904      	ldr	r1, [pc, #16]	; (8009ae4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009ad4:	4804      	ldr	r0, [pc, #16]	; (8009ae8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009ad6:	f7ff fddc 	bl	8009692 <USBD_GetString>
  return USBD_StrDesc;
 8009ada:	4b02      	ldr	r3, [pc, #8]	; (8009ae4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	3708      	adds	r7, #8
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}
 8009ae4:	200018b0 	.word	0x200018b0
 8009ae8:	0800c390 	.word	0x0800c390

08009aec <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b082      	sub	sp, #8
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	4603      	mov	r3, r0
 8009af4:	6039      	str	r1, [r7, #0]
 8009af6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	221a      	movs	r2, #26
 8009afc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009afe:	f000 f843 	bl	8009b88 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009b02:	4b02      	ldr	r3, [pc, #8]	; (8009b0c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3708      	adds	r7, #8
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	bd80      	pop	{r7, pc}
 8009b0c:	20000164 	.word	0x20000164

08009b10 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b082      	sub	sp, #8
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	4603      	mov	r3, r0
 8009b18:	6039      	str	r1, [r7, #0]
 8009b1a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009b1c:	79fb      	ldrb	r3, [r7, #7]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d105      	bne.n	8009b2e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009b22:	683a      	ldr	r2, [r7, #0]
 8009b24:	4907      	ldr	r1, [pc, #28]	; (8009b44 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009b26:	4808      	ldr	r0, [pc, #32]	; (8009b48 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009b28:	f7ff fdb3 	bl	8009692 <USBD_GetString>
 8009b2c:	e004      	b.n	8009b38 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009b2e:	683a      	ldr	r2, [r7, #0]
 8009b30:	4904      	ldr	r1, [pc, #16]	; (8009b44 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009b32:	4805      	ldr	r0, [pc, #20]	; (8009b48 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009b34:	f7ff fdad 	bl	8009692 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009b38:	4b02      	ldr	r3, [pc, #8]	; (8009b44 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	3708      	adds	r7, #8
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}
 8009b42:	bf00      	nop
 8009b44:	200018b0 	.word	0x200018b0
 8009b48:	0800c3a4 	.word	0x0800c3a4

08009b4c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b082      	sub	sp, #8
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	4603      	mov	r3, r0
 8009b54:	6039      	str	r1, [r7, #0]
 8009b56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009b58:	79fb      	ldrb	r3, [r7, #7]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d105      	bne.n	8009b6a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009b5e:	683a      	ldr	r2, [r7, #0]
 8009b60:	4907      	ldr	r1, [pc, #28]	; (8009b80 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009b62:	4808      	ldr	r0, [pc, #32]	; (8009b84 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009b64:	f7ff fd95 	bl	8009692 <USBD_GetString>
 8009b68:	e004      	b.n	8009b74 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009b6a:	683a      	ldr	r2, [r7, #0]
 8009b6c:	4904      	ldr	r1, [pc, #16]	; (8009b80 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009b6e:	4805      	ldr	r0, [pc, #20]	; (8009b84 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009b70:	f7ff fd8f 	bl	8009692 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009b74:	4b02      	ldr	r3, [pc, #8]	; (8009b80 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3708      	adds	r7, #8
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}
 8009b7e:	bf00      	nop
 8009b80:	200018b0 	.word	0x200018b0
 8009b84:	0800c3b0 	.word	0x0800c3b0

08009b88 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b084      	sub	sp, #16
 8009b8c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009b8e:	4b0f      	ldr	r3, [pc, #60]	; (8009bcc <Get_SerialNum+0x44>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009b94:	4b0e      	ldr	r3, [pc, #56]	; (8009bd0 <Get_SerialNum+0x48>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009b9a:	4b0e      	ldr	r3, [pc, #56]	; (8009bd4 <Get_SerialNum+0x4c>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009ba0:	68fa      	ldr	r2, [r7, #12]
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	4413      	add	r3, r2
 8009ba6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d009      	beq.n	8009bc2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009bae:	2208      	movs	r2, #8
 8009bb0:	4909      	ldr	r1, [pc, #36]	; (8009bd8 <Get_SerialNum+0x50>)
 8009bb2:	68f8      	ldr	r0, [r7, #12]
 8009bb4:	f000 f814 	bl	8009be0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009bb8:	2204      	movs	r2, #4
 8009bba:	4908      	ldr	r1, [pc, #32]	; (8009bdc <Get_SerialNum+0x54>)
 8009bbc:	68b8      	ldr	r0, [r7, #8]
 8009bbe:	f000 f80f 	bl	8009be0 <IntToUnicode>
  }
}
 8009bc2:	bf00      	nop
 8009bc4:	3710      	adds	r7, #16
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	1fff7a10 	.word	0x1fff7a10
 8009bd0:	1fff7a14 	.word	0x1fff7a14
 8009bd4:	1fff7a18 	.word	0x1fff7a18
 8009bd8:	20000166 	.word	0x20000166
 8009bdc:	20000176 	.word	0x20000176

08009be0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b087      	sub	sp, #28
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	60f8      	str	r0, [r7, #12]
 8009be8:	60b9      	str	r1, [r7, #8]
 8009bea:	4613      	mov	r3, r2
 8009bec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	75fb      	strb	r3, [r7, #23]
 8009bf6:	e027      	b.n	8009c48 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	0f1b      	lsrs	r3, r3, #28
 8009bfc:	2b09      	cmp	r3, #9
 8009bfe:	d80b      	bhi.n	8009c18 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	0f1b      	lsrs	r3, r3, #28
 8009c04:	b2da      	uxtb	r2, r3
 8009c06:	7dfb      	ldrb	r3, [r7, #23]
 8009c08:	005b      	lsls	r3, r3, #1
 8009c0a:	4619      	mov	r1, r3
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	440b      	add	r3, r1
 8009c10:	3230      	adds	r2, #48	; 0x30
 8009c12:	b2d2      	uxtb	r2, r2
 8009c14:	701a      	strb	r2, [r3, #0]
 8009c16:	e00a      	b.n	8009c2e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	0f1b      	lsrs	r3, r3, #28
 8009c1c:	b2da      	uxtb	r2, r3
 8009c1e:	7dfb      	ldrb	r3, [r7, #23]
 8009c20:	005b      	lsls	r3, r3, #1
 8009c22:	4619      	mov	r1, r3
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	440b      	add	r3, r1
 8009c28:	3237      	adds	r2, #55	; 0x37
 8009c2a:	b2d2      	uxtb	r2, r2
 8009c2c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	011b      	lsls	r3, r3, #4
 8009c32:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009c34:	7dfb      	ldrb	r3, [r7, #23]
 8009c36:	005b      	lsls	r3, r3, #1
 8009c38:	3301      	adds	r3, #1
 8009c3a:	68ba      	ldr	r2, [r7, #8]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	2200      	movs	r2, #0
 8009c40:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009c42:	7dfb      	ldrb	r3, [r7, #23]
 8009c44:	3301      	adds	r3, #1
 8009c46:	75fb      	strb	r3, [r7, #23]
 8009c48:	7dfa      	ldrb	r2, [r7, #23]
 8009c4a:	79fb      	ldrb	r3, [r7, #7]
 8009c4c:	429a      	cmp	r2, r3
 8009c4e:	d3d3      	bcc.n	8009bf8 <IntToUnicode+0x18>
  }
}
 8009c50:	bf00      	nop
 8009c52:	371c      	adds	r7, #28
 8009c54:	46bd      	mov	sp, r7
 8009c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5a:	4770      	bx	lr

08009c5c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b08a      	sub	sp, #40	; 0x28
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009c64:	f107 0314 	add.w	r3, r7, #20
 8009c68:	2200      	movs	r2, #0
 8009c6a:	601a      	str	r2, [r3, #0]
 8009c6c:	605a      	str	r2, [r3, #4]
 8009c6e:	609a      	str	r2, [r3, #8]
 8009c70:	60da      	str	r2, [r3, #12]
 8009c72:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009c7c:	d13a      	bne.n	8009cf4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009c7e:	2300      	movs	r3, #0
 8009c80:	613b      	str	r3, [r7, #16]
 8009c82:	4b1e      	ldr	r3, [pc, #120]	; (8009cfc <HAL_PCD_MspInit+0xa0>)
 8009c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c86:	4a1d      	ldr	r2, [pc, #116]	; (8009cfc <HAL_PCD_MspInit+0xa0>)
 8009c88:	f043 0301 	orr.w	r3, r3, #1
 8009c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8009c8e:	4b1b      	ldr	r3, [pc, #108]	; (8009cfc <HAL_PCD_MspInit+0xa0>)
 8009c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c92:	f003 0301 	and.w	r3, r3, #1
 8009c96:	613b      	str	r3, [r7, #16]
 8009c98:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009c9a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009c9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ca0:	2302      	movs	r3, #2
 8009ca2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009ca8:	2303      	movs	r3, #3
 8009caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009cac:	230a      	movs	r3, #10
 8009cae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009cb0:	f107 0314 	add.w	r3, r7, #20
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	4812      	ldr	r0, [pc, #72]	; (8009d00 <HAL_PCD_MspInit+0xa4>)
 8009cb8:	f7f9 f9fa 	bl	80030b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009cbc:	4b0f      	ldr	r3, [pc, #60]	; (8009cfc <HAL_PCD_MspInit+0xa0>)
 8009cbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cc0:	4a0e      	ldr	r2, [pc, #56]	; (8009cfc <HAL_PCD_MspInit+0xa0>)
 8009cc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cc6:	6353      	str	r3, [r2, #52]	; 0x34
 8009cc8:	2300      	movs	r3, #0
 8009cca:	60fb      	str	r3, [r7, #12]
 8009ccc:	4b0b      	ldr	r3, [pc, #44]	; (8009cfc <HAL_PCD_MspInit+0xa0>)
 8009cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cd0:	4a0a      	ldr	r2, [pc, #40]	; (8009cfc <HAL_PCD_MspInit+0xa0>)
 8009cd2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009cd6:	6453      	str	r3, [r2, #68]	; 0x44
 8009cd8:	4b08      	ldr	r3, [pc, #32]	; (8009cfc <HAL_PCD_MspInit+0xa0>)
 8009cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009ce0:	60fb      	str	r3, [r7, #12]
 8009ce2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	2100      	movs	r1, #0
 8009ce8:	2043      	movs	r0, #67	; 0x43
 8009cea:	f7f8 fe1a 	bl	8002922 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009cee:	2043      	movs	r0, #67	; 0x43
 8009cf0:	f7f8 fe33 	bl	800295a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009cf4:	bf00      	nop
 8009cf6:	3728      	adds	r7, #40	; 0x28
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}
 8009cfc:	40023800 	.word	0x40023800
 8009d00:	40020000 	.word	0x40020000

08009d04 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b082      	sub	sp, #8
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009d18:	4619      	mov	r1, r3
 8009d1a:	4610      	mov	r0, r2
 8009d1c:	f7fe fd36 	bl	800878c <USBD_LL_SetupStage>
}
 8009d20:	bf00      	nop
 8009d22:	3708      	adds	r7, #8
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}

08009d28 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b082      	sub	sp, #8
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
 8009d30:	460b      	mov	r3, r1
 8009d32:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009d3a:	78fa      	ldrb	r2, [r7, #3]
 8009d3c:	6879      	ldr	r1, [r7, #4]
 8009d3e:	4613      	mov	r3, r2
 8009d40:	00db      	lsls	r3, r3, #3
 8009d42:	1a9b      	subs	r3, r3, r2
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	440b      	add	r3, r1
 8009d48:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009d4c:	681a      	ldr	r2, [r3, #0]
 8009d4e:	78fb      	ldrb	r3, [r7, #3]
 8009d50:	4619      	mov	r1, r3
 8009d52:	f7fe fd6e 	bl	8008832 <USBD_LL_DataOutStage>
}
 8009d56:	bf00      	nop
 8009d58:	3708      	adds	r7, #8
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}

08009d5e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d5e:	b580      	push	{r7, lr}
 8009d60:	b082      	sub	sp, #8
 8009d62:	af00      	add	r7, sp, #0
 8009d64:	6078      	str	r0, [r7, #4]
 8009d66:	460b      	mov	r3, r1
 8009d68:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009d70:	78fa      	ldrb	r2, [r7, #3]
 8009d72:	6879      	ldr	r1, [r7, #4]
 8009d74:	4613      	mov	r3, r2
 8009d76:	00db      	lsls	r3, r3, #3
 8009d78:	1a9b      	subs	r3, r3, r2
 8009d7a:	009b      	lsls	r3, r3, #2
 8009d7c:	440b      	add	r3, r1
 8009d7e:	3348      	adds	r3, #72	; 0x48
 8009d80:	681a      	ldr	r2, [r3, #0]
 8009d82:	78fb      	ldrb	r3, [r7, #3]
 8009d84:	4619      	mov	r1, r3
 8009d86:	f7fe fdb7 	bl	80088f8 <USBD_LL_DataInStage>
}
 8009d8a:	bf00      	nop
 8009d8c:	3708      	adds	r7, #8
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}

08009d92 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d92:	b580      	push	{r7, lr}
 8009d94:	b082      	sub	sp, #8
 8009d96:	af00      	add	r7, sp, #0
 8009d98:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009da0:	4618      	mov	r0, r3
 8009da2:	f7fe febb 	bl	8008b1c <USBD_LL_SOF>
}
 8009da6:	bf00      	nop
 8009da8:	3708      	adds	r7, #8
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bd80      	pop	{r7, pc}

08009dae <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8009dae:	b580      	push	{r7, lr}
 8009db0:	b084      	sub	sp, #16
 8009db2:	af00      	add	r7, sp, #0
 8009db4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009db6:	2301      	movs	r3, #1
 8009db8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	68db      	ldr	r3, [r3, #12]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d102      	bne.n	8009dc8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	73fb      	strb	r3, [r7, #15]
 8009dc6:	e008      	b.n	8009dda <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	68db      	ldr	r3, [r3, #12]
 8009dcc:	2b02      	cmp	r3, #2
 8009dce:	d102      	bne.n	8009dd6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009dd0:	2301      	movs	r3, #1
 8009dd2:	73fb      	strb	r3, [r7, #15]
 8009dd4:	e001      	b.n	8009dda <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009dd6:	f7f8 f9af 	bl	8002138 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009de0:	7bfa      	ldrb	r2, [r7, #15]
 8009de2:	4611      	mov	r1, r2
 8009de4:	4618      	mov	r0, r3
 8009de6:	f7fe fe5e 	bl	8008aa6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009df0:	4618      	mov	r0, r3
 8009df2:	f7fe fe17 	bl	8008a24 <USBD_LL_Reset>
}
 8009df6:	bf00      	nop
 8009df8:	3710      	adds	r7, #16
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}
	...

08009e00 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b082      	sub	sp, #8
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f7fe fe59 	bl	8008ac6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	687a      	ldr	r2, [r7, #4]
 8009e20:	6812      	ldr	r2, [r2, #0]
 8009e22:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009e26:	f043 0301 	orr.w	r3, r3, #1
 8009e2a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6a1b      	ldr	r3, [r3, #32]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d005      	beq.n	8009e40 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009e34:	4b04      	ldr	r3, [pc, #16]	; (8009e48 <HAL_PCD_SuspendCallback+0x48>)
 8009e36:	691b      	ldr	r3, [r3, #16]
 8009e38:	4a03      	ldr	r2, [pc, #12]	; (8009e48 <HAL_PCD_SuspendCallback+0x48>)
 8009e3a:	f043 0306 	orr.w	r3, r3, #6
 8009e3e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009e40:	bf00      	nop
 8009e42:	3708      	adds	r7, #8
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	e000ed00 	.word	0xe000ed00

08009e4c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b082      	sub	sp, #8
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	f7fe fe48 	bl	8008af0 <USBD_LL_Resume>
}
 8009e60:	bf00      	nop
 8009e62:	3708      	adds	r7, #8
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}

08009e68 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b082      	sub	sp, #8
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	460b      	mov	r3, r1
 8009e72:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009e7a:	78fa      	ldrb	r2, [r7, #3]
 8009e7c:	4611      	mov	r1, r2
 8009e7e:	4618      	mov	r0, r3
 8009e80:	f7fe fe73 	bl	8008b6a <USBD_LL_IsoOUTIncomplete>
}
 8009e84:	bf00      	nop
 8009e86:	3708      	adds	r7, #8
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b082      	sub	sp, #8
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	460b      	mov	r3, r1
 8009e96:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009e9e:	78fa      	ldrb	r2, [r7, #3]
 8009ea0:	4611      	mov	r1, r2
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f7fe fe54 	bl	8008b50 <USBD_LL_IsoINIncomplete>
}
 8009ea8:	bf00      	nop
 8009eaa:	3708      	adds	r7, #8
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}

08009eb0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b082      	sub	sp, #8
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	f7fe fe60 	bl	8008b84 <USBD_LL_DevConnected>
}
 8009ec4:	bf00      	nop
 8009ec6:	3708      	adds	r7, #8
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}

08009ecc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b082      	sub	sp, #8
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009eda:	4618      	mov	r0, r3
 8009edc:	f7fe fe5d 	bl	8008b9a <USBD_LL_DevDisconnected>
}
 8009ee0:	bf00      	nop
 8009ee2:	3708      	adds	r7, #8
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bd80      	pop	{r7, pc}

08009ee8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b082      	sub	sp, #8
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	781b      	ldrb	r3, [r3, #0]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d13c      	bne.n	8009f72 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009ef8:	4a20      	ldr	r2, [pc, #128]	; (8009f7c <USBD_LL_Init+0x94>)
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	4a1e      	ldr	r2, [pc, #120]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f04:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009f08:	4b1c      	ldr	r3, [pc, #112]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f0a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009f0e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009f10:	4b1a      	ldr	r3, [pc, #104]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f12:	2204      	movs	r2, #4
 8009f14:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009f16:	4b19      	ldr	r3, [pc, #100]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f18:	2202      	movs	r2, #2
 8009f1a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009f1c:	4b17      	ldr	r3, [pc, #92]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f1e:	2200      	movs	r2, #0
 8009f20:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009f22:	4b16      	ldr	r3, [pc, #88]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f24:	2202      	movs	r2, #2
 8009f26:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009f28:	4b14      	ldr	r3, [pc, #80]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009f2e:	4b13      	ldr	r3, [pc, #76]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f30:	2200      	movs	r2, #0
 8009f32:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009f34:	4b11      	ldr	r3, [pc, #68]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f36:	2200      	movs	r2, #0
 8009f38:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009f3a:	4b10      	ldr	r3, [pc, #64]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009f40:	4b0e      	ldr	r3, [pc, #56]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f42:	2200      	movs	r2, #0
 8009f44:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009f46:	480d      	ldr	r0, [pc, #52]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f48:	f7f9 fa7e 	bl	8003448 <HAL_PCD_Init>
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d001      	beq.n	8009f56 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009f52:	f7f8 f8f1 	bl	8002138 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009f56:	2180      	movs	r1, #128	; 0x80
 8009f58:	4808      	ldr	r0, [pc, #32]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f5a:	f7fa fbdc 	bl	8004716 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009f5e:	2240      	movs	r2, #64	; 0x40
 8009f60:	2100      	movs	r1, #0
 8009f62:	4806      	ldr	r0, [pc, #24]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f64:	f7fa fb90 	bl	8004688 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009f68:	2280      	movs	r2, #128	; 0x80
 8009f6a:	2101      	movs	r1, #1
 8009f6c:	4803      	ldr	r0, [pc, #12]	; (8009f7c <USBD_LL_Init+0x94>)
 8009f6e:	f7fa fb8b 	bl	8004688 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009f72:	2300      	movs	r3, #0
}
 8009f74:	4618      	mov	r0, r3
 8009f76:	3708      	adds	r7, #8
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	bd80      	pop	{r7, pc}
 8009f7c:	20001ab0 	.word	0x20001ab0

08009f80 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b084      	sub	sp, #16
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009f96:	4618      	mov	r0, r3
 8009f98:	f7f9 fb73 	bl	8003682 <HAL_PCD_Start>
 8009f9c:	4603      	mov	r3, r0
 8009f9e:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 8009fa0:	7bfb      	ldrb	r3, [r7, #15]
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f000 f92a 	bl	800a1fc <USBD_Get_USB_Status>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009fac:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3710      	adds	r7, #16
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}

08009fb6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009fb6:	b580      	push	{r7, lr}
 8009fb8:	b084      	sub	sp, #16
 8009fba:	af00      	add	r7, sp, #0
 8009fbc:	6078      	str	r0, [r7, #4]
 8009fbe:	4608      	mov	r0, r1
 8009fc0:	4611      	mov	r1, r2
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	70fb      	strb	r3, [r7, #3]
 8009fc8:	460b      	mov	r3, r1
 8009fca:	70bb      	strb	r3, [r7, #2]
 8009fcc:	4613      	mov	r3, r2
 8009fce:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009fde:	78bb      	ldrb	r3, [r7, #2]
 8009fe0:	883a      	ldrh	r2, [r7, #0]
 8009fe2:	78f9      	ldrb	r1, [r7, #3]
 8009fe4:	f7f9 ff57 	bl	8003e96 <HAL_PCD_EP_Open>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009fec:	7bfb      	ldrb	r3, [r7, #15]
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f000 f904 	bl	800a1fc <USBD_Get_USB_Status>
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009ff8:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3710      	adds	r7, #16
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}

0800a002 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a002:	b580      	push	{r7, lr}
 800a004:	b084      	sub	sp, #16
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
 800a00a:	460b      	mov	r3, r1
 800a00c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a00e:	2300      	movs	r3, #0
 800a010:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a012:	2300      	movs	r3, #0
 800a014:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a01c:	78fa      	ldrb	r2, [r7, #3]
 800a01e:	4611      	mov	r1, r2
 800a020:	4618      	mov	r0, r3
 800a022:	f7f9 ffa0 	bl	8003f66 <HAL_PCD_EP_Close>
 800a026:	4603      	mov	r3, r0
 800a028:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 800a02a:	7bfb      	ldrb	r3, [r7, #15]
 800a02c:	4618      	mov	r0, r3
 800a02e:	f000 f8e5 	bl	800a1fc <USBD_Get_USB_Status>
 800a032:	4603      	mov	r3, r0
 800a034:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800a036:	7bbb      	ldrb	r3, [r7, #14]
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3710      	adds	r7, #16
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b084      	sub	sp, #16
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
 800a048:	460b      	mov	r3, r1
 800a04a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a04c:	2300      	movs	r3, #0
 800a04e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a050:	2300      	movs	r3, #0
 800a052:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a05a:	78fa      	ldrb	r2, [r7, #3]
 800a05c:	4611      	mov	r1, r2
 800a05e:	4618      	mov	r0, r3
 800a060:	f7fa f878 	bl	8004154 <HAL_PCD_EP_SetStall>
 800a064:	4603      	mov	r3, r0
 800a066:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a068:	7bfb      	ldrb	r3, [r7, #15]
 800a06a:	4618      	mov	r0, r3
 800a06c:	f000 f8c6 	bl	800a1fc <USBD_Get_USB_Status>
 800a070:	4603      	mov	r3, r0
 800a072:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 800a074:	7bbb      	ldrb	r3, [r7, #14]
}
 800a076:	4618      	mov	r0, r3
 800a078:	3710      	adds	r7, #16
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}

0800a07e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a07e:	b580      	push	{r7, lr}
 800a080:	b084      	sub	sp, #16
 800a082:	af00      	add	r7, sp, #0
 800a084:	6078      	str	r0, [r7, #4]
 800a086:	460b      	mov	r3, r1
 800a088:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a08a:	2300      	movs	r3, #0
 800a08c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a08e:	2300      	movs	r3, #0
 800a090:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a098:	78fa      	ldrb	r2, [r7, #3]
 800a09a:	4611      	mov	r1, r2
 800a09c:	4618      	mov	r0, r3
 800a09e:	f7fa f8bd 	bl	800421c <HAL_PCD_EP_ClrStall>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 800a0a6:	7bfb      	ldrb	r3, [r7, #15]
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f000 f8a7 	bl	800a1fc <USBD_Get_USB_Status>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 800a0b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3710      	adds	r7, #16
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}

0800a0bc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b085      	sub	sp, #20
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a0ce:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800a0d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	da0b      	bge.n	800a0f0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800a0d8:	78fb      	ldrb	r3, [r7, #3]
 800a0da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a0de:	68f9      	ldr	r1, [r7, #12]
 800a0e0:	4613      	mov	r3, r2
 800a0e2:	00db      	lsls	r3, r3, #3
 800a0e4:	1a9b      	subs	r3, r3, r2
 800a0e6:	009b      	lsls	r3, r3, #2
 800a0e8:	440b      	add	r3, r1
 800a0ea:	333e      	adds	r3, #62	; 0x3e
 800a0ec:	781b      	ldrb	r3, [r3, #0]
 800a0ee:	e00b      	b.n	800a108 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800a0f0:	78fb      	ldrb	r3, [r7, #3]
 800a0f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a0f6:	68f9      	ldr	r1, [r7, #12]
 800a0f8:	4613      	mov	r3, r2
 800a0fa:	00db      	lsls	r3, r3, #3
 800a0fc:	1a9b      	subs	r3, r3, r2
 800a0fe:	009b      	lsls	r3, r3, #2
 800a100:	440b      	add	r3, r1
 800a102:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a106:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3714      	adds	r7, #20
 800a10c:	46bd      	mov	sp, r7
 800a10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a112:	4770      	bx	lr

0800a114 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b084      	sub	sp, #16
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
 800a11c:	460b      	mov	r3, r1
 800a11e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a120:	2300      	movs	r3, #0
 800a122:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a124:	2300      	movs	r3, #0
 800a126:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a12e:	78fa      	ldrb	r2, [r7, #3]
 800a130:	4611      	mov	r1, r2
 800a132:	4618      	mov	r0, r3
 800a134:	f7f9 fe8a 	bl	8003e4c <HAL_PCD_SetAddress>
 800a138:	4603      	mov	r3, r0
 800a13a:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a13c:	7bfb      	ldrb	r3, [r7, #15]
 800a13e:	4618      	mov	r0, r3
 800a140:	f000 f85c 	bl	800a1fc <USBD_Get_USB_Status>
 800a144:	4603      	mov	r3, r0
 800a146:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 800a148:	7bbb      	ldrb	r3, [r7, #14]
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3710      	adds	r7, #16
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}

0800a152 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a152:	b580      	push	{r7, lr}
 800a154:	b086      	sub	sp, #24
 800a156:	af00      	add	r7, sp, #0
 800a158:	60f8      	str	r0, [r7, #12]
 800a15a:	607a      	str	r2, [r7, #4]
 800a15c:	603b      	str	r3, [r7, #0]
 800a15e:	460b      	mov	r3, r1
 800a160:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a162:	2300      	movs	r3, #0
 800a164:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a166:	2300      	movs	r3, #0
 800a168:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800a170:	7af9      	ldrb	r1, [r7, #11]
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	687a      	ldr	r2, [r7, #4]
 800a176:	f7f9 ffa3 	bl	80040c0 <HAL_PCD_EP_Transmit>
 800a17a:	4603      	mov	r3, r0
 800a17c:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 800a17e:	7dfb      	ldrb	r3, [r7, #23]
 800a180:	4618      	mov	r0, r3
 800a182:	f000 f83b 	bl	800a1fc <USBD_Get_USB_Status>
 800a186:	4603      	mov	r3, r0
 800a188:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800a18a:	7dbb      	ldrb	r3, [r7, #22]
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3718      	adds	r7, #24
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}

0800a194 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b086      	sub	sp, #24
 800a198:	af00      	add	r7, sp, #0
 800a19a:	60f8      	str	r0, [r7, #12]
 800a19c:	607a      	str	r2, [r7, #4]
 800a19e:	603b      	str	r3, [r7, #0]
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800a1b2:	7af9      	ldrb	r1, [r7, #11]
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	687a      	ldr	r2, [r7, #4]
 800a1b8:	f7f9 ff1f 	bl	8003ffa <HAL_PCD_EP_Receive>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 800a1c0:	7dfb      	ldrb	r3, [r7, #23]
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f000 f81a 	bl	800a1fc <USBD_Get_USB_Status>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 800a1cc:	7dbb      	ldrb	r3, [r7, #22]
}
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	3718      	adds	r7, #24
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}

0800a1d6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a1d6:	b580      	push	{r7, lr}
 800a1d8:	b082      	sub	sp, #8
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	6078      	str	r0, [r7, #4]
 800a1de:	460b      	mov	r3, r1
 800a1e0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a1e8:	78fa      	ldrb	r2, [r7, #3]
 800a1ea:	4611      	mov	r1, r2
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	f7f9 ff4f 	bl	8004090 <HAL_PCD_EP_GetRxCount>
 800a1f2:	4603      	mov	r3, r0
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3708      	adds	r7, #8
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b085      	sub	sp, #20
 800a200:	af00      	add	r7, sp, #0
 800a202:	4603      	mov	r3, r0
 800a204:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a206:	2300      	movs	r3, #0
 800a208:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a20a:	79fb      	ldrb	r3, [r7, #7]
 800a20c:	2b03      	cmp	r3, #3
 800a20e:	d817      	bhi.n	800a240 <USBD_Get_USB_Status+0x44>
 800a210:	a201      	add	r2, pc, #4	; (adr r2, 800a218 <USBD_Get_USB_Status+0x1c>)
 800a212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a216:	bf00      	nop
 800a218:	0800a229 	.word	0x0800a229
 800a21c:	0800a22f 	.word	0x0800a22f
 800a220:	0800a235 	.word	0x0800a235
 800a224:	0800a23b 	.word	0x0800a23b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a228:	2300      	movs	r3, #0
 800a22a:	73fb      	strb	r3, [r7, #15]
    break;
 800a22c:	e00b      	b.n	800a246 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a22e:	2303      	movs	r3, #3
 800a230:	73fb      	strb	r3, [r7, #15]
    break;
 800a232:	e008      	b.n	800a246 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a234:	2301      	movs	r3, #1
 800a236:	73fb      	strb	r3, [r7, #15]
    break;
 800a238:	e005      	b.n	800a246 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a23a:	2303      	movs	r3, #3
 800a23c:	73fb      	strb	r3, [r7, #15]
    break;
 800a23e:	e002      	b.n	800a246 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a240:	2303      	movs	r3, #3
 800a242:	73fb      	strb	r3, [r7, #15]
    break;
 800a244:	bf00      	nop
  }
  return usb_status;
 800a246:	7bfb      	ldrb	r3, [r7, #15]
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3714      	adds	r7, #20
 800a24c:	46bd      	mov	sp, r7
 800a24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a252:	4770      	bx	lr

0800a254 <__errno>:
 800a254:	4b01      	ldr	r3, [pc, #4]	; (800a25c <__errno+0x8>)
 800a256:	6818      	ldr	r0, [r3, #0]
 800a258:	4770      	bx	lr
 800a25a:	bf00      	nop
 800a25c:	20000180 	.word	0x20000180

0800a260 <__libc_init_array>:
 800a260:	b570      	push	{r4, r5, r6, lr}
 800a262:	4e0d      	ldr	r6, [pc, #52]	; (800a298 <__libc_init_array+0x38>)
 800a264:	4c0d      	ldr	r4, [pc, #52]	; (800a29c <__libc_init_array+0x3c>)
 800a266:	1ba4      	subs	r4, r4, r6
 800a268:	10a4      	asrs	r4, r4, #2
 800a26a:	2500      	movs	r5, #0
 800a26c:	42a5      	cmp	r5, r4
 800a26e:	d109      	bne.n	800a284 <__libc_init_array+0x24>
 800a270:	4e0b      	ldr	r6, [pc, #44]	; (800a2a0 <__libc_init_array+0x40>)
 800a272:	4c0c      	ldr	r4, [pc, #48]	; (800a2a4 <__libc_init_array+0x44>)
 800a274:	f002 f864 	bl	800c340 <_init>
 800a278:	1ba4      	subs	r4, r4, r6
 800a27a:	10a4      	asrs	r4, r4, #2
 800a27c:	2500      	movs	r5, #0
 800a27e:	42a5      	cmp	r5, r4
 800a280:	d105      	bne.n	800a28e <__libc_init_array+0x2e>
 800a282:	bd70      	pop	{r4, r5, r6, pc}
 800a284:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a288:	4798      	blx	r3
 800a28a:	3501      	adds	r5, #1
 800a28c:	e7ee      	b.n	800a26c <__libc_init_array+0xc>
 800a28e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a292:	4798      	blx	r3
 800a294:	3501      	adds	r5, #1
 800a296:	e7f2      	b.n	800a27e <__libc_init_array+0x1e>
 800a298:	0800c640 	.word	0x0800c640
 800a29c:	0800c640 	.word	0x0800c640
 800a2a0:	0800c640 	.word	0x0800c640
 800a2a4:	0800c644 	.word	0x0800c644

0800a2a8 <malloc>:
 800a2a8:	4b02      	ldr	r3, [pc, #8]	; (800a2b4 <malloc+0xc>)
 800a2aa:	4601      	mov	r1, r0
 800a2ac:	6818      	ldr	r0, [r3, #0]
 800a2ae:	f000 b861 	b.w	800a374 <_malloc_r>
 800a2b2:	bf00      	nop
 800a2b4:	20000180 	.word	0x20000180

0800a2b8 <free>:
 800a2b8:	4b02      	ldr	r3, [pc, #8]	; (800a2c4 <free+0xc>)
 800a2ba:	4601      	mov	r1, r0
 800a2bc:	6818      	ldr	r0, [r3, #0]
 800a2be:	f000 b80b 	b.w	800a2d8 <_free_r>
 800a2c2:	bf00      	nop
 800a2c4:	20000180 	.word	0x20000180

0800a2c8 <memset>:
 800a2c8:	4402      	add	r2, r0
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	d100      	bne.n	800a2d2 <memset+0xa>
 800a2d0:	4770      	bx	lr
 800a2d2:	f803 1b01 	strb.w	r1, [r3], #1
 800a2d6:	e7f9      	b.n	800a2cc <memset+0x4>

0800a2d8 <_free_r>:
 800a2d8:	b538      	push	{r3, r4, r5, lr}
 800a2da:	4605      	mov	r5, r0
 800a2dc:	2900      	cmp	r1, #0
 800a2de:	d045      	beq.n	800a36c <_free_r+0x94>
 800a2e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2e4:	1f0c      	subs	r4, r1, #4
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	bfb8      	it	lt
 800a2ea:	18e4      	addlt	r4, r4, r3
 800a2ec:	f001 fb85 	bl	800b9fa <__malloc_lock>
 800a2f0:	4a1f      	ldr	r2, [pc, #124]	; (800a370 <_free_r+0x98>)
 800a2f2:	6813      	ldr	r3, [r2, #0]
 800a2f4:	4610      	mov	r0, r2
 800a2f6:	b933      	cbnz	r3, 800a306 <_free_r+0x2e>
 800a2f8:	6063      	str	r3, [r4, #4]
 800a2fa:	6014      	str	r4, [r2, #0]
 800a2fc:	4628      	mov	r0, r5
 800a2fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a302:	f001 bb7b 	b.w	800b9fc <__malloc_unlock>
 800a306:	42a3      	cmp	r3, r4
 800a308:	d90c      	bls.n	800a324 <_free_r+0x4c>
 800a30a:	6821      	ldr	r1, [r4, #0]
 800a30c:	1862      	adds	r2, r4, r1
 800a30e:	4293      	cmp	r3, r2
 800a310:	bf04      	itt	eq
 800a312:	681a      	ldreq	r2, [r3, #0]
 800a314:	685b      	ldreq	r3, [r3, #4]
 800a316:	6063      	str	r3, [r4, #4]
 800a318:	bf04      	itt	eq
 800a31a:	1852      	addeq	r2, r2, r1
 800a31c:	6022      	streq	r2, [r4, #0]
 800a31e:	6004      	str	r4, [r0, #0]
 800a320:	e7ec      	b.n	800a2fc <_free_r+0x24>
 800a322:	4613      	mov	r3, r2
 800a324:	685a      	ldr	r2, [r3, #4]
 800a326:	b10a      	cbz	r2, 800a32c <_free_r+0x54>
 800a328:	42a2      	cmp	r2, r4
 800a32a:	d9fa      	bls.n	800a322 <_free_r+0x4a>
 800a32c:	6819      	ldr	r1, [r3, #0]
 800a32e:	1858      	adds	r0, r3, r1
 800a330:	42a0      	cmp	r0, r4
 800a332:	d10b      	bne.n	800a34c <_free_r+0x74>
 800a334:	6820      	ldr	r0, [r4, #0]
 800a336:	4401      	add	r1, r0
 800a338:	1858      	adds	r0, r3, r1
 800a33a:	4282      	cmp	r2, r0
 800a33c:	6019      	str	r1, [r3, #0]
 800a33e:	d1dd      	bne.n	800a2fc <_free_r+0x24>
 800a340:	6810      	ldr	r0, [r2, #0]
 800a342:	6852      	ldr	r2, [r2, #4]
 800a344:	605a      	str	r2, [r3, #4]
 800a346:	4401      	add	r1, r0
 800a348:	6019      	str	r1, [r3, #0]
 800a34a:	e7d7      	b.n	800a2fc <_free_r+0x24>
 800a34c:	d902      	bls.n	800a354 <_free_r+0x7c>
 800a34e:	230c      	movs	r3, #12
 800a350:	602b      	str	r3, [r5, #0]
 800a352:	e7d3      	b.n	800a2fc <_free_r+0x24>
 800a354:	6820      	ldr	r0, [r4, #0]
 800a356:	1821      	adds	r1, r4, r0
 800a358:	428a      	cmp	r2, r1
 800a35a:	bf04      	itt	eq
 800a35c:	6811      	ldreq	r1, [r2, #0]
 800a35e:	6852      	ldreq	r2, [r2, #4]
 800a360:	6062      	str	r2, [r4, #4]
 800a362:	bf04      	itt	eq
 800a364:	1809      	addeq	r1, r1, r0
 800a366:	6021      	streq	r1, [r4, #0]
 800a368:	605c      	str	r4, [r3, #4]
 800a36a:	e7c7      	b.n	800a2fc <_free_r+0x24>
 800a36c:	bd38      	pop	{r3, r4, r5, pc}
 800a36e:	bf00      	nop
 800a370:	20000374 	.word	0x20000374

0800a374 <_malloc_r>:
 800a374:	b570      	push	{r4, r5, r6, lr}
 800a376:	1ccd      	adds	r5, r1, #3
 800a378:	f025 0503 	bic.w	r5, r5, #3
 800a37c:	3508      	adds	r5, #8
 800a37e:	2d0c      	cmp	r5, #12
 800a380:	bf38      	it	cc
 800a382:	250c      	movcc	r5, #12
 800a384:	2d00      	cmp	r5, #0
 800a386:	4606      	mov	r6, r0
 800a388:	db01      	blt.n	800a38e <_malloc_r+0x1a>
 800a38a:	42a9      	cmp	r1, r5
 800a38c:	d903      	bls.n	800a396 <_malloc_r+0x22>
 800a38e:	230c      	movs	r3, #12
 800a390:	6033      	str	r3, [r6, #0]
 800a392:	2000      	movs	r0, #0
 800a394:	bd70      	pop	{r4, r5, r6, pc}
 800a396:	f001 fb30 	bl	800b9fa <__malloc_lock>
 800a39a:	4a21      	ldr	r2, [pc, #132]	; (800a420 <_malloc_r+0xac>)
 800a39c:	6814      	ldr	r4, [r2, #0]
 800a39e:	4621      	mov	r1, r4
 800a3a0:	b991      	cbnz	r1, 800a3c8 <_malloc_r+0x54>
 800a3a2:	4c20      	ldr	r4, [pc, #128]	; (800a424 <_malloc_r+0xb0>)
 800a3a4:	6823      	ldr	r3, [r4, #0]
 800a3a6:	b91b      	cbnz	r3, 800a3b0 <_malloc_r+0x3c>
 800a3a8:	4630      	mov	r0, r6
 800a3aa:	f000 fc99 	bl	800ace0 <_sbrk_r>
 800a3ae:	6020      	str	r0, [r4, #0]
 800a3b0:	4629      	mov	r1, r5
 800a3b2:	4630      	mov	r0, r6
 800a3b4:	f000 fc94 	bl	800ace0 <_sbrk_r>
 800a3b8:	1c43      	adds	r3, r0, #1
 800a3ba:	d124      	bne.n	800a406 <_malloc_r+0x92>
 800a3bc:	230c      	movs	r3, #12
 800a3be:	6033      	str	r3, [r6, #0]
 800a3c0:	4630      	mov	r0, r6
 800a3c2:	f001 fb1b 	bl	800b9fc <__malloc_unlock>
 800a3c6:	e7e4      	b.n	800a392 <_malloc_r+0x1e>
 800a3c8:	680b      	ldr	r3, [r1, #0]
 800a3ca:	1b5b      	subs	r3, r3, r5
 800a3cc:	d418      	bmi.n	800a400 <_malloc_r+0x8c>
 800a3ce:	2b0b      	cmp	r3, #11
 800a3d0:	d90f      	bls.n	800a3f2 <_malloc_r+0x7e>
 800a3d2:	600b      	str	r3, [r1, #0]
 800a3d4:	50cd      	str	r5, [r1, r3]
 800a3d6:	18cc      	adds	r4, r1, r3
 800a3d8:	4630      	mov	r0, r6
 800a3da:	f001 fb0f 	bl	800b9fc <__malloc_unlock>
 800a3de:	f104 000b 	add.w	r0, r4, #11
 800a3e2:	1d23      	adds	r3, r4, #4
 800a3e4:	f020 0007 	bic.w	r0, r0, #7
 800a3e8:	1ac3      	subs	r3, r0, r3
 800a3ea:	d0d3      	beq.n	800a394 <_malloc_r+0x20>
 800a3ec:	425a      	negs	r2, r3
 800a3ee:	50e2      	str	r2, [r4, r3]
 800a3f0:	e7d0      	b.n	800a394 <_malloc_r+0x20>
 800a3f2:	428c      	cmp	r4, r1
 800a3f4:	684b      	ldr	r3, [r1, #4]
 800a3f6:	bf16      	itet	ne
 800a3f8:	6063      	strne	r3, [r4, #4]
 800a3fa:	6013      	streq	r3, [r2, #0]
 800a3fc:	460c      	movne	r4, r1
 800a3fe:	e7eb      	b.n	800a3d8 <_malloc_r+0x64>
 800a400:	460c      	mov	r4, r1
 800a402:	6849      	ldr	r1, [r1, #4]
 800a404:	e7cc      	b.n	800a3a0 <_malloc_r+0x2c>
 800a406:	1cc4      	adds	r4, r0, #3
 800a408:	f024 0403 	bic.w	r4, r4, #3
 800a40c:	42a0      	cmp	r0, r4
 800a40e:	d005      	beq.n	800a41c <_malloc_r+0xa8>
 800a410:	1a21      	subs	r1, r4, r0
 800a412:	4630      	mov	r0, r6
 800a414:	f000 fc64 	bl	800ace0 <_sbrk_r>
 800a418:	3001      	adds	r0, #1
 800a41a:	d0cf      	beq.n	800a3bc <_malloc_r+0x48>
 800a41c:	6025      	str	r5, [r4, #0]
 800a41e:	e7db      	b.n	800a3d8 <_malloc_r+0x64>
 800a420:	20000374 	.word	0x20000374
 800a424:	20000378 	.word	0x20000378

0800a428 <__cvt>:
 800a428:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a42c:	ec55 4b10 	vmov	r4, r5, d0
 800a430:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800a432:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a436:	2d00      	cmp	r5, #0
 800a438:	460e      	mov	r6, r1
 800a43a:	4691      	mov	r9, r2
 800a43c:	4619      	mov	r1, r3
 800a43e:	bfb8      	it	lt
 800a440:	4622      	movlt	r2, r4
 800a442:	462b      	mov	r3, r5
 800a444:	f027 0720 	bic.w	r7, r7, #32
 800a448:	bfbb      	ittet	lt
 800a44a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a44e:	461d      	movlt	r5, r3
 800a450:	2300      	movge	r3, #0
 800a452:	232d      	movlt	r3, #45	; 0x2d
 800a454:	bfb8      	it	lt
 800a456:	4614      	movlt	r4, r2
 800a458:	2f46      	cmp	r7, #70	; 0x46
 800a45a:	700b      	strb	r3, [r1, #0]
 800a45c:	d004      	beq.n	800a468 <__cvt+0x40>
 800a45e:	2f45      	cmp	r7, #69	; 0x45
 800a460:	d100      	bne.n	800a464 <__cvt+0x3c>
 800a462:	3601      	adds	r6, #1
 800a464:	2102      	movs	r1, #2
 800a466:	e000      	b.n	800a46a <__cvt+0x42>
 800a468:	2103      	movs	r1, #3
 800a46a:	ab03      	add	r3, sp, #12
 800a46c:	9301      	str	r3, [sp, #4]
 800a46e:	ab02      	add	r3, sp, #8
 800a470:	9300      	str	r3, [sp, #0]
 800a472:	4632      	mov	r2, r6
 800a474:	4653      	mov	r3, sl
 800a476:	ec45 4b10 	vmov	d0, r4, r5
 800a47a:	f000 fced 	bl	800ae58 <_dtoa_r>
 800a47e:	2f47      	cmp	r7, #71	; 0x47
 800a480:	4680      	mov	r8, r0
 800a482:	d102      	bne.n	800a48a <__cvt+0x62>
 800a484:	f019 0f01 	tst.w	r9, #1
 800a488:	d026      	beq.n	800a4d8 <__cvt+0xb0>
 800a48a:	2f46      	cmp	r7, #70	; 0x46
 800a48c:	eb08 0906 	add.w	r9, r8, r6
 800a490:	d111      	bne.n	800a4b6 <__cvt+0x8e>
 800a492:	f898 3000 	ldrb.w	r3, [r8]
 800a496:	2b30      	cmp	r3, #48	; 0x30
 800a498:	d10a      	bne.n	800a4b0 <__cvt+0x88>
 800a49a:	2200      	movs	r2, #0
 800a49c:	2300      	movs	r3, #0
 800a49e:	4620      	mov	r0, r4
 800a4a0:	4629      	mov	r1, r5
 800a4a2:	f7f6 fb11 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4a6:	b918      	cbnz	r0, 800a4b0 <__cvt+0x88>
 800a4a8:	f1c6 0601 	rsb	r6, r6, #1
 800a4ac:	f8ca 6000 	str.w	r6, [sl]
 800a4b0:	f8da 3000 	ldr.w	r3, [sl]
 800a4b4:	4499      	add	r9, r3
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	4620      	mov	r0, r4
 800a4bc:	4629      	mov	r1, r5
 800a4be:	f7f6 fb03 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4c2:	b938      	cbnz	r0, 800a4d4 <__cvt+0xac>
 800a4c4:	2230      	movs	r2, #48	; 0x30
 800a4c6:	9b03      	ldr	r3, [sp, #12]
 800a4c8:	454b      	cmp	r3, r9
 800a4ca:	d205      	bcs.n	800a4d8 <__cvt+0xb0>
 800a4cc:	1c59      	adds	r1, r3, #1
 800a4ce:	9103      	str	r1, [sp, #12]
 800a4d0:	701a      	strb	r2, [r3, #0]
 800a4d2:	e7f8      	b.n	800a4c6 <__cvt+0x9e>
 800a4d4:	f8cd 900c 	str.w	r9, [sp, #12]
 800a4d8:	9b03      	ldr	r3, [sp, #12]
 800a4da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a4dc:	eba3 0308 	sub.w	r3, r3, r8
 800a4e0:	4640      	mov	r0, r8
 800a4e2:	6013      	str	r3, [r2, #0]
 800a4e4:	b004      	add	sp, #16
 800a4e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a4ea <__exponent>:
 800a4ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4ec:	2900      	cmp	r1, #0
 800a4ee:	4604      	mov	r4, r0
 800a4f0:	bfba      	itte	lt
 800a4f2:	4249      	neglt	r1, r1
 800a4f4:	232d      	movlt	r3, #45	; 0x2d
 800a4f6:	232b      	movge	r3, #43	; 0x2b
 800a4f8:	2909      	cmp	r1, #9
 800a4fa:	f804 2b02 	strb.w	r2, [r4], #2
 800a4fe:	7043      	strb	r3, [r0, #1]
 800a500:	dd20      	ble.n	800a544 <__exponent+0x5a>
 800a502:	f10d 0307 	add.w	r3, sp, #7
 800a506:	461f      	mov	r7, r3
 800a508:	260a      	movs	r6, #10
 800a50a:	fb91 f5f6 	sdiv	r5, r1, r6
 800a50e:	fb06 1115 	mls	r1, r6, r5, r1
 800a512:	3130      	adds	r1, #48	; 0x30
 800a514:	2d09      	cmp	r5, #9
 800a516:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a51a:	f103 32ff 	add.w	r2, r3, #4294967295
 800a51e:	4629      	mov	r1, r5
 800a520:	dc09      	bgt.n	800a536 <__exponent+0x4c>
 800a522:	3130      	adds	r1, #48	; 0x30
 800a524:	3b02      	subs	r3, #2
 800a526:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a52a:	42bb      	cmp	r3, r7
 800a52c:	4622      	mov	r2, r4
 800a52e:	d304      	bcc.n	800a53a <__exponent+0x50>
 800a530:	1a10      	subs	r0, r2, r0
 800a532:	b003      	add	sp, #12
 800a534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a536:	4613      	mov	r3, r2
 800a538:	e7e7      	b.n	800a50a <__exponent+0x20>
 800a53a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a53e:	f804 2b01 	strb.w	r2, [r4], #1
 800a542:	e7f2      	b.n	800a52a <__exponent+0x40>
 800a544:	2330      	movs	r3, #48	; 0x30
 800a546:	4419      	add	r1, r3
 800a548:	7083      	strb	r3, [r0, #2]
 800a54a:	1d02      	adds	r2, r0, #4
 800a54c:	70c1      	strb	r1, [r0, #3]
 800a54e:	e7ef      	b.n	800a530 <__exponent+0x46>

0800a550 <_printf_float>:
 800a550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a554:	b08d      	sub	sp, #52	; 0x34
 800a556:	460c      	mov	r4, r1
 800a558:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800a55c:	4616      	mov	r6, r2
 800a55e:	461f      	mov	r7, r3
 800a560:	4605      	mov	r5, r0
 800a562:	f001 fa31 	bl	800b9c8 <_localeconv_r>
 800a566:	6803      	ldr	r3, [r0, #0]
 800a568:	9304      	str	r3, [sp, #16]
 800a56a:	4618      	mov	r0, r3
 800a56c:	f7f5 fe30 	bl	80001d0 <strlen>
 800a570:	2300      	movs	r3, #0
 800a572:	930a      	str	r3, [sp, #40]	; 0x28
 800a574:	f8d8 3000 	ldr.w	r3, [r8]
 800a578:	9005      	str	r0, [sp, #20]
 800a57a:	3307      	adds	r3, #7
 800a57c:	f023 0307 	bic.w	r3, r3, #7
 800a580:	f103 0208 	add.w	r2, r3, #8
 800a584:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a588:	f8d4 b000 	ldr.w	fp, [r4]
 800a58c:	f8c8 2000 	str.w	r2, [r8]
 800a590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a594:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a598:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a59c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a5a0:	9307      	str	r3, [sp, #28]
 800a5a2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a5a6:	f04f 32ff 	mov.w	r2, #4294967295
 800a5aa:	4ba7      	ldr	r3, [pc, #668]	; (800a848 <_printf_float+0x2f8>)
 800a5ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a5b0:	f7f6 fabc 	bl	8000b2c <__aeabi_dcmpun>
 800a5b4:	bb70      	cbnz	r0, 800a614 <_printf_float+0xc4>
 800a5b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a5ba:	4ba3      	ldr	r3, [pc, #652]	; (800a848 <_printf_float+0x2f8>)
 800a5bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a5c0:	f7f6 fa96 	bl	8000af0 <__aeabi_dcmple>
 800a5c4:	bb30      	cbnz	r0, 800a614 <_printf_float+0xc4>
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	4640      	mov	r0, r8
 800a5cc:	4649      	mov	r1, r9
 800a5ce:	f7f6 fa85 	bl	8000adc <__aeabi_dcmplt>
 800a5d2:	b110      	cbz	r0, 800a5da <_printf_float+0x8a>
 800a5d4:	232d      	movs	r3, #45	; 0x2d
 800a5d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5da:	4a9c      	ldr	r2, [pc, #624]	; (800a84c <_printf_float+0x2fc>)
 800a5dc:	4b9c      	ldr	r3, [pc, #624]	; (800a850 <_printf_float+0x300>)
 800a5de:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a5e2:	bf8c      	ite	hi
 800a5e4:	4690      	movhi	r8, r2
 800a5e6:	4698      	movls	r8, r3
 800a5e8:	2303      	movs	r3, #3
 800a5ea:	f02b 0204 	bic.w	r2, fp, #4
 800a5ee:	6123      	str	r3, [r4, #16]
 800a5f0:	6022      	str	r2, [r4, #0]
 800a5f2:	f04f 0900 	mov.w	r9, #0
 800a5f6:	9700      	str	r7, [sp, #0]
 800a5f8:	4633      	mov	r3, r6
 800a5fa:	aa0b      	add	r2, sp, #44	; 0x2c
 800a5fc:	4621      	mov	r1, r4
 800a5fe:	4628      	mov	r0, r5
 800a600:	f000 f9e6 	bl	800a9d0 <_printf_common>
 800a604:	3001      	adds	r0, #1
 800a606:	f040 808d 	bne.w	800a724 <_printf_float+0x1d4>
 800a60a:	f04f 30ff 	mov.w	r0, #4294967295
 800a60e:	b00d      	add	sp, #52	; 0x34
 800a610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a614:	4642      	mov	r2, r8
 800a616:	464b      	mov	r3, r9
 800a618:	4640      	mov	r0, r8
 800a61a:	4649      	mov	r1, r9
 800a61c:	f7f6 fa86 	bl	8000b2c <__aeabi_dcmpun>
 800a620:	b110      	cbz	r0, 800a628 <_printf_float+0xd8>
 800a622:	4a8c      	ldr	r2, [pc, #560]	; (800a854 <_printf_float+0x304>)
 800a624:	4b8c      	ldr	r3, [pc, #560]	; (800a858 <_printf_float+0x308>)
 800a626:	e7da      	b.n	800a5de <_printf_float+0x8e>
 800a628:	6861      	ldr	r1, [r4, #4]
 800a62a:	1c4b      	adds	r3, r1, #1
 800a62c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800a630:	a80a      	add	r0, sp, #40	; 0x28
 800a632:	d13e      	bne.n	800a6b2 <_printf_float+0x162>
 800a634:	2306      	movs	r3, #6
 800a636:	6063      	str	r3, [r4, #4]
 800a638:	2300      	movs	r3, #0
 800a63a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a63e:	ab09      	add	r3, sp, #36	; 0x24
 800a640:	9300      	str	r3, [sp, #0]
 800a642:	ec49 8b10 	vmov	d0, r8, r9
 800a646:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a64a:	6022      	str	r2, [r4, #0]
 800a64c:	f8cd a004 	str.w	sl, [sp, #4]
 800a650:	6861      	ldr	r1, [r4, #4]
 800a652:	4628      	mov	r0, r5
 800a654:	f7ff fee8 	bl	800a428 <__cvt>
 800a658:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800a65c:	2b47      	cmp	r3, #71	; 0x47
 800a65e:	4680      	mov	r8, r0
 800a660:	d109      	bne.n	800a676 <_printf_float+0x126>
 800a662:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a664:	1cd8      	adds	r0, r3, #3
 800a666:	db02      	blt.n	800a66e <_printf_float+0x11e>
 800a668:	6862      	ldr	r2, [r4, #4]
 800a66a:	4293      	cmp	r3, r2
 800a66c:	dd47      	ble.n	800a6fe <_printf_float+0x1ae>
 800a66e:	f1aa 0a02 	sub.w	sl, sl, #2
 800a672:	fa5f fa8a 	uxtb.w	sl, sl
 800a676:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a67a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a67c:	d824      	bhi.n	800a6c8 <_printf_float+0x178>
 800a67e:	3901      	subs	r1, #1
 800a680:	4652      	mov	r2, sl
 800a682:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a686:	9109      	str	r1, [sp, #36]	; 0x24
 800a688:	f7ff ff2f 	bl	800a4ea <__exponent>
 800a68c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a68e:	1813      	adds	r3, r2, r0
 800a690:	2a01      	cmp	r2, #1
 800a692:	4681      	mov	r9, r0
 800a694:	6123      	str	r3, [r4, #16]
 800a696:	dc02      	bgt.n	800a69e <_printf_float+0x14e>
 800a698:	6822      	ldr	r2, [r4, #0]
 800a69a:	07d1      	lsls	r1, r2, #31
 800a69c:	d501      	bpl.n	800a6a2 <_printf_float+0x152>
 800a69e:	3301      	adds	r3, #1
 800a6a0:	6123      	str	r3, [r4, #16]
 800a6a2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d0a5      	beq.n	800a5f6 <_printf_float+0xa6>
 800a6aa:	232d      	movs	r3, #45	; 0x2d
 800a6ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a6b0:	e7a1      	b.n	800a5f6 <_printf_float+0xa6>
 800a6b2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800a6b6:	f000 8177 	beq.w	800a9a8 <_printf_float+0x458>
 800a6ba:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a6be:	d1bb      	bne.n	800a638 <_printf_float+0xe8>
 800a6c0:	2900      	cmp	r1, #0
 800a6c2:	d1b9      	bne.n	800a638 <_printf_float+0xe8>
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	e7b6      	b.n	800a636 <_printf_float+0xe6>
 800a6c8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800a6cc:	d119      	bne.n	800a702 <_printf_float+0x1b2>
 800a6ce:	2900      	cmp	r1, #0
 800a6d0:	6863      	ldr	r3, [r4, #4]
 800a6d2:	dd0c      	ble.n	800a6ee <_printf_float+0x19e>
 800a6d4:	6121      	str	r1, [r4, #16]
 800a6d6:	b913      	cbnz	r3, 800a6de <_printf_float+0x18e>
 800a6d8:	6822      	ldr	r2, [r4, #0]
 800a6da:	07d2      	lsls	r2, r2, #31
 800a6dc:	d502      	bpl.n	800a6e4 <_printf_float+0x194>
 800a6de:	3301      	adds	r3, #1
 800a6e0:	440b      	add	r3, r1
 800a6e2:	6123      	str	r3, [r4, #16]
 800a6e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6e6:	65a3      	str	r3, [r4, #88]	; 0x58
 800a6e8:	f04f 0900 	mov.w	r9, #0
 800a6ec:	e7d9      	b.n	800a6a2 <_printf_float+0x152>
 800a6ee:	b913      	cbnz	r3, 800a6f6 <_printf_float+0x1a6>
 800a6f0:	6822      	ldr	r2, [r4, #0]
 800a6f2:	07d0      	lsls	r0, r2, #31
 800a6f4:	d501      	bpl.n	800a6fa <_printf_float+0x1aa>
 800a6f6:	3302      	adds	r3, #2
 800a6f8:	e7f3      	b.n	800a6e2 <_printf_float+0x192>
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	e7f1      	b.n	800a6e2 <_printf_float+0x192>
 800a6fe:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800a702:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a706:	4293      	cmp	r3, r2
 800a708:	db05      	blt.n	800a716 <_printf_float+0x1c6>
 800a70a:	6822      	ldr	r2, [r4, #0]
 800a70c:	6123      	str	r3, [r4, #16]
 800a70e:	07d1      	lsls	r1, r2, #31
 800a710:	d5e8      	bpl.n	800a6e4 <_printf_float+0x194>
 800a712:	3301      	adds	r3, #1
 800a714:	e7e5      	b.n	800a6e2 <_printf_float+0x192>
 800a716:	2b00      	cmp	r3, #0
 800a718:	bfd4      	ite	le
 800a71a:	f1c3 0302 	rsble	r3, r3, #2
 800a71e:	2301      	movgt	r3, #1
 800a720:	4413      	add	r3, r2
 800a722:	e7de      	b.n	800a6e2 <_printf_float+0x192>
 800a724:	6823      	ldr	r3, [r4, #0]
 800a726:	055a      	lsls	r2, r3, #21
 800a728:	d407      	bmi.n	800a73a <_printf_float+0x1ea>
 800a72a:	6923      	ldr	r3, [r4, #16]
 800a72c:	4642      	mov	r2, r8
 800a72e:	4631      	mov	r1, r6
 800a730:	4628      	mov	r0, r5
 800a732:	47b8      	blx	r7
 800a734:	3001      	adds	r0, #1
 800a736:	d12b      	bne.n	800a790 <_printf_float+0x240>
 800a738:	e767      	b.n	800a60a <_printf_float+0xba>
 800a73a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a73e:	f240 80dc 	bls.w	800a8fa <_printf_float+0x3aa>
 800a742:	2200      	movs	r2, #0
 800a744:	2300      	movs	r3, #0
 800a746:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a74a:	f7f6 f9bd 	bl	8000ac8 <__aeabi_dcmpeq>
 800a74e:	2800      	cmp	r0, #0
 800a750:	d033      	beq.n	800a7ba <_printf_float+0x26a>
 800a752:	2301      	movs	r3, #1
 800a754:	4a41      	ldr	r2, [pc, #260]	; (800a85c <_printf_float+0x30c>)
 800a756:	4631      	mov	r1, r6
 800a758:	4628      	mov	r0, r5
 800a75a:	47b8      	blx	r7
 800a75c:	3001      	adds	r0, #1
 800a75e:	f43f af54 	beq.w	800a60a <_printf_float+0xba>
 800a762:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a766:	429a      	cmp	r2, r3
 800a768:	db02      	blt.n	800a770 <_printf_float+0x220>
 800a76a:	6823      	ldr	r3, [r4, #0]
 800a76c:	07d8      	lsls	r0, r3, #31
 800a76e:	d50f      	bpl.n	800a790 <_printf_float+0x240>
 800a770:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a774:	4631      	mov	r1, r6
 800a776:	4628      	mov	r0, r5
 800a778:	47b8      	blx	r7
 800a77a:	3001      	adds	r0, #1
 800a77c:	f43f af45 	beq.w	800a60a <_printf_float+0xba>
 800a780:	f04f 0800 	mov.w	r8, #0
 800a784:	f104 091a 	add.w	r9, r4, #26
 800a788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a78a:	3b01      	subs	r3, #1
 800a78c:	4543      	cmp	r3, r8
 800a78e:	dc09      	bgt.n	800a7a4 <_printf_float+0x254>
 800a790:	6823      	ldr	r3, [r4, #0]
 800a792:	079b      	lsls	r3, r3, #30
 800a794:	f100 8103 	bmi.w	800a99e <_printf_float+0x44e>
 800a798:	68e0      	ldr	r0, [r4, #12]
 800a79a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a79c:	4298      	cmp	r0, r3
 800a79e:	bfb8      	it	lt
 800a7a0:	4618      	movlt	r0, r3
 800a7a2:	e734      	b.n	800a60e <_printf_float+0xbe>
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	464a      	mov	r2, r9
 800a7a8:	4631      	mov	r1, r6
 800a7aa:	4628      	mov	r0, r5
 800a7ac:	47b8      	blx	r7
 800a7ae:	3001      	adds	r0, #1
 800a7b0:	f43f af2b 	beq.w	800a60a <_printf_float+0xba>
 800a7b4:	f108 0801 	add.w	r8, r8, #1
 800a7b8:	e7e6      	b.n	800a788 <_printf_float+0x238>
 800a7ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	dc2b      	bgt.n	800a818 <_printf_float+0x2c8>
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	4a26      	ldr	r2, [pc, #152]	; (800a85c <_printf_float+0x30c>)
 800a7c4:	4631      	mov	r1, r6
 800a7c6:	4628      	mov	r0, r5
 800a7c8:	47b8      	blx	r7
 800a7ca:	3001      	adds	r0, #1
 800a7cc:	f43f af1d 	beq.w	800a60a <_printf_float+0xba>
 800a7d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7d2:	b923      	cbnz	r3, 800a7de <_printf_float+0x28e>
 800a7d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7d6:	b913      	cbnz	r3, 800a7de <_printf_float+0x28e>
 800a7d8:	6823      	ldr	r3, [r4, #0]
 800a7da:	07d9      	lsls	r1, r3, #31
 800a7dc:	d5d8      	bpl.n	800a790 <_printf_float+0x240>
 800a7de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7e2:	4631      	mov	r1, r6
 800a7e4:	4628      	mov	r0, r5
 800a7e6:	47b8      	blx	r7
 800a7e8:	3001      	adds	r0, #1
 800a7ea:	f43f af0e 	beq.w	800a60a <_printf_float+0xba>
 800a7ee:	f04f 0900 	mov.w	r9, #0
 800a7f2:	f104 0a1a 	add.w	sl, r4, #26
 800a7f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7f8:	425b      	negs	r3, r3
 800a7fa:	454b      	cmp	r3, r9
 800a7fc:	dc01      	bgt.n	800a802 <_printf_float+0x2b2>
 800a7fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a800:	e794      	b.n	800a72c <_printf_float+0x1dc>
 800a802:	2301      	movs	r3, #1
 800a804:	4652      	mov	r2, sl
 800a806:	4631      	mov	r1, r6
 800a808:	4628      	mov	r0, r5
 800a80a:	47b8      	blx	r7
 800a80c:	3001      	adds	r0, #1
 800a80e:	f43f aefc 	beq.w	800a60a <_printf_float+0xba>
 800a812:	f109 0901 	add.w	r9, r9, #1
 800a816:	e7ee      	b.n	800a7f6 <_printf_float+0x2a6>
 800a818:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a81a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a81c:	429a      	cmp	r2, r3
 800a81e:	bfa8      	it	ge
 800a820:	461a      	movge	r2, r3
 800a822:	2a00      	cmp	r2, #0
 800a824:	4691      	mov	r9, r2
 800a826:	dd07      	ble.n	800a838 <_printf_float+0x2e8>
 800a828:	4613      	mov	r3, r2
 800a82a:	4631      	mov	r1, r6
 800a82c:	4642      	mov	r2, r8
 800a82e:	4628      	mov	r0, r5
 800a830:	47b8      	blx	r7
 800a832:	3001      	adds	r0, #1
 800a834:	f43f aee9 	beq.w	800a60a <_printf_float+0xba>
 800a838:	f104 031a 	add.w	r3, r4, #26
 800a83c:	f04f 0b00 	mov.w	fp, #0
 800a840:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a844:	9306      	str	r3, [sp, #24]
 800a846:	e015      	b.n	800a874 <_printf_float+0x324>
 800a848:	7fefffff 	.word	0x7fefffff
 800a84c:	0800c3dc 	.word	0x0800c3dc
 800a850:	0800c3d8 	.word	0x0800c3d8
 800a854:	0800c3e4 	.word	0x0800c3e4
 800a858:	0800c3e0 	.word	0x0800c3e0
 800a85c:	0800c3e8 	.word	0x0800c3e8
 800a860:	2301      	movs	r3, #1
 800a862:	9a06      	ldr	r2, [sp, #24]
 800a864:	4631      	mov	r1, r6
 800a866:	4628      	mov	r0, r5
 800a868:	47b8      	blx	r7
 800a86a:	3001      	adds	r0, #1
 800a86c:	f43f aecd 	beq.w	800a60a <_printf_float+0xba>
 800a870:	f10b 0b01 	add.w	fp, fp, #1
 800a874:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a878:	ebaa 0309 	sub.w	r3, sl, r9
 800a87c:	455b      	cmp	r3, fp
 800a87e:	dcef      	bgt.n	800a860 <_printf_float+0x310>
 800a880:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a884:	429a      	cmp	r2, r3
 800a886:	44d0      	add	r8, sl
 800a888:	db15      	blt.n	800a8b6 <_printf_float+0x366>
 800a88a:	6823      	ldr	r3, [r4, #0]
 800a88c:	07da      	lsls	r2, r3, #31
 800a88e:	d412      	bmi.n	800a8b6 <_printf_float+0x366>
 800a890:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a892:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a894:	eba3 020a 	sub.w	r2, r3, sl
 800a898:	eba3 0a01 	sub.w	sl, r3, r1
 800a89c:	4592      	cmp	sl, r2
 800a89e:	bfa8      	it	ge
 800a8a0:	4692      	movge	sl, r2
 800a8a2:	f1ba 0f00 	cmp.w	sl, #0
 800a8a6:	dc0e      	bgt.n	800a8c6 <_printf_float+0x376>
 800a8a8:	f04f 0800 	mov.w	r8, #0
 800a8ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a8b0:	f104 091a 	add.w	r9, r4, #26
 800a8b4:	e019      	b.n	800a8ea <_printf_float+0x39a>
 800a8b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8ba:	4631      	mov	r1, r6
 800a8bc:	4628      	mov	r0, r5
 800a8be:	47b8      	blx	r7
 800a8c0:	3001      	adds	r0, #1
 800a8c2:	d1e5      	bne.n	800a890 <_printf_float+0x340>
 800a8c4:	e6a1      	b.n	800a60a <_printf_float+0xba>
 800a8c6:	4653      	mov	r3, sl
 800a8c8:	4642      	mov	r2, r8
 800a8ca:	4631      	mov	r1, r6
 800a8cc:	4628      	mov	r0, r5
 800a8ce:	47b8      	blx	r7
 800a8d0:	3001      	adds	r0, #1
 800a8d2:	d1e9      	bne.n	800a8a8 <_printf_float+0x358>
 800a8d4:	e699      	b.n	800a60a <_printf_float+0xba>
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	464a      	mov	r2, r9
 800a8da:	4631      	mov	r1, r6
 800a8dc:	4628      	mov	r0, r5
 800a8de:	47b8      	blx	r7
 800a8e0:	3001      	adds	r0, #1
 800a8e2:	f43f ae92 	beq.w	800a60a <_printf_float+0xba>
 800a8e6:	f108 0801 	add.w	r8, r8, #1
 800a8ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a8ee:	1a9b      	subs	r3, r3, r2
 800a8f0:	eba3 030a 	sub.w	r3, r3, sl
 800a8f4:	4543      	cmp	r3, r8
 800a8f6:	dcee      	bgt.n	800a8d6 <_printf_float+0x386>
 800a8f8:	e74a      	b.n	800a790 <_printf_float+0x240>
 800a8fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8fc:	2a01      	cmp	r2, #1
 800a8fe:	dc01      	bgt.n	800a904 <_printf_float+0x3b4>
 800a900:	07db      	lsls	r3, r3, #31
 800a902:	d53a      	bpl.n	800a97a <_printf_float+0x42a>
 800a904:	2301      	movs	r3, #1
 800a906:	4642      	mov	r2, r8
 800a908:	4631      	mov	r1, r6
 800a90a:	4628      	mov	r0, r5
 800a90c:	47b8      	blx	r7
 800a90e:	3001      	adds	r0, #1
 800a910:	f43f ae7b 	beq.w	800a60a <_printf_float+0xba>
 800a914:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a918:	4631      	mov	r1, r6
 800a91a:	4628      	mov	r0, r5
 800a91c:	47b8      	blx	r7
 800a91e:	3001      	adds	r0, #1
 800a920:	f108 0801 	add.w	r8, r8, #1
 800a924:	f43f ae71 	beq.w	800a60a <_printf_float+0xba>
 800a928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a92a:	2200      	movs	r2, #0
 800a92c:	f103 3aff 	add.w	sl, r3, #4294967295
 800a930:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a934:	2300      	movs	r3, #0
 800a936:	f7f6 f8c7 	bl	8000ac8 <__aeabi_dcmpeq>
 800a93a:	b9c8      	cbnz	r0, 800a970 <_printf_float+0x420>
 800a93c:	4653      	mov	r3, sl
 800a93e:	4642      	mov	r2, r8
 800a940:	4631      	mov	r1, r6
 800a942:	4628      	mov	r0, r5
 800a944:	47b8      	blx	r7
 800a946:	3001      	adds	r0, #1
 800a948:	d10e      	bne.n	800a968 <_printf_float+0x418>
 800a94a:	e65e      	b.n	800a60a <_printf_float+0xba>
 800a94c:	2301      	movs	r3, #1
 800a94e:	4652      	mov	r2, sl
 800a950:	4631      	mov	r1, r6
 800a952:	4628      	mov	r0, r5
 800a954:	47b8      	blx	r7
 800a956:	3001      	adds	r0, #1
 800a958:	f43f ae57 	beq.w	800a60a <_printf_float+0xba>
 800a95c:	f108 0801 	add.w	r8, r8, #1
 800a960:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a962:	3b01      	subs	r3, #1
 800a964:	4543      	cmp	r3, r8
 800a966:	dcf1      	bgt.n	800a94c <_printf_float+0x3fc>
 800a968:	464b      	mov	r3, r9
 800a96a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a96e:	e6de      	b.n	800a72e <_printf_float+0x1de>
 800a970:	f04f 0800 	mov.w	r8, #0
 800a974:	f104 0a1a 	add.w	sl, r4, #26
 800a978:	e7f2      	b.n	800a960 <_printf_float+0x410>
 800a97a:	2301      	movs	r3, #1
 800a97c:	e7df      	b.n	800a93e <_printf_float+0x3ee>
 800a97e:	2301      	movs	r3, #1
 800a980:	464a      	mov	r2, r9
 800a982:	4631      	mov	r1, r6
 800a984:	4628      	mov	r0, r5
 800a986:	47b8      	blx	r7
 800a988:	3001      	adds	r0, #1
 800a98a:	f43f ae3e 	beq.w	800a60a <_printf_float+0xba>
 800a98e:	f108 0801 	add.w	r8, r8, #1
 800a992:	68e3      	ldr	r3, [r4, #12]
 800a994:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a996:	1a9b      	subs	r3, r3, r2
 800a998:	4543      	cmp	r3, r8
 800a99a:	dcf0      	bgt.n	800a97e <_printf_float+0x42e>
 800a99c:	e6fc      	b.n	800a798 <_printf_float+0x248>
 800a99e:	f04f 0800 	mov.w	r8, #0
 800a9a2:	f104 0919 	add.w	r9, r4, #25
 800a9a6:	e7f4      	b.n	800a992 <_printf_float+0x442>
 800a9a8:	2900      	cmp	r1, #0
 800a9aa:	f43f ae8b 	beq.w	800a6c4 <_printf_float+0x174>
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a9b4:	ab09      	add	r3, sp, #36	; 0x24
 800a9b6:	9300      	str	r3, [sp, #0]
 800a9b8:	ec49 8b10 	vmov	d0, r8, r9
 800a9bc:	6022      	str	r2, [r4, #0]
 800a9be:	f8cd a004 	str.w	sl, [sp, #4]
 800a9c2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a9c6:	4628      	mov	r0, r5
 800a9c8:	f7ff fd2e 	bl	800a428 <__cvt>
 800a9cc:	4680      	mov	r8, r0
 800a9ce:	e648      	b.n	800a662 <_printf_float+0x112>

0800a9d0 <_printf_common>:
 800a9d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9d4:	4691      	mov	r9, r2
 800a9d6:	461f      	mov	r7, r3
 800a9d8:	688a      	ldr	r2, [r1, #8]
 800a9da:	690b      	ldr	r3, [r1, #16]
 800a9dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	bfb8      	it	lt
 800a9e4:	4613      	movlt	r3, r2
 800a9e6:	f8c9 3000 	str.w	r3, [r9]
 800a9ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a9ee:	4606      	mov	r6, r0
 800a9f0:	460c      	mov	r4, r1
 800a9f2:	b112      	cbz	r2, 800a9fa <_printf_common+0x2a>
 800a9f4:	3301      	adds	r3, #1
 800a9f6:	f8c9 3000 	str.w	r3, [r9]
 800a9fa:	6823      	ldr	r3, [r4, #0]
 800a9fc:	0699      	lsls	r1, r3, #26
 800a9fe:	bf42      	ittt	mi
 800aa00:	f8d9 3000 	ldrmi.w	r3, [r9]
 800aa04:	3302      	addmi	r3, #2
 800aa06:	f8c9 3000 	strmi.w	r3, [r9]
 800aa0a:	6825      	ldr	r5, [r4, #0]
 800aa0c:	f015 0506 	ands.w	r5, r5, #6
 800aa10:	d107      	bne.n	800aa22 <_printf_common+0x52>
 800aa12:	f104 0a19 	add.w	sl, r4, #25
 800aa16:	68e3      	ldr	r3, [r4, #12]
 800aa18:	f8d9 2000 	ldr.w	r2, [r9]
 800aa1c:	1a9b      	subs	r3, r3, r2
 800aa1e:	42ab      	cmp	r3, r5
 800aa20:	dc28      	bgt.n	800aa74 <_printf_common+0xa4>
 800aa22:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800aa26:	6822      	ldr	r2, [r4, #0]
 800aa28:	3300      	adds	r3, #0
 800aa2a:	bf18      	it	ne
 800aa2c:	2301      	movne	r3, #1
 800aa2e:	0692      	lsls	r2, r2, #26
 800aa30:	d42d      	bmi.n	800aa8e <_printf_common+0xbe>
 800aa32:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aa36:	4639      	mov	r1, r7
 800aa38:	4630      	mov	r0, r6
 800aa3a:	47c0      	blx	r8
 800aa3c:	3001      	adds	r0, #1
 800aa3e:	d020      	beq.n	800aa82 <_printf_common+0xb2>
 800aa40:	6823      	ldr	r3, [r4, #0]
 800aa42:	68e5      	ldr	r5, [r4, #12]
 800aa44:	f8d9 2000 	ldr.w	r2, [r9]
 800aa48:	f003 0306 	and.w	r3, r3, #6
 800aa4c:	2b04      	cmp	r3, #4
 800aa4e:	bf08      	it	eq
 800aa50:	1aad      	subeq	r5, r5, r2
 800aa52:	68a3      	ldr	r3, [r4, #8]
 800aa54:	6922      	ldr	r2, [r4, #16]
 800aa56:	bf0c      	ite	eq
 800aa58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa5c:	2500      	movne	r5, #0
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	bfc4      	itt	gt
 800aa62:	1a9b      	subgt	r3, r3, r2
 800aa64:	18ed      	addgt	r5, r5, r3
 800aa66:	f04f 0900 	mov.w	r9, #0
 800aa6a:	341a      	adds	r4, #26
 800aa6c:	454d      	cmp	r5, r9
 800aa6e:	d11a      	bne.n	800aaa6 <_printf_common+0xd6>
 800aa70:	2000      	movs	r0, #0
 800aa72:	e008      	b.n	800aa86 <_printf_common+0xb6>
 800aa74:	2301      	movs	r3, #1
 800aa76:	4652      	mov	r2, sl
 800aa78:	4639      	mov	r1, r7
 800aa7a:	4630      	mov	r0, r6
 800aa7c:	47c0      	blx	r8
 800aa7e:	3001      	adds	r0, #1
 800aa80:	d103      	bne.n	800aa8a <_printf_common+0xba>
 800aa82:	f04f 30ff 	mov.w	r0, #4294967295
 800aa86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa8a:	3501      	adds	r5, #1
 800aa8c:	e7c3      	b.n	800aa16 <_printf_common+0x46>
 800aa8e:	18e1      	adds	r1, r4, r3
 800aa90:	1c5a      	adds	r2, r3, #1
 800aa92:	2030      	movs	r0, #48	; 0x30
 800aa94:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aa98:	4422      	add	r2, r4
 800aa9a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aa9e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aaa2:	3302      	adds	r3, #2
 800aaa4:	e7c5      	b.n	800aa32 <_printf_common+0x62>
 800aaa6:	2301      	movs	r3, #1
 800aaa8:	4622      	mov	r2, r4
 800aaaa:	4639      	mov	r1, r7
 800aaac:	4630      	mov	r0, r6
 800aaae:	47c0      	blx	r8
 800aab0:	3001      	adds	r0, #1
 800aab2:	d0e6      	beq.n	800aa82 <_printf_common+0xb2>
 800aab4:	f109 0901 	add.w	r9, r9, #1
 800aab8:	e7d8      	b.n	800aa6c <_printf_common+0x9c>
	...

0800aabc <_printf_i>:
 800aabc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aac0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800aac4:	460c      	mov	r4, r1
 800aac6:	7e09      	ldrb	r1, [r1, #24]
 800aac8:	b085      	sub	sp, #20
 800aaca:	296e      	cmp	r1, #110	; 0x6e
 800aacc:	4617      	mov	r7, r2
 800aace:	4606      	mov	r6, r0
 800aad0:	4698      	mov	r8, r3
 800aad2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aad4:	f000 80b3 	beq.w	800ac3e <_printf_i+0x182>
 800aad8:	d822      	bhi.n	800ab20 <_printf_i+0x64>
 800aada:	2963      	cmp	r1, #99	; 0x63
 800aadc:	d036      	beq.n	800ab4c <_printf_i+0x90>
 800aade:	d80a      	bhi.n	800aaf6 <_printf_i+0x3a>
 800aae0:	2900      	cmp	r1, #0
 800aae2:	f000 80b9 	beq.w	800ac58 <_printf_i+0x19c>
 800aae6:	2958      	cmp	r1, #88	; 0x58
 800aae8:	f000 8083 	beq.w	800abf2 <_printf_i+0x136>
 800aaec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aaf0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800aaf4:	e032      	b.n	800ab5c <_printf_i+0xa0>
 800aaf6:	2964      	cmp	r1, #100	; 0x64
 800aaf8:	d001      	beq.n	800aafe <_printf_i+0x42>
 800aafa:	2969      	cmp	r1, #105	; 0x69
 800aafc:	d1f6      	bne.n	800aaec <_printf_i+0x30>
 800aafe:	6820      	ldr	r0, [r4, #0]
 800ab00:	6813      	ldr	r3, [r2, #0]
 800ab02:	0605      	lsls	r5, r0, #24
 800ab04:	f103 0104 	add.w	r1, r3, #4
 800ab08:	d52a      	bpl.n	800ab60 <_printf_i+0xa4>
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	6011      	str	r1, [r2, #0]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	da03      	bge.n	800ab1a <_printf_i+0x5e>
 800ab12:	222d      	movs	r2, #45	; 0x2d
 800ab14:	425b      	negs	r3, r3
 800ab16:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ab1a:	486f      	ldr	r0, [pc, #444]	; (800acd8 <_printf_i+0x21c>)
 800ab1c:	220a      	movs	r2, #10
 800ab1e:	e039      	b.n	800ab94 <_printf_i+0xd8>
 800ab20:	2973      	cmp	r1, #115	; 0x73
 800ab22:	f000 809d 	beq.w	800ac60 <_printf_i+0x1a4>
 800ab26:	d808      	bhi.n	800ab3a <_printf_i+0x7e>
 800ab28:	296f      	cmp	r1, #111	; 0x6f
 800ab2a:	d020      	beq.n	800ab6e <_printf_i+0xb2>
 800ab2c:	2970      	cmp	r1, #112	; 0x70
 800ab2e:	d1dd      	bne.n	800aaec <_printf_i+0x30>
 800ab30:	6823      	ldr	r3, [r4, #0]
 800ab32:	f043 0320 	orr.w	r3, r3, #32
 800ab36:	6023      	str	r3, [r4, #0]
 800ab38:	e003      	b.n	800ab42 <_printf_i+0x86>
 800ab3a:	2975      	cmp	r1, #117	; 0x75
 800ab3c:	d017      	beq.n	800ab6e <_printf_i+0xb2>
 800ab3e:	2978      	cmp	r1, #120	; 0x78
 800ab40:	d1d4      	bne.n	800aaec <_printf_i+0x30>
 800ab42:	2378      	movs	r3, #120	; 0x78
 800ab44:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ab48:	4864      	ldr	r0, [pc, #400]	; (800acdc <_printf_i+0x220>)
 800ab4a:	e055      	b.n	800abf8 <_printf_i+0x13c>
 800ab4c:	6813      	ldr	r3, [r2, #0]
 800ab4e:	1d19      	adds	r1, r3, #4
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	6011      	str	r1, [r2, #0]
 800ab54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ab5c:	2301      	movs	r3, #1
 800ab5e:	e08c      	b.n	800ac7a <_printf_i+0x1be>
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	6011      	str	r1, [r2, #0]
 800ab64:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ab68:	bf18      	it	ne
 800ab6a:	b21b      	sxthne	r3, r3
 800ab6c:	e7cf      	b.n	800ab0e <_printf_i+0x52>
 800ab6e:	6813      	ldr	r3, [r2, #0]
 800ab70:	6825      	ldr	r5, [r4, #0]
 800ab72:	1d18      	adds	r0, r3, #4
 800ab74:	6010      	str	r0, [r2, #0]
 800ab76:	0628      	lsls	r0, r5, #24
 800ab78:	d501      	bpl.n	800ab7e <_printf_i+0xc2>
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	e002      	b.n	800ab84 <_printf_i+0xc8>
 800ab7e:	0668      	lsls	r0, r5, #25
 800ab80:	d5fb      	bpl.n	800ab7a <_printf_i+0xbe>
 800ab82:	881b      	ldrh	r3, [r3, #0]
 800ab84:	4854      	ldr	r0, [pc, #336]	; (800acd8 <_printf_i+0x21c>)
 800ab86:	296f      	cmp	r1, #111	; 0x6f
 800ab88:	bf14      	ite	ne
 800ab8a:	220a      	movne	r2, #10
 800ab8c:	2208      	moveq	r2, #8
 800ab8e:	2100      	movs	r1, #0
 800ab90:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ab94:	6865      	ldr	r5, [r4, #4]
 800ab96:	60a5      	str	r5, [r4, #8]
 800ab98:	2d00      	cmp	r5, #0
 800ab9a:	f2c0 8095 	blt.w	800acc8 <_printf_i+0x20c>
 800ab9e:	6821      	ldr	r1, [r4, #0]
 800aba0:	f021 0104 	bic.w	r1, r1, #4
 800aba4:	6021      	str	r1, [r4, #0]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d13d      	bne.n	800ac26 <_printf_i+0x16a>
 800abaa:	2d00      	cmp	r5, #0
 800abac:	f040 808e 	bne.w	800accc <_printf_i+0x210>
 800abb0:	4665      	mov	r5, ip
 800abb2:	2a08      	cmp	r2, #8
 800abb4:	d10b      	bne.n	800abce <_printf_i+0x112>
 800abb6:	6823      	ldr	r3, [r4, #0]
 800abb8:	07db      	lsls	r3, r3, #31
 800abba:	d508      	bpl.n	800abce <_printf_i+0x112>
 800abbc:	6923      	ldr	r3, [r4, #16]
 800abbe:	6862      	ldr	r2, [r4, #4]
 800abc0:	429a      	cmp	r2, r3
 800abc2:	bfde      	ittt	le
 800abc4:	2330      	movle	r3, #48	; 0x30
 800abc6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800abca:	f105 35ff 	addle.w	r5, r5, #4294967295
 800abce:	ebac 0305 	sub.w	r3, ip, r5
 800abd2:	6123      	str	r3, [r4, #16]
 800abd4:	f8cd 8000 	str.w	r8, [sp]
 800abd8:	463b      	mov	r3, r7
 800abda:	aa03      	add	r2, sp, #12
 800abdc:	4621      	mov	r1, r4
 800abde:	4630      	mov	r0, r6
 800abe0:	f7ff fef6 	bl	800a9d0 <_printf_common>
 800abe4:	3001      	adds	r0, #1
 800abe6:	d14d      	bne.n	800ac84 <_printf_i+0x1c8>
 800abe8:	f04f 30ff 	mov.w	r0, #4294967295
 800abec:	b005      	add	sp, #20
 800abee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800abf2:	4839      	ldr	r0, [pc, #228]	; (800acd8 <_printf_i+0x21c>)
 800abf4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800abf8:	6813      	ldr	r3, [r2, #0]
 800abfa:	6821      	ldr	r1, [r4, #0]
 800abfc:	1d1d      	adds	r5, r3, #4
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	6015      	str	r5, [r2, #0]
 800ac02:	060a      	lsls	r2, r1, #24
 800ac04:	d50b      	bpl.n	800ac1e <_printf_i+0x162>
 800ac06:	07ca      	lsls	r2, r1, #31
 800ac08:	bf44      	itt	mi
 800ac0a:	f041 0120 	orrmi.w	r1, r1, #32
 800ac0e:	6021      	strmi	r1, [r4, #0]
 800ac10:	b91b      	cbnz	r3, 800ac1a <_printf_i+0x15e>
 800ac12:	6822      	ldr	r2, [r4, #0]
 800ac14:	f022 0220 	bic.w	r2, r2, #32
 800ac18:	6022      	str	r2, [r4, #0]
 800ac1a:	2210      	movs	r2, #16
 800ac1c:	e7b7      	b.n	800ab8e <_printf_i+0xd2>
 800ac1e:	064d      	lsls	r5, r1, #25
 800ac20:	bf48      	it	mi
 800ac22:	b29b      	uxthmi	r3, r3
 800ac24:	e7ef      	b.n	800ac06 <_printf_i+0x14a>
 800ac26:	4665      	mov	r5, ip
 800ac28:	fbb3 f1f2 	udiv	r1, r3, r2
 800ac2c:	fb02 3311 	mls	r3, r2, r1, r3
 800ac30:	5cc3      	ldrb	r3, [r0, r3]
 800ac32:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ac36:	460b      	mov	r3, r1
 800ac38:	2900      	cmp	r1, #0
 800ac3a:	d1f5      	bne.n	800ac28 <_printf_i+0x16c>
 800ac3c:	e7b9      	b.n	800abb2 <_printf_i+0xf6>
 800ac3e:	6813      	ldr	r3, [r2, #0]
 800ac40:	6825      	ldr	r5, [r4, #0]
 800ac42:	6961      	ldr	r1, [r4, #20]
 800ac44:	1d18      	adds	r0, r3, #4
 800ac46:	6010      	str	r0, [r2, #0]
 800ac48:	0628      	lsls	r0, r5, #24
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	d501      	bpl.n	800ac52 <_printf_i+0x196>
 800ac4e:	6019      	str	r1, [r3, #0]
 800ac50:	e002      	b.n	800ac58 <_printf_i+0x19c>
 800ac52:	066a      	lsls	r2, r5, #25
 800ac54:	d5fb      	bpl.n	800ac4e <_printf_i+0x192>
 800ac56:	8019      	strh	r1, [r3, #0]
 800ac58:	2300      	movs	r3, #0
 800ac5a:	6123      	str	r3, [r4, #16]
 800ac5c:	4665      	mov	r5, ip
 800ac5e:	e7b9      	b.n	800abd4 <_printf_i+0x118>
 800ac60:	6813      	ldr	r3, [r2, #0]
 800ac62:	1d19      	adds	r1, r3, #4
 800ac64:	6011      	str	r1, [r2, #0]
 800ac66:	681d      	ldr	r5, [r3, #0]
 800ac68:	6862      	ldr	r2, [r4, #4]
 800ac6a:	2100      	movs	r1, #0
 800ac6c:	4628      	mov	r0, r5
 800ac6e:	f7f5 fab7 	bl	80001e0 <memchr>
 800ac72:	b108      	cbz	r0, 800ac78 <_printf_i+0x1bc>
 800ac74:	1b40      	subs	r0, r0, r5
 800ac76:	6060      	str	r0, [r4, #4]
 800ac78:	6863      	ldr	r3, [r4, #4]
 800ac7a:	6123      	str	r3, [r4, #16]
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac82:	e7a7      	b.n	800abd4 <_printf_i+0x118>
 800ac84:	6923      	ldr	r3, [r4, #16]
 800ac86:	462a      	mov	r2, r5
 800ac88:	4639      	mov	r1, r7
 800ac8a:	4630      	mov	r0, r6
 800ac8c:	47c0      	blx	r8
 800ac8e:	3001      	adds	r0, #1
 800ac90:	d0aa      	beq.n	800abe8 <_printf_i+0x12c>
 800ac92:	6823      	ldr	r3, [r4, #0]
 800ac94:	079b      	lsls	r3, r3, #30
 800ac96:	d413      	bmi.n	800acc0 <_printf_i+0x204>
 800ac98:	68e0      	ldr	r0, [r4, #12]
 800ac9a:	9b03      	ldr	r3, [sp, #12]
 800ac9c:	4298      	cmp	r0, r3
 800ac9e:	bfb8      	it	lt
 800aca0:	4618      	movlt	r0, r3
 800aca2:	e7a3      	b.n	800abec <_printf_i+0x130>
 800aca4:	2301      	movs	r3, #1
 800aca6:	464a      	mov	r2, r9
 800aca8:	4639      	mov	r1, r7
 800acaa:	4630      	mov	r0, r6
 800acac:	47c0      	blx	r8
 800acae:	3001      	adds	r0, #1
 800acb0:	d09a      	beq.n	800abe8 <_printf_i+0x12c>
 800acb2:	3501      	adds	r5, #1
 800acb4:	68e3      	ldr	r3, [r4, #12]
 800acb6:	9a03      	ldr	r2, [sp, #12]
 800acb8:	1a9b      	subs	r3, r3, r2
 800acba:	42ab      	cmp	r3, r5
 800acbc:	dcf2      	bgt.n	800aca4 <_printf_i+0x1e8>
 800acbe:	e7eb      	b.n	800ac98 <_printf_i+0x1dc>
 800acc0:	2500      	movs	r5, #0
 800acc2:	f104 0919 	add.w	r9, r4, #25
 800acc6:	e7f5      	b.n	800acb4 <_printf_i+0x1f8>
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d1ac      	bne.n	800ac26 <_printf_i+0x16a>
 800accc:	7803      	ldrb	r3, [r0, #0]
 800acce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800acd2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800acd6:	e76c      	b.n	800abb2 <_printf_i+0xf6>
 800acd8:	0800c3ea 	.word	0x0800c3ea
 800acdc:	0800c3fb 	.word	0x0800c3fb

0800ace0 <_sbrk_r>:
 800ace0:	b538      	push	{r3, r4, r5, lr}
 800ace2:	4c06      	ldr	r4, [pc, #24]	; (800acfc <_sbrk_r+0x1c>)
 800ace4:	2300      	movs	r3, #0
 800ace6:	4605      	mov	r5, r0
 800ace8:	4608      	mov	r0, r1
 800acea:	6023      	str	r3, [r4, #0]
 800acec:	f7f7 fc3e 	bl	800256c <_sbrk>
 800acf0:	1c43      	adds	r3, r0, #1
 800acf2:	d102      	bne.n	800acfa <_sbrk_r+0x1a>
 800acf4:	6823      	ldr	r3, [r4, #0]
 800acf6:	b103      	cbz	r3, 800acfa <_sbrk_r+0x1a>
 800acf8:	602b      	str	r3, [r5, #0]
 800acfa:	bd38      	pop	{r3, r4, r5, pc}
 800acfc:	20001eb8 	.word	0x20001eb8

0800ad00 <siprintf>:
 800ad00:	b40e      	push	{r1, r2, r3}
 800ad02:	b500      	push	{lr}
 800ad04:	b09c      	sub	sp, #112	; 0x70
 800ad06:	ab1d      	add	r3, sp, #116	; 0x74
 800ad08:	9002      	str	r0, [sp, #8]
 800ad0a:	9006      	str	r0, [sp, #24]
 800ad0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ad10:	4809      	ldr	r0, [pc, #36]	; (800ad38 <siprintf+0x38>)
 800ad12:	9107      	str	r1, [sp, #28]
 800ad14:	9104      	str	r1, [sp, #16]
 800ad16:	4909      	ldr	r1, [pc, #36]	; (800ad3c <siprintf+0x3c>)
 800ad18:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad1c:	9105      	str	r1, [sp, #20]
 800ad1e:	6800      	ldr	r0, [r0, #0]
 800ad20:	9301      	str	r3, [sp, #4]
 800ad22:	a902      	add	r1, sp, #8
 800ad24:	f001 f9ae 	bl	800c084 <_svfiprintf_r>
 800ad28:	9b02      	ldr	r3, [sp, #8]
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	701a      	strb	r2, [r3, #0]
 800ad2e:	b01c      	add	sp, #112	; 0x70
 800ad30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad34:	b003      	add	sp, #12
 800ad36:	4770      	bx	lr
 800ad38:	20000180 	.word	0x20000180
 800ad3c:	ffff0208 	.word	0xffff0208

0800ad40 <quorem>:
 800ad40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad44:	6903      	ldr	r3, [r0, #16]
 800ad46:	690c      	ldr	r4, [r1, #16]
 800ad48:	42a3      	cmp	r3, r4
 800ad4a:	4680      	mov	r8, r0
 800ad4c:	f2c0 8082 	blt.w	800ae54 <quorem+0x114>
 800ad50:	3c01      	subs	r4, #1
 800ad52:	f101 0714 	add.w	r7, r1, #20
 800ad56:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800ad5a:	f100 0614 	add.w	r6, r0, #20
 800ad5e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ad62:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ad66:	eb06 030c 	add.w	r3, r6, ip
 800ad6a:	3501      	adds	r5, #1
 800ad6c:	eb07 090c 	add.w	r9, r7, ip
 800ad70:	9301      	str	r3, [sp, #4]
 800ad72:	fbb0 f5f5 	udiv	r5, r0, r5
 800ad76:	b395      	cbz	r5, 800adde <quorem+0x9e>
 800ad78:	f04f 0a00 	mov.w	sl, #0
 800ad7c:	4638      	mov	r0, r7
 800ad7e:	46b6      	mov	lr, r6
 800ad80:	46d3      	mov	fp, sl
 800ad82:	f850 2b04 	ldr.w	r2, [r0], #4
 800ad86:	b293      	uxth	r3, r2
 800ad88:	fb05 a303 	mla	r3, r5, r3, sl
 800ad8c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad90:	b29b      	uxth	r3, r3
 800ad92:	ebab 0303 	sub.w	r3, fp, r3
 800ad96:	0c12      	lsrs	r2, r2, #16
 800ad98:	f8de b000 	ldr.w	fp, [lr]
 800ad9c:	fb05 a202 	mla	r2, r5, r2, sl
 800ada0:	fa13 f38b 	uxtah	r3, r3, fp
 800ada4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800ada8:	fa1f fb82 	uxth.w	fp, r2
 800adac:	f8de 2000 	ldr.w	r2, [lr]
 800adb0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800adb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800adb8:	b29b      	uxth	r3, r3
 800adba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800adbe:	4581      	cmp	r9, r0
 800adc0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800adc4:	f84e 3b04 	str.w	r3, [lr], #4
 800adc8:	d2db      	bcs.n	800ad82 <quorem+0x42>
 800adca:	f856 300c 	ldr.w	r3, [r6, ip]
 800adce:	b933      	cbnz	r3, 800adde <quorem+0x9e>
 800add0:	9b01      	ldr	r3, [sp, #4]
 800add2:	3b04      	subs	r3, #4
 800add4:	429e      	cmp	r6, r3
 800add6:	461a      	mov	r2, r3
 800add8:	d330      	bcc.n	800ae3c <quorem+0xfc>
 800adda:	f8c8 4010 	str.w	r4, [r8, #16]
 800adde:	4640      	mov	r0, r8
 800ade0:	f001 f822 	bl	800be28 <__mcmp>
 800ade4:	2800      	cmp	r0, #0
 800ade6:	db25      	blt.n	800ae34 <quorem+0xf4>
 800ade8:	3501      	adds	r5, #1
 800adea:	4630      	mov	r0, r6
 800adec:	f04f 0c00 	mov.w	ip, #0
 800adf0:	f857 2b04 	ldr.w	r2, [r7], #4
 800adf4:	f8d0 e000 	ldr.w	lr, [r0]
 800adf8:	b293      	uxth	r3, r2
 800adfa:	ebac 0303 	sub.w	r3, ip, r3
 800adfe:	0c12      	lsrs	r2, r2, #16
 800ae00:	fa13 f38e 	uxtah	r3, r3, lr
 800ae04:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ae08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae12:	45b9      	cmp	r9, r7
 800ae14:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ae18:	f840 3b04 	str.w	r3, [r0], #4
 800ae1c:	d2e8      	bcs.n	800adf0 <quorem+0xb0>
 800ae1e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ae22:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ae26:	b92a      	cbnz	r2, 800ae34 <quorem+0xf4>
 800ae28:	3b04      	subs	r3, #4
 800ae2a:	429e      	cmp	r6, r3
 800ae2c:	461a      	mov	r2, r3
 800ae2e:	d30b      	bcc.n	800ae48 <quorem+0x108>
 800ae30:	f8c8 4010 	str.w	r4, [r8, #16]
 800ae34:	4628      	mov	r0, r5
 800ae36:	b003      	add	sp, #12
 800ae38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae3c:	6812      	ldr	r2, [r2, #0]
 800ae3e:	3b04      	subs	r3, #4
 800ae40:	2a00      	cmp	r2, #0
 800ae42:	d1ca      	bne.n	800adda <quorem+0x9a>
 800ae44:	3c01      	subs	r4, #1
 800ae46:	e7c5      	b.n	800add4 <quorem+0x94>
 800ae48:	6812      	ldr	r2, [r2, #0]
 800ae4a:	3b04      	subs	r3, #4
 800ae4c:	2a00      	cmp	r2, #0
 800ae4e:	d1ef      	bne.n	800ae30 <quorem+0xf0>
 800ae50:	3c01      	subs	r4, #1
 800ae52:	e7ea      	b.n	800ae2a <quorem+0xea>
 800ae54:	2000      	movs	r0, #0
 800ae56:	e7ee      	b.n	800ae36 <quorem+0xf6>

0800ae58 <_dtoa_r>:
 800ae58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae5c:	ec57 6b10 	vmov	r6, r7, d0
 800ae60:	b097      	sub	sp, #92	; 0x5c
 800ae62:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ae64:	9106      	str	r1, [sp, #24]
 800ae66:	4604      	mov	r4, r0
 800ae68:	920b      	str	r2, [sp, #44]	; 0x2c
 800ae6a:	9312      	str	r3, [sp, #72]	; 0x48
 800ae6c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ae70:	e9cd 6700 	strd	r6, r7, [sp]
 800ae74:	b93d      	cbnz	r5, 800ae86 <_dtoa_r+0x2e>
 800ae76:	2010      	movs	r0, #16
 800ae78:	f7ff fa16 	bl	800a2a8 <malloc>
 800ae7c:	6260      	str	r0, [r4, #36]	; 0x24
 800ae7e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ae82:	6005      	str	r5, [r0, #0]
 800ae84:	60c5      	str	r5, [r0, #12]
 800ae86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae88:	6819      	ldr	r1, [r3, #0]
 800ae8a:	b151      	cbz	r1, 800aea2 <_dtoa_r+0x4a>
 800ae8c:	685a      	ldr	r2, [r3, #4]
 800ae8e:	604a      	str	r2, [r1, #4]
 800ae90:	2301      	movs	r3, #1
 800ae92:	4093      	lsls	r3, r2
 800ae94:	608b      	str	r3, [r1, #8]
 800ae96:	4620      	mov	r0, r4
 800ae98:	f000 fde5 	bl	800ba66 <_Bfree>
 800ae9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae9e:	2200      	movs	r2, #0
 800aea0:	601a      	str	r2, [r3, #0]
 800aea2:	1e3b      	subs	r3, r7, #0
 800aea4:	bfbb      	ittet	lt
 800aea6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800aeaa:	9301      	strlt	r3, [sp, #4]
 800aeac:	2300      	movge	r3, #0
 800aeae:	2201      	movlt	r2, #1
 800aeb0:	bfac      	ite	ge
 800aeb2:	f8c8 3000 	strge.w	r3, [r8]
 800aeb6:	f8c8 2000 	strlt.w	r2, [r8]
 800aeba:	4baf      	ldr	r3, [pc, #700]	; (800b178 <_dtoa_r+0x320>)
 800aebc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800aec0:	ea33 0308 	bics.w	r3, r3, r8
 800aec4:	d114      	bne.n	800aef0 <_dtoa_r+0x98>
 800aec6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aec8:	f242 730f 	movw	r3, #9999	; 0x270f
 800aecc:	6013      	str	r3, [r2, #0]
 800aece:	9b00      	ldr	r3, [sp, #0]
 800aed0:	b923      	cbnz	r3, 800aedc <_dtoa_r+0x84>
 800aed2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800aed6:	2800      	cmp	r0, #0
 800aed8:	f000 8542 	beq.w	800b960 <_dtoa_r+0xb08>
 800aedc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aede:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800b18c <_dtoa_r+0x334>
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	f000 8544 	beq.w	800b970 <_dtoa_r+0xb18>
 800aee8:	f10b 0303 	add.w	r3, fp, #3
 800aeec:	f000 bd3e 	b.w	800b96c <_dtoa_r+0xb14>
 800aef0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800aef4:	2200      	movs	r2, #0
 800aef6:	2300      	movs	r3, #0
 800aef8:	4630      	mov	r0, r6
 800aefa:	4639      	mov	r1, r7
 800aefc:	f7f5 fde4 	bl	8000ac8 <__aeabi_dcmpeq>
 800af00:	4681      	mov	r9, r0
 800af02:	b168      	cbz	r0, 800af20 <_dtoa_r+0xc8>
 800af04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af06:	2301      	movs	r3, #1
 800af08:	6013      	str	r3, [r2, #0]
 800af0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	f000 8524 	beq.w	800b95a <_dtoa_r+0xb02>
 800af12:	4b9a      	ldr	r3, [pc, #616]	; (800b17c <_dtoa_r+0x324>)
 800af14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800af16:	f103 3bff 	add.w	fp, r3, #4294967295
 800af1a:	6013      	str	r3, [r2, #0]
 800af1c:	f000 bd28 	b.w	800b970 <_dtoa_r+0xb18>
 800af20:	aa14      	add	r2, sp, #80	; 0x50
 800af22:	a915      	add	r1, sp, #84	; 0x54
 800af24:	ec47 6b10 	vmov	d0, r6, r7
 800af28:	4620      	mov	r0, r4
 800af2a:	f000 fff4 	bl	800bf16 <__d2b>
 800af2e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800af32:	9004      	str	r0, [sp, #16]
 800af34:	2d00      	cmp	r5, #0
 800af36:	d07c      	beq.n	800b032 <_dtoa_r+0x1da>
 800af38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af3c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800af40:	46b2      	mov	sl, r6
 800af42:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800af46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800af4a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800af4e:	2200      	movs	r2, #0
 800af50:	4b8b      	ldr	r3, [pc, #556]	; (800b180 <_dtoa_r+0x328>)
 800af52:	4650      	mov	r0, sl
 800af54:	4659      	mov	r1, fp
 800af56:	f7f5 f997 	bl	8000288 <__aeabi_dsub>
 800af5a:	a381      	add	r3, pc, #516	; (adr r3, 800b160 <_dtoa_r+0x308>)
 800af5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af60:	f7f5 fb4a 	bl	80005f8 <__aeabi_dmul>
 800af64:	a380      	add	r3, pc, #512	; (adr r3, 800b168 <_dtoa_r+0x310>)
 800af66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af6a:	f7f5 f98f 	bl	800028c <__adddf3>
 800af6e:	4606      	mov	r6, r0
 800af70:	4628      	mov	r0, r5
 800af72:	460f      	mov	r7, r1
 800af74:	f7f5 fad6 	bl	8000524 <__aeabi_i2d>
 800af78:	a37d      	add	r3, pc, #500	; (adr r3, 800b170 <_dtoa_r+0x318>)
 800af7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af7e:	f7f5 fb3b 	bl	80005f8 <__aeabi_dmul>
 800af82:	4602      	mov	r2, r0
 800af84:	460b      	mov	r3, r1
 800af86:	4630      	mov	r0, r6
 800af88:	4639      	mov	r1, r7
 800af8a:	f7f5 f97f 	bl	800028c <__adddf3>
 800af8e:	4606      	mov	r6, r0
 800af90:	460f      	mov	r7, r1
 800af92:	f7f5 fde1 	bl	8000b58 <__aeabi_d2iz>
 800af96:	2200      	movs	r2, #0
 800af98:	4682      	mov	sl, r0
 800af9a:	2300      	movs	r3, #0
 800af9c:	4630      	mov	r0, r6
 800af9e:	4639      	mov	r1, r7
 800afa0:	f7f5 fd9c 	bl	8000adc <__aeabi_dcmplt>
 800afa4:	b148      	cbz	r0, 800afba <_dtoa_r+0x162>
 800afa6:	4650      	mov	r0, sl
 800afa8:	f7f5 fabc 	bl	8000524 <__aeabi_i2d>
 800afac:	4632      	mov	r2, r6
 800afae:	463b      	mov	r3, r7
 800afb0:	f7f5 fd8a 	bl	8000ac8 <__aeabi_dcmpeq>
 800afb4:	b908      	cbnz	r0, 800afba <_dtoa_r+0x162>
 800afb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800afba:	f1ba 0f16 	cmp.w	sl, #22
 800afbe:	d859      	bhi.n	800b074 <_dtoa_r+0x21c>
 800afc0:	4970      	ldr	r1, [pc, #448]	; (800b184 <_dtoa_r+0x32c>)
 800afc2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800afc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800afca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afce:	f7f5 fda3 	bl	8000b18 <__aeabi_dcmpgt>
 800afd2:	2800      	cmp	r0, #0
 800afd4:	d050      	beq.n	800b078 <_dtoa_r+0x220>
 800afd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800afda:	2300      	movs	r3, #0
 800afdc:	930f      	str	r3, [sp, #60]	; 0x3c
 800afde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800afe0:	1b5d      	subs	r5, r3, r5
 800afe2:	f1b5 0801 	subs.w	r8, r5, #1
 800afe6:	bf49      	itett	mi
 800afe8:	f1c5 0301 	rsbmi	r3, r5, #1
 800afec:	2300      	movpl	r3, #0
 800afee:	9305      	strmi	r3, [sp, #20]
 800aff0:	f04f 0800 	movmi.w	r8, #0
 800aff4:	bf58      	it	pl
 800aff6:	9305      	strpl	r3, [sp, #20]
 800aff8:	f1ba 0f00 	cmp.w	sl, #0
 800affc:	db3e      	blt.n	800b07c <_dtoa_r+0x224>
 800affe:	2300      	movs	r3, #0
 800b000:	44d0      	add	r8, sl
 800b002:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800b006:	9307      	str	r3, [sp, #28]
 800b008:	9b06      	ldr	r3, [sp, #24]
 800b00a:	2b09      	cmp	r3, #9
 800b00c:	f200 8090 	bhi.w	800b130 <_dtoa_r+0x2d8>
 800b010:	2b05      	cmp	r3, #5
 800b012:	bfc4      	itt	gt
 800b014:	3b04      	subgt	r3, #4
 800b016:	9306      	strgt	r3, [sp, #24]
 800b018:	9b06      	ldr	r3, [sp, #24]
 800b01a:	f1a3 0302 	sub.w	r3, r3, #2
 800b01e:	bfcc      	ite	gt
 800b020:	2500      	movgt	r5, #0
 800b022:	2501      	movle	r5, #1
 800b024:	2b03      	cmp	r3, #3
 800b026:	f200 808f 	bhi.w	800b148 <_dtoa_r+0x2f0>
 800b02a:	e8df f003 	tbb	[pc, r3]
 800b02e:	7f7d      	.short	0x7f7d
 800b030:	7131      	.short	0x7131
 800b032:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800b036:	441d      	add	r5, r3
 800b038:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800b03c:	2820      	cmp	r0, #32
 800b03e:	dd13      	ble.n	800b068 <_dtoa_r+0x210>
 800b040:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800b044:	9b00      	ldr	r3, [sp, #0]
 800b046:	fa08 f800 	lsl.w	r8, r8, r0
 800b04a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800b04e:	fa23 f000 	lsr.w	r0, r3, r0
 800b052:	ea48 0000 	orr.w	r0, r8, r0
 800b056:	f7f5 fa55 	bl	8000504 <__aeabi_ui2d>
 800b05a:	2301      	movs	r3, #1
 800b05c:	4682      	mov	sl, r0
 800b05e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800b062:	3d01      	subs	r5, #1
 800b064:	9313      	str	r3, [sp, #76]	; 0x4c
 800b066:	e772      	b.n	800af4e <_dtoa_r+0xf6>
 800b068:	9b00      	ldr	r3, [sp, #0]
 800b06a:	f1c0 0020 	rsb	r0, r0, #32
 800b06e:	fa03 f000 	lsl.w	r0, r3, r0
 800b072:	e7f0      	b.n	800b056 <_dtoa_r+0x1fe>
 800b074:	2301      	movs	r3, #1
 800b076:	e7b1      	b.n	800afdc <_dtoa_r+0x184>
 800b078:	900f      	str	r0, [sp, #60]	; 0x3c
 800b07a:	e7b0      	b.n	800afde <_dtoa_r+0x186>
 800b07c:	9b05      	ldr	r3, [sp, #20]
 800b07e:	eba3 030a 	sub.w	r3, r3, sl
 800b082:	9305      	str	r3, [sp, #20]
 800b084:	f1ca 0300 	rsb	r3, sl, #0
 800b088:	9307      	str	r3, [sp, #28]
 800b08a:	2300      	movs	r3, #0
 800b08c:	930e      	str	r3, [sp, #56]	; 0x38
 800b08e:	e7bb      	b.n	800b008 <_dtoa_r+0x1b0>
 800b090:	2301      	movs	r3, #1
 800b092:	930a      	str	r3, [sp, #40]	; 0x28
 800b094:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b096:	2b00      	cmp	r3, #0
 800b098:	dd59      	ble.n	800b14e <_dtoa_r+0x2f6>
 800b09a:	9302      	str	r3, [sp, #8]
 800b09c:	4699      	mov	r9, r3
 800b09e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	6072      	str	r2, [r6, #4]
 800b0a4:	2204      	movs	r2, #4
 800b0a6:	f102 0014 	add.w	r0, r2, #20
 800b0aa:	4298      	cmp	r0, r3
 800b0ac:	6871      	ldr	r1, [r6, #4]
 800b0ae:	d953      	bls.n	800b158 <_dtoa_r+0x300>
 800b0b0:	4620      	mov	r0, r4
 800b0b2:	f000 fca4 	bl	800b9fe <_Balloc>
 800b0b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b0b8:	6030      	str	r0, [r6, #0]
 800b0ba:	f1b9 0f0e 	cmp.w	r9, #14
 800b0be:	f8d3 b000 	ldr.w	fp, [r3]
 800b0c2:	f200 80e6 	bhi.w	800b292 <_dtoa_r+0x43a>
 800b0c6:	2d00      	cmp	r5, #0
 800b0c8:	f000 80e3 	beq.w	800b292 <_dtoa_r+0x43a>
 800b0cc:	ed9d 7b00 	vldr	d7, [sp]
 800b0d0:	f1ba 0f00 	cmp.w	sl, #0
 800b0d4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800b0d8:	dd74      	ble.n	800b1c4 <_dtoa_r+0x36c>
 800b0da:	4a2a      	ldr	r2, [pc, #168]	; (800b184 <_dtoa_r+0x32c>)
 800b0dc:	f00a 030f 	and.w	r3, sl, #15
 800b0e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b0e4:	ed93 7b00 	vldr	d7, [r3]
 800b0e8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800b0ec:	06f0      	lsls	r0, r6, #27
 800b0ee:	ed8d 7b08 	vstr	d7, [sp, #32]
 800b0f2:	d565      	bpl.n	800b1c0 <_dtoa_r+0x368>
 800b0f4:	4b24      	ldr	r3, [pc, #144]	; (800b188 <_dtoa_r+0x330>)
 800b0f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b0fa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b0fe:	f7f5 fba5 	bl	800084c <__aeabi_ddiv>
 800b102:	e9cd 0100 	strd	r0, r1, [sp]
 800b106:	f006 060f 	and.w	r6, r6, #15
 800b10a:	2503      	movs	r5, #3
 800b10c:	4f1e      	ldr	r7, [pc, #120]	; (800b188 <_dtoa_r+0x330>)
 800b10e:	e04c      	b.n	800b1aa <_dtoa_r+0x352>
 800b110:	2301      	movs	r3, #1
 800b112:	930a      	str	r3, [sp, #40]	; 0x28
 800b114:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b116:	4453      	add	r3, sl
 800b118:	f103 0901 	add.w	r9, r3, #1
 800b11c:	9302      	str	r3, [sp, #8]
 800b11e:	464b      	mov	r3, r9
 800b120:	2b01      	cmp	r3, #1
 800b122:	bfb8      	it	lt
 800b124:	2301      	movlt	r3, #1
 800b126:	e7ba      	b.n	800b09e <_dtoa_r+0x246>
 800b128:	2300      	movs	r3, #0
 800b12a:	e7b2      	b.n	800b092 <_dtoa_r+0x23a>
 800b12c:	2300      	movs	r3, #0
 800b12e:	e7f0      	b.n	800b112 <_dtoa_r+0x2ba>
 800b130:	2501      	movs	r5, #1
 800b132:	2300      	movs	r3, #0
 800b134:	9306      	str	r3, [sp, #24]
 800b136:	950a      	str	r5, [sp, #40]	; 0x28
 800b138:	f04f 33ff 	mov.w	r3, #4294967295
 800b13c:	9302      	str	r3, [sp, #8]
 800b13e:	4699      	mov	r9, r3
 800b140:	2200      	movs	r2, #0
 800b142:	2312      	movs	r3, #18
 800b144:	920b      	str	r2, [sp, #44]	; 0x2c
 800b146:	e7aa      	b.n	800b09e <_dtoa_r+0x246>
 800b148:	2301      	movs	r3, #1
 800b14a:	930a      	str	r3, [sp, #40]	; 0x28
 800b14c:	e7f4      	b.n	800b138 <_dtoa_r+0x2e0>
 800b14e:	2301      	movs	r3, #1
 800b150:	9302      	str	r3, [sp, #8]
 800b152:	4699      	mov	r9, r3
 800b154:	461a      	mov	r2, r3
 800b156:	e7f5      	b.n	800b144 <_dtoa_r+0x2ec>
 800b158:	3101      	adds	r1, #1
 800b15a:	6071      	str	r1, [r6, #4]
 800b15c:	0052      	lsls	r2, r2, #1
 800b15e:	e7a2      	b.n	800b0a6 <_dtoa_r+0x24e>
 800b160:	636f4361 	.word	0x636f4361
 800b164:	3fd287a7 	.word	0x3fd287a7
 800b168:	8b60c8b3 	.word	0x8b60c8b3
 800b16c:	3fc68a28 	.word	0x3fc68a28
 800b170:	509f79fb 	.word	0x509f79fb
 800b174:	3fd34413 	.word	0x3fd34413
 800b178:	7ff00000 	.word	0x7ff00000
 800b17c:	0800c3e9 	.word	0x0800c3e9
 800b180:	3ff80000 	.word	0x3ff80000
 800b184:	0800c448 	.word	0x0800c448
 800b188:	0800c420 	.word	0x0800c420
 800b18c:	0800c415 	.word	0x0800c415
 800b190:	07f1      	lsls	r1, r6, #31
 800b192:	d508      	bpl.n	800b1a6 <_dtoa_r+0x34e>
 800b194:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b198:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b19c:	f7f5 fa2c 	bl	80005f8 <__aeabi_dmul>
 800b1a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b1a4:	3501      	adds	r5, #1
 800b1a6:	1076      	asrs	r6, r6, #1
 800b1a8:	3708      	adds	r7, #8
 800b1aa:	2e00      	cmp	r6, #0
 800b1ac:	d1f0      	bne.n	800b190 <_dtoa_r+0x338>
 800b1ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b1b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1b6:	f7f5 fb49 	bl	800084c <__aeabi_ddiv>
 800b1ba:	e9cd 0100 	strd	r0, r1, [sp]
 800b1be:	e01a      	b.n	800b1f6 <_dtoa_r+0x39e>
 800b1c0:	2502      	movs	r5, #2
 800b1c2:	e7a3      	b.n	800b10c <_dtoa_r+0x2b4>
 800b1c4:	f000 80a0 	beq.w	800b308 <_dtoa_r+0x4b0>
 800b1c8:	f1ca 0600 	rsb	r6, sl, #0
 800b1cc:	4b9f      	ldr	r3, [pc, #636]	; (800b44c <_dtoa_r+0x5f4>)
 800b1ce:	4fa0      	ldr	r7, [pc, #640]	; (800b450 <_dtoa_r+0x5f8>)
 800b1d0:	f006 020f 	and.w	r2, r6, #15
 800b1d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b1e0:	f7f5 fa0a 	bl	80005f8 <__aeabi_dmul>
 800b1e4:	e9cd 0100 	strd	r0, r1, [sp]
 800b1e8:	1136      	asrs	r6, r6, #4
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	2502      	movs	r5, #2
 800b1ee:	2e00      	cmp	r6, #0
 800b1f0:	d17f      	bne.n	800b2f2 <_dtoa_r+0x49a>
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d1e1      	bne.n	800b1ba <_dtoa_r+0x362>
 800b1f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	f000 8087 	beq.w	800b30c <_dtoa_r+0x4b4>
 800b1fe:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b202:	2200      	movs	r2, #0
 800b204:	4b93      	ldr	r3, [pc, #588]	; (800b454 <_dtoa_r+0x5fc>)
 800b206:	4630      	mov	r0, r6
 800b208:	4639      	mov	r1, r7
 800b20a:	f7f5 fc67 	bl	8000adc <__aeabi_dcmplt>
 800b20e:	2800      	cmp	r0, #0
 800b210:	d07c      	beq.n	800b30c <_dtoa_r+0x4b4>
 800b212:	f1b9 0f00 	cmp.w	r9, #0
 800b216:	d079      	beq.n	800b30c <_dtoa_r+0x4b4>
 800b218:	9b02      	ldr	r3, [sp, #8]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	dd35      	ble.n	800b28a <_dtoa_r+0x432>
 800b21e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b222:	9308      	str	r3, [sp, #32]
 800b224:	4639      	mov	r1, r7
 800b226:	2200      	movs	r2, #0
 800b228:	4b8b      	ldr	r3, [pc, #556]	; (800b458 <_dtoa_r+0x600>)
 800b22a:	4630      	mov	r0, r6
 800b22c:	f7f5 f9e4 	bl	80005f8 <__aeabi_dmul>
 800b230:	e9cd 0100 	strd	r0, r1, [sp]
 800b234:	9f02      	ldr	r7, [sp, #8]
 800b236:	3501      	adds	r5, #1
 800b238:	4628      	mov	r0, r5
 800b23a:	f7f5 f973 	bl	8000524 <__aeabi_i2d>
 800b23e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b242:	f7f5 f9d9 	bl	80005f8 <__aeabi_dmul>
 800b246:	2200      	movs	r2, #0
 800b248:	4b84      	ldr	r3, [pc, #528]	; (800b45c <_dtoa_r+0x604>)
 800b24a:	f7f5 f81f 	bl	800028c <__adddf3>
 800b24e:	4605      	mov	r5, r0
 800b250:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b254:	2f00      	cmp	r7, #0
 800b256:	d15d      	bne.n	800b314 <_dtoa_r+0x4bc>
 800b258:	2200      	movs	r2, #0
 800b25a:	4b81      	ldr	r3, [pc, #516]	; (800b460 <_dtoa_r+0x608>)
 800b25c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b260:	f7f5 f812 	bl	8000288 <__aeabi_dsub>
 800b264:	462a      	mov	r2, r5
 800b266:	4633      	mov	r3, r6
 800b268:	e9cd 0100 	strd	r0, r1, [sp]
 800b26c:	f7f5 fc54 	bl	8000b18 <__aeabi_dcmpgt>
 800b270:	2800      	cmp	r0, #0
 800b272:	f040 8288 	bne.w	800b786 <_dtoa_r+0x92e>
 800b276:	462a      	mov	r2, r5
 800b278:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b27c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b280:	f7f5 fc2c 	bl	8000adc <__aeabi_dcmplt>
 800b284:	2800      	cmp	r0, #0
 800b286:	f040 827c 	bne.w	800b782 <_dtoa_r+0x92a>
 800b28a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b28e:	e9cd 2300 	strd	r2, r3, [sp]
 800b292:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b294:	2b00      	cmp	r3, #0
 800b296:	f2c0 8150 	blt.w	800b53a <_dtoa_r+0x6e2>
 800b29a:	f1ba 0f0e 	cmp.w	sl, #14
 800b29e:	f300 814c 	bgt.w	800b53a <_dtoa_r+0x6e2>
 800b2a2:	4b6a      	ldr	r3, [pc, #424]	; (800b44c <_dtoa_r+0x5f4>)
 800b2a4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b2a8:	ed93 7b00 	vldr	d7, [r3]
 800b2ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b2b4:	f280 80d8 	bge.w	800b468 <_dtoa_r+0x610>
 800b2b8:	f1b9 0f00 	cmp.w	r9, #0
 800b2bc:	f300 80d4 	bgt.w	800b468 <_dtoa_r+0x610>
 800b2c0:	f040 825e 	bne.w	800b780 <_dtoa_r+0x928>
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	4b66      	ldr	r3, [pc, #408]	; (800b460 <_dtoa_r+0x608>)
 800b2c8:	ec51 0b17 	vmov	r0, r1, d7
 800b2cc:	f7f5 f994 	bl	80005f8 <__aeabi_dmul>
 800b2d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2d4:	f7f5 fc16 	bl	8000b04 <__aeabi_dcmpge>
 800b2d8:	464f      	mov	r7, r9
 800b2da:	464e      	mov	r6, r9
 800b2dc:	2800      	cmp	r0, #0
 800b2de:	f040 8234 	bne.w	800b74a <_dtoa_r+0x8f2>
 800b2e2:	2331      	movs	r3, #49	; 0x31
 800b2e4:	f10b 0501 	add.w	r5, fp, #1
 800b2e8:	f88b 3000 	strb.w	r3, [fp]
 800b2ec:	f10a 0a01 	add.w	sl, sl, #1
 800b2f0:	e22f      	b.n	800b752 <_dtoa_r+0x8fa>
 800b2f2:	07f2      	lsls	r2, r6, #31
 800b2f4:	d505      	bpl.n	800b302 <_dtoa_r+0x4aa>
 800b2f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2fa:	f7f5 f97d 	bl	80005f8 <__aeabi_dmul>
 800b2fe:	3501      	adds	r5, #1
 800b300:	2301      	movs	r3, #1
 800b302:	1076      	asrs	r6, r6, #1
 800b304:	3708      	adds	r7, #8
 800b306:	e772      	b.n	800b1ee <_dtoa_r+0x396>
 800b308:	2502      	movs	r5, #2
 800b30a:	e774      	b.n	800b1f6 <_dtoa_r+0x39e>
 800b30c:	f8cd a020 	str.w	sl, [sp, #32]
 800b310:	464f      	mov	r7, r9
 800b312:	e791      	b.n	800b238 <_dtoa_r+0x3e0>
 800b314:	4b4d      	ldr	r3, [pc, #308]	; (800b44c <_dtoa_r+0x5f4>)
 800b316:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b31a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800b31e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b320:	2b00      	cmp	r3, #0
 800b322:	d047      	beq.n	800b3b4 <_dtoa_r+0x55c>
 800b324:	4602      	mov	r2, r0
 800b326:	460b      	mov	r3, r1
 800b328:	2000      	movs	r0, #0
 800b32a:	494e      	ldr	r1, [pc, #312]	; (800b464 <_dtoa_r+0x60c>)
 800b32c:	f7f5 fa8e 	bl	800084c <__aeabi_ddiv>
 800b330:	462a      	mov	r2, r5
 800b332:	4633      	mov	r3, r6
 800b334:	f7f4 ffa8 	bl	8000288 <__aeabi_dsub>
 800b338:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b33c:	465d      	mov	r5, fp
 800b33e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b342:	f7f5 fc09 	bl	8000b58 <__aeabi_d2iz>
 800b346:	4606      	mov	r6, r0
 800b348:	f7f5 f8ec 	bl	8000524 <__aeabi_i2d>
 800b34c:	4602      	mov	r2, r0
 800b34e:	460b      	mov	r3, r1
 800b350:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b354:	f7f4 ff98 	bl	8000288 <__aeabi_dsub>
 800b358:	3630      	adds	r6, #48	; 0x30
 800b35a:	f805 6b01 	strb.w	r6, [r5], #1
 800b35e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b362:	e9cd 0100 	strd	r0, r1, [sp]
 800b366:	f7f5 fbb9 	bl	8000adc <__aeabi_dcmplt>
 800b36a:	2800      	cmp	r0, #0
 800b36c:	d163      	bne.n	800b436 <_dtoa_r+0x5de>
 800b36e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b372:	2000      	movs	r0, #0
 800b374:	4937      	ldr	r1, [pc, #220]	; (800b454 <_dtoa_r+0x5fc>)
 800b376:	f7f4 ff87 	bl	8000288 <__aeabi_dsub>
 800b37a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b37e:	f7f5 fbad 	bl	8000adc <__aeabi_dcmplt>
 800b382:	2800      	cmp	r0, #0
 800b384:	f040 80b7 	bne.w	800b4f6 <_dtoa_r+0x69e>
 800b388:	eba5 030b 	sub.w	r3, r5, fp
 800b38c:	429f      	cmp	r7, r3
 800b38e:	f77f af7c 	ble.w	800b28a <_dtoa_r+0x432>
 800b392:	2200      	movs	r2, #0
 800b394:	4b30      	ldr	r3, [pc, #192]	; (800b458 <_dtoa_r+0x600>)
 800b396:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b39a:	f7f5 f92d 	bl	80005f8 <__aeabi_dmul>
 800b39e:	2200      	movs	r2, #0
 800b3a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b3a4:	4b2c      	ldr	r3, [pc, #176]	; (800b458 <_dtoa_r+0x600>)
 800b3a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3aa:	f7f5 f925 	bl	80005f8 <__aeabi_dmul>
 800b3ae:	e9cd 0100 	strd	r0, r1, [sp]
 800b3b2:	e7c4      	b.n	800b33e <_dtoa_r+0x4e6>
 800b3b4:	462a      	mov	r2, r5
 800b3b6:	4633      	mov	r3, r6
 800b3b8:	f7f5 f91e 	bl	80005f8 <__aeabi_dmul>
 800b3bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b3c0:	eb0b 0507 	add.w	r5, fp, r7
 800b3c4:	465e      	mov	r6, fp
 800b3c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3ca:	f7f5 fbc5 	bl	8000b58 <__aeabi_d2iz>
 800b3ce:	4607      	mov	r7, r0
 800b3d0:	f7f5 f8a8 	bl	8000524 <__aeabi_i2d>
 800b3d4:	3730      	adds	r7, #48	; 0x30
 800b3d6:	4602      	mov	r2, r0
 800b3d8:	460b      	mov	r3, r1
 800b3da:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3de:	f7f4 ff53 	bl	8000288 <__aeabi_dsub>
 800b3e2:	f806 7b01 	strb.w	r7, [r6], #1
 800b3e6:	42ae      	cmp	r6, r5
 800b3e8:	e9cd 0100 	strd	r0, r1, [sp]
 800b3ec:	f04f 0200 	mov.w	r2, #0
 800b3f0:	d126      	bne.n	800b440 <_dtoa_r+0x5e8>
 800b3f2:	4b1c      	ldr	r3, [pc, #112]	; (800b464 <_dtoa_r+0x60c>)
 800b3f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b3f8:	f7f4 ff48 	bl	800028c <__adddf3>
 800b3fc:	4602      	mov	r2, r0
 800b3fe:	460b      	mov	r3, r1
 800b400:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b404:	f7f5 fb88 	bl	8000b18 <__aeabi_dcmpgt>
 800b408:	2800      	cmp	r0, #0
 800b40a:	d174      	bne.n	800b4f6 <_dtoa_r+0x69e>
 800b40c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b410:	2000      	movs	r0, #0
 800b412:	4914      	ldr	r1, [pc, #80]	; (800b464 <_dtoa_r+0x60c>)
 800b414:	f7f4 ff38 	bl	8000288 <__aeabi_dsub>
 800b418:	4602      	mov	r2, r0
 800b41a:	460b      	mov	r3, r1
 800b41c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b420:	f7f5 fb5c 	bl	8000adc <__aeabi_dcmplt>
 800b424:	2800      	cmp	r0, #0
 800b426:	f43f af30 	beq.w	800b28a <_dtoa_r+0x432>
 800b42a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b42e:	2b30      	cmp	r3, #48	; 0x30
 800b430:	f105 32ff 	add.w	r2, r5, #4294967295
 800b434:	d002      	beq.n	800b43c <_dtoa_r+0x5e4>
 800b436:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b43a:	e04a      	b.n	800b4d2 <_dtoa_r+0x67a>
 800b43c:	4615      	mov	r5, r2
 800b43e:	e7f4      	b.n	800b42a <_dtoa_r+0x5d2>
 800b440:	4b05      	ldr	r3, [pc, #20]	; (800b458 <_dtoa_r+0x600>)
 800b442:	f7f5 f8d9 	bl	80005f8 <__aeabi_dmul>
 800b446:	e9cd 0100 	strd	r0, r1, [sp]
 800b44a:	e7bc      	b.n	800b3c6 <_dtoa_r+0x56e>
 800b44c:	0800c448 	.word	0x0800c448
 800b450:	0800c420 	.word	0x0800c420
 800b454:	3ff00000 	.word	0x3ff00000
 800b458:	40240000 	.word	0x40240000
 800b45c:	401c0000 	.word	0x401c0000
 800b460:	40140000 	.word	0x40140000
 800b464:	3fe00000 	.word	0x3fe00000
 800b468:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b46c:	465d      	mov	r5, fp
 800b46e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b472:	4630      	mov	r0, r6
 800b474:	4639      	mov	r1, r7
 800b476:	f7f5 f9e9 	bl	800084c <__aeabi_ddiv>
 800b47a:	f7f5 fb6d 	bl	8000b58 <__aeabi_d2iz>
 800b47e:	4680      	mov	r8, r0
 800b480:	f7f5 f850 	bl	8000524 <__aeabi_i2d>
 800b484:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b488:	f7f5 f8b6 	bl	80005f8 <__aeabi_dmul>
 800b48c:	4602      	mov	r2, r0
 800b48e:	460b      	mov	r3, r1
 800b490:	4630      	mov	r0, r6
 800b492:	4639      	mov	r1, r7
 800b494:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800b498:	f7f4 fef6 	bl	8000288 <__aeabi_dsub>
 800b49c:	f805 6b01 	strb.w	r6, [r5], #1
 800b4a0:	eba5 060b 	sub.w	r6, r5, fp
 800b4a4:	45b1      	cmp	r9, r6
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	460b      	mov	r3, r1
 800b4aa:	d139      	bne.n	800b520 <_dtoa_r+0x6c8>
 800b4ac:	f7f4 feee 	bl	800028c <__adddf3>
 800b4b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b4b4:	4606      	mov	r6, r0
 800b4b6:	460f      	mov	r7, r1
 800b4b8:	f7f5 fb2e 	bl	8000b18 <__aeabi_dcmpgt>
 800b4bc:	b9c8      	cbnz	r0, 800b4f2 <_dtoa_r+0x69a>
 800b4be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b4c2:	4630      	mov	r0, r6
 800b4c4:	4639      	mov	r1, r7
 800b4c6:	f7f5 faff 	bl	8000ac8 <__aeabi_dcmpeq>
 800b4ca:	b110      	cbz	r0, 800b4d2 <_dtoa_r+0x67a>
 800b4cc:	f018 0f01 	tst.w	r8, #1
 800b4d0:	d10f      	bne.n	800b4f2 <_dtoa_r+0x69a>
 800b4d2:	9904      	ldr	r1, [sp, #16]
 800b4d4:	4620      	mov	r0, r4
 800b4d6:	f000 fac6 	bl	800ba66 <_Bfree>
 800b4da:	2300      	movs	r3, #0
 800b4dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b4de:	702b      	strb	r3, [r5, #0]
 800b4e0:	f10a 0301 	add.w	r3, sl, #1
 800b4e4:	6013      	str	r3, [r2, #0]
 800b4e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	f000 8241 	beq.w	800b970 <_dtoa_r+0xb18>
 800b4ee:	601d      	str	r5, [r3, #0]
 800b4f0:	e23e      	b.n	800b970 <_dtoa_r+0xb18>
 800b4f2:	f8cd a020 	str.w	sl, [sp, #32]
 800b4f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b4fa:	2a39      	cmp	r2, #57	; 0x39
 800b4fc:	f105 33ff 	add.w	r3, r5, #4294967295
 800b500:	d108      	bne.n	800b514 <_dtoa_r+0x6bc>
 800b502:	459b      	cmp	fp, r3
 800b504:	d10a      	bne.n	800b51c <_dtoa_r+0x6c4>
 800b506:	9b08      	ldr	r3, [sp, #32]
 800b508:	3301      	adds	r3, #1
 800b50a:	9308      	str	r3, [sp, #32]
 800b50c:	2330      	movs	r3, #48	; 0x30
 800b50e:	f88b 3000 	strb.w	r3, [fp]
 800b512:	465b      	mov	r3, fp
 800b514:	781a      	ldrb	r2, [r3, #0]
 800b516:	3201      	adds	r2, #1
 800b518:	701a      	strb	r2, [r3, #0]
 800b51a:	e78c      	b.n	800b436 <_dtoa_r+0x5de>
 800b51c:	461d      	mov	r5, r3
 800b51e:	e7ea      	b.n	800b4f6 <_dtoa_r+0x69e>
 800b520:	2200      	movs	r2, #0
 800b522:	4b9b      	ldr	r3, [pc, #620]	; (800b790 <_dtoa_r+0x938>)
 800b524:	f7f5 f868 	bl	80005f8 <__aeabi_dmul>
 800b528:	2200      	movs	r2, #0
 800b52a:	2300      	movs	r3, #0
 800b52c:	4606      	mov	r6, r0
 800b52e:	460f      	mov	r7, r1
 800b530:	f7f5 faca 	bl	8000ac8 <__aeabi_dcmpeq>
 800b534:	2800      	cmp	r0, #0
 800b536:	d09a      	beq.n	800b46e <_dtoa_r+0x616>
 800b538:	e7cb      	b.n	800b4d2 <_dtoa_r+0x67a>
 800b53a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b53c:	2a00      	cmp	r2, #0
 800b53e:	f000 808b 	beq.w	800b658 <_dtoa_r+0x800>
 800b542:	9a06      	ldr	r2, [sp, #24]
 800b544:	2a01      	cmp	r2, #1
 800b546:	dc6e      	bgt.n	800b626 <_dtoa_r+0x7ce>
 800b548:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b54a:	2a00      	cmp	r2, #0
 800b54c:	d067      	beq.n	800b61e <_dtoa_r+0x7c6>
 800b54e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b552:	9f07      	ldr	r7, [sp, #28]
 800b554:	9d05      	ldr	r5, [sp, #20]
 800b556:	9a05      	ldr	r2, [sp, #20]
 800b558:	2101      	movs	r1, #1
 800b55a:	441a      	add	r2, r3
 800b55c:	4620      	mov	r0, r4
 800b55e:	9205      	str	r2, [sp, #20]
 800b560:	4498      	add	r8, r3
 800b562:	f000 fb20 	bl	800bba6 <__i2b>
 800b566:	4606      	mov	r6, r0
 800b568:	2d00      	cmp	r5, #0
 800b56a:	dd0c      	ble.n	800b586 <_dtoa_r+0x72e>
 800b56c:	f1b8 0f00 	cmp.w	r8, #0
 800b570:	dd09      	ble.n	800b586 <_dtoa_r+0x72e>
 800b572:	4545      	cmp	r5, r8
 800b574:	9a05      	ldr	r2, [sp, #20]
 800b576:	462b      	mov	r3, r5
 800b578:	bfa8      	it	ge
 800b57a:	4643      	movge	r3, r8
 800b57c:	1ad2      	subs	r2, r2, r3
 800b57e:	9205      	str	r2, [sp, #20]
 800b580:	1aed      	subs	r5, r5, r3
 800b582:	eba8 0803 	sub.w	r8, r8, r3
 800b586:	9b07      	ldr	r3, [sp, #28]
 800b588:	b1eb      	cbz	r3, 800b5c6 <_dtoa_r+0x76e>
 800b58a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d067      	beq.n	800b660 <_dtoa_r+0x808>
 800b590:	b18f      	cbz	r7, 800b5b6 <_dtoa_r+0x75e>
 800b592:	4631      	mov	r1, r6
 800b594:	463a      	mov	r2, r7
 800b596:	4620      	mov	r0, r4
 800b598:	f000 fba4 	bl	800bce4 <__pow5mult>
 800b59c:	9a04      	ldr	r2, [sp, #16]
 800b59e:	4601      	mov	r1, r0
 800b5a0:	4606      	mov	r6, r0
 800b5a2:	4620      	mov	r0, r4
 800b5a4:	f000 fb08 	bl	800bbb8 <__multiply>
 800b5a8:	9904      	ldr	r1, [sp, #16]
 800b5aa:	9008      	str	r0, [sp, #32]
 800b5ac:	4620      	mov	r0, r4
 800b5ae:	f000 fa5a 	bl	800ba66 <_Bfree>
 800b5b2:	9b08      	ldr	r3, [sp, #32]
 800b5b4:	9304      	str	r3, [sp, #16]
 800b5b6:	9b07      	ldr	r3, [sp, #28]
 800b5b8:	1bda      	subs	r2, r3, r7
 800b5ba:	d004      	beq.n	800b5c6 <_dtoa_r+0x76e>
 800b5bc:	9904      	ldr	r1, [sp, #16]
 800b5be:	4620      	mov	r0, r4
 800b5c0:	f000 fb90 	bl	800bce4 <__pow5mult>
 800b5c4:	9004      	str	r0, [sp, #16]
 800b5c6:	2101      	movs	r1, #1
 800b5c8:	4620      	mov	r0, r4
 800b5ca:	f000 faec 	bl	800bba6 <__i2b>
 800b5ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5d0:	4607      	mov	r7, r0
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	f000 81d0 	beq.w	800b978 <_dtoa_r+0xb20>
 800b5d8:	461a      	mov	r2, r3
 800b5da:	4601      	mov	r1, r0
 800b5dc:	4620      	mov	r0, r4
 800b5de:	f000 fb81 	bl	800bce4 <__pow5mult>
 800b5e2:	9b06      	ldr	r3, [sp, #24]
 800b5e4:	2b01      	cmp	r3, #1
 800b5e6:	4607      	mov	r7, r0
 800b5e8:	dc40      	bgt.n	800b66c <_dtoa_r+0x814>
 800b5ea:	9b00      	ldr	r3, [sp, #0]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d139      	bne.n	800b664 <_dtoa_r+0x80c>
 800b5f0:	9b01      	ldr	r3, [sp, #4]
 800b5f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d136      	bne.n	800b668 <_dtoa_r+0x810>
 800b5fa:	9b01      	ldr	r3, [sp, #4]
 800b5fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b600:	0d1b      	lsrs	r3, r3, #20
 800b602:	051b      	lsls	r3, r3, #20
 800b604:	b12b      	cbz	r3, 800b612 <_dtoa_r+0x7ba>
 800b606:	9b05      	ldr	r3, [sp, #20]
 800b608:	3301      	adds	r3, #1
 800b60a:	9305      	str	r3, [sp, #20]
 800b60c:	f108 0801 	add.w	r8, r8, #1
 800b610:	2301      	movs	r3, #1
 800b612:	9307      	str	r3, [sp, #28]
 800b614:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b616:	2b00      	cmp	r3, #0
 800b618:	d12a      	bne.n	800b670 <_dtoa_r+0x818>
 800b61a:	2001      	movs	r0, #1
 800b61c:	e030      	b.n	800b680 <_dtoa_r+0x828>
 800b61e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b620:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b624:	e795      	b.n	800b552 <_dtoa_r+0x6fa>
 800b626:	9b07      	ldr	r3, [sp, #28]
 800b628:	f109 37ff 	add.w	r7, r9, #4294967295
 800b62c:	42bb      	cmp	r3, r7
 800b62e:	bfbf      	itttt	lt
 800b630:	9b07      	ldrlt	r3, [sp, #28]
 800b632:	9707      	strlt	r7, [sp, #28]
 800b634:	1afa      	sublt	r2, r7, r3
 800b636:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b638:	bfbb      	ittet	lt
 800b63a:	189b      	addlt	r3, r3, r2
 800b63c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b63e:	1bdf      	subge	r7, r3, r7
 800b640:	2700      	movlt	r7, #0
 800b642:	f1b9 0f00 	cmp.w	r9, #0
 800b646:	bfb5      	itete	lt
 800b648:	9b05      	ldrlt	r3, [sp, #20]
 800b64a:	9d05      	ldrge	r5, [sp, #20]
 800b64c:	eba3 0509 	sublt.w	r5, r3, r9
 800b650:	464b      	movge	r3, r9
 800b652:	bfb8      	it	lt
 800b654:	2300      	movlt	r3, #0
 800b656:	e77e      	b.n	800b556 <_dtoa_r+0x6fe>
 800b658:	9f07      	ldr	r7, [sp, #28]
 800b65a:	9d05      	ldr	r5, [sp, #20]
 800b65c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b65e:	e783      	b.n	800b568 <_dtoa_r+0x710>
 800b660:	9a07      	ldr	r2, [sp, #28]
 800b662:	e7ab      	b.n	800b5bc <_dtoa_r+0x764>
 800b664:	2300      	movs	r3, #0
 800b666:	e7d4      	b.n	800b612 <_dtoa_r+0x7ba>
 800b668:	9b00      	ldr	r3, [sp, #0]
 800b66a:	e7d2      	b.n	800b612 <_dtoa_r+0x7ba>
 800b66c:	2300      	movs	r3, #0
 800b66e:	9307      	str	r3, [sp, #28]
 800b670:	693b      	ldr	r3, [r7, #16]
 800b672:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800b676:	6918      	ldr	r0, [r3, #16]
 800b678:	f000 fa47 	bl	800bb0a <__hi0bits>
 800b67c:	f1c0 0020 	rsb	r0, r0, #32
 800b680:	4440      	add	r0, r8
 800b682:	f010 001f 	ands.w	r0, r0, #31
 800b686:	d047      	beq.n	800b718 <_dtoa_r+0x8c0>
 800b688:	f1c0 0320 	rsb	r3, r0, #32
 800b68c:	2b04      	cmp	r3, #4
 800b68e:	dd3b      	ble.n	800b708 <_dtoa_r+0x8b0>
 800b690:	9b05      	ldr	r3, [sp, #20]
 800b692:	f1c0 001c 	rsb	r0, r0, #28
 800b696:	4403      	add	r3, r0
 800b698:	9305      	str	r3, [sp, #20]
 800b69a:	4405      	add	r5, r0
 800b69c:	4480      	add	r8, r0
 800b69e:	9b05      	ldr	r3, [sp, #20]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	dd05      	ble.n	800b6b0 <_dtoa_r+0x858>
 800b6a4:	461a      	mov	r2, r3
 800b6a6:	9904      	ldr	r1, [sp, #16]
 800b6a8:	4620      	mov	r0, r4
 800b6aa:	f000 fb69 	bl	800bd80 <__lshift>
 800b6ae:	9004      	str	r0, [sp, #16]
 800b6b0:	f1b8 0f00 	cmp.w	r8, #0
 800b6b4:	dd05      	ble.n	800b6c2 <_dtoa_r+0x86a>
 800b6b6:	4639      	mov	r1, r7
 800b6b8:	4642      	mov	r2, r8
 800b6ba:	4620      	mov	r0, r4
 800b6bc:	f000 fb60 	bl	800bd80 <__lshift>
 800b6c0:	4607      	mov	r7, r0
 800b6c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6c4:	b353      	cbz	r3, 800b71c <_dtoa_r+0x8c4>
 800b6c6:	4639      	mov	r1, r7
 800b6c8:	9804      	ldr	r0, [sp, #16]
 800b6ca:	f000 fbad 	bl	800be28 <__mcmp>
 800b6ce:	2800      	cmp	r0, #0
 800b6d0:	da24      	bge.n	800b71c <_dtoa_r+0x8c4>
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	220a      	movs	r2, #10
 800b6d6:	9904      	ldr	r1, [sp, #16]
 800b6d8:	4620      	mov	r0, r4
 800b6da:	f000 f9db 	bl	800ba94 <__multadd>
 800b6de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6e0:	9004      	str	r0, [sp, #16]
 800b6e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	f000 814d 	beq.w	800b986 <_dtoa_r+0xb2e>
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	4631      	mov	r1, r6
 800b6f0:	220a      	movs	r2, #10
 800b6f2:	4620      	mov	r0, r4
 800b6f4:	f000 f9ce 	bl	800ba94 <__multadd>
 800b6f8:	9b02      	ldr	r3, [sp, #8]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	4606      	mov	r6, r0
 800b6fe:	dc4f      	bgt.n	800b7a0 <_dtoa_r+0x948>
 800b700:	9b06      	ldr	r3, [sp, #24]
 800b702:	2b02      	cmp	r3, #2
 800b704:	dd4c      	ble.n	800b7a0 <_dtoa_r+0x948>
 800b706:	e011      	b.n	800b72c <_dtoa_r+0x8d4>
 800b708:	d0c9      	beq.n	800b69e <_dtoa_r+0x846>
 800b70a:	9a05      	ldr	r2, [sp, #20]
 800b70c:	331c      	adds	r3, #28
 800b70e:	441a      	add	r2, r3
 800b710:	9205      	str	r2, [sp, #20]
 800b712:	441d      	add	r5, r3
 800b714:	4498      	add	r8, r3
 800b716:	e7c2      	b.n	800b69e <_dtoa_r+0x846>
 800b718:	4603      	mov	r3, r0
 800b71a:	e7f6      	b.n	800b70a <_dtoa_r+0x8b2>
 800b71c:	f1b9 0f00 	cmp.w	r9, #0
 800b720:	dc38      	bgt.n	800b794 <_dtoa_r+0x93c>
 800b722:	9b06      	ldr	r3, [sp, #24]
 800b724:	2b02      	cmp	r3, #2
 800b726:	dd35      	ble.n	800b794 <_dtoa_r+0x93c>
 800b728:	f8cd 9008 	str.w	r9, [sp, #8]
 800b72c:	9b02      	ldr	r3, [sp, #8]
 800b72e:	b963      	cbnz	r3, 800b74a <_dtoa_r+0x8f2>
 800b730:	4639      	mov	r1, r7
 800b732:	2205      	movs	r2, #5
 800b734:	4620      	mov	r0, r4
 800b736:	f000 f9ad 	bl	800ba94 <__multadd>
 800b73a:	4601      	mov	r1, r0
 800b73c:	4607      	mov	r7, r0
 800b73e:	9804      	ldr	r0, [sp, #16]
 800b740:	f000 fb72 	bl	800be28 <__mcmp>
 800b744:	2800      	cmp	r0, #0
 800b746:	f73f adcc 	bgt.w	800b2e2 <_dtoa_r+0x48a>
 800b74a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b74c:	465d      	mov	r5, fp
 800b74e:	ea6f 0a03 	mvn.w	sl, r3
 800b752:	f04f 0900 	mov.w	r9, #0
 800b756:	4639      	mov	r1, r7
 800b758:	4620      	mov	r0, r4
 800b75a:	f000 f984 	bl	800ba66 <_Bfree>
 800b75e:	2e00      	cmp	r6, #0
 800b760:	f43f aeb7 	beq.w	800b4d2 <_dtoa_r+0x67a>
 800b764:	f1b9 0f00 	cmp.w	r9, #0
 800b768:	d005      	beq.n	800b776 <_dtoa_r+0x91e>
 800b76a:	45b1      	cmp	r9, r6
 800b76c:	d003      	beq.n	800b776 <_dtoa_r+0x91e>
 800b76e:	4649      	mov	r1, r9
 800b770:	4620      	mov	r0, r4
 800b772:	f000 f978 	bl	800ba66 <_Bfree>
 800b776:	4631      	mov	r1, r6
 800b778:	4620      	mov	r0, r4
 800b77a:	f000 f974 	bl	800ba66 <_Bfree>
 800b77e:	e6a8      	b.n	800b4d2 <_dtoa_r+0x67a>
 800b780:	2700      	movs	r7, #0
 800b782:	463e      	mov	r6, r7
 800b784:	e7e1      	b.n	800b74a <_dtoa_r+0x8f2>
 800b786:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b78a:	463e      	mov	r6, r7
 800b78c:	e5a9      	b.n	800b2e2 <_dtoa_r+0x48a>
 800b78e:	bf00      	nop
 800b790:	40240000 	.word	0x40240000
 800b794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b796:	f8cd 9008 	str.w	r9, [sp, #8]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	f000 80fa 	beq.w	800b994 <_dtoa_r+0xb3c>
 800b7a0:	2d00      	cmp	r5, #0
 800b7a2:	dd05      	ble.n	800b7b0 <_dtoa_r+0x958>
 800b7a4:	4631      	mov	r1, r6
 800b7a6:	462a      	mov	r2, r5
 800b7a8:	4620      	mov	r0, r4
 800b7aa:	f000 fae9 	bl	800bd80 <__lshift>
 800b7ae:	4606      	mov	r6, r0
 800b7b0:	9b07      	ldr	r3, [sp, #28]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d04c      	beq.n	800b850 <_dtoa_r+0x9f8>
 800b7b6:	6871      	ldr	r1, [r6, #4]
 800b7b8:	4620      	mov	r0, r4
 800b7ba:	f000 f920 	bl	800b9fe <_Balloc>
 800b7be:	6932      	ldr	r2, [r6, #16]
 800b7c0:	3202      	adds	r2, #2
 800b7c2:	4605      	mov	r5, r0
 800b7c4:	0092      	lsls	r2, r2, #2
 800b7c6:	f106 010c 	add.w	r1, r6, #12
 800b7ca:	300c      	adds	r0, #12
 800b7cc:	f000 f90a 	bl	800b9e4 <memcpy>
 800b7d0:	2201      	movs	r2, #1
 800b7d2:	4629      	mov	r1, r5
 800b7d4:	4620      	mov	r0, r4
 800b7d6:	f000 fad3 	bl	800bd80 <__lshift>
 800b7da:	9b00      	ldr	r3, [sp, #0]
 800b7dc:	f8cd b014 	str.w	fp, [sp, #20]
 800b7e0:	f003 0301 	and.w	r3, r3, #1
 800b7e4:	46b1      	mov	r9, r6
 800b7e6:	9307      	str	r3, [sp, #28]
 800b7e8:	4606      	mov	r6, r0
 800b7ea:	4639      	mov	r1, r7
 800b7ec:	9804      	ldr	r0, [sp, #16]
 800b7ee:	f7ff faa7 	bl	800ad40 <quorem>
 800b7f2:	4649      	mov	r1, r9
 800b7f4:	4605      	mov	r5, r0
 800b7f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b7fa:	9804      	ldr	r0, [sp, #16]
 800b7fc:	f000 fb14 	bl	800be28 <__mcmp>
 800b800:	4632      	mov	r2, r6
 800b802:	9000      	str	r0, [sp, #0]
 800b804:	4639      	mov	r1, r7
 800b806:	4620      	mov	r0, r4
 800b808:	f000 fb28 	bl	800be5c <__mdiff>
 800b80c:	68c3      	ldr	r3, [r0, #12]
 800b80e:	4602      	mov	r2, r0
 800b810:	bb03      	cbnz	r3, 800b854 <_dtoa_r+0x9fc>
 800b812:	4601      	mov	r1, r0
 800b814:	9008      	str	r0, [sp, #32]
 800b816:	9804      	ldr	r0, [sp, #16]
 800b818:	f000 fb06 	bl	800be28 <__mcmp>
 800b81c:	9a08      	ldr	r2, [sp, #32]
 800b81e:	4603      	mov	r3, r0
 800b820:	4611      	mov	r1, r2
 800b822:	4620      	mov	r0, r4
 800b824:	9308      	str	r3, [sp, #32]
 800b826:	f000 f91e 	bl	800ba66 <_Bfree>
 800b82a:	9b08      	ldr	r3, [sp, #32]
 800b82c:	b9a3      	cbnz	r3, 800b858 <_dtoa_r+0xa00>
 800b82e:	9a06      	ldr	r2, [sp, #24]
 800b830:	b992      	cbnz	r2, 800b858 <_dtoa_r+0xa00>
 800b832:	9a07      	ldr	r2, [sp, #28]
 800b834:	b982      	cbnz	r2, 800b858 <_dtoa_r+0xa00>
 800b836:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b83a:	d029      	beq.n	800b890 <_dtoa_r+0xa38>
 800b83c:	9b00      	ldr	r3, [sp, #0]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	dd01      	ble.n	800b846 <_dtoa_r+0x9ee>
 800b842:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800b846:	9b05      	ldr	r3, [sp, #20]
 800b848:	1c5d      	adds	r5, r3, #1
 800b84a:	f883 8000 	strb.w	r8, [r3]
 800b84e:	e782      	b.n	800b756 <_dtoa_r+0x8fe>
 800b850:	4630      	mov	r0, r6
 800b852:	e7c2      	b.n	800b7da <_dtoa_r+0x982>
 800b854:	2301      	movs	r3, #1
 800b856:	e7e3      	b.n	800b820 <_dtoa_r+0x9c8>
 800b858:	9a00      	ldr	r2, [sp, #0]
 800b85a:	2a00      	cmp	r2, #0
 800b85c:	db04      	blt.n	800b868 <_dtoa_r+0xa10>
 800b85e:	d125      	bne.n	800b8ac <_dtoa_r+0xa54>
 800b860:	9a06      	ldr	r2, [sp, #24]
 800b862:	bb1a      	cbnz	r2, 800b8ac <_dtoa_r+0xa54>
 800b864:	9a07      	ldr	r2, [sp, #28]
 800b866:	bb0a      	cbnz	r2, 800b8ac <_dtoa_r+0xa54>
 800b868:	2b00      	cmp	r3, #0
 800b86a:	ddec      	ble.n	800b846 <_dtoa_r+0x9ee>
 800b86c:	2201      	movs	r2, #1
 800b86e:	9904      	ldr	r1, [sp, #16]
 800b870:	4620      	mov	r0, r4
 800b872:	f000 fa85 	bl	800bd80 <__lshift>
 800b876:	4639      	mov	r1, r7
 800b878:	9004      	str	r0, [sp, #16]
 800b87a:	f000 fad5 	bl	800be28 <__mcmp>
 800b87e:	2800      	cmp	r0, #0
 800b880:	dc03      	bgt.n	800b88a <_dtoa_r+0xa32>
 800b882:	d1e0      	bne.n	800b846 <_dtoa_r+0x9ee>
 800b884:	f018 0f01 	tst.w	r8, #1
 800b888:	d0dd      	beq.n	800b846 <_dtoa_r+0x9ee>
 800b88a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b88e:	d1d8      	bne.n	800b842 <_dtoa_r+0x9ea>
 800b890:	9b05      	ldr	r3, [sp, #20]
 800b892:	9a05      	ldr	r2, [sp, #20]
 800b894:	1c5d      	adds	r5, r3, #1
 800b896:	2339      	movs	r3, #57	; 0x39
 800b898:	7013      	strb	r3, [r2, #0]
 800b89a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b89e:	2b39      	cmp	r3, #57	; 0x39
 800b8a0:	f105 32ff 	add.w	r2, r5, #4294967295
 800b8a4:	d04f      	beq.n	800b946 <_dtoa_r+0xaee>
 800b8a6:	3301      	adds	r3, #1
 800b8a8:	7013      	strb	r3, [r2, #0]
 800b8aa:	e754      	b.n	800b756 <_dtoa_r+0x8fe>
 800b8ac:	9a05      	ldr	r2, [sp, #20]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	f102 0501 	add.w	r5, r2, #1
 800b8b4:	dd06      	ble.n	800b8c4 <_dtoa_r+0xa6c>
 800b8b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b8ba:	d0e9      	beq.n	800b890 <_dtoa_r+0xa38>
 800b8bc:	f108 0801 	add.w	r8, r8, #1
 800b8c0:	9b05      	ldr	r3, [sp, #20]
 800b8c2:	e7c2      	b.n	800b84a <_dtoa_r+0x9f2>
 800b8c4:	9a02      	ldr	r2, [sp, #8]
 800b8c6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800b8ca:	eba5 030b 	sub.w	r3, r5, fp
 800b8ce:	4293      	cmp	r3, r2
 800b8d0:	d021      	beq.n	800b916 <_dtoa_r+0xabe>
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	220a      	movs	r2, #10
 800b8d6:	9904      	ldr	r1, [sp, #16]
 800b8d8:	4620      	mov	r0, r4
 800b8da:	f000 f8db 	bl	800ba94 <__multadd>
 800b8de:	45b1      	cmp	r9, r6
 800b8e0:	9004      	str	r0, [sp, #16]
 800b8e2:	f04f 0300 	mov.w	r3, #0
 800b8e6:	f04f 020a 	mov.w	r2, #10
 800b8ea:	4649      	mov	r1, r9
 800b8ec:	4620      	mov	r0, r4
 800b8ee:	d105      	bne.n	800b8fc <_dtoa_r+0xaa4>
 800b8f0:	f000 f8d0 	bl	800ba94 <__multadd>
 800b8f4:	4681      	mov	r9, r0
 800b8f6:	4606      	mov	r6, r0
 800b8f8:	9505      	str	r5, [sp, #20]
 800b8fa:	e776      	b.n	800b7ea <_dtoa_r+0x992>
 800b8fc:	f000 f8ca 	bl	800ba94 <__multadd>
 800b900:	4631      	mov	r1, r6
 800b902:	4681      	mov	r9, r0
 800b904:	2300      	movs	r3, #0
 800b906:	220a      	movs	r2, #10
 800b908:	4620      	mov	r0, r4
 800b90a:	f000 f8c3 	bl	800ba94 <__multadd>
 800b90e:	4606      	mov	r6, r0
 800b910:	e7f2      	b.n	800b8f8 <_dtoa_r+0xaa0>
 800b912:	f04f 0900 	mov.w	r9, #0
 800b916:	2201      	movs	r2, #1
 800b918:	9904      	ldr	r1, [sp, #16]
 800b91a:	4620      	mov	r0, r4
 800b91c:	f000 fa30 	bl	800bd80 <__lshift>
 800b920:	4639      	mov	r1, r7
 800b922:	9004      	str	r0, [sp, #16]
 800b924:	f000 fa80 	bl	800be28 <__mcmp>
 800b928:	2800      	cmp	r0, #0
 800b92a:	dcb6      	bgt.n	800b89a <_dtoa_r+0xa42>
 800b92c:	d102      	bne.n	800b934 <_dtoa_r+0xadc>
 800b92e:	f018 0f01 	tst.w	r8, #1
 800b932:	d1b2      	bne.n	800b89a <_dtoa_r+0xa42>
 800b934:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b938:	2b30      	cmp	r3, #48	; 0x30
 800b93a:	f105 32ff 	add.w	r2, r5, #4294967295
 800b93e:	f47f af0a 	bne.w	800b756 <_dtoa_r+0x8fe>
 800b942:	4615      	mov	r5, r2
 800b944:	e7f6      	b.n	800b934 <_dtoa_r+0xadc>
 800b946:	4593      	cmp	fp, r2
 800b948:	d105      	bne.n	800b956 <_dtoa_r+0xafe>
 800b94a:	2331      	movs	r3, #49	; 0x31
 800b94c:	f10a 0a01 	add.w	sl, sl, #1
 800b950:	f88b 3000 	strb.w	r3, [fp]
 800b954:	e6ff      	b.n	800b756 <_dtoa_r+0x8fe>
 800b956:	4615      	mov	r5, r2
 800b958:	e79f      	b.n	800b89a <_dtoa_r+0xa42>
 800b95a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800b9c0 <_dtoa_r+0xb68>
 800b95e:	e007      	b.n	800b970 <_dtoa_r+0xb18>
 800b960:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b962:	f8df b060 	ldr.w	fp, [pc, #96]	; 800b9c4 <_dtoa_r+0xb6c>
 800b966:	b11b      	cbz	r3, 800b970 <_dtoa_r+0xb18>
 800b968:	f10b 0308 	add.w	r3, fp, #8
 800b96c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b96e:	6013      	str	r3, [r2, #0]
 800b970:	4658      	mov	r0, fp
 800b972:	b017      	add	sp, #92	; 0x5c
 800b974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b978:	9b06      	ldr	r3, [sp, #24]
 800b97a:	2b01      	cmp	r3, #1
 800b97c:	f77f ae35 	ble.w	800b5ea <_dtoa_r+0x792>
 800b980:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b982:	9307      	str	r3, [sp, #28]
 800b984:	e649      	b.n	800b61a <_dtoa_r+0x7c2>
 800b986:	9b02      	ldr	r3, [sp, #8]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	dc03      	bgt.n	800b994 <_dtoa_r+0xb3c>
 800b98c:	9b06      	ldr	r3, [sp, #24]
 800b98e:	2b02      	cmp	r3, #2
 800b990:	f73f aecc 	bgt.w	800b72c <_dtoa_r+0x8d4>
 800b994:	465d      	mov	r5, fp
 800b996:	4639      	mov	r1, r7
 800b998:	9804      	ldr	r0, [sp, #16]
 800b99a:	f7ff f9d1 	bl	800ad40 <quorem>
 800b99e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b9a2:	f805 8b01 	strb.w	r8, [r5], #1
 800b9a6:	9a02      	ldr	r2, [sp, #8]
 800b9a8:	eba5 030b 	sub.w	r3, r5, fp
 800b9ac:	429a      	cmp	r2, r3
 800b9ae:	ddb0      	ble.n	800b912 <_dtoa_r+0xaba>
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	220a      	movs	r2, #10
 800b9b4:	9904      	ldr	r1, [sp, #16]
 800b9b6:	4620      	mov	r0, r4
 800b9b8:	f000 f86c 	bl	800ba94 <__multadd>
 800b9bc:	9004      	str	r0, [sp, #16]
 800b9be:	e7ea      	b.n	800b996 <_dtoa_r+0xb3e>
 800b9c0:	0800c3e8 	.word	0x0800c3e8
 800b9c4:	0800c40c 	.word	0x0800c40c

0800b9c8 <_localeconv_r>:
 800b9c8:	4b04      	ldr	r3, [pc, #16]	; (800b9dc <_localeconv_r+0x14>)
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	6a18      	ldr	r0, [r3, #32]
 800b9ce:	4b04      	ldr	r3, [pc, #16]	; (800b9e0 <_localeconv_r+0x18>)
 800b9d0:	2800      	cmp	r0, #0
 800b9d2:	bf08      	it	eq
 800b9d4:	4618      	moveq	r0, r3
 800b9d6:	30f0      	adds	r0, #240	; 0xf0
 800b9d8:	4770      	bx	lr
 800b9da:	bf00      	nop
 800b9dc:	20000180 	.word	0x20000180
 800b9e0:	200001e4 	.word	0x200001e4

0800b9e4 <memcpy>:
 800b9e4:	b510      	push	{r4, lr}
 800b9e6:	1e43      	subs	r3, r0, #1
 800b9e8:	440a      	add	r2, r1
 800b9ea:	4291      	cmp	r1, r2
 800b9ec:	d100      	bne.n	800b9f0 <memcpy+0xc>
 800b9ee:	bd10      	pop	{r4, pc}
 800b9f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b9f8:	e7f7      	b.n	800b9ea <memcpy+0x6>

0800b9fa <__malloc_lock>:
 800b9fa:	4770      	bx	lr

0800b9fc <__malloc_unlock>:
 800b9fc:	4770      	bx	lr

0800b9fe <_Balloc>:
 800b9fe:	b570      	push	{r4, r5, r6, lr}
 800ba00:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ba02:	4604      	mov	r4, r0
 800ba04:	460e      	mov	r6, r1
 800ba06:	b93d      	cbnz	r5, 800ba18 <_Balloc+0x1a>
 800ba08:	2010      	movs	r0, #16
 800ba0a:	f7fe fc4d 	bl	800a2a8 <malloc>
 800ba0e:	6260      	str	r0, [r4, #36]	; 0x24
 800ba10:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ba14:	6005      	str	r5, [r0, #0]
 800ba16:	60c5      	str	r5, [r0, #12]
 800ba18:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ba1a:	68eb      	ldr	r3, [r5, #12]
 800ba1c:	b183      	cbz	r3, 800ba40 <_Balloc+0x42>
 800ba1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba20:	68db      	ldr	r3, [r3, #12]
 800ba22:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ba26:	b9b8      	cbnz	r0, 800ba58 <_Balloc+0x5a>
 800ba28:	2101      	movs	r1, #1
 800ba2a:	fa01 f506 	lsl.w	r5, r1, r6
 800ba2e:	1d6a      	adds	r2, r5, #5
 800ba30:	0092      	lsls	r2, r2, #2
 800ba32:	4620      	mov	r0, r4
 800ba34:	f000 fabe 	bl	800bfb4 <_calloc_r>
 800ba38:	b160      	cbz	r0, 800ba54 <_Balloc+0x56>
 800ba3a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800ba3e:	e00e      	b.n	800ba5e <_Balloc+0x60>
 800ba40:	2221      	movs	r2, #33	; 0x21
 800ba42:	2104      	movs	r1, #4
 800ba44:	4620      	mov	r0, r4
 800ba46:	f000 fab5 	bl	800bfb4 <_calloc_r>
 800ba4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba4c:	60e8      	str	r0, [r5, #12]
 800ba4e:	68db      	ldr	r3, [r3, #12]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d1e4      	bne.n	800ba1e <_Balloc+0x20>
 800ba54:	2000      	movs	r0, #0
 800ba56:	bd70      	pop	{r4, r5, r6, pc}
 800ba58:	6802      	ldr	r2, [r0, #0]
 800ba5a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800ba5e:	2300      	movs	r3, #0
 800ba60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ba64:	e7f7      	b.n	800ba56 <_Balloc+0x58>

0800ba66 <_Bfree>:
 800ba66:	b570      	push	{r4, r5, r6, lr}
 800ba68:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ba6a:	4606      	mov	r6, r0
 800ba6c:	460d      	mov	r5, r1
 800ba6e:	b93c      	cbnz	r4, 800ba80 <_Bfree+0x1a>
 800ba70:	2010      	movs	r0, #16
 800ba72:	f7fe fc19 	bl	800a2a8 <malloc>
 800ba76:	6270      	str	r0, [r6, #36]	; 0x24
 800ba78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba7c:	6004      	str	r4, [r0, #0]
 800ba7e:	60c4      	str	r4, [r0, #12]
 800ba80:	b13d      	cbz	r5, 800ba92 <_Bfree+0x2c>
 800ba82:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ba84:	686a      	ldr	r2, [r5, #4]
 800ba86:	68db      	ldr	r3, [r3, #12]
 800ba88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ba8c:	6029      	str	r1, [r5, #0]
 800ba8e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800ba92:	bd70      	pop	{r4, r5, r6, pc}

0800ba94 <__multadd>:
 800ba94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba98:	690d      	ldr	r5, [r1, #16]
 800ba9a:	461f      	mov	r7, r3
 800ba9c:	4606      	mov	r6, r0
 800ba9e:	460c      	mov	r4, r1
 800baa0:	f101 0c14 	add.w	ip, r1, #20
 800baa4:	2300      	movs	r3, #0
 800baa6:	f8dc 0000 	ldr.w	r0, [ip]
 800baaa:	b281      	uxth	r1, r0
 800baac:	fb02 7101 	mla	r1, r2, r1, r7
 800bab0:	0c0f      	lsrs	r7, r1, #16
 800bab2:	0c00      	lsrs	r0, r0, #16
 800bab4:	fb02 7000 	mla	r0, r2, r0, r7
 800bab8:	b289      	uxth	r1, r1
 800baba:	3301      	adds	r3, #1
 800babc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800bac0:	429d      	cmp	r5, r3
 800bac2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800bac6:	f84c 1b04 	str.w	r1, [ip], #4
 800baca:	dcec      	bgt.n	800baa6 <__multadd+0x12>
 800bacc:	b1d7      	cbz	r7, 800bb04 <__multadd+0x70>
 800bace:	68a3      	ldr	r3, [r4, #8]
 800bad0:	42ab      	cmp	r3, r5
 800bad2:	dc12      	bgt.n	800bafa <__multadd+0x66>
 800bad4:	6861      	ldr	r1, [r4, #4]
 800bad6:	4630      	mov	r0, r6
 800bad8:	3101      	adds	r1, #1
 800bada:	f7ff ff90 	bl	800b9fe <_Balloc>
 800bade:	6922      	ldr	r2, [r4, #16]
 800bae0:	3202      	adds	r2, #2
 800bae2:	f104 010c 	add.w	r1, r4, #12
 800bae6:	4680      	mov	r8, r0
 800bae8:	0092      	lsls	r2, r2, #2
 800baea:	300c      	adds	r0, #12
 800baec:	f7ff ff7a 	bl	800b9e4 <memcpy>
 800baf0:	4621      	mov	r1, r4
 800baf2:	4630      	mov	r0, r6
 800baf4:	f7ff ffb7 	bl	800ba66 <_Bfree>
 800baf8:	4644      	mov	r4, r8
 800bafa:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bafe:	3501      	adds	r5, #1
 800bb00:	615f      	str	r7, [r3, #20]
 800bb02:	6125      	str	r5, [r4, #16]
 800bb04:	4620      	mov	r0, r4
 800bb06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800bb0a <__hi0bits>:
 800bb0a:	0c02      	lsrs	r2, r0, #16
 800bb0c:	0412      	lsls	r2, r2, #16
 800bb0e:	4603      	mov	r3, r0
 800bb10:	b9b2      	cbnz	r2, 800bb40 <__hi0bits+0x36>
 800bb12:	0403      	lsls	r3, r0, #16
 800bb14:	2010      	movs	r0, #16
 800bb16:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800bb1a:	bf04      	itt	eq
 800bb1c:	021b      	lsleq	r3, r3, #8
 800bb1e:	3008      	addeq	r0, #8
 800bb20:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bb24:	bf04      	itt	eq
 800bb26:	011b      	lsleq	r3, r3, #4
 800bb28:	3004      	addeq	r0, #4
 800bb2a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bb2e:	bf04      	itt	eq
 800bb30:	009b      	lsleq	r3, r3, #2
 800bb32:	3002      	addeq	r0, #2
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	db06      	blt.n	800bb46 <__hi0bits+0x3c>
 800bb38:	005b      	lsls	r3, r3, #1
 800bb3a:	d503      	bpl.n	800bb44 <__hi0bits+0x3a>
 800bb3c:	3001      	adds	r0, #1
 800bb3e:	4770      	bx	lr
 800bb40:	2000      	movs	r0, #0
 800bb42:	e7e8      	b.n	800bb16 <__hi0bits+0xc>
 800bb44:	2020      	movs	r0, #32
 800bb46:	4770      	bx	lr

0800bb48 <__lo0bits>:
 800bb48:	6803      	ldr	r3, [r0, #0]
 800bb4a:	f013 0207 	ands.w	r2, r3, #7
 800bb4e:	4601      	mov	r1, r0
 800bb50:	d00b      	beq.n	800bb6a <__lo0bits+0x22>
 800bb52:	07da      	lsls	r2, r3, #31
 800bb54:	d423      	bmi.n	800bb9e <__lo0bits+0x56>
 800bb56:	0798      	lsls	r0, r3, #30
 800bb58:	bf49      	itett	mi
 800bb5a:	085b      	lsrmi	r3, r3, #1
 800bb5c:	089b      	lsrpl	r3, r3, #2
 800bb5e:	2001      	movmi	r0, #1
 800bb60:	600b      	strmi	r3, [r1, #0]
 800bb62:	bf5c      	itt	pl
 800bb64:	600b      	strpl	r3, [r1, #0]
 800bb66:	2002      	movpl	r0, #2
 800bb68:	4770      	bx	lr
 800bb6a:	b298      	uxth	r0, r3
 800bb6c:	b9a8      	cbnz	r0, 800bb9a <__lo0bits+0x52>
 800bb6e:	0c1b      	lsrs	r3, r3, #16
 800bb70:	2010      	movs	r0, #16
 800bb72:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bb76:	bf04      	itt	eq
 800bb78:	0a1b      	lsreq	r3, r3, #8
 800bb7a:	3008      	addeq	r0, #8
 800bb7c:	071a      	lsls	r2, r3, #28
 800bb7e:	bf04      	itt	eq
 800bb80:	091b      	lsreq	r3, r3, #4
 800bb82:	3004      	addeq	r0, #4
 800bb84:	079a      	lsls	r2, r3, #30
 800bb86:	bf04      	itt	eq
 800bb88:	089b      	lsreq	r3, r3, #2
 800bb8a:	3002      	addeq	r0, #2
 800bb8c:	07da      	lsls	r2, r3, #31
 800bb8e:	d402      	bmi.n	800bb96 <__lo0bits+0x4e>
 800bb90:	085b      	lsrs	r3, r3, #1
 800bb92:	d006      	beq.n	800bba2 <__lo0bits+0x5a>
 800bb94:	3001      	adds	r0, #1
 800bb96:	600b      	str	r3, [r1, #0]
 800bb98:	4770      	bx	lr
 800bb9a:	4610      	mov	r0, r2
 800bb9c:	e7e9      	b.n	800bb72 <__lo0bits+0x2a>
 800bb9e:	2000      	movs	r0, #0
 800bba0:	4770      	bx	lr
 800bba2:	2020      	movs	r0, #32
 800bba4:	4770      	bx	lr

0800bba6 <__i2b>:
 800bba6:	b510      	push	{r4, lr}
 800bba8:	460c      	mov	r4, r1
 800bbaa:	2101      	movs	r1, #1
 800bbac:	f7ff ff27 	bl	800b9fe <_Balloc>
 800bbb0:	2201      	movs	r2, #1
 800bbb2:	6144      	str	r4, [r0, #20]
 800bbb4:	6102      	str	r2, [r0, #16]
 800bbb6:	bd10      	pop	{r4, pc}

0800bbb8 <__multiply>:
 800bbb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbbc:	4614      	mov	r4, r2
 800bbbe:	690a      	ldr	r2, [r1, #16]
 800bbc0:	6923      	ldr	r3, [r4, #16]
 800bbc2:	429a      	cmp	r2, r3
 800bbc4:	bfb8      	it	lt
 800bbc6:	460b      	movlt	r3, r1
 800bbc8:	4688      	mov	r8, r1
 800bbca:	bfbc      	itt	lt
 800bbcc:	46a0      	movlt	r8, r4
 800bbce:	461c      	movlt	r4, r3
 800bbd0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bbd4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bbd8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bbdc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bbe0:	eb07 0609 	add.w	r6, r7, r9
 800bbe4:	42b3      	cmp	r3, r6
 800bbe6:	bfb8      	it	lt
 800bbe8:	3101      	addlt	r1, #1
 800bbea:	f7ff ff08 	bl	800b9fe <_Balloc>
 800bbee:	f100 0514 	add.w	r5, r0, #20
 800bbf2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800bbf6:	462b      	mov	r3, r5
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	4573      	cmp	r3, lr
 800bbfc:	d316      	bcc.n	800bc2c <__multiply+0x74>
 800bbfe:	f104 0214 	add.w	r2, r4, #20
 800bc02:	f108 0114 	add.w	r1, r8, #20
 800bc06:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800bc0a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800bc0e:	9300      	str	r3, [sp, #0]
 800bc10:	9b00      	ldr	r3, [sp, #0]
 800bc12:	9201      	str	r2, [sp, #4]
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d80c      	bhi.n	800bc32 <__multiply+0x7a>
 800bc18:	2e00      	cmp	r6, #0
 800bc1a:	dd03      	ble.n	800bc24 <__multiply+0x6c>
 800bc1c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d05d      	beq.n	800bce0 <__multiply+0x128>
 800bc24:	6106      	str	r6, [r0, #16]
 800bc26:	b003      	add	sp, #12
 800bc28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc2c:	f843 2b04 	str.w	r2, [r3], #4
 800bc30:	e7e3      	b.n	800bbfa <__multiply+0x42>
 800bc32:	f8b2 b000 	ldrh.w	fp, [r2]
 800bc36:	f1bb 0f00 	cmp.w	fp, #0
 800bc3a:	d023      	beq.n	800bc84 <__multiply+0xcc>
 800bc3c:	4689      	mov	r9, r1
 800bc3e:	46ac      	mov	ip, r5
 800bc40:	f04f 0800 	mov.w	r8, #0
 800bc44:	f859 4b04 	ldr.w	r4, [r9], #4
 800bc48:	f8dc a000 	ldr.w	sl, [ip]
 800bc4c:	b2a3      	uxth	r3, r4
 800bc4e:	fa1f fa8a 	uxth.w	sl, sl
 800bc52:	fb0b a303 	mla	r3, fp, r3, sl
 800bc56:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bc5a:	f8dc 4000 	ldr.w	r4, [ip]
 800bc5e:	4443      	add	r3, r8
 800bc60:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bc64:	fb0b 840a 	mla	r4, fp, sl, r8
 800bc68:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800bc6c:	46e2      	mov	sl, ip
 800bc6e:	b29b      	uxth	r3, r3
 800bc70:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bc74:	454f      	cmp	r7, r9
 800bc76:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bc7a:	f84a 3b04 	str.w	r3, [sl], #4
 800bc7e:	d82b      	bhi.n	800bcd8 <__multiply+0x120>
 800bc80:	f8cc 8004 	str.w	r8, [ip, #4]
 800bc84:	9b01      	ldr	r3, [sp, #4]
 800bc86:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800bc8a:	3204      	adds	r2, #4
 800bc8c:	f1ba 0f00 	cmp.w	sl, #0
 800bc90:	d020      	beq.n	800bcd4 <__multiply+0x11c>
 800bc92:	682b      	ldr	r3, [r5, #0]
 800bc94:	4689      	mov	r9, r1
 800bc96:	46a8      	mov	r8, r5
 800bc98:	f04f 0b00 	mov.w	fp, #0
 800bc9c:	f8b9 c000 	ldrh.w	ip, [r9]
 800bca0:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800bca4:	fb0a 440c 	mla	r4, sl, ip, r4
 800bca8:	445c      	add	r4, fp
 800bcaa:	46c4      	mov	ip, r8
 800bcac:	b29b      	uxth	r3, r3
 800bcae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bcb2:	f84c 3b04 	str.w	r3, [ip], #4
 800bcb6:	f859 3b04 	ldr.w	r3, [r9], #4
 800bcba:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800bcbe:	0c1b      	lsrs	r3, r3, #16
 800bcc0:	fb0a b303 	mla	r3, sl, r3, fp
 800bcc4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800bcc8:	454f      	cmp	r7, r9
 800bcca:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800bcce:	d805      	bhi.n	800bcdc <__multiply+0x124>
 800bcd0:	f8c8 3004 	str.w	r3, [r8, #4]
 800bcd4:	3504      	adds	r5, #4
 800bcd6:	e79b      	b.n	800bc10 <__multiply+0x58>
 800bcd8:	46d4      	mov	ip, sl
 800bcda:	e7b3      	b.n	800bc44 <__multiply+0x8c>
 800bcdc:	46e0      	mov	r8, ip
 800bcde:	e7dd      	b.n	800bc9c <__multiply+0xe4>
 800bce0:	3e01      	subs	r6, #1
 800bce2:	e799      	b.n	800bc18 <__multiply+0x60>

0800bce4 <__pow5mult>:
 800bce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bce8:	4615      	mov	r5, r2
 800bcea:	f012 0203 	ands.w	r2, r2, #3
 800bcee:	4606      	mov	r6, r0
 800bcf0:	460f      	mov	r7, r1
 800bcf2:	d007      	beq.n	800bd04 <__pow5mult+0x20>
 800bcf4:	3a01      	subs	r2, #1
 800bcf6:	4c21      	ldr	r4, [pc, #132]	; (800bd7c <__pow5mult+0x98>)
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bcfe:	f7ff fec9 	bl	800ba94 <__multadd>
 800bd02:	4607      	mov	r7, r0
 800bd04:	10ad      	asrs	r5, r5, #2
 800bd06:	d035      	beq.n	800bd74 <__pow5mult+0x90>
 800bd08:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bd0a:	b93c      	cbnz	r4, 800bd1c <__pow5mult+0x38>
 800bd0c:	2010      	movs	r0, #16
 800bd0e:	f7fe facb 	bl	800a2a8 <malloc>
 800bd12:	6270      	str	r0, [r6, #36]	; 0x24
 800bd14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bd18:	6004      	str	r4, [r0, #0]
 800bd1a:	60c4      	str	r4, [r0, #12]
 800bd1c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bd20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bd24:	b94c      	cbnz	r4, 800bd3a <__pow5mult+0x56>
 800bd26:	f240 2171 	movw	r1, #625	; 0x271
 800bd2a:	4630      	mov	r0, r6
 800bd2c:	f7ff ff3b 	bl	800bba6 <__i2b>
 800bd30:	2300      	movs	r3, #0
 800bd32:	f8c8 0008 	str.w	r0, [r8, #8]
 800bd36:	4604      	mov	r4, r0
 800bd38:	6003      	str	r3, [r0, #0]
 800bd3a:	f04f 0800 	mov.w	r8, #0
 800bd3e:	07eb      	lsls	r3, r5, #31
 800bd40:	d50a      	bpl.n	800bd58 <__pow5mult+0x74>
 800bd42:	4639      	mov	r1, r7
 800bd44:	4622      	mov	r2, r4
 800bd46:	4630      	mov	r0, r6
 800bd48:	f7ff ff36 	bl	800bbb8 <__multiply>
 800bd4c:	4639      	mov	r1, r7
 800bd4e:	4681      	mov	r9, r0
 800bd50:	4630      	mov	r0, r6
 800bd52:	f7ff fe88 	bl	800ba66 <_Bfree>
 800bd56:	464f      	mov	r7, r9
 800bd58:	106d      	asrs	r5, r5, #1
 800bd5a:	d00b      	beq.n	800bd74 <__pow5mult+0x90>
 800bd5c:	6820      	ldr	r0, [r4, #0]
 800bd5e:	b938      	cbnz	r0, 800bd70 <__pow5mult+0x8c>
 800bd60:	4622      	mov	r2, r4
 800bd62:	4621      	mov	r1, r4
 800bd64:	4630      	mov	r0, r6
 800bd66:	f7ff ff27 	bl	800bbb8 <__multiply>
 800bd6a:	6020      	str	r0, [r4, #0]
 800bd6c:	f8c0 8000 	str.w	r8, [r0]
 800bd70:	4604      	mov	r4, r0
 800bd72:	e7e4      	b.n	800bd3e <__pow5mult+0x5a>
 800bd74:	4638      	mov	r0, r7
 800bd76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd7a:	bf00      	nop
 800bd7c:	0800c510 	.word	0x0800c510

0800bd80 <__lshift>:
 800bd80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd84:	460c      	mov	r4, r1
 800bd86:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bd8a:	6923      	ldr	r3, [r4, #16]
 800bd8c:	6849      	ldr	r1, [r1, #4]
 800bd8e:	eb0a 0903 	add.w	r9, sl, r3
 800bd92:	68a3      	ldr	r3, [r4, #8]
 800bd94:	4607      	mov	r7, r0
 800bd96:	4616      	mov	r6, r2
 800bd98:	f109 0501 	add.w	r5, r9, #1
 800bd9c:	42ab      	cmp	r3, r5
 800bd9e:	db32      	blt.n	800be06 <__lshift+0x86>
 800bda0:	4638      	mov	r0, r7
 800bda2:	f7ff fe2c 	bl	800b9fe <_Balloc>
 800bda6:	2300      	movs	r3, #0
 800bda8:	4680      	mov	r8, r0
 800bdaa:	f100 0114 	add.w	r1, r0, #20
 800bdae:	461a      	mov	r2, r3
 800bdb0:	4553      	cmp	r3, sl
 800bdb2:	db2b      	blt.n	800be0c <__lshift+0x8c>
 800bdb4:	6920      	ldr	r0, [r4, #16]
 800bdb6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bdba:	f104 0314 	add.w	r3, r4, #20
 800bdbe:	f016 021f 	ands.w	r2, r6, #31
 800bdc2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bdc6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bdca:	d025      	beq.n	800be18 <__lshift+0x98>
 800bdcc:	f1c2 0e20 	rsb	lr, r2, #32
 800bdd0:	2000      	movs	r0, #0
 800bdd2:	681e      	ldr	r6, [r3, #0]
 800bdd4:	468a      	mov	sl, r1
 800bdd6:	4096      	lsls	r6, r2
 800bdd8:	4330      	orrs	r0, r6
 800bdda:	f84a 0b04 	str.w	r0, [sl], #4
 800bdde:	f853 0b04 	ldr.w	r0, [r3], #4
 800bde2:	459c      	cmp	ip, r3
 800bde4:	fa20 f00e 	lsr.w	r0, r0, lr
 800bde8:	d814      	bhi.n	800be14 <__lshift+0x94>
 800bdea:	6048      	str	r0, [r1, #4]
 800bdec:	b108      	cbz	r0, 800bdf2 <__lshift+0x72>
 800bdee:	f109 0502 	add.w	r5, r9, #2
 800bdf2:	3d01      	subs	r5, #1
 800bdf4:	4638      	mov	r0, r7
 800bdf6:	f8c8 5010 	str.w	r5, [r8, #16]
 800bdfa:	4621      	mov	r1, r4
 800bdfc:	f7ff fe33 	bl	800ba66 <_Bfree>
 800be00:	4640      	mov	r0, r8
 800be02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be06:	3101      	adds	r1, #1
 800be08:	005b      	lsls	r3, r3, #1
 800be0a:	e7c7      	b.n	800bd9c <__lshift+0x1c>
 800be0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800be10:	3301      	adds	r3, #1
 800be12:	e7cd      	b.n	800bdb0 <__lshift+0x30>
 800be14:	4651      	mov	r1, sl
 800be16:	e7dc      	b.n	800bdd2 <__lshift+0x52>
 800be18:	3904      	subs	r1, #4
 800be1a:	f853 2b04 	ldr.w	r2, [r3], #4
 800be1e:	f841 2f04 	str.w	r2, [r1, #4]!
 800be22:	459c      	cmp	ip, r3
 800be24:	d8f9      	bhi.n	800be1a <__lshift+0x9a>
 800be26:	e7e4      	b.n	800bdf2 <__lshift+0x72>

0800be28 <__mcmp>:
 800be28:	6903      	ldr	r3, [r0, #16]
 800be2a:	690a      	ldr	r2, [r1, #16]
 800be2c:	1a9b      	subs	r3, r3, r2
 800be2e:	b530      	push	{r4, r5, lr}
 800be30:	d10c      	bne.n	800be4c <__mcmp+0x24>
 800be32:	0092      	lsls	r2, r2, #2
 800be34:	3014      	adds	r0, #20
 800be36:	3114      	adds	r1, #20
 800be38:	1884      	adds	r4, r0, r2
 800be3a:	4411      	add	r1, r2
 800be3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800be40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800be44:	4295      	cmp	r5, r2
 800be46:	d003      	beq.n	800be50 <__mcmp+0x28>
 800be48:	d305      	bcc.n	800be56 <__mcmp+0x2e>
 800be4a:	2301      	movs	r3, #1
 800be4c:	4618      	mov	r0, r3
 800be4e:	bd30      	pop	{r4, r5, pc}
 800be50:	42a0      	cmp	r0, r4
 800be52:	d3f3      	bcc.n	800be3c <__mcmp+0x14>
 800be54:	e7fa      	b.n	800be4c <__mcmp+0x24>
 800be56:	f04f 33ff 	mov.w	r3, #4294967295
 800be5a:	e7f7      	b.n	800be4c <__mcmp+0x24>

0800be5c <__mdiff>:
 800be5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be60:	460d      	mov	r5, r1
 800be62:	4607      	mov	r7, r0
 800be64:	4611      	mov	r1, r2
 800be66:	4628      	mov	r0, r5
 800be68:	4614      	mov	r4, r2
 800be6a:	f7ff ffdd 	bl	800be28 <__mcmp>
 800be6e:	1e06      	subs	r6, r0, #0
 800be70:	d108      	bne.n	800be84 <__mdiff+0x28>
 800be72:	4631      	mov	r1, r6
 800be74:	4638      	mov	r0, r7
 800be76:	f7ff fdc2 	bl	800b9fe <_Balloc>
 800be7a:	2301      	movs	r3, #1
 800be7c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800be80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be84:	bfa4      	itt	ge
 800be86:	4623      	movge	r3, r4
 800be88:	462c      	movge	r4, r5
 800be8a:	4638      	mov	r0, r7
 800be8c:	6861      	ldr	r1, [r4, #4]
 800be8e:	bfa6      	itte	ge
 800be90:	461d      	movge	r5, r3
 800be92:	2600      	movge	r6, #0
 800be94:	2601      	movlt	r6, #1
 800be96:	f7ff fdb2 	bl	800b9fe <_Balloc>
 800be9a:	692b      	ldr	r3, [r5, #16]
 800be9c:	60c6      	str	r6, [r0, #12]
 800be9e:	6926      	ldr	r6, [r4, #16]
 800bea0:	f105 0914 	add.w	r9, r5, #20
 800bea4:	f104 0214 	add.w	r2, r4, #20
 800bea8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800beac:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800beb0:	f100 0514 	add.w	r5, r0, #20
 800beb4:	f04f 0e00 	mov.w	lr, #0
 800beb8:	f852 ab04 	ldr.w	sl, [r2], #4
 800bebc:	f859 4b04 	ldr.w	r4, [r9], #4
 800bec0:	fa1e f18a 	uxtah	r1, lr, sl
 800bec4:	b2a3      	uxth	r3, r4
 800bec6:	1ac9      	subs	r1, r1, r3
 800bec8:	0c23      	lsrs	r3, r4, #16
 800beca:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800bece:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bed2:	b289      	uxth	r1, r1
 800bed4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800bed8:	45c8      	cmp	r8, r9
 800beda:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bede:	4694      	mov	ip, r2
 800bee0:	f845 3b04 	str.w	r3, [r5], #4
 800bee4:	d8e8      	bhi.n	800beb8 <__mdiff+0x5c>
 800bee6:	45bc      	cmp	ip, r7
 800bee8:	d304      	bcc.n	800bef4 <__mdiff+0x98>
 800beea:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800beee:	b183      	cbz	r3, 800bf12 <__mdiff+0xb6>
 800bef0:	6106      	str	r6, [r0, #16]
 800bef2:	e7c5      	b.n	800be80 <__mdiff+0x24>
 800bef4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bef8:	fa1e f381 	uxtah	r3, lr, r1
 800befc:	141a      	asrs	r2, r3, #16
 800befe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bf02:	b29b      	uxth	r3, r3
 800bf04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf08:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800bf0c:	f845 3b04 	str.w	r3, [r5], #4
 800bf10:	e7e9      	b.n	800bee6 <__mdiff+0x8a>
 800bf12:	3e01      	subs	r6, #1
 800bf14:	e7e9      	b.n	800beea <__mdiff+0x8e>

0800bf16 <__d2b>:
 800bf16:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bf1a:	460e      	mov	r6, r1
 800bf1c:	2101      	movs	r1, #1
 800bf1e:	ec59 8b10 	vmov	r8, r9, d0
 800bf22:	4615      	mov	r5, r2
 800bf24:	f7ff fd6b 	bl	800b9fe <_Balloc>
 800bf28:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800bf2c:	4607      	mov	r7, r0
 800bf2e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bf32:	bb34      	cbnz	r4, 800bf82 <__d2b+0x6c>
 800bf34:	9301      	str	r3, [sp, #4]
 800bf36:	f1b8 0300 	subs.w	r3, r8, #0
 800bf3a:	d027      	beq.n	800bf8c <__d2b+0x76>
 800bf3c:	a802      	add	r0, sp, #8
 800bf3e:	f840 3d08 	str.w	r3, [r0, #-8]!
 800bf42:	f7ff fe01 	bl	800bb48 <__lo0bits>
 800bf46:	9900      	ldr	r1, [sp, #0]
 800bf48:	b1f0      	cbz	r0, 800bf88 <__d2b+0x72>
 800bf4a:	9a01      	ldr	r2, [sp, #4]
 800bf4c:	f1c0 0320 	rsb	r3, r0, #32
 800bf50:	fa02 f303 	lsl.w	r3, r2, r3
 800bf54:	430b      	orrs	r3, r1
 800bf56:	40c2      	lsrs	r2, r0
 800bf58:	617b      	str	r3, [r7, #20]
 800bf5a:	9201      	str	r2, [sp, #4]
 800bf5c:	9b01      	ldr	r3, [sp, #4]
 800bf5e:	61bb      	str	r3, [r7, #24]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	bf14      	ite	ne
 800bf64:	2102      	movne	r1, #2
 800bf66:	2101      	moveq	r1, #1
 800bf68:	6139      	str	r1, [r7, #16]
 800bf6a:	b1c4      	cbz	r4, 800bf9e <__d2b+0x88>
 800bf6c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800bf70:	4404      	add	r4, r0
 800bf72:	6034      	str	r4, [r6, #0]
 800bf74:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bf78:	6028      	str	r0, [r5, #0]
 800bf7a:	4638      	mov	r0, r7
 800bf7c:	b003      	add	sp, #12
 800bf7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bf86:	e7d5      	b.n	800bf34 <__d2b+0x1e>
 800bf88:	6179      	str	r1, [r7, #20]
 800bf8a:	e7e7      	b.n	800bf5c <__d2b+0x46>
 800bf8c:	a801      	add	r0, sp, #4
 800bf8e:	f7ff fddb 	bl	800bb48 <__lo0bits>
 800bf92:	9b01      	ldr	r3, [sp, #4]
 800bf94:	617b      	str	r3, [r7, #20]
 800bf96:	2101      	movs	r1, #1
 800bf98:	6139      	str	r1, [r7, #16]
 800bf9a:	3020      	adds	r0, #32
 800bf9c:	e7e5      	b.n	800bf6a <__d2b+0x54>
 800bf9e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800bfa2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bfa6:	6030      	str	r0, [r6, #0]
 800bfa8:	6918      	ldr	r0, [r3, #16]
 800bfaa:	f7ff fdae 	bl	800bb0a <__hi0bits>
 800bfae:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800bfb2:	e7e1      	b.n	800bf78 <__d2b+0x62>

0800bfb4 <_calloc_r>:
 800bfb4:	b538      	push	{r3, r4, r5, lr}
 800bfb6:	fb02 f401 	mul.w	r4, r2, r1
 800bfba:	4621      	mov	r1, r4
 800bfbc:	f7fe f9da 	bl	800a374 <_malloc_r>
 800bfc0:	4605      	mov	r5, r0
 800bfc2:	b118      	cbz	r0, 800bfcc <_calloc_r+0x18>
 800bfc4:	4622      	mov	r2, r4
 800bfc6:	2100      	movs	r1, #0
 800bfc8:	f7fe f97e 	bl	800a2c8 <memset>
 800bfcc:	4628      	mov	r0, r5
 800bfce:	bd38      	pop	{r3, r4, r5, pc}

0800bfd0 <__ssputs_r>:
 800bfd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfd4:	688e      	ldr	r6, [r1, #8]
 800bfd6:	429e      	cmp	r6, r3
 800bfd8:	4682      	mov	sl, r0
 800bfda:	460c      	mov	r4, r1
 800bfdc:	4690      	mov	r8, r2
 800bfde:	4699      	mov	r9, r3
 800bfe0:	d837      	bhi.n	800c052 <__ssputs_r+0x82>
 800bfe2:	898a      	ldrh	r2, [r1, #12]
 800bfe4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bfe8:	d031      	beq.n	800c04e <__ssputs_r+0x7e>
 800bfea:	6825      	ldr	r5, [r4, #0]
 800bfec:	6909      	ldr	r1, [r1, #16]
 800bfee:	1a6f      	subs	r7, r5, r1
 800bff0:	6965      	ldr	r5, [r4, #20]
 800bff2:	2302      	movs	r3, #2
 800bff4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bff8:	fb95 f5f3 	sdiv	r5, r5, r3
 800bffc:	f109 0301 	add.w	r3, r9, #1
 800c000:	443b      	add	r3, r7
 800c002:	429d      	cmp	r5, r3
 800c004:	bf38      	it	cc
 800c006:	461d      	movcc	r5, r3
 800c008:	0553      	lsls	r3, r2, #21
 800c00a:	d530      	bpl.n	800c06e <__ssputs_r+0x9e>
 800c00c:	4629      	mov	r1, r5
 800c00e:	f7fe f9b1 	bl	800a374 <_malloc_r>
 800c012:	4606      	mov	r6, r0
 800c014:	b950      	cbnz	r0, 800c02c <__ssputs_r+0x5c>
 800c016:	230c      	movs	r3, #12
 800c018:	f8ca 3000 	str.w	r3, [sl]
 800c01c:	89a3      	ldrh	r3, [r4, #12]
 800c01e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c022:	81a3      	strh	r3, [r4, #12]
 800c024:	f04f 30ff 	mov.w	r0, #4294967295
 800c028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c02c:	463a      	mov	r2, r7
 800c02e:	6921      	ldr	r1, [r4, #16]
 800c030:	f7ff fcd8 	bl	800b9e4 <memcpy>
 800c034:	89a3      	ldrh	r3, [r4, #12]
 800c036:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c03a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c03e:	81a3      	strh	r3, [r4, #12]
 800c040:	6126      	str	r6, [r4, #16]
 800c042:	6165      	str	r5, [r4, #20]
 800c044:	443e      	add	r6, r7
 800c046:	1bed      	subs	r5, r5, r7
 800c048:	6026      	str	r6, [r4, #0]
 800c04a:	60a5      	str	r5, [r4, #8]
 800c04c:	464e      	mov	r6, r9
 800c04e:	454e      	cmp	r6, r9
 800c050:	d900      	bls.n	800c054 <__ssputs_r+0x84>
 800c052:	464e      	mov	r6, r9
 800c054:	4632      	mov	r2, r6
 800c056:	4641      	mov	r1, r8
 800c058:	6820      	ldr	r0, [r4, #0]
 800c05a:	f000 f91d 	bl	800c298 <memmove>
 800c05e:	68a3      	ldr	r3, [r4, #8]
 800c060:	1b9b      	subs	r3, r3, r6
 800c062:	60a3      	str	r3, [r4, #8]
 800c064:	6823      	ldr	r3, [r4, #0]
 800c066:	441e      	add	r6, r3
 800c068:	6026      	str	r6, [r4, #0]
 800c06a:	2000      	movs	r0, #0
 800c06c:	e7dc      	b.n	800c028 <__ssputs_r+0x58>
 800c06e:	462a      	mov	r2, r5
 800c070:	f000 f92b 	bl	800c2ca <_realloc_r>
 800c074:	4606      	mov	r6, r0
 800c076:	2800      	cmp	r0, #0
 800c078:	d1e2      	bne.n	800c040 <__ssputs_r+0x70>
 800c07a:	6921      	ldr	r1, [r4, #16]
 800c07c:	4650      	mov	r0, sl
 800c07e:	f7fe f92b 	bl	800a2d8 <_free_r>
 800c082:	e7c8      	b.n	800c016 <__ssputs_r+0x46>

0800c084 <_svfiprintf_r>:
 800c084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c088:	461d      	mov	r5, r3
 800c08a:	898b      	ldrh	r3, [r1, #12]
 800c08c:	061f      	lsls	r7, r3, #24
 800c08e:	b09d      	sub	sp, #116	; 0x74
 800c090:	4680      	mov	r8, r0
 800c092:	460c      	mov	r4, r1
 800c094:	4616      	mov	r6, r2
 800c096:	d50f      	bpl.n	800c0b8 <_svfiprintf_r+0x34>
 800c098:	690b      	ldr	r3, [r1, #16]
 800c09a:	b96b      	cbnz	r3, 800c0b8 <_svfiprintf_r+0x34>
 800c09c:	2140      	movs	r1, #64	; 0x40
 800c09e:	f7fe f969 	bl	800a374 <_malloc_r>
 800c0a2:	6020      	str	r0, [r4, #0]
 800c0a4:	6120      	str	r0, [r4, #16]
 800c0a6:	b928      	cbnz	r0, 800c0b4 <_svfiprintf_r+0x30>
 800c0a8:	230c      	movs	r3, #12
 800c0aa:	f8c8 3000 	str.w	r3, [r8]
 800c0ae:	f04f 30ff 	mov.w	r0, #4294967295
 800c0b2:	e0c8      	b.n	800c246 <_svfiprintf_r+0x1c2>
 800c0b4:	2340      	movs	r3, #64	; 0x40
 800c0b6:	6163      	str	r3, [r4, #20]
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	9309      	str	r3, [sp, #36]	; 0x24
 800c0bc:	2320      	movs	r3, #32
 800c0be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c0c2:	2330      	movs	r3, #48	; 0x30
 800c0c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c0c8:	9503      	str	r5, [sp, #12]
 800c0ca:	f04f 0b01 	mov.w	fp, #1
 800c0ce:	4637      	mov	r7, r6
 800c0d0:	463d      	mov	r5, r7
 800c0d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c0d6:	b10b      	cbz	r3, 800c0dc <_svfiprintf_r+0x58>
 800c0d8:	2b25      	cmp	r3, #37	; 0x25
 800c0da:	d13e      	bne.n	800c15a <_svfiprintf_r+0xd6>
 800c0dc:	ebb7 0a06 	subs.w	sl, r7, r6
 800c0e0:	d00b      	beq.n	800c0fa <_svfiprintf_r+0x76>
 800c0e2:	4653      	mov	r3, sl
 800c0e4:	4632      	mov	r2, r6
 800c0e6:	4621      	mov	r1, r4
 800c0e8:	4640      	mov	r0, r8
 800c0ea:	f7ff ff71 	bl	800bfd0 <__ssputs_r>
 800c0ee:	3001      	adds	r0, #1
 800c0f0:	f000 80a4 	beq.w	800c23c <_svfiprintf_r+0x1b8>
 800c0f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0f6:	4453      	add	r3, sl
 800c0f8:	9309      	str	r3, [sp, #36]	; 0x24
 800c0fa:	783b      	ldrb	r3, [r7, #0]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	f000 809d 	beq.w	800c23c <_svfiprintf_r+0x1b8>
 800c102:	2300      	movs	r3, #0
 800c104:	f04f 32ff 	mov.w	r2, #4294967295
 800c108:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c10c:	9304      	str	r3, [sp, #16]
 800c10e:	9307      	str	r3, [sp, #28]
 800c110:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c114:	931a      	str	r3, [sp, #104]	; 0x68
 800c116:	462f      	mov	r7, r5
 800c118:	2205      	movs	r2, #5
 800c11a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c11e:	4850      	ldr	r0, [pc, #320]	; (800c260 <_svfiprintf_r+0x1dc>)
 800c120:	f7f4 f85e 	bl	80001e0 <memchr>
 800c124:	9b04      	ldr	r3, [sp, #16]
 800c126:	b9d0      	cbnz	r0, 800c15e <_svfiprintf_r+0xda>
 800c128:	06d9      	lsls	r1, r3, #27
 800c12a:	bf44      	itt	mi
 800c12c:	2220      	movmi	r2, #32
 800c12e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c132:	071a      	lsls	r2, r3, #28
 800c134:	bf44      	itt	mi
 800c136:	222b      	movmi	r2, #43	; 0x2b
 800c138:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c13c:	782a      	ldrb	r2, [r5, #0]
 800c13e:	2a2a      	cmp	r2, #42	; 0x2a
 800c140:	d015      	beq.n	800c16e <_svfiprintf_r+0xea>
 800c142:	9a07      	ldr	r2, [sp, #28]
 800c144:	462f      	mov	r7, r5
 800c146:	2000      	movs	r0, #0
 800c148:	250a      	movs	r5, #10
 800c14a:	4639      	mov	r1, r7
 800c14c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c150:	3b30      	subs	r3, #48	; 0x30
 800c152:	2b09      	cmp	r3, #9
 800c154:	d94d      	bls.n	800c1f2 <_svfiprintf_r+0x16e>
 800c156:	b1b8      	cbz	r0, 800c188 <_svfiprintf_r+0x104>
 800c158:	e00f      	b.n	800c17a <_svfiprintf_r+0xf6>
 800c15a:	462f      	mov	r7, r5
 800c15c:	e7b8      	b.n	800c0d0 <_svfiprintf_r+0x4c>
 800c15e:	4a40      	ldr	r2, [pc, #256]	; (800c260 <_svfiprintf_r+0x1dc>)
 800c160:	1a80      	subs	r0, r0, r2
 800c162:	fa0b f000 	lsl.w	r0, fp, r0
 800c166:	4318      	orrs	r0, r3
 800c168:	9004      	str	r0, [sp, #16]
 800c16a:	463d      	mov	r5, r7
 800c16c:	e7d3      	b.n	800c116 <_svfiprintf_r+0x92>
 800c16e:	9a03      	ldr	r2, [sp, #12]
 800c170:	1d11      	adds	r1, r2, #4
 800c172:	6812      	ldr	r2, [r2, #0]
 800c174:	9103      	str	r1, [sp, #12]
 800c176:	2a00      	cmp	r2, #0
 800c178:	db01      	blt.n	800c17e <_svfiprintf_r+0xfa>
 800c17a:	9207      	str	r2, [sp, #28]
 800c17c:	e004      	b.n	800c188 <_svfiprintf_r+0x104>
 800c17e:	4252      	negs	r2, r2
 800c180:	f043 0302 	orr.w	r3, r3, #2
 800c184:	9207      	str	r2, [sp, #28]
 800c186:	9304      	str	r3, [sp, #16]
 800c188:	783b      	ldrb	r3, [r7, #0]
 800c18a:	2b2e      	cmp	r3, #46	; 0x2e
 800c18c:	d10c      	bne.n	800c1a8 <_svfiprintf_r+0x124>
 800c18e:	787b      	ldrb	r3, [r7, #1]
 800c190:	2b2a      	cmp	r3, #42	; 0x2a
 800c192:	d133      	bne.n	800c1fc <_svfiprintf_r+0x178>
 800c194:	9b03      	ldr	r3, [sp, #12]
 800c196:	1d1a      	adds	r2, r3, #4
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	9203      	str	r2, [sp, #12]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	bfb8      	it	lt
 800c1a0:	f04f 33ff 	movlt.w	r3, #4294967295
 800c1a4:	3702      	adds	r7, #2
 800c1a6:	9305      	str	r3, [sp, #20]
 800c1a8:	4d2e      	ldr	r5, [pc, #184]	; (800c264 <_svfiprintf_r+0x1e0>)
 800c1aa:	7839      	ldrb	r1, [r7, #0]
 800c1ac:	2203      	movs	r2, #3
 800c1ae:	4628      	mov	r0, r5
 800c1b0:	f7f4 f816 	bl	80001e0 <memchr>
 800c1b4:	b138      	cbz	r0, 800c1c6 <_svfiprintf_r+0x142>
 800c1b6:	2340      	movs	r3, #64	; 0x40
 800c1b8:	1b40      	subs	r0, r0, r5
 800c1ba:	fa03 f000 	lsl.w	r0, r3, r0
 800c1be:	9b04      	ldr	r3, [sp, #16]
 800c1c0:	4303      	orrs	r3, r0
 800c1c2:	3701      	adds	r7, #1
 800c1c4:	9304      	str	r3, [sp, #16]
 800c1c6:	7839      	ldrb	r1, [r7, #0]
 800c1c8:	4827      	ldr	r0, [pc, #156]	; (800c268 <_svfiprintf_r+0x1e4>)
 800c1ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c1ce:	2206      	movs	r2, #6
 800c1d0:	1c7e      	adds	r6, r7, #1
 800c1d2:	f7f4 f805 	bl	80001e0 <memchr>
 800c1d6:	2800      	cmp	r0, #0
 800c1d8:	d038      	beq.n	800c24c <_svfiprintf_r+0x1c8>
 800c1da:	4b24      	ldr	r3, [pc, #144]	; (800c26c <_svfiprintf_r+0x1e8>)
 800c1dc:	bb13      	cbnz	r3, 800c224 <_svfiprintf_r+0x1a0>
 800c1de:	9b03      	ldr	r3, [sp, #12]
 800c1e0:	3307      	adds	r3, #7
 800c1e2:	f023 0307 	bic.w	r3, r3, #7
 800c1e6:	3308      	adds	r3, #8
 800c1e8:	9303      	str	r3, [sp, #12]
 800c1ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1ec:	444b      	add	r3, r9
 800c1ee:	9309      	str	r3, [sp, #36]	; 0x24
 800c1f0:	e76d      	b.n	800c0ce <_svfiprintf_r+0x4a>
 800c1f2:	fb05 3202 	mla	r2, r5, r2, r3
 800c1f6:	2001      	movs	r0, #1
 800c1f8:	460f      	mov	r7, r1
 800c1fa:	e7a6      	b.n	800c14a <_svfiprintf_r+0xc6>
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	3701      	adds	r7, #1
 800c200:	9305      	str	r3, [sp, #20]
 800c202:	4619      	mov	r1, r3
 800c204:	250a      	movs	r5, #10
 800c206:	4638      	mov	r0, r7
 800c208:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c20c:	3a30      	subs	r2, #48	; 0x30
 800c20e:	2a09      	cmp	r2, #9
 800c210:	d903      	bls.n	800c21a <_svfiprintf_r+0x196>
 800c212:	2b00      	cmp	r3, #0
 800c214:	d0c8      	beq.n	800c1a8 <_svfiprintf_r+0x124>
 800c216:	9105      	str	r1, [sp, #20]
 800c218:	e7c6      	b.n	800c1a8 <_svfiprintf_r+0x124>
 800c21a:	fb05 2101 	mla	r1, r5, r1, r2
 800c21e:	2301      	movs	r3, #1
 800c220:	4607      	mov	r7, r0
 800c222:	e7f0      	b.n	800c206 <_svfiprintf_r+0x182>
 800c224:	ab03      	add	r3, sp, #12
 800c226:	9300      	str	r3, [sp, #0]
 800c228:	4622      	mov	r2, r4
 800c22a:	4b11      	ldr	r3, [pc, #68]	; (800c270 <_svfiprintf_r+0x1ec>)
 800c22c:	a904      	add	r1, sp, #16
 800c22e:	4640      	mov	r0, r8
 800c230:	f7fe f98e 	bl	800a550 <_printf_float>
 800c234:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c238:	4681      	mov	r9, r0
 800c23a:	d1d6      	bne.n	800c1ea <_svfiprintf_r+0x166>
 800c23c:	89a3      	ldrh	r3, [r4, #12]
 800c23e:	065b      	lsls	r3, r3, #25
 800c240:	f53f af35 	bmi.w	800c0ae <_svfiprintf_r+0x2a>
 800c244:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c246:	b01d      	add	sp, #116	; 0x74
 800c248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c24c:	ab03      	add	r3, sp, #12
 800c24e:	9300      	str	r3, [sp, #0]
 800c250:	4622      	mov	r2, r4
 800c252:	4b07      	ldr	r3, [pc, #28]	; (800c270 <_svfiprintf_r+0x1ec>)
 800c254:	a904      	add	r1, sp, #16
 800c256:	4640      	mov	r0, r8
 800c258:	f7fe fc30 	bl	800aabc <_printf_i>
 800c25c:	e7ea      	b.n	800c234 <_svfiprintf_r+0x1b0>
 800c25e:	bf00      	nop
 800c260:	0800c51c 	.word	0x0800c51c
 800c264:	0800c522 	.word	0x0800c522
 800c268:	0800c526 	.word	0x0800c526
 800c26c:	0800a551 	.word	0x0800a551
 800c270:	0800bfd1 	.word	0x0800bfd1

0800c274 <__ascii_mbtowc>:
 800c274:	b082      	sub	sp, #8
 800c276:	b901      	cbnz	r1, 800c27a <__ascii_mbtowc+0x6>
 800c278:	a901      	add	r1, sp, #4
 800c27a:	b142      	cbz	r2, 800c28e <__ascii_mbtowc+0x1a>
 800c27c:	b14b      	cbz	r3, 800c292 <__ascii_mbtowc+0x1e>
 800c27e:	7813      	ldrb	r3, [r2, #0]
 800c280:	600b      	str	r3, [r1, #0]
 800c282:	7812      	ldrb	r2, [r2, #0]
 800c284:	1c10      	adds	r0, r2, #0
 800c286:	bf18      	it	ne
 800c288:	2001      	movne	r0, #1
 800c28a:	b002      	add	sp, #8
 800c28c:	4770      	bx	lr
 800c28e:	4610      	mov	r0, r2
 800c290:	e7fb      	b.n	800c28a <__ascii_mbtowc+0x16>
 800c292:	f06f 0001 	mvn.w	r0, #1
 800c296:	e7f8      	b.n	800c28a <__ascii_mbtowc+0x16>

0800c298 <memmove>:
 800c298:	4288      	cmp	r0, r1
 800c29a:	b510      	push	{r4, lr}
 800c29c:	eb01 0302 	add.w	r3, r1, r2
 800c2a0:	d807      	bhi.n	800c2b2 <memmove+0x1a>
 800c2a2:	1e42      	subs	r2, r0, #1
 800c2a4:	4299      	cmp	r1, r3
 800c2a6:	d00a      	beq.n	800c2be <memmove+0x26>
 800c2a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c2ac:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c2b0:	e7f8      	b.n	800c2a4 <memmove+0xc>
 800c2b2:	4283      	cmp	r3, r0
 800c2b4:	d9f5      	bls.n	800c2a2 <memmove+0xa>
 800c2b6:	1881      	adds	r1, r0, r2
 800c2b8:	1ad2      	subs	r2, r2, r3
 800c2ba:	42d3      	cmn	r3, r2
 800c2bc:	d100      	bne.n	800c2c0 <memmove+0x28>
 800c2be:	bd10      	pop	{r4, pc}
 800c2c0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c2c4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c2c8:	e7f7      	b.n	800c2ba <memmove+0x22>

0800c2ca <_realloc_r>:
 800c2ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2cc:	4607      	mov	r7, r0
 800c2ce:	4614      	mov	r4, r2
 800c2d0:	460e      	mov	r6, r1
 800c2d2:	b921      	cbnz	r1, 800c2de <_realloc_r+0x14>
 800c2d4:	4611      	mov	r1, r2
 800c2d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c2da:	f7fe b84b 	b.w	800a374 <_malloc_r>
 800c2de:	b922      	cbnz	r2, 800c2ea <_realloc_r+0x20>
 800c2e0:	f7fd fffa 	bl	800a2d8 <_free_r>
 800c2e4:	4625      	mov	r5, r4
 800c2e6:	4628      	mov	r0, r5
 800c2e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2ea:	f000 f821 	bl	800c330 <_malloc_usable_size_r>
 800c2ee:	42a0      	cmp	r0, r4
 800c2f0:	d20f      	bcs.n	800c312 <_realloc_r+0x48>
 800c2f2:	4621      	mov	r1, r4
 800c2f4:	4638      	mov	r0, r7
 800c2f6:	f7fe f83d 	bl	800a374 <_malloc_r>
 800c2fa:	4605      	mov	r5, r0
 800c2fc:	2800      	cmp	r0, #0
 800c2fe:	d0f2      	beq.n	800c2e6 <_realloc_r+0x1c>
 800c300:	4631      	mov	r1, r6
 800c302:	4622      	mov	r2, r4
 800c304:	f7ff fb6e 	bl	800b9e4 <memcpy>
 800c308:	4631      	mov	r1, r6
 800c30a:	4638      	mov	r0, r7
 800c30c:	f7fd ffe4 	bl	800a2d8 <_free_r>
 800c310:	e7e9      	b.n	800c2e6 <_realloc_r+0x1c>
 800c312:	4635      	mov	r5, r6
 800c314:	e7e7      	b.n	800c2e6 <_realloc_r+0x1c>

0800c316 <__ascii_wctomb>:
 800c316:	b149      	cbz	r1, 800c32c <__ascii_wctomb+0x16>
 800c318:	2aff      	cmp	r2, #255	; 0xff
 800c31a:	bf85      	ittet	hi
 800c31c:	238a      	movhi	r3, #138	; 0x8a
 800c31e:	6003      	strhi	r3, [r0, #0]
 800c320:	700a      	strbls	r2, [r1, #0]
 800c322:	f04f 30ff 	movhi.w	r0, #4294967295
 800c326:	bf98      	it	ls
 800c328:	2001      	movls	r0, #1
 800c32a:	4770      	bx	lr
 800c32c:	4608      	mov	r0, r1
 800c32e:	4770      	bx	lr

0800c330 <_malloc_usable_size_r>:
 800c330:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c334:	1f18      	subs	r0, r3, #4
 800c336:	2b00      	cmp	r3, #0
 800c338:	bfbc      	itt	lt
 800c33a:	580b      	ldrlt	r3, [r1, r0]
 800c33c:	18c0      	addlt	r0, r0, r3
 800c33e:	4770      	bx	lr

0800c340 <_init>:
 800c340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c342:	bf00      	nop
 800c344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c346:	bc08      	pop	{r3}
 800c348:	469e      	mov	lr, r3
 800c34a:	4770      	bx	lr

0800c34c <_fini>:
 800c34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c34e:	bf00      	nop
 800c350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c352:	bc08      	pop	{r3}
 800c354:	469e      	mov	lr, r3
 800c356:	4770      	bx	lr
