0.7
2020.2
Oct 14 2022
05:07:14
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.sim/sim_1/synth/func/xsim/RISCV2P_TB_func_synth.v,1678740589,verilog,,/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sim_1/new/RISCV2P_TB.v,,ALU;Adder;Adder__xdcDup__1;Adder__xdcDup__2;Adder_c_addsub_0_0;Adder_c_addsub_0_0_c_addsub_v12_0_14;Adder_c_addsub_0_0_c_addsub_v12_0_14_viv;Adder_c_addsub_0_0_xbip_addsub_v3_0_6_viv;Adder_c_addsub_0_0_xbip_dsp48_addsub_synth;Adder_c_addsub_0_0_xbip_dsp48_addsub_v3_0_6_viv;Adder_c_addsub_0_0_xbip_dsp48e1_wrapper_v3_0;InstructionMemory;InstructionMemory_blk_mem_gen_0_0;InstructionMemory_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;InstructionMemory_blk_mem_gen_0_0_blk_mem_gen_prim_width;InstructionMemory_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0;InstructionMemory_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;InstructionMemory_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0;InstructionMemory_blk_mem_gen_0_0_blk_mem_gen_top;InstructionMemory_blk_mem_gen_0_0_blk_mem_gen_v8_4_5;InstructionMemory_blk_mem_gen_0_0_blk_mem_gen_v8_4_5_synth;Latch;Latch_0;Latch_1;Latch_10;Latch_11;Latch_12;Latch_13;Latch_14;Latch_15;Latch_16;Latch_17;Latch_18;Latch_19;Latch_2;Latch_20;Latch_21;Latch_22;Latch_23;Latch_24;Latch_25;Latch_26;Latch_27;Latch_28;Latch_29;Latch_3;Latch_30;Latch_4;Latch_5;Latch_6;Latch_7;Latch_8;Latch_9;MEMIO;RISCV2P;RXCounter;RXUnit;RegFile;SPI;SharedRAM;SharedRAM_blk_mem_gen_0_0;SharedRAM_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;SharedRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width;SharedRAM_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0;SharedRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper;SharedRAM_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized0;SharedRAM_blk_mem_gen_0_0_blk_mem_gen_top;SharedRAM_blk_mem_gen_0_0_blk_mem_gen_v8_4_5;SharedRAM_blk_mem_gen_0_0_blk_mem_gen_v8_4_5_synth;Subtracter;Subtracter_c_addsub_0_0;Subtracter_c_addsub_0_0_c_addsub_v12_0_14;Subtracter_c_addsub_0_0_c_addsub_v12_0_14_viv;Subtracter_c_addsub_0_0_xbip_addsub_v3_0_6_viv;Subtracter_c_addsub_0_0_xbip_dsp48_addsub_synth;Subtracter_c_addsub_0_0_xbip_dsp48_addsub_v3_0_6_viv;Subtracter_c_addsub_0_0_xbip_dsp48e1_wrapper_v3_0;TXCounter;UART;glbl,,,,,,,,
/home/edgardog/Verilog/RISC-V2p/RISC-V2p.srcs/sim_1/new/RISCV2P_TB.v,1678738900,verilog,,,,RISCV2P_TB,,,,,,,,
