digraph "CFG for '_Z3addPfS_S_S_S_S_' function" {
	label="CFG for '_Z3addPfS_S_S_S_S_' function";

	Node0x60af140 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = icmp slt i32 %7, 100\l  br i1 %8, label %9, label %26\l|{<s0>T|<s1>F}}"];
	Node0x60af140:s0 -> Node0x60ae380;
	Node0x60af140:s1 -> Node0x60afa90;
	Node0x60ae380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%9:\l9:                                                \l  %10 = sext i32 %7 to i64\l  %11 = getelementptr inbounds float, float addrspace(1)* %0, i64 %10\l  %12 = load float, float addrspace(1)* %11, align 4, !tbaa !4,\l... !amdgpu.noclobber !8\l  %13 = getelementptr inbounds float, float addrspace(1)* %3, i64 %10\l  %14 = load float, float addrspace(1)* %13, align 4, !tbaa !4,\l... !amdgpu.noclobber !8\l  %15 = fadd contract float %12, %14\l  store float %15, float addrspace(1)* %11, align 4, !tbaa !4\l  %16 = getelementptr inbounds float, float addrspace(1)* %1, i64 %10\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !4\l  %18 = getelementptr inbounds float, float addrspace(1)* %4, i64 %10\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !4\l  %20 = fadd contract float %17, %19\l  store float %20, float addrspace(1)* %16, align 4, !tbaa !4\l  %21 = getelementptr inbounds float, float addrspace(1)* %2, i64 %10\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !4\l  %23 = getelementptr inbounds float, float addrspace(1)* %5, i64 %10\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !4\l  %25 = fadd contract float %22, %24\l  store float %25, float addrspace(1)* %21, align 4, !tbaa !4\l  br label %26\l}"];
	Node0x60ae380 -> Node0x60afa90;
	Node0x60afa90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  ret void\l}"];
}
