

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6'
================================================================
* Date:           Fri Sep 20 17:09:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        3mm.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  70224011|  70224011|  0.234 sec|  0.234 sec|  70224011|  70224011|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                                                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |                     Loop Name                     |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6  |  70224009|  70224009|        18|          8|          1|  8778000|       yes|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      271|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      157|    -|
|Register             |        -|     -|      364|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     8|      825|      704|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U12  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_8ns_16_4_1_U13  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_8ns_16_4_1_U14  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln42_1_fu_169_p2     |         +|   0|  0|  31|          24|           1|
    |add_ln42_fu_178_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln43_1_fu_311_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln43_fu_259_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln46_fu_272_p2       |         +|   0|  0|  15|           8|           1|
    |and_ln31_fu_226_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_163_p2      |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln43_fu_184_p2      |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln46_1_fu_277_p2    |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln46_fu_220_p2      |      icmp|   0|  0|  15|           8|           7|
    |or_ln31_fu_232_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln31_3_fu_237_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln31_4_fu_331_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln31_fu_252_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln42_fu_190_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln43_1_fu_316_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln43_fu_265_p3    |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln31_fu_215_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 271|         130|          85|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load           |   9|          2|   32|         64|
    |empty_fu_56                       |   9|          2|   32|         64|
    |i_fu_72                           |   9|          2|    8|         16|
    |indvar_flatten21_fu_68            |   9|          2|   16|         32|
    |indvar_flatten35_fu_76            |   9|          2|   24|         48|
    |j_fu_64                           |   9|          2|    8|         16|
    |k_fu_60                           |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 157|         33|  134|        275|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |C_load_reg_485                     |  32|   0|   32|          0|
    |D_load_reg_495                     |  32|   0|   32|          0|
    |add1_reg_520                       |  32|   0|   32|          0|
    |add_ln45_reg_490                   |  16|   0|   16|          0|
    |add_ln45_reg_490_pp0_iter1_reg     |  16|   0|   16|          0|
    |and_ln31_reg_438                   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   8|   0|    8|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |empty_fu_56                        |  32|   0|   32|          0|
    |i_fu_72                            |   8|   0|    8|          0|
    |icmp_ln42_reg_420                  |   1|   0|    1|          0|
    |icmp_ln42_reg_420_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln43_reg_424                  |   1|   0|    1|          0|
    |icmp_ln46_1_reg_465                |   1|   0|    1|          0|
    |icmp_ln46_1_reg_465_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten21_fu_68             |  16|   0|   16|          0|
    |indvar_flatten21_load_reg_415      |  16|   0|   16|          0|
    |indvar_flatten35_fu_76             |  24|   0|   24|          0|
    |j_fu_64                            |   8|   0|    8|          0|
    |k_fu_60                            |   8|   0|    8|          0|
    |mul1_reg_515                       |  32|   0|   32|          0|
    |or_ln31_reg_443                    |   1|   0|    1|          0|
    |select_ln31_3_reg_448              |   8|   0|    8|          0|
    |select_ln31_4_reg_510              |  32|   0|   32|          0|
    |select_ln43_reg_459                |   8|   0|    8|          0|
    |zext_ln45_1_reg_469                |   8|   0|   16|          8|
    |zext_ln45_reg_432                  |   8|   0|   16|          8|
    |zext_ln47_reg_453                  |   8|   0|   16|          8|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 364|   0|  388|         24|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6|  return value|
|F_address0  |  out|   16|   ap_memory|                                                                F|         array|
|F_ce0       |  out|    1|   ap_memory|                                                                F|         array|
|F_we0       |  out|    1|   ap_memory|                                                                F|         array|
|F_d0        |  out|   32|   ap_memory|                                                                F|         array|
|C_address0  |  out|   16|   ap_memory|                                                                C|         array|
|C_ce0       |  out|    1|   ap_memory|                                                                C|         array|
|C_q0        |   in|   32|   ap_memory|                                                                C|         array|
|D_address0  |  out|   16|   ap_memory|                                                                D|         array|
|D_ce0       |  out|    1|   ap_memory|                                                                D|         array|
|D_q0        |   in|   32|   ap_memory|                                                                D|         array|
+------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

