INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/_Bai_tap/CSTT/UART_TX_rut_gon_2020_2/UART_TX_rut_gon_2020_2.sim/sim_1/synth/timing/xsim/tb_FSM_TX_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_connect_UART_TX_0_0
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0
INFO: [VRFC 10-311] analyzing module design_1_vio_0_0
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/_Bai_tap/CSTT/UART_TX_rut_gon_2020_2/UART_TX_rut_gon_2020_2.srcs/sources_1/new/FSM_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/_Bai_tap/CSTT/UART_TX_rut_gon_2020_2/UART_TX_rut_gon_2020_2.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/_Bai_tap/CSTT/UART_TX_rut_gon_2020_2/UART_TX_rut_gon_2020_2.srcs/sim_1/new/tb_FSM_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_FSM_TX'
