# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do p1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P1 {F:/Work/FPGA/Board/Lab8/P1/p1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:25 on Apr 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P1" F:/Work/FPGA/Board/Lab8/P1/p1.v 
# -- Compiling module p1
# -- Compiling module testp1
# 
# Top level modules:
# 	testp1
# End time: 03:42:25 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P1 {F:/Work/FPGA/Board/Lab8/P1/ramlpm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:42:25 on Apr 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P1" F:/Work/FPGA/Board/Lab8/P1/ramlpm.v 
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# End time: 03:42:25 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testp1
# vsim work.testp1 
# Start time: 03:42:28 on Apr 23,2017
# Loading work.testp1
# Loading work.p1
# Loading work.ramlpm
# ** Error: (vsim-3033) F:/Work/FPGA/Board/Lab8/P1/ramlpm.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testp1/UUT/RAM File: F:/Work/FPGA/Board/Lab8/P1/ramlpm.v
#         Searched libraries:
#             F:/Work/FPGA/Board/Lab8/P1/simulation/modelsim/rtl_work
# Error loading design
# End time: 03:42:28 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.testp1 -Lf altera_mf_ver
# vsim work.testp1 -Lf altera_mf_ver 
# Start time: 03:44:47 on Apr 23,2017
# Loading work.testp1
# Loading work.p1
# Loading work.ramlpm
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/testp1/clock
add wave -position end  sim:/testp1/address
add wave -position end  sim:/testp1/data
add wave -position end  sim:/testp1/wren
add wave -position end  sim:/testp1/q
run -all
# End time: 03:49:28 on Apr 23,2017, Elapsed time: 0:04:41
# Errors: 0, Warnings: 0
