// Seed: 1353054681
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6;
  module_3 modCall_1 (
      id_3,
      id_6
  );
endmodule
module module_1;
  assign id_1 = id_1;
  wire id_2;
  integer id_3 = 1;
  id_4(
      .id_0(id_1), .id_1(id_5[1]), .id_2(1)
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3
  );
endmodule
module module_2;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  timeprecision 1ps;
endmodule
