- 👋 Hi, I’m @sidhantp1906
- 👀 I’m interested in VLSI Systom on chip design
- 🌱 I’m currently learning Verilog/SystemVerilog and other VLSI related works
- 💞️ I’m looking to collaborate on with VLSI teams/companies
- 📫 How to reach me ..through linkedin -sidhant priyadarshi

<!---
sidhantp1906/sidhantp1906 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
