// Seed: 651489481
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wor id_3;
  input wire id_2;
  inout wire id_1;
  assign module_2.id_6 = 0;
  assign id_4 = id_3;
  assign id_3 = -1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2, id_3, id_4;
  parameter id_5 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    inout supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wire id_6,
    output tri1 id_7
);
  logic id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9
  );
endmodule
