# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:19 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 21:21:19 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:19 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 21:21:19 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:20 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# ** Warning: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v(268): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 21:21:20 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:20 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Compiling module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 21:21:20 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 21:21:20 on Feb 18,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 35
# ** Note: $stop    : /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(32)
#    Time: 100000100 ps  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v line 32
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:41 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 21:34:41 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:41 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 21:34:41 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:41 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# ** Warning: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v(268): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 21:34:41 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:41 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Compiling module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 21:34:41 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:35:16 on Feb 18,2025, Elapsed time: 0:13:56
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 21:35:16 on Feb 18,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 35
# ** Note: $stop    : /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(32)
#    Time: 1000000100 ps  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v line 32
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:43:19 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 21:43:19 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:43:19 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 21:43:19 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:43:19 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# ** Warning: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v(268): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 21:43:19 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:43:20 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Skipping module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 21:43:20 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:43:21 on Feb 18,2025, Elapsed time: 0:08:05
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 21:43:21 on Feb 18,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 35
# ** Note: $stop    : /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(32)
#    Time: 1000000100 ps  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v line 32
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:41 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 21:52:41 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:41 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 21:52:41 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:41 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# ** Warning: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v(268): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 21:52:41 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:41 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Skipping module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 21:52:41 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:52:43 on Feb 18,2025, Elapsed time: 0:09:22
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 21:52:43 on Feb 18,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 35
# ** Note: $stop    : /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(32)
#    Time: 1000000100 ps  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v line 32
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:34:18 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 23:34:18 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:34:19 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 23:34:19 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:34:19 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Compiling module tt_um_pongsagon_tiniest_gpu
# ** Warning: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v(268): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 23:34:19 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:34:19 on Feb 18,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Skipping module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 23:34:19 on Feb 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:34:21 on Feb 18,2025, Elapsed time: 1:41:38
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 23:34:21 on Feb 18,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 35
# ** Note: $stop    : /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(32)
#    Time: 1000000100 ps  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v line 32
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:45 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 00:37:45 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:45 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 00:37:45 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:45 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# ** Warning: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v(268): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 00:37:45 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:46 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Compiling module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 00:37:46 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:37:48 on Feb 19,2025, Elapsed time: 1:03:27
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 00:37:48 on Feb 19,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 35
# ** Note: $stop    : /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(32)
#    Time: 1000000100 ps  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v line 32
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:56:16 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 00:56:16 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:56:16 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 00:56:16 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:56:16 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Compiling module tt_um_pongsagon_tiniest_gpu
# ** Warning: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v(268): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 00:56:16 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:56:16 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Compiling module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 00:56:16 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:56:18 on Feb 19,2025, Elapsed time: 0:18:30
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 00:56:18 on Feb 19,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 35
# ** Note: $stop    : /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(32)
#    Time: 100000100 ps  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v line 32
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:16 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 01:27:16 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:16 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 01:27:16 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:16 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# -- Compiling module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 01:27:16 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:17 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# ** Error: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(31): (vlog-13008) Unsized literal value 10000000000 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd10000000000) or reduce the literal value to fit in 32 bits.
# End time: 01:27:17 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/yangfan/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./runsim.do line 13
# /home/yangfan/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:52 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 01:27:52 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:52 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 01:27:52 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:52 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 01:27:52 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:52 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# ** Error: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(31): (vlog-13008) Unsized literal value 8000000000 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd8000000000) or reduce the literal value to fit in 32 bits.
# End time: 01:27:52 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/yangfan/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./runsim.do line 13
# /home/yangfan/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:09 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 01:28:09 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:09 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 01:28:09 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:09 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 01:28:09 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:09 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# ** Error: (vlog-13069) /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(31): near "'d": syntax error, unexpected BASE.
# End time: 01:28:09 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/yangfan/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./runsim.do line 13
# /home/yangfan/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:31 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 01:28:31 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:31 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 01:28:32 on Feb 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:32 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 01:28:32 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:32 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# ** Error: (vlog-13069) /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(31): near "'h": syntax error, unexpected BASE.
# End time: 01:28:32 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/yangfan/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./runsim.do line 13
# /home/yangfan/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:50 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 01:28:50 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:50 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 01:28:50 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:50 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 01:28:50 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:51 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# ** Error: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(31): (vlog-13008) Unsized literal value 8000000000 exceeds default size of literals which  is 32-bit. Either size the literal (i.e. 64'd8000000000) or reduce the literal value to fit in 32 bits.
# End time: 01:28:51 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/yangfan/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./runsim.do line 13
# /home/yangfan/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:29:04 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 01:29:04 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:29:04 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 01:29:04 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:29:04 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 01:29:04 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:29:05 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# ** Warning: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(31): (vlog-2597) '4000000000' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 01:29:05 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 01:29:10 on Feb 19,2025, Elapsed time: 0:32:52
# Errors: 5, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 01:29:10 on Feb 19,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 37
# ** Note: $stop    : /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(32)
#    Time: 4000000100 ps  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v line 32
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:19:41 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 02:19:41 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:19:41 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 02:19:41 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:19:41 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# ** Error: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(111): (vlog-2730) Undefined variable: 'z_coord'.
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# End time: 02:19:41 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/yangfan/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./runsim.do line 12
# /home/yangfan/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/*.v"
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:22:06 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 02:22:06 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:22:06 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 02:22:06 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:22:06 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Compiling module tt_um_pongsagon_tiniest_gpu
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 02:22:06 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:22:06 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Compiling module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 02:22:06 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:22:07 on Feb 19,2025, Elapsed time: 0:52:57
# Errors: 1, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 02:22:07 on Feb 19,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 37
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:55:33 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 02:55:33 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:55:33 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 02:55:33 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:55:33 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 02:55:33 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:55:33 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Compiling module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 02:55:34 on Feb 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:55:37 on Feb 19,2025, Elapsed time: 0:33:30
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 02:55:37 on Feb 19,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 37
# ** Note: $stop    : /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(32)
#    Time: 100100 ps  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v line 32
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:56:26 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 02:56:26 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:56:26 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 02:56:26 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:56:26 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 02:56:27 on Feb 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:56:27 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Compiling module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 02:56:27 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:56:29 on Feb 19,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 02:56:29 on Feb 19,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 37
# ** Note: $stop    : /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(32)
#    Time: 1000000100 ps  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v line 32
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:09:12 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 03:09:12 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:09:12 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 03:09:12 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:09:13 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Compiling module tt_um_pongsagon_tiniest_gpu
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 03:09:13 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:09:13 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Skipping module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 03:09:13 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:09:14 on Feb 19,2025, Elapsed time: 0:12:45
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 03:09:14 on Feb 19,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 37
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:13:37 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 03:13:37 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:13:37 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 03:13:37 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:13:38 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# -- Compiling module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 03:13:38 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:13:38 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Skipping module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 03:13:38 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:13:40 on Feb 19,2025, Elapsed time: 0:04:26
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 03:13:40 on Feb 19,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 37
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:16:47 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 03:16:47 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:16:48 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 03:16:48 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:16:48 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# -- Compiling module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 03:16:48 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:16:48 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Skipping module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 03:16:48 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:16:49 on Feb 19,2025, Elapsed time: 0:03:09
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 03:16:49 on Feb 19,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 37
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# ** Note: $stop    : /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(32)
#    Time: 1000000100 ps  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v line 32
do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:24:05 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v 
# -- Skipping module vga
# 
# Top level modules:
# 	vga
# End time: 03:24:05 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:24:05 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v 
# -- Skipping module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 03:24:05 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:24:05 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_tt.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Compiling module tt_um_pongsagon_tiniest_gpu
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 03:24:05 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:24:06 on Feb 19,2025
# vlog -reportprogress 300 "+acc" -incr /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v 
# -- Skipping module tb_fpga_top
# 
# Top level modules:
# 	tb_fpga_top
# End time: 03:24:06 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:24:08 on Feb 19,2025, Elapsed time: 0:07:19
# Errors: 0, Warnings: 2
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_fpga_top 
# Start time: 03:24:08 on Feb 19,2025
# Loading work.tb_fpga_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# Loading work.vga_controller
# Loading work.vga
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb_fpga_top/gpu File: /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v Line: 37
# ** Note: $stop    : /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v(32)
#    Time: 1000000100 ps  Iteration: 0  Instance: /tb_fpga_top
# Break in Module tb_fpga_top at /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/tb/tb_fpga_top.v line 32
# End time: 20:56:10 on Feb 19,2025, Elapsed time: 17:32:02
# Errors: 0, Warnings: 2
