INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/Font.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FontROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Terminal
INFO: [VRFC 10-311] analyzing module VGA_MUX
INFO: [VRFC 10-311] analyzing module VGA_RAM
INFO: [VRFC 10-311] analyzing module HEXToASCII
INFO: [VRFC 10-311] analyzing module ConvertXYToAddress
INFO: [VRFC 10-311] analyzing module PixelRender
INFO: [VRFC 10-311] analyzing module ColorModule
INFO: [VRFC 10-311] analyzing module PixelClock
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sim_1/new/Test_VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_VGA
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sim_1/new/Test_VGA.v:62]
