sch2hdl,-intstyle,ise,-family,artix7,-verilog,/home/jesudara/Desktop/FPGA_projects/ise/data_selector2/data_selector2.vf,-w,/home/jesudara/Desktop/FPGA_projects/ise/data_selector2/src/data_selector2.sch
