\doxysection{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+config Union Reference}
\label{unionhello__fpga_1_1he__rd__config}\index{hello\_fpga::he\_rd\_config@{hello\_fpga::he\_rd\_config}}


{\ttfamily \#include $<$/root/samples/cxl\+\_\+hello\+\_\+fpga/cxl\+\_\+hello\+\_\+fpga.\+h$>$}

\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \{ \mbox{\hyperlink{unionhello__fpga_1_1he__rd__config_aebd048b6df45e19970a47ecafc1ec4e3a8a1ddca8b3b635b2e17ade8a1c646884}{offset}} = HE\+\_\+\+RD\+\_\+\+CONFIG
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint64\+\_\+t \mbox{\hyperlink{unionhello__fpga_1_1he__rd__config_a1394e0de786a830cccbd9e782d95f6b0}{value}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
uint64\_t {\bfseries read\_traffic\_enable}: 1\\
uint64\_t {\bfseries continuous\_mode\_Enable}: 1\\
uint64\_t {\bfseries waitfor\_completion}: 1\\
uint64\_t {\bfseries prewrite\_sync\_enable}: 1\\
uint64\_t {\bfseries postwrite\_sync\_enable}: 1\\
uint64\_t {\bfseries data\_pattern}: 2\\
uint64\_t {\bfseries cl\_evict\_enable}: 1\\
uint64\_t {\bfseries opcode}: 4\\
uint64\_t {\bfseries line\_repeat\_count}: 8\\
uint64\_t {\bfseries reserved}: 44\\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 216 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Member Enumeration Documentation}
\mbox{\label{unionhello__fpga_1_1he__rd__config_aebd048b6df45e19970a47ecafc1ec4e3}} 
\doxysubsubsection{\texorpdfstring{anonymous enum}{anonymous enum}}
{\footnotesize\ttfamily anonymous enum}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{offset@{offset}!hello\_fpga::he\_rd\_config@{hello\_fpga::he\_rd\_config}}\index{hello\_fpga::he\_rd\_config@{hello\_fpga::he\_rd\_config}!offset@{offset}}}\mbox{\label{unionhello__fpga_1_1he__rd__config_aebd048b6df45e19970a47ecafc1ec4e3a8a1ddca8b3b635b2e17ade8a1c646884}} 
offset&\\
\hline

\end{DoxyEnumFields}


Definition at line 217 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{unionhello__fpga_1_1he__rd__config_a1394e0de786a830cccbd9e782d95f6b0}} 
\index{hello\_fpga::he\_rd\_config@{hello\_fpga::he\_rd\_config}!value@{value}}
\index{value@{value}!hello\_fpga::he\_rd\_config@{hello\_fpga::he\_rd\_config}}
\doxysubsubsection{\texorpdfstring{value}{value}}
{\footnotesize\ttfamily uint64\+\_\+t hello\+\_\+fpga\+::he\+\_\+rd\+\_\+config\+::value}



Definition at line 218 of file cxl\+\_\+hello\+\_\+fpga.\+h.



Referenced by hello\+\_\+fpga\+::he\+\_\+cmd\+::he\+\_\+cmd().

\mbox{\label{unionhello__fpga_1_1he__rd__config_a96cc0516e69fd460bf00ee7751951661}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \} }

