Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx32.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_test_behav --prj /home/mikel/Desktop/Time Mux Data Transmission/Time Mux Data Transmission.sim/sim_1/behav/Wrapper_test.prj xil_defaultlib.Wrapper_test xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Time Mux Data Transmission/Time Mux Data Transmission.srcs/sources_1/new/Mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4_1
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Time Mux Data Transmission/Time Mux Data Transmission.srcs/sources_1/new/latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Time Mux Data Transmission/Time Mux Data Transmission.srcs/sources_1/new/De-Mux_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DeMux_4_2
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Time Mux Data Transmission/Time Mux Data Transmission.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Time Mux Data Transmission/Time Mux Data Transmission.srcs/sources_1/new/wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Time Mux Data Transmission/Time Mux Data Transmission.srcs/sim_1/new/Wrapper_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper_test
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Mux_4_1
Compiling module xil_defaultlib.DeMux_4_2
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.wrapper
Compiling module xil_defaultlib.Wrapper_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_test_behav
