--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 710596 paths analyzed, 26744 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.243ns.
--------------------------------------------------------------------------------

Paths for end point sad_wrappings/Mshreg_sad_array_128 (SLICE_X14Y19.AI), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/template_array_41_6 (FF)
  Destination:          sad_wrappings/Mshreg_sad_array_128 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.199ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.573 - 0.582)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/template_array_41_6 to sad_wrappings/Mshreg_sad_array_128
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y93.CQ      Tcko                  0.391   sad_wrappings/template_array_41<7>
                                                       sad_wrappings/template_array_41_6
    SLICE_X20Y11.C6      net (fanout=35)      10.614   sad_wrappings/template_array_41<6>
    SLICE_X20Y11.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X20Y12.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_xor<9>
    SLICE_X18Y10.A2      net (fanout=10)       0.880   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
    SLICE_X18Y10.BMUX    Topab                 0.439   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_lut<0>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
    SLICE_X14Y19.AI      net (fanout=1)        1.279   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/temp[7][10]_GND_16_o_add_43_OUT<1>
    SLICE_X14Y19.CLK     Tds                   0.038   sad_wrappings/sad_array_141
                                                       sad_wrappings/Mshreg_sad_array_128
    -------------------------------------------------  ---------------------------
    Total                                     14.199ns (1.423ns logic, 12.776ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/template_array_41_7 (FF)
  Destination:          sad_wrappings/Mshreg_sad_array_128 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.094ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.573 - 0.582)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/template_array_41_7 to sad_wrappings/Mshreg_sad_array_128
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y93.DQ      Tcko                  0.391   sad_wrappings/template_array_41<7>
                                                       sad_wrappings/template_array_41_7
    SLICE_X20Y11.DX      net (fanout=35)      10.707   sad_wrappings/template_array_41<7>
    SLICE_X20Y11.COUT    Tdxcy                 0.097   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X20Y12.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_xor<9>
    SLICE_X18Y10.A2      net (fanout=10)       0.880   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
    SLICE_X18Y10.BMUX    Topab                 0.439   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_lut<0>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
    SLICE_X14Y19.AI      net (fanout=1)        1.279   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/temp[7][10]_GND_16_o_add_43_OUT<1>
    SLICE_X14Y19.CLK     Tds                   0.038   sad_wrappings/sad_array_141
                                                       sad_wrappings/Mshreg_sad_array_128
    -------------------------------------------------  ---------------------------
    Total                                     14.094ns (1.225ns logic, 12.869ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/template_array_41_6 (FF)
  Destination:          sad_wrappings/Mshreg_sad_array_128 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.573 - 0.582)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/template_array_41_6 to sad_wrappings/Mshreg_sad_array_128
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y93.CQ      Tcko                  0.391   sad_wrappings/template_array_41<7>
                                                       sad_wrappings/template_array_41_6
    SLICE_X20Y11.CX      net (fanout=35)      10.607   sad_wrappings/template_array_41<6>
    SLICE_X20Y11.COUT    Tcxcy                 0.107   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X20Y12.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_xor<9>
    SLICE_X18Y10.A2      net (fanout=10)       0.880   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
    SLICE_X18Y10.BMUX    Topab                 0.439   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_lut<0>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
    SLICE_X14Y19.AI      net (fanout=1)        1.279   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/temp[7][10]_GND_16_o_add_43_OUT<1>
    SLICE_X14Y19.CLK     Tds                   0.038   sad_wrappings/sad_array_141
                                                       sad_wrappings/Mshreg_sad_array_128
    -------------------------------------------------  ---------------------------
    Total                                     14.004ns (1.235ns logic, 12.769ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/Mshreg_sad_array_155 (SLICE_X18Y20.BI), 116 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/template_array_41_6 (FF)
  Destination:          sad_wrappings/Mshreg_sad_array_155 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.087ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.571 - 0.582)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/template_array_41_6 to sad_wrappings/Mshreg_sad_array_155
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y93.CQ      Tcko                  0.391   sad_wrappings/template_array_41<7>
                                                       sad_wrappings/template_array_41_6
    SLICE_X8Y11.C3       net (fanout=35)      10.105   sad_wrappings/template_array_41<6>
    SLICE_X8Y11.COUT     Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X8Y12.CIN      net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X8Y12.BMUX     Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_xor<9>
    SLICE_X6Y12.A2       net (fanout=10)       0.895   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
    SLICE_X6Y12.CMUX     Topac                 0.537   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_lut<0>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
    SLICE_X18Y20.BI      net (fanout=1)        1.571   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/temp[7][10]_GND_16_o_add_43_OUT<2>
    SLICE_X18Y20.CLK     Tds                   0.030   sad_wrappings/sad_array_157
                                                       sad_wrappings/Mshreg_sad_array_155
    -------------------------------------------------  ---------------------------
    Total                                     14.087ns (1.513ns logic, 12.574ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/template_array_41_6 (FF)
  Destination:          sad_wrappings/Mshreg_sad_array_155 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.028ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.571 - 0.582)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/template_array_41_6 to sad_wrappings/Mshreg_sad_array_155
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y93.CQ      Tcko                  0.391   sad_wrappings/template_array_41<7>
                                                       sad_wrappings/template_array_41_6
    SLICE_X8Y11.CX       net (fanout=35)      10.234   sad_wrappings/template_array_41<6>
    SLICE_X8Y11.COUT     Tcxcy                 0.107   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X8Y12.CIN      net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X8Y12.BMUX     Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_xor<9>
    SLICE_X6Y12.A2       net (fanout=10)       0.895   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
    SLICE_X6Y12.CMUX     Topac                 0.537   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_lut<0>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
    SLICE_X18Y20.BI      net (fanout=1)        1.571   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/temp[7][10]_GND_16_o_add_43_OUT<2>
    SLICE_X18Y20.CLK     Tds                   0.030   sad_wrappings/sad_array_157
                                                       sad_wrappings/Mshreg_sad_array_155
    -------------------------------------------------  ---------------------------
    Total                                     14.028ns (1.325ns logic, 12.703ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/template_array_41_6 (FF)
  Destination:          sad_wrappings/Mshreg_sad_array_155 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.571 - 0.582)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/template_array_41_6 to sad_wrappings/Mshreg_sad_array_155
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y93.CQ      Tcko                  0.391   sad_wrappings/template_array_41<7>
                                                       sad_wrappings/template_array_41_6
    SLICE_X8Y11.C3       net (fanout=35)      10.105   sad_wrappings/template_array_41<6>
    SLICE_X8Y11.COUT     Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X8Y12.CIN      net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X8Y12.BMUX     Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_xor<9>
    SLICE_X6Y12.B5       net (fanout=10)       0.652   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
    SLICE_X6Y12.CMUX     Topbc                 0.526   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_lut<1>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
    SLICE_X18Y20.BI      net (fanout=1)        1.571   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_3x3/temp[7][10]_GND_16_o_add_43_OUT<2>
    SLICE_X18Y20.CLK     Tds                   0.030   sad_wrappings/sad_array_157
                                                       sad_wrappings/Mshreg_sad_array_155
    -------------------------------------------------  ---------------------------
    Total                                     13.833ns (1.502ns logic, 12.331ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/Mshreg_sad_array_129 (SLICE_X14Y19.BI), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/template_array_41_6 (FF)
  Destination:          sad_wrappings/Mshreg_sad_array_129 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.063ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.573 - 0.582)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/template_array_41_6 to sad_wrappings/Mshreg_sad_array_129
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y93.CQ      Tcko                  0.391   sad_wrappings/template_array_41<7>
                                                       sad_wrappings/template_array_41_6
    SLICE_X20Y11.C6      net (fanout=35)      10.614   sad_wrappings/template_array_41<6>
    SLICE_X20Y11.COUT    Topcyc                0.295   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_lut<6>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X20Y12.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_xor<9>
    SLICE_X18Y10.A2      net (fanout=10)       0.880   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
    SLICE_X18Y10.AMUX    Topaa                 0.370   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_lut<0>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
    SLICE_X14Y19.BI      net (fanout=1)        1.220   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/temp[7][10]_GND_16_o_add_43_OUT<0>
    SLICE_X14Y19.CLK     Tds                   0.030   sad_wrappings/sad_array_141
                                                       sad_wrappings/Mshreg_sad_array_129
    -------------------------------------------------  ---------------------------
    Total                                     14.063ns (1.346ns logic, 12.717ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/template_array_41_7 (FF)
  Destination:          sad_wrappings/Mshreg_sad_array_129 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.573 - 0.582)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/template_array_41_7 to sad_wrappings/Mshreg_sad_array_129
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y93.DQ      Tcko                  0.391   sad_wrappings/template_array_41<7>
                                                       sad_wrappings/template_array_41_7
    SLICE_X20Y11.DX      net (fanout=35)      10.707   sad_wrappings/template_array_41<7>
    SLICE_X20Y11.COUT    Tdxcy                 0.097   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X20Y12.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_xor<9>
    SLICE_X18Y10.A2      net (fanout=10)       0.880   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
    SLICE_X18Y10.AMUX    Topaa                 0.370   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_lut<0>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
    SLICE_X14Y19.BI      net (fanout=1)        1.220   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/temp[7][10]_GND_16_o_add_43_OUT<0>
    SLICE_X14Y19.CLK     Tds                   0.030   sad_wrappings/sad_array_141
                                                       sad_wrappings/Mshreg_sad_array_129
    -------------------------------------------------  ---------------------------
    Total                                     13.958ns (1.148ns logic, 12.810ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/template_array_41_6 (FF)
  Destination:          sad_wrappings/Mshreg_sad_array_129 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.868ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.573 - 0.582)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/template_array_41_6 to sad_wrappings/Mshreg_sad_array_129
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y93.CQ      Tcko                  0.391   sad_wrappings/template_array_41<7>
                                                       sad_wrappings/template_array_41_6
    SLICE_X20Y11.CX      net (fanout=35)      10.607   sad_wrappings/template_array_41<6>
    SLICE_X20Y11.COUT    Tcxcy                 0.107   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_cy<7>
    SLICE_X20Y12.BMUX    Tcinb                 0.260   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_16_o_GND_16_o_sub_42_OUT<10:0>_xor<9>
    SLICE_X18Y10.A2      net (fanout=10)       0.880   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/GND_16_o_GND_16_o_sub_42_OUT<9>
    SLICE_X18Y10.AMUX    Topaa                 0.370   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_lut<0>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/Madd_temp[7][10]_GND_16_o_add_43_OUT_Madd_cy<3>
    SLICE_X14Y19.BI      net (fanout=1)        1.220   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_3x3/temp[7][10]_GND_16_o_add_43_OUT<0>
    SLICE_X14Y19.CLK     Tds                   0.030   sad_wrappings/sad_array_141
                                                       sad_wrappings/Mshreg_sad_array_129
    -------------------------------------------------  ---------------------------
    Total                                     13.868ns (1.158ns logic, 12.710ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sad_wrappings/template_array_27_0 (SLICE_X8Y96.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sad_wrappings/template_array_46_0 (FF)
  Destination:          sad_wrappings/template_array_27_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sad_wrappings/template_array_46_0 to sad_wrappings/template_array_27_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y96.AQ       Tcko                  0.198   sad_wrappings/template_array_46<3>
                                                       sad_wrappings/template_array_46_0
    SLICE_X8Y96.B6       net (fanout=3)        0.021   sad_wrappings/template_array_46<0>
    SLICE_X8Y96.CLK      Tah         (-Th)    -0.190   sad_wrappings/template_array_27<1>
                                                       sad_wrappings/Mmux_template_array_next<0>11451
                                                       sad_wrappings/template_array_27_0
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.388ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/f2h_t_rd_10 (SLICE_X0Y106.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sad_wrappings/f2h_t_rd_10 (FF)
  Destination:          sad_wrappings/f2h_t_rd_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sad_wrappings/f2h_t_rd_10 to sad_wrappings/f2h_t_rd_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y106.AQ      Tcko                  0.200   sad_wrappings/f2h_t_rd<13>
                                                       sad_wrappings/f2h_t_rd_10
    SLICE_X0Y106.A6      net (fanout=3)        0.023   sad_wrappings/f2h_t_rd<10>
    SLICE_X0Y106.CLK     Tah         (-Th)    -0.190   sad_wrappings/f2h_t_rd<13>
                                                       sad_wrappings/f2h_t_rd_10_rstpot
                                                       sad_wrappings/f2h_t_rd_10
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/f2h_t_rd_0_1 (SLICE_X8Y104.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sad_wrappings/f2h_t_rd_0_1 (FF)
  Destination:          sad_wrappings/f2h_t_rd_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sad_wrappings/f2h_t_rd_0_1 to sad_wrappings/f2h_t_rd_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y104.AQ      Tcko                  0.200   sad_wrappings/f2h_t_rd_0_3
                                                       sad_wrappings/f2h_t_rd_0_1
    SLICE_X8Y104.A6      net (fanout=18)       0.026   sad_wrappings/f2h_t_rd_0_1
    SLICE_X8Y104.CLK     Tah         (-Th)    -0.190   sad_wrappings/f2h_t_rd_0_3
                                                       sad_wrappings/f2h_t_rd_0_1_rstpot
                                                       sad_wrappings/f2h_t_rd_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sad_wrappings/sad_array_141/CLK
  Logical resource: sad_wrappings/Mshreg_sad_array_142/CLK
  Location pin: SLICE_X14Y19.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sad_wrappings/sad_array_141/CLK
  Logical resource: sad_wrappings/Mshreg_sad_array_128/CLK
  Location pin: SLICE_X14Y19.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   14.243|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 710596 paths, 0 nets, and 30842 connections

Design statistics:
   Minimum period:  14.243ns{1}   (Maximum frequency:  70.210MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul  8 18:18:19 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 587 MB



