bool F_1 ( T_1 V_1 , unsigned char * V_2 , unsigned int V_3 , unsigned int V_4 )\r\n{\r\nT_2 V_5 = V_1 -> V_5 ;\r\nT_3 V_6 , V_7 ;\r\nunsigned int V_8 ;\r\nunsigned int V_9 ;\r\nunsigned char V_10 ;\r\nbool V_11 = false ;\r\nT_4 V_12 ;\r\nT_5 V_13 = NULL ;\r\nunsigned int V_14 ;\r\nunsigned int V_15 ;\r\nunsigned char * V_16 ;\r\nif ( F_2 ( V_1 , V_17 ) <= 0 ) {\r\nF_3 ( V_18 , V_19 L_1 ) ;\r\nreturn false ;\r\n}\r\nV_6 = V_1 -> V_20 [ V_17 ] ;\r\nV_6 -> V_21 . V_22 = ( V_23 | V_24 ) ;\r\nmemcpy ( V_1 -> V_25 . V_26 , ( unsigned char * ) V_2 , V_27 ) ;\r\nV_8 = V_3 - V_27 ;\r\nif ( F_4 ( V_1 -> V_25 . V_28 ) > V_29 ) {\r\nV_8 += 8 ;\r\n}\r\nif ( V_1 -> V_30 == true ) {\r\nV_11 = true ;\r\nV_16 = V_1 -> V_31 ;\r\nif ( F_5 ( & ( V_1 -> V_32 ) , V_16 , V_33 , & V_13 ) == false ) {\r\nV_13 = NULL ;\r\nF_3 ( V_18 , V_34 L_2 , V_1 -> V_5 -> V_35 ) ;\r\n} else {\r\nF_3 ( V_18 , V_34 L_3 ) ;\r\n}\r\n}\r\nif ( V_1 -> V_36 ) {\r\nif ( V_4 < V_37 + 1 ) {\r\nV_13 = & V_12 ;\r\nV_13 -> V_38 = V_5 -> V_39 [ V_4 ] . V_38 ;\r\nV_13 -> V_40 = V_5 -> V_39 [ V_4 ] . V_40 ;\r\nV_13 -> V_41 = V_5 -> V_39 [ V_4 ] . V_42 ;\r\nV_13 -> V_43 = V_5 -> V_39 [ V_4 ] . V_43 ;\r\nV_13 -> V_44 = V_5 -> V_39 [ V_4 ] . V_44 ;\r\nmemcpy ( V_13 -> V_45 ,\r\n& V_5 -> V_39 [ V_4 ] . V_46 [ 0 ] ,\r\nV_13 -> V_41\r\n) ;\r\n}\r\n}\r\nV_9 = F_6 ( V_1 , V_13 , V_8 , & V_1 -> V_25 ) ;\r\nif ( V_9 > F_2 ( V_1 , V_17 ) ) {\r\nreturn false ;\r\n}\r\nV_10 = ( unsigned char ) V_1 -> V_47 ;\r\nif ( V_1 -> V_48 ) {\r\nif ( V_1 -> V_49 == V_50 ) {\r\nif ( V_1 -> V_51 >= V_52 ) {\r\nV_1 -> V_53 = V_52 ;\r\n} else {\r\nV_1 -> V_53 = ( unsigned short ) V_1 -> V_51 ;\r\n}\r\n} else {\r\nif ( ( V_1 -> V_49 == V_54 ) &&\r\n( V_1 -> V_51 <= V_55 ) ) {\r\nV_1 -> V_53 = V_55 ;\r\n} else {\r\nif ( V_1 -> V_51 >= V_56 )\r\nV_1 -> V_53 = V_56 ;\r\nelse\r\nV_1 -> V_53 = ( unsigned short ) V_1 -> V_51 ;\r\n}\r\n}\r\n} else {\r\nV_1 -> V_53 = V_1 -> V_5 -> V_39 [ V_4 ] . V_57 ;\r\n}\r\nif ( V_1 -> V_53 <= V_52 )\r\nV_10 = V_58 ;\r\nF_7 ( V_1 , V_10 , V_1 -> V_59 , V_11 ,\r\nV_8 , V_17 , V_6 ,\r\n& V_1 -> V_25 , V_2 , V_13 , V_4 ,\r\n& V_9 ,\r\n& V_14\r\n) ;\r\nif ( F_8 ( V_1 -> V_60 , V_61 , V_62 ) ) {\r\nF_9 ( V_1 -> V_60 ) ;\r\n}\r\nV_1 -> V_63 = false ;\r\nV_7 = V_6 ;\r\nfor ( V_15 = 0 ; V_15 < V_9 ; V_15 ++ ) {\r\nF_10 () ;\r\nV_6 -> V_64 . V_65 = V_66 ;\r\nF_10 () ;\r\nif ( V_15 == ( V_9 - 1 ) )\r\nV_7 = V_6 ;\r\nV_6 = V_6 -> V_67 ;\r\n}\r\nV_7 -> V_68 -> V_69 = 0 ;\r\nV_7 -> V_68 -> V_70 = 0 ;\r\nV_1 -> V_20 [ V_17 ] = V_6 ;\r\nF_11 ( V_1 -> V_60 ) ;\r\nreturn true ;\r\n}
