CONFIG := scanchain
FPGA_DIR := ../../../fpga/tiny/combined_sbox_carrychain_mdff_frac_k6_N2_mem8K_8x8
COMPILER := iverilog

include ../Makefile.in
