m255
K3
13
cModel Technology
d/home/jpiat/workspace_C/serialisateur/simulation
Pcamera
Z0 DPx3 std 6 textio 0 22 G^o2zK;Vh4eVdKTVo98653
Z1 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
w1329412374
Z2 d/home/jpiat/development/FPGA/projects/fpga-cam/simulation
8/home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera.vhd
F/home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera.vhd
l0
L5
Vzb<?i1Y0257N1OQzha6^J0
Z3 OV;C;10.0c;49
32
Z4 o-work work -2002 -explicit -O0
Z5 tExplicit 1
!s100 >2_Q9MRh@0Z@FVhTakT<f0
!s108 1329486075.126404
!s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera.vhd|
!s107 /home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera.vhd|
Ecamera_interface
Z6 w1329476593
Z7 DPx4 work 6 camera 0 22 zb<?i1Y0257N1OQzha6^J0
Z8 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z9 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z10 DPx3 std 6 textio 0 22 G^o2zK;Vh4eVdKTVo98653
R1
R2
Z11 8/home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera_interface.vhd
Z12 F/home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera_interface.vhd
l0
L7
VLc4C>z259jG8Z<N;QXVLE3
R3
32
Z13 !s108 1329486074.987984
Z14 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera_interface.vhd|
Z15 !s107 /home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera_interface.vhd|
R4
R5
!s100 zHS7Pmg;`m[c;2XQE0^K]1
Asystemc
R7
R8
R9
R10
R1
DEx4 work 16 camera_interface 0 22 Lc4C>z259jG8Z<N;QXVLE3
l42
L23
VfiL1cKYEk8j796Ug@<0^?2
R3
32
R13
R14
R15
R4
R5
!s100 naWlM[Pl9W<@bmRmDU<9J2
Ecamera_interface_testbench
Z16 w1329482573
R7
R8
R9
R10
R1
R2
Z17 8/home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera_interface_testbench.vhd
Z18 F/home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera_interface_testbench.vhd
l0
L9
V_W@7bEHg4JDcf84<KWe]01
R3
32
Z19 !s108 1329486075.008657
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera_interface_testbench.vhd|
Z21 !s107 /home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera_interface_testbench.vhd|
R4
R5
!s100 N<ANi8Nzd9D`9>fJjZ7oZ2
Atest
R7
R8
R9
R10
R1
DEx4 work 26 camera_interface_testbench 0 22 _W@7bEHg4JDcf84<KWe]01
l22
L12
V2m5lZiF0GehF9eFaHF>DG3
R3
32
R19
R20
R21
R4
R5
!s100 ceOi2Y83YTB>fgQW]AP073
Ecamera_model
w1328799652
R8
R9
R10
R1
R2
8/home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera_model.vhd
F/home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera_model.vhd
l0
L7
V>oHIEIL4C]8D3cj?P`jK;3
R3
32
R4
R5
!s100 nZg_3h3R0V3JEaXTUSQ7S0
!s108 1328799855.032399
!s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera_model.vhd|
!s107 /home/jpiat/development/FPGA/projects/fpga-cam/hdl/camera_model.vhd|
Edown_scaler
Z22 w1329486076
R7
R8
R9
R10
R1
R2
Z23 8/home/jpiat/development/FPGA/projects/fpga-cam/hdl/down_scaler.vhd
Z24 F/home/jpiat/development/FPGA/projects/fpga-cam/hdl/down_scaler.vhd
l0
L7
VX[>fZEK3kHQG`RlDUXoB90
R3
32
Z25 !s108 1329486076.122064
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jpiat/development/FPGA/projects/fpga-cam/hdl/down_scaler.vhd|
Z27 !s107 /home/jpiat/development/FPGA/projects/fpga-cam/hdl/down_scaler.vhd|
R4
R5
!s100 7bJFlTIKG;NN]KHeiEi8n1
Asystemc
R7
R8
R9
R10
R1
DEx4 work 11 down_scaler 0 22 X[>fZEK3kHQG`RlDUXoB90
l29
L18
VA]Fff9Rh1<g4_MJA?[Po42
R3
32
R25
R26
R27
R4
R5
!s100 S4``<l8g;FMIOGoWae^6B0
Ei2c_master
Z28 w1329475743
R8
R9
R10
R1
R2
Z29 8/home/jpiat/development/FPGA/projects/fpga-cam/hdl/i2c_master.vhd
Z30 F/home/jpiat/development/FPGA/projects/fpga-cam/hdl/i2c_master.vhd
l0
L7
VnUOX2]e?zWKaJV_=@O8mz0
R3
32
Z31 !s108 1329486075.035245
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jpiat/development/FPGA/projects/fpga-cam/hdl/i2c_master.vhd|
Z33 !s107 /home/jpiat/development/FPGA/projects/fpga-cam/hdl/i2c_master.vhd|
R4
R5
!s100 ZnIS3M7a2Q:YlMV85VT0V0
Asystemc
R8
R9
R10
R1
DEx4 work 10 i2c_master 0 22 nUOX2]e?zWKaJV_=@O8mz0
l32
L21
Vz`=Y[O3_c0Z17:F[@FaNX2
R3
32
R31
R32
R33
R4
R5
!s100 cgF]mnz_lS;3DRGHGK_Cl3
Ei2c_master_testbench
Z34 w1328800002
R7
R8
R9
R10
R1
R2
Z35 8/home/jpiat/development/FPGA/projects/fpga-cam/hdl/i2c_master_testbench.vhd
Z36 F/home/jpiat/development/FPGA/projects/fpga-cam/hdl/i2c_master_testbench.vhd
l0
L9
V_<4[PJaee[@o0CP>ZkQ`e3
R3
32
Z37 !s108 1329486075.061404
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jpiat/development/FPGA/projects/fpga-cam/hdl/i2c_master_testbench.vhd|
Z39 !s107 /home/jpiat/development/FPGA/projects/fpga-cam/hdl/i2c_master_testbench.vhd|
R4
R5
!s100 5Xak3:3dHR:DNmiJ^H6<K3
Atest
R7
R8
R9
R10
R1
DEx4 work 20 i2c_master_testbench 0 22 _<4[PJaee[@o0CP>ZkQ`e3
l16
L12
V]bC_Zl?13G44DEo8_ONE52
R3
32
R37
R38
R39
R4
R5
!s100 ^ehI@Mn]@gX>Ggh@kdF5`3
Ei2c_slave
Z40 w1329476207
R8
R9
R10
R1
R2
Z41 8/home/jpiat/development/FPGA/projects/fpga-cam/hdl/i2c_slave.vhd
Z42 F/home/jpiat/development/FPGA/projects/fpga-cam/hdl/i2c_slave.vhd
l0
L7
Ve1182TT@DahGS=DckSSM^1
R3
32
Z43 !s108 1329486075.079526
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jpiat/development/FPGA/projects/fpga-cam/hdl/i2c_slave.vhd|
Z45 !s107 /home/jpiat/development/FPGA/projects/fpga-cam/hdl/i2c_slave.vhd|
R4
R5
!s100 >=I_Sc@JN68kMR9=o9eKd3
Asystemc
R8
R9
R10
R1
DEx4 work 9 i2c_slave 0 22 e1182TT@DahGS=DckSSM^1
l25
L17
VfTd2293ILAbjchhnji9;?0
R3
32
R43
R44
R45
R4
R5
!s100 YSg^>eW;LdF5BXih9bM8d3
Eline_ram
Z46 w1329482845
R8
R9
R10
R1
R2
Z47 8/home/jpiat/development/FPGA/projects/fpga-cam/hdl/line_ram.vhd
Z48 F/home/jpiat/development/FPGA/projects/fpga-cam/hdl/line_ram.vhd
l0
L7
VhMKZMNoYGK@nbDmaTOO<]0
!s100 KZ:fTb;hbE_0F`YlJR`^o2
R3
32
Z49 !s108 1329486076.143639
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jpiat/development/FPGA/projects/fpga-cam/hdl/line_ram.vhd|
Z51 !s107 /home/jpiat/development/FPGA/projects/fpga-cam/hdl/line_ram.vhd|
R4
R5
Asystemc
R8
R9
R10
R1
Z52 DEx4 work 8 line_ram 0 22 hMKZMNoYGK@nbDmaTOO<]0
l21
L17
Z53 VLTig5ZQXNg[nEJEU6?42@0
Z54 !s100 CUgS8_KRQ>oK@WT_YNQCQ0
R3
32
R49
R50
R51
R4
R5
Eregister_rom
Z55 w1329475591
R8
R9
R10
R1
R2
Z56 8/home/jpiat/development/FPGA/projects/fpga-cam/hdl/register_rom.vhd
Z57 F/home/jpiat/development/FPGA/projects/fpga-cam/hdl/register_rom.vhd
l0
L7
VJ[`j>K[j?zgGBW90BD8OM1
R3
32
Z58 !s108 1329486075.106257
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jpiat/development/FPGA/projects/fpga-cam/hdl/register_rom.vhd|
Z60 !s107 /home/jpiat/development/FPGA/projects/fpga-cam/hdl/register_rom.vhd|
R4
R5
!s100 kkO[lfbcJkUFW<1g@N33i3
Asystemc
R8
R9
R10
R1
DEx4 work 12 register_rom 0 22 J[`j>K[j?zgGBW90BD8OM1
l18
L14
V]z6PL>`om5XaXdib8WdKe0
R3
32
R58
R59
R60
R4
R5
!s100 G^N_K5LT93BTmYP:IMiiC0
