==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.728 seconds; current allocated memory: 195.793 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.967 seconds; current allocated memory: 195.759 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.056 seconds; current allocated memory: 195.759 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-102] C simulation failed, no 'main' function.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.071 seconds; current allocated memory: 195.760 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.712 seconds; current allocated memory: 195.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.617 seconds; current allocated memory: 195.758 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] Analyzing design file 'correlator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.365 seconds; current allocated memory: 196.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.114 seconds; current allocated memory: 198.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 198.122 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 199.314 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 198.531 MB.
INFO: [XFORM 203-510] Pipelining loop 'ONE_CORRELATOR' (correlator.cpp:30) in function 'correlator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' in function 'correlator' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ONE_CORRELATOR' (correlator.cpp:30) in function 'correlator' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SHIFT_ACCUM_LOOP' (correlator.cpp:33) in function 'correlator' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'CORRELATION' (correlator.cpp:22) in function 'correlator' completely with a factor of 31.
INFO: [XFORM 203-102] Partitioning array 'codebook' in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 219.309 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'CORRELATOR_BANK' (correlator.cpp:28:10) in function 'correlator' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'temp_input' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_input' (correlator.cpp:35:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_input' (correlator.cpp:37:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 232.015 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'correlator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlator_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 232.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 232.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlator_Pipeline_ONE_CORRELATOR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ONE_CORRELATOR'.
WARNING: [HLS 200-880] The II Violation in module 'correlator_Pipeline_ONE_CORRELATOR' (loop 'ONE_CORRELATOR'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write operation ('output_signal_write_ln50', correlator.cpp:50) on port 'output_signal' (correlator.cpp:50) and wire read operation ('output_signal_read', correlator.cpp:48) on port 'output_signal' (correlator.cpp:48).
WARNING: [HLS 200-885] The II Violation in module 'correlator_Pipeline_ONE_CORRELATOR' (loop 'ONE_CORRELATOR'): Unable to schedule 'load' operation ('temp_input_load_4', correlator.cpp:35) on array 'temp_input' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'temp_input'.
WARNING: [HLS 200-885] The II Violation in module 'correlator_Pipeline_ONE_CORRELATOR' (loop 'ONE_CORRELATOR'): Unable to schedule 'store' operation ('temp_input_addr_28_write_ln35', correlator.cpp:35) of variable 'temp_input_load_2', correlator.cpp:35 on array 'temp_input' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'temp_input'.
WARNING: [HLS 200-885] The II Violation in module 'correlator_Pipeline_ONE_CORRELATOR' (loop 'ONE_CORRELATOR'): Unable to schedule 'store' operation ('temp_input_addr_25_write_ln35', correlator.cpp:35) of variable 'temp_input_load_5', correlator.cpp:35 on array 'temp_input' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'temp_input'.
WARNING: [HLS 200-885] The II Violation in module 'correlator_Pipeline_ONE_CORRELATOR' (loop 'ONE_CORRELATOR'): Unable to schedule 'store' operation ('temp_input_addr_11_write_ln35', correlator.cpp:35) of variable 'temp_input_load_19', correlator.cpp:35 on array 'temp_input' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'temp_input'.
WARNING: [HLS 200-885] The II Violation in module 'correlator_Pipeline_ONE_CORRELATOR' (loop 'ONE_CORRELATOR'): Unable to schedule 'store' operation ('temp_input_addr_3_write_ln35', correlator.cpp:35) of variable 'temp_input_load_27', correlator.cpp:35 on array 'temp_input' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'temp_input'.
WARNING: [HLS 200-885] The II Violation in module 'correlator_Pipeline_ONE_CORRELATOR' (loop 'ONE_CORRELATOR'): Unable to schedule 'store' operation ('temp_input_addr_2_write_ln35', correlator.cpp:35) of variable 'temp_input_load_28', correlator.cpp:35 on array 'temp_input' due to limited memory ports (II = 28). Please consider using a memory core with more ports or partitioning the array 'temp_input'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 29, Depth = 163, loop 'ONE_CORRELATOR'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 233.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.043 seconds; current allocated memory: 234.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'correlator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 235.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 235.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlator_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlator_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 235.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlator_Pipeline_ONE_CORRELATOR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'correlator_Pipeline_ONE_CORRELATOR' pipeline 'ONE_CORRELATOR' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlator_Pipeline_ONE_CORRELATOR'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 238.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'correlator/output_signal' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlator/input_signal' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'correlator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 242.730 MB.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_2' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_3' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_5' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_7' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_8' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_9' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_10' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_11' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_12' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_13' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_14' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_15' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_16' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_17' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_18' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_19' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_20' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_21' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_22' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_23' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_24' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_25' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_26' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_27' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_28' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_29' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'correlator_codebook_30' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'correlator_temp_input_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.048 seconds; current allocated memory: 246.367 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 249.208 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for correlator.
INFO: [VLOG 209-307] Generating Verilog RTL for correlator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.84 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 15.524 seconds; current allocated memory: 249.194 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.359 seconds; peak allocated memory: 1.062 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.115 seconds; current allocated memory: 195.807 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.997 seconds; current allocated memory: 195.807 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.641 seconds; current allocated memory: 195.742 MB.
