

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Mar 11 15:29:06 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns |   0 ns   |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |               |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |Block_proc_U0  |Block_proc  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       2|      11|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       2|      11|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+-------+---+----+-----+
    |    Instance   |   Module   | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------+------------+---------+-------+---+----+-----+
    |Block_proc_U0  |Block_proc  |        0|      0|  2|  11|    0|
    +---------------+------------+---------+-------+---+----+-----+
    |Total          |            |        0|      0|  2|  11|    0|
    +---------------+------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------+-----+-----+------------+----------------------+--------------+
|em_barrel_V_data_V_TDATA    |  in |   16|    axis    |  em_barrel_V_data_V  |    pointer   |
|layer55_out_V_data_V_TDATA  |  in |   16|    axis    | layer55_out_V_data_V |    pointer   |
|const_size_in_1             | out |   16|   ap_vld   |    const_size_in_1   |    pointer   |
|const_size_in_1_ap_vld      | out |    1|   ap_vld   |    const_size_in_1   |    pointer   |
|const_size_out_1            | out |   16|   ap_vld   |   const_size_out_1   |    pointer   |
|const_size_out_1_ap_vld     | out |    1|   ap_vld   |   const_size_out_1   |    pointer   |
|s3_V_address0               | out |    2|  ap_memory |         s3_V         |     array    |
|s3_V_ce0                    | out |    1|  ap_memory |         s3_V         |     array    |
|s3_V_d0                     | out |   16|  ap_memory |         s3_V         |     array    |
|s3_V_q0                     |  in |   16|  ap_memory |         s3_V         |     array    |
|s3_V_we0                    | out |    1|  ap_memory |         s3_V         |     array    |
|b3_V_address0               | out |    2|  ap_memory |         b3_V         |     array    |
|b3_V_ce0                    | out |    1|  ap_memory |         b3_V         |     array    |
|b3_V_d0                     | out |   16|  ap_memory |         b3_V         |     array    |
|b3_V_q0                     |  in |   16|  ap_memory |         b3_V         |     array    |
|b3_V_we0                    | out |    1|  ap_memory |         b3_V         |     array    |
|w4_V_address0               | out |   11|  ap_memory |         w4_V         |     array    |
|w4_V_ce0                    | out |    1|  ap_memory |         w4_V         |     array    |
|w4_V_d0                     | out |   16|  ap_memory |         w4_V         |     array    |
|w4_V_q0                     |  in |   16|  ap_memory |         w4_V         |     array    |
|w4_V_we0                    | out |    1|  ap_memory |         w4_V         |     array    |
|b4_V_address0               | out |    4|  ap_memory |         b4_V         |     array    |
|b4_V_ce0                    | out |    1|  ap_memory |         b4_V         |     array    |
|b4_V_d0                     | out |   16|  ap_memory |         b4_V         |     array    |
|b4_V_q0                     |  in |   16|  ap_memory |         b4_V         |     array    |
|b4_V_we0                    | out |    1|  ap_memory |         b4_V         |     array    |
|w9_V_address0               | out |   13|  ap_memory |         w9_V         |     array    |
|w9_V_ce0                    | out |    1|  ap_memory |         w9_V         |     array    |
|w9_V_d0                     | out |   16|  ap_memory |         w9_V         |     array    |
|w9_V_q0                     |  in |   16|  ap_memory |         w9_V         |     array    |
|w9_V_we0                    | out |    1|  ap_memory |         w9_V         |     array    |
|b9_V_address0               | out |    5|  ap_memory |         b9_V         |     array    |
|b9_V_ce0                    | out |    1|  ap_memory |         b9_V         |     array    |
|b9_V_d0                     | out |   16|  ap_memory |         b9_V         |     array    |
|b9_V_q0                     |  in |   16|  ap_memory |         b9_V         |     array    |
|b9_V_we0                    | out |    1|  ap_memory |         b9_V         |     array    |
|w13_V_address0              | out |   14|  ap_memory |         w13_V        |     array    |
|w13_V_ce0                   | out |    1|  ap_memory |         w13_V        |     array    |
|w13_V_d0                    | out |   16|  ap_memory |         w13_V        |     array    |
|w13_V_q0                    |  in |   16|  ap_memory |         w13_V        |     array    |
|w13_V_we0                   | out |    1|  ap_memory |         w13_V        |     array    |
|b13_V_address0              | out |    5|  ap_memory |         b13_V        |     array    |
|b13_V_ce0                   | out |    1|  ap_memory |         b13_V        |     array    |
|b13_V_d0                    | out |   16|  ap_memory |         b13_V        |     array    |
|b13_V_q0                    |  in |   16|  ap_memory |         b13_V        |     array    |
|b13_V_we0                   | out |    1|  ap_memory |         b13_V        |     array    |
|w18_V_address0              | out |   15|  ap_memory |         w18_V        |     array    |
|w18_V_ce0                   | out |    1|  ap_memory |         w18_V        |     array    |
|w18_V_d0                    | out |   16|  ap_memory |         w18_V        |     array    |
|w18_V_q0                    |  in |   16|  ap_memory |         w18_V        |     array    |
|w18_V_we0                   | out |    1|  ap_memory |         w18_V        |     array    |
|b18_V_address0              | out |    6|  ap_memory |         b18_V        |     array    |
|b18_V_ce0                   | out |    1|  ap_memory |         b18_V        |     array    |
|b18_V_d0                    | out |   16|  ap_memory |         b18_V        |     array    |
|b18_V_q0                    |  in |   16|  ap_memory |         b18_V        |     array    |
|b18_V_we0                   | out |    1|  ap_memory |         b18_V        |     array    |
|w22_V_address0              | out |   16|  ap_memory |         w22_V        |     array    |
|w22_V_ce0                   | out |    1|  ap_memory |         w22_V        |     array    |
|w22_V_d0                    | out |   16|  ap_memory |         w22_V        |     array    |
|w22_V_q0                    |  in |   16|  ap_memory |         w22_V        |     array    |
|w22_V_we0                   | out |    1|  ap_memory |         w22_V        |     array    |
|b22_V_address0              | out |    6|  ap_memory |         b22_V        |     array    |
|b22_V_ce0                   | out |    1|  ap_memory |         b22_V        |     array    |
|b22_V_d0                    | out |   16|  ap_memory |         b22_V        |     array    |
|b22_V_q0                    |  in |   16|  ap_memory |         b22_V        |     array    |
|b22_V_we0                   | out |    1|  ap_memory |         b22_V        |     array    |
|w27_V_address0              | out |   17|  ap_memory |         w27_V        |     array    |
|w27_V_ce0                   | out |    1|  ap_memory |         w27_V        |     array    |
|w27_V_d0                    | out |   16|  ap_memory |         w27_V        |     array    |
|w27_V_q0                    |  in |   16|  ap_memory |         w27_V        |     array    |
|w27_V_we0                   | out |    1|  ap_memory |         w27_V        |     array    |
|b27_V_address0              | out |    7|  ap_memory |         b27_V        |     array    |
|b27_V_ce0                   | out |    1|  ap_memory |         b27_V        |     array    |
|b27_V_d0                    | out |   16|  ap_memory |         b27_V        |     array    |
|b27_V_q0                    |  in |   16|  ap_memory |         b27_V        |     array    |
|b27_V_we0                   | out |    1|  ap_memory |         b27_V        |     array    |
|w31_V_address0              | out |   18|  ap_memory |         w31_V        |     array    |
|w31_V_ce0                   | out |    1|  ap_memory |         w31_V        |     array    |
|w31_V_d0                    | out |   16|  ap_memory |         w31_V        |     array    |
|w31_V_q0                    |  in |   16|  ap_memory |         w31_V        |     array    |
|w31_V_we0                   | out |    1|  ap_memory |         w31_V        |     array    |
|b31_V_address0              | out |    7|  ap_memory |         b31_V        |     array    |
|b31_V_ce0                   | out |    1|  ap_memory |         b31_V        |     array    |
|b31_V_d0                    | out |   16|  ap_memory |         b31_V        |     array    |
|b31_V_q0                    |  in |   16|  ap_memory |         b31_V        |     array    |
|b31_V_we0                   | out |    1|  ap_memory |         b31_V        |     array    |
|w36_V_address0              | out |   19|  ap_memory |         w36_V        |     array    |
|w36_V_ce0                   | out |    1|  ap_memory |         w36_V        |     array    |
|w36_V_d0                    | out |   16|  ap_memory |         w36_V        |     array    |
|w36_V_q0                    |  in |   16|  ap_memory |         w36_V        |     array    |
|w36_V_we0                   | out |    1|  ap_memory |         w36_V        |     array    |
|b36_V_address0              | out |    8|  ap_memory |         b36_V        |     array    |
|b36_V_ce0                   | out |    1|  ap_memory |         b36_V        |     array    |
|b36_V_d0                    | out |   16|  ap_memory |         b36_V        |     array    |
|b36_V_q0                    |  in |   16|  ap_memory |         b36_V        |     array    |
|b36_V_we0                   | out |    1|  ap_memory |         b36_V        |     array    |
|w40_V_address0              | out |   20|  ap_memory |         w40_V        |     array    |
|w40_V_ce0                   | out |    1|  ap_memory |         w40_V        |     array    |
|w40_V_d0                    | out |   16|  ap_memory |         w40_V        |     array    |
|w40_V_q0                    |  in |   16|  ap_memory |         w40_V        |     array    |
|w40_V_we0                   | out |    1|  ap_memory |         w40_V        |     array    |
|b40_V_address0              | out |    8|  ap_memory |         b40_V        |     array    |
|b40_V_ce0                   | out |    1|  ap_memory |         b40_V        |     array    |
|b40_V_d0                    | out |   16|  ap_memory |         b40_V        |     array    |
|b40_V_q0                    |  in |   16|  ap_memory |         b40_V        |     array    |
|b40_V_we0                   | out |    1|  ap_memory |         b40_V        |     array    |
|w45_V_address0              | out |   20|  ap_memory |         w45_V        |     array    |
|w45_V_ce0                   | out |    1|  ap_memory |         w45_V        |     array    |
|w45_V_d0                    | out |   16|  ap_memory |         w45_V        |     array    |
|w45_V_q0                    |  in |   16|  ap_memory |         w45_V        |     array    |
|w45_V_we0                   | out |    1|  ap_memory |         w45_V        |     array    |
|b45_V_address0              | out |    8|  ap_memory |         b45_V        |     array    |
|b45_V_ce0                   | out |    1|  ap_memory |         b45_V        |     array    |
|b45_V_d0                    | out |   16|  ap_memory |         b45_V        |     array    |
|b45_V_q0                    |  in |   16|  ap_memory |         b45_V        |     array    |
|b45_V_we0                   | out |    1|  ap_memory |         b45_V        |     array    |
|w49_V_address0              | out |   16|  ap_memory |         w49_V        |     array    |
|w49_V_ce0                   | out |    1|  ap_memory |         w49_V        |     array    |
|w49_V_d0                    | out |   16|  ap_memory |         w49_V        |     array    |
|w49_V_q0                    |  in |   16|  ap_memory |         w49_V        |     array    |
|w49_V_we0                   | out |    1|  ap_memory |         w49_V        |     array    |
|b49_V_address0              | out |    8|  ap_memory |         b49_V        |     array    |
|b49_V_ce0                   | out |    1|  ap_memory |         b49_V        |     array    |
|b49_V_d0                    | out |   16|  ap_memory |         b49_V        |     array    |
|b49_V_q0                    |  in |   16|  ap_memory |         b49_V        |     array    |
|b49_V_we0                   | out |    1|  ap_memory |         b49_V        |     array    |
|w53_V_address0              | out |    8|  ap_memory |         w53_V        |     array    |
|w53_V_ce0                   | out |    1|  ap_memory |         w53_V        |     array    |
|w53_V_d0                    | out |   16|  ap_memory |         w53_V        |     array    |
|w53_V_q0                    |  in |   16|  ap_memory |         w53_V        |     array    |
|w53_V_we0                   | out |    1|  ap_memory |         w53_V        |     array    |
|b53_V_address0              | out |    1|  ap_memory |         b53_V        |     array    |
|b53_V_ce0                   | out |    1|  ap_memory |         b53_V        |     array    |
|b53_V_d0                    | out |   16|  ap_memory |         b53_V        |     array    |
|b53_V_q0                    |  in |   16|  ap_memory |         b53_V        |     array    |
|b53_V_we0                   | out |    1|  ap_memory |         b53_V        |     array    |
|ap_clk                      |  in |    1| ap_ctrl_hs |       myproject      | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |       myproject      | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |       myproject      | return value |
|ap_done                     | out |    1| ap_ctrl_hs |       myproject      | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |       myproject      | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |       myproject      | return value |
+----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 1, States = { 1 }

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str37) nounwind" [firmware/myproject.cpp:86]   --->   Operation 2 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %em_barrel_V_data_V), !map !275"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer55_out_V_data_V), !map !279"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !283"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !287"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i16]* %s3_V), !map !291"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i16]* %b3_V), !map !295"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1600 x i16]* %w4_V), !map !299"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i16]* %b4_V), !map !303"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x i16]* %w9_V), !map !307"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %b9_V), !map !311"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x i16]* %w13_V), !map !315"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %b13_V), !map !319"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([18432 x i16]* %w18_V), !map !323"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %b18_V), !map !327"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([36864 x i16]* %w22_V), !map !331"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %b22_V), !map !335"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x i16]* %w27_V), !map !339"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x i16]* %b27_V), !map !343"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([147456 x i16]* %w31_V), !map !347"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x i16]* %b31_V), !map !351"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([294912 x i16]* %w36_V), !map !355"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %b36_V), !map !359"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x i16]* %w40_V), !map !363"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %b40_V), !map !367"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x i16]* %w45_V), !map !371"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %b45_V), !map !375"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([65536 x i16]* %w49_V), !map !379"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %b49_V), !map !383"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %w53_V), !map !387"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i16]* %b53_V), !map !391"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %em_barrel_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str37, [1 x i8]* @p_str37, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str37)" [firmware/myproject.cpp:85]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer55_out_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str37, [1 x i8]* @p_str37, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str37)" [firmware/myproject.cpp:85]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i16* %const_size_in_1, i16* %const_size_out_1)"   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:288]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ em_barrel_V_data_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer55_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ const_size_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ s3_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b3_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ w4_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b4_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ w9_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b9_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ w13_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b13_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ w18_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b18_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ w22_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b22_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ w27_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b27_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ w31_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b31_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ w36_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b36_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ w40_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b40_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ w45_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b45_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ w49_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b49_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ w53_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ b53_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specdataflowpipeline_ln86 (specdataflowpipeline) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
specbitsmap_ln0           (specbitsmap         ) [ 00]
spectopmodule_ln0         (spectopmodule       ) [ 00]
specinterface_ln85        (specinterface       ) [ 00]
specinterface_ln85        (specinterface       ) [ 00]
call_ln0                  (call                ) [ 00]
ret_ln288                 (ret                 ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="em_barrel_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="em_barrel_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer55_out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer55_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="const_size_in_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_in_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="const_size_out_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_out_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b3_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b4_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w9_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w9_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w13_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w13_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="b13_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b13_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w18_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w18_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b18_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b18_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w22_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w22_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b22_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b22_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="w27_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w27_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="b27_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b27_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="w31_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w31_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="b31_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b31_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="w36_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w36_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="b36_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b36_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="w40_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w40_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="b40_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b40_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="w45_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w45_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="b45_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b45_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="w49_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w49_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="b49_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b49_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="w53_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w53_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="b53_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b53_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__proc"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="call_ln0_Block_proc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="16" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="82" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: const_size_in_1 | {1 }
	Port: const_size_out_1 | {1 }
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|   call   | call_ln0_Block_proc_fu_84 |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
