TimeQuest Timing Analyzer report for lab9
Wed Apr 01 21:58:29 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. MTBF Summary
 32. Synchronizer Summary
 33. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 46. Slow 1200mV 0C Model Fmax Summary
 47. Slow 1200mV 0C Model Setup Summary
 48. Slow 1200mV 0C Model Hold Summary
 49. Slow 1200mV 0C Model Recovery Summary
 50. Slow 1200mV 0C Model Removal Summary
 51. Slow 1200mV 0C Model Minimum Pulse Width Summary
 52. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 53. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 55. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 57. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. MTBF Summary
 71. Synchronizer Summary
 72. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 85. Fast 1200mV 0C Model Setup Summary
 86. Fast 1200mV 0C Model Hold Summary
 87. Fast 1200mV 0C Model Recovery Summary
 88. Fast 1200mV 0C Model Removal Summary
 89. Fast 1200mV 0C Model Minimum Pulse Width Summary
 90. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 91. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 92. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 93. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 94. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 95. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 96. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 97. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Output Enable Times
105. Minimum Output Enable Times
106. Output Disable Times
107. Minimum Output Disable Times
108. MTBF Summary
109. Synchronizer Summary
110. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
123. Multicorner Timing Analysis Summary
124. Setup Times
125. Hold Times
126. Clock to Output Times
127. Minimum Clock to Output Times
128. Board Trace Model Assignments
129. Input Transition Times
130. Signal Integrity Metrics (Slow 1200mv 0c Model)
131. Signal Integrity Metrics (Slow 1200mv 85c Model)
132. Signal Integrity Metrics (Fast 1200mv 0c Model)
133. Setup Transfers
134. Hold Transfers
135. Recovery Transfers
136. Removal Transfers
137. Report TCCS
138. Report RSKM
139. Unconstrained Paths
140. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; lab9                                                ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; lab9_soc/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Apr 01 21:58:21 2015 ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_qsys_0.sdc   ; OK     ; Wed Apr 01 21:58:21 2015 ;
; lab9.sdc                                                  ; OK     ; Wed Apr 01 21:58:21 2015 ;
+-----------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 87.64 MHz  ; 87.64 MHz       ; CLOCK_50            ;      ;
; 156.25 MHz ; 156.25 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 8.590  ; 0.000         ;
; altera_reserved_tck ; 46.800 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.345 ; 0.000         ;
; altera_reserved_tck ; 0.403 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 13.222 ; 0.000         ;
; altera_reserved_tck ; 48.190 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.455 ; 0.000         ;
; CLOCK_50            ; 3.543 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.622  ; 0.000              ;
; altera_reserved_tck ; 49.622 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.590 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 11.149     ;
; 8.769 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 11.219     ;
; 8.831 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 11.155     ;
; 8.837 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 10.932     ;
; 8.940 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.160     ; 10.805     ;
; 8.941 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 10.855     ;
; 8.976 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.168     ; 10.761     ;
; 9.024 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.168     ; 10.713     ;
; 9.056 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 10.948     ;
; 9.062 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.154     ; 10.689     ;
; 9.079 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.884     ;
; 9.109 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 10.893     ;
; 9.155 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.813     ;
; 9.205 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.750     ;
; 9.231 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.737     ;
; 9.241 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.724     ;
; 9.293 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.675     ;
; 9.296 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[11]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.160     ; 10.449     ;
; 9.313 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[21]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 10.405     ;
; 9.316 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.160     ; 10.429     ;
; 9.339 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 10.407     ;
; 9.366 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 10.613     ;
; 9.399 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[9]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.148     ; 10.358     ;
; 9.412 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 10.572     ;
; 9.418 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 10.562     ;
; 9.421 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.547     ;
; 9.421 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.544     ;
; 9.431 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 10.549     ;
; 9.455 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 10.516     ;
; 9.469 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.494     ;
; 9.472 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 10.280     ;
; 9.480 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 10.498     ;
; 9.484 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.484     ;
; 9.484 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 10.494     ;
; 9.491 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 10.490     ;
; 9.492 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[18]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 10.262     ;
; 9.493 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.132     ; 10.280     ;
; 9.506 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 10.247     ;
; 9.509 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 10.479     ;
; 9.513 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 10.471     ;
; 9.521 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[25]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 10.467     ;
; 9.531 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.455     ;
; 9.541 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.424     ;
; 9.565 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.129     ; 10.211     ;
; 9.577 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.391     ;
; 9.580 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 10.404     ;
; 9.586 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 10.163     ;
; 9.591 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 10.397     ;
; 9.593 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 10.373     ;
; 9.593 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 10.391     ;
; 9.615 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 10.182     ;
; 9.625 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 10.124     ;
; 9.657 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.311     ;
; 9.665 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 10.126     ;
; 9.670 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 10.092     ;
; 9.671 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 10.310     ;
; 9.686 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.300     ;
; 9.697 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 10.046     ;
; 9.698 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 10.286     ;
; 9.714 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 10.068     ;
; 9.718 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 10.031     ;
; 9.719 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 10.260     ;
; 9.722 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.243     ;
; 9.727 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 10.261     ;
; 9.728 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 10.028     ;
; 9.728 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.227     ;
; 9.734 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 10.224     ;
; 9.737 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[24]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 10.251     ;
; 9.741 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 10.214     ;
; 9.748 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 10.035     ;
; 9.759 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 10.245     ;
; 9.759 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 10.194     ;
; 9.771 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 10.213     ;
; 9.780 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 9.969      ;
; 9.786 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 9.957      ;
; 9.787 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 10.173     ;
; 9.789 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.197     ;
; 9.791 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 10.190     ;
; 9.804 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 10.156     ;
; 9.808 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[25]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 10.196     ;
; 9.811 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[10]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 9.974      ;
; 9.814 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 9.995      ;
; 9.825 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 9.928      ;
; 9.827 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 10.157     ;
; 9.828 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 9.951      ;
; 9.830 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 9.928      ;
; 9.830 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 10.117     ;
; 9.841 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 10.120     ;
; 9.841 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 10.163     ;
; 9.848 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 9.962      ;
; 9.850 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 10.097     ;
; 9.864 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 9.895      ;
; 9.866 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 9.884      ;
; 9.866 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 10.091     ;
; 9.868 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 10.114     ;
; 9.872 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 9.907      ;
; 9.875 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 9.887      ;
; 9.880 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.155     ; 9.870      ;
; 9.880 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 10.080     ;
; 9.886 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 10.071     ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 3.304      ;
; 46.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 3.219      ;
; 46.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 3.154      ;
; 46.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 3.133      ;
; 47.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 3.105      ;
; 47.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 3.000      ;
; 47.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.909      ;
; 47.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 2.905      ;
; 47.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 2.833      ;
; 47.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 2.838      ;
; 47.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 2.790      ;
; 47.525 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.605      ;
; 47.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.545      ;
; 47.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 2.348      ;
; 47.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.212      ;
; 48.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.044      ;
; 48.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 1.349      ;
; 49.295 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 0.813      ;
; 94.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.372      ;
; 94.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.279      ;
; 94.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.279      ;
; 94.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.279      ;
; 94.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.279      ;
; 94.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.279      ;
; 94.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.279      ;
; 94.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.279      ;
; 94.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.279      ;
; 94.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.279      ;
; 94.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.279      ;
; 94.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.129      ;
; 94.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.109      ;
; 94.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.109      ;
; 94.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.109      ;
; 94.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.109      ;
; 94.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.109      ;
; 94.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.109      ;
; 94.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.109      ;
; 94.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.109      ;
; 94.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.109      ;
; 94.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.109      ;
; 94.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.996      ;
; 94.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.996      ;
; 94.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.996      ;
; 94.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.996      ;
; 94.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.996      ;
; 94.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.996      ;
; 94.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.996      ;
; 94.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.996      ;
; 94.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.996      ;
; 94.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.996      ;
; 95.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.780      ;
; 95.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.780      ;
; 95.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.780      ;
; 95.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.780      ;
; 95.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.780      ;
; 95.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.780      ;
; 95.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.780      ;
; 95.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 4.780      ;
; 95.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.639      ;
; 95.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.639      ;
; 95.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.639      ;
; 95.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.639      ;
; 95.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.639      ;
; 95.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.639      ;
; 95.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.639      ;
; 95.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.639      ;
; 95.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.637      ;
; 95.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.637      ;
; 95.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.637      ;
; 95.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.637      ;
; 95.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.637      ;
; 95.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.592      ;
; 95.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.592      ;
; 95.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.592      ;
; 95.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.592      ;
; 95.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.592      ;
; 95.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.526      ;
; 95.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.526      ;
; 95.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.526      ;
; 95.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.526      ;
; 95.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.526      ;
; 95.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.526      ;
; 95.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.526      ;
; 95.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.526      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.551      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.551      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.551      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.551      ;
; 95.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.551      ;
; 95.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.484      ;
; 95.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.484      ;
; 95.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.403      ;
; 95.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.403      ;
; 95.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.403      ;
; 95.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.403      ;
; 95.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.403      ;
; 95.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.351      ;
; 95.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.351      ;
; 95.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.351      ;
; 95.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.351      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.345 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.015      ;
; 0.350 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.020      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.024      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.025      ;
; 0.356 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.026      ;
; 0.358 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.015      ;
; 0.364 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.021      ;
; 0.372 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.029      ;
; 0.384 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.669      ;
; 0.387 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][67]                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready          ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_error          ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_error                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|write                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|write                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|read                                                                                                   ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|read                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|jtag_rd                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; io_module:io_module0|state.READ_MSG_1                                                                                                                                                                                         ; io_module:io_module0|state.READ_MSG_1                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; io_module:io_module0|state.ACK_MSG_1                                                                                                                                                                                          ; io_module:io_module0|state.ACK_MSG_1                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; io_module:io_module0|state.WAIT                                                                                                                                                                                               ; io_module:io_module0|state.WAIT                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                             ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_go             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_go                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.421 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.704      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.435 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.706      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.450 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.715      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.724      ;
; 0.461 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.461 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.734      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.735      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.819      ;
; 0.556 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.823      ;
; 0.560 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.826      ;
; 0.561 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.563 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.828      ;
; 0.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.831      ;
; 0.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.838      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.576 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.841      ;
; 0.576 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.841      ;
; 0.576 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.841      ;
; 0.577 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.842      ;
; 0.577 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.842      ;
; 0.578 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.843      ;
; 0.578 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.843      ;
; 0.578 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.843      ;
; 0.583 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.866      ;
; 0.586 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.869      ;
; 0.589 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.872      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.872      ;
; 0.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.624 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.889      ;
; 0.624 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.889      ;
; 0.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.891      ;
; 0.633 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.901      ;
; 0.636 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.899      ;
; 0.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.903      ;
; 0.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.222 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.737      ;
; 13.234 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.698      ;
; 13.234 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.698      ;
; 13.234 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.698      ;
; 13.234 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.698      ;
; 13.234 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.698      ;
; 13.234 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.698      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.717      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.717      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.717      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.717      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.717      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.724      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.724      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.724      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.724      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.724      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.724      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.724      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.724      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.724      ;
; 13.235 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.724      ;
; 13.236 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[6]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.703      ;
; 13.237 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.684      ;
; 13.237 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.684      ;
; 13.237 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.684      ;
; 13.237 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.684      ;
; 13.237 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.684      ;
; 13.237 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.684      ;
; 13.237 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.690      ;
; 13.237 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.690      ;
; 13.237 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.684      ;
; 13.237 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.690      ;
; 13.243 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.684      ;
; 13.243 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.684      ;
; 13.243 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.684      ;
; 13.243 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.684      ;
; 13.243 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.684      ;
; 13.243 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.684      ;
; 13.243 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.684      ;
; 13.243 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.684      ;
; 13.243 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.684      ;
; 13.243 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.684      ;
; 13.244 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.686      ;
; 13.244 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.686      ;
; 13.244 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.686      ;
; 13.244 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.686      ;
; 13.244 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.686      ;
; 13.244 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 6.686      ;
; 13.263 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.684      ;
; 13.263 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.684      ;
; 13.263 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.684      ;
; 13.263 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.682      ;
; 13.263 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.682      ;
; 13.263 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.682      ;
; 13.263 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.684      ;
; 13.263 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.682      ;
; 13.263 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.684      ;
; 13.263 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.684      ;
; 13.263 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.684      ;
; 13.265 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 6.664      ;
; 13.265 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 6.664      ;
; 13.265 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 6.664      ;
; 13.277 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.694      ;
; 13.277 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.694      ;
; 13.277 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.694      ;
; 13.277 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.694      ;
; 13.277 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.694      ;
; 13.277 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.694      ;
; 13.277 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.694      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.278 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.687      ;
; 13.444 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 6.751      ;
; 13.444 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 6.751      ;
; 13.444 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 6.751      ;
; 13.444 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 6.751      ;
; 13.444 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 6.751      ;
; 13.444 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 6.751      ;
; 13.444 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 6.751      ;
; 13.444 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 6.751      ;
; 13.624 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.321      ;
; 13.624 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 6.310      ;
; 13.624 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 6.310      ;
; 13.624 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 6.310      ;
; 13.624 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 6.310      ;
; 13.624 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_to_hw_sig:to_hw_sig|data_out[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.330      ;
; 13.624 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_to_hw_sig:to_hw_sig|data_out[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.330      ;
; 13.624 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.320      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 1.914      ;
; 48.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 1.891      ;
; 48.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 1.873      ;
; 97.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.784      ;
; 97.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.784      ;
; 97.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.784      ;
; 97.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.784      ;
; 97.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.784      ;
; 97.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.784      ;
; 97.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.784      ;
; 97.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.531      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.538      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.538      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.538      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.538      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.538      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.538      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.538      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.538      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.538      ;
; 97.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.538      ;
; 97.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.538      ;
; 97.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.538      ;
; 97.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.538      ;
; 97.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.538      ;
; 97.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.538      ;
; 97.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.538      ;
; 97.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.538      ;
; 97.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.538      ;
; 97.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.538      ;
; 97.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.538      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.290      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.290      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.290      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.290      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.290      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.290      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.290      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.290      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.290      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.290      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.290      ;
; 97.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.203      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.202      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.202      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.202      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.202      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.202      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 97.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.058      ;
; 98.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.891      ;
; 98.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.891      ;
; 98.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.873      ;
; 98.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.873      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.854      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.854      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.854      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.854      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.854      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.854      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.854      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.854      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.854      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.854      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.854      ;
; 98.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.854      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.455  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.719      ;
; 1.455  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.719      ;
; 1.455  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.719      ;
; 1.455  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.719      ;
; 1.455  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.719      ;
; 1.455  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.719      ;
; 1.455  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.719      ;
; 1.455  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.719      ;
; 1.455  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.719      ;
; 1.455  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.719      ;
; 1.455  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.719      ;
; 1.455  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.719      ;
; 1.473  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.732      ;
; 1.473  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.732      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.737      ;
; 1.480  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.737      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.664  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.925      ;
; 1.783  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.048      ;
; 1.788  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.055      ;
; 1.788  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.055      ;
; 1.788  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.055      ;
; 1.788  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.055      ;
; 1.788  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.055      ;
; 1.909  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.176      ;
; 1.909  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.176      ;
; 1.909  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.176      ;
; 1.909  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.176      ;
; 1.909  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.176      ;
; 1.909  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.176      ;
; 1.909  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.176      ;
; 1.909  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.176      ;
; 1.909  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.176      ;
; 1.909  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.176      ;
; 1.909  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.176      ;
; 2.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.352      ;
; 2.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.352      ;
; 2.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.352      ;
; 2.081  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.352      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.387      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.387      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.387      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.387      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.387      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.387      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.387      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.387      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.389      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.389      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.389      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.389      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.389      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.389      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.389      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.389      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.387      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.389      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.389      ;
; 2.119  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.387      ;
; 2.123  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.375      ;
; 2.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.656      ;
; 2.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.656      ;
; 2.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.656      ;
; 2.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.656      ;
; 2.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.656      ;
; 2.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.656      ;
; 2.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.656      ;
; 51.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.246      ; 1.732      ;
; 51.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.244      ; 1.737      ;
; 51.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.249      ; 1.770      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 4.247      ;
; 3.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 4.247      ;
; 3.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 4.247      ;
; 3.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.519      ; 4.248      ;
; 3.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.519      ; 4.248      ;
; 3.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.519      ; 4.248      ;
; 3.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.519      ; 4.248      ;
; 3.543 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 4.247      ;
; 3.571 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 4.249      ;
; 3.571 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 4.249      ;
; 3.571 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 4.249      ;
; 3.571 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 4.249      ;
; 3.571 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 4.249      ;
; 3.571 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 4.249      ;
; 3.571 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 4.249      ;
; 3.571 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 4.249      ;
; 3.571 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 4.249      ;
; 3.571 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 4.249      ;
; 3.571 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.492      ; 4.249      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.258      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.262      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.261      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.261      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.261      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.258      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.258      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.262      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.258      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.261      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 4.261      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.258      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.262      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.262      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.262      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000001000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.270      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000010000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.270      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.000010000                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.270      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.000001000                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.270      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.271      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000100                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.271      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.000000001                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.271      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.271      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.266      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.266      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.267      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 4.260      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 4.260      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 4.260      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 4.260      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 4.260      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 4.260      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.263      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.270      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.263      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.266      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.266      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.263      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 4.265      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.271      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.270      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.274      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.274      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 4.273      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 4.274      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.271      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.272      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.262      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.271      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.272      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.268      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.262      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 4.262      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.266      ;
; 4.001 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 4.269      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.622 ; 9.857        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.622 ; 9.857        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.622 ; 9.857        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.622 ; 9.857        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                            ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                            ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                       ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                       ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                       ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                       ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                       ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                       ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                       ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                       ;
; 9.644 ; 9.879        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.680 ; 9.838        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                     ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                    ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                    ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                    ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                                                    ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                          ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                  ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                    ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                     ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                                         ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                                         ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                                         ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                                         ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                    ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                    ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                    ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                     ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                    ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                     ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                     ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                     ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                          ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                         ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                                                                                         ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                          ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                                                                                         ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                                                                                         ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                                                         ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                                                         ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                                                         ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                                                                                         ;
; 9.683 ; 9.841        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                          ;
; 9.684 ; 9.842        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                                                    ;
; 9.684 ; 9.842        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                    ;
; 9.684 ; 9.842        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                         ;
; 9.684 ; 9.842        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                         ;
; 9.684 ; 9.842        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                                         ;
; 9.684 ; 9.842        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                                                         ;
; 9.684 ; 9.842        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                          ;
; 9.684 ; 9.842        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                          ;
; 9.684 ; 9.842        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                          ;
; 9.684 ; 9.842        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                          ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                    ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                    ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                    ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                     ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                     ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                                         ;
; 9.685 ; 9.843        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                                                                                         ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                    ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                         ;
; 9.686 ; 9.844        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.622 ; 49.842       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ;
; 49.622 ; 49.842       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                            ;
; 49.622 ; 49.842       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                            ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                            ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                            ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                            ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                   ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                   ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                   ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                   ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                               ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                               ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                               ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                               ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                               ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                            ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                            ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                         ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                 ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                  ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                  ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                  ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                  ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                  ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                  ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                  ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                  ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                  ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                  ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                   ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                             ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                             ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                             ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                             ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                             ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                             ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                             ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                             ;
; 49.674 ; 49.862       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ;
; 49.674 ; 49.862       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ;
; 49.674 ; 49.862       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ;
; 49.674 ; 49.862       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ;
; 49.674 ; 49.862       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ;
; 49.674 ; 49.862       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ;
; 49.674 ; 49.862       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36] ;
; 49.674 ; 49.862       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37] ;
; 49.674 ; 49.862       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                 ;
; 49.674 ; 49.862       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                 ;
; 49.674 ; 49.862       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.382 ; 1.486 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.334 ; 1.438 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.331 ; 1.435 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.320 ; 1.424 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.345 ; 1.449 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.310 ; 1.414 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.333 ; 1.437 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.343 ; 1.447 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.314 ; 1.418 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.328 ; 1.432 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.338 ; 1.442 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.356 ; 1.460 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.356 ; 1.460 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.382 ; 1.486 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.364 ; 1.468 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.358 ; 1.462 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.306 ; 1.410 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.317 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.322 ; 1.426 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.330 ; 1.434 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.320 ; 1.424 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.348 ; 1.452 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.316 ; 1.420 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.298 ; 1.402 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.272 ; 1.376 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.284 ; 1.388 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.284 ; 1.388 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.314 ; 1.418 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.328 ; 1.432 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.521 ; 3.511 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.143 ; 8.393 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.639 ; -0.743 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.703 ; -0.807 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.698 ; -0.802 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.687 ; -0.791 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.713 ; -0.817 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.677 ; -0.781 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.700 ; -0.804 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.710 ; -0.814 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.680 ; -0.784 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.695 ; -0.799 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.705 ; -0.809 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.723 ; -0.827 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.725 ; -0.829 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.703 ; -0.807 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.733 ; -0.837 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.725 ; -0.829 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.674 ; -0.778 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.685 ; -0.789 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.689 ; -0.793 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.697 ; -0.801 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.687 ; -0.791 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.717 ; -0.821 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.684 ; -0.788 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.670 ; -0.774 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.665 ; -0.769 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.639 ; -0.743 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.669 ; -0.773 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.669 ; -0.773 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.650 ; -0.754 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.651 ; -0.755 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.680 ; -0.784 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.694 ; -0.798 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.592 ; -0.586 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.447 ; -1.617 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.339  ; 3.312  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.284  ; 3.257  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.184  ; 3.154  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.294  ; 3.267  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.220  ; 3.190  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.244  ; 3.214  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.285  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.256  ; 3.226  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.319  ; 3.292  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.194  ; 3.164  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.300  ; 3.273  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.812  ; 0.905  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.358  ; 3.331  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.396  ; 3.369  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.366  ; 3.339  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.344  ; 3.317  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.354  ; 3.327  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.396  ; 3.369  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.376  ; 3.349  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.254  ; 3.224  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.325  ; 3.298  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.350  ; 3.323  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.342  ; 3.315  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.332  ; 3.305  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.302  ; 3.275  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.335  ; 3.308  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.340  ; 3.313  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.348  ; 3.321  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.385  ; 3.358  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.375  ; 3.348  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.375  ; 3.348  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.310  ; 3.283  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.230  ; 3.200  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.296  ; 3.269  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 9.190  ; 9.064  ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 8.988  ; 8.833  ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 9.190  ; 9.064  ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 7.691  ; 7.567  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 7.654  ; 7.549  ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 8.229  ; 8.171  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 8.336  ; 8.223  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 7.972  ; 8.079  ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 9.911  ; 9.992  ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 8.852  ; 8.706  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 9.911  ; 9.992  ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 9.096  ; 8.971  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 8.197  ; 8.024  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 8.226  ; 8.055  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 8.363  ; 8.296  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 7.840  ; 7.915  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 9.423  ; 9.388  ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 8.204  ; 8.115  ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 8.067  ; 7.952  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 8.000  ; 7.855  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 8.610  ; 8.493  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 8.041  ; 7.945  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 9.423  ; 9.388  ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 7.494  ; 7.544  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 8.361  ; 8.379  ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 8.123  ; 7.977  ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 7.670  ; 7.614  ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 8.058  ; 7.944  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 7.986  ; 7.945  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 7.768  ; 7.722  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 7.996  ; 7.873  ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 8.361  ; 8.379  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 11.323 ; 11.367 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 10.980 ; 10.908 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 9.667  ; 9.801  ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 10.180 ; 10.362 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 11.323 ; 11.367 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 13.642 ; 13.833 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 9.632  ; 9.818  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 13.642 ; 13.833 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 10.834 ; 11.025 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 10.797 ; 11.009 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 9.912  ; 10.026 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 10.068 ; 10.228 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 10.143 ; 10.326 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 9.261  ; 9.460  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.812  ; 0.905  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.683 ; 14.361 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.703  ; 2.674  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.855  ; 2.829  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.803  ; 2.777  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.703  ; 2.674  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.879  ; 2.853  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.813  ; 2.787  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.827  ; 2.801  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.738  ; 2.709  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.762  ; 2.733  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.830  ; 2.804  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.825  ; 2.799  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.773  ; 2.744  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.851  ; 2.825  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.837  ; 2.811  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.713  ; 2.684  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.713  ; 2.684  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.854  ; 2.828  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.819  ; 2.793  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.354  ; 0.444  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 2.874  ; 2.848  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.773  ; 2.744  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.835  ; 2.809  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.878  ; 2.852  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.889  ; 2.863  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.884  ; 2.858  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.879  ; 2.853  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.896  ; 2.870  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.906  ; 2.880  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.895  ; 2.869  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.861  ; 2.835  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.871  ; 2.845  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.913  ; 2.887  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.833  ; 2.807  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.893  ; 2.867  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.907  ; 2.881  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.773  ; 2.744  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.891  ; 2.865  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.843  ; 2.817  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.832  ; 2.806  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.867  ; 2.841  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.859  ; 2.833  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.849  ; 2.823  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.821  ; 2.795  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.853  ; 2.827  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.827  ; 2.801  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.831  ; 2.805  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.857  ; 2.831  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.887  ; 2.861  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.887  ; 2.861  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.865  ; 2.839  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.865  ; 2.839  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.895  ; 2.869  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.901  ; 2.875  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.747  ; 2.718  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.891  ; 2.865  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.829  ; 2.803  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.852  ; 2.826  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.747  ; 2.718  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.834  ; 2.808  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 2.815  ; 2.789  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 6.976  ; 6.877  ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 8.256  ; 8.115  ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 8.492  ; 8.403  ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 7.014  ; 6.912  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 6.976  ; 6.877  ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 7.546  ; 7.462  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 7.626  ; 7.471  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 7.235  ; 7.374  ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 7.106  ; 7.218  ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 8.134  ; 8.027  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 9.252  ; 9.270  ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 8.452  ; 8.250  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 7.506  ; 7.374  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 7.532  ; 7.474  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 7.617  ; 7.559  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 7.106  ; 7.218  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 6.776  ; 6.870  ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 7.515  ; 7.436  ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 7.394  ; 7.255  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 7.351  ; 7.219  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 7.721  ; 7.623  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 7.325  ; 7.225  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 8.688  ; 8.667  ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 6.776  ; 6.870  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 6.963  ; 6.908  ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 7.436  ; 7.305  ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 7.020  ; 6.937  ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 7.359  ; 7.269  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 7.284  ; 7.199  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 6.963  ; 6.908  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 7.261  ; 7.152  ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 7.615  ; 7.659  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 9.327  ; 9.454  ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 10.587 ; 10.517 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 9.327  ; 9.454  ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 9.419  ; 9.542  ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 10.917 ; 10.962 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 8.937  ; 9.126  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 9.295  ; 9.472  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 13.142 ; 13.323 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 10.446 ; 10.627 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 10.410 ; 10.612 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 9.560  ; 9.669  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 9.712  ; 9.863  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 9.783  ; 9.957  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 8.937  ; 9.126  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.354  ; 0.444  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.308 ; 11.988 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.105 ; 3.023 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.195 ; 3.118 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.220 ; 3.143 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.231 ; 3.154 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.215 ; 3.138 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.231 ; 3.154 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.228 ; 3.151 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.228 ; 3.151 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.238 ; 3.161 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.225 ; 3.148 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.183 ; 3.106 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.225 ; 3.148 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.208 ; 3.131 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.105 ; 3.023 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.214 ; 3.137 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.203 ; 3.126 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.219 ; 3.142 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.211 ; 3.134 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.211 ; 3.134 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.181 ; 3.104 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.214 ; 3.137 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.208 ; 3.131 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.213 ; 3.136 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.239 ; 3.162 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.239 ; 3.162 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.239 ; 3.162 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.238 ; 3.161 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.237 ; 3.160 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.238 ; 3.161 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.234 ; 3.157 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.626 ; 2.544 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.716 ; 2.639 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.739 ; 2.662 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.750 ; 2.673 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.735 ; 2.658 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.750 ; 2.673 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.747 ; 2.670 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.747 ; 2.670 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.732 ; 2.655 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.732 ; 2.655 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.744 ; 2.667 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.704 ; 2.627 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.744 ; 2.667 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.728 ; 2.651 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.626 ; 2.544 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.732 ; 2.655 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.734 ; 2.657 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.723 ; 2.646 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.738 ; 2.661 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.730 ; 2.653 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.730 ; 2.653 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.702 ; 2.625 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.734 ; 2.657 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.728 ; 2.651 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.732 ; 2.655 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.758 ; 2.681 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.758 ; 2.681 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.758 ; 2.681 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.752 ; 2.675 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.091     ; 3.173     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.186     ; 3.263     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.211     ; 3.288     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.222     ; 3.299     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.206     ; 3.283     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.222     ; 3.299     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.219     ; 3.296     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.219     ; 3.296     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.229     ; 3.306     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.216     ; 3.293     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.174     ; 3.251     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.216     ; 3.293     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.199     ; 3.276     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.091     ; 3.173     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.205     ; 3.282     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.194     ; 3.271     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.210     ; 3.287     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.202     ; 3.279     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.202     ; 3.279     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.172     ; 3.249     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.205     ; 3.282     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.199     ; 3.276     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.229     ; 3.306     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.228     ; 3.305     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.229     ; 3.306     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.225     ; 3.302     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.610     ; 2.692     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.705     ; 2.782     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.728     ; 2.805     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.739     ; 2.816     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.724     ; 2.801     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.739     ; 2.816     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.736     ; 2.813     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.736     ; 2.813     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.721     ; 2.798     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.721     ; 2.798     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.733     ; 2.810     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.693     ; 2.770     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.733     ; 2.810     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.717     ; 2.794     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.610     ; 2.692     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.721     ; 2.798     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.723     ; 2.800     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.712     ; 2.789     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.727     ; 2.804     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.719     ; 2.796     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.719     ; 2.796     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.691     ; 2.768     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.723     ; 2.800     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.717     ; 2.794     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.721     ; 2.798     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.747     ; 2.824     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.747     ; 2.824     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.747     ; 2.824     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.741     ; 2.818     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.517 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.517                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.969       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.548       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.613                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.539       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.074       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 33.722                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.970       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.752       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 34.529                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.970       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.559       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.604                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.682       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.922       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.812                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.599       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.213       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.998                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.970       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.028       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 35.417                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.358       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.059       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.250                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.130       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.120       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.252                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.133       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.119       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 38.280                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.149       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.131       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 196.589                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.953       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.636       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                               ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 196.769                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.950       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.819       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 95.53 MHz  ; 95.53 MHz       ; CLOCK_50            ;      ;
; 174.52 MHz ; 174.52 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 9.532  ; 0.000         ;
; altera_reserved_tck ; 47.135 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.337 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 13.922 ; 0.000         ;
; altera_reserved_tck ; 48.449 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.318 ; 0.000         ;
; CLOCK_50            ; 3.142 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.644  ; 0.000             ;
; altera_reserved_tck ; 49.564 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.532  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 10.226     ;
; 9.650  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 10.349     ;
; 9.701  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 10.296     ;
; 9.789  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.128     ; 9.992      ;
; 9.826  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 9.985      ;
; 9.828  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 9.922      ;
; 9.831  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 9.925      ;
; 9.890  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 9.860      ;
; 9.917  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 10.056     ;
; 9.921  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 10.093     ;
; 9.972  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.040     ;
; 9.977  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 9.786      ;
; 10.036 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 9.942      ;
; 10.104 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 9.874      ;
; 10.104 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 9.874      ;
; 10.161 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.803      ;
; 10.164 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[11]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 9.592      ;
; 10.188 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 9.800      ;
; 10.188 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.787      ;
; 10.191 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[21]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.172     ; 9.546      ;
; 10.206 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 9.550      ;
; 10.221 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 9.544      ;
; 10.225 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 9.766      ;
; 10.231 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 9.760      ;
; 10.265 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 9.713      ;
; 10.276 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 9.713      ;
; 10.282 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 9.707      ;
; 10.295 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 9.702      ;
; 10.307 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 9.686      ;
; 10.322 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 9.656      ;
; 10.335 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[9]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 9.434      ;
; 10.343 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[18]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 9.431      ;
; 10.345 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 9.426      ;
; 10.345 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.630      ;
; 10.346 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 9.649      ;
; 10.347 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 9.626      ;
; 10.370 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 9.416      ;
; 10.374 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 9.398      ;
; 10.375 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 9.618      ;
; 10.375 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 9.618      ;
; 10.415 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[25]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 9.584      ;
; 10.418 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 9.558      ;
; 10.422 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 9.369      ;
; 10.424 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 9.575      ;
; 10.432 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 9.547      ;
; 10.453 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 9.525      ;
; 10.455 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.520      ;
; 10.459 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 9.531      ;
; 10.467 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 9.532      ;
; 10.471 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 9.333      ;
; 10.476 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 9.293      ;
; 10.484 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 9.328      ;
; 10.492 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 9.473      ;
; 10.494 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 9.505      ;
; 10.498 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 9.467      ;
; 10.512 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 9.263      ;
; 10.517 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 9.252      ;
; 10.526 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 9.452      ;
; 10.536 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 9.457      ;
; 10.540 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.435      ;
; 10.545 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 9.452      ;
; 10.553 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 9.415      ;
; 10.562 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 9.409      ;
; 10.563 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 9.199      ;
; 10.563 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 9.434      ;
; 10.572 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 9.390      ;
; 10.593 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 9.400      ;
; 10.600 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 9.169      ;
; 10.602 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 9.192      ;
; 10.611 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.359      ;
; 10.612 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[24]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 9.387      ;
; 10.616 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 9.374      ;
; 10.617 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.353      ;
; 10.618 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 9.370      ;
; 10.625 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[10]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 9.173      ;
; 10.627 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 9.149      ;
; 10.629 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.137     ; 9.143      ;
; 10.631 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 9.164      ;
; 10.634 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 9.135      ;
; 10.639 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 9.185      ;
; 10.641 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 9.122      ;
; 10.641 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 9.121      ;
; 10.644 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 9.125      ;
; 10.668 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 9.157      ;
; 10.670 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.145     ; 9.094      ;
; 10.673 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 9.097      ;
; 10.679 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.291      ;
; 10.679 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.291      ;
; 10.681 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 9.295      ;
; 10.685 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.285      ;
; 10.685 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.285      ;
; 10.686 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[25]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 9.328      ;
; 10.689 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 9.302      ;
; 10.693 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 9.076      ;
; 10.695 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 9.319      ;
; 10.700 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 9.268      ;
; 10.703 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 9.060      ;
; 10.716 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 9.059      ;
; 10.724 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 9.269      ;
; 10.726 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 9.264      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 3.037      ;
; 47.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.884      ;
; 47.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.833      ;
; 47.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.818      ;
; 47.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.799      ;
; 47.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.734      ;
; 47.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.676      ;
; 47.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.638      ;
; 47.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.597      ;
; 47.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.546      ;
; 47.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.506      ;
; 47.851 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 2.346      ;
; 47.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.295      ;
; 48.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.149      ;
; 48.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 1.988      ;
; 48.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 1.842      ;
; 48.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 1.217      ;
; 49.444 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 0.732      ;
; 95.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.905      ;
; 95.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.853      ;
; 95.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.853      ;
; 95.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.853      ;
; 95.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.853      ;
; 95.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.853      ;
; 95.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.853      ;
; 95.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.853      ;
; 95.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.853      ;
; 95.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.853      ;
; 95.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.853      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.695      ;
; 95.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.671      ;
; 95.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.671      ;
; 95.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.671      ;
; 95.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.671      ;
; 95.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.671      ;
; 95.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.671      ;
; 95.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.671      ;
; 95.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.671      ;
; 95.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.671      ;
; 95.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.671      ;
; 95.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.574      ;
; 95.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.574      ;
; 95.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.574      ;
; 95.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.574      ;
; 95.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.574      ;
; 95.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.574      ;
; 95.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.574      ;
; 95.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.574      ;
; 95.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.574      ;
; 95.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.574      ;
; 95.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.434      ;
; 95.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.434      ;
; 95.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.434      ;
; 95.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.434      ;
; 95.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.434      ;
; 95.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.434      ;
; 95.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.434      ;
; 95.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.434      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.252      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.252      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.252      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.252      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.252      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.252      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.252      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.252      ;
; 95.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.213      ;
; 95.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.213      ;
; 95.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.213      ;
; 95.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.213      ;
; 95.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.213      ;
; 95.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.204      ;
; 95.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.204      ;
; 95.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.204      ;
; 95.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.204      ;
; 95.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.204      ;
; 95.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.155      ;
; 95.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.155      ;
; 95.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.155      ;
; 95.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.155      ;
; 95.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.155      ;
; 95.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.155      ;
; 95.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.155      ;
; 95.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.155      ;
; 95.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.160      ;
; 95.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.160      ;
; 95.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.160      ;
; 95.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.160      ;
; 95.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.160      ;
; 95.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.084      ;
; 95.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.084      ;
; 95.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.019      ;
; 95.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.019      ;
; 95.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.019      ;
; 95.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.019      ;
; 95.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.019      ;
; 95.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.019      ;
; 95.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.019      ;
; 95.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.019      ;
; 95.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.019      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.340 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.597      ;
; 0.345 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.947      ;
; 0.349 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.951      ;
; 0.351 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.953      ;
; 0.351 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.953      ;
; 0.351 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.953      ;
; 0.352 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                            ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][67]                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|write                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|write                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|read                                                                                                   ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|read                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; io_module:io_module0|state.READ_MSG_1                                                                                                                                                                                         ; io_module:io_module0|state.READ_MSG_1                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; io_module:io_module0|state.ACK_MSG_1                                                                                                                                                                                          ; io_module:io_module0|state.ACK_MSG_1                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; io_module:io_module0|state.WAIT                                                                                                                                                                                               ; io_module:io_module0|state.WAIT                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.388 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.646      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.631      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.402 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.407 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.649      ;
; 0.410 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.652      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.657      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.660      ;
; 0.424 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.426 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.666      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.675      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.754      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.753      ;
; 0.514 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.756      ;
; 0.515 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.517 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.758      ;
; 0.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.767      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.769      ;
; 0.528 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.769      ;
; 0.529 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.770      ;
; 0.529 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.770      ;
; 0.530 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.770      ;
; 0.531 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.771      ;
; 0.531 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.772      ;
; 0.532 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.772      ;
; 0.533 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.791      ;
; 0.536 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.794      ;
; 0.538 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.796      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.797      ;
; 0.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.802      ;
; 0.570 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.811      ;
; 0.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.814      ;
; 0.572 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.812      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.922 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.050      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.027      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.027      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.027      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.027      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.027      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.035      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.035      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.035      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.035      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.035      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.035      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.035      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.035      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.035      ;
; 13.936 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.035      ;
; 13.937 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.006      ;
; 13.937 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.006      ;
; 13.937 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.006      ;
; 13.937 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.006      ;
; 13.937 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.006      ;
; 13.937 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 6.006      ;
; 13.937 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[6]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.014      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.938 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 6.000      ;
; 13.939 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.993      ;
; 13.939 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.993      ;
; 13.939 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.993      ;
; 13.939 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.993      ;
; 13.939 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.993      ;
; 13.939 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.993      ;
; 13.939 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.993      ;
; 13.942 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.999      ;
; 13.942 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.999      ;
; 13.942 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.999      ;
; 13.942 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.999      ;
; 13.942 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.999      ;
; 13.942 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.999      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.005      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.986      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.986      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.986      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.005      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.005      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.002      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.002      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.002      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.005      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.002      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.005      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.005      ;
; 13.954 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.005      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.018      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.018      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.018      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.018      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.018      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.018      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.018      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 13.963 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.012      ;
; 14.090 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 6.082      ;
; 14.090 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 6.082      ;
; 14.090 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 6.082      ;
; 14.090 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 6.082      ;
; 14.090 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 6.082      ;
; 14.090 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 6.082      ;
; 14.090 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 6.082      ;
; 14.090 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 6.082      ;
; 14.298 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.669      ;
; 14.298 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.669      ;
; 14.298 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.669      ;
; 14.298 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.669      ;
; 14.298 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.669      ;
; 14.298 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 5.669      ;
; 14.298 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 5.663      ;
; 14.298 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 5.663      ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 1.723      ;
; 48.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 1.702      ;
; 48.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 1.688      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.545      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.545      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.545      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.545      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.545      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.545      ;
; 97.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.545      ;
; 97.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.325      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.287      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.287      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.287      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.287      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.287      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.287      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.287      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.287      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.289      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.289      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.289      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.289      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.289      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.289      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.289      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.289      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.287      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.289      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.289      ;
; 97.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.287      ;
; 97.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.263      ;
; 97.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.263      ;
; 97.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.263      ;
; 97.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.263      ;
; 97.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.086      ;
; 97.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.086      ;
; 97.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.086      ;
; 97.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.086      ;
; 97.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.086      ;
; 97.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.086      ;
; 97.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.086      ;
; 97.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.086      ;
; 97.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.086      ;
; 97.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.086      ;
; 97.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.086      ;
; 97.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.981      ;
; 97.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.981      ;
; 97.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.981      ;
; 97.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.981      ;
; 97.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.979      ;
; 97.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.981      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.851      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.702      ;
; 98.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.702      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.688      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.688      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.693      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.559      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.559      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.559      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.559      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.559      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.559      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.559      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.559      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.559      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.559      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.559      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.559      ;
; 1.356  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.590      ;
; 1.356  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.590      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.598      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.598      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.537  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.773      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.881      ;
; 1.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.891      ;
; 1.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.891      ;
; 1.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.891      ;
; 1.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.891      ;
; 1.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.891      ;
; 1.730  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.972      ;
; 1.730  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.972      ;
; 1.730  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.972      ;
; 1.730  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.972      ;
; 1.730  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.972      ;
; 1.730  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.972      ;
; 1.730  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.972      ;
; 1.730  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.972      ;
; 1.730  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.972      ;
; 1.730  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.972      ;
; 1.730  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.972      ;
; 1.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.165      ;
; 1.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.165      ;
; 1.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.165      ;
; 1.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.165      ;
; 1.927  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.155      ;
; 1.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.189      ;
; 1.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.189      ;
; 1.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.189      ;
; 1.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.189      ;
; 1.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.189      ;
; 1.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.189      ;
; 1.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.189      ;
; 1.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.189      ;
; 1.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.189      ;
; 1.943  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.189      ;
; 1.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.188      ;
; 1.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.188      ;
; 1.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.188      ;
; 1.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.188      ;
; 1.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.188      ;
; 1.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.188      ;
; 1.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.188      ;
; 1.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.188      ;
; 1.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.188      ;
; 1.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.188      ;
; 2.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.400      ;
; 2.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.400      ;
; 2.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.400      ;
; 2.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.400      ;
; 2.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.400      ;
; 2.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.400      ;
; 2.164  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.400      ;
; 51.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.298      ; 1.590      ;
; 51.131 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.296      ; 1.598      ;
; 51.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.301      ; 1.627      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.142 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.479      ; 3.792      ;
; 3.142 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.479      ; 3.792      ;
; 3.142 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.479      ; 3.792      ;
; 3.142 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.479      ; 3.792      ;
; 3.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 3.791      ;
; 3.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 3.791      ;
; 3.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 3.791      ;
; 3.143 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 3.791      ;
; 3.169 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.792      ;
; 3.169 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.792      ;
; 3.169 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.792      ;
; 3.169 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.792      ;
; 3.169 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.792      ;
; 3.169 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.792      ;
; 3.169 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.792      ;
; 3.169 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.792      ;
; 3.169 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.792      ;
; 3.169 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.792      ;
; 3.169 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.792      ;
; 3.564 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.819      ;
; 3.564 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.819      ;
; 3.564 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.819      ;
; 3.564 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_valid                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.819      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.808      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.808      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.808      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.808      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.808      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.801      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.801      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.801      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.801      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.801      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.810      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.811      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.810      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.815      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.815      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.810      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.810      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.811      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.811      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.810      ;
; 3.565 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.797      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.805      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.805      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.805      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.805      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.805      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.805      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.805      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.805      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.802      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.805      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.805      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.808      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.100000000                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.808      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|f_pop                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.808      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000001000                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.814      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000010000                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.814      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.000010000                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.814      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.000001000                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.814      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.815      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000100                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.815      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.000000001                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.815      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.796      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.796      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.796      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|packet_in_progress                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.796      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.796      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.796      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.804      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.804      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.804      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.804      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.804      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.804      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.804      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.804      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.796      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 3.804      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.815      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000010                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.808      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.807      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.813      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.813      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.810      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.810      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.803      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.803      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.796      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.803      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.803      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.803      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.803      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.809      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.809      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.803      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.806      ;
; 3.566 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.812      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_ocimem:the_lab9_soc_nios2_qsys_0_nios2_ocimem|lab9_soc_nios2_qsys_0_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1891:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                            ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                            ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_b_module:lab9_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_f1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                       ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                             ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                   ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_register_bank_a_module:lab9_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_e1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                              ;
; 9.654 ; 9.887        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                       ;
; 9.654 ; 9.887        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                       ;
; 9.654 ; 9.887        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                       ;
; 9.654 ; 9.887        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                       ;
; 9.654 ; 9.887        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                       ;
; 9.654 ; 9.887        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                       ;
; 9.654 ; 9.887        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                       ;
; 9.654 ; 9.887        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                       ;
; 9.659 ; 9.892        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.661 ; 9.894        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                             ;
; 9.686 ; 9.842        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                                         ;
; 9.686 ; 9.842        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                                         ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                                         ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                                         ;
; 9.687 ; 9.843        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                                         ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                    ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                                                    ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                          ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                         ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                         ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                                         ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                                                                                         ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                          ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                          ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                    ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                    ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                                                    ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                         ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                         ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                          ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                                                                                         ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                                                                                         ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                                                         ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                                                                                         ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                                                                                         ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                          ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                          ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                          ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                          ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                          ;
; 9.689 ; 9.845        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                          ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                  ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                    ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                    ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                    ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                    ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                     ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                     ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                         ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                         ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                                                                                         ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                                                         ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                                                         ;
; 9.690 ; 9.846        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                                                         ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                    ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                    ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                    ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                    ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                    ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                     ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                    ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                    ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                     ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                     ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                     ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                     ;
; 9.691 ; 9.847        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                     ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                    ;
; 9.692 ; 9.848        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.564 ; 49.782       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ;
; 49.564 ; 49.782       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                            ;
; 49.564 ; 49.782       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                              ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                              ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                              ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                              ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                            ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                            ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                            ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                            ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                  ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                               ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                               ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                               ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                               ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                               ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                   ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                   ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                   ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                   ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                  ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                  ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                  ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                               ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                            ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                               ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                 ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                 ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                     ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                            ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                           ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                            ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                       ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                         ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37] ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                         ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                 ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                  ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.207 ; 1.290 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.159 ; 1.242 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.154 ; 1.237 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.144 ; 1.227 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.167 ; 1.250 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.134 ; 1.217 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.157 ; 1.240 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.167 ; 1.250 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.136 ; 1.219 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.152 ; 1.235 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.162 ; 1.245 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.180 ; 1.263 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.182 ; 1.265 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.160 ; 1.243 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.207 ; 1.290 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.189 ; 1.272 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.182 ; 1.265 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.129 ; 1.212 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.140 ; 1.223 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.144 ; 1.227 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.153 ; 1.236 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.143 ; 1.226 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.171 ; 1.254 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.139 ; 1.222 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.126 ; 1.209 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.122 ; 1.205 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.095 ; 1.178 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.125 ; 1.208 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.125 ; 1.208 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.106 ; 1.189 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.108 ; 1.191 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.136 ; 1.219 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.152 ; 1.235 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.451 ; 3.543 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.956 ; 8.192 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.528 ; -0.611 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.594 ; -0.677 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.588 ; -0.671 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.578 ; -0.661 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.602 ; -0.685 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.568 ; -0.651 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.591 ; -0.674 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.601 ; -0.684 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.569 ; -0.652 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.586 ; -0.669 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.596 ; -0.679 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.614 ; -0.697 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.617 ; -0.700 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.594 ; -0.677 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.641 ; -0.724 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.624 ; -0.707 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.616 ; -0.699 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.564 ; -0.647 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.574 ; -0.657 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.578 ; -0.661 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.587 ; -0.670 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.577 ; -0.660 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.606 ; -0.689 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.574 ; -0.657 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.561 ; -0.644 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.556 ; -0.639 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.528 ; -0.611 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.558 ; -0.641 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.558 ; -0.641 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.539 ; -0.622 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.541 ; -0.624 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.569 ; -0.652 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.586 ; -0.669 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.663 ; -0.760 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.612 ; -1.831 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.081  ; 3.054  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.058  ; 3.031  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.000  ; 2.973  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.887  ; 2.883  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.081  ; 3.054  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.010  ; 2.983  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.026  ; 2.999  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.924  ; 2.920  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.949  ; 2.945  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.030  ; 3.003  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.023  ; 2.996  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.960  ; 2.956  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.051  ; 3.024  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.036  ; 3.009  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.057  ; 3.030  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.897  ; 2.893  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.057  ; 3.030  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.017  ; 2.990  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.828  ; 0.942  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.077  ; 3.050  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.113  ; 3.086  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.033  ; 3.006  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.079  ; 3.052  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.089  ; 3.062  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.085  ; 3.058  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.079  ; 3.052  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.096  ; 3.069  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.106  ; 3.079  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.098  ; 3.071  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.061  ; 3.034  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.071  ; 3.044  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.113  ; 3.086  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.030  ; 3.003  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.093  ; 3.066  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.106  ; 3.079  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.957  ; 2.953  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.091  ; 3.064  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.043  ; 3.016  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.033  ; 3.006  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.069  ; 3.042  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.060  ; 3.033  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.050  ; 3.023  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.021  ; 2.994  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.053  ; 3.026  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.026  ; 2.999  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.031  ; 3.004  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.059  ; 3.032  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.089  ; 3.062  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.089  ; 3.062  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.068  ; 3.041  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.066  ; 3.039  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.098  ; 3.071  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.101  ; 3.074  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.091  ; 3.064  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.091  ; 3.064  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.027  ; 3.000  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.053  ; 3.026  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.935  ; 2.931  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.035  ; 3.008  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.013  ; 2.986  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 8.329  ; 8.143  ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 8.131  ; 7.933  ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 8.329  ; 8.143  ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 6.934  ; 6.802  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 6.889  ; 6.794  ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 7.427  ; 7.339  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 7.527  ; 7.386  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 7.163  ; 7.289  ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 8.922  ; 8.909  ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 8.011  ; 7.816  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 8.922  ; 8.909  ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 8.225  ; 8.058  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 7.401  ; 7.209  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 7.428  ; 7.238  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 7.546  ; 7.452  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 7.052  ; 7.132  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 8.474  ; 8.363  ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 7.409  ; 7.291  ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 7.300  ; 7.144  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 7.240  ; 7.049  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 7.772  ; 7.632  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 7.267  ; 7.135  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 8.474  ; 8.363  ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 6.728  ; 6.789  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 7.509  ; 7.557  ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 7.328  ; 7.163  ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 6.900  ; 6.842  ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 7.261  ; 7.143  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 7.207  ; 7.143  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 7.012  ; 6.932  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 7.206  ; 7.080  ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 7.509  ; 7.557  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 10.165 ; 10.388 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 10.027 ; 9.782  ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 8.807  ; 8.802  ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 9.278  ; 9.302  ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 10.165 ; 10.388 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 12.521 ; 12.417 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 8.768  ; 8.826  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 12.521 ; 12.417 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 9.895  ; 9.908  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 9.861  ; 9.882  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 9.032  ; 8.996  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 9.169  ; 9.181  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 9.244  ; 9.263  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 8.417  ; 8.498  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.828  ; 0.942  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.697 ; 13.178 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.462  ; 2.457  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.630  ; 2.602  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.574  ; 2.546  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.462  ; 2.457  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.654  ; 2.626  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.584  ; 2.556  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.599  ; 2.571  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.497  ; 2.492  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.523  ; 2.518  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.603  ; 2.575  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.597  ; 2.569  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.532  ; 2.527  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.624  ; 2.596  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.609  ; 2.581  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.472  ; 2.467  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.472  ; 2.467  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.629  ; 2.601  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.591  ; 2.563  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.404  ; 0.516  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 2.649  ; 2.621  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.607  ; 2.579  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.652  ; 2.624  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.662  ; 2.634  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.659  ; 2.631  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.652  ; 2.624  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.669  ; 2.641  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.679  ; 2.651  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.670  ; 2.642  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.634  ; 2.606  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.644  ; 2.616  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.686  ; 2.658  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.604  ; 2.576  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.666  ; 2.638  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.679  ; 2.651  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.664  ; 2.636  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.617  ; 2.589  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.606  ; 2.578  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.642  ; 2.614  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.633  ; 2.605  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.623  ; 2.595  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.595  ; 2.567  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.627  ; 2.599  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.600  ; 2.572  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.604  ; 2.576  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.631  ; 2.603  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.661  ; 2.633  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.661  ; 2.633  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.640  ; 2.612  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.638  ; 2.610  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.670  ; 2.642  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.674  ; 2.646  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.508  ; 2.503  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.664  ; 2.636  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.601  ; 2.573  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.626  ; 2.598  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.508  ; 2.503  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.609  ; 2.581  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 2.588  ; 2.560  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 6.279  ; 6.177  ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 7.472  ; 7.276  ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 7.691  ; 7.529  ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 6.316  ; 6.206  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 6.279  ; 6.177  ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 6.811  ; 6.691  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 6.875  ; 6.687  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 6.477  ; 6.636  ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 6.372  ; 6.489  ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 7.358  ; 7.202  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 8.323  ; 8.251  ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 7.636  ; 7.400  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 6.774  ; 6.619  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 6.798  ; 6.703  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 6.864  ; 6.772  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 6.372  ; 6.489  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 6.068  ; 6.166  ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 6.780  ; 6.668  ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 6.682  ; 6.505  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 6.646  ; 6.471  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 6.963  ; 6.832  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 6.606  ; 6.470  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 7.798  ; 7.693  ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 6.068  ; 6.166  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 6.249  ; 6.191  ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 6.703  ; 6.552  ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 6.306  ; 6.223  ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 6.631  ; 6.524  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 6.556  ; 6.453  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 6.249  ; 6.191  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 6.533  ; 6.411  ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 6.818  ; 6.895  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 8.479  ; 8.474  ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 9.651  ; 9.415  ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 8.479  ; 8.474  ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 8.557  ; 8.555  ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 9.786  ; 10.000 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 8.106  ; 8.182  ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 8.444  ; 8.499  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 12.045 ; 11.944 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 9.524  ; 9.535  ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 9.491  ; 9.511  ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 8.696  ; 8.659  ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 8.828  ; 8.838  ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 8.900  ; 8.917  ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 8.106  ; 8.182  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.404  ; 0.516  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.361 ; 10.844 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.819 ; 2.764 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.924 ; 2.836 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.950 ; 2.862 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.960 ; 2.872 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.946 ; 2.858 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.960 ; 2.872 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.957 ; 2.869 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.957 ; 2.869 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.969 ; 2.881 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.954 ; 2.866 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.911 ; 2.823 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.954 ; 2.866 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.937 ; 2.849 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.819 ; 2.764 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.944 ; 2.856 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.934 ; 2.846 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.950 ; 2.862 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.941 ; 2.853 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.941 ; 2.853 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.912 ; 2.824 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.944 ; 2.856 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.937 ; 2.849 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.970 ; 2.882 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.970 ; 2.882 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.970 ; 2.882 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.969 ; 2.881 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.967 ; 2.879 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.969 ; 2.881 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.962 ; 2.874 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.501 ; 2.413 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.526 ; 2.438 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.536 ; 2.448 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.523 ; 2.435 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.536 ; 2.448 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.533 ; 2.445 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.533 ; 2.445 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.544 ; 2.456 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.530 ; 2.442 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.488 ; 2.400 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.530 ; 2.442 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.513 ; 2.425 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.521 ; 2.433 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.510 ; 2.422 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.526 ; 2.438 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.517 ; 2.429 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.517 ; 2.429 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.489 ; 2.401 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.521 ; 2.433 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.514 ; 2.426 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.545 ; 2.457 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.545 ; 2.457 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.545 ; 2.457 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.544 ; 2.456 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.542 ; 2.454 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.544 ; 2.456 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.538 ; 2.450 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.831     ; 2.886     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.903     ; 2.991     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.929     ; 3.017     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.939     ; 3.027     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.925     ; 3.013     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.939     ; 3.027     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.936     ; 3.024     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.936     ; 3.024     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.933     ; 3.021     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.890     ; 2.978     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.933     ; 3.021     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.916     ; 3.004     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.831     ; 2.886     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.923     ; 3.011     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.913     ; 3.001     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.929     ; 3.017     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.920     ; 3.008     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.920     ; 3.008     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.891     ; 2.979     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.923     ; 3.011     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.916     ; 3.004     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.949     ; 3.037     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.949     ; 3.037     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.949     ; 3.037     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.946     ; 3.034     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.941     ; 3.029     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.477     ; 2.565     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.502     ; 2.590     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.512     ; 2.600     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.499     ; 2.587     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.512     ; 2.600     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.509     ; 2.597     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.509     ; 2.597     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.520     ; 2.608     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.506     ; 2.594     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.464     ; 2.552     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.506     ; 2.594     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.489     ; 2.577     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.497     ; 2.585     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.486     ; 2.574     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.502     ; 2.590     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.493     ; 2.581     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.493     ; 2.581     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.465     ; 2.553     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.497     ; 2.585     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.490     ; 2.578     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.520     ; 2.608     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.518     ; 2.606     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.520     ; 2.608     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.514     ; 2.602     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.018 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.018                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.061       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.957       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.157                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.668       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.489       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 34.200                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.062       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.138       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 34.997                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.062       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.935       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.063                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.806       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.257       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.297                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.720       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.577       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 35.423                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.062       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.361       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 35.794                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.509       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.285       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.432                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.220       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.212       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 38.434                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.223       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.211       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 38.453                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.238       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.215       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 196.911                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.048       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.863       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                               ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 197.070                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.045       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.025       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 14.176 ; 0.000         ;
; altera_reserved_tck ; 48.604 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.138 ; 0.000         ;
; altera_reserved_tck ; 0.180 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.320 ; 0.000         ;
; altera_reserved_tck ; 49.307 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.677 ; 0.000         ;
; CLOCK_50            ; 1.825 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.358  ; 0.000             ;
; altera_reserved_tck ; 49.471 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.176 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.684      ;
; 14.350 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.525      ;
; 14.372 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.472      ;
; 14.393 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.513      ;
; 14.397 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.454      ;
; 14.414 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.430      ;
; 14.414 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.598      ;
; 14.430 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 5.580      ;
; 14.482 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.376      ;
; 14.491 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[21]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.349      ;
; 14.505 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[11]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.346      ;
; 14.518 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 5.351      ;
; 14.529 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.495      ;
; 14.545 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.306      ;
; 14.545 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.477      ;
; 14.549 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 5.442      ;
; 14.587 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[9]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 5.278      ;
; 14.598 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[18]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.279      ;
; 14.626 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.370      ;
; 14.638 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.344      ;
; 14.651 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.357      ;
; 14.652 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.224      ;
; 14.654 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.342      ;
; 14.658 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 5.335      ;
; 14.661 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.219      ;
; 14.664 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 5.339      ;
; 14.667 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.329      ;
; 14.667 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.339      ;
; 14.683 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.202      ;
; 14.690 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.216      ;
; 14.701 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.307      ;
; 14.703 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.174      ;
; 14.706 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.166      ;
; 14.714 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.298      ;
; 14.717 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.289      ;
; 14.720 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 5.290      ;
; 14.728 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.144      ;
; 14.730 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[8]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.140      ;
; 14.733 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 5.260      ;
; 14.736 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.272      ;
; 14.741 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.267      ;
; 14.749 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.247      ;
; 14.753 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 5.241      ;
; 14.757 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 5.141      ;
; 14.769 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.239      ;
; 14.773 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.232      ;
; 14.782 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.226      ;
; 14.784 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.212      ;
; 14.786 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.201      ;
; 14.789 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[10]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.103      ;
; 14.790 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.072      ;
; 14.794 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 5.199      ;
; 14.795 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.077      ;
; 14.798 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.074      ;
; 14.800 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.072      ;
; 14.819 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.193      ;
; 14.821 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.058      ;
; 14.826 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.065      ;
; 14.829 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[26]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.195      ;
; 14.833 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[49] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.029      ;
; 14.835 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 5.175      ;
; 14.836 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.151      ;
; 14.846 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 5.145      ;
; 14.847 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 5.023      ;
; 14.848 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.012      ;
; 14.848 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.157      ;
; 14.853 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 5.141      ;
; 14.855 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 5.134      ;
; 14.857 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.020      ;
; 14.863 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.129      ;
; 14.864 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.144      ;
; 14.868 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[25]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.144      ;
; 14.869 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.053      ;
; 14.870 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.995      ;
; 14.873 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 4.994      ;
; 14.874 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.986      ;
; 14.875 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.103      ;
; 14.876 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.993      ;
; 14.877 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.015      ;
; 14.879 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[61] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.993      ;
; 14.880 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.007      ;
; 14.890 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.970      ;
; 14.890 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.106      ;
; 14.891 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.101      ;
; 14.895 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 5.094      ;
; 14.898 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[57] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.978      ;
; 14.899 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.962      ;
; 14.899 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.109      ;
; 14.902 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_1[52] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.985      ;
; 14.902 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 4.954      ;
; 14.904 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.088      ;
; 14.905 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 5.107      ;
; 14.909 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.096      ;
; 14.911 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_addr[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.995      ;
; 14.913 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.079      ;
; 14.914 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[48] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.948      ;
; 14.920 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[54] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 5.003      ;
; 14.922 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[27]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.985      ;
; 14.922 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24]                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.065      ;
; 14.923 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[53] ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_bank[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.995      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.675      ;
; 48.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.598      ;
; 48.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.592      ;
; 48.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.587      ;
; 48.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.568      ;
; 48.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.512      ;
; 48.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.491      ;
; 48.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.430      ;
; 48.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.424      ;
; 48.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.397      ;
; 48.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.380      ;
; 48.988 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 1.311      ;
; 48.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.281      ;
; 49.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.153      ;
; 49.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.066      ;
; 49.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 0.982      ;
; 49.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 0.686      ;
; 49.895 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 0.386      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.700      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.700      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.700      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.700      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.700      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.700      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.700      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.700      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.700      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.700      ;
; 97.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.645      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.518      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.507      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.507      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.507      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.507      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.507      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.507      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.507      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.507      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.507      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.507      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.466      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.466      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.466      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.466      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.466      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.466      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.466      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.466      ;
; 97.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.459      ;
; 97.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.459      ;
; 97.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.459      ;
; 97.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.459      ;
; 97.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.459      ;
; 97.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.459      ;
; 97.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.459      ;
; 97.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.459      ;
; 97.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.459      ;
; 97.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.459      ;
; 97.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.351      ;
; 97.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.351      ;
; 97.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.351      ;
; 97.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.351      ;
; 97.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.351      ;
; 97.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.340      ;
; 97.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.340      ;
; 97.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.340      ;
; 97.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.340      ;
; 97.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.340      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.265      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.265      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.265      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.265      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.265      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.265      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.265      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.265      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.265      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.265      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.252      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.252      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.252      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.252      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.252      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.252      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.252      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.252      ;
; 97.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.256      ;
; 97.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.256      ;
; 97.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.256      ;
; 97.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.256      ;
; 97.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.256      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.247      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.247      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.234      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.234      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.234      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.234      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.234      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.232      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.232      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.138 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.477      ;
; 0.140 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.479      ;
; 0.143 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.482      ;
; 0.143 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.482      ;
; 0.144 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.483      ;
; 0.150 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.477      ;
; 0.154 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.481      ;
; 0.160 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.487      ;
; 0.173 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.512      ;
; 0.175 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                                            ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                          ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                         ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                        ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                                                                ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.318      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.197 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.323      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.326      ;
; 0.203 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.326      ;
; 0.204 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.207 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.330      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.334      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.334      ;
; 0.211 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.336      ;
; 0.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.335      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.372      ;
; 0.248 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.375      ;
; 0.253 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.377      ;
; 0.254 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.378      ;
; 0.255 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.387      ;
; 0.256 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.379      ;
; 0.258 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.390      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.383      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.391      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
; 0.260 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
; 0.261 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.384      ;
; 0.261 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.385      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.386      ;
; 0.263 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.386      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.393      ;
; 0.274 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.398      ;
; 0.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.401      ;
; 0.277 ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.400      ;
; 0.282 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.408      ;
; 0.283 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.406      ;
; 0.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.409      ;
; 0.289 ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.320 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.665      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 3.651      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 3.651      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 3.651      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 3.651      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 3.651      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.658      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.658      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.658      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.658      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.658      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.658      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.658      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.658      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.658      ;
; 16.326 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.658      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.629      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.627      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.627      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.627      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.627      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.627      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.627      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.627      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.627      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.627      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.627      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.629      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.629      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.629      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.629      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.629      ;
; 16.328 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[6]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.638      ;
; 16.329 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.617      ;
; 16.329 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.617      ;
; 16.329 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.617      ;
; 16.329 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.617      ;
; 16.329 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.617      ;
; 16.329 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.617      ;
; 16.329 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.623      ;
; 16.329 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.623      ;
; 16.329 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.617      ;
; 16.329 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.623      ;
; 16.333 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.622      ;
; 16.333 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.622      ;
; 16.333 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.622      ;
; 16.333 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.622      ;
; 16.333 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.622      ;
; 16.333 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.622      ;
; 16.340 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.613      ;
; 16.340 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.613      ;
; 16.340 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.613      ;
; 16.341 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.631      ;
; 16.341 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.631      ;
; 16.341 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.631      ;
; 16.341 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.629      ;
; 16.341 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.629      ;
; 16.341 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.629      ;
; 16.341 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.631      ;
; 16.341 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 3.629      ;
; 16.341 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.631      ;
; 16.341 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.631      ;
; 16.341 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.631      ;
; 16.346 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 3.648      ;
; 16.346 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 3.648      ;
; 16.346 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 3.648      ;
; 16.346 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 3.648      ;
; 16.346 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 3.648      ;
; 16.346 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 3.648      ;
; 16.346 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 3.648      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.347 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.638      ;
; 16.455 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 3.649      ;
; 16.455 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 3.649      ;
; 16.455 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 3.649      ;
; 16.455 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 3.649      ;
; 16.455 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 3.649      ;
; 16.455 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 3.649      ;
; 16.455 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 3.649      ;
; 16.455 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 3.649      ;
; 16.528 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[29]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.383      ;
; 16.528 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.381      ;
; 16.528 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[12]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.381      ;
; 16.528 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[20]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.381      ;
; 16.528 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[22]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.381      ;
; 16.528 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[24]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.383      ;
; 16.528 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[25]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 3.381      ;
; 16.528 ; lab9_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|E_src1[26]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 3.379      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 0.966      ;
; 49.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 0.970      ;
; 49.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 0.957      ;
; 98.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.473      ;
; 98.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.473      ;
; 98.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.473      ;
; 98.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.473      ;
; 98.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.473      ;
; 98.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.473      ;
; 98.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.473      ;
; 98.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.334      ;
; 98.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.333      ;
; 98.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.333      ;
; 98.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.333      ;
; 98.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.333      ;
; 98.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.333      ;
; 98.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.333      ;
; 98.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.333      ;
; 98.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.333      ;
; 98.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.333      ;
; 98.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.333      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.333      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.333      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.333      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.333      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.333      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.333      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.333      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.333      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.333      ;
; 98.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.333      ;
; 98.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.325      ;
; 98.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.325      ;
; 98.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.325      ;
; 98.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.325      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.170      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.170      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.170      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.170      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.170      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.170      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.170      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.170      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.170      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.170      ;
; 98.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.170      ;
; 98.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.146      ;
; 98.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.143      ;
; 98.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.143      ;
; 98.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.143      ;
; 98.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.143      ;
; 98.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.143      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.052      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.966      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.966      ;
; 99.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.957      ;
; 99.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.957      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.934      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.934      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.934      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.934      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.934      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.934      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.934      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.934      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.934      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.934      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.934      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.934      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.837      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.837      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.840      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.840      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.921      ;
; 0.863  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.984      ;
; 0.863  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.031      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.031      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.031      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.031      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.031      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.031      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.031      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.031      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.031      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.031      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.031      ;
; 1.012  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.139      ;
; 1.012  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.139      ;
; 1.012  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.139      ;
; 1.012  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.139      ;
; 1.020  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.134      ;
; 1.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.148      ;
; 1.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.148      ;
; 1.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.148      ;
; 1.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.148      ;
; 1.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.148      ;
; 1.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.148      ;
; 1.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.148      ;
; 1.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.148      ;
; 1.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.148      ;
; 1.021  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.148      ;
; 1.022  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.147      ;
; 1.022  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.147      ;
; 1.022  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.147      ;
; 1.022  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.147      ;
; 1.022  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.147      ;
; 1.022  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.147      ;
; 1.022  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.147      ;
; 1.022  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.147      ;
; 1.022  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.147      ;
; 1.022  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.147      ;
; 1.151  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.270      ;
; 1.151  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.270      ;
; 1.151  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.270      ;
; 1.151  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.270      ;
; 1.151  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.270      ;
; 1.151  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.270      ;
; 1.151  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.270      ;
; 50.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.355      ; 0.837      ;
; 50.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.353      ; 0.840      ;
; 50.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.359      ; 0.849      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.825 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 2.146      ;
; 1.825 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 2.146      ;
; 1.825 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 2.146      ;
; 1.825 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 2.141      ;
; 1.825 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 2.141      ;
; 1.825 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 2.141      ;
; 1.825 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 2.141      ;
; 1.825 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 2.146      ;
; 1.835 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 2.143      ;
; 1.835 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 2.143      ;
; 1.835 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 2.143      ;
; 1.835 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 2.143      ;
; 1.835 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 2.143      ;
; 1.835 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 2.143      ;
; 1.835 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 2.143      ;
; 1.835 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 2.143      ;
; 1.835 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 2.143      ;
; 1.835 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 2.143      ;
; 1.835 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 2.143      ;
; 2.036 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.010000000                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.167      ;
; 2.036 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000100                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.167      ;
; 2.036 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.000000001                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.167      ;
; 2.036 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.167      ;
; 2.036 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.010000000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.167      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.162      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.151      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.151      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.151      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.151      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.162      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 2.151      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.162      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.162      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.162      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.162      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.156      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.156      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.156      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.156      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.156      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.152      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.159      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.152      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.152      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.159      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 2.153      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.152      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 2.152      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.159      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.159      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.159      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.161      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.100000000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.161      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|f_pop                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.161      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000001000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.167      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000010000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.167      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.000010000                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.167      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_next.000001000                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.167      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.161      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.161      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.163      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.155      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.155      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.155      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.155      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.155      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.155      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.155      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.155      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.158      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_state.000000010                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.161      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 2.160      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.162      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.162      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.165      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.164      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.165      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.165      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.163      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.163      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.154      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.154      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.154      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.154      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.154      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.154      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.155      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 2.157      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.163      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.163      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.166      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.159      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.163      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 2.156      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.163      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 2.157      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.163      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.163      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.163      ;
; 2.037 ; lab9_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.163      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                            ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                            ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                            ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                            ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                            ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                            ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                            ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                            ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                            ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe                                                                                                                                         ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                           ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                           ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                           ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                           ;
; 9.363 ; 9.547        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~192                                                            ;
; 9.363 ; 9.547        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~193                                                            ;
; 9.363 ; 9.547        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~196                                                            ;
; 9.363 ; 9.547        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~198                                                            ;
; 9.363 ; 9.547        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                            ;
; 9.363 ; 9.547        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                            ;
; 9.363 ; 9.547        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~216                                                            ;
; 9.363 ; 9.547        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~218                                                            ;
; 9.363 ; 9.547        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~219                                                            ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[17]                                                                                                                                ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]      ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]      ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[10]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[12]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[15]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[16]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[19]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[1]                                                                                                                                 ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[20]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[22]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[23]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[24]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[31]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[3]                                                                                                                                 ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[8]                                                                                                                                 ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[9]                                                                                                                                 ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[11]                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[13]                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[18]                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[21]                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[28]                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[29]                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[2]                                                                                                                                 ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[30]                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[4]                                                                                                                                 ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[5]                                                                                                                                 ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[6]                                                                                                                                 ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[7]                                                                                                                                 ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~83                                                             ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~84                                                             ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~85                                                             ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~91                                                             ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~92                                                             ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~93                                                             ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[0]                                                                                                                                 ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[14]                                                                                                                                ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[25]                                                                                                                                ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[26]                                                                                                                                ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_sdram:sdram|za_data[27]                                                                                                                                ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~128                                                            ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~129                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.471 ; 49.687       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ;
; 49.471 ; 49.687       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                  ;
; 49.471 ; 49.687       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                                   ;
; 49.494 ; 49.678       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.494 ; 49.678       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.494 ; 49.678       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.494 ; 49.678       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.494 ; 49.678       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.494 ; 49.678       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.504 ; 49.688       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.504 ; 49.688       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.504 ; 49.688       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                        ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                    ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                  ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                  ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                  ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                   ;
; 49.514 ; 49.698       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                     ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:NiosII|lab9_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                      ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                      ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.692 ; 1.071 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.688 ; 1.067 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.679 ; 1.058 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.702 ; 1.081 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.669 ; 1.048 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.691 ; 1.070 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.701 ; 1.080 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.671 ; 1.050 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.687 ; 1.066 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.697 ; 1.076 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.715 ; 1.094 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.716 ; 1.095 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.695 ; 1.074 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.722 ; 1.101 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.717 ; 1.096 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.672 ; 1.051 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.675 ; 1.054 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.683 ; 1.062 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.673 ; 1.052 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.702 ; 1.081 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.670 ; 1.049 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.657 ; 1.036 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.657 ; 1.036 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.630 ; 1.009 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.641 ; 1.020 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.643 ; 1.022 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.671 ; 1.050 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.687 ; 1.066 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.556 ; 1.662 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.369 ; 3.787 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.309 ; -0.688 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.373 ; -0.752 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.358 ; -0.737 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.382 ; -0.761 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.348 ; -0.727 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.371 ; -0.750 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.381 ; -0.760 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.350 ; -0.729 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.378 ; -0.757 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.395 ; -0.774 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.397 ; -0.776 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.375 ; -0.754 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.422 ; -0.801 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.403 ; -0.782 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.398 ; -0.777 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.340 ; -0.719 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.352 ; -0.731 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.354 ; -0.733 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.363 ; -0.742 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.353 ; -0.732 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.383 ; -0.762 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.350 ; -0.729 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.337 ; -0.716 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.338 ; -0.717 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.309 ; -0.688 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.339 ; -0.718 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.339 ; -0.718 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.320 ; -0.699 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.322 ; -0.701 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.350 ; -0.729 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.366 ; -0.745 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.158 ; -0.285 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.311 ; -0.559 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.820 ; 1.839 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.793 ; 1.812 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.736 ; 1.755 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.674 ; 1.673 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.820 ; 1.839 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.746 ; 1.765 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.761 ; 1.780 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.712 ; 1.711 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.737 ; 1.736 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.766 ; 1.785 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.760 ; 1.779 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.747 ; 1.746 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.785 ; 1.804 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.771 ; 1.790 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.792 ; 1.811 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.684 ; 1.683 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.792 ; 1.811 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.753 ; 1.772 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.420 ; 0.851 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 1.812 ; 1.831 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.848 ; 1.867 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.770 ; 1.789 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.815 ; 1.834 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.825 ; 1.844 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.821 ; 1.840 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.815 ; 1.834 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.832 ; 1.851 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.842 ; 1.861 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.833 ; 1.852 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.795 ; 1.814 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.805 ; 1.824 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.848 ; 1.867 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.766 ; 1.785 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.828 ; 1.847 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.841 ; 1.860 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.746 ; 1.745 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.825 ; 1.844 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.783 ; 1.802 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.771 ; 1.790 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.809 ; 1.828 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.800 ; 1.819 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.790 ; 1.809 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.760 ; 1.779 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.793 ; 1.812 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.766 ; 1.785 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.765 ; 1.784 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.794 ; 1.813 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.824 ; 1.843 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.824 ; 1.843 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.803 ; 1.822 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.801 ; 1.820 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.833 ; 1.852 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.837 ; 1.856 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.827 ; 1.846 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.827 ; 1.846 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.763 ; 1.782 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.791 ; 1.810 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.726 ; 1.725 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.771 ; 1.790 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 1.748 ; 1.767 ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 4.776 ; 4.895 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 4.671 ; 4.752 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 4.776 ; 4.895 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 4.077 ; 4.076 ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 4.063 ; 4.073 ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 4.318 ; 4.384 ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 4.347 ; 4.419 ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 4.272 ; 4.225 ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 5.412 ; 5.589 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 4.628 ; 4.690 ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 5.412 ; 5.589 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 4.748 ; 4.847 ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 4.316 ; 4.334 ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 4.325 ; 4.339 ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 4.397 ; 4.473 ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 4.230 ; 4.183 ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 5.143 ; 5.225 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 4.304 ; 4.357 ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 4.215 ; 4.260 ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 4.174 ; 4.202 ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 4.508 ; 4.565 ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 4.197 ; 4.252 ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 5.143 ; 5.225 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 4.009 ; 3.970 ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 4.496 ; 4.396 ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 4.259 ; 4.284 ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 4.051 ; 4.088 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 4.268 ; 4.297 ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 4.236 ; 4.298 ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 4.116 ; 4.155 ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 4.219 ; 4.240 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 4.496 ; 4.396 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 6.234 ; 5.959 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 5.660 ; 5.959 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 5.083 ; 5.366 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 5.342 ; 5.652 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 6.234 ; 5.895 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 7.070 ; 7.645 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 5.107 ; 5.403 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 7.070 ; 7.645 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 5.688 ; 6.068 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 5.667 ; 6.057 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 5.182 ; 5.481 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 5.280 ; 5.613 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 5.315 ; 5.652 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 4.898 ; 5.184 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.420 ; 0.851 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.206 ; 7.722 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.421 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.537 ; 1.557 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482 ; 1.502 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.421 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.565 ; 1.585 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492 ; 1.512 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457 ; 1.457 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482 ; 1.482 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.491 ; 1.491 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.531 ; 1.551 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.431 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.431 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.537 ; 1.557 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499 ; 1.519 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.180 ; 0.609 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 1.557 ; 1.577 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.492 ; 1.492 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.560 ; 1.580 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.569 ; 1.589 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.566 ; 1.586 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.559 ; 1.579 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.587 ; 1.607 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.541 ; 1.561 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.551 ; 1.571 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.593 ; 1.613 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.512 ; 1.532 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.573 ; 1.593 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.586 ; 1.606 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.492 ; 1.492 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.571 ; 1.591 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.528 ; 1.548 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.553 ; 1.573 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.545 ; 1.565 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.535 ; 1.555 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.538 ; 1.558 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.538 ; 1.558 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.568 ; 1.588 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.568 ; 1.588 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.547 ; 1.567 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.545 ; 1.565 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.581 ; 1.601 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.471 ; 1.471 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.571 ; 1.591 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.509 ; 1.529 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.536 ; 1.556 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.471 ; 1.471 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495 ; 1.515 ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 3.708 ; 3.729 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 4.289 ; 4.387 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 4.408 ; 4.554 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 3.723 ; 3.746 ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 3.708 ; 3.729 ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 3.959 ; 4.024 ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 3.981 ; 4.040 ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 3.903 ; 3.860 ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 3.861 ; 3.820 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 4.253 ; 4.351 ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 5.067 ; 5.221 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 4.416 ; 4.478 ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 3.955 ; 4.004 ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 3.963 ; 4.053 ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 4.011 ; 4.100 ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 3.861 ; 3.820 ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 3.645 ; 3.618 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 3.940 ; 4.009 ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 3.859 ; 3.902 ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 3.832 ; 3.874 ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 4.042 ; 4.119 ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 3.833 ; 3.882 ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 4.761 ; 4.864 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 3.645 ; 3.618 ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 3.704 ; 3.739 ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 3.899 ; 3.944 ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 3.711 ; 3.744 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 3.900 ; 3.953 ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 3.872 ; 3.923 ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 3.704 ; 3.739 ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 3.836 ; 3.881 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 4.121 ; 4.023 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 4.907 ; 5.179 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 5.461 ; 5.747 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 4.907 ; 5.179 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 4.959 ; 5.228 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 6.014 ; 5.689 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 4.730 ; 5.004 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 4.932 ; 5.215 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 6.813 ; 7.366 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 5.487 ; 5.851 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 5.466 ; 5.841 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 5.001 ; 5.288 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 5.096 ; 5.416 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 5.130 ; 5.454 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 4.730 ; 5.004 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.180 ; 0.609 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.993 ; 6.508 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.658 ; 1.645 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.713 ; 1.712 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.738 ; 1.737 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.748 ; 1.747 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.734 ; 1.733 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.748 ; 1.747 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.745 ; 1.744 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.745 ; 1.744 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.756 ; 1.755 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.699 ; 1.698 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.724 ; 1.723 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.658 ; 1.645 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.736 ; 1.735 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.724 ; 1.723 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.742 ; 1.741 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.733 ; 1.732 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.733 ; 1.732 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.703 ; 1.702 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.736 ; 1.735 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.729 ; 1.728 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.756 ; 1.755 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.754 ; 1.753 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.756 ; 1.755 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.750 ; 1.749 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.405 ; 1.392 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.460 ; 1.459 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.484 ; 1.483 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.493 ; 1.492 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.480 ; 1.479 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.493 ; 1.492 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.491 ; 1.490 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.491 ; 1.490 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.501 ; 1.500 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.446 ; 1.445 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.470 ; 1.469 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.405 ; 1.392 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.482 ; 1.481 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.470 ; 1.469 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.479 ; 1.478 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.479 ; 1.478 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.450 ; 1.449 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.482 ; 1.481 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.501 ; 1.500 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.499 ; 1.498 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.501 ; 1.500 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.495 ; 1.494 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.677     ; 1.690     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.744     ; 1.745     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.769     ; 1.770     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.779     ; 1.780     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.765     ; 1.766     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.779     ; 1.780     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.776     ; 1.777     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.776     ; 1.777     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.787     ; 1.788     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.730     ; 1.731     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.755     ; 1.756     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.677     ; 1.690     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.767     ; 1.768     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.755     ; 1.756     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.773     ; 1.774     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.764     ; 1.765     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.764     ; 1.765     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.734     ; 1.735     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.767     ; 1.768     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.760     ; 1.761     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.787     ; 1.788     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.785     ; 1.786     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.787     ; 1.788     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.781     ; 1.782     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.423     ; 1.436     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.490     ; 1.491     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.514     ; 1.515     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.523     ; 1.524     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.510     ; 1.511     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.523     ; 1.524     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.521     ; 1.522     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.521     ; 1.522     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.531     ; 1.532     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.476     ; 1.477     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.500     ; 1.501     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.423     ; 1.436     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.512     ; 1.513     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.500     ; 1.501     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.509     ; 1.510     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.509     ; 1.510     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.480     ; 1.481     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.512     ; 1.513     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.531     ; 1.532     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.529     ; 1.530     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.531     ; 1.532     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.525     ; 1.526     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.836 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                     ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                      ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.836                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.527       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.309       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.915                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.325       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.590       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 36.951                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.528       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.423       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 37.342                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.525       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.817       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.369                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.374       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.995       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.500                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.327       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.173       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                       ; 37.576                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.528       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.048       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                              ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                   ; 37.801                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.232       ;
;  lab9_soc:NiosII|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.569       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 39.161                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.583       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.578       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                               ; 39.163                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.585       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab9_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.578       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 39.183                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.594       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.589       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                  ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 198.398                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.522       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.876       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                               ;
; Synchronization Node    ; lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                         ; 198.484                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.517       ;
;  lab9_soc:NiosII|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_nios2_oci:the_lab9_soc_nios2_qsys_0_nios2_oci|lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab9_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab9_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab9_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.967       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 8.590  ; 0.138 ; 13.222   ; 0.677   ; 9.358               ;
;  CLOCK_50            ; 8.590  ; 0.138 ; 13.222   ; 1.825   ; 9.358               ;
;  altera_reserved_tck ; 46.800 ; 0.180 ; 48.190   ; 0.677   ; 49.471              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.382 ; 1.486 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.334 ; 1.438 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.331 ; 1.435 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.320 ; 1.424 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.345 ; 1.449 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.310 ; 1.414 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.333 ; 1.437 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.343 ; 1.447 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.314 ; 1.418 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.328 ; 1.432 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.338 ; 1.442 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.356 ; 1.460 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.356 ; 1.460 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.382 ; 1.486 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.364 ; 1.468 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.358 ; 1.462 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.306 ; 1.410 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.317 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.322 ; 1.426 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.330 ; 1.434 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.320 ; 1.424 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.348 ; 1.452 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.316 ; 1.420 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.298 ; 1.402 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.272 ; 1.376 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.284 ; 1.388 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.284 ; 1.388 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.314 ; 1.418 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.328 ; 1.432 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.521 ; 3.543 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.143 ; 8.393 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.309 ; -0.611 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.373 ; -0.677 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.368 ; -0.671 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.358 ; -0.661 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.382 ; -0.685 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.348 ; -0.651 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.371 ; -0.674 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.381 ; -0.684 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.350 ; -0.652 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.368 ; -0.669 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.378 ; -0.679 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.395 ; -0.697 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.397 ; -0.700 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.375 ; -0.677 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.422 ; -0.724 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.403 ; -0.707 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.398 ; -0.699 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.340 ; -0.647 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.352 ; -0.657 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.354 ; -0.661 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.363 ; -0.670 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.353 ; -0.660 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.383 ; -0.689 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.350 ; -0.657 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.337 ; -0.644 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.338 ; -0.639 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.309 ; -0.611 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.339 ; -0.641 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.339 ; -0.641 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.320 ; -0.622 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.322 ; -0.624 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.350 ; -0.652 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.366 ; -0.669 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.158 ; -0.285 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.311 ; -0.559 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.339  ; 3.312  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.284  ; 3.257  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.184  ; 3.154  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.294  ; 3.267  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.220  ; 3.190  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.244  ; 3.214  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.285  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.256  ; 3.226  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.319  ; 3.292  ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.194  ; 3.164  ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.300  ; 3.273  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.828  ; 0.942  ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 3.358  ; 3.331  ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.396  ; 3.369  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.366  ; 3.339  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.344  ; 3.317  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.354  ; 3.327  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.396  ; 3.369  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.376  ; 3.349  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.254  ; 3.224  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.325  ; 3.298  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.350  ; 3.323  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.342  ; 3.315  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.332  ; 3.305  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.302  ; 3.275  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.335  ; 3.308  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.340  ; 3.313  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.348  ; 3.321  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.385  ; 3.358  ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.375  ; 3.348  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.375  ; 3.348  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.310  ; 3.283  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.230  ; 3.200  ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 3.296  ; 3.269  ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 9.190  ; 9.064  ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 8.988  ; 8.833  ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 9.190  ; 9.064  ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 7.691  ; 7.567  ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 7.654  ; 7.549  ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 8.229  ; 8.171  ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 8.336  ; 8.223  ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 7.972  ; 8.079  ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 9.911  ; 9.992  ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 8.852  ; 8.706  ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 9.911  ; 9.992  ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 9.096  ; 8.971  ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 8.197  ; 8.024  ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 8.226  ; 8.055  ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 8.363  ; 8.296  ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 7.840  ; 7.915  ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 9.423  ; 9.388  ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 8.204  ; 8.115  ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 8.067  ; 7.952  ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 8.000  ; 7.855  ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 8.610  ; 8.493  ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 8.041  ; 7.945  ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 9.423  ; 9.388  ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 7.494  ; 7.544  ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 8.361  ; 8.379  ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 8.123  ; 7.977  ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 7.670  ; 7.614  ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 8.058  ; 7.944  ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 7.986  ; 7.945  ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 7.768  ; 7.722  ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 7.996  ; 7.873  ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 8.361  ; 8.379  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 11.323 ; 11.367 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 10.980 ; 10.908 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 9.667  ; 9.801  ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 10.180 ; 10.362 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 11.323 ; 11.367 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 13.642 ; 13.833 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 9.632  ; 9.818  ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 13.642 ; 13.833 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 10.834 ; 11.025 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 10.797 ; 11.009 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 9.912  ; 10.026 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 10.068 ; 10.228 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 10.143 ; 10.326 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 9.261  ; 9.460  ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.828  ; 0.942  ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.683 ; 14.361 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.421 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.537 ; 1.557 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482 ; 1.502 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.421 ; 1.421 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.565 ; 1.585 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492 ; 1.512 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457 ; 1.457 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482 ; 1.482 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.491 ; 1.491 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.531 ; 1.551 ; Rise       ; CLOCK_50            ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.431 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.431 ; 1.431 ; Rise       ; CLOCK_50            ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.537 ; 1.557 ; Rise       ; CLOCK_50            ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499 ; 1.519 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.180 ; 0.444 ; Rise       ; CLOCK_50            ;
; DRAM_CS_N           ; CLOCK_50            ; 1.557 ; 1.577 ; Rise       ; CLOCK_50            ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.492 ; 1.492 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.560 ; 1.580 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.569 ; 1.589 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.566 ; 1.586 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.559 ; 1.579 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.587 ; 1.607 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.541 ; 1.561 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.551 ; 1.571 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.593 ; 1.613 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.512 ; 1.532 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.573 ; 1.593 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.586 ; 1.606 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.492 ; 1.492 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.571 ; 1.591 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.528 ; 1.548 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.553 ; 1.573 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.545 ; 1.565 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.535 ; 1.555 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.506 ; 1.526 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.538 ; 1.558 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.511 ; 1.531 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.538 ; 1.558 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.568 ; 1.588 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.568 ; 1.588 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.547 ; 1.567 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.545 ; 1.565 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.577 ; 1.597 ; Rise       ; CLOCK_50            ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.581 ; 1.601 ; Rise       ; CLOCK_50            ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.471 ; 1.471 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.571 ; 1.591 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.509 ; 1.529 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.536 ; 1.556 ; Rise       ; CLOCK_50            ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.471 ; 1.471 ; Rise       ; CLOCK_50            ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.516 ; 1.536 ; Rise       ; CLOCK_50            ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495 ; 1.515 ; Rise       ; CLOCK_50            ;
; HEX4[*]             ; CLOCK_50            ; 3.708 ; 3.729 ; Rise       ; CLOCK_50            ;
;  HEX4[0]            ; CLOCK_50            ; 4.289 ; 4.387 ; Rise       ; CLOCK_50            ;
;  HEX4[1]            ; CLOCK_50            ; 4.408 ; 4.554 ; Rise       ; CLOCK_50            ;
;  HEX4[2]            ; CLOCK_50            ; 3.723 ; 3.746 ; Rise       ; CLOCK_50            ;
;  HEX4[3]            ; CLOCK_50            ; 3.708 ; 3.729 ; Rise       ; CLOCK_50            ;
;  HEX4[4]            ; CLOCK_50            ; 3.959 ; 4.024 ; Rise       ; CLOCK_50            ;
;  HEX4[5]            ; CLOCK_50            ; 3.981 ; 4.040 ; Rise       ; CLOCK_50            ;
;  HEX4[6]            ; CLOCK_50            ; 3.903 ; 3.860 ; Rise       ; CLOCK_50            ;
; HEX5[*]             ; CLOCK_50            ; 3.861 ; 3.820 ; Rise       ; CLOCK_50            ;
;  HEX5[0]            ; CLOCK_50            ; 4.253 ; 4.351 ; Rise       ; CLOCK_50            ;
;  HEX5[1]            ; CLOCK_50            ; 5.067 ; 5.221 ; Rise       ; CLOCK_50            ;
;  HEX5[2]            ; CLOCK_50            ; 4.416 ; 4.478 ; Rise       ; CLOCK_50            ;
;  HEX5[3]            ; CLOCK_50            ; 3.955 ; 4.004 ; Rise       ; CLOCK_50            ;
;  HEX5[4]            ; CLOCK_50            ; 3.963 ; 4.053 ; Rise       ; CLOCK_50            ;
;  HEX5[5]            ; CLOCK_50            ; 4.011 ; 4.100 ; Rise       ; CLOCK_50            ;
;  HEX5[6]            ; CLOCK_50            ; 3.861 ; 3.820 ; Rise       ; CLOCK_50            ;
; HEX6[*]             ; CLOCK_50            ; 3.645 ; 3.618 ; Rise       ; CLOCK_50            ;
;  HEX6[0]            ; CLOCK_50            ; 3.940 ; 4.009 ; Rise       ; CLOCK_50            ;
;  HEX6[1]            ; CLOCK_50            ; 3.859 ; 3.902 ; Rise       ; CLOCK_50            ;
;  HEX6[2]            ; CLOCK_50            ; 3.832 ; 3.874 ; Rise       ; CLOCK_50            ;
;  HEX6[3]            ; CLOCK_50            ; 4.042 ; 4.119 ; Rise       ; CLOCK_50            ;
;  HEX6[4]            ; CLOCK_50            ; 3.833 ; 3.882 ; Rise       ; CLOCK_50            ;
;  HEX6[5]            ; CLOCK_50            ; 4.761 ; 4.864 ; Rise       ; CLOCK_50            ;
;  HEX6[6]            ; CLOCK_50            ; 3.645 ; 3.618 ; Rise       ; CLOCK_50            ;
; HEX7[*]             ; CLOCK_50            ; 3.704 ; 3.739 ; Rise       ; CLOCK_50            ;
;  HEX7[0]            ; CLOCK_50            ; 3.899 ; 3.944 ; Rise       ; CLOCK_50            ;
;  HEX7[1]            ; CLOCK_50            ; 3.711 ; 3.744 ; Rise       ; CLOCK_50            ;
;  HEX7[2]            ; CLOCK_50            ; 3.900 ; 3.953 ; Rise       ; CLOCK_50            ;
;  HEX7[3]            ; CLOCK_50            ; 3.872 ; 3.923 ; Rise       ; CLOCK_50            ;
;  HEX7[4]            ; CLOCK_50            ; 3.704 ; 3.739 ; Rise       ; CLOCK_50            ;
;  HEX7[5]            ; CLOCK_50            ; 3.836 ; 3.881 ; Rise       ; CLOCK_50            ;
;  HEX7[6]            ; CLOCK_50            ; 4.121 ; 4.023 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 4.907 ; 5.179 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 5.461 ; 5.747 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 4.907 ; 5.179 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 4.959 ; 5.228 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 6.014 ; 5.689 ; Rise       ; CLOCK_50            ;
; LEDR[*]             ; CLOCK_50            ; 4.730 ; 5.004 ; Rise       ; CLOCK_50            ;
;  LEDR[0]            ; CLOCK_50            ; 4.932 ; 5.215 ; Rise       ; CLOCK_50            ;
;  LEDR[1]            ; CLOCK_50            ; 6.813 ; 7.366 ; Rise       ; CLOCK_50            ;
;  LEDR[2]            ; CLOCK_50            ; 5.487 ; 5.851 ; Rise       ; CLOCK_50            ;
;  LEDR[3]            ; CLOCK_50            ; 5.466 ; 5.841 ; Rise       ; CLOCK_50            ;
;  LEDR[4]            ; CLOCK_50            ; 5.001 ; 5.288 ; Rise       ; CLOCK_50            ;
;  LEDR[5]            ; CLOCK_50            ; 5.096 ; 5.416 ; Rise       ; CLOCK_50            ;
;  LEDR[6]            ; CLOCK_50            ; 5.130 ; 5.454 ; Rise       ; CLOCK_50            ;
;  LEDR[7]            ; CLOCK_50            ; 4.730 ; 5.004 ; Rise       ; CLOCK_50            ;
; DRAM_CLK            ; CLOCK_50            ; 0.180 ; 0.444 ; Fall       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.993 ; 6.508 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1734       ; 0          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 69648      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1734       ; 0          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 69648      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1232     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1232     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 121   ; 121  ;
; Unconstrained Output Ports      ; 97    ; 97   ;
; Unconstrained Output Port Paths ; 215   ; 215  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Wed Apr 01 21:58:19 2015
Info: Command: quartus_sta lab9 -c lab9
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "lab7" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab7 -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab7 -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity lab7 -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab7 -section_id Top was ignored
Warning (20013): Ignored assignments for entity "lab8_usb" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8_usb -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8_usb -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab9_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab9_soc/synthesis/submodules/lab9_soc_nios2_qsys_0.sdc'
Info (332104): Reading SDC File: 'lab9.sdc'
Warning (332174): Ignored filter at lab9.sdc(3): NiosII|altpll_0|sd1|pll|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at lab9.sdc(3): NiosII|altpll_0|sd1|pll|clk[0] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at lab9.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {NiosII|altpll_0|sd1|pll|clk[0]} -source [get_pins {NiosII|altpll_0|sd1|pll|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {CLOCK_50} [get_pins {NiosII|altpll_0|sd1|pll|clk[0]}] 
Warning (332049): Ignored create_generated_clock at lab9.sdc(3): Argument -source is an empty collection
Warning (332174): Ignored filter at lab9.sdc(6): Clk could not be matched with a clock
Warning (332049): Ignored set_input_delay at lab9.sdc(6): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock {Clk} -max 3 [all_inputs]
Warning (332049): Ignored set_input_delay at lab9.sdc(7): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock {Clk} -min 2 [all_inputs]
Warning (332049): Ignored set_output_delay at lab9.sdc(10): Argument -clock is not an object ID
    Info (332050): set_output_delay -clock {Clk} 2 [all_outputs]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.590               0.000 CLOCK_50 
    Info (332119):    46.800               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.345               0.000 CLOCK_50 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.222               0.000 CLOCK_50 
    Info (332119):    48.190               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.455               0.000 altera_reserved_tck 
    Info (332119):     3.543               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.622               0.000 CLOCK_50 
    Info (332119):    49.622               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.517 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.532               0.000 CLOCK_50 
    Info (332119):    47.135               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.922
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.922               0.000 CLOCK_50 
    Info (332119):    48.449               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.318               0.000 altera_reserved_tck 
    Info (332119):     3.142               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.644               0.000 CLOCK_50 
    Info (332119):    49.564               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.018 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.176               0.000 CLOCK_50 
    Info (332119):    48.604               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.138               0.000 CLOCK_50 
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.320               0.000 CLOCK_50 
    Info (332119):    49.307               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.677
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.677               0.000 altera_reserved_tck 
    Info (332119):     1.825               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.358               0.000 CLOCK_50 
    Info (332119):    49.471               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.836 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 698 megabytes
    Info: Processing ended: Wed Apr 01 21:58:29 2015
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


