Generating HDL for page 18.14.09.1 OP AND OP MOD REG SET CHK DEV at 10/13/2020 5:07:38 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_18_14_09_1_OP_AND_OP_MOD_REG_SET_CHK_DEV_tb.vhdl, generating default test bench code.
Note: DOT Function at 3B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Generating Statement for block at 5A with output pin(s) of OUT_5A_C
	and inputs of PS_I_RING_1_TIME,PS_2_CHAR_ONLY_OP_CODES
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_G
	and inputs of PS_1_ADDR_PLUS_MOD_OP_CODES,PS_I_RING_6_TIME
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_D
	and inputs of OUT_5A_C,OUT_5B_G,OUT_5C_K
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_C
	and inputs of PS_I_CYCLE,OUT_DOT_3B,PS_LOGIC_GATE_F_1
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_K
	and inputs of PS_I_RING_11_TIME,PS_2_ADDR_PLUS_MOD_OP_CODES
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_K
	and inputs of MS_1401_DOT_I_CYCLE,MS_STORAGE_SCAN_ROUTINE
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_D
	and inputs of MS_I_RING_OP_TIME,MS_STORAGE_SCAN_ROUTINE,PS_B_CH_NOT_WM_BIT
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_P
	and inputs of PS_A_CH_NOT_WM_BIT,MS_I_RING_OP_TIME
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_C
	and inputs of PS_I_RING_OP_TIME,PS_I_CYCLE
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_P
	and inputs of PS_LOGIC_GATE_F_1,PS_B_CH_WM_BIT_2
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_DOT_3B, OUT_DOT_3B
	and inputs of OUT_3B_D,OUT_3C_K,OUT_3D_P
	and logic function of OR
Generating Statement for block at 1B with output pin(s) of OUT_DOT_1B
	and inputs of OUT_2B_C,OUT_2C_D
	and logic function of OR
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E
	and inputs of OUT_3E_C,OUT_3F_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_OP_OR_OP_MOD_POSITION
	from gate output OUT_DOT_3B
Generating output sheet edge signal assignment to 
	signal MS_CHECK_OP_MOD_SET
	from gate output OUT_DOT_1B
Generating output sheet edge signal assignment to 
	signal MS_CHECK_OP_REG_SET
	from gate output OUT_DOT_1E
