# compile vhdl design source files
vhdl xil_defaultlib  \
"autogen_test_bench_5_func_synth.vhd" \
"../../../../../../../Test Bench/random/test5.vhd" \

# Do not sort compile order
nosort
