/*
 * STM32F407xx.h
 *
 *  Created on: Apr 17, 2025
 *      Author: jesti
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

/*
 * Flash and SRAM memory base addresses
 */
# define FLASH_BASEADDR		0x08000000U
# define SRAM1_BASEADDR		0x20000000U
# define SRAM2_BASEADDR		0x20001C00U
# define ROM_BASEADDR		0x1FFF0000U
# define SRAM				SRAM1_BASEADDR



/*
 * AHBx and APBx bus peripheral base addresses
 */
# define APB1PERIPH_BASE	0x40000000U
# define APB2PERIPH_BASE	0x40010000U
# define AHB1PERIPH_BASE	0x40020000U
# define AHB2PERIPH_BASE	0x50000000U


/*
 * Peripherals base addresses attached to AHB1 bus
 */
# define GPIOA_BASEADDR		(AHB1PERIPH_BASE + 0x0000)
# define GPIOB_BASEADDR		(AHB1PERIPH_BASE + 0x0400)
# define GPIOC_BASEADDR		(AHB1PERIPH_BASE + 0x0800)
# define GPIOD_BASEADDR		(AHB1PERIPH_BASE + 0x0C00)
# define GPIOE_BASEADDR		(AHB1PERIPH_BASE + 0x1000)
# define GPIOF_BASEADDR		(AHB1PERIPH_BASE + 0x1400)
# define GPIOG_BASEADDR		(AHB1PERIPH_BASE + 0x1800)
# define GPIOH_BASEADDR		(AHB1PERIPH_BASE + 0x1C00)
# define GPIOI_BASEADDR		(AHB1PERIPH_BASE + 0x2000)
#endif /* INC_STM32F407XX_H_ */
