
stratus_hls 19.12-s100  (91710.131054)
Copyright (c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,
        00481.   CYNTHHL, BASIC=1, BDW_RTL_DC_Filter_BASIC=1".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include,
        00481.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include,
        00481.   /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "off".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --clock_gating_module is not set.
        00481: --clock_period is set to "10.000".
        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.000".
        00481: --default_input_delay is not set.
        00481: --default_preserve_io is set to "off".
        00481: --default_protocol is set to "off".
        00481: --default_stable_input_delay is not set.
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "off".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "none".
        00481: --fpga_dsp_latency is set to "2".
        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.
        00481: --fpga_use_dsp is set to "off".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "BASIC".
        00481: --hls_module is set to "DC_Filter".
        00481: --ignore_cells is not set.
        00481: --ignore_scan_cells is set to "off".
        00481: --inline_partial_constants is set to "off".
        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.
        00481: --logfile is set to "bdw_work/modules/DC_Filter/BASIC/stratus_hls.log".
        00481: --lsb_trimming is set to "off".
        00481: --message_detail is set to "3".
        00481: --message_level is not set.
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".
        00481: --mux_pushing is set to "on".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "DC_Filter_rtl.cpp".
        00481: --output_dir is set to "bdw_work/modules/DC_Filter/BASIC".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_fsm_increment is set to "on".
        00481: --output_style_mem is set to "array".
        00481: --output_style_merge_cases is set to "on".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_pipelined_parts is set to "generic".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".
        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.2.2,S2.2.3.1,S2.3.1.1".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --parts_effort is set to "high".
        00481: --parts_lib is not set.
        00481: --parts_lib_path is not set.
        00481: --path_delay_limit is set to "off".
        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --pipelined_parts is set to "on".
        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".
        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "on".
        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.
        00481: --register_fsm_mux_selects is set to "on".
        00481: --relax_timing is set to "off".
        00481: --rtl_annotation is set to "off".
        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.
        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "medium".
        00481: --sharing_effort_parts is set to "high".
        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".
        00481: --split_multiply is set to "0".
        00481: --src_file is set to "../DC_Filter.cpp".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --tech_lib is set to "/usr/cadtool/cadence/STRATUS/cur/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --timing_aggression is set to "off".
        00481: --undef_func is set to "warn".
        00481: --unroll_loops is set to "off".
        00481: --verilog_dialect is set to "1995".
        00481: --wait_for_license is set to "off".
        00481: --wireload is not set.
   NOTE 03065: Control flow zipping is enabled
   NOTE 01483: Using cmdesigner 2019.1.01.8041 (03251817).
   NOTE 01727: Using Genus 17.11-s014_1.

        01425: Loading design and library files:
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 10.000ns.
        01824:     Physical estimation options:
        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................
        01825.         /usr/cadtool/cadence/STRATUS/cur/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        00967:   Processing library
   NOTE 02776:     Obtaining register metrics for techlib...

   NOTE 03280: A specified technology library contains scan flip flops which
   NOTE 03280.   may be used in timing estimation.

   NOTE 00171: No wireload models present in technology library,
   NOTE 00171.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib.

   NOTE 00198: No wire load model is being used.

        01472:       Register Metrics:
        01440:          Register Type          Area              Delay (ns)
        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125
        01438:          0  0  1  1  0     7.9    1.0    6.8    0.161    0.089
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.0    6.8    0.161    0.100
        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    1.7    6.8    0.161    0.111
        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.5    0.0    7.5    0.112    0.122
        01438:          1  0  0  0  1     8.2    0.0    8.2    0.134    0.110
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     8.9    1.4    7.5    0.112    0.177
        01438:          1  0  1  0  1     9.6    1.4    8.2    0.134    0.169
        01438:          1  0  1  1  0     9.9    1.7    8.2    0.153    0.131
        01438:          1  0  1  1  1    14.4    1.7   12.7    0.149    0.164
        01438:          1  1  0  0  0     8.9    1.4    7.5    0.112    0.158
        01438:          1  1  0  0  1     9.6    1.4    8.2    0.134    0.150
        01438:          1  1  0  1  0     9.9    1.7    8.2    0.153    0.145
        01438:          1  1  0  1  1    14.4    1.7   12.7    0.149    0.175
        01438:          1  1  1  0  0     9.6    2.1    7.5    0.112    0.202
        01438:          1  1  1  0  1    10.3    2.1    8.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    2.4    8.2    0.153    0.156
        01438:          1  1  1  1  1    15.0    2.4   12.7    0.149    0.187
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.
   NOTE 02776:     Obtaining mux metrics for techlib...
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249

        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.
        02924:   Dissolved 322 function calls.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
   NOTE 00491.   line 1292 (in reset())
   NOTE 00491.     called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5087 (in reset())
   NOTE 00491.     called from ../DC_Filter.cpp line 158
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5084.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1590 (in get_start())
   NOTE 00491.     called from line 1455 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 188
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1625 (in set_use_stall_reg())
   NOTE 00491.     called from line 1612 (in get_start())
   NOTE 00491.     called from line 1455 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 188
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1578 (in nb_can_get())
   NOTE 00491.     called from line 1476 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 188
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1618 (in get_end())
   NOTE 00491.     called from line 1478 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 188
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1537 (in nb_get())
   NOTE 00491.     called from line 1481 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 188
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1578 (in nb_can_get())
   NOTE 00491.     called from line 1560 (in nb_get())
   NOTE 00491.     called from line 1481 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 188
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1590 (in get_start())
   NOTE 00491.     called from line 1455 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 211
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1625 (in set_use_stall_reg())
   NOTE 00491.     called from line 1612 (in get_start())
   NOTE 00491.     called from line 1455 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 211
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1578 (in nb_can_get())
   NOTE 00491.     called from line 1476 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 211
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1618 (in get_end())
   NOTE 00491.     called from line 1478 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 211
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1537 (in nb_get())
   NOTE 00491.     called from line 1481 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 211
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1578 (in nb_can_get())
   NOTE 00491.     called from line 1560 (in nb_get())
   NOTE 00491.     called from line 1481 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 211
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5262 (in nb_put_work())
   NOTE 00491.     called from line 5063 (in put())
   NOTE 00491.     called from ../DC_Filter.cpp line 252
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5029.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
   NOTE 00491.   line 1281 (in trig())
   NOTE 00491.     called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5279 (in nb_put_work())
   NOTE 00491.     called from line 5063 (in put())
   NOTE 00491.     called from ../DC_Filter.cpp line 252
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5029.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
   NOTE 00491.   line 1292 (in reset())
   NOTE 00491.     called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5087 (in reset())
   NOTE 00491.     called from ../DC_Filter.cpp line 49
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5084.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1590 (in get_start())
   NOTE 00491.     called from line 1455 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 80
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1625 (in set_use_stall_reg())
   NOTE 00491.     called from line 1612 (in get_start())
   NOTE 00491.     called from line 1455 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 80
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1578 (in nb_can_get())
   NOTE 00491.     called from line 1476 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 80
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1618 (in get_end())
   NOTE 00491.     called from line 1478 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 80
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1537 (in nb_get())
   NOTE 00491.     called from line 1481 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 80
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1578 (in nb_can_get())
   NOTE 00491.     called from line 1560 (in nb_get())
   NOTE 00491.     called from line 1481 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 80
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1590 (in get_start())
   NOTE 00491.     called from line 1455 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 104
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1625 (in set_use_stall_reg())
   NOTE 00491.     called from line 1612 (in get_start())
   NOTE 00491.     called from line 1455 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 104
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1578 (in nb_can_get())
   NOTE 00491.     called from line 1476 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 104
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1618 (in get_end())
   NOTE 00491.     called from line 1478 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 104
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1537 (in nb_get())
   NOTE 00491.     called from line 1481 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 104
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1578 (in nb_can_get())
   NOTE 00491.     called from line 1560 (in nb_get())
   NOTE 00491.     called from line 1481 (in get())
   NOTE 00491.     called from ../DC_Filter.cpp line 104
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 1449.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5262 (in nb_put_work())
   NOTE 00491.     called from line 5063 (in put())
   NOTE 00491.     called from ../DC_Filter.cpp line 145
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5029.
   NOTE 00491: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
   NOTE 00491.   line 1281 (in trig())
   NOTE 00491.     called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5279 (in nb_put_work())
   NOTE 00491.     called from line 5063 (in put())
   NOTE 00491.     called from ../DC_Filter.cpp line 145
   NOTE 00491.   This HLS_DEFINE_PROTOCOL directive is ignored because it is
   NOTE 00491.   within another HLS_DEFINE_PROTOCOL block, starting at
   NOTE 00491.   /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00491.   line 5029.
        01351:   at ../DC_Filter.cpp line 153
        01351.     Preprocessing thread DC_Filter::do_filter_2
        01351:   at ../DC_Filter.cpp line 44
        01351.     Preprocessing thread DC_Filter::do_filter_1
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1733
        00116.     Optimizing method DC_Filter::gen_busy
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1796
        00116.     Optimizing method DC_Filter::gen_unvalidated_req
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1901
        00116.     Optimizing method DC_Filter::gen_local_busy
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1819
        00116.     Optimizing method DC_Filter::gen_do_stall_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1839
        00116.     Optimizing method DC_Filter::gen_do_stall_reg_full
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1859
        00116.     Optimizing method DC_Filter::gen_do_reg_data
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1877
        00116.     Optimizing method DC_Filter::gen_do_reg_vld
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5139
        00116.     Optimizing method DC_Filter::gen_vld
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5150
        00116.     Optimizing method DC_Filter::gen_unacked_req
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5166
        00116.     Optimizing method DC_Filter::gen_stalling
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5179
        00116.     Optimizing method DC_Filter::gen_out_busy
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1328
        00116.     Optimizing method DC_Filter::gen_active
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1339
        00116.     Optimizing method DC_Filter::gen_prev_trig_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1352
        00116.     Optimizing method DC_Filter::gen_next_trig_req_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1365
        00116.     Optimizing method DC_Filter::gen_next_trig_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1733
        00116.     Optimizing method DC_Filter::gen_busy
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1796
        00116.     Optimizing method DC_Filter::gen_unvalidated_req
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1901
        00116.     Optimizing method DC_Filter::gen_local_busy
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1819
        00116.     Optimizing method DC_Filter::gen_do_stall_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1839
        00116.     Optimizing method DC_Filter::gen_do_stall_reg_full
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1859
        00116.     Optimizing method DC_Filter::gen_do_reg_data
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1877
        00116.     Optimizing method DC_Filter::gen_do_reg_vld
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5139
        00116.     Optimizing method DC_Filter::gen_vld
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5150
        00116.     Optimizing method DC_Filter::gen_unacked_req
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5166
        00116.     Optimizing method DC_Filter::gen_stalling
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5179
        00116.     Optimizing method DC_Filter::gen_out_busy
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1328
        00116.     Optimizing method DC_Filter::gen_active
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1339
        00116.     Optimizing method DC_Filter::gen_prev_trig_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1352
        00116.     Optimizing method DC_Filter::gen_next_trig_req_reg
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1365
        00116.     Optimizing method DC_Filter::gen_next_trig_reg
        00116:   at ../DC_Filter.cpp line 153
        00116.     Optimizing thread DC_Filter::do_filter_2
        00305:     1102 nodes
        00306:     Optimize: pass 1..
        00305:     951 nodes
        00306:     Optimize: pass 2...
        00305:     919 nodes
        00306:     Optimize: pass 3.
   NOTE 00300:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00300.         line 5071 (in put())
   NOTE 00300.           called from ../DC_Filter.cpp line 252
   NOTE 00300.         Detected stall condition: (o_result_m_stalling == 1ULL)
   NOTE 00300:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00300.         line 1464 (in get())
   NOTE 00300.           called from ../DC_Filter.cpp line 188
   NOTE 00300.         Detected stall condition:
   NOTE 00300.         (i_rgb_inside_m_data_is_invalid == 1ULL)
   NOTE 00300:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00300.         line 1464 (in get())
   NOTE 00300.           called from ../DC_Filter.cpp line 211
   NOTE 00300.         Detected stall condition:
   NOTE 00300.         (i_rgb_inside_m_data_is_invalid == 1ULL)
        00305:     913 nodes
        00306:     Optimize: pass 4..
        00305:     907 nodes
        00306:     Optimize: pass 5.
        00305:     910 nodes
        00306:     Optimize: pass 6.
        00258:       at ../DC_Filter.cpp line 11
        00258.         Array f2_val, 3 words x 32 bits (96 total bits), HAS
        00258.         been flattened into 3, 32 bit scalar variables because
        00258.         this array has a HLS_FLATTEN_ARRAY directive.
   NOTE 00260:       at ../DC_Filter.cpp line 238
   NOTE 00260.         This is the first of 2 variable writes to f2_val.
        00261:       at ../DC_Filter.cpp line 244
        00261.         This is the first of 1 variable reads from f2_val.
        00305:     966 nodes
        00306:     Optimize: pass 7..
        00305:     972 nodes
        00306:     Optimize: pass 8.
        00305:     966 nodes
        00306:     Optimize: pass 9..
        00305:     966 nodes
        00306:     Optimize: pass 10.
        00305:     964 nodes
        00306:     Optimize: pass 11.
        00305:     964 nodes
        00306:     Optimize: pass 12.
        02831:       at ../DC_Filter.cpp line 181
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        02831:       at ../DC_Filter.cpp line 222
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     982 nodes
        00306:     Optimize: pass 13...
        00305:     961 nodes
        00306:     Optimize: pass 14.
   HINT 00366:     at ../DC_Filter.cpp line 244
   HINT 00366.       Signed division by a power of two detected. If an unsigned
   HINT 00366.       divide is acceptable, you may get better results by
   HINT 00366.       forcing the divisor to be unsigned.
        00305:     972 nodes
        00306:     Optimize: pass 15..
        00305:     970 nodes
        00306:     Optimize: pass 16.
        00305:     957 nodes
        00306:     Optimize: pass 17.
        00305:     957 nodes
        00306:     Optimize: pass 18.
        00259:       at ../DC_Filter.h line 42
        00259.         Array f2_array_rgb, 3x3x258 words x 32 bits (74304 total
        00259.         bits), has NOT been flattened because the
        00259.         --flatten_array level does not allow flattening of
        00259.         arrays with variable writes.
   NOTE 00260:       at ../DC_Filter.cpp line 177
   NOTE 00260.         This is the first of 9 variable writes to f2_array_rgb.
        00261:       at ../DC_Filter.cpp line 203
        00261.         This is the first of 2 variable reads from f2_array_rgb.
        00259:       at ../DC_Filter.cpp line 38
        00259.         Array mask2, 3x3 words x 32 bits (288 total bits), has
        00259.         NOT been flattened because the --flatten_array level
        00259.         does not allow flattening of arrays with variable reads.
        00261:       at ../DC_Filter.cpp line 244 (in mask2())
        00261.           called from line 38
        00261.         This is the first of 1 variable reads from mask2.
        00289:       at ../DC_Filter.cpp line 176
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 175
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 174
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 202
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 201
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 200
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 226
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 224
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 207
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 184
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 183
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 237
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 242
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 241
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 240
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 235
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 179
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        02835:       at ../DC_Filter.cpp line 181
        02835.         Not converting control branching to datapath elements
        02835.         because the wait statements are not balanced.
        02835:       at ../DC_Filter.cpp line 205
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        02835:       at ../DC_Filter.cpp line 222
        02835.         Not converting control branching to datapath elements
        02835.         because the wait statements are not balanced.
        00116:   at ../DC_Filter.cpp line 44
        00116.     Optimizing thread DC_Filter::do_filter_1
        00305:     1102 nodes
        00306:     Optimize: pass 1..
        00305:     951 nodes
        00306:     Optimize: pass 2...
        00305:     919 nodes
        00306:     Optimize: pass 3.
   NOTE 00300:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00300.         line 5071 (in put())
   NOTE 00300.           called from ../DC_Filter.cpp line 145
   NOTE 00300.         Detected stall condition: (o_rgb_inside_m_stalling ==
   NOTE 00300.         1ULL)
   NOTE 00300:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00300.         line 1464 (in get())
   NOTE 00300.           called from ../DC_Filter.cpp line 80
   NOTE 00300.         Detected stall condition: (i_rgb_m_data_is_invalid ==
   NOTE 00300.         1ULL)
   NOTE 00300:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00300.         line 1464 (in get())
   NOTE 00300.           called from ../DC_Filter.cpp line 104
   NOTE 00300.         Detected stall condition: (i_rgb_m_data_is_invalid ==
   NOTE 00300.         1ULL)
        00305:     913 nodes
        00306:     Optimize: pass 4..
        00305:     907 nodes
        00306:     Optimize: pass 5.
        00305:     910 nodes
        00306:     Optimize: pass 6.
        00258:       at ../DC_Filter.cpp line 10
        00258.         Array f1_val, 3 words x 32 bits (96 total bits), HAS
        00258.         been flattened into 3, 32 bit scalar variables because
        00258.         this array has a HLS_FLATTEN_ARRAY directive.
   NOTE 00260:       at ../DC_Filter.cpp line 131
   NOTE 00260.         This is the first of 2 variable writes to f1_val.
        00261:       at ../DC_Filter.cpp line 137
        00261.         This is the first of 1 variable reads from f1_val.
        00305:     966 nodes
        00306:     Optimize: pass 7..
        00305:     972 nodes
        00306:     Optimize: pass 8.
        00305:     966 nodes
        00306:     Optimize: pass 9..
        00305:     966 nodes
        00306:     Optimize: pass 10.
        00305:     964 nodes
        00306:     Optimize: pass 11.
        00305:     964 nodes
        00306:     Optimize: pass 12.
        02831:       at ../DC_Filter.cpp line 72
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        02831:       at ../DC_Filter.cpp line 115
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     982 nodes
        00306:     Optimize: pass 13...
        00305:     961 nodes
        00306:     Optimize: pass 14.
        00305:     972 nodes
        00306:     Optimize: pass 15..
        00305:     970 nodes
        00306:     Optimize: pass 16.
        00305:     957 nodes
        00306:     Optimize: pass 17.
        00305:     957 nodes
        00306:     Optimize: pass 18.
        00259:       at ../DC_Filter.h line 39
        00259.         Array f1_array_rgb, 3x3x258 words x 32 bits (74304 total
        00259.         bits), has NOT been flattened because the
        00259.         --flatten_array level does not allow flattening of
        00259.         arrays with variable writes.
   NOTE 00260:       at ../DC_Filter.cpp line 68
   NOTE 00260.         This is the first of 9 variable writes to f1_array_rgb.
        00261:       at ../DC_Filter.cpp line 96
        00261.         This is the first of 2 variable reads from f1_array_rgb.
        00259:       at ../DC_Filter.cpp line 35
        00259.         Array mask1, 3x3 words x 32 bits (288 total bits), has
        00259.         NOT been flattened because the --flatten_array level
        00259.         does not allow flattening of arrays with variable reads.
        00261:       at ../DC_Filter.cpp line 137 (in mask1())
        00261.           called from line 35
        00261.         This is the first of 1 variable reads from mask1.
        00289:       at ../DC_Filter.cpp line 67
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 66
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 65
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 95
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 94
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 93
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 119
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 117
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 100
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 76
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 74
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 130
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 135
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 134
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 133
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 128
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at ../DC_Filter.cpp line 70
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        02835:       at ../DC_Filter.cpp line 72
        02835.         Not converting control branching to datapath elements
        02835.         because the wait statements are not balanced.
        02835:       at ../DC_Filter.cpp line 98
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        02835:       at ../DC_Filter.cpp line 115
        02835.         Not converting control branching to datapath elements
        02835.         because the wait statements are not balanced.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1733
        00116.     Optimizing method DC_Filter::gen_busy_0
        00305:     175 nodes
        00306:     Optimize: pass 1.
        00305:     157 nodes
        00306:     Optimize: pass 2.
        00305:     181 nodes
        00306:     Optimize: pass 3...
        00305:     160 nodes
        00306:     Optimize: pass 4.
        00305:     160 nodes
        00306:     Optimize: pass 5.
        00305:     160 nodes
        00306:     Optimize: pass 6.
        00305:     177 nodes
        00306:     Optimize: pass 7..
        00305:     173 nodes
        00306:     Optimize: pass 8.
        00305:     173 nodes
        00306:     Optimize: pass 9.
        00305:     173 nodes
        00306:     Optimize: pass 10.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1796
        00116.     Optimizing method DC_Filter::gen_unvalidated_req_0
        00305:     341 nodes
        00306:     Optimize: pass 1..
        00305:     230 nodes
        00306:     Optimize: pass 2.
        00305:     249 nodes
        00306:     Optimize: pass 3.
        00305:     249 nodes
        00306:     Optimize: pass 4.
        00305:     249 nodes
        00306:     Optimize: pass 5.
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        02831.         line 1806
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     229 nodes
        00306:     Optimize: pass 6..
        00305:     226 nodes
        00306:     Optimize: pass 7.
        00305:     225 nodes
        00306:     Optimize: pass 8..
        00305:     224 nodes
        00306:     Optimize: pass 9.
        00305:     213 nodes
        00306:     Optimize: pass 10.
        00305:     213 nodes
        00306:     Optimize: pass 11.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1901
        00116.     Optimizing method DC_Filter::gen_local_busy_0
        00305:     44 nodes
        00306:     Optimize: pass 1.
        00305:     50 nodes
        00306:     Optimize: pass 2..
        00305:     44 nodes
        00306:     Optimize: pass 3.
        00305:     44 nodes
        00306:     Optimize: pass 4.
        00305:     44 nodes
        00306:     Optimize: pass 5.
        00305:     44 nodes
        00306:     Optimize: pass 6.
        00305:     44 nodes
        00306:     Optimize: pass 7.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1819
        00116.     Optimizing method DC_Filter::gen_do_stall_reg_0
        00305:     149 nodes
        00306:     Optimize: pass 1.
        00305:     168 nodes
        00306:     Optimize: pass 2.
        00305:     168 nodes
        00306:     Optimize: pass 3.
        00305:     168 nodes
        00306:     Optimize: pass 4.
   NOTE 00472: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00472.   line 1826
   NOTE 00472.   Not converting control into datapath due to HLS_REMOVE_CONTROL
   NOTE 00472.   directive.
        00305:     176 nodes
        00306:     Optimize: pass 5.
        00305:     176 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        02835:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        02835.         line 1824
        02835.         Not converting control branching to datapath elements
        02835.         because a statement has side effects (i.e. printf()).
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1839
        00116.     Optimizing method DC_Filter::gen_do_stall_reg_full_0
        00305:     271 nodes
        00306:     Optimize: pass 1..
        00305:     181 nodes
        00306:     Optimize: pass 2.
        00305:     187 nodes
        00306:     Optimize: pass 3..
        00305:     184 nodes
        00306:     Optimize: pass 4.
        00305:     184 nodes
        00306:     Optimize: pass 5.
        00305:     184 nodes
        00306:     Optimize: pass 6.
        00305:     184 nodes
        00306:     Optimize: pass 7..
        00305:     181 nodes
        00306:     Optimize: pass 8.
        00305:     181 nodes
        00306:     Optimize: pass 9.
        00305:     181 nodes
        00306:     Optimize: pass 10.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1859
        00116.     Optimizing method DC_Filter::gen_do_reg_data_0
        00305:     142 nodes
        00306:     Optimize: pass 1.
        00305:     141 nodes
        00306:     Optimize: pass 2.
        00305:     160 nodes
        00306:     Optimize: pass 3.
        00305:     160 nodes
        00306:     Optimize: pass 4.
        00305:     160 nodes
        00306:     Optimize: pass 5.
   NOTE 00472: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00472.   line 1865
   NOTE 00472.   Not converting control into datapath due to HLS_REMOVE_CONTROL
   NOTE 00472.   directive.
        00305:     162 nodes
        00306:     Optimize: pass 6.
        00305:     162 nodes
        00306:     Optimize: pass 7.
        00305:     162 nodes
        00306:     Optimize: pass 8.
        02835:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        02835.         line 1863
        02835.         Not converting control branching to datapath elements
        02835.         because a statement has side effects (i.e. printf()).
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1877
        00116.     Optimizing method DC_Filter::gen_do_reg_vld_0
        00305:     335 nodes
        00306:     Optimize: pass 1..
        00305:     227 nodes
        00306:     Optimize: pass 2.
        00305:     246 nodes
        00306:     Optimize: pass 3.
        00305:     246 nodes
        00306:     Optimize: pass 4.
        00305:     246 nodes
        00306:     Optimize: pass 5.
        02831:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        02831.         line 1886
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     226 nodes
        00306:     Optimize: pass 6.
        00305:     225 nodes
        00306:     Optimize: pass 7..
        00305:     224 nodes
        00306:     Optimize: pass 8.
        00305:     216 nodes
        00306:     Optimize: pass 9..
        00305:     213 nodes
        00306:     Optimize: pass 10.
        00305:     213 nodes
        00306:     Optimize: pass 11.
        00305:     213 nodes
        00306:     Optimize: pass 12.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5139
        00116.     Optimizing method DC_Filter::gen_vld_0
        00305:     46 nodes
        00306:     Optimize: pass 1.
        00305:     52 nodes
        00306:     Optimize: pass 2..
        00305:     49 nodes
        00306:     Optimize: pass 3.
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     55 nodes
        00306:     Optimize: pass 6..
        00305:     52 nodes
        00306:     Optimize: pass 7.
        00305:     52 nodes
        00306:     Optimize: pass 8.
        00305:     52 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5150
        00116.     Optimizing method DC_Filter::gen_unacked_req_0
        00305:     267 nodes
        00306:     Optimize: pass 1..
        00305:     179 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3..
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        00305:     182 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00305:     176 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5166
        00116.     Optimizing method DC_Filter::gen_stalling_0
        00305:     74 nodes
        00306:     Optimize: pass 1.
        00305:     83 nodes
        00306:     Optimize: pass 2..
        00305:     80 nodes
        00306:     Optimize: pass 3.
        00305:     80 nodes
        00306:     Optimize: pass 4.
        00305:     80 nodes
        00306:     Optimize: pass 5.
        00305:     83 nodes
        00306:     Optimize: pass 6..
        00305:     80 nodes
        00306:     Optimize: pass 7.
        00305:     80 nodes
        00306:     Optimize: pass 8.
        00305:     80 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5179
        00116.     Optimizing method DC_Filter::gen_out_busy_0
        00305:     69 nodes
        00306:     Optimize: pass 1.
        00305:     69 nodes
        00306:     Optimize: pass 2.
        00305:     69 nodes
        00306:     Optimize: pass 3.
        00305:     69 nodes
        00306:     Optimize: pass 4.
        00305:     69 nodes
        00306:     Optimize: pass 5.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1328
        00116.     Optimizing method DC_Filter::gen_active_0
        00305:     46 nodes
        00306:     Optimize: pass 1.
        00305:     52 nodes
        00306:     Optimize: pass 2..
        00305:     49 nodes
        00306:     Optimize: pass 3.
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     55 nodes
        00306:     Optimize: pass 6..
        00305:     52 nodes
        00306:     Optimize: pass 7.
        00305:     52 nodes
        00306:     Optimize: pass 8.
        00305:     52 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1339
        00116.     Optimizing method DC_Filter::gen_prev_trig_reg_0
        00305:     267 nodes
        00306:     Optimize: pass 1..
        00305:     179 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3..
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        00305:     182 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00305:     176 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1352
        00116.     Optimizing method DC_Filter::gen_next_trig_req_reg_0
        00305:     267 nodes
        00306:     Optimize: pass 1..
        00305:     179 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3..
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        00305:     182 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00305:     176 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1365
        00116.     Optimizing method DC_Filter::gen_next_trig_reg_0
        00305:     33 nodes
        00306:     Optimize: pass 1.
        00305:     39 nodes
        00306:     Optimize: pass 2..
        00305:     36 nodes
        00306:     Optimize: pass 3.
        00305:     36 nodes
        00306:     Optimize: pass 4.
        00305:     36 nodes
        00306:     Optimize: pass 5.
        00305:     39 nodes
        00306:     Optimize: pass 6..
        00305:     36 nodes
        00306:     Optimize: pass 7.
        00305:     36 nodes
        00306:     Optimize: pass 8.
        00305:     36 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1733
        00116.     Optimizing method DC_Filter::gen_busy_1
        00305:     175 nodes
        00306:     Optimize: pass 1.
        00305:     157 nodes
        00306:     Optimize: pass 2.
        00305:     181 nodes
        00306:     Optimize: pass 3...
        00305:     160 nodes
        00306:     Optimize: pass 4.
        00305:     160 nodes
        00306:     Optimize: pass 5.
        00305:     160 nodes
        00306:     Optimize: pass 6.
        00305:     177 nodes
        00306:     Optimize: pass 7..
        00305:     173 nodes
        00306:     Optimize: pass 8.
        00305:     173 nodes
        00306:     Optimize: pass 9.
        00305:     173 nodes
        00306:     Optimize: pass 10.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1796
        00116.     Optimizing method DC_Filter::gen_unvalidated_req_1
        00305:     341 nodes
        00306:     Optimize: pass 1..
        00305:     230 nodes
        00306:     Optimize: pass 2.
        00305:     249 nodes
        00306:     Optimize: pass 3.
        00305:     249 nodes
        00306:     Optimize: pass 4.
        00305:     249 nodes
        00306:     Optimize: pass 5.
        00305:     229 nodes
        00306:     Optimize: pass 6..
        00305:     226 nodes
        00306:     Optimize: pass 7.
        00305:     225 nodes
        00306:     Optimize: pass 8..
        00305:     224 nodes
        00306:     Optimize: pass 9.
        00305:     213 nodes
        00306:     Optimize: pass 10.
        00305:     213 nodes
        00306:     Optimize: pass 11.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1901
        00116.     Optimizing method DC_Filter::gen_local_busy_1
        00305:     44 nodes
        00306:     Optimize: pass 1.
        00305:     50 nodes
        00306:     Optimize: pass 2..
        00305:     44 nodes
        00306:     Optimize: pass 3.
        00305:     44 nodes
        00306:     Optimize: pass 4.
        00305:     44 nodes
        00306:     Optimize: pass 5.
        00305:     44 nodes
        00306:     Optimize: pass 6.
        00305:     44 nodes
        00306:     Optimize: pass 7.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1819
        00116.     Optimizing method DC_Filter::gen_do_stall_reg_1
        00305:     149 nodes
        00306:     Optimize: pass 1.
        00305:     168 nodes
        00306:     Optimize: pass 2.
        00305:     168 nodes
        00306:     Optimize: pass 3.
        00305:     168 nodes
        00306:     Optimize: pass 4.
        00305:     176 nodes
        00306:     Optimize: pass 5.
        00305:     176 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1839
        00116.     Optimizing method DC_Filter::gen_do_stall_reg_full_1
        00305:     271 nodes
        00306:     Optimize: pass 1..
        00305:     181 nodes
        00306:     Optimize: pass 2.
        00305:     187 nodes
        00306:     Optimize: pass 3..
        00305:     184 nodes
        00306:     Optimize: pass 4.
        00305:     184 nodes
        00306:     Optimize: pass 5.
        00305:     184 nodes
        00306:     Optimize: pass 6.
        00305:     184 nodes
        00306:     Optimize: pass 7..
        00305:     181 nodes
        00306:     Optimize: pass 8.
        00305:     181 nodes
        00306:     Optimize: pass 9.
        00305:     181 nodes
        00306:     Optimize: pass 10.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1859
        00116.     Optimizing method DC_Filter::gen_do_reg_data_1
        00305:     142 nodes
        00306:     Optimize: pass 1.
        00305:     141 nodes
        00306:     Optimize: pass 2.
        00305:     160 nodes
        00306:     Optimize: pass 3.
        00305:     160 nodes
        00306:     Optimize: pass 4.
        00305:     160 nodes
        00306:     Optimize: pass 5.
        00305:     162 nodes
        00306:     Optimize: pass 6.
        00305:     162 nodes
        00306:     Optimize: pass 7.
        00305:     162 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1877
        00116.     Optimizing method DC_Filter::gen_do_reg_vld_1
        00305:     335 nodes
        00306:     Optimize: pass 1..
        00305:     227 nodes
        00306:     Optimize: pass 2.
        00305:     246 nodes
        00306:     Optimize: pass 3.
        00305:     246 nodes
        00306:     Optimize: pass 4.
        00305:     246 nodes
        00306:     Optimize: pass 5.
        00305:     226 nodes
        00306:     Optimize: pass 6.
        00305:     225 nodes
        00306:     Optimize: pass 7..
        00305:     224 nodes
        00306:     Optimize: pass 8.
        00305:     216 nodes
        00306:     Optimize: pass 9..
        00305:     213 nodes
        00306:     Optimize: pass 10.
        00305:     213 nodes
        00306:     Optimize: pass 11.
        00305:     213 nodes
        00306:     Optimize: pass 12.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5139
        00116.     Optimizing method DC_Filter::gen_vld_1
        00305:     46 nodes
        00306:     Optimize: pass 1.
        00305:     52 nodes
        00306:     Optimize: pass 2..
        00305:     49 nodes
        00306:     Optimize: pass 3.
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     55 nodes
        00306:     Optimize: pass 6..
        00305:     52 nodes
        00306:     Optimize: pass 7.
        00305:     52 nodes
        00306:     Optimize: pass 8.
        00305:     52 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5150
        00116.     Optimizing method DC_Filter::gen_unacked_req_1
        00305:     267 nodes
        00306:     Optimize: pass 1..
        00305:     179 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3..
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        00305:     182 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00305:     176 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5166
        00116.     Optimizing method DC_Filter::gen_stalling_1
        00305:     74 nodes
        00306:     Optimize: pass 1.
        00305:     83 nodes
        00306:     Optimize: pass 2..
        00305:     80 nodes
        00306:     Optimize: pass 3.
        00305:     80 nodes
        00306:     Optimize: pass 4.
        00305:     80 nodes
        00306:     Optimize: pass 5.
        00305:     83 nodes
        00306:     Optimize: pass 6..
        00305:     80 nodes
        00306:     Optimize: pass 7.
        00305:     80 nodes
        00306:     Optimize: pass 8.
        00305:     80 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 5179
        00116.     Optimizing method DC_Filter::gen_out_busy_1
        00305:     69 nodes
        00306:     Optimize: pass 1.
        00305:     69 nodes
        00306:     Optimize: pass 2.
        00305:     69 nodes
        00306:     Optimize: pass 3.
        00305:     69 nodes
        00306:     Optimize: pass 4.
        00305:     69 nodes
        00306:     Optimize: pass 5.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1328
        00116.     Optimizing method DC_Filter::gen_active_1
        00305:     46 nodes
        00306:     Optimize: pass 1.
        00305:     52 nodes
        00306:     Optimize: pass 2..
        00305:     49 nodes
        00306:     Optimize: pass 3.
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     55 nodes
        00306:     Optimize: pass 6..
        00305:     52 nodes
        00306:     Optimize: pass 7.
        00305:     52 nodes
        00306:     Optimize: pass 8.
        00305:     52 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1339
        00116.     Optimizing method DC_Filter::gen_prev_trig_reg_1
        00305:     267 nodes
        00306:     Optimize: pass 1..
        00305:     179 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3..
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        00305:     182 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00305:     176 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1352
        00116.     Optimizing method DC_Filter::gen_next_trig_req_reg_1
        00305:     267 nodes
        00306:     Optimize: pass 1..
        00305:     179 nodes
        00306:     Optimize: pass 2.
        00305:     185 nodes
        00306:     Optimize: pass 3..
        00305:     182 nodes
        00306:     Optimize: pass 4.
        00305:     182 nodes
        00306:     Optimize: pass 5.
        00305:     182 nodes
        00306:     Optimize: pass 6.
        00305:     176 nodes
        00306:     Optimize: pass 7.
        00305:     176 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        00116.     line 1365
        00116.     Optimizing method DC_Filter::gen_next_trig_reg_1
        00305:     33 nodes
        00306:     Optimize: pass 1.
        00305:     39 nodes
        00306:     Optimize: pass 2..
        00305:     36 nodes
        00306:     Optimize: pass 3.
        00305:     36 nodes
        00306:     Optimize: pass 4.
        00305:     36 nodes
        00306:     Optimize: pass 5.
        00305:     39 nodes
        00306:     Optimize: pass 6..
        00305:     36 nodes
        00306:     Optimize: pass 7.
        00305:     36 nodes
        00306:     Optimize: pass 8.
        00305:     36 nodes
        00306:     Optimize: pass 9.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1733
        00116.     Optimizing method DC_Filter::gen_busy_0
        00305:     147 nodes
        00306:     Optimize: pass 1...
        00305:     120 nodes
        00306:     Optimize: pass 2.
        00305:     144 nodes
        00306:     Optimize: pass 3..
        00305:     120 nodes
        00306:     Optimize: pass 4.
        00305:     120 nodes
        00306:     Optimize: pass 5.
        00305:     120 nodes
        00306:     Optimize: pass 6.
        00305:     119 nodes
        00306:     Optimize: pass 7.
        00305:     119 nodes
        00306:     Optimize: pass 8.
        00116:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        00116.     line 1733
        00116.     Optimizing method DC_Filter::gen_busy_1
        00305:     147 nodes
        00306:     Optimize: pass 1...
        00305:     120 nodes
        00306:     Optimize: pass 2.
        00305:     144 nodes
        00306:     Optimize: pass 3..
        00305:     120 nodes
        00306:     Optimize: pass 4.
        00305:     120 nodes
        00306:     Optimize: pass 5.
        00305:     120 nodes
        00306:     Optimize: pass 6.
        00305:     119 nodes
        00306:     Optimize: pass 7.
        00305:     119 nodes
        00306:     Optimize: pass 8.
        01352:   at ../DC_Filter.cpp line 153
        01352.     Postprocessing thread DC_Filter::do_filter_2

WARNING 01433: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
WARNING 01433.   line 4309
WARNING 01433.   In thread "do_filter_2" output signal "o_result.data" is not
WARNING 01433.   initialized in the reset state. Consider using
WARNING 01433.   --output_style_reset_all=on.

        01352:   at ../DC_Filter.cpp line 44
        01352.     Postprocessing thread DC_Filter::do_filter_1

WARNING 01433: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
WARNING 01433.   line 4309
WARNING 01433.   In thread "do_filter_1" output signal "o_rgb_inside.data" is
WARNING 01433.   not initialized in the reset state. Consider using
WARNING 01433.   --output_style_reset_all=on.

        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1733
        01352.     Postprocessing method DC_Filter::gen_busy_0
   NOTE 00494:       at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
   NOTE 00494.         line 1739
   NOTE 00494.         Created dpopt part for "gen_busy_r".
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1796
        01352.     Postprocessing method DC_Filter::gen_unvalidated_req_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1901
        01352.     Postprocessing method DC_Filter::gen_local_busy_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1819
        01352.     Postprocessing method DC_Filter::gen_do_stall_reg_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1839
        01352.     Postprocessing method DC_Filter::gen_do_stall_reg_full_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1859
        01352.     Postprocessing method DC_Filter::gen_do_reg_data_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1877
        01352.     Postprocessing method DC_Filter::gen_do_reg_vld_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5139
        01352.     Postprocessing method DC_Filter::gen_vld_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5150
        01352.     Postprocessing method DC_Filter::gen_unacked_req_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5166
        01352.     Postprocessing method DC_Filter::gen_stalling_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5179
        01352.     Postprocessing method DC_Filter::gen_out_busy_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1328
        01352.     Postprocessing method DC_Filter::gen_active_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1339
        01352.     Postprocessing method DC_Filter::gen_prev_trig_reg_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1352
        01352.     Postprocessing method DC_Filter::gen_next_trig_req_reg_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1365
        01352.     Postprocessing method DC_Filter::gen_next_trig_reg_0
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1733
        01352.     Postprocessing method DC_Filter::gen_busy_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1796
        01352.     Postprocessing method DC_Filter::gen_unvalidated_req_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1901
        01352.     Postprocessing method DC_Filter::gen_local_busy_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1819
        01352.     Postprocessing method DC_Filter::gen_do_stall_reg_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1839
        01352.     Postprocessing method DC_Filter::gen_do_stall_reg_full_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1859
        01352.     Postprocessing method DC_Filter::gen_do_reg_data_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 1877
        01352.     Postprocessing method DC_Filter::gen_do_reg_vld_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5139
        01352.     Postprocessing method DC_Filter::gen_vld_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5150
        01352.     Postprocessing method DC_Filter::gen_unacked_req_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5166
        01352.     Postprocessing method DC_Filter::gen_stalling_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01352.     line 5179
        01352.     Postprocessing method DC_Filter::gen_out_busy_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1328
        01352.     Postprocessing method DC_Filter::gen_active_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1339
        01352.     Postprocessing method DC_Filter::gen_prev_trig_reg_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1352
        01352.     Postprocessing method DC_Filter::gen_next_trig_req_reg_1
        01352:   at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h
        01352.     line 1365
        01352.     Postprocessing method DC_Filter::gen_next_trig_reg_1

WARNING 00408: at ../DC_Filter.h line 41
WARNING 00408.   f2_val may be read before it is written.

WARNING 00408: at ../DC_Filter.h line 38
WARNING 00408.   f1_val may be read before it is written.

        00182: Initial resource mapping:
   NOTE 01037:     Characterizing multiplexors up to 32 bits by 128 inputs.
   NOTE 02776:     Obtaining mux metrics for techlib...
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01430:     1           64        154.68      0.354
        01430:     1           65        157.14      0.412
        01430:     1          128        311.96      0.412
        01430:     2            2          5.72      0.061
        01430:     2            3          8.36      0.129
        01430:     2            4         12.66      0.129
        01430:     2            5         16.96      0.188
        01430:     2            8         29.86      0.188
        01430:     2            9         34.16      0.246
        01430:     2           16         64.27      0.246
        01430:     2           17         68.57      0.305
        01430:     2           32        133.08      0.305
        01430:     2           33        137.38      0.363
        01430:     2           64        270.70      0.363
        01430:     2           65        275.00      0.422
        01430:     2          128        545.94      0.422
        01430:     4            2         11.45      0.061
        01430:     4            3         16.72      0.139
        01430:     4            4         25.32      0.139
        01430:     4            5         33.92      0.197
        01430:     4            8         59.72      0.197
        01430:     4            9         68.32      0.256
        01430:     4           16        128.53      0.256
        01430:     4           17        137.13      0.314
        01430:     4           32        266.15      0.314
        01430:     4           33        274.75      0.373
        01430:     4           64        541.39      0.373
        01430:     4           65        550.00      0.431
        01430:     4          128       1091.88      0.431
        01430:     8            2         22.89      0.061
        01430:     8            3         31.04      0.148
        01430:     8            4         47.02      0.148
        01430:     8            5         62.99      0.207
        01430:     8            8        110.91      0.207
        01430:     8            9        126.89      0.265
        01430:     8           16        238.70      0.265
        01430:     8           17        254.68      0.324
        01430:     8           32        494.28      0.324
        01430:     8           33        510.26      0.382
        01430:     8           64       1005.45      0.382
        01430:     8           65       1021.42      0.440
        01430:     8          128       2027.77      0.440
        01430:    16            2         45.79      0.061
        01430:    16            3         59.70      0.158
        01430:    16            4         90.42      0.158
        01430:    16            5        121.14      0.216
        01430:    16            8        213.29      0.216
        01430:    16            9        244.01      0.274
        01430:    16           16        459.04      0.274
        01430:    16           17        489.76      0.333
        01430:    16           32        950.55      0.333
        01430:    16           33        981.26      0.391
        01430:    16           64       1933.55      0.391
        01430:    16           65       1964.27      0.450
        01430:    16          128       3899.56      0.450
        01430:    32            2         91.57      0.061
        01430:    32            3        117.01      0.167
        01430:    32            4        177.22      0.167
        01430:    32            5        237.43      0.225
        01430:    32            8        418.05      0.225
        01430:    32            9        478.26      0.284
        01430:    32           16        899.73      0.284
        01430:    32           17        959.93      0.342
        01430:    32           32       1863.07      0.342
        01430:    32           33       1923.28      0.401
        01430:    32           64       3789.76      0.401
        01430:    32           65       3849.97      0.459
        01430:    32          128       7643.14      0.459
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249
        01430:     1           64         91.04      0.249
        01430:     1           65         92.46      0.288
        01430:     1          128        182.20      0.288
        01430:     2            2          6.21      0.061
        01430:     2            3          7.26      0.095
        01430:     2            4          9.76      0.095
        01430:     2            5         12.25      0.133
        01430:     2            8         19.73      0.133
        01430:     2            9         22.22      0.172
        01430:     2           16         39.67      0.172
        01430:     2           17         42.16      0.210
        01430:     2           32         79.55      0.210
        01430:     2           33         82.04      0.249
        01430:     2           64        159.32      0.249
        01430:     2           65        161.81      0.288
        01430:     2          128        318.85      0.288
        01430:     4            2         12.42      0.061
        01430:     4            3         14.53      0.095
        01430:     4            4         19.51      0.095
        01430:     4            5         24.50      0.133
        01430:     4            8         39.45      0.133
        01430:     4            9         44.44      0.172
        01430:     4           16         79.34      0.172
        01430:     4           17         84.32      0.210
        01430:     4           32        159.10      0.210
        01430:     4           33        164.09      0.249
        01430:     4           64        318.63      0.249
        01430:     4           65        323.62      0.288
        01430:     4          128        637.70      0.288
        01430:     8            2         24.84      0.061
        01430:     8            3         26.98      0.095
        01430:     8            4         36.23      0.095
        01430:     8            5         45.49      0.133
        01430:     8            8         73.27      0.133
        01430:     8            9         82.53      0.172
        01430:     8           16        147.34      0.172
        01430:     8           17        156.60      0.210
        01430:     8           32        295.48      0.210
        01430:     8           33        304.73      0.249
        01430:     8           64        591.75      0.249
        01430:     8           65        601.01      0.288
        01430:     8          128       1184.30      0.288
        01430:    16            2         49.67      0.061
        01430:    16            3         51.88      0.095
        01430:    16            4         69.68      0.095
        01430:    16            5         87.49      0.133
        01430:    16            8        140.90      0.133
        01430:    16            9        158.71      0.172
        01430:    16           16        283.34      0.172
        01430:    16           17        301.15      0.210
        01430:    16           32        568.22      0.210
        01430:    16           33        586.03      0.249
        01430:    16           64       1137.98      0.249
        01430:    16           65       1155.79      0.288
        01430:    16          128       2277.50      0.288
        01430:    32            2         99.34      0.061
        01430:    32            3        101.68      0.095
        01430:    32            4        136.58      0.095
        01430:    32            5        171.47      0.133
        01430:    32            8        276.17      0.133
        01430:    32            9        311.07      0.172
        01430:    32           16        555.35      0.172
        01430:    32           17        590.25      0.210
        01430:    32           32       1113.72      0.210
        01430:    32           33       1148.61      0.249
        01430:    32           64       2230.44      0.249
        01430:    32           65       2265.34      0.288
        01430:    32          128       4463.90      0.288
        00968:   Matching resources
   NOTE 00852:     at ../DC_Filter.cpp line 203
   NOTE 00852.       Created memory wrapper DC_Filter_RAM_2322X32_1
        02791:         Area =     0.00  Latency = 1  Setup =    0.066ns
        02791.                                       Delay =    0.114ns
   NOTE 00852:     at ../DC_Filter.cpp line 244
   NOTE 00852.       Created memory wrapper ROM_9X32
        02791:         Area =     0.00  Latency = 1  Setup =    0.066ns
        02791.                                       Delay =    0.114ns
        02723:       Synthesizing DC_Filter_Not_1U_1U_4...
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns
        02723:       Synthesizing DC_Filter_Xor_1Ux1U_1U_4...
        02790:         Area =     2.74  Latency = 0  Delay =    0.107ns
        02723:       Synthesizing DC_Filter_Or_1Ux1U_1U_4...
        02790:         Area =     1.37  Latency = 0  Delay =    0.070ns
        02723:       Synthesizing DC_Filter_N_Muxb_1_2_4_4...
        02790:         Area =     2.39  Latency = 0  Delay =    0.090ns
        02723:       Synthesizing DC_Filter_gen_busy_r_4...
        02790:         Area =     4.10  Latency = 0  Delay =    0.165ns
        02723:       Synthesizing DC_Filter_Add_11Sx11S_12S_4...
        02790:         Area =    73.87  Latency = 0  Delay =    0.887ns
        02723:       Synthesizing DC_Filter_Add_11Sx10U_12S_4...
        02790:         Area =    71.48  Latency = 0  Delay =    0.916ns
        02723:       Synthesizing DC_Filter_Add_9Sx5S_10S_4...
        02790:         Area =    63.61  Latency = 0  Delay =    0.664ns
        02723:       Synthesizing DC_Filter_Add_8Ux5S_10S_4...
        02790:         Area =    60.53  Latency = 0  Delay =    0.699ns
        02723:       Synthesizing DC_Filter_Add_9Sx2S_10S_4...
        02790:         Area =    63.61  Latency = 0  Delay =    0.664ns
        02723:       Synthesizing DC_Filter_Add_9Sx3S_10S_4...
        02790:         Area =    63.61  Latency = 0  Delay =    0.664ns
        02723:       Synthesizing DC_Filter_Add_8Ux3S_10S_4...
        02790:         Area =    59.51  Latency = 0  Delay =    0.701ns
        02723:       Synthesizing DC_Filter_Add_8Ux2S_10S_4...
        02790:         Area =    59.51  Latency = 0  Delay =    0.701ns
        02723:       Synthesizing DC_Filter_N_Mux_32_2_3_4...
        02790:         Area =    76.61  Latency = 0  Delay =    0.090ns
        02723:       Synthesizing DC_Filter_Add_32Sx29S_32S_4...
        02790:         Area =   269.84  Latency = 0  Delay =    1.580ns
        02723:       Synthesizing DC_Filter_N_Mux_32_3_2_4...
        02790:         Area =   122.78  Latency = 0  Delay =    0.421ns
        02723:       Synthesizing DC_Filter_Add_28Sx11S_29S_4...
        02790:         Area =   249.66  Latency = 0  Delay =    1.230ns
        02723:       Synthesizing DC_Filter_Add_28Sx10U_29S_4...
        02790:         Area =   141.93  Latency = 0  Delay =    1.806ns
        02723:       Synthesizing DC_Filter_Add_28Sx5S_29S_4...
        02790:         Area =   249.66  Latency = 0  Delay =    1.230ns
        02723:       Synthesizing DC_Filter_Add_28Sx4U_29S_4...
        02790:         Area =   110.81  Latency = 0  Delay =    1.857ns
        02723:       Synthesizing DC_Filter_Add_28Sx10S_29S_4...
        02790:         Area =   249.66  Latency = 0  Delay =    1.230ns
        02723:       Synthesizing DC_Filter_Add_28Sx3S_29S_4...
        02790:         Area =   249.66  Latency = 0  Delay =    1.230ns
        02723:       Synthesizing DC_Filter_Add_28Sx2S_29S_4...
        02790:         Area =   249.66  Latency = 0  Delay =    1.230ns
        02723:       Synthesizing DC_Filter_Add_28Sx9U_29S_4...
        02790:         Area =   139.54  Latency = 0  Delay =    1.893ns
        02723:       Synthesizing DC_Filter_Add_28Sx2U_29S_4...
        02790:         Area =   108.07  Latency = 0  Delay =    1.759ns
        02723:       Synthesizing DC_Filter_Add_28Sx1U_29S_4...
        02790:         Area =   113.89  Latency = 0  Delay =    1.621ns
        02723:       Synthesizing DC_Filter_And_1Ux1U_1U_4...
        02790:         Area =     1.37  Latency = 0  Delay =    0.071ns
        02723:       Synthesizing DC_Filter_OrReduction_4U_1U_4...
        02790:         Area =     2.05  Latency = 0  Delay =    0.168ns
        02723:       Synthesizing DC_Filter_Mul_32Ux32U_32U_4...
        02790:         Area =  2701.12  Latency = 0  Delay =    2.276ns
        02723:       Synthesizing DC_Filter_Add_9Sx4U_10S_4...
        02790:         Area =    38.65  Latency = 0  Delay =    0.719ns
        02723:       Synthesizing DC_Filter_Add_8Ux4U_9U_4...
        02790:         Area =    34.20  Latency = 0  Delay =    0.692ns
        02723:       Synthesizing DC_Filter_Add_9Sx2U_10S_4...
        02790:         Area =    35.91  Latency = 0  Delay =    0.621ns
        02723:       Synthesizing DC_Filter_Add_8Ux2U_9U_4...
        02790:         Area =    31.46  Latency = 0  Delay =    0.604ns
        02723:       Synthesizing DC_Filter_N_Mux_32_2_1_4...
        02790:         Area =    43.78  Latency = 0  Delay =    0.071ns
        02723:       Synthesizing DC_Filter_OrReduction_2U_1U_4...
        02790:         Area =     1.37  Latency = 0  Delay =    0.070ns
        02723:       Synthesizing DC_Filter_Equal_2Ux1U_1U_4...
        02790:         Area =     3.76  Latency = 0  Delay =    0.164ns
        02723:       Synthesizing DC_Filter_N_Mux_32_2_0_4...
        02790:         Area =    43.78  Latency = 0  Delay =    0.063ns
        02723:       Synthesizing DC_Filter_Equal_2Ux2U_1U_4...
        02790:         Area =     6.16  Latency = 0  Delay =    0.172ns
        02723:       Synthesizing DC_Filter_Add_4Sx2U_5S_4...
        02790:         Area =    17.10  Latency = 0  Delay =    0.318ns
        02723:       Synthesizing DC_Filter_Add_3Ux2U_4U_4...
        02790:         Area =    12.65  Latency = 0  Delay =    0.273ns
        02723:       Synthesizing DC_Filter_Mul_9Ux3U_12U_4...
        02790:         Area =   142.61  Latency = 0  Delay =    0.918ns
        02723:       Synthesizing DC_Filter_Add_3Sx2U_4S_4...
        02790:         Area =    14.02  Latency = 0  Delay =    0.291ns
        02723:       Synthesizing DC_Filter_Add_2Ux2U_3U_4...
        02790:         Area =     8.89  Latency = 0  Delay =    0.244ns
        02723:       Synthesizing DC_Filter_Mul_9Ux2U_11U_4...
        02790:         Area =    80.37  Latency = 0  Delay =    0.699ns
        02723:       Synthesizing DC_Filter_Add_32Sx11S_32S_4...
        02790:         Area =   269.15  Latency = 0  Delay =    1.586ns
        02723:       Synthesizing DC_Filter_Add_13Sx11S_13S_4...
        02790:         Area =    99.18  Latency = 0  Delay =    0.866ns
        02723:       Synthesizing DC_Filter_Add_12Sx11S_13S_4...
        02790:         Area =    94.39  Latency = 0  Delay =    0.854ns
        02723:       Synthesizing DC_Filter_Add_13Sx10U_13S_4...
        02790:         Area =    76.27  Latency = 0  Delay =    0.998ns
        02723:       Synthesizing DC_Filter_Add_12Sx10U_13S_4...
        02790:         Area =    74.56  Latency = 0  Delay =    0.942ns
        02723:       Synthesizing DC_Filter_Add_12Sx10S_13S_4...
        02790:         Area =    94.39  Latency = 0  Delay =    0.854ns
        02723:       Synthesizing DC_Filter_Add_12Sx9U_13S_4...
        02790:         Area =    73.19  Latency = 0  Delay =    0.892ns
        02723:       Synthesizing DC_Filter_Add_11Ux10S_13S_4...
        02790:         Area =    81.74  Latency = 0  Delay =    0.923ns
        02723:       Synthesizing DC_Filter_Add_11Ux9U_12U_4...
        02790:         Area =    68.74  Latency = 0  Delay =    0.854ns
        02723:       Synthesizing DC_Filter_Add_11Sx10S_12S_4...
        02790:         Area =    73.87  Latency = 0  Delay =    0.887ns
        02723:       Synthesizing DC_Filter_Add_11Sx9U_12S_4...
        02790:         Area =    69.43  Latency = 0  Delay =    0.832ns
        02723:       Synthesizing DC_Filter_Add_10Sx10U_12S_4...
        02790:         Area =    71.48  Latency = 0  Delay =    0.916ns
        02723:       Synthesizing DC_Filter_Add_10Ux9U_11U_4...
        02790:         Area =    64.98  Latency = 0  Delay =    0.787ns
        02723:       Synthesizing DC_Filter_Add_32Sx5S_32S_4...
        02790:         Area =   269.15  Latency = 0  Delay =    1.586ns
        02723:       Synthesizing DC_Filter_Add_32Sx10S_32S_4...
        02790:         Area =   269.15  Latency = 0  Delay =    1.586ns
        02723:       Synthesizing DC_Filter_Add_32Sx3S_32S_4...
        02790:         Area =   269.15  Latency = 0  Delay =    1.586ns
        02723:       Synthesizing DC_Filter_Add_32Sx2S_32S_4...
        02790:         Area =   269.15  Latency = 0  Delay =    1.586ns
        02723:       Synthesizing DC_Filter_LessThan_32Sx10S_1U_4...
        02790:         Area =   124.83  Latency = 0  Delay =    0.607ns
        02723:       Synthesizing DC_Filter_Add_5Sx1U_5S_4...
        02790:         Area =    17.44  Latency = 0  Delay =    0.317ns
        02723:       Synthesizing DC_Filter_Add_4Ux1U_4U_4...
        02790:         Area =    13.68  Latency = 0  Delay =    0.257ns
        02723:       Synthesizing DC_Filter_Add_10Sx5S_11S_4...
        02790:         Area =    68.40  Latency = 0  Delay =    0.868ns
        02723:       Synthesizing DC_Filter_Add_5Sx4U_5S_4...
        02790:         Area =    21.89  Latency = 0  Delay =    0.487ns
        02723:       Synthesizing DC_Filter_Add_9Ux5S_11S_4...
        02790:         Area =    65.32  Latency = 0  Delay =    0.792ns
        02723:       Synthesizing DC_Filter_Add_4Ux4U_4U_4...
        02790:         Area =    18.81  Latency = 0  Delay =    0.368ns
        02723:       Synthesizing DC_Filter_Add_10Sx2S_11S_4...
        02790:         Area =    68.40  Latency = 0  Delay =    0.868ns
        02723:       Synthesizing DC_Filter_Add_2Sx1U_3S_4...
        02790:         Area =     9.92  Latency = 0  Delay =    0.196ns
        02723:       Synthesizing DC_Filter_Add_13Sx10S_13S_4...
        02790:         Area =    99.18  Latency = 0  Delay =    0.866ns
        02723:       Synthesizing DC_Filter_Add_10Sx3S_11S_4...
        02790:         Area =    68.40  Latency = 0  Delay =    0.868ns
        02723:       Synthesizing DC_Filter_Add_13Sx9U_13S_4...
        02790:         Area =    74.90  Latency = 0  Delay =    0.949ns
        02723:       Synthesizing DC_Filter_Add_5Sx2U_5S_4...
        02790:         Area =    18.81  Latency = 0  Delay =    0.374ns
        02723:       Synthesizing DC_Filter_Add_2Sx2U_4S_4...
        02790:         Area =    14.02  Latency = 0  Delay =    0.291ns
        02723:       Synthesizing DC_Filter_Add_12Ux10S_13S_4...
        02790:         Area =    96.10  Latency = 0  Delay =    0.898ns
        02723:       Synthesizing DC_Filter_Add_9Ux3S_11S_4...
        02790:         Area =    65.32  Latency = 0  Delay =    0.792ns
        02723:       Synthesizing DC_Filter_Add_9Ux2S_11S_4...
        02790:         Area =    65.32  Latency = 0  Delay =    0.792ns
        02723:       Synthesizing DC_Filter_Add_12Ux9U_12U_4...
        02790:         Area =    71.14  Latency = 0  Delay =    0.888ns
        02723:       Synthesizing DC_Filter_Mul_9Ux4U_12U_4...
        02790:         Area =   198.70  Latency = 0  Delay =    1.026ns
        02723:       Synthesizing DC_Filter_Add_4Ux2U_4U_4...
        02790:         Area =    15.05  Latency = 0  Delay =    0.314ns
        02723:       Synthesizing DC_Filter_Mul_2Ux2U_4U_4...
        02790:         Area =    11.29  Latency = 0  Delay =    0.195ns
        02723:       Synthesizing DC_Filter_Not_1U_1U_1...
        02790:         Area =     4.10  Latency = 0  Delay =    0.019ns
        02723:       Synthesizing DC_Filter_Xor_1Ux1U_1U_1...
        02790:         Area =     4.45  Latency = 0  Delay =    0.071ns
        02723:       Synthesizing DC_Filter_Or_1Ux1U_1U_1...
        02790:         Area =     4.45  Latency = 0  Delay =    0.051ns
        02723:       Synthesizing DC_Filter_N_Muxb_1_2_4_1...
        02790:         Area =    11.75  Latency = 0  Delay =    0.060ns
        02723:       Synthesizing DC_Filter_gen_busy_r_1...
        02790:         Area =    17.78  Latency = 0  Delay =    0.102ns
        02723:       Synthesizing DC_Filter_Add_11Sx11S_12S_1...
        02790:         Area =   156.14  Latency = 0  Delay =    0.328ns
        02723:       Synthesizing DC_Filter_Add_11Sx10U_12S_1...
        02790:         Area =   146.22  Latency = 0  Delay =    0.315ns
        02723:       Synthesizing DC_Filter_Add_9Sx5S_10S_1...
        02790:         Area =   110.93  Latency = 0  Delay =    0.288ns
        02723:       Synthesizing DC_Filter_Add_8Ux5S_10S_1...
        02790:         Area =   108.88  Latency = 0  Delay =    0.287ns
        02723:       Synthesizing DC_Filter_Add_9Sx2S_10S_1...
        02790:         Area =   110.93  Latency = 0  Delay =    0.288ns
        02723:       Synthesizing DC_Filter_Add_9Sx3S_10S_1...
        02790:         Area =   110.93  Latency = 0  Delay =    0.288ns
        02723:       Synthesizing DC_Filter_Add_8Ux3S_10S_1...
        02790:         Area =   108.88  Latency = 0  Delay =    0.287ns
        02723:       Synthesizing DC_Filter_Add_8Ux2S_10S_1...
        02790:         Area =   108.53  Latency = 0  Delay =    0.287ns
        02723:       Synthesizing DC_Filter_N_Mux_32_2_3_1...
        02790:         Area =   375.93  Latency = 0  Delay =    0.060ns
        02723:       Synthesizing DC_Filter_Add_32Sx29S_32S_1...
        02790:         Area =   518.23  Latency = 0  Delay =    0.398ns
        02723:       Synthesizing DC_Filter_N_Mux_32_3_2_1...
        02790:         Area =   156.07  Latency = 0  Delay =    0.142ns
        02723:       Synthesizing DC_Filter_Add_28Sx11S_29S_1...
        02790:         Area =   504.98  Latency = 0  Delay =    0.389ns
        02723:       Synthesizing DC_Filter_Add_28Sx10U_29S_1...
        02790:         Area =   281.93  Latency = 0  Delay =    0.365ns
        02723:       Synthesizing DC_Filter_Add_28Sx5S_29S_1...
        02790:         Area =   496.09  Latency = 0  Delay =    0.390ns
        02723:       Synthesizing DC_Filter_Add_28Sx4U_29S_1...
        02790:         Area =   219.00  Latency = 0  Delay =    0.342ns
        02723:       Synthesizing DC_Filter_Add_28Sx10S_29S_1...
        02790:         Area =   492.33  Latency = 0  Delay =    0.388ns
        02723:       Synthesizing DC_Filter_Add_28Sx3S_29S_1...
        02790:         Area =   477.55  Latency = 0  Delay =    0.393ns
        02723:       Synthesizing DC_Filter_Add_28Sx2S_29S_1...
        02790:         Area =   480.70  Latency = 0  Delay =    0.391ns
        02723:       Synthesizing DC_Filter_Add_28Sx9U_29S_1...
        02790:         Area =   307.24  Latency = 0  Delay =    0.354ns
        02723:       Synthesizing DC_Filter_Add_28Sx2U_29S_1...
        02790:         Area =   176.32  Latency = 0  Delay =    0.348ns
        02723:       Synthesizing DC_Filter_Add_28Sx1U_29S_1...
        02790:         Area =   201.28  Latency = 0  Delay =    0.321ns
        02723:       Synthesizing DC_Filter_And_1Ux1U_1U_1...
        02790:         Area =     8.89  Latency = 0  Delay =    0.046ns
        02723:       Synthesizing DC_Filter_OrReduction_4U_1U_1...
        02790:         Area =     8.89  Latency = 0  Delay =    0.068ns
        02723:       Synthesizing DC_Filter_Mul_32Ux32U_32U_1...
        02790:         Area =  4701.95  Latency = 0  Delay =    1.225ns
        02723:       Synthesizing DC_Filter_Add_9Sx4U_10S_1...
        02790:         Area =    84.95  Latency = 0  Delay =    0.261ns
        02723:       Synthesizing DC_Filter_Add_8Ux4U_9U_1...
        02790:         Area =    76.73  Latency = 0  Delay =    0.245ns
        02723:       Synthesizing DC_Filter_Add_9Sx2U_10S_1...
        02790:         Area =    69.20  Latency = 0  Delay =    0.235ns
        02723:       Synthesizing DC_Filter_Add_8Ux2U_9U_1...
        02790:         Area =    59.01  Latency = 0  Delay =    0.255ns
        02723:       Synthesizing DC_Filter_N_Mux_32_2_1_1...
        02790:         Area =    57.80  Latency = 0  Delay =    0.072ns
        02723:       Synthesizing DC_Filter_OrReduction_2U_1U_1...
        02790:         Area =     4.45  Latency = 0  Delay =    0.051ns
        02723:       Synthesizing DC_Filter_Equal_2Ux1U_1U_1...
        02790:         Area =     9.23  Latency = 0  Delay =    0.089ns
        02723:       Synthesizing DC_Filter_N_Mux_32_2_0_1...
        02790:         Area =   229.82  Latency = 0  Delay =    0.039ns
        02723:       Synthesizing DC_Filter_Equal_2Ux2U_1U_1...
        02790:         Area =    25.65  Latency = 0  Delay =    0.097ns
        02723:       Synthesizing DC_Filter_Add_4Sx2U_5S_1...
        02790:         Area =    28.16  Latency = 0  Delay =    0.202ns
        02723:       Synthesizing DC_Filter_Add_3Ux2U_4U_1...
        02790:         Area =    29.99  Latency = 0  Delay =    0.143ns
        02723:       Synthesizing DC_Filter_Mul_9Ux3U_12U_1...
        02790:         Area =   203.23  Latency = 0  Delay =    0.537ns
        02723:       Synthesizing DC_Filter_Add_3Sx2U_4S_1...
        02790:         Area =    30.34  Latency = 0  Delay =    0.141ns
        02723:       Synthesizing DC_Filter_Add_2Ux2U_3U_1...
        02790:         Area =    17.56  Latency = 0  Delay =    0.140ns
        02723:       Synthesizing DC_Filter_Mul_9Ux2U_11U_1...
        02790:         Area =   150.50  Latency = 0  Delay =    0.341ns
        02723:       Synthesizing DC_Filter_Add_32Sx11S_32S_1...
        02790:         Area =   524.46  Latency = 0  Delay =    0.403ns
        02723:       Synthesizing DC_Filter_Add_13Sx11S_13S_1...
        02790:         Area =   167.70  Latency = 0  Delay =    0.339ns
        02723:       Synthesizing DC_Filter_Add_12Sx11S_13S_1...
        02790:         Area =   182.47  Latency = 0  Delay =    0.330ns
        02723:       Synthesizing DC_Filter_Add_13Sx10U_13S_1...
        02790:         Area =   157.39  Latency = 0  Delay =    0.326ns
        02723:       Synthesizing DC_Filter_Add_12Sx10U_13S_1...
        02790:         Area =   155.73  Latency = 0  Delay =    0.326ns
        02723:       Synthesizing DC_Filter_Add_12Sx10S_13S_1...
        02790:         Area =   171.46  Latency = 0  Delay =    0.333ns
        02723:       Synthesizing DC_Filter_Add_12Sx9U_13S_1...
        02790:         Area =   149.98  Latency = 0  Delay =    0.307ns
        02723:       Synthesizing DC_Filter_Add_11Ux10S_13S_1...
        02790:         Area =   169.41  Latency = 0  Delay =    0.328ns
        02723:       Synthesizing DC_Filter_Add_11Ux9U_12U_1...
        02790:         Area =   137.06  Latency = 0  Delay =    0.321ns
        02723:       Synthesizing DC_Filter_Add_11Sx10S_12S_1...
        02790:         Area =   170.91  Latency = 0  Delay =    0.320ns
        02723:       Synthesizing DC_Filter_Add_11Sx9U_12S_1...
        02790:         Area =   132.82  Latency = 0  Delay =    0.318ns
        02723:       Synthesizing DC_Filter_Add_10Sx10U_12S_1...
        02790:         Area =   146.22  Latency = 0  Delay =    0.315ns
        02723:       Synthesizing DC_Filter_Add_10Ux9U_11U_1...
        02790:         Area =   126.39  Latency = 0  Delay =    0.309ns
        02723:       Synthesizing DC_Filter_Add_32Sx5S_32S_1...
        02790:         Area =   537.54  Latency = 0  Delay =    0.393ns
        02723:       Synthesizing DC_Filter_Add_32Sx10S_32S_1...
        02790:         Area =   523.77  Latency = 0  Delay =    0.403ns
        02723:       Synthesizing DC_Filter_Add_32Sx3S_32S_1...
        02790:         Area =   523.86  Latency = 0  Delay =    0.401ns
        02723:       Synthesizing DC_Filter_Add_32Sx2S_32S_1...
        02790:         Area =   538.62  Latency = 0  Delay =    0.393ns
        02723:       Synthesizing DC_Filter_LessThan_32Sx10S_1U_1...
        02790:         Area =   181.94  Latency = 0  Delay =    0.354ns
        02723:       Synthesizing DC_Filter_Add_5Sx1U_5S_1...
        02790:         Area =    29.19  Latency = 0  Delay =    0.175ns
        02723:       Synthesizing DC_Filter_Add_4Ux1U_4U_1...
        02790:         Area =    24.06  Latency = 0  Delay =    0.177ns
        02723:       Synthesizing DC_Filter_Add_10Sx5S_11S_1...
        02790:         Area =   146.10  Latency = 0  Delay =    0.328ns
        02723:       Synthesizing DC_Filter_Add_5Sx4U_5S_1...
        02790:         Area =    43.09  Latency = 0  Delay =    0.219ns
        02723:       Synthesizing DC_Filter_Add_9Ux5S_11S_1...
        02790:         Area =   139.45  Latency = 0  Delay =    0.310ns
        02723:       Synthesizing DC_Filter_Add_4Ux4U_4U_1...
        02790:         Area =    43.21  Latency = 0  Delay =    0.193ns
        02723:       Synthesizing DC_Filter_Add_10Sx2S_11S_1...
        02790:         Area =   141.37  Latency = 0  Delay =    0.335ns
        02723:       Synthesizing DC_Filter_Add_2Sx1U_3S_1...
        02790:         Area =    17.90  Latency = 0  Delay =    0.119ns
        02723:       Synthesizing DC_Filter_Add_13Sx10S_13S_1...
        02790:         Area =   168.04  Latency = 0  Delay =    0.336ns
        02723:       Synthesizing DC_Filter_Add_10Sx3S_11S_1...
        02790:         Area =   148.00  Latency = 0  Delay =    0.328ns
        02723:       Synthesizing DC_Filter_Add_13Sx9U_13S_1...
        02790:         Area =   145.47  Latency = 0  Delay =    0.341ns
        02723:       Synthesizing DC_Filter_Add_5Sx2U_5S_1...
        02790:         Area =    36.71  Latency = 0  Delay =    0.193ns
        02723:       Synthesizing DC_Filter_Add_2Sx2U_4S_1...
        02790:         Area =    24.40  Latency = 0  Delay =    0.154ns
        02723:       Synthesizing DC_Filter_Add_12Ux10S_13S_1...
        02790:         Area =   161.22  Latency = 0  Delay =    0.344ns
        02723:       Synthesizing DC_Filter_Add_9Ux3S_11S_1...
        02790:         Area =   140.13  Latency = 0  Delay =    0.309ns
        02723:       Synthesizing DC_Filter_Add_9Ux2S_11S_1...
        02790:         Area =   135.55  Latency = 0  Delay =    0.312ns
        02723:       Synthesizing DC_Filter_Add_12Ux9U_12U_1...
        02790:         Area =   131.86  Latency = 0  Delay =    0.328ns
        02723:       Synthesizing DC_Filter_Mul_9Ux4U_12U_1...
        02790:         Area =   288.31  Latency = 0  Delay =    0.631ns
        02723:       Synthesizing DC_Filter_Add_4Ux2U_4U_1...
        02790:         Area =    27.14  Latency = 0  Delay =    0.197ns
        02723:       Synthesizing DC_Filter_Mul_2Ux2U_4U_1...
        02790:         Area =    23.10  Latency = 0  Delay =    0.162ns
        00813:     Array bindings:
        00814:       Array f2_array_rgb, 2322 words x 32 bits (74304 total
        00814.         bits), has been mapped to a DC_Filter_RAM_2322X32_1
        00814.         memory having 2322 words x 32 bits (74304 total bits).
   NOTE 00815:       The memory has 2322 more words than the array can use.
        00814:       Array f2_array_rgb, 2322 words x 32 bits (74304 total
        00814.         bits), has been mapped to a DC_Filter_RAM_2322X32_1
        00814.         memory having 2322 words x 32 bits (74304 total bits).
   NOTE 00815:       The memory has 2322 more words than the array can use.
        00814:       Array mask2, 9 words x 32 bits (288 total bits), has been
        00814.         mapped to a DC_Filter_ROM_9X32_mask2 memory having 9
        00814.         words x 32 bits (288 total bits).
   NOTE 00815:       The memory has 9 more words than the array can use.
        00814:       Array f1_array_rgb, 2322 words x 32 bits (74304 total
        00814.         bits), has been mapped to a DC_Filter_RAM_2322X32_1
        00814.         memory having 2322 words x 32 bits (74304 total bits).
   NOTE 00815:       The memory has 2322 more words than the array can use.
        00814:       Array f1_array_rgb, 2322 words x 32 bits (74304 total
        00814.         bits), has been mapped to a DC_Filter_RAM_2322X32_1
        00814.         memory having 2322 words x 32 bits (74304 total bits).
   NOTE 00815:       The memory has 2322 more words than the array can use.
        00814:       Array mask1, 9 words x 32 bits (288 total bits), has been
        00814.         mapped to a DC_Filter_ROM_9X32_mask1 memory having 9
        00814.         words x 32 bits (288 total bits).
   NOTE 00815:       The memory has 9 more words than the array can use.

        00969: Scheduling:

WARNING 02588: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
WARNING 02588.   line 1701
WARNING 02588.   The HLS_SET_OUTPUT_OPTIONS directive has been applied to
WARNING 02588.   non-output 'i_rgb_inside.m_use_stall_reg_ip' and will be
WARNING 02588.   ignored.

WARNING 00847: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
WARNING 00847.   line 494
WARNING 00847.   An input delay was not specified for "i_rgb_inside.data". A
WARNING 00847.   value of 0.114ns ( Clk->Q ), will be used as the input delay.

WARNING 02588: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
WARNING 02588.   line 1701
WARNING 02588.   The HLS_SET_OUTPUT_OPTIONS directive has been applied to
WARNING 02588.   non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.

WARNING 00847: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
WARNING 00847.   line 494
WARNING 00847.   An input delay was not specified for "i_rgb.data". A value of
WARNING 00847.   0.114ns ( Clk->Q ), will be used as the input delay.

WARNING 00847: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
WARNING 00847.   line 493
WARNING 00847.   An input delay was not specified for "i_rgb.vld". A value of
WARNING 00847.   0.114ns ( Clk->Q ), will be used as the input delay.

WARNING 00847: at ../DC_Filter.h line 18
WARNING 00847.   An input delay was not specified for "i_rst". A value of
WARNING 00847.   0.114ns ( Clk->Q ), will be used as the input delay.

WARNING 00847: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
WARNING 00847.   line 4307
WARNING 00847.   An input delay was not specified for "o_result.busy". A value
WARNING 00847.   of 0.114ns ( Clk->Q ), will be used as the input delay.

WARNING 00847: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
WARNING 00847.   line 493
WARNING 00847.   An input delay was not specified for "i_rgb_inside.vld". A
WARNING 00847.   value of 0.114ns ( Clk->Q ), will be used as the input delay.

WARNING 00847: at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
WARNING 00847.   line 4307
WARNING 00847.   An input delay was not specified for "o_rgb_inside.busy". A
WARNING 00847.   value of 0.114ns ( Clk->Q ), will be used as the input delay.

               .
        01171:   Scheduling method DC_Filter::gen_prev_trig_reg_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method DC_Filter::gen_prev_trig_reg_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method DC_Filter::gen_active_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                       Resource Quantity
        01220:       DC_Filter_Xor_1Ux1U_1U_1        1
               .
        01171:   Scheduling method DC_Filter::gen_vld_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                      Resource Quantity
        01220:       DC_Filter_Or_1Ux1U_1U_1        1
               .
        01171:   Scheduling method DC_Filter::gen_next_trig_reg_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       DC_Filter_Not_1U_1U_1        1
               .
        01171:   Scheduling method DC_Filter::gen_active_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                       Resource Quantity
        01220:       DC_Filter_Xor_1Ux1U_1U_1        1
               .
        01171:   Scheduling method DC_Filter::gen_vld_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                      Resource Quantity
        01220:       DC_Filter_Or_1Ux1U_1U_1        1
               .
        01171:   Scheduling method DC_Filter::gen_next_trig_reg_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       DC_Filter_Not_1U_1U_1        1
               .
        01171:   Scheduling method DC_Filter::gen_unvalidated_req_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 7
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 11
        01167:     at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01167.       line 1807 estimated mux area: 11
        01168:     Symbol:i_rgb.m_unvalidated_req Mux inputs: 2 Width: 1 Mux
        01168.       area: 11
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                       Resource Quantity
        01220:       DC_Filter_N_Muxb_1_2_4_4        1
               .
        01171:   Scheduling method DC_Filter::gen_do_stall_reg_full_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 5
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 5
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                       Resource Quantity
        01220:       DC_Filter_And_1Ux1U_1U_4        1
               .
        01171:   Scheduling thread DC_Filter::do_filter_1

WARNING 01165: at ../DC_Filter.cpp line 51
WARNING 01165.   Ignoring wait statement outside of a protocol block

        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        00907: .......................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:65,2   .
        00907: .                                                                     .
        00907: . Loop carried variables                                              .
        00907: . -------------------------                                           .
        00907: . i                                                                   .
        00907: .                                                                     .
        00907: . Total loop carried dependencies: 1                                  .
        00907: .......................................................................
        00907: .......................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:66,3   .
        00907: .                                                                     .
        00907: . Loop carried variables                                              .
        00907: . -------------------------                                           .
        00907: . j                                                                   .
        00907: .                                                                     .
        00907: . Total loop carried dependencies: 1                                  .
        00907: .......................................................................
        00907: .......................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:67,4   .
        00907: .                                                                     .
        00907: . Loop carried variables                                              .
        00907: . -------------------------                                           .
        00907: . k                                                                   .
        00907: .                                                                     .
        00907: . Total loop carried dependencies: 1                                  .
        00907: .......................................................................
        00907: .......................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:70,2   .
        00907: .                                                                     .
        00907: . Loop carried variables                                              .
        00907: . -------------------------                                           .
        00907: . f1_val[2]                                                           .
        00907: . f1_val[1]                                                           .
        00907: . f1_val[0]                                                           .
        00907: . flag                                                                .
        00907: .                                                                     .
        00907: . Total loop carried dependencies: 4                                  .
        00907: .......................................................................
        00907: .......................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:93,4   .
        00907: .                                                                     .
        00907: . Loop carried variables                                              .
        00907: . -------------------------                                           .
        00907: . i                                                                   .
        00907: .                                                                     .
        00907: . Total loop carried dependencies: 1                                  .
        00907: .......................................................................
        00907: .......................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:94,5   .
        00907: .                                                                     .
        00907: . Loop carried variables                                              .
        00907: . -------------------------                                           .
        00907: . j                                                                   .
        00907: .                                                                     .
        00907: . Total loop carried dependencies: 1                                  .
        00907: .......................................................................
        00907: .......................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:95,6   .
        00907: .                                                                     .
        00907: . Loop carried variables                                              .
        00907: . -------------------------                                           .
        00907: . k                                                                   .
        00907: .                                                                     .
        00907: . Total loop carried dependencies: 1                                  .
        00907: .......................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:117,5   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . k                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:119,6   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . h                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:100,5   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . k                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: .......................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:74,4   .
        00907: .                                                                     .
        00907: . Loop carried variables                                              .
        00907: . -------------------------                                           .
        00907: . j                                                                   .
        00907: .                                                                     .
        00907: . Total loop carried dependencies: 1                                  .
        00907: .......................................................................
        00907: .......................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:76,5   .
        00907: .                                                                     .
        00907: . Loop carried variables                                              .
        00907: . -------------------------                                           .
        00907: . k                                                                   .
        00907: .                                                                     .
        00907: . Total loop carried dependencies: 1                                  .
        00907: .......................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:128,3   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . f1_val[2]                                                            .
        00907: . f1_val[1]                                                            .
        00907: . f1_val[0]                                                            .
        00907: . k                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 4                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:130,4   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . f1_val[2]                                                            .
        00907: . f1_val[1]                                                            .
        00907: . f1_val[0]                                                            .
        00907: . h                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 4                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:133,4   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . f1_val[2]                                                            .
        00907: . f1_val[1]                                                            .
        00907: . f1_val[0]                                                            .
        00907: . h                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 4                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:134,5   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . f1_val[2]                                                            .
        00907: . f1_val[1]                                                            .
        00907: . f1_val[0]                                                            .
        00907: . i                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 4                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:135,6   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . f1_val[2]                                                            .
        00907: . f1_val[1]                                                            .
        00907: . f1_val[0]                                                            .
        00907: . j                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 4                                   .
        00907: ........................................................................
        02098:     Total op count: 204
        03257:     Sharable op count: 72
        01170:     Unsharable op count: 132
        01166:     Estimated intrinsic mux area: 2114
        01167:     at ../DC_Filter.cpp line 131 estimated mux area: 375
        01168:     Symbol:f1_val[0] Mux inputs: 2 Width: 32 Mux area: 375
        01167:     at ../DC_Filter.cpp line 137 estimated mux area: 375
        01168:     Symbol:f1_val[2] Mux inputs: 2 Width: 32 Mux area: 375
        01167:     at ../DC_Filter.cpp line 137 estimated mux area: 375
        01168:     Symbol:f1_val[1] Mux inputs: 2 Width: 32 Mux area: 375
        01167:     at ../DC_Filter.cpp line 137 estimated mux area: 375
        01168:     Symbol:f1_val[0] Mux inputs: 2 Width: 32 Mux area: 375
        01167:     at ../DC_Filter.cpp line 131 estimated mux area: 229
        01168:     Symbol:f1_val[2] Mux inputs: 2 Width: 32 Mux area: 229
        01167:     at ../DC_Filter.cpp line 131 estimated mux area: 229
        01168:     Symbol:f1_val[1] Mux inputs: 2 Width: 32 Mux area: 229
        01167:     at ../DC_Filter.cpp line 137 estimated mux area: 156
        01168:     Symbol:CynTemp_99 Mux inputs: 3 Width: 32 Mux area: 156
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1....
        01230:     Optimize: pass 2.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                              Resource Quantity
        01220:              DC_Filter_N_Mux_32_2_3_4        3
        01220:              DC_Filter_N_Mux_32_2_0_4        2
        01220:           DC_Filter_Add_32Sx29S_32S_1        1
        01220:              DC_Filter_And_1Ux1U_1U_1        1
        01220:            DC_Filter_Equal_2Ux1U_1U_1        1
        01220:            DC_Filter_Equal_2Ux2U_1U_1        1
        01220:       DC_Filter_LessThan_32Sx10S_1U_1        1
        01220:           DC_Filter_Mul_32Ux32U_32U_4        1
        01220:              DC_Filter_N_Mux_32_3_2_1        1
        01220:         DC_Filter_OrReduction_2U_1U_1        1
        01220:         DC_Filter_OrReduction_4U_1U_1        1
        01220:               DC_Filter_RAM_2322X32_1        1
        01220:                              ROM_9X32        1
               .
        01171:   Scheduling method DC_Filter::gen_stalling_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                       Resource Quantity
        01220:       DC_Filter_And_1Ux1U_1U_4        1
               .
        01171:   Scheduling method DC_Filter::gen_unacked_req_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method DC_Filter::gen_do_reg_vld_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 7
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 11
        01167:     at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01167.       line 1887 estimated mux area: 11
        01168:     Symbol:i_rgb.m_vld_reg Mux inputs: 2 Width: 1 Mux area: 11
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                       Resource Quantity
        01220:       DC_Filter_N_Muxb_1_2_4_4        1
               .
        01171:   Scheduling method DC_Filter::gen_unacked_req_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method DC_Filter::gen_stalling_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 4
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 4
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                       Resource Quantity
        01220:       DC_Filter_And_1Ux1U_1U_4        1
               .
        01171:   Scheduling method DC_Filter::gen_unvalidated_req_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 7
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 11
        01167:     at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01167.       line 1807 estimated mux area: 11
        01168:     Symbol:i_rgb_inside.m_unvalidated_req Mux inputs: 2 Width: 1
        01168.       Mux area: 11
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                       Resource Quantity
        01220:       DC_Filter_N_Muxb_1_2_4_4        1
               .
        01171:   Scheduling method DC_Filter::gen_do_stall_reg_full_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 5
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 5
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                       Resource Quantity
        01220:       DC_Filter_And_1Ux1U_1U_4        1
               .
        01171:   Scheduling thread DC_Filter::do_filter_2

WARNING 01165: at ../DC_Filter.cpp line 160
WARNING 01165.   Ignoring wait statement outside of a protocol block

        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:174,2   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . i                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:175,3   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . j                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:176,4   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . k                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:179,2   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . f2_val[2]                                                            .
        00907: . f2_val[1]                                                            .
        00907: . f2_val[0]                                                            .
        00907: . flag                                                                 .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 4                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:200,4   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . i                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:201,5   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . j                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:202,6   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . k                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:224,5   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . k                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:226,6   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . h                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:207,5   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . k                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:183,4   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . j                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:184,5   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . k                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 1                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:235,3   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . f2_val[2]                                                            .
        00907: . f2_val[1]                                                            .
        00907: . f2_val[0]                                                            .
        00907: . k                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 4                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:237,4   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . f2_val[2]                                                            .
        00907: . f2_val[1]                                                            .
        00907: . f2_val[0]                                                            .
        00907: . h                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 4                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:240,4   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . f2_val[2]                                                            .
        00907: . f2_val[1]                                                            .
        00907: . f2_val[0]                                                            .
        00907: . h                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 4                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:241,5   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . f2_val[2]                                                            .
        00907: . f2_val[1]                                                            .
        00907: . f2_val[0]                                                            .
        00907: . i                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 4                                   .
        00907: ........................................................................
        00907: ........................................................................
        00907: . Loop carried dependencies report for loop:     DC_Filter.cpp:242,6   .
        00907: .                                                                      .
        00907: . Loop carried variables                                               .
        00907: . -------------------------                                            .
        00907: . f2_val[2]                                                            .
        00907: . f2_val[1]                                                            .
        00907: . f2_val[0]                                                            .
        00907: . j                                                                    .
        00907: .                                                                      .
        00907: . Total loop carried dependencies: 4                                   .
        00907: ........................................................................
        02098:     Total op count: 204
        03257:     Sharable op count: 72
        01170:     Unsharable op count: 132
        01166:     Estimated intrinsic mux area: 2114
        01167:     at ../DC_Filter.cpp line 238 estimated mux area: 375
        01168:     Symbol:f2_val[0] Mux inputs: 2 Width: 32 Mux area: 375
        01167:     at ../DC_Filter.cpp line 244 estimated mux area: 375
        01168:     Symbol:f2_val[2] Mux inputs: 2 Width: 32 Mux area: 375
        01167:     at ../DC_Filter.cpp line 244 estimated mux area: 375
        01168:     Symbol:f2_val[1] Mux inputs: 2 Width: 32 Mux area: 375
        01167:     at ../DC_Filter.cpp line 244 estimated mux area: 375
        01168:     Symbol:f2_val[0] Mux inputs: 2 Width: 32 Mux area: 375
        01167:     at ../DC_Filter.cpp line 238 estimated mux area: 229
        01168:     Symbol:f2_val[2] Mux inputs: 2 Width: 32 Mux area: 229
        01167:     at ../DC_Filter.cpp line 238 estimated mux area: 229
        01168:     Symbol:f2_val[1] Mux inputs: 2 Width: 32 Mux area: 229
        01167:     at ../DC_Filter.cpp line 244 estimated mux area: 156
        01168:     Symbol:CynTemp_62 Mux inputs: 3 Width: 32 Mux area: 156
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1....
        01230:     Optimize: pass 2.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                              Resource Quantity
        01220:              DC_Filter_N_Mux_32_2_3_4        3
        01220:              DC_Filter_N_Mux_32_2_0_4        2
        01220:           DC_Filter_Add_32Sx29S_32S_1        1
        01220:              DC_Filter_And_1Ux1U_1U_1        1
        01220:            DC_Filter_Equal_2Ux1U_1U_1        1
        01220:            DC_Filter_Equal_2Ux2U_1U_1        1
        01220:       DC_Filter_LessThan_32Sx10S_1U_1        1
        01220:           DC_Filter_Mul_32Ux32U_32U_4        1
        01220:              DC_Filter_N_Mux_32_3_2_1        1
        01220:         DC_Filter_OrReduction_2U_1U_1        1
        01220:         DC_Filter_OrReduction_4U_1U_1        1
        01220:               DC_Filter_RAM_2322X32_1        1
        01220:                              ROM_9X32        1
               .
        01171:   Scheduling method DC_Filter::gen_do_reg_vld_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 7
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 11
        01167:     at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h
        01167.       line 1887 estimated mux area: 11
        01168:     Symbol:i_rgb_inside.m_vld_reg Mux inputs: 2 Width: 1 Mux
        01168.       area: 11
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                       Resource Quantity
        01220:       DC_Filter_N_Muxb_1_2_4_4        1
               .
        01171:   Scheduling method DC_Filter::gen_busy_0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 11
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 11
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                     Resource Quantity
        01220:       DC_Filter_gen_busy_r_1        1
               .
        01171:   Scheduling method DC_Filter::gen_busy_1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 11
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 11
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                     Resource Quantity
        01220:       DC_Filter_gen_busy_r_1        1

        02918: RTL Generation & Optimization:
        02917:   Preparing method DC_Filter::gen_prev_trig_reg_0 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "gen_prev_trig_reg_0":      .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       2.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       2.9   0.0      8.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_prev_trig_reg_1 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "gen_prev_trig_reg_1":      .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       2.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       2.9   0.0      8.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_active_0 for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ......................................................................
               .                                                                    .
        00802: . Allocation Report for method "gen_active_0":                       .
        00805: .                                        Area/Instance               .
        00805: .                                  ------------------------    Total .
        00805: .                 Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ------------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_Xor_1Ux1U_1U_1      1                 4.4            4.4 .
        00810: .           implicit muxes                                       0.0 .
        00808: .                registers      0                                    .
        00809: .            register bits      0    5.5(1)       0.0            0.0 .
        00811: . ------------------------------------------------------------------ .
        00812: .               Total Area           0.0(0)       4.4   0.0      4.4 .
               .                                                                    .
               ......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_vld_0 for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .....................................................................
               .                                                                   .
        00802: . Allocation Report for method "gen_vld_0":                         .
        00805: .                                       Area/Instance               .
        00805: .                                 ------------------------    Total .
        00805: .                Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -----------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_Or_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .          implicit muxes                                       0.0 .
        00808: .               registers      0                                    .
        00809: .           register bits      0    5.5(1)       0.0            0.0 .
        00811: . ----------------------------------------------------------------- .
        00812: .              Total Area           0.0(0)       1.4   0.0      1.4 .
               .                                                                   .
               .....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_next_trig_reg_0 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "gen_next_trig_reg_0":             .
        00805: .                                     Area/Instance               .
        00805: .                               ------------------------    Total .
        00805: .              Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_Not_1U_1U_1      1                 4.1            4.1 .
        00810: .        implicit muxes                                       0.0 .
        00808: .             registers      0                                    .
        00809: .         register bits      0    5.5(1)       0.0            0.0 .
        00811: . --------------------------------------------------------------- .
        00812: .            Total Area           0.0(0)       4.1   0.0      4.1 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_active_1 for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ......................................................................
               .                                                                    .
        00802: . Allocation Report for method "gen_active_1":                       .
        00805: .                                        Area/Instance               .
        00805: .                                  ------------------------    Total .
        00805: .                 Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ------------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_Xor_1Ux1U_1U_1      1                 4.4            4.4 .
        00810: .           implicit muxes                                       0.0 .
        00808: .                registers      0                                    .
        00809: .            register bits      0    5.5(1)       0.0            0.0 .
        00811: . ------------------------------------------------------------------ .
        00812: .               Total Area           0.0(0)       4.4   0.0      4.4 .
               .                                                                    .
               ......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_vld_1 for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .....................................................................
               .                                                                   .
        00802: . Allocation Report for method "gen_vld_1":                         .
        00805: .                                       Area/Instance               .
        00805: .                                 ------------------------    Total .
        00805: .                Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -----------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_Or_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .          implicit muxes                                       0.0 .
        00808: .               registers      0                                    .
        00809: .           register bits      0    5.5(1)       0.0            0.0 .
        00811: . ----------------------------------------------------------------- .
        00812: .              Total Area           0.0(0)       1.4   0.0      1.4 .
               .                                                                   .
               .....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_next_trig_reg_1 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "gen_next_trig_reg_1":             .
        00805: .                                     Area/Instance               .
        00805: .                               ------------------------    Total .
        00805: .              Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_Not_1U_1U_1      1                 4.1            4.1 .
        00810: .        implicit muxes                                       0.0 .
        00808: .             registers      0                                    .
        00809: .         register bits      0    5.5(1)       0.0            0.0 .
        00811: . --------------------------------------------------------------- .
        00812: .            Total Area           0.0(0)       4.1   0.0      4.1 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_unvalidated_req_0 for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ......................................................................
               .                                                                    .
        00802: . Allocation Report for method "gen_unvalidated_req_0":              .
        00805: .                                        Area/Instance               .
        00805: .                                  ------------------------    Total .
        00805: .                 Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ------------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_N_Muxb_1_2_4_4      1                 2.4            2.4 .
        00810: .           implicit muxes                                       2.9 .
        00808: .                registers      1                                    .
        00809: .            register bits      1    5.5(1)       0.0            5.5 .
        00811: . ------------------------------------------------------------------ .
        00812: .               Total Area           5.5(1)       5.3   0.0     10.7 .
               .                                                                    .
               ......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_do_stall_reg_full_0 for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ......................................................................
               .                                                                    .
        00802: . Allocation Report for method "gen_do_stall_reg_full_0":            .
        00805: .                                        Area/Instance               .
        00805: .                                  ------------------------    Total .
        00805: .                 Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ------------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_And_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .           implicit muxes                                       2.9 .
        00808: .                registers      1                                    .
        00809: .            register bits      1    5.5(1)       0.0            5.5 .
        00811: . ------------------------------------------------------------------ .
        00812: .               Total Area           5.5(1)       4.2   0.0      9.7 .
               .                                                                    .
               ......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing thread DC_Filter::do_filter_1 for final RTL output
        01006:     States: 42
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ..............................................................................
               .                                                                            .
        00802: . Allocation Report for thread "do_filter_1":                                .
        00805: .                                               Area/Instance                .
        00805: .                                         -------------------------    Total .
        00805: .                        Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . -------------------------------  -----  -----------  ------  ----  ------- .
        00807: .     DC_Filter_Mul_32Ux32U_32U_4      1               2701.1         2701.1 .
        00807: .        DC_Filter_N_Mux_32_2_3_4      4                 76.6          306.4 .
        00807: .     DC_Filter_Add_32Sx29S_32S_4      1                269.8          269.8 .
        00807: .     DC_Filter_Add_13Sx10U_13S_4      3                 76.3          228.8 .
        00807: .      DC_Filter_Add_12Sx9U_13S_4      3                 73.2          219.6 .
        00807: .       DC_Filter_Mul_9Ux3U_12U_4      1                142.6          142.6 .
        00807: .        DC_Filter_Add_3Sx2U_4S_4      9                 14.0          126.2 .
        00807: . DC_Filter_LessThan_32Sx10S_1U_4      1                124.8          124.8 .
        00807: .        DC_Filter_N_Mux_32_3_2_4      1                122.8          122.8 .
        00807: .      DC_Filter_Add_28Sx1U_29S_4      1                113.9          113.9 .
        00807: .        DC_Filter_Add_4Ux4U_4U_4      5                 18.8           94.0 .
        00807: .        DC_Filter_N_Mux_32_2_0_4      2                 43.8           87.6 .
        00807: .       DC_Filter_Add_8Ux2S_10S_4      1                 59.5           59.5 .
        00807: .        DC_Filter_Mul_2Ux2U_4U_4      5                 11.3           56.4 .
        00807: .       DC_Filter_Add_9Sx2U_10S_4      1                 35.9           35.9 .
        00807: .        DC_Filter_Add_5Sx1U_5S_4      1                 17.4           17.4 .
        00807: .        DC_Filter_Add_3Ux2U_4U_4      1                 12.7           12.7 .
        00807: .        DC_Filter_Add_2Sx1U_3S_4      1                  9.9            9.9 .
        00807: .        DC_Filter_Add_2Ux2U_3U_4      1                  8.9            8.9 .
        00807: .      DC_Filter_Equal_2Ux1U_1U_4      2                  3.8            7.5 .
        00807: .      DC_Filter_Equal_2Ux2U_1U_4      1                  6.2            6.2 .
        00807: .   DC_Filter_OrReduction_2U_1U_4      2                  1.4            2.7 .
        00807: .   DC_Filter_OrReduction_4U_1U_4      1                  2.1            2.1 .
        00807: .        DC_Filter_And_1Ux1U_1U_4      1                  1.4            1.4 .
        00807: .        DC_Filter_ROM_9X32_mask1      1                          ?        ? .
        00807: .         DC_Filter_RAM_2322X32_1      1                          ?        ? .
        00810: .                  implicit muxes                                     3567.7 .
        00808: .                       registers     20                                     .
        00809: .                   register bits    273     5.5(1)       0.0         1493.9 .
        00811: . -------------------------------------------------------------------------- .
        00812: .                      Total Area         1491.9(273)  8323.9   0.0   9819.8 .
               .                                                                            .
               ..............................................................................


        00813:     Array bindings:
        00814:       Array f1_array_rgb, 3x3x258 = 2322 words x 32 bits (74304
        00814.         total bits), has been mapped to a
        00814.         DC_Filter_RAM_2322X32_1 memory having 2322 words x 32
        00814.         bits (74304 total bits).
        00814:       Array mask1, 3x3 = 9 words x 32 bits (288 total bits), has
        00814.         been mapped to a DC_Filter_ROM_9X32_mask1 memory having
        00814.         9 words x 32 bits (288 total bits).
        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_stalling_1 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ......................................................................
               .                                                                    .
        00802: . Allocation Report for method "gen_stalling_1":                     .
        00805: .                                        Area/Instance               .
        00805: .                                  ------------------------    Total .
        00805: .                 Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ------------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_And_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .           implicit muxes                                       0.0 .
        00808: .                registers      0                                    .
        00809: .            register bits      0    5.5(1)       0.0            0.0 .
        00811: . ------------------------------------------------------------------ .
        00812: .               Total Area           0.0(0)       1.4   0.0      1.4 .
               .                                                                    .
               ......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_unacked_req_1 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "gen_unacked_req_1":        .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       2.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       2.9   0.0      8.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_do_reg_vld_0 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ......................................................................
               .                                                                    .
        00802: . Allocation Report for method "gen_do_reg_vld_0":                   .
        00805: .                                        Area/Instance               .
        00805: .                                  ------------------------    Total .
        00805: .                 Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ------------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_N_Muxb_1_2_4_4      1                 2.4            2.4 .
        00810: .           implicit muxes                                       2.9 .
        00808: .                registers      1                                    .
        00809: .            register bits      1    5.5(1)       0.0            5.5 .
        00811: . ------------------------------------------------------------------ .
        00812: .               Total Area           5.5(1)       5.3   0.0     10.7 .
               .                                                                    .
               ......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_unacked_req_0 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "gen_unacked_req_0":        .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       2.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       2.9   0.0      8.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_stalling_0 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ......................................................................
               .                                                                    .
        00802: . Allocation Report for method "gen_stalling_0":                     .
        00805: .                                        Area/Instance               .
        00805: .                                  ------------------------    Total .
        00805: .                 Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ------------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_And_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .           implicit muxes                                       0.0 .
        00808: .                registers      0                                    .
        00809: .            register bits      0    5.5(1)       0.0            0.0 .
        00811: . ------------------------------------------------------------------ .
        00812: .               Total Area           0.0(0)       1.4   0.0      1.4 .
               .                                                                    .
               ......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_unvalidated_req_1 for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ......................................................................
               .                                                                    .
        00802: . Allocation Report for method "gen_unvalidated_req_1":              .
        00805: .                                        Area/Instance               .
        00805: .                                  ------------------------    Total .
        00805: .                 Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ------------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_N_Muxb_1_2_4_4      1                 2.4            2.4 .
        00810: .           implicit muxes                                       2.9 .
        00808: .                registers      1                                    .
        00809: .            register bits      1    5.5(1)       0.0            5.5 .
        00811: . ------------------------------------------------------------------ .
        00812: .               Total Area           5.5(1)       5.3   0.0     10.7 .
               .                                                                    .
               ......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_do_stall_reg_full_1 for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ......................................................................
               .                                                                    .
        00802: . Allocation Report for method "gen_do_stall_reg_full_1":            .
        00805: .                                        Area/Instance               .
        00805: .                                  ------------------------    Total .
        00805: .                 Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ------------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_And_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .           implicit muxes                                       2.9 .
        00808: .                registers      1                                    .
        00809: .            register bits      1    5.5(1)       0.0            5.5 .
        00811: . ------------------------------------------------------------------ .
        00812: .               Total Area           5.5(1)       4.2   0.0      9.7 .
               .                                                                    .
               ......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing thread DC_Filter::do_filter_2 for final RTL output
        01006:     States: 42
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ..............................................................................
               .                                                                            .
        00802: . Allocation Report for thread "do_filter_2":                                .
        00805: .                                               Area/Instance                .
        00805: .                                         -------------------------    Total .
        00805: .                        Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . -------------------------------  -----  -----------  ------  ----  ------- .
        00807: .     DC_Filter_Mul_32Ux32U_32U_4      1               2701.1         2701.1 .
        00807: .        DC_Filter_N_Mux_32_2_3_4      4                 76.6          306.4 .
        00807: .     DC_Filter_Add_32Sx29S_32S_4      1                269.8          269.8 .
        00807: .     DC_Filter_Add_13Sx10U_13S_4      3                 76.3          228.8 .
        00807: .      DC_Filter_Add_12Sx9U_13S_4      3                 73.2          219.6 .
        00807: .       DC_Filter_Mul_9Ux3U_12U_4      1                142.6          142.6 .
        00807: .        DC_Filter_Add_3Sx2U_4S_4      9                 14.0          126.2 .
        00807: . DC_Filter_LessThan_32Sx10S_1U_4      1                124.8          124.8 .
        00807: .        DC_Filter_N_Mux_32_3_2_4      1                122.8          122.8 .
        00807: .      DC_Filter_Add_28Sx1U_29S_4      1                113.9          113.9 .
        00807: .        DC_Filter_Add_4Ux4U_4U_4      5                 18.8           94.0 .
        00807: .        DC_Filter_N_Mux_32_2_0_4      2                 43.8           87.6 .
        00807: .       DC_Filter_Add_8Ux2S_10S_4      1                 59.5           59.5 .
        00807: .        DC_Filter_Mul_2Ux2U_4U_4      5                 11.3           56.4 .
        00807: .       DC_Filter_Add_9Sx2U_10S_4      1                 35.9           35.9 .
        00807: .        DC_Filter_Add_5Sx1U_5S_4      1                 17.4           17.4 .
        00807: .        DC_Filter_Add_3Ux2U_4U_4      1                 12.7           12.7 .
        00807: .        DC_Filter_Add_2Sx1U_3S_4      1                  9.9            9.9 .
        00807: .        DC_Filter_Add_2Ux2U_3U_4      1                  8.9            8.9 .
        00807: .      DC_Filter_Equal_2Ux1U_1U_4      2                  3.8            7.5 .
        00807: .      DC_Filter_Equal_2Ux2U_1U_4      1                  6.2            6.2 .
        00807: .   DC_Filter_OrReduction_2U_1U_4      2                  1.4            2.7 .
        00807: .   DC_Filter_OrReduction_4U_1U_4      1                  2.1            2.1 .
        00807: .        DC_Filter_And_1Ux1U_1U_4      1                  1.4            1.4 .
        00807: .        DC_Filter_ROM_9X32_mask2      1                          ?        ? .
        00807: .         DC_Filter_RAM_2322X32_1      1                          ?        ? .
        00810: .                  implicit muxes                                     3567.7 .
        00808: .                       registers     20                                     .
        00809: .                   register bits    273     5.5(1)       0.0         1493.9 .
        00811: . -------------------------------------------------------------------------- .
        00812: .                      Total Area         1491.9(273)  8323.9   0.0   9819.8 .
               .                                                                            .
               ..............................................................................


        00813:     Array bindings:
        00814:       Array f2_array_rgb, 3x3x258 = 2322 words x 32 bits (74304
        00814.         total bits), has been mapped to a
        00814.         DC_Filter_RAM_2322X32_1 memory having 2322 words x 32
        00814.         bits (74304 total bits).
        00814:       Array mask2, 3x3 = 9 words x 32 bits (288 total bits), has
        00814.         been mapped to a DC_Filter_ROM_9X32_mask2 memory having
        00814.         9 words x 32 bits (288 total bits).
        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_do_reg_vld_1 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ......................................................................
               .                                                                    .
        00802: . Allocation Report for method "gen_do_reg_vld_1":                   .
        00805: .                                        Area/Instance               .
        00805: .                                  ------------------------    Total .
        00805: .                 Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ------------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_N_Muxb_1_2_4_4      1                 2.4            2.4 .
        00810: .           implicit muxes                                       2.9 .
        00808: .                registers      1                                    .
        00809: .            register bits      1    5.5(1)       0.0            5.5 .
        00811: . ------------------------------------------------------------------ .
        00812: .               Total Area           5.5(1)       5.3   0.0     10.7 .
               .                                                                    .
               ......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_busy_0 for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ....................................................................
               .                                                                  .
        00802: . Allocation Report for method "gen_busy_0":                       .
        00805: .                                      Area/Instance               .
        00805: .                                ------------------------    Total .
        00805: .               Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ----------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_gen_busy_r_4      1                 4.1            4.1 .
        00810: .         implicit muxes                                       0.0 .
        00808: .              registers      0                                    .
        00809: .          register bits      0    5.5(1)       0.0            0.0 .
        00811: . ---------------------------------------------------------------- .
        00812: .             Total Area           0.0(0)       4.1   0.0      4.1 .
               .                                                                  .
               ....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method DC_Filter::gen_busy_1 for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ....................................................................
               .                                                                  .
        00802: . Allocation Report for method "gen_busy_1":                       .
        00805: .                                      Area/Instance               .
        00805: .                                ------------------------    Total .
        00805: .               Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ----------------------  -----  ----------  ------  ----  ------- .
        00807: . DC_Filter_gen_busy_r_4      1                 4.1            4.1 .
        00810: .         implicit muxes                                       0.0 .
        00808: .              registers      0                                    .
        00809: .          register bits      0    5.5(1)       0.0            0.0 .
        00811: . ---------------------------------------------------------------- .
        00812: .             Total Area           0.0(0)       4.1   0.0      4.1 .
               .                                                                  .
               ....................................................................


        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
        00144:     Global optimizations..............................................................
        00144:     Global optimizations.....................
        02723:       Synthesizing DC_Filter_Equal_1U_20_4...
        02790:         Area =     6.16  Latency = 0  Delay =    0.213ns
        02723:       Synthesizing DC_Filter_Add_6U_19_4...
        02790:         Area =     0.00  Latency = 0  Delay =    0.000ns
        02723:       Synthesizing DC_Filter_DECODE_4096U_17_4...
        02790:         Area =  4581.09  Latency = 0  Delay =    0.454ns
        02723:       Synthesizing DC_Filter_DECODE_2048U_15_4...
        02790:         Area =  2462.06  Latency = 0  Delay =    0.450ns
        02723:       Synthesizing DC_Filter_DECODE_1024U_14_4...
        02790:         Area =  1195.97  Latency = 0  Delay =    0.407ns
        02723:       Synthesizing DC_Filter_DECODE_64U_13_4...
        02790:         Area =    98.15  Latency = 0  Delay =    0.257ns
        02723:       Synthesizing DC_Filter_DECODE_16U_12_4...
        02790:         Area =    28.39  Latency = 0  Delay =    0.131ns
        02723:       Synthesizing DC_Filter_DECODE_8U_11_4...
        02790:         Area =    16.42  Latency = 0  Delay =    0.112ns
        02723:       Synthesizing DC_Filter_DECODE_4U_10_4...
        02790:         Area =     5.13  Latency = 0  Delay =    0.071ns
        02723:       Synthesizing DC_Filter_DECODE_2U_9_4...
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns

               +-----------------------------------------------------------------------------+
               |                                                                             |
        00803: | Allocation Report for all threads:                                          |
        00805: |                                                Area/Instance                |
        00805: |                                         --------------------------    Total |
        00805: |                        Resource  Count     Seq(#FF)     Comb    BB     Area |
        00805: | -------------------------------  -----  -----------  -------  ----  ------- |
        00807: |     DC_Filter_Mul_32Ux32U_32U_4      2                2701.1         5402.2 |
        00807: |                    mux_32bx2i0c     10                  99.3          993.4 |
        00807: |        DC_Filter_N_Mux_32_2_3_4      8                  76.6          612.9 |
        00807: |     DC_Filter_Add_32Sx29S_32S_4      2                 269.8          539.7 |
        00807: |     DC_Filter_Add_13Sx10U_13S_4      6                  76.3          457.6 |
        00807: |      DC_Filter_Add_12Sx9U_13S_4      6                  73.2          439.1 |
        00807: |                    mux_32bx5i1c      2                 162.9          325.8 |
        00807: |       DC_Filter_Mul_9Ux3U_12U_4      2                 142.6          285.2 |
        00807: |        DC_Filter_Add_3Sx2U_4S_4     18                  14.0          252.4 |
        00807: | DC_Filter_LessThan_32Sx10S_1U_4      2                 124.8          249.7 |
        00807: |        DC_Filter_N_Mux_32_3_2_4      2                 122.8          245.6 |
        00807: |                    mux_32bx4i2c      2                 119.5          239.0 |
        00807: |      DC_Filter_Add_28Sx1U_29S_4      2                 113.9          227.8 |
        00807: |                    mux_32bx3i0c      2                 101.7          203.4 |
        00807: |        DC_Filter_Add_4Ux4U_4U_4     10                  18.8          188.1 |
        00807: |        DC_Filter_N_Mux_32_2_0_4      4                  43.8          175.1 |
        00807: |                    mux_32bx2i1c      2                  86.9          173.9 |
        00807: |                    mux_12bx6i0c      2                  80.0          160.0 |
        00807: |                    mux_29bx2i1c      2                  78.8          157.6 |
        00807: |                    mux_24bx2i0c      2                  74.5          149.0 |
        00807: |                    mux_12bx2i0c      4                  37.3          149.0 |
        00807: |       DC_Filter_Add_8Ux2S_10S_4      2                  59.5          119.0 |
        00807: |        DC_Filter_Mul_2Ux2U_4U_4     10                  11.3          112.9 |
        00807: |                     mux_6bx9i8c      2                  49.4           98.8 |
        00807: |                     mux_9bx5i2c      2                  45.7           91.3 |
        00807: |       DC_Filter_Add_9Sx2U_10S_4      2                  35.9           71.8 |
        00807: |                     mux_5bx6i0c      2                  35.8           71.6 |
        00807: |                     mux_4bx7i1c      2                  33.2           66.5 |
        00807: |                     mux_1bx2i2c     20                   2.3           46.6 |
        00807: |                     mux_8bx2i1c      2                  21.7           43.5 |
        00807: |                     mux_2bx8i2c      2                  18.5           37.0 |
        00807: |        DC_Filter_Add_5Sx1U_5S_4      2                  17.4           34.9 |
        00807: |                     mux_3bx6i6c      2                  16.6           33.2 |
        00807: |                     mux_3bx5i5c      2                  13.8           27.6 |
        00807: |                     mux_4bx3i1c      2                  13.3           26.6 |
        00807: |        DC_Filter_Add_3Ux2U_4U_4      2                  12.7           25.3 |
        00807: |                     mux_2bx3i3c      4                   5.4           21.8 |
        00807: |        DC_Filter_Add_2Sx1U_3S_4      2                   9.9           19.8 |
        00807: |                     mux_3bx2i0c      2                   9.3           18.6 |
        00807: |        DC_Filter_Add_2Ux2U_3U_4      2                   8.9           17.8 |
        00807: |      DC_Filter_Equal_2Ux1U_1U_4      4                   3.8           15.0 |
        00807: |                     mux_2bx3i1c      2                   6.7           13.3 |
        00807: |      DC_Filter_Equal_2Ux2U_1U_4      2                   6.2           12.3 |
        00807: |                     mux_2bx2i1c      2                   5.4           10.9 |
        00807: |                     mux_2bx2i2c      2                   4.7            9.3 |
        00807: |        DC_Filter_Xor_1Ux1U_1U_1      2                   4.4            8.9 |
        00807: |           DC_Filter_Not_1U_1U_1      2                   4.1            8.2 |
        00807: |          DC_Filter_gen_busy_r_4      2                   4.1            8.2 |
        00807: |                     mux_1bx3i1c      2                   3.8            7.6 |
        00807: |                     mux_1bx2i0c      2                   3.1            6.2 |
        00807: |        DC_Filter_And_1Ux1U_1U_4      4                   1.4            5.5 |
        00807: |   DC_Filter_OrReduction_2U_1U_4      4                   1.4            5.5 |
        00807: |        DC_Filter_N_Muxb_1_2_4_4      2                   2.4            4.8 |
        00807: |   DC_Filter_OrReduction_4U_1U_4      2                   2.1            4.1 |
        00807: |         DC_Filter_Or_1Ux1U_1U_4      2                   1.4            2.7 |
        00807: |         DC_Filter_RAM_2322X32_1      2                           ?        ? |
        00807: |        DC_Filter_ROM_9X32_mask1      1                           ?        ? |
        00807: |        DC_Filter_ROM_9X32_mask2      1                           ?        ? |
        00808: |                       registers     70                                      |
        01442: |               Reg bits by type:                                             |
        01442. |                  EN SS SC AS AC                                             |
        00809: |                   0  0  1  0  0      4     5.5(1)        1.4                |
        00809: |                   0  1  0  0  0      2     5.5(1)        1.4                |
        00809: |                   1  0  0  0  0    308     7.5(1)        0.0                |
        00809: |                   1  0  1  0  0    270     7.5(1)        1.4                |
        00809: |                   1  1  0  0  0      2     7.5(1)        1.4                |
        00809: |               all register bits    586     7.5(1)        0.6         4777.1 |
        02604: |                 estimated cntrl      1                 761.5          761.5 |
        00811: | --------------------------------------------------------------------------- |
        00812: |                      Total Area         4396.8(586)  13875.2   0.0  18272.0 |
               |                                                                             |
               +-----------------------------------------------------------------------------+


        00813:     Array bindings:
        00814:       Array f1_array_rgb, 3x3x258 = 2322 words x 32 bits (74304
        00814.         total bits), has been mapped to a
        00814.         DC_Filter_RAM_2322X32_1 memory having 2322 words x 32
        00814.         bits (74304 total bits).
        00814:       Array f2_array_rgb, 3x3x258 = 2322 words x 32 bits (74304
        00814.         total bits), has been mapped to a
        00814.         DC_Filter_RAM_2322X32_1 memory having 2322 words x 32
        00814.         bits (74304 total bits).
        00814:       Array mask1, 3x3 = 9 words x 32 bits (288 total bits), has
        00814.         been mapped to a DC_Filter_ROM_9X32_mask1 memory having
        00814.         9 words x 32 bits (288 total bits).
        00814:       Array mask2, 3x3 = 9 words x 32 bits (288 total bits), has
        00814.         been mapped to a DC_Filter_ROM_9X32_mask2 memory having
        00814.         9 words x 32 bits (288 total bits).

        00195: Writing RTL files:
        01766:   bdw_work/modules/DC_Filter/BASIC/c_parts/DC_Filter_ROM_9X32_mask2.h
        01767:   bdw_work/modules/DC_Filter/BASIC/c_parts/DC_Filter_ROM_9X32_mask2.cpp
        01767:   bdw_work/modules/DC_Filter/BASIC/DC_Filter_ROM_9X32_mask2_0.memh
        01766:   bdw_work/modules/DC_Filter/BASIC/c_parts/DC_Filter_RAM_2322X32_1.h
        01767:   bdw_work/modules/DC_Filter/BASIC/c_parts/DC_Filter_RAM_2322X32_1.cpp
        01766:   bdw_work/modules/DC_Filter/BASIC/c_parts/DC_Filter_ROM_9X32_mask1.h
        01767:   bdw_work/modules/DC_Filter/BASIC/c_parts/DC_Filter_ROM_9X32_mask1.cpp
        01767:   bdw_work/modules/DC_Filter/BASIC/DC_Filter_ROM_9X32_mask1_1.memh
        01766:   bdw_work/modules/DC_Filter/BASIC/DC_Filter_rtl.h
        01767:   bdw_work/modules/DC_Filter/BASIC/DC_Filter_rtl.cpp
        01768:   bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_ROM_9X32_mask2.v
        01768:   bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_RAM_2322X32_1.v
        01768:   bdw_work/modules/DC_Filter/BASIC/v_rtl/DC_Filter_ROM_9X32_mask1.v
        01768:   bdw_work/modules/DC_Filter/BASIC/DC_Filter_rtl.v

        01445: Summary of messages of severity WARNING or greater:
        01193:   SEVERITY MSGID CNT
        01198:    WARNING 00408   2
        01198:    WARNING 00847   7
        01198:    WARNING 01165   2
        01198:    WARNING 01433   2
        01198:    WARNING 02588   2

stratus_hls succeeded with 0 errors and 15 warnings.

