// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_event_engine (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng2eventEng_setEvent_dout,
        rxEng2eventEng_setEvent_empty_n,
        rxEng2eventEng_setEvent_read,
        eventEng2ackDelay_event_din,
        eventEng2ackDelay_event_full_n,
        eventEng2ackDelay_event_write,
        timer2eventEng_setEvent_dout,
        timer2eventEng_setEvent_empty_n,
        timer2eventEng_setEvent_read,
        txApp2eventEng_setEvent_dout,
        txApp2eventEng_setEvent_empty_n,
        txApp2eventEng_setEvent_read,
        ackDelayFifoReadCount_dout,
        ackDelayFifoReadCount_empty_n,
        ackDelayFifoReadCount_read,
        ackDelayFifoWriteCount_dout,
        ackDelayFifoWriteCount_empty_n,
        ackDelayFifoWriteCount_read,
        txEngFifoReadCount_dout,
        txEngFifoReadCount_empty_n,
        txEngFifoReadCount_read
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [223:0] rxEng2eventEng_setEvent_dout;
input   rxEng2eventEng_setEvent_empty_n;
output   rxEng2eventEng_setEvent_read;
output  [223:0] eventEng2ackDelay_event_din;
input   eventEng2ackDelay_event_full_n;
output   eventEng2ackDelay_event_write;
input  [127:0] timer2eventEng_setEvent_dout;
input   timer2eventEng_setEvent_empty_n;
output   timer2eventEng_setEvent_read;
input  [127:0] txApp2eventEng_setEvent_dout;
input   txApp2eventEng_setEvent_empty_n;
output   txApp2eventEng_setEvent_read;
input  [0:0] ackDelayFifoReadCount_dout;
input   ackDelayFifoReadCount_empty_n;
output   ackDelayFifoReadCount_read;
input  [0:0] ackDelayFifoWriteCount_dout;
input   ackDelayFifoWriteCount_empty_n;
output   ackDelayFifoWriteCount_read;
input  [0:0] txEngFifoReadCount_dout;
input   txEngFifoReadCount_empty_n;
output   txEngFifoReadCount_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng2eventEng_setEvent_read;
reg[223:0] eventEng2ackDelay_event_din;
reg eventEng2ackDelay_event_write;
reg timer2eventEng_setEvent_read;
reg txApp2eventEng_setEvent_read;
reg ackDelayFifoReadCount_read;
reg ackDelayFifoWriteCount_read;
reg txEngFifoReadCount_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] ee_writeCounter;
reg   [7:0] ee_adReadCounter;
reg   [7:0] ee_adWriteCounter;
reg   [7:0] ee_txEngReadCounter;
reg    rxEng2eventEng_setEvent_blk_n;
wire   [0:0] tmp_i_nbreadreq_fu_52_p3;
wire   [0:0] tmp_i_288_nbwritereq_fu_60_p3;
reg    eventEng2ackDelay_event_blk_n;
wire   [0:0] and_ln83_fu_192_p2;
wire   [0:0] tmp_45_i_nbreadreq_fu_68_p3;
wire   [0:0] tmp_46_i_nbreadreq_fu_76_p3;
reg    timer2eventEng_setEvent_blk_n;
reg    txApp2eventEng_setEvent_blk_n;
reg    ackDelayFifoReadCount_blk_n;
wire   [0:0] tmp_47_i_nbreadreq_fu_110_p3;
reg    ackDelayFifoWriteCount_blk_n;
wire   [0:0] tmp_48_i_nbreadreq_fu_124_p3;
reg    txEngFifoReadCount_blk_n;
wire   [0:0] tmp_49_i_nbreadreq_fu_138_p3;
wire   [7:0] grp_fu_152_p2;
reg    ap_predicate_op47_read_state1;
reg    ap_predicate_op49_write_state1;
reg    ap_predicate_op53_read_state1;
reg    ap_predicate_op55_write_state1;
reg    ap_predicate_op59_read_state1;
reg    ap_predicate_op60_write_state1;
reg    ap_block_state1;
wire   [7:0] add_ln691_193_fu_208_p2;
wire   [7:0] add_ln691_194_fu_220_p2;
wire   [7:0] add_ln691_195_fu_232_p2;
wire   [223:0] zext_ln174_99_fu_198_p1;
wire   [223:0] zext_ln174_fu_203_p1;
wire   [0:0] icmp_ln870_fu_180_p2;
wire   [0:0] icmp_ln870_78_fu_186_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_condition_152;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ee_writeCounter = 8'd0;
#0 ee_adReadCounter = 8'd0;
#0 ee_adWriteCounter = 8'd0;
#0 ee_txEngReadCounter = 8'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        ee_adReadCounter <= add_ln691_193_fu_208_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1))) begin
        ee_adWriteCounter <= add_ln691_194_fu_220_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1))) begin
        ee_txEngReadCounter <= add_ln691_195_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd1) & (tmp_i_nbreadreq_fu_52_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1) & (((tmp_46_i_nbreadreq_fu_76_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_68_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2) & (tmp_i_nbreadreq_fu_52_p3 == 1'd0)) | ((tmp_46_i_nbreadreq_fu_76_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_68_p3 == 1'd0) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2)))) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1) & (((tmp_45_i_nbreadreq_fu_68_p3 == 1'd1) & (1'd1 == and_ln83_fu_192_p2) & (tmp_i_nbreadreq_fu_52_p3 == 1'd0)) | ((tmp_45_i_nbreadreq_fu_68_p3 == 1'd1) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2)))))) begin
        ee_writeCounter <= grp_fu_152_p2;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        ackDelayFifoReadCount_blk_n = ackDelayFifoReadCount_empty_n;
    end else begin
        ackDelayFifoReadCount_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        ackDelayFifoReadCount_read = 1'b1;
    end else begin
        ackDelayFifoReadCount_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1))) begin
        ackDelayFifoWriteCount_blk_n = ackDelayFifoWriteCount_empty_n;
    end else begin
        ackDelayFifoWriteCount_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1))) begin
        ackDelayFifoWriteCount_read = 1'b1;
    end else begin
        ackDelayFifoWriteCount_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd1) & (tmp_i_nbreadreq_fu_52_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (((tmp_46_i_nbreadreq_fu_76_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_68_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2) & (tmp_i_nbreadreq_fu_52_p3 == 1'd0)) | ((tmp_46_i_nbreadreq_fu_76_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_68_p3 == 1'd0) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2)))) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (((tmp_45_i_nbreadreq_fu_68_p3 == 1'd1) & (1'd1 == and_ln83_fu_192_p2) & (tmp_i_nbreadreq_fu_52_p3 == 1'd0)) | ((tmp_45_i_nbreadreq_fu_68_p3 == 1'd1) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2)))))) begin
        eventEng2ackDelay_event_blk_n = eventEng2ackDelay_event_full_n;
    end else begin
        eventEng2ackDelay_event_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_152)) begin
        if ((ap_predicate_op60_write_state1 == 1'b1)) begin
            eventEng2ackDelay_event_din = rxEng2eventEng_setEvent_dout;
        end else if ((ap_predicate_op55_write_state1 == 1'b1)) begin
            eventEng2ackDelay_event_din = zext_ln174_fu_203_p1;
        end else if ((ap_predicate_op49_write_state1 == 1'b1)) begin
            eventEng2ackDelay_event_din = zext_ln174_99_fu_198_p1;
        end else begin
            eventEng2ackDelay_event_din = 'bx;
        end
    end else begin
        eventEng2ackDelay_event_din = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1) & (ap_predicate_op60_write_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1) & (ap_predicate_op55_write_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1) & (ap_predicate_op49_write_state1 == 1'b1)))) begin
        eventEng2ackDelay_event_write = 1'b1;
    end else begin
        eventEng2ackDelay_event_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd1) & (tmp_i_nbreadreq_fu_52_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        rxEng2eventEng_setEvent_blk_n = rxEng2eventEng_setEvent_empty_n;
    end else begin
        rxEng2eventEng_setEvent_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1) & (ap_predicate_op59_read_state1 == 1'b1))) begin
        rxEng2eventEng_setEvent_read = 1'b1;
    end else begin
        rxEng2eventEng_setEvent_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (((tmp_45_i_nbreadreq_fu_68_p3 == 1'd1) & (1'd1 == and_ln83_fu_192_p2) & (tmp_i_nbreadreq_fu_52_p3 == 1'd0)) | ((tmp_45_i_nbreadreq_fu_68_p3 == 1'd1) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2))))) begin
        timer2eventEng_setEvent_blk_n = timer2eventEng_setEvent_empty_n;
    end else begin
        timer2eventEng_setEvent_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1) & (ap_predicate_op53_read_state1 == 1'b1))) begin
        timer2eventEng_setEvent_read = 1'b1;
    end else begin
        timer2eventEng_setEvent_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (((tmp_46_i_nbreadreq_fu_76_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_68_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2) & (tmp_i_nbreadreq_fu_52_p3 == 1'd0)) | ((tmp_46_i_nbreadreq_fu_76_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_68_p3 == 1'd0) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2))))) begin
        txApp2eventEng_setEvent_blk_n = txApp2eventEng_setEvent_empty_n;
    end else begin
        txApp2eventEng_setEvent_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1) & (ap_predicate_op47_read_state1 == 1'b1))) begin
        txApp2eventEng_setEvent_read = 1'b1;
    end else begin
        txApp2eventEng_setEvent_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1))) begin
        txEngFifoReadCount_blk_n = txEngFifoReadCount_empty_n;
    end else begin
        txEngFifoReadCount_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1))) begin
        txEngFifoReadCount_read = 1'b1;
    end else begin
        txEngFifoReadCount_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_193_fu_208_p2 = (ee_adReadCounter + 8'd1);

assign add_ln691_194_fu_220_p2 = (ee_adWriteCounter + 8'd1);

assign add_ln691_195_fu_232_p2 = (ee_txEngReadCounter + 8'd1);

assign and_ln83_fu_192_p2 = (icmp_ln870_fu_180_p2 & icmp_ln870_78_fu_186_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_condition_152 = (~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_47_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b0 == ackDelayFifoReadCount_empty_n)) | ((txEngFifoReadCount_empty_n == 1'b0) & (tmp_49_i_nbreadreq_fu_138_p3 == 1'd1)) | ((1'b0 == ackDelayFifoWriteCount_empty_n) & (tmp_48_i_nbreadreq_fu_124_p3 == 1'd1)) | ((rxEng2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1)) | ((timer2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op60_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op55_write_state1 == 1'b1)) | ((eventEng2ackDelay_event_full_n == 1'b0) & (ap_predicate_op49_write_state1 == 1'b1)) | ((txApp2eventEng_setEvent_empty_n == 1'b0) & (ap_predicate_op47_read_state1 == 1'b1))) & (1'b1 == ap_CS_fsm_state1));
end

always @ (*) begin
    ap_predicate_op47_read_state1 = (((tmp_46_i_nbreadreq_fu_76_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_68_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2) & (tmp_i_nbreadreq_fu_52_p3 == 1'd0)) | ((tmp_46_i_nbreadreq_fu_76_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_68_p3 == 1'd0) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2)));
end

always @ (*) begin
    ap_predicate_op49_write_state1 = (((tmp_46_i_nbreadreq_fu_76_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_68_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2) & (tmp_i_nbreadreq_fu_52_p3 == 1'd0)) | ((tmp_46_i_nbreadreq_fu_76_p3 == 1'd1) & (tmp_45_i_nbreadreq_fu_68_p3 == 1'd0) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2)));
end

always @ (*) begin
    ap_predicate_op53_read_state1 = (((tmp_45_i_nbreadreq_fu_68_p3 == 1'd1) & (1'd1 == and_ln83_fu_192_p2) & (tmp_i_nbreadreq_fu_52_p3 == 1'd0)) | ((tmp_45_i_nbreadreq_fu_68_p3 == 1'd1) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2)));
end

always @ (*) begin
    ap_predicate_op55_write_state1 = (((tmp_45_i_nbreadreq_fu_68_p3 == 1'd1) & (1'd1 == and_ln83_fu_192_p2) & (tmp_i_nbreadreq_fu_52_p3 == 1'd0)) | ((tmp_45_i_nbreadreq_fu_68_p3 == 1'd1) & (tmp_i_288_nbwritereq_fu_60_p3 == 1'd0) & (1'd1 == and_ln83_fu_192_p2)));
end

always @ (*) begin
    ap_predicate_op59_read_state1 = ((tmp_i_288_nbwritereq_fu_60_p3 == 1'd1) & (tmp_i_nbreadreq_fu_52_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op60_write_state1 = ((tmp_i_288_nbwritereq_fu_60_p3 == 1'd1) & (tmp_i_nbreadreq_fu_52_p3 == 1'd1));
end

assign grp_fu_152_p2 = (ee_writeCounter + 8'd1);

assign icmp_ln870_78_fu_186_p2 = ((ee_adWriteCounter == ee_txEngReadCounter) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_180_p2 = ((ee_writeCounter == ee_adReadCounter) ? 1'b1 : 1'b0);

assign tmp_45_i_nbreadreq_fu_68_p3 = timer2eventEng_setEvent_empty_n;

assign tmp_46_i_nbreadreq_fu_76_p3 = txApp2eventEng_setEvent_empty_n;

assign tmp_47_i_nbreadreq_fu_110_p3 = ackDelayFifoReadCount_empty_n;

assign tmp_48_i_nbreadreq_fu_124_p3 = ackDelayFifoWriteCount_empty_n;

assign tmp_49_i_nbreadreq_fu_138_p3 = txEngFifoReadCount_empty_n;

assign tmp_i_288_nbwritereq_fu_60_p3 = eventEng2ackDelay_event_full_n;

assign tmp_i_nbreadreq_fu_52_p3 = rxEng2eventEng_setEvent_empty_n;

assign zext_ln174_99_fu_198_p1 = txApp2eventEng_setEvent_dout;

assign zext_ln174_fu_203_p1 = timer2eventEng_setEvent_dout;

endmodule //toe_top_event_engine
