Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May  7 11:57:38 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    36          
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_tdc/u_EdgeDetector/edge_detector_ffd0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_tdc/u_EdgeDetector/edge_detector_ffd1/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.160        0.000                      0                 1889        0.129        0.000                      0                 1889        1.100        0.000                       0                   848  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_p                               {0.000 2.500}        5.000           200.000         
  clk_out2_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out_block_clock_clk_wiz_0_0   {0.000 67.813}       135.625         7.373           
  clkfbout_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out2_block_clock_clk_wiz_0_0        0.160        0.000                      0                 1155        0.129        0.000                      0                 1155        2.000        0.000                       0                   804  
  clk_out_block_clock_clk_wiz_0_0       133.680        0.000                      0                   11        0.140        0.000                      0                   11       67.312        0.000                       0                    41  
  clkfbout_block_clock_clk_wiz_0_0                                                                                                                                                    3.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0        0.779        0.000                      0                  723        0.429        0.000                      0                  723  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                                                                
(none)                            clk_out2_block_clock_clk_wiz_0_0                                    
(none)                            clk_out_block_clock_clk_wiz_0_0                                     
(none)                            clkfbout_block_clock_clk_wiz_0_0                                    
(none)                                                              clk_out2_block_clock_clk_wiz_0_0  
(none)                                                              clk_out_block_clock_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[204].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.009ns (20.831%)  route 3.835ns (79.169%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 9.914 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.430     5.068    u_tdc/u_FineDelay/clk
    SLICE_X133Y101       FDCE                                         r  u_tdc/u_FineDelay/genblk4[204].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y101       FDCE (Prop_fdce_C_Q)         0.379     5.447 f  u_tdc/u_FineDelay/genblk4[204].StopFF/Q
                         net (fo=8, routed)           0.856     6.303    u_tdc/u_DecStop/wDecoStoptIn[204]
    SLICE_X134Y102       LUT6 (Prop_lut6_I1_O)        0.105     6.408 f  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_24/O
                         net (fo=3, routed)           0.719     7.126    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_24_n_0
    SLICE_X134Y102       LUT6 (Prop_lut6_I3_O)        0.105     7.231 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.582     7.813    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_5_n_0
    SLICE_X134Y102       LUT6 (Prop_lut6_I2_O)        0.105     7.918 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7/O
                         net (fo=5, routed)           0.383     8.301    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7_n_0
    SLICE_X134Y101       LUT6 (Prop_lut6_I2_O)        0.105     8.406 r  u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_15/O
                         net (fo=2, routed)           0.434     8.840    u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_15_n_0
    SLICE_X133Y99        LUT2 (Prop_lut2_I1_O)        0.105     8.945 f  u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_3/O
                         net (fo=8, routed)           0.861     9.807    u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_3_n_0
    SLICE_X131Y94        LUT6 (Prop_lut6_I4_O)        0.105     9.912 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0/O
                         net (fo=1, routed)           0.000     9.912    u_tdc/u_merge/FallEdge[0]
    SLICE_X131Y94        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.457     9.914    u_tdc/u_merge/clk
    SLICE_X131Y94        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[0]/C
                         clock pessimism              0.187    10.101    
                         clock uncertainty           -0.061    10.040    
    SLICE_X131Y94        FDRE (Setup_fdre_C_D)        0.032    10.072    u_tdc/u_merge/StopEdge_stored_reg[0]
  -------------------------------------------------------------------
                         required time                         10.072    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[204].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.009ns (20.917%)  route 3.815ns (79.083%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 9.914 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.430     5.068    u_tdc/u_FineDelay/clk
    SLICE_X133Y101       FDCE                                         r  u_tdc/u_FineDelay/genblk4[204].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y101       FDCE (Prop_fdce_C_Q)         0.379     5.447 r  u_tdc/u_FineDelay/genblk4[204].StopFF/Q
                         net (fo=8, routed)           0.856     6.303    u_tdc/u_DecStop/wDecoStoptIn[204]
    SLICE_X134Y102       LUT6 (Prop_lut6_I1_O)        0.105     6.408 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_24/O
                         net (fo=3, routed)           0.719     7.126    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_24_n_0
    SLICE_X134Y102       LUT6 (Prop_lut6_I3_O)        0.105     7.231 f  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.582     7.813    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_5_n_0
    SLICE_X134Y102       LUT6 (Prop_lut6_I2_O)        0.105     7.918 f  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7/O
                         net (fo=5, routed)           0.383     8.301    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7_n_0
    SLICE_X134Y101       LUT6 (Prop_lut6_I2_O)        0.105     8.406 f  u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_15/O
                         net (fo=2, routed)           0.679     9.085    u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_15_n_0
    SLICE_X130Y101       LUT5 (Prop_lut5_I0_O)        0.105     9.190 r  u_tdc/u_DecStop/wDecoStopOut[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.597     9.787    u_tdc/u_DecStop/wDecoStopOut[3]_INST_0_i_4_n_0
    SLICE_X130Y97        LUT6 (Prop_lut6_I5_O)        0.105     9.892 r  u_tdc/u_DecStop/wDecoStopOut[3]_INST_0/O
                         net (fo=1, routed)           0.000     9.892    u_tdc/u_merge/FallEdge[3]
    SLICE_X130Y97        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.457     9.914    u_tdc/u_merge/clk
    SLICE_X130Y97        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[3]/C
                         clock pessimism              0.187    10.101    
                         clock uncertainty           -0.061    10.040    
    SLICE_X130Y97        FDRE (Setup_fdre_C_D)        0.030    10.070    u_tdc/u_merge/StopEdge_stored_reg[3]
  -------------------------------------------------------------------
                         required time                         10.070    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[204].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.009ns (20.923%)  route 3.813ns (79.077%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 9.914 - 5.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.430     5.068    u_tdc/u_FineDelay/clk
    SLICE_X133Y101       FDCE                                         r  u_tdc/u_FineDelay/genblk4[204].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y101       FDCE (Prop_fdce_C_Q)         0.379     5.447 r  u_tdc/u_FineDelay/genblk4[204].StopFF/Q
                         net (fo=8, routed)           0.856     6.303    u_tdc/u_DecStop/wDecoStoptIn[204]
    SLICE_X134Y102       LUT6 (Prop_lut6_I1_O)        0.105     6.408 r  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_24/O
                         net (fo=3, routed)           0.719     7.126    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_24_n_0
    SLICE_X134Y102       LUT6 (Prop_lut6_I3_O)        0.105     7.231 f  u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_5/O
                         net (fo=6, routed)           0.582     7.813    u_tdc/u_DecStop/wDecoStopOut[6]_INST_0_i_5_n_0
    SLICE_X134Y102       LUT6 (Prop_lut6_I2_O)        0.105     7.918 f  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7/O
                         net (fo=5, routed)           0.383     8.301    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_7_n_0
    SLICE_X134Y101       LUT6 (Prop_lut6_I2_O)        0.105     8.406 f  u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_15/O
                         net (fo=2, routed)           0.434     8.840    u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_15_n_0
    SLICE_X133Y99        LUT2 (Prop_lut2_I1_O)        0.105     8.945 r  u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_3/O
                         net (fo=8, routed)           0.840     9.785    u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_3_n_0
    SLICE_X131Y97        LUT6 (Prop_lut6_I1_O)        0.105     9.890 r  u_tdc/u_DecStop/wDecoStopOut[1]_INST_0/O
                         net (fo=1, routed)           0.000     9.890    u_tdc/u_merge/FallEdge[1]
    SLICE_X131Y97        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.457     9.914    u_tdc/u_merge/clk
    SLICE_X131Y97        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[1]/C
                         clock pessimism              0.187    10.101    
                         clock uncertainty           -0.061    10.040    
    SLICE_X131Y97        FDRE (Setup_fdre_C_D)        0.032    10.072    u_tdc/u_merge/StopEdge_stored_reg[1]
  -------------------------------------------------------------------
                         required time                         10.072    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk3[112].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.009ns (21.095%)  route 3.774ns (78.905%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 9.912 - 5.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.571     5.209    u_tdc/u_FineDelay/clk
    SLICE_X118Y95        FDCE                                         r  u_tdc/u_FineDelay/genblk3[112].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y95        FDCE (Prop_fdce_C_Q)         0.379     5.588 f  u_tdc/u_FineDelay/genblk3[112].Startff/Q
                         net (fo=6, routed)           0.819     6.407    u_tdc/u_DecStart/wDecoStartIn[112]
    SLICE_X117Y95        LUT6 (Prop_lut6_I2_O)        0.105     6.512 f  u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_43/O
                         net (fo=2, routed)           0.677     7.189    u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_43_n_0
    SLICE_X121Y95        LUT6 (Prop_lut6_I0_O)        0.105     7.294 f  u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_18/O
                         net (fo=3, routed)           0.508     7.802    u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_18_n_0
    SLICE_X118Y96        LUT6 (Prop_lut6_I2_O)        0.105     7.907 f  u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_6/O
                         net (fo=8, routed)           0.534     8.441    u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_6_n_0
    SLICE_X120Y96        LUT4 (Prop_lut4_I3_O)        0.105     8.546 r  u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.684     9.230    u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_4_n_0
    SLICE_X120Y97        LUT6 (Prop_lut6_I5_O)        0.105     9.335 f  u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.552     9.887    u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_1_n_0
    SLICE_X120Y97        LUT6 (Prop_lut6_I0_O)        0.105     9.992 r  u_tdc/u_DecStart/wDecoStartOut[1]_INST_0/O
                         net (fo=1, routed)           0.000     9.992    u_tdc/u_merge/StartEdge[1]
    SLICE_X120Y97        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.455     9.912    u_tdc/u_merge/clk
    SLICE_X120Y97        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[1]/C
                         clock pessimism              0.254    10.166    
                         clock uncertainty           -0.061    10.105    
    SLICE_X120Y97        FDRE (Setup_fdre_C_D)        0.074    10.179    u_tdc/u_merge/StartEdge_stored_reg[1]
  -------------------------------------------------------------------
                         required time                         10.179    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk3[112].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.009ns (21.478%)  route 3.689ns (78.522%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 9.912 - 5.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.571     5.209    u_tdc/u_FineDelay/clk
    SLICE_X118Y95        FDCE                                         r  u_tdc/u_FineDelay/genblk3[112].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y95        FDCE (Prop_fdce_C_Q)         0.379     5.588 r  u_tdc/u_FineDelay/genblk3[112].Startff/Q
                         net (fo=6, routed)           0.819     6.407    u_tdc/u_DecStart/wDecoStartIn[112]
    SLICE_X117Y95        LUT6 (Prop_lut6_I2_O)        0.105     6.512 r  u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_43/O
                         net (fo=2, routed)           0.677     7.189    u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_43_n_0
    SLICE_X121Y95        LUT6 (Prop_lut6_I0_O)        0.105     7.294 r  u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_18/O
                         net (fo=3, routed)           0.508     7.802    u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_18_n_0
    SLICE_X118Y96        LUT6 (Prop_lut6_I2_O)        0.105     7.907 r  u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_6/O
                         net (fo=8, routed)           0.857     8.764    u_tdc/u_DecStart/wDecoStartOut[6]_INST_0_i_6_n_0
    SLICE_X119Y95        LUT6 (Prop_lut6_I0_O)        0.105     8.869 r  u_tdc/u_DecStart/wDecoStartOut[2]_INST_0_i_19/O
                         net (fo=1, routed)           0.507     9.376    u_tdc/u_DecStart/wDecoStartOut[2]_INST_0_i_19_n_0
    SLICE_X119Y96        LUT6 (Prop_lut6_I1_O)        0.105     9.481 r  u_tdc/u_DecStart/wDecoStartOut[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.321     9.802    u_tdc/u_DecStart/wDecoStartOut[2]_INST_0_i_4_n_0
    SLICE_X123Y96        LUT6 (Prop_lut6_I4_O)        0.105     9.907 r  u_tdc/u_DecStart/wDecoStartOut[2]_INST_0/O
                         net (fo=1, routed)           0.000     9.907    u_tdc/u_merge/StartEdge[2]
    SLICE_X123Y96        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.455     9.912    u_tdc/u_merge/clk
    SLICE_X123Y96        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[2]/C
                         clock pessimism              0.254    10.166    
                         clock uncertainty           -0.061    10.105    
    SLICE_X123Y96        FDRE (Setup_fdre_C_D)        0.032    10.137    u_tdc/u_merge/StartEdge_stored_reg[2]
  -------------------------------------------------------------------
                         required time                         10.137    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[228].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.009ns (21.211%)  route 3.748ns (78.789%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 9.914 - 5.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.429     5.067    u_tdc/u_FineDelay/clk
    SLICE_X131Y105       FDCE                                         r  u_tdc/u_FineDelay/genblk4[228].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y105       FDCE (Prop_fdce_C_Q)         0.379     5.446 r  u_tdc/u_FineDelay/genblk4[228].StopFF/Q
                         net (fo=6, routed)           0.632     6.078    u_tdc/u_DecStop/wDecoStoptIn[228]
    SLICE_X132Y105       LUT6 (Prop_lut6_I3_O)        0.105     6.183 f  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_14/O
                         net (fo=3, routed)           0.791     6.974    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_14_n_0
    SLICE_X132Y105       LUT4 (Prop_lut4_I0_O)        0.105     7.079 f  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_4/O
                         net (fo=4, routed)           0.547     7.626    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_4_n_0
    SLICE_X131Y105       LUT3 (Prop_lut3_I0_O)        0.105     7.731 r  u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_1/O
                         net (fo=3, routed)           0.427     8.159    u_tdc/u_DecStop/wDecoStopOut[5]_INST_0_i_1_n_0
    SLICE_X131Y104       LUT6 (Prop_lut6_I2_O)        0.105     8.264 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.549     8.813    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_10_n_0
    SLICE_X132Y101       LUT6 (Prop_lut6_I5_O)        0.105     8.918 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.801     9.719    u_tdc/u_DecStop/wDecoStopOut[2]_INST_0_i_1_n_0
    SLICE_X130Y98        LUT6 (Prop_lut6_I0_O)        0.105     9.824 r  u_tdc/u_DecStop/wDecoStopOut[2]_INST_0/O
                         net (fo=1, routed)           0.000     9.824    u_tdc/u_merge/FallEdge[2]
    SLICE_X130Y98        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.457     9.914    u_tdc/u_merge/clk
    SLICE_X130Y98        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[2]/C
                         clock pessimism              0.187    10.101    
                         clock uncertainty           -0.061    10.040    
    SLICE_X130Y98        FDRE (Setup_fdre_C_D)        0.030    10.070    u_tdc/u_merge/StopEdge_stored_reg[2]
  -------------------------------------------------------------------
                         required time                         10.070    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk3[188].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.009ns (21.323%)  route 3.723ns (78.677%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 9.912 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.428     5.066    u_tdc/u_FineDelay/clk
    SLICE_X122Y104       FDCE                                         r  u_tdc/u_FineDelay/genblk3[188].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y104       FDCE (Prop_fdce_C_Q)         0.379     5.445 r  u_tdc/u_FineDelay/genblk3[188].Startff/Q
                         net (fo=8, routed)           1.062     6.507    u_tdc/u_DecStart/wDecoStartIn[188]
    SLICE_X122Y104       LUT6 (Prop_lut6_I1_O)        0.105     6.612 r  u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.651     7.264    u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_35_n_0
    SLICE_X122Y104       LUT4 (Prop_lut4_I0_O)        0.105     7.369 r  u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_20/O
                         net (fo=4, routed)           0.254     7.622    u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_20_n_0
    SLICE_X123Y104       LUT3 (Prop_lut3_I2_O)        0.105     7.727 r  u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_21/O
                         net (fo=6, routed)           0.430     8.157    u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_21_n_0
    SLICE_X124Y104       LUT6 (Prop_lut6_I5_O)        0.105     8.262 r  u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_14/O
                         net (fo=1, routed)           0.607     8.869    u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_14_n_0
    SLICE_X122Y101       LUT3 (Prop_lut3_I0_O)        0.105     8.974 r  u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_3/O
                         net (fo=8, routed)           0.719     9.693    u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_3_n_0
    SLICE_X121Y98        LUT6 (Prop_lut6_I1_O)        0.105     9.798 r  u_tdc/u_DecStart/wDecoStartOut[3]_INST_0/O
                         net (fo=1, routed)           0.000     9.798    u_tdc/u_merge/StartEdge[3]
    SLICE_X121Y98        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.455     9.912    u_tdc/u_merge/clk
    SLICE_X121Y98        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[3]/C
                         clock pessimism              0.187    10.099    
                         clock uncertainty           -0.061    10.038    
    SLICE_X121Y98        FDRE (Setup_fdre_C_D)        0.032    10.070    u_tdc/u_merge/StartEdge_stored_reg[3]
  -------------------------------------------------------------------
                         required time                         10.070    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk3[37].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.063ns (22.880%)  route 3.583ns (77.120%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 9.912 - 5.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.571     5.209    u_tdc/u_FineDelay/clk
    SLICE_X124Y91        FDCE                                         r  u_tdc/u_FineDelay/genblk3[37].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y91        FDCE (Prop_fdce_C_Q)         0.433     5.642 f  u_tdc/u_FineDelay/genblk3[37].Startff/Q
                         net (fo=7, routed)           0.722     6.364    u_tdc/u_DecStart/wDecoStartIn[37]
    SLICE_X122Y91        LUT5 (Prop_lut5_I0_O)        0.105     6.469 r  u_tdc/u_DecStart/wDecoStartOut[2]_INST_0_i_50/O
                         net (fo=3, routed)           0.878     7.347    u_tdc/u_DecStart/wDecoStartOut[2]_INST_0_i_50_n_0
    SLICE_X122Y93        LUT6 (Prop_lut6_I1_O)        0.105     7.452 r  u_tdc/u_DecStart/wDecoStartOut[4]_INST_0_i_25/O
                         net (fo=2, routed)           0.643     8.095    u_tdc/u_DecStart/wDecoStartOut[4]_INST_0_i_25_n_0
    SLICE_X123Y94        LUT4 (Prop_lut4_I0_O)        0.105     8.200 r  u_tdc/u_DecStart/wDecoStartOut[2]_INST_0_i_51/O
                         net (fo=3, routed)           0.684     8.884    u_tdc/u_DecStart/wDecoStartOut[2]_INST_0_i_51_n_0
    SLICE_X120Y95        LUT6 (Prop_lut6_I2_O)        0.105     8.989 f  u_tdc/u_DecStart/wDecoStartOut[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.313     9.302    u_tdc/u_DecStart/wDecoStartOut[0]_INST_0_i_17_n_0
    SLICE_X121Y96        LUT6 (Prop_lut6_I4_O)        0.105     9.407 r  u_tdc/u_DecStart/wDecoStartOut[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.343     9.750    u_tdc/u_DecStart/wDecoStartOut[0]_INST_0_i_3_n_0
    SLICE_X121Y96        LUT6 (Prop_lut6_I3_O)        0.105     9.855 r  u_tdc/u_DecStart/wDecoStartOut[0]_INST_0/O
                         net (fo=1, routed)           0.000     9.855    u_tdc/u_merge/StartEdge[0]
    SLICE_X121Y96        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.455     9.912    u_tdc/u_merge/clk
    SLICE_X121Y96        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[0]/C
                         clock pessimism              0.254    10.166    
                         clock uncertainty           -0.061    10.105    
    SLICE_X121Y96        FDRE (Setup_fdre_C_D)        0.030    10.135    u_tdc/u_merge/StartEdge_stored_reg[0]
  -------------------------------------------------------------------
                         required time                         10.135    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk3[188].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.009ns (21.862%)  route 3.606ns (78.138%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 9.912 - 5.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.428     5.066    u_tdc/u_FineDelay/clk
    SLICE_X122Y104       FDCE                                         r  u_tdc/u_FineDelay/genblk3[188].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y104       FDCE (Prop_fdce_C_Q)         0.379     5.445 r  u_tdc/u_FineDelay/genblk3[188].Startff/Q
                         net (fo=8, routed)           1.062     6.507    u_tdc/u_DecStart/wDecoStartIn[188]
    SLICE_X122Y104       LUT6 (Prop_lut6_I1_O)        0.105     6.612 r  u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_35/O
                         net (fo=1, routed)           0.651     7.264    u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_35_n_0
    SLICE_X122Y104       LUT4 (Prop_lut4_I0_O)        0.105     7.369 r  u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_20/O
                         net (fo=4, routed)           0.254     7.622    u_tdc/u_DecStart/wDecoStartOut[3]_INST_0_i_20_n_0
    SLICE_X123Y104       LUT3 (Prop_lut3_I2_O)        0.105     7.727 r  u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_21/O
                         net (fo=6, routed)           0.430     8.157    u_tdc/u_DecStart/wDecoStartOut[1]_INST_0_i_21_n_0
    SLICE_X124Y104       LUT6 (Prop_lut6_I5_O)        0.105     8.262 r  u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_14/O
                         net (fo=1, routed)           0.607     8.869    u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_14_n_0
    SLICE_X122Y101       LUT3 (Prop_lut3_I0_O)        0.105     8.974 r  u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_3/O
                         net (fo=8, routed)           0.602     9.576    u_tdc/u_DecStart/wDecoStartOut[7]_INST_0_i_3_n_0
    SLICE_X122Y99        LUT5 (Prop_lut5_I2_O)        0.105     9.681 r  u_tdc/u_DecStart/wDecoStartOut[5]_INST_0/O
                         net (fo=1, routed)           0.000     9.681    u_tdc/u_merge/StartEdge[5]
    SLICE_X122Y99        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.455     9.912    u_tdc/u_merge/clk
    SLICE_X122Y99        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[5]/C
                         clock pessimism              0.187    10.099    
                         clock uncertainty           -0.061    10.038    
    SLICE_X122Y99        FDRE (Setup_fdre_C_D)        0.030    10.068    u_tdc/u_merge/StartEdge_stored_reg[5]
  -------------------------------------------------------------------
                         required time                         10.068    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/genblk4[138].StopFF/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/StopEdge_stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.009ns (22.246%)  route 3.527ns (77.754%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 9.914 - 5.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.573     5.211    u_tdc/u_FineDelay/clk
    SLICE_X129Y99        FDCE                                         r  u_tdc/u_FineDelay/genblk4[138].StopFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y99        FDCE (Prop_fdce_C_Q)         0.379     5.590 f  u_tdc/u_FineDelay/genblk4[138].StopFF/Q
                         net (fo=6, routed)           0.978     6.568    u_tdc/u_DecStop/wDecoStoptIn[138]
    SLICE_X130Y99        LUT6 (Prop_lut6_I1_O)        0.105     6.673 f  u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_22/O
                         net (fo=1, routed)           0.660     7.333    u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_22_n_0
    SLICE_X135Y98        LUT5 (Prop_lut5_I2_O)        0.105     7.438 f  u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_11/O
                         net (fo=4, routed)           0.366     7.804    u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_11_n_0
    SLICE_X135Y98        LUT4 (Prop_lut4_I1_O)        0.105     7.909 r  u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_2/O
                         net (fo=5, routed)           0.526     8.435    u_tdc/u_DecStop/wDecoStopOut[7]_INST_0_i_2_n_0
    SLICE_X135Y97        LUT4 (Prop_lut4_I0_O)        0.105     8.540 r  u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.485     9.026    u_tdc/u_DecStop/wDecoStopOut[0]_INST_0_i_3_n_0
    SLICE_X131Y97        LUT6 (Prop_lut6_I2_O)        0.105     9.131 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.511     9.642    u_tdc/u_DecStop/wDecoStopOut[4]_INST_0_i_1_n_0
    SLICE_X131Y97        LUT6 (Prop_lut6_I0_O)        0.105     9.747 r  u_tdc/u_DecStop/wDecoStopOut[4]_INST_0/O
                         net (fo=1, routed)           0.000     9.747    u_tdc/u_merge/FallEdge[4]
    SLICE_X131Y97        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.457     9.914    u_tdc/u_merge/clk
    SLICE_X131Y97        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[4]/C
                         clock pessimism              0.269    10.183    
                         clock uncertainty           -0.061    10.122    
    SLICE_X131Y97        FDRE (Setup_fdre_C_D)        0.030    10.152    u_tdc/u_merge/StopEdge_stored_reg[4]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  0.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[18]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.252%)  route 0.329ns (66.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.658     2.092    u_tdc/u_merge/clk
    SLICE_X108Y98        FDRE                                         r  u_tdc/u_merge/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     2.256 r  u_tdc/u_merge/out_reg[18]/Q
                         net (fo=1, routed)           0.329     2.586    u_memory/oTDC[18]
    RAMB36_X6Y19         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.964     2.527    u_memory/clk_out2_0
    RAMB36_X6Y19         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.366     2.161    
    RAMB36_X6Y19         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[18])
                                                      0.296     2.457    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.996%)  route 0.115ns (45.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.658     2.092    u_tdc/u_Coarse/clk
    SLICE_X109Y99        FDRE                                         r  u_tdc/u_Coarse/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     2.233 r  u_tdc/u_Coarse/stored_reg[1]/Q
                         net (fo=1, routed)           0.115     2.349    u_tdc/u_merge/Coarse[1]
    SLICE_X107Y99        FDRE                                         r  u_tdc/u_merge/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.931     2.493    u_tdc/u_merge/clk
    SLICE_X107Y99        FDRE                                         r  u_tdc/u_merge/out_reg[17]/C
                         clock pessimism             -0.366     2.127    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.070     2.197    u_tdc/u_merge/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[124].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[124].StopFF/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.498%)  route 0.128ns (47.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.661     2.095    u_tdc/u_FineDelay/clk
    SLICE_X127Y99        FDCE                                         r  u_tdc/u_FineDelay/genblk2[124].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y99        FDCE (Prop_fdce_C_Q)         0.141     2.236 r  u_tdc/u_FineDelay/genblk2[124].Firstff/Q
                         net (fo=2, routed)           0.128     2.364    u_tdc/u_FineDelay/wFirstFF[124]
    SLICE_X129Y98        FDCE                                         r  u_tdc/u_FineDelay/genblk4[124].StopFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.936     2.498    u_tdc/u_FineDelay/clk
    SLICE_X129Y98        FDCE                                         r  u_tdc/u_FineDelay/genblk4[124].StopFF/C
                         clock pessimism             -0.366     2.132    
    SLICE_X129Y98        FDCE (Hold_fdce_C_D)         0.070     2.202    u_tdc/u_FineDelay/genblk4[124].StopFF
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[129].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[129].Startff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.123%)  route 0.420ns (74.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.595     2.029    u_tdc/u_FineDelay/clk
    SLICE_X127Y100       FDCE                                         r  u_tdc/u_FineDelay/genblk2[129].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y100       FDCE (Prop_fdce_C_Q)         0.141     2.170 r  u_tdc/u_FineDelay/genblk2[129].Firstff/Q
                         net (fo=2, routed)           0.420     2.590    u_tdc/u_FineDelay/wFirstFF[129]
    SLICE_X115Y96        FDCE                                         r  u_tdc/u_FineDelay/genblk3[129].Startff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.933     2.495    u_tdc/u_FineDelay/clk
    SLICE_X115Y96        FDCE                                         r  u_tdc/u_FineDelay/genblk3[129].Startff/C
                         clock pessimism             -0.134     2.362    
    SLICE_X115Y96        FDCE (Hold_fdce_C_D)         0.066     2.428    u_tdc/u_FineDelay/genblk3[129].Startff
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[127].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[127].StopFF/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.908%)  route 0.131ns (48.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.661     2.095    u_tdc/u_FineDelay/clk
    SLICE_X127Y99        FDCE                                         r  u_tdc/u_FineDelay/genblk2[127].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y99        FDCE (Prop_fdce_C_Q)         0.141     2.236 r  u_tdc/u_FineDelay/genblk2[127].Firstff/Q
                         net (fo=2, routed)           0.131     2.367    u_tdc/u_FineDelay/wFirstFF[127]
    SLICE_X129Y98        FDCE                                         r  u_tdc/u_FineDelay/genblk4[127].StopFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.936     2.498    u_tdc/u_FineDelay/clk
    SLICE_X129Y98        FDCE                                         r  u_tdc/u_FineDelay/genblk4[127].StopFF/C
                         clock pessimism             -0.366     2.132    
    SLICE_X129Y98        FDCE (Hold_fdce_C_D)         0.072     2.204    u_tdc/u_FineDelay/genblk4[127].StopFF
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/FFDelayStart_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X111Y102       FDCE                                         r  u_tdc/FFDelayStart_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_1/Q
                         net (fo=1, routed)           0.108     2.275    u_tdc/FFDelayStart
    SLICE_X111Y101       FDCE                                         r  u_tdc/FFDelayStart_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.863     2.425    u_tdc/iClk
    SLICE_X111Y101       FDCE                                         r  u_tdc/FFDelayStart_2/C
                         clock pessimism             -0.384     2.042    
    SLICE_X111Y101       FDCE (Hold_fdce_C_D)         0.070     2.112    u_tdc/FFDelayStart_2
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.658     2.092    u_tdc/u_Coarse/clk
    SLICE_X109Y99        FDRE                                         r  u_tdc/u_Coarse/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     2.233 r  u_tdc/u_Coarse/stored_reg[0]/Q
                         net (fo=1, routed)           0.110     2.344    u_tdc/u_merge/Coarse[0]
    SLICE_X109Y98        FDRE                                         r  u_tdc/u_merge/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.933     2.495    u_tdc/u_merge/clk
    SLICE_X109Y98        FDRE                                         r  u_tdc/u_merge/out_reg[16]/C
                         clock pessimism             -0.387     2.108    
    SLICE_X109Y98        FDRE (Hold_fdre_C_D)         0.070     2.178    u_tdc/u_merge/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/genblk2[125].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk4[125].StopFF/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.515%)  route 0.127ns (47.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.661     2.095    u_tdc/u_FineDelay/clk
    SLICE_X127Y99        FDCE                                         r  u_tdc/u_FineDelay/genblk2[125].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y99        FDCE (Prop_fdce_C_Q)         0.141     2.236 r  u_tdc/u_FineDelay/genblk2[125].Firstff/Q
                         net (fo=2, routed)           0.127     2.364    u_tdc/u_FineDelay/wFirstFF[125]
    SLICE_X129Y98        FDCE                                         r  u_tdc/u_FineDelay/genblk4[125].StopFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.936     2.498    u_tdc/u_FineDelay/clk
    SLICE_X129Y98        FDCE                                         r  u_tdc/u_FineDelay/genblk4[125].StopFF/C
                         clock pessimism             -0.366     2.132    
    SLICE_X129Y98        FDCE (Hold_fdce_C_D)         0.066     2.198    u_tdc/u_FineDelay/genblk4[125].StopFF
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse/stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.868%)  route 0.426ns (75.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/u_Coarse/clk
    SLICE_X109Y100       FDRE                                         r  u_tdc/u_Coarse/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.141     2.167 r  u_tdc/u_Coarse/count_reg[4]/Q
                         net (fo=2, routed)           0.426     2.593    u_tdc/u_Coarse/count[4]
    SLICE_X108Y99        FDRE                                         r  u_tdc/u_Coarse/stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.933     2.495    u_tdc/u_Coarse/clk
    SLICE_X108Y99        FDRE                                         r  u_tdc/u_Coarse/stored_reg[4]/C
                         clock pessimism             -0.134     2.362    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.059     2.421    u_tdc/u_Coarse/stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse/stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.453%)  route 0.436ns (75.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/u_Coarse/clk
    SLICE_X109Y100       FDRE                                         r  u_tdc/u_Coarse/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.141     2.167 r  u_tdc/u_Coarse/count_reg[1]/Q
                         net (fo=2, routed)           0.436     2.602    u_tdc/u_Coarse/count[1]
    SLICE_X109Y99        FDRE                                         r  u_tdc/u_Coarse/stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.933     2.495    u_tdc/u_Coarse/clk
    SLICE_X109Y99        FDRE                                         r  u_tdc/u_Coarse/stored_reg[1]/C
                         clock pessimism             -0.134     2.362    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.066     2.428    u_tdc/u_Coarse/stored_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         5.000       2.830      RAMB36_X6Y19     u_memory/u_FIFO36E1/WRCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0    u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X101Y97    ledWR_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X111Y102   u_tdc/FFDelayStart_1/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X111Y101   u_tdc/FFDelayStart_2/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X108Y100   u_tdc/u_Coarse/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X109Y102   u_tdc/u_Coarse/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X109Y102   u_tdc/u_Coarse/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X109Y102   u_tdc/u_Coarse/count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X101Y97    ledWR_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X101Y97    ledWR_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y102   u_tdc/FFDelayStart_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y102   u_tdc/FFDelayStart_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y101   u_tdc/FFDelayStart_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y101   u_tdc/FFDelayStart_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X108Y100   u_tdc/u_Coarse/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X108Y100   u_tdc/u_Coarse/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X109Y102   u_tdc/u_Coarse/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X109Y102   u_tdc/u_Coarse/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X101Y97    ledWR_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X101Y97    ledWR_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y102   u_tdc/FFDelayStart_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y102   u_tdc/FFDelayStart_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y101   u_tdc/FFDelayStart_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y101   u_tdc/FFDelayStart_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X108Y100   u_tdc/u_Coarse/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X108Y100   u_tdc/u_Coarse/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X109Y102   u_tdc/u_Coarse/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X109Y102   u_tdc/u_Coarse/count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      133.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             133.680ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379     5.405 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.715     6.120    counter_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105     6.225 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291     6.516    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   140.196    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        140.196    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                133.680    

Slack (MET) :             133.680ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379     5.405 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.715     6.120    counter_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105     6.225 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291     6.516    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   140.196    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        140.196    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                133.680    

Slack (MET) :             133.680ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379     5.405 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.715     6.120    counter_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105     6.225 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291     6.516    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   140.196    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        140.196    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                133.680    

Slack (MET) :             133.680ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379     5.405 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.715     6.120    counter_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105     6.225 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291     6.516    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   140.196    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        140.196    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                133.680    

Slack (MET) :             133.680ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.484ns (32.480%)  route 1.006ns (67.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379     5.405 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.715     6.120    counter_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.105     6.225 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.291     6.516    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   140.196    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        140.196    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                133.680    

Slack (MET) :             134.247ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.590ns (45.139%)  route 0.717ns (54.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348     5.374 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.717     6.091    counter_reg[2]
    SLICE_X85Y146        LUT4 (Prop_lut4_I2_O)        0.242     6.333 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.333    counter[3]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.032   140.580    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        140.580    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                134.247    

Slack (MET) :             134.274ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.600ns (45.555%)  route 0.717ns (54.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348     5.374 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.717     6.091    counter_reg[2]
    SLICE_X85Y146        LUT3 (Prop_lut3_I2_O)        0.252     6.343 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.343    counter[2]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.069   140.617    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        140.617    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                134.274    

Slack (MET) :             134.274ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.600ns (45.555%)  route 0.717ns (54.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348     5.374 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.717     6.091    counter_reg[2]
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.252     6.343 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     6.343    counter[4]_i_2_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.069   140.617    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        140.617    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                134.274    

Slack (MET) :             134.306ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.587ns (46.447%)  route 0.677ns (53.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348     5.374 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.677     6.051    counter_reg[4]
    SLICE_X84Y146        LUT6 (Prop_lut6_I0_O)        0.239     6.290 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000     6.290    uart_clk_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism              0.267   140.627    
                         clock uncertainty           -0.103   140.524    
    SLICE_X84Y146        FDRE (Setup_fdre_C_D)        0.072   140.596    uart_clk_reg
  -------------------------------------------------------------------
                         required time                        140.596    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                134.306    

Slack (MET) :             134.337ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.625ns  (clk_out_block_clock_clk_wiz_0_0 rise@135.625ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.484ns (39.827%)  route 0.731ns (60.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 140.360 - 135.625 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.388     5.026    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379     5.405 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.731     6.136    counter_reg[0]
    SLICE_X85Y146        LUT2 (Prop_lut2_I0_O)        0.105     6.241 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.241    counter[1]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    135.625   135.625 r  
    R3                                                0.000   135.625 r  clk_p (IN)
                         net (fo=0)                   0.000   135.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   136.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   137.479    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074   137.553 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452   139.005    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   139.082 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.278   140.360    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.291   140.651    
                         clock uncertainty           -0.103   140.548    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.030   140.578    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        140.578    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                134.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.228%)  route 0.087ns (31.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     2.141 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.087     2.227    counter_reg[0]
    SLICE_X84Y146        LUT6 (Prop_lut6_I4_O)        0.045     2.272 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000     2.272    uart_clk_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.386     2.013    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.120     2.133    uart_clk_reg
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.103%)  route 0.161ns (45.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     2.141 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.161     2.302    counter_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.049     2.351 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.351    counter[4]_i_2_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107     2.107    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.574%)  route 0.161ns (46.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     2.141 r  counter_reg[3]/Q
                         net (fo=4, routed)           0.161     2.302    counter_reg[3]
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.045     2.347 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.347    counter[3]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092     2.092    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.336%)  route 0.188ns (50.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     2.141 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.188     2.329    counter_reg[1]
    SLICE_X85Y146        LUT3 (Prop_lut3_I0_O)        0.042     2.371 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.371    counter[2]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107     2.107    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.743%)  route 0.188ns (50.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     2.141 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.188     2.329    counter_reg[1]
    SLICE_X85Y146        LUT2 (Prop_lut2_I1_O)        0.045     2.374 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.374    counter[1]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.091     2.091    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.600%)  route 0.251ns (57.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141     2.141 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.251     2.391    counter_reg[0]
    SLICE_X85Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.436 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.436    counter[0]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092     2.092    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     2.128 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.125     2.253    counter_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098     2.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.116     2.467    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018     1.982    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     2.128 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.125     2.253    counter_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098     2.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.116     2.467    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018     1.982    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     2.128 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.125     2.253    counter_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098     2.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.116     2.467    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018     1.982    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.566     2.000    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128     2.128 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.125     2.253    counter_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098     2.351 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.116     2.467    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.836     2.398    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.399     2.000    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018     1.982    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.485    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 67.812 }
Period(ns):         135.625
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         135.625     134.033    BUFGCTRL_X0Y1    u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         135.625     134.376    MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X85Y146    counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X85Y146    counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X85Y146    counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X85Y146    counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X85Y146    counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X100Y97    ledRE_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X104Y96    mem_buffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.625     134.625    SLICE_X104Y96    mem_buffer_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       135.625     77.735     MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.812      67.312     SLICE_X85Y146    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.812      67.312     SLICE_X85Y146    counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.812      67.312     SLICE_X85Y146    counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.812      67.312     SLICE_X85Y146    counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         67.813      67.312     SLICE_X85Y146    counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.812      67.312     SLICE_X85Y146    counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  clkfbout_block_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[236].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.484ns (12.809%)  route 3.295ns (87.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.423     5.061    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.379     5.440 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.633     6.073    u_tdc/done
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.105     6.178 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.662     8.839    u_tdc/u_FineDelay/iRst
    SLICE_X127Y127       FDCE                                         f  u_tdc/u_FineDelay/genblk2[236].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.307     9.764    u_tdc/u_FineDelay/clk
    SLICE_X127Y127       FDCE                                         r  u_tdc/u_FineDelay/genblk2[236].Firstff/C
                         clock pessimism              0.247    10.011    
                         clock uncertainty           -0.061     9.950    
    SLICE_X127Y127       FDCE (Recov_fdce_C_CLR)     -0.331     9.619    u_tdc/u_FineDelay/genblk2[236].Firstff
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[237].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.484ns (12.809%)  route 3.295ns (87.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.423     5.061    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.379     5.440 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.633     6.073    u_tdc/done
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.105     6.178 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.662     8.839    u_tdc/u_FineDelay/iRst
    SLICE_X127Y127       FDCE                                         f  u_tdc/u_FineDelay/genblk2[237].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.307     9.764    u_tdc/u_FineDelay/clk
    SLICE_X127Y127       FDCE                                         r  u_tdc/u_FineDelay/genblk2[237].Firstff/C
                         clock pessimism              0.247    10.011    
                         clock uncertainty           -0.061     9.950    
    SLICE_X127Y127       FDCE (Recov_fdce_C_CLR)     -0.331     9.619    u_tdc/u_FineDelay/genblk2[237].Firstff
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[238].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.484ns (12.809%)  route 3.295ns (87.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.423     5.061    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.379     5.440 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.633     6.073    u_tdc/done
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.105     6.178 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.662     8.839    u_tdc/u_FineDelay/iRst
    SLICE_X127Y127       FDCE                                         f  u_tdc/u_FineDelay/genblk2[238].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.307     9.764    u_tdc/u_FineDelay/clk
    SLICE_X127Y127       FDCE                                         r  u_tdc/u_FineDelay/genblk2[238].Firstff/C
                         clock pessimism              0.247    10.011    
                         clock uncertainty           -0.061     9.950    
    SLICE_X127Y127       FDCE (Recov_fdce_C_CLR)     -0.331     9.619    u_tdc/u_FineDelay/genblk2[238].Firstff
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[239].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.484ns (12.809%)  route 3.295ns (87.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.423     5.061    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.379     5.440 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.633     6.073    u_tdc/done
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.105     6.178 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.662     8.839    u_tdc/u_FineDelay/iRst
    SLICE_X127Y127       FDCE                                         f  u_tdc/u_FineDelay/genblk2[239].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.307     9.764    u_tdc/u_FineDelay/clk
    SLICE_X127Y127       FDCE                                         r  u_tdc/u_FineDelay/genblk2[239].Firstff/C
                         clock pessimism              0.247    10.011    
                         clock uncertainty           -0.061     9.950    
    SLICE_X127Y127       FDCE (Recov_fdce_C_CLR)     -0.331     9.619    u_tdc/u_FineDelay/genblk2[239].Firstff
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[232].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.484ns (13.188%)  route 3.186ns (86.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 9.762 - 5.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.423     5.061    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.379     5.440 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.633     6.073    u_tdc/done
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.105     6.178 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.553     8.731    u_tdc/u_FineDelay/iRst
    SLICE_X127Y126       FDCE                                         f  u_tdc/u_FineDelay/genblk2[232].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.305     9.762    u_tdc/u_FineDelay/clk
    SLICE_X127Y126       FDCE                                         r  u_tdc/u_FineDelay/genblk2[232].Firstff/C
                         clock pessimism              0.247    10.009    
                         clock uncertainty           -0.061     9.948    
    SLICE_X127Y126       FDCE (Recov_fdce_C_CLR)     -0.331     9.617    u_tdc/u_FineDelay/genblk2[232].Firstff
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[233].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.484ns (13.188%)  route 3.186ns (86.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 9.762 - 5.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.423     5.061    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.379     5.440 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.633     6.073    u_tdc/done
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.105     6.178 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.553     8.731    u_tdc/u_FineDelay/iRst
    SLICE_X127Y126       FDCE                                         f  u_tdc/u_FineDelay/genblk2[233].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.305     9.762    u_tdc/u_FineDelay/clk
    SLICE_X127Y126       FDCE                                         r  u_tdc/u_FineDelay/genblk2[233].Firstff/C
                         clock pessimism              0.247    10.009    
                         clock uncertainty           -0.061     9.948    
    SLICE_X127Y126       FDCE (Recov_fdce_C_CLR)     -0.331     9.617    u_tdc/u_FineDelay/genblk2[233].Firstff
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[234].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.484ns (13.188%)  route 3.186ns (86.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 9.762 - 5.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.423     5.061    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.379     5.440 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.633     6.073    u_tdc/done
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.105     6.178 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.553     8.731    u_tdc/u_FineDelay/iRst
    SLICE_X127Y126       FDCE                                         f  u_tdc/u_FineDelay/genblk2[234].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.305     9.762    u_tdc/u_FineDelay/clk
    SLICE_X127Y126       FDCE                                         r  u_tdc/u_FineDelay/genblk2[234].Firstff/C
                         clock pessimism              0.247    10.009    
                         clock uncertainty           -0.061     9.948    
    SLICE_X127Y126       FDCE (Recov_fdce_C_CLR)     -0.331     9.617    u_tdc/u_FineDelay/genblk2[234].Firstff
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[235].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.484ns (13.188%)  route 3.186ns (86.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 9.762 - 5.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.423     5.061    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.379     5.440 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.633     6.073    u_tdc/done
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.105     6.178 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.553     8.731    u_tdc/u_FineDelay/iRst
    SLICE_X127Y126       FDCE                                         f  u_tdc/u_FineDelay/genblk2[235].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.305     9.762    u_tdc/u_FineDelay/clk
    SLICE_X127Y126       FDCE                                         r  u_tdc/u_FineDelay/genblk2[235].Firstff/C
                         clock pessimism              0.247    10.009    
                         clock uncertainty           -0.061     9.948    
    SLICE_X127Y126       FDCE (Recov_fdce_C_CLR)     -0.331     9.617    u_tdc/u_FineDelay/genblk2[235].Firstff
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[4].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.484ns (12.906%)  route 3.266ns (87.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 9.904 - 5.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.423     5.061    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.379     5.440 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.633     6.073    u_tdc/done
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.105     6.178 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.633     8.811    u_tdc/u_FineDelay/iRst
    SLICE_X127Y69        FDCE                                         f  u_tdc/u_FineDelay/genblk2[4].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.447     9.904    u_tdc/u_FineDelay/clk
    SLICE_X127Y69        FDCE                                         r  u_tdc/u_FineDelay/genblk2[4].Firstff/C
                         clock pessimism              0.187    10.091    
                         clock uncertainty           -0.061    10.030    
    SLICE_X127Y69        FDCE (Recov_fdce_C_CLR)     -0.331     9.699    u_tdc/u_FineDelay/genblk2[4].Firstff
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk2[5].Firstff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.484ns (12.906%)  route 3.266ns (87.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 9.904 - 5.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.423     5.061    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.379     5.440 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.633     6.073    u_tdc/done
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.105     6.178 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         2.633     8.811    u_tdc/u_FineDelay/iRst
    SLICE_X127Y69        FDCE                                         f  u_tdc/u_FineDelay/genblk2[5].Firstff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     6.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     8.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.447     9.904    u_tdc/u_FineDelay/clk
    SLICE_X127Y69        FDCE                                         r  u_tdc/u_FineDelay/genblk2[5].Firstff/C
                         clock pessimism              0.187    10.091    
                         clock uncertainty           -0.061    10.030    
    SLICE_X127Y69        FDCE (Recov_fdce_C_CLR)     -0.331     9.699    u_tdc/u_FineDelay/genblk2[5].Firstff
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  0.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/FFDelayStart_2/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.288%)  route 0.209ns (59.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.141     2.167 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.209     2.376    u_tdc/done
    SLICE_X111Y101       FDCE                                         f  u_tdc/FFDelayStart_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.863     2.425    u_tdc/iClk
    SLICE_X111Y101       FDCE                                         r  u_tdc/FFDelayStart_2/C
                         clock pessimism             -0.387     2.039    
    SLICE_X111Y101       FDCE (Remov_fdce_C_CLR)     -0.092     1.947    u_tdc/FFDelayStart_2
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[117].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.466%)  route 0.491ns (72.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X111Y101       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X111Y101       LUT2 (Prop_lut2_I1_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.336     2.703    u_tdc/u_FineDelay/iRst
    SLICE_X118Y97        FDCE                                         f  u_tdc/u_FineDelay/genblk3[117].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.935     2.497    u_tdc/u_FineDelay/clk
    SLICE_X118Y97        FDCE                                         r  u_tdc/u_FineDelay/genblk3[117].Startff/C
                         clock pessimism             -0.134     2.364    
    SLICE_X118Y97        FDCE (Remov_fdce_C_CLR)     -0.092     2.272    u_tdc/u_FineDelay/genblk3[117].Startff
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[118].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.466%)  route 0.491ns (72.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X111Y101       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X111Y101       LUT2 (Prop_lut2_I1_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.336     2.703    u_tdc/u_FineDelay/iRst
    SLICE_X118Y97        FDCE                                         f  u_tdc/u_FineDelay/genblk3[118].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.935     2.497    u_tdc/u_FineDelay/clk
    SLICE_X118Y97        FDCE                                         r  u_tdc/u_FineDelay/genblk3[118].Startff/C
                         clock pessimism             -0.134     2.364    
    SLICE_X118Y97        FDCE (Remov_fdce_C_CLR)     -0.092     2.272    u_tdc/u_FineDelay/genblk3[118].Startff
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[120].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.466%)  route 0.491ns (72.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X111Y101       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X111Y101       LUT2 (Prop_lut2_I1_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.336     2.703    u_tdc/u_FineDelay/iRst
    SLICE_X118Y97        FDCE                                         f  u_tdc/u_FineDelay/genblk3[120].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.935     2.497    u_tdc/u_FineDelay/clk
    SLICE_X118Y97        FDCE                                         r  u_tdc/u_FineDelay/genblk3[120].Startff/C
                         clock pessimism             -0.134     2.364    
    SLICE_X118Y97        FDCE (Remov_fdce_C_CLR)     -0.092     2.272    u_tdc/u_FineDelay/genblk3[120].Startff
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[111].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.477%)  route 0.544ns (74.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X111Y101       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X111Y101       LUT2 (Prop_lut2_I1_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.389     2.756    u_tdc/u_FineDelay/iRst
    SLICE_X119Y95        FDCE                                         f  u_tdc/u_FineDelay/genblk3[111].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.934     2.496    u_tdc/u_FineDelay/clk
    SLICE_X119Y95        FDCE                                         r  u_tdc/u_FineDelay/genblk3[111].Startff/C
                         clock pessimism             -0.134     2.363    
    SLICE_X119Y95        FDCE (Remov_fdce_C_CLR)     -0.092     2.271    u_tdc/u_FineDelay/genblk3[111].Startff
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[114].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.477%)  route 0.544ns (74.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X111Y101       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X111Y101       LUT2 (Prop_lut2_I1_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.389     2.756    u_tdc/u_FineDelay/iRst
    SLICE_X119Y95        FDCE                                         f  u_tdc/u_FineDelay/genblk3[114].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.934     2.496    u_tdc/u_FineDelay/clk
    SLICE_X119Y95        FDCE                                         r  u_tdc/u_FineDelay/genblk3[114].Startff/C
                         clock pessimism             -0.134     2.363    
    SLICE_X119Y95        FDCE (Remov_fdce_C_CLR)     -0.092     2.271    u_tdc/u_FineDelay/genblk3[114].Startff
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[53].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.477%)  route 0.544ns (74.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X111Y101       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X111Y101       LUT2 (Prop_lut2_I1_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.389     2.756    u_tdc/u_FineDelay/iRst
    SLICE_X119Y95        FDCE                                         f  u_tdc/u_FineDelay/genblk3[53].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.934     2.496    u_tdc/u_FineDelay/clk
    SLICE_X119Y95        FDCE                                         r  u_tdc/u_FineDelay/genblk3[53].Startff/C
                         clock pessimism             -0.134     2.363    
    SLICE_X119Y95        FDCE (Remov_fdce_C_CLR)     -0.092     2.271    u_tdc/u_FineDelay/genblk3[53].Startff
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[56].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.477%)  route 0.544ns (74.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X111Y101       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X111Y101       LUT2 (Prop_lut2_I1_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.389     2.756    u_tdc/u_FineDelay/iRst
    SLICE_X119Y95        FDCE                                         f  u_tdc/u_FineDelay/genblk3[56].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.934     2.496    u_tdc/u_FineDelay/clk
    SLICE_X119Y95        FDCE                                         r  u_tdc/u_FineDelay/genblk3[56].Startff/C
                         clock pessimism             -0.134     2.363    
    SLICE_X119Y95        FDCE (Remov_fdce_C_CLR)     -0.092     2.271    u_tdc/u_FineDelay/genblk3[56].Startff
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[57].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.477%)  route 0.544ns (74.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X111Y101       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X111Y101       LUT2 (Prop_lut2_I1_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.389     2.756    u_tdc/u_FineDelay/iRst
    SLICE_X119Y95        FDCE                                         f  u_tdc/u_FineDelay/genblk3[57].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.934     2.496    u_tdc/u_FineDelay/clk
    SLICE_X119Y95        FDCE                                         r  u_tdc/u_FineDelay/genblk3[57].Startff/C
                         clock pessimism             -0.134     2.363    
    SLICE_X119Y95        FDCE (Remov_fdce_C_CLR)     -0.092     2.271    u_tdc/u_FineDelay/genblk3[57].Startff
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_tdc/FFDelayStart_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/genblk3[109].Startff/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.348%)  route 0.548ns (74.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/iClk
    SLICE_X111Y101       FDCE                                         r  u_tdc/FFDelayStart_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.141     2.167 r  u_tdc/FFDelayStart_2/Q
                         net (fo=1, routed)           0.155     2.322    u_tdc/ready
    SLICE_X111Y101       LUT2 (Prop_lut2_I1_O)        0.045     2.367 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.392     2.760    u_tdc/u_FineDelay/iRst
    SLICE_X118Y95        FDCE                                         f  u_tdc/u_FineDelay/genblk3[109].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.934     2.496    u_tdc/u_FineDelay/clk
    SLICE_X118Y95        FDCE                                         r  u_tdc/u_FineDelay/genblk3[109].Startff/C
                         clock pessimism             -0.134     2.363    
    SLICE_X118Y95        FDCE (Remov_fdce_C_CLR)     -0.092     2.271    u_tdc/u_FineDelay/genblk3[109].Startff
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.489    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.268ns  (logic 2.882ns (34.863%)  route 5.385ns (65.137%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE                         0.000     0.000 r  u_uart/o_Tx_Serial_reg/C
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_uart/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           5.385     5.783    TX_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.484     8.268 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     8.268    TX
    U19                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            readEN_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.511ns  (logic 0.843ns (24.021%)  route 2.667ns (75.979%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          2.667     3.406    u_memory/startReading_IBUF
    SLICE_X105Y97        LUT6 (Prop_lut6_I2_O)        0.105     3.511 r  u_memory/readEN_i_1/O
                         net (fo=1, routed)           0.000     3.511    u_memory_n_34
    SLICE_X105Y97        FDRE                                         r  readEN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 but_rst_read
                            (input port)
  Destination:            uart_send_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 0.849ns (24.280%)  route 2.647ns (75.720%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 f  but_rst_read (IN)
                         net (fo=0)                   0.000     0.000    but_rst_read
    R5                   IBUF (Prop_ibuf_I_O)         0.744     0.744 f  but_rst_read_IBUF_inst/O
                         net (fo=1, routed)           2.647     3.390    but_rst_read_IBUF
    SLICE_X106Y101       LUT3 (Prop_lut3_I2_O)        0.105     3.495 r  uart_send_i_1/O
                         net (fo=1, routed)           0.000     3.495    uart_send0
    SLICE_X106Y101       FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/r_Tx_Data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/o_Tx_Serial_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.002ns  (logic 0.653ns (32.622%)  route 1.349ns (67.378%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE                         0.000     0.000 r  u_uart/r_Tx_Data_reg[5]/C
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_uart/r_Tx_Data_reg[5]/Q
                         net (fo=1, routed)           0.661     1.094    u_uart/r_Tx_Data[5]
    SLICE_X104Y101       LUT6 (Prop_lut6_I3_O)        0.105     1.199 r  u_uart/o_Tx_Serial_i_2/O
                         net (fo=1, routed)           0.688     1.887    u_uart/o_Tx_Serial_i_2_n_0
    SLICE_X104Y101       LUT5 (Prop_lut5_I0_O)        0.115     2.002 r  u_uart/o_Tx_Serial_i_1/O
                         net (fo=1, routed)           0.000     2.002    u_uart/o_Tx_Serial_i_1_n_0
    SLICE_X104Y101       FDRE                                         r  u_uart/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.863ns  (logic 0.538ns (28.884%)  route 1.325ns (71.116%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDRE                         0.000     0.000 r  starting_delay_counter_reg[2]/C
    SLICE_X102Y101       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  starting_delay_counter_reg[2]/Q
                         net (fo=5, routed)           0.725     1.158    starting_delay_counter_reg[2]
    SLICE_X102Y101       LUT5 (Prop_lut5_I4_O)        0.105     1.263 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.599     1.863    starting_delay_counter[3]_i_1_n_0
    SLICE_X102Y101       FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.863ns  (logic 0.538ns (28.884%)  route 1.325ns (71.116%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDRE                         0.000     0.000 r  starting_delay_counter_reg[2]/C
    SLICE_X102Y101       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  starting_delay_counter_reg[2]/Q
                         net (fo=5, routed)           0.725     1.158    starting_delay_counter_reg[2]
    SLICE_X102Y101       LUT5 (Prop_lut5_I4_O)        0.105     1.263 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.599     1.863    starting_delay_counter[3]_i_1_n_0
    SLICE_X102Y101       FDRE                                         r  starting_delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.863ns  (logic 0.538ns (28.884%)  route 1.325ns (71.116%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDRE                         0.000     0.000 r  starting_delay_counter_reg[2]/C
    SLICE_X102Y101       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  starting_delay_counter_reg[2]/Q
                         net (fo=5, routed)           0.725     1.158    starting_delay_counter_reg[2]
    SLICE_X102Y101       LUT5 (Prop_lut5_I4_O)        0.105     1.263 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.599     1.863    starting_delay_counter[3]_i_1_n_0
    SLICE_X102Y101       FDRE                                         r  starting_delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_delay_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.863ns  (logic 0.538ns (28.884%)  route 1.325ns (71.116%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDRE                         0.000     0.000 r  starting_delay_counter_reg[2]/C
    SLICE_X102Y101       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  starting_delay_counter_reg[2]/Q
                         net (fo=5, routed)           0.725     1.158    starting_delay_counter_reg[2]
    SLICE_X102Y101       LUT5 (Prop_lut5_I4_O)        0.105     1.263 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.599     1.863    starting_delay_counter[3]_i_1_n_0
    SLICE_X102Y101       FDRE                                         r  starting_delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.733ns  (logic 0.538ns (31.041%)  route 1.195ns (68.959%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[1]/C
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.433     0.433 f  u_uart/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=8, routed)           0.605     1.038    u_uart/FSM_sequential_r_SM_Main_reg_n_0_[1]
    SLICE_X105Y101       LUT3 (Prop_lut3_I2_O)        0.105     1.143 r  u_uart/r_Tx_Data[7]_i_1/O
                         net (fo=8, routed)           0.590     1.733    u_uart/r_Tx_Data_0
    SLICE_X104Y100       FDRE                                         r  u_uart/r_Tx_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.733ns  (logic 0.538ns (31.041%)  route 1.195ns (68.959%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[1]/C
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.433     0.433 f  u_uart/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=8, routed)           0.605     1.038    u_uart/FSM_sequential_r_SM_Main_reg_n_0_[1]
    SLICE_X105Y101       LUT3 (Prop_lut3_I2_O)        0.105     1.143 r  u_uart/r_Tx_Data[7]_i_1/O
                         net (fo=8, routed)           0.590     1.733    u_uart/r_Tx_Data_0
    SLICE_X104Y100       FDRE                                         r  u_uart/r_Tx_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.238%)  route 0.171ns (54.762%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDRE                         0.000     0.000 r  uart_buffer_reg[4]/C
    SLICE_X105Y97        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_buffer_reg[4]/Q
                         net (fo=1, routed)           0.171     0.312    u_uart/D[4]
    SLICE_X104Y100       FDRE                                         r  u_uart/r_Tx_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/FSM_sequential_r_SM_Main_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.978%)  route 0.129ns (41.022%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.129     0.270    u_uart/r_SM_Main[0]
    SLICE_X104Y101       LUT2 (Prop_lut2_I0_O)        0.045     0.315 r  u_uart/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     0.315    u_uart/r_SM_Main__0[1]
    SLICE_X104Y101       FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.466%)  route 0.176ns (55.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE                         0.000     0.000 r  uart_buffer_reg[0]/C
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_buffer_reg[0]/Q
                         net (fo=1, routed)           0.176     0.317    u_uart/D[0]
    SLICE_X105Y100       FDRE                                         r  u_uart/r_Tx_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/o_Tx_Serial_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.189ns (59.365%)  route 0.129ns (40.635%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.129     0.270    u_uart/r_SM_Main[0]
    SLICE_X104Y101       LUT5 (Prop_lut5_I4_O)        0.048     0.318 r  u_uart/o_Tx_Serial_i_1/O
                         net (fo=1, routed)           0.000     0.318    u_uart/o_Tx_Serial_i_1_n_0
    SLICE_X104Y101       FDRE                                         r  u_uart/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Bit_Index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.240%)  route 0.133ns (41.760%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/C
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_uart/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=8, routed)           0.133     0.274    u_uart/r_SM_Main[0]
    SLICE_X104Y101       LUT3 (Prop_lut3_I2_O)        0.045     0.319 r  u_uart/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    u_uart/r_Bit_Index[0]_i_1_n_0
    SLICE_X104Y101       FDRE                                         r  u_uart/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.527%)  route 0.199ns (58.473%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE                         0.000     0.000 r  uart_buffer_reg[5]/C
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_buffer_reg[5]/Q
                         net (fo=1, routed)           0.199     0.340    u_uart/D[5]
    SLICE_X104Y100       FDRE                                         r  u_uart/r_Tx_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.209ns (60.990%)  route 0.134ns (39.010%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[1]/C
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_uart/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=8, routed)           0.134     0.298    u_uart/FSM_sequential_r_SM_Main_reg_n_0_[1]
    SLICE_X105Y101       LUT6 (Prop_lut6_I1_O)        0.045     0.343 r  u_uart/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    u_uart/r_SM_Main__0[0]
    SLICE_X105Y101       FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/o_Tx_Reload_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.812%)  route 0.135ns (39.188%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE                         0.000     0.000 r  u_uart/FSM_sequential_r_SM_Main_reg[1]/C
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_uart/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=8, routed)           0.135     0.299    u_uart/FSM_sequential_r_SM_Main_reg_n_0_[1]
    SLICE_X105Y101       LUT6 (Prop_lut6_I4_O)        0.045     0.344 r  u_uart/o_Tx_Reload_i_1/O
                         net (fo=1, routed)           0.000     0.344    u_uart/o_Tx_Reload_i_1_n_0
    SLICE_X105Y101       FDRE                                         r  u_uart/o_Tx_Reload_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/r_Tx_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (41.002%)  route 0.203ns (58.998%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDRE                         0.000     0.000 r  uart_buffer_reg[6]/C
    SLICE_X105Y97        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_buffer_reg[6]/Q
                         net (fo=1, routed)           0.203     0.344    u_uart/D[6]
    SLICE_X104Y100       FDRE                                         r  u_uart/r_Tx_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            starting_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (59.984%)  route 0.139ns (40.016%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDRE                         0.000     0.000 r  starting_delay_counter_reg[0]/C
    SLICE_X102Y101       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  starting_delay_counter_reg[0]/Q
                         net (fo=7, routed)           0.139     0.303    starting_delay_counter_reg[0]
    SLICE_X103Y101       LUT5 (Prop_lut5_I0_O)        0.045     0.348 r  starting_flag_i_1/O
                         net (fo=1, routed)           0.000     0.348    starting_flag_i_1_n_0
    SLICE_X103Y101       FDRE                                         r  starting_flag_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.052ns  (logic 3.689ns (45.809%)  route 4.364ns (54.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.557     5.195    clk
    SLICE_X101Y97        FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y97        FDRE (Prop_fdre_C_Q)         0.379     5.574 r  ledWR_reg/Q
                         net (fo=1, routed)           4.364     9.938    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         3.310    13.247 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000    13.247    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.345ns  (logic 0.592ns (25.246%)  route 1.753ns (74.754%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.423     5.061    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.379     5.440 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.633     6.073    u_tdc/done
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.105     6.178 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.255     6.433    u_tdc/u_merge/irst
    SLICE_X111Y101       LUT2 (Prop_lut2_I1_O)        0.108     6.541 f  u_tdc/u_merge/enable_counter_i_1/O
                         net (fo=5, routed)           0.865     7.406    u_tdc/u_merge/rst
    SLICE_X114Y100       FDCE                                         f  u_tdc/u_merge/storeStart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/enable_counter_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.890ns  (logic 0.592ns (31.325%)  route 1.298ns (68.675%))
  Logic Levels:           2  (LUT2=2)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.423     5.061    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.379     5.440 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.633     6.073    u_tdc/done
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.105     6.178 f  u_tdc/u_merge_i_1/O
                         net (fo=743, routed)         0.255     6.433    u_tdc/u_merge/irst
    SLICE_X111Y101       LUT2 (Prop_lut2_I1_O)        0.108     6.541 f  u_tdc/u_merge/enable_counter_i_1/O
                         net (fo=5, routed)           0.410     6.951    u_tdc/u_merge/rst
    SLICE_X112Y101       FDCE                                         f  u_tdc/u_merge/enable_counter_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/enable_counter_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.187ns (28.572%)  route 0.467ns (71.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.141     2.167 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.283     2.450    u_tdc/u_merge/Reg_rstint
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.046     2.496 f  u_tdc/u_merge/enable_counter_i_1/O
                         net (fo=5, routed)           0.185     2.680    u_tdc/u_merge/rst
    SLICE_X112Y101       FDCE                                         f  u_tdc/u_merge/enable_counter_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tdc/u_merge/Reg_rstint_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/storeStart_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.870ns  (logic 0.187ns (21.504%)  route 0.683ns (78.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.592     2.026    u_tdc/u_merge/clk
    SLICE_X110Y101       FDSE                                         r  u_tdc/u_merge/Reg_rstint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDSE (Prop_fdse_C_Q)         0.141     2.167 f  u_tdc/u_merge/Reg_rstint_reg/Q
                         net (fo=8, routed)           0.283     2.450    u_tdc/u_merge/Reg_rstint
    SLICE_X111Y101       LUT2 (Prop_lut2_I0_O)        0.046     2.496 f  u_tdc/u_merge/enable_counter_i_1/O
                         net (fo=5, routed)           0.400     2.895    u_tdc/u_merge/rst
    SLICE_X114Y100       FDCE                                         f  u_tdc/u_merge/storeStart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.543ns  (logic 1.406ns (39.671%)  route 2.138ns (60.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.650     2.084    clk
    SLICE_X101Y97        FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y97        FDRE (Prop_fdre_C_Q)         0.141     2.225 r  ledWR_reg/Q
                         net (fo=1, routed)           2.138     4.363    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         1.265     5.627 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000     5.627    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 3.723ns (45.360%)  route 4.484ns (54.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.557     5.195    clkWizard
    SLICE_X100Y97        FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y97        FDRE (Prop_fdre_C_Q)         0.433     5.628 r  ledRE_reg/Q
                         net (fo=1, routed)           4.484    10.112    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         3.290    13.402 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000    13.402    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.521ns  (logic 0.632ns (41.561%)  route 0.889ns (58.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.566     5.204    clkWizard
    SLICE_X104Y97        FDRE                                         r  mem_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDRE (Prop_fdre_C_Q)         0.398     5.602 r  mem_buffer_reg[6]/Q
                         net (fo=1, routed)           0.889     6.491    mem_buffer[6]
    SLICE_X105Y97        LUT6 (Prop_lut6_I1_O)        0.234     6.725 r  uart_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     6.725    uart_buffer[6]_i_1_n_0
    SLICE_X105Y97        FDRE                                         r  uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.434ns  (logic 0.633ns (44.154%)  route 0.801ns (55.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.566     5.204    clkWizard
    SLICE_X104Y98        FDRE                                         r  mem_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.398     5.602 r  mem_buffer_reg[23]/Q
                         net (fo=1, routed)           0.801     6.403    mem_buffer[23]
    SLICE_X105Y99        LUT6 (Prop_lut6_I5_O)        0.235     6.638 r  uart_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     6.638    uart_buffer[7]_i_1_n_0
    SLICE_X105Y99        FDRE                                         r  uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.330ns  (logic 0.538ns (40.438%)  route 0.792ns (59.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.566     5.204    clkWizard
    SLICE_X104Y98        FDRE                                         r  mem_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.433     5.637 r  mem_buffer_reg[1]/Q
                         net (fo=1, routed)           0.792     6.430    mem_buffer[1]
    SLICE_X105Y99        LUT6 (Prop_lut6_I1_O)        0.105     6.535 r  uart_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     6.535    uart_buffer[1]_i_1_n_0
    SLICE_X105Y99        FDRE                                         r  uart_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.322ns  (logic 0.630ns (47.665%)  route 0.692ns (52.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.566     5.204    clkWizard
    SLICE_X104Y96        FDRE                                         r  mem_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.398     5.602 r  mem_buffer_reg[24]/Q
                         net (fo=1, routed)           0.692     6.294    mem_buffer[24]
    SLICE_X105Y96        LUT6 (Prop_lut6_I2_O)        0.232     6.526 r  uart_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     6.526    uart_buffer[0]_i_1_n_0
    SLICE_X105Y96        FDRE                                         r  uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.322ns  (logic 0.630ns (47.665%)  route 0.692ns (52.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.566     5.204    clkWizard
    SLICE_X104Y98        FDRE                                         r  mem_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.398     5.602 r  mem_buffer_reg[21]/Q
                         net (fo=1, routed)           0.692     6.294    mem_buffer[21]
    SLICE_X105Y98        LUT6 (Prop_lut6_I5_O)        0.232     6.526 r  uart_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     6.526    uart_buffer[5]_i_1_n_0
    SLICE_X105Y98        FDRE                                         r  uart_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.318ns  (logic 0.633ns (48.020%)  route 0.685ns (51.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.566     5.204    clkWizard
    SLICE_X104Y96        FDRE                                         r  mem_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.398     5.602 r  mem_buffer_reg[26]/Q
                         net (fo=1, routed)           0.685     6.287    mem_buffer[26]
    SLICE_X105Y96        LUT6 (Prop_lut6_I2_O)        0.235     6.522 r  uart_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     6.522    uart_buffer[2]_i_1_n_0
    SLICE_X105Y96        FDRE                                         r  uart_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.234ns  (logic 0.630ns (51.049%)  route 0.604ns (48.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.566     5.204    clkWizard
    SLICE_X104Y97        FDRE                                         r  mem_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDRE (Prop_fdre_C_Q)         0.398     5.602 r  mem_buffer_reg[28]/Q
                         net (fo=1, routed)           0.604     6.206    mem_buffer[28]
    SLICE_X105Y97        LUT6 (Prop_lut6_I2_O)        0.232     6.438 r  uart_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     6.438    uart_buffer[4]_i_1_n_0
    SLICE_X105Y97        FDRE                                         r  uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.192ns  (logic 0.538ns (45.151%)  route 0.654ns (54.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.033 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.557    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.638 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.566     5.204    clkWizard
    SLICE_X104Y98        FDRE                                         r  mem_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.433     5.637 r  mem_buffer_reg[19]/Q
                         net (fo=1, routed)           0.654     6.291    mem_buffer[19]
    SLICE_X105Y99        LUT6 (Prop_lut6_I5_O)        0.105     6.396 r  uart_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     6.396    uart_buffer[3]_i_1_n_0
    SLICE_X105Y99        FDRE                                         r  uart_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.209ns (81.182%)  route 0.048ns (18.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.656     2.090    clkWizard
    SLICE_X104Y97        FDRE                                         r  mem_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDRE (Prop_fdre_C_Q)         0.164     2.254 r  mem_buffer_reg[14]/Q
                         net (fo=1, routed)           0.048     2.303    mem_buffer[14]
    SLICE_X105Y97        LUT6 (Prop_lut6_I0_O)        0.045     2.348 r  uart_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.348    uart_buffer[6]_i_1_n_0
    SLICE_X105Y97        FDRE                                         r  uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.556%)  route 0.050ns (19.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.655     2.089    clkWizard
    SLICE_X104Y96        FDRE                                         r  mem_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.164     2.253 r  mem_buffer_reg[16]/Q
                         net (fo=1, routed)           0.050     2.304    mem_buffer[16]
    SLICE_X105Y96        LUT6 (Prop_lut6_I5_O)        0.045     2.349 r  uart_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.349    uart_buffer[0]_i_1_n_0
    SLICE_X105Y96        FDRE                                         r  uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.868%)  route 0.049ns (19.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.656     2.090    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     2.254 r  mem_buffer_reg[25]/Q
                         net (fo=1, routed)           0.049     2.304    mem_buffer[25]
    SLICE_X105Y99        LUT6 (Prop_lut6_I2_O)        0.045     2.349 r  uart_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.349    uart_buffer[1]_i_1_n_0
    SLICE_X105Y99        FDRE                                         r  uart_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.868%)  route 0.049ns (19.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.656     2.090    clkWizard
    SLICE_X104Y97        FDRE                                         r  mem_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDRE (Prop_fdre_C_Q)         0.164     2.254 r  mem_buffer_reg[20]/Q
                         net (fo=1, routed)           0.049     2.304    mem_buffer[20]
    SLICE_X105Y97        LUT6 (Prop_lut6_I5_O)        0.045     2.349 r  uart_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.349    uart_buffer[4]_i_1_n_0
    SLICE_X105Y97        FDRE                                         r  uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.247%)  route 0.051ns (19.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.656     2.090    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     2.254 r  mem_buffer_reg[15]/Q
                         net (fo=1, routed)           0.051     2.306    mem_buffer[15]
    SLICE_X105Y99        LUT6 (Prop_lut6_I0_O)        0.045     2.351 r  uart_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     2.351    uart_buffer[7]_i_1_n_0
    SLICE_X105Y99        FDRE                                         r  uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.656     2.090    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     2.254 r  mem_buffer_reg[27]/Q
                         net (fo=1, routed)           0.081     2.336    mem_buffer[27]
    SLICE_X105Y99        LUT6 (Prop_lut6_I2_O)        0.045     2.381 r  uart_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     2.381    uart_buffer[3]_i_1_n_0
    SLICE_X105Y99        FDRE                                         r  uart_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.656     2.090    clkWizard
    SLICE_X104Y98        FDRE                                         r  mem_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.164     2.254 r  mem_buffer_reg[13]/Q
                         net (fo=1, routed)           0.081     2.336    mem_buffer[13]
    SLICE_X105Y98        LUT6 (Prop_lut6_I0_O)        0.045     2.381 r  uart_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.381    uart_buffer[5]_i_1_n_0
    SLICE_X105Y98        FDRE                                         r  uart_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            uart_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.209ns (60.854%)  route 0.134ns (39.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.655     2.089    clkWizard
    SLICE_X104Y96        FDRE                                         r  mem_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.164     2.253 r  mem_buffer_reg[10]/Q
                         net (fo=1, routed)           0.134     2.388    mem_buffer[10]
    SLICE_X105Y96        LUT6 (Prop_lut6_I0_O)        0.045     2.433 r  uart_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     2.433    uart_buffer[2]_i_1_n_0
    SLICE_X105Y96        FDRE                                         r  uart_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.605ns  (logic 1.409ns (39.078%)  route 2.196ns (60.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.408    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.434 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.650     2.084    clkWizard
    SLICE_X100Y97        FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y97        FDRE (Prop_fdre_C_Q)         0.164     2.248 r  ledRE_reg/Q
                         net (fo=1, routed)           2.196     4.445    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         1.245     5.689 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     5.689    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    R3                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     3.390 f  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     4.455    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.078     4.533 f  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.012     4.545    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.051     0.877 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.882    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Max Delay           293 Endpoints
Min Delay           293 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[236].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.690ns  (logic 7.248ns (74.802%)  route 2.442ns (25.198%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=18, routed)          2.425     3.292    u_tdc/u_FineDelay/iHit
    SLICE_X127Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     3.773 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.773    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X127Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.871 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.871    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X127Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.969 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.969    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X127Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.067 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.067    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X127Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.165 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.165    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X127Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.263 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.263    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X127Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.361 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.008     4.369    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X127Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.467 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.467    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X127Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.565 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.565    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X127Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.663    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X127Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.761    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X127Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.859    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X127Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.957    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X127Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.055    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X127Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.153    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X127Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X127Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.349    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X127Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.447    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X127Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.545 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.545    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X127Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.643 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.643    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X127Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.741 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.741    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X127Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.839 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.839    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X127Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.937 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.937    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X127Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.035 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.035    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X127Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.133 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X127Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.231 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.231    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X127Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.329    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X127Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.427    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X127Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.525    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X127Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.623    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X127Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.721    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X127Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.820    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X127Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.918    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X127Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.016    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X127Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.114    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X127Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.212    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X127Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.310    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X127Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.408    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X127Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.506    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X127Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.604    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X127Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.702    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X127Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.800    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X127Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.898    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X127Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.996    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X127Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.094    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X127Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.192 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.192    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X127Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.290 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.290    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X127Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.388 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.388    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X127Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.486 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.486    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X127Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.584 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.584    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X127Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.682 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.682    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X127Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.780 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.780    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X127Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.878 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.878    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X127Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.976 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.976    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X127Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.074 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X127Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.172 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.172    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X127Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.270 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.008     9.278    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X127Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.376 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.376    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X127Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.474 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.474    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X127Y127       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.690 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[0]
                         net (fo=1, routed)           0.000     9.690    u_tdc/u_FineDelay/outTaps[236]
    SLICE_X127Y127       FDCE                                         r  u_tdc/u_FineDelay/genblk2[236].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.307     4.764    u_tdc/u_FineDelay/clk
    SLICE_X127Y127       FDCE                                         r  u_tdc/u_FineDelay/genblk2[236].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[238].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.664ns  (logic 7.222ns (74.734%)  route 2.442ns (25.266%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=18, routed)          2.425     3.292    u_tdc/u_FineDelay/iHit
    SLICE_X127Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     3.773 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.773    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X127Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.871 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.871    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X127Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.969 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.969    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X127Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.067 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.067    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X127Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.165 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.165    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X127Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.263 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.263    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X127Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.361 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.008     4.369    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X127Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.467 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.467    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X127Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.565 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.565    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X127Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.663    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X127Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.761    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X127Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.859    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X127Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.957    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X127Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.055    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X127Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.153    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X127Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X127Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.349    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X127Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.447    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X127Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.545 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.545    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X127Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.643 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.643    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X127Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.741 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.741    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X127Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.839 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.839    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X127Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.937 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.937    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X127Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.035 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.035    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X127Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.133 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X127Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.231 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.231    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X127Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.329    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X127Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.427    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X127Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.525    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X127Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.623    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X127Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.721    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X127Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.820    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X127Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.918    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X127Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.016    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X127Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.114    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X127Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.212    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X127Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.310    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X127Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.408    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X127Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.506    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X127Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.604    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X127Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.702    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X127Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.800    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X127Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.898    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X127Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.996    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X127Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.094    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X127Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.192 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.192    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X127Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.290 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.290    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X127Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.388 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.388    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X127Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.486 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.486    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X127Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.584 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.584    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X127Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.682 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.682    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X127Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.780 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.780    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X127Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.878 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.878    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X127Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.976 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.976    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X127Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.074 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X127Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.172 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.172    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X127Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.270 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.008     9.278    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X127Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.376 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.376    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X127Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.474 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.474    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X127Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.664 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[2]
                         net (fo=1, routed)           0.000     9.664    u_tdc/u_FineDelay/outTaps[238]
    SLICE_X127Y127       FDCE                                         r  u_tdc/u_FineDelay/genblk2[238].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.307     4.764    u_tdc/u_FineDelay/clk
    SLICE_X127Y127       FDCE                                         r  u_tdc/u_FineDelay/genblk2[238].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[237].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.606ns  (logic 7.164ns (74.582%)  route 2.442ns (25.418%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=18, routed)          2.425     3.292    u_tdc/u_FineDelay/iHit
    SLICE_X127Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     3.773 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.773    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X127Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.871 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.871    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X127Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.969 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.969    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X127Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.067 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.067    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X127Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.165 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.165    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X127Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.263 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.263    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X127Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.361 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.008     4.369    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X127Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.467 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.467    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X127Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.565 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.565    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X127Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.663    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X127Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.761    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X127Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.859    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X127Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.957    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X127Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.055    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X127Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.153    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X127Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X127Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.349    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X127Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.447    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X127Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.545 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.545    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X127Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.643 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.643    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X127Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.741 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.741    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X127Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.839 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.839    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X127Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.937 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.937    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X127Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.035 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.035    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X127Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.133 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X127Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.231 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.231    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X127Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.329    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X127Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.427    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X127Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.525    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X127Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.623    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X127Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.721    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X127Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.820    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X127Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.918    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X127Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.016    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X127Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.114    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X127Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.212    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X127Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.310    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X127Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.408    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X127Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.506    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X127Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.604    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X127Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.702    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X127Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.800    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X127Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.898    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X127Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.996    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X127Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.094    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X127Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.192 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.192    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X127Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.290 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.290    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X127Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.388 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.388    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X127Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.486 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.486    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X127Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.584 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.584    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X127Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.682 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.682    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X127Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.780 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.780    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X127Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.878 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.878    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X127Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.976 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.976    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X127Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.074 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X127Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.172 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.172    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X127Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.270 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.008     9.278    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X127Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.376 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.376    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X127Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.474 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.474    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X127Y127       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.606 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[1]
                         net (fo=1, routed)           0.000     9.606    u_tdc/u_FineDelay/outTaps[237]
    SLICE_X127Y127       FDCE                                         r  u_tdc/u_FineDelay/genblk2[237].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.307     4.764    u_tdc/u_FineDelay/clk
    SLICE_X127Y127       FDCE                                         r  u_tdc/u_FineDelay/genblk2[237].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[232].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.592ns  (logic 7.150ns (74.545%)  route 2.442ns (25.455%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=18, routed)          2.425     3.292    u_tdc/u_FineDelay/iHit
    SLICE_X127Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     3.773 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.773    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X127Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.871 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.871    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X127Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.969 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.969    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X127Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.067 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.067    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X127Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.165 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.165    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X127Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.263 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.263    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X127Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.361 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.008     4.369    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X127Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.467 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.467    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X127Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.565 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.565    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X127Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.663    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X127Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.761    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X127Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.859    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X127Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.957    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X127Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.055    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X127Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.153    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X127Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X127Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.349    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X127Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.447    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X127Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.545 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.545    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X127Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.643 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.643    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X127Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.741 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.741    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X127Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.839 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.839    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X127Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.937 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.937    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X127Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.035 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.035    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X127Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.133 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X127Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.231 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.231    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X127Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.329    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X127Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.427    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X127Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.525    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X127Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.623    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X127Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.721    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X127Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.820    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X127Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.918    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X127Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.016    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X127Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.114    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X127Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.212    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X127Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.310    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X127Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.408    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X127Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.506    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X127Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.604    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X127Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.702    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X127Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.800    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X127Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.898    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X127Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.996    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X127Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.094    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X127Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.192 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.192    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X127Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.290 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.290    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X127Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.388 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.388    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X127Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.486 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.486    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X127Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.584 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.584    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X127Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.682 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.682    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X127Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.780 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.780    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X127Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.878 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.878    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X127Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.976 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.976    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X127Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.074 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X127Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.172 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.172    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X127Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.270 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.008     9.278    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X127Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.376 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.376    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X127Y126       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.592 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[0]
                         net (fo=1, routed)           0.000     9.592    u_tdc/u_FineDelay/outTaps[232]
    SLICE_X127Y126       FDCE                                         r  u_tdc/u_FineDelay/genblk2[232].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.305     4.762    u_tdc/u_FineDelay/clk
    SLICE_X127Y126       FDCE                                         r  u_tdc/u_FineDelay/genblk2[232].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[239].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.572ns  (logic 7.130ns (74.491%)  route 2.442ns (25.509%))
  Logic Levels:           61  (CARRY4=60 IBUFDS=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=18, routed)          2.425     3.292    u_tdc/u_FineDelay/iHit
    SLICE_X127Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     3.773 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.773    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X127Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.871 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.871    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X127Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.969 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.969    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X127Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.067 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.067    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X127Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.165 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.165    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X127Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.263 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.263    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X127Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.361 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.008     4.369    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X127Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.467 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.467    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X127Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.565 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.565    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X127Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.663    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X127Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.761    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X127Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.859    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X127Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.957    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X127Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.055    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X127Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.153    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X127Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X127Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.349    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X127Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.447    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X127Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.545 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.545    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X127Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.643 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.643    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X127Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.741 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.741    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X127Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.839 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.839    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X127Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.937 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.937    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X127Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.035 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.035    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X127Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.133 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X127Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.231 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.231    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X127Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.329    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X127Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.427    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X127Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.525    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X127Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.623    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X127Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.721    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X127Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.820    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X127Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.918    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X127Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.016    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X127Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.114    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X127Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.212    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X127Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.310    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X127Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.408    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X127Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.506    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X127Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.604    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X127Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.702    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X127Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.800    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X127Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.898    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X127Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.996    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X127Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.094    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X127Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.192 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.192    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X127Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.290 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.290    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X127Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.388 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.388    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X127Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.486 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.486    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X127Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.584 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.584    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X127Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.682 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.682    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X127Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.780 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.780    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X127Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.878 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.878    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X127Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.976 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.976    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X127Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.074 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X127Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.172 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.172    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X127Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.270 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.008     9.278    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X127Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.376 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.376    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X127Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.474 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.474    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X127Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.572 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=1, routed)           0.000     9.572    u_tdc/u_FineDelay/outTaps[239]
    SLICE_X127Y127       FDCE                                         r  u_tdc/u_FineDelay/genblk2[239].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.307     4.764    u_tdc/u_FineDelay/clk
    SLICE_X127Y127       FDCE                                         r  u_tdc/u_FineDelay/genblk2[239].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[234].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.566ns  (logic 7.124ns (74.475%)  route 2.442ns (25.525%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=18, routed)          2.425     3.292    u_tdc/u_FineDelay/iHit
    SLICE_X127Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     3.773 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.773    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X127Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.871 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.871    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X127Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.969 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.969    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X127Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.067 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.067    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X127Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.165 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.165    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X127Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.263 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.263    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X127Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.361 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.008     4.369    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X127Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.467 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.467    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X127Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.565 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.565    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X127Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.663    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X127Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.761    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X127Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.859    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X127Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.957    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X127Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.055    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X127Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.153    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X127Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X127Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.349    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X127Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.447    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X127Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.545 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.545    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X127Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.643 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.643    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X127Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.741 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.741    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X127Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.839 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.839    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X127Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.937 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.937    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X127Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.035 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.035    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X127Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.133 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X127Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.231 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.231    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X127Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.329    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X127Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.427    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X127Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.525    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X127Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.623    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X127Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.721    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X127Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.820    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X127Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.918    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X127Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.016    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X127Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.114    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X127Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.212    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X127Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.310    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X127Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.408    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X127Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.506    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X127Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.604    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X127Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.702    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X127Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.800    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X127Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.898    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X127Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.996    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X127Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.094    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X127Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.192 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.192    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X127Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.290 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.290    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X127Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.388 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.388    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X127Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.486 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.486    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X127Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.584 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.584    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X127Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.682 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.682    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X127Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.780 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.780    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X127Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.878 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.878    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X127Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.976 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.976    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X127Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.074 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X127Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.172 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.172    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X127Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.270 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.008     9.278    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X127Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.376 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.376    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X127Y126       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.566 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[2]
                         net (fo=1, routed)           0.000     9.566    u_tdc/u_FineDelay/outTaps[234]
    SLICE_X127Y126       FDCE                                         r  u_tdc/u_FineDelay/genblk2[234].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.305     4.762    u_tdc/u_FineDelay/clk
    SLICE_X127Y126       FDCE                                         r  u_tdc/u_FineDelay/genblk2[234].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[233].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.508ns  (logic 7.066ns (74.320%)  route 2.442ns (25.680%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=18, routed)          2.425     3.292    u_tdc/u_FineDelay/iHit
    SLICE_X127Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     3.773 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.773    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X127Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.871 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.871    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X127Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.969 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.969    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X127Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.067 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.067    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X127Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.165 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.165    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X127Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.263 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.263    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X127Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.361 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.008     4.369    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X127Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.467 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.467    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X127Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.565 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.565    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X127Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.663    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X127Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.761    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X127Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.859    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X127Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.957    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X127Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.055    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X127Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.153    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X127Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X127Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.349    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X127Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.447    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X127Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.545 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.545    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X127Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.643 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.643    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X127Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.741 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.741    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X127Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.839 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.839    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X127Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.937 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.937    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X127Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.035 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.035    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X127Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.133 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X127Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.231 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.231    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X127Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.329    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X127Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.427    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X127Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.525    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X127Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.623    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X127Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.721    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X127Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.820    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X127Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.918    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X127Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.016    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X127Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.114    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X127Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.212    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X127Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.310    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X127Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.408    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X127Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.506    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X127Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.604    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X127Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.702    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X127Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.800    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X127Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.898    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X127Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.996    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X127Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.094    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X127Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.192 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.192    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X127Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.290 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.290    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X127Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.388 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.388    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X127Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.486 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.486    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X127Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.584 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.584    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X127Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.682 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.682    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X127Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.780 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.780    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X127Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.878 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.878    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X127Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.976 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.976    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X127Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.074 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X127Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.172 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.172    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X127Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.270 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.008     9.278    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X127Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.376 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.376    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X127Y126       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.508 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[1]
                         net (fo=1, routed)           0.000     9.508    u_tdc/u_FineDelay/outTaps[233]
    SLICE_X127Y126       FDCE                                         r  u_tdc/u_FineDelay/genblk2[233].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.305     4.762    u_tdc/u_FineDelay/clk
    SLICE_X127Y126       FDCE                                         r  u_tdc/u_FineDelay/genblk2[233].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[228].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.494ns  (logic 7.052ns (74.282%)  route 2.442ns (25.718%))
  Logic Levels:           59  (CARRY4=58 IBUFDS=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=18, routed)          2.425     3.292    u_tdc/u_FineDelay/iHit
    SLICE_X127Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     3.773 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.773    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X127Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.871 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.871    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X127Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.969 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.969    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X127Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.067 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.067    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X127Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.165 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.165    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X127Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.263 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.263    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X127Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.361 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.008     4.369    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X127Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.467 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.467    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X127Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.565 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.565    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X127Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.663    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X127Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.761    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X127Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.859    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X127Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.957    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X127Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.055    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X127Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.153    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X127Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X127Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.349    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X127Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.447    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X127Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.545 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.545    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X127Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.643 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.643    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X127Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.741 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.741    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X127Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.839 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.839    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X127Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.937 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.937    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X127Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.035 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.035    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X127Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.133 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X127Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.231 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.231    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X127Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.329    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X127Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.427    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X127Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.525    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X127Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.623    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X127Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.721    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X127Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.820    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X127Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.918    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X127Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.016    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X127Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.114    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X127Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.212    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X127Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.310    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X127Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.408    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X127Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.506    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X127Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.604    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X127Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.702    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X127Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.800    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X127Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.898    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X127Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.996    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X127Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.094    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X127Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.192 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.192    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X127Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.290 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.290    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X127Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.388 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.388    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X127Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.486 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.486    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X127Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.584 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.584    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X127Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.682 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.682    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X127Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.780 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.780    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X127Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.878 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.878    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X127Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.976 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.976    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X127Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.074 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X127Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.172 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.172    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X127Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.270 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.008     9.278    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X127Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.494 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[0]
                         net (fo=1, routed)           0.000     9.494    u_tdc/u_FineDelay/outTaps[228]
    SLICE_X127Y125       FDCE                                         r  u_tdc/u_FineDelay/genblk2[228].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.304     4.761    u_tdc/u_FineDelay/clk
    SLICE_X127Y125       FDCE                                         r  u_tdc/u_FineDelay/genblk2[228].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[235].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.474ns  (logic 7.032ns (74.228%)  route 2.442ns (25.772%))
  Logic Levels:           60  (CARRY4=59 IBUFDS=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=18, routed)          2.425     3.292    u_tdc/u_FineDelay/iHit
    SLICE_X127Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     3.773 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.773    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X127Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.871 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.871    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X127Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.969 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.969    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X127Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.067 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.067    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X127Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.165 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.165    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X127Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.263 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.263    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X127Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.361 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.008     4.369    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X127Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.467 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.467    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X127Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.565 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.565    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X127Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.663    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X127Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.761    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X127Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.859    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X127Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.957    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X127Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.055    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X127Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.153    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X127Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X127Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.349    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X127Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.447    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X127Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.545 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.545    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X127Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.643 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.643    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X127Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.741 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.741    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X127Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.839 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.839    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X127Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.937 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.937    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X127Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.035 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.035    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X127Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.133 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X127Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.231 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.231    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X127Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.329    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X127Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.427    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X127Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.525    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X127Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.623    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X127Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.721    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X127Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.820    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X127Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.918    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X127Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.016    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X127Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.114    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X127Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.212    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X127Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.310    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X127Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.408    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X127Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.506    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X127Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.604    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X127Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.702    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X127Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.800    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X127Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.898    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X127Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.996    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X127Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.094    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X127Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.192 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.192    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X127Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.290 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.290    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X127Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.388 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.388    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X127Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.486 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.486    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X127Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.584 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.584    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X127Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.682 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.682    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X127Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.780 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.780    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X127Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.878 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.878    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X127Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.976 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.976    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X127Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.074 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X127Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.172 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.172    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X127Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.270 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.008     9.278    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X127Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.376 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.376    u_tdc/u_FineDelay/outTaps[231]
    SLICE_X127Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.474 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.474    u_tdc/u_FineDelay/outTaps[235]
    SLICE_X127Y126       FDCE                                         r  u_tdc/u_FineDelay/genblk2[235].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.305     4.762    u_tdc/u_FineDelay/clk
    SLICE_X127Y126       FDCE                                         r  u_tdc/u_FineDelay/genblk2[235].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/genblk2[230].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.468ns  (logic 7.026ns (74.211%)  route 2.442ns (25.789%))
  Logic Levels:           59  (CARRY4=58 IBUFDS=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=18, routed)          2.425     3.292    u_tdc/u_FineDelay/iHit
    SLICE_X127Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     3.773 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     3.773    u_tdc/u_FineDelay/outTaps[3]
    SLICE_X127Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.871 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.871    u_tdc/u_FineDelay/outTaps[7]
    SLICE_X127Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.969 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     3.969    u_tdc/u_FineDelay/outTaps[11]
    SLICE_X127Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.067 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.067    u_tdc/u_FineDelay/outTaps[15]
    SLICE_X127Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.165 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.165    u_tdc/u_FineDelay/outTaps[19]
    SLICE_X127Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.263 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.263    u_tdc/u_FineDelay/outTaps[23]
    SLICE_X127Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.361 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.008     4.369    u_tdc/u_FineDelay/outTaps[27]
    SLICE_X127Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.467 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.467    u_tdc/u_FineDelay/outTaps[31]
    SLICE_X127Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.565 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.565    u_tdc/u_FineDelay/outTaps[35]
    SLICE_X127Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.663 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.663    u_tdc/u_FineDelay/outTaps[39]
    SLICE_X127Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.761 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.761    u_tdc/u_FineDelay/outTaps[43]
    SLICE_X127Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.859 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.859    u_tdc/u_FineDelay/outTaps[47]
    SLICE_X127Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.957 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     4.957    u_tdc/u_FineDelay/outTaps[51]
    SLICE_X127Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.055 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.055    u_tdc/u_FineDelay/outTaps[55]
    SLICE_X127Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.153 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.153    u_tdc/u_FineDelay/outTaps[59]
    SLICE_X127Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.251 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.251    u_tdc/u_FineDelay/outTaps[63]
    SLICE_X127Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.349 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.349    u_tdc/u_FineDelay/outTaps[67]
    SLICE_X127Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.447 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.447    u_tdc/u_FineDelay/outTaps[71]
    SLICE_X127Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.545 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.545    u_tdc/u_FineDelay/outTaps[75]
    SLICE_X127Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.643 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.643    u_tdc/u_FineDelay/outTaps[79]
    SLICE_X127Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.741 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.741    u_tdc/u_FineDelay/outTaps[83]
    SLICE_X127Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.839 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.839    u_tdc/u_FineDelay/outTaps[87]
    SLICE_X127Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.937 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     5.937    u_tdc/u_FineDelay/outTaps[91]
    SLICE_X127Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.035 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.035    u_tdc/u_FineDelay/outTaps[95]
    SLICE_X127Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.133 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.133    u_tdc/u_FineDelay/outTaps[99]
    SLICE_X127Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.231 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.231    u_tdc/u_FineDelay/outTaps[103]
    SLICE_X127Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.329    u_tdc/u_FineDelay/outTaps[107]
    SLICE_X127Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.427    u_tdc/u_FineDelay/outTaps[111]
    SLICE_X127Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.525    u_tdc/u_FineDelay/outTaps[115]
    SLICE_X127Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.623    u_tdc/u_FineDelay/outTaps[119]
    SLICE_X127Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.721    u_tdc/u_FineDelay/outTaps[123]
    SLICE_X127Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.001     6.820    u_tdc/u_FineDelay/outTaps[127]
    SLICE_X127Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.918 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.918    u_tdc/u_FineDelay/outTaps[131]
    SLICE_X127Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.016 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.016    u_tdc/u_FineDelay/outTaps[135]
    SLICE_X127Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.114 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.114    u_tdc/u_FineDelay/outTaps[139]
    SLICE_X127Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.212 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.212    u_tdc/u_FineDelay/outTaps[143]
    SLICE_X127Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.310 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.310    u_tdc/u_FineDelay/outTaps[147]
    SLICE_X127Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.408 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.408    u_tdc/u_FineDelay/outTaps[151]
    SLICE_X127Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.506 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.506    u_tdc/u_FineDelay/outTaps[155]
    SLICE_X127Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.604 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.604    u_tdc/u_FineDelay/outTaps[159]
    SLICE_X127Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.702 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.702    u_tdc/u_FineDelay/outTaps[163]
    SLICE_X127Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.800 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.800    u_tdc/u_FineDelay/outTaps[167]
    SLICE_X127Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.898 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.898    u_tdc/u_FineDelay/outTaps[171]
    SLICE_X127Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.996 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.996    u_tdc/u_FineDelay/outTaps[175]
    SLICE_X127Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.094 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.094    u_tdc/u_FineDelay/outTaps[179]
    SLICE_X127Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.192 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.192    u_tdc/u_FineDelay/outTaps[183]
    SLICE_X127Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.290 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.290    u_tdc/u_FineDelay/outTaps[187]
    SLICE_X127Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.388 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.388    u_tdc/u_FineDelay/outTaps[191]
    SLICE_X127Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.486 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.486    u_tdc/u_FineDelay/outTaps[195]
    SLICE_X127Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.584 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.584    u_tdc/u_FineDelay/outTaps[199]
    SLICE_X127Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.682 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.682    u_tdc/u_FineDelay/outTaps[203]
    SLICE_X127Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.780 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.780    u_tdc/u_FineDelay/outTaps[207]
    SLICE_X127Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.878 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.878    u_tdc/u_FineDelay/outTaps[211]
    SLICE_X127Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.976 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.976    u_tdc/u_FineDelay/outTaps[215]
    SLICE_X127Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.074 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.074    u_tdc/u_FineDelay/outTaps[219]
    SLICE_X127Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.172 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.172    u_tdc/u_FineDelay/outTaps[223]
    SLICE_X127Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.270 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.008     9.278    u_tdc/u_FineDelay/outTaps[227]
    SLICE_X127Y125       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.468 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[2]
                         net (fo=1, routed)           0.000     9.468    u_tdc/u_FineDelay/outTaps[230]
    SLICE_X127Y125       FDCE                                         r  u_tdc/u_FineDelay/genblk2[230].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         1.304     4.761    u_tdc/u_FineDelay/clk
    SLICE_X127Y125       FDCE                                         r  u_tdc/u_FineDelay/genblk2[230].Firstff/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.226ns (56.660%)  route 0.173ns (43.340%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.226     0.226 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=5, routed)           0.173     0.399    u_tdc/u_merge/storeStop
    SLICE_X112Y102       FDRE                                         r  u_tdc/u_merge/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.864     2.426    u_tdc/u_merge/clk
    SLICE_X112Y102       FDRE                                         r  u_tdc/u_merge/counter_reg[0]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.226ns (56.660%)  route 0.173ns (43.340%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.226     0.226 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=5, routed)           0.173     0.399    u_tdc/u_merge/storeStop
    SLICE_X112Y102       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.864     2.426    u_tdc/u_merge/clk
    SLICE_X112Y102       FDRE                                         r  u_tdc/u_merge/counter_reg[1]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/enable_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.226ns (56.660%)  route 0.173ns (43.340%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE                         0.000     0.000 r  u_tdc/u_merge/enable_counter_reg/C
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.226     0.226 r  u_tdc/u_merge/enable_counter_reg/Q
                         net (fo=5, routed)           0.173     0.399    u_tdc/u_merge/storeStop
    SLICE_X112Y102       FDRE                                         r  u_tdc/u_merge/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.864     2.426    u_tdc/u_merge/clk
    SLICE_X112Y102       FDRE                                         r  u_tdc/u_merge/counter_reg[2]/C

Slack:                    inf
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memory/u_FIFO36E1/RST
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.898%)  route 0.263ns (65.102%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE                         0.000     0.000 r  mem_rst_reg/C
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem_rst_reg/Q
                         net (fo=2, routed)           0.263     0.404    u_memory/u_FIFO36E1_2
    RAMB36_X6Y19         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.964     2.527    u_memory/clk_out2_0
    RAMB36_X6Y19         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.183ns (31.037%)  route 0.407ns (68.963%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X114Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.166     0.307    u_tdc/u_merge/storeStart
    SLICE_X114Y100       LUT3 (Prop_lut3_I0_O)        0.042     0.349 r  u_tdc/u_merge/StartEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.241     0.590    u_tdc/u_merge/StartEdge_stored[7]_i_2_n_0
    SLICE_X120Y97        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.935     2.497    u_tdc/u_merge/clk
    SLICE_X120Y97        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[1]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.183ns (29.714%)  route 0.433ns (70.286%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X114Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.166     0.307    u_tdc/u_merge/storeStart
    SLICE_X114Y100       LUT3 (Prop_lut3_I0_O)        0.042     0.349 r  u_tdc/u_merge/StartEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.267     0.616    u_tdc/u_merge/StartEdge_stored[7]_i_2_n_0
    SLICE_X122Y99        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.935     2.497    u_tdc/u_merge/clk
    SLICE_X122Y99        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[5]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.183ns (28.935%)  route 0.449ns (71.065%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X114Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.166     0.307    u_tdc/u_merge/storeStart
    SLICE_X114Y100       LUT3 (Prop_lut3_I0_O)        0.042     0.349 r  u_tdc/u_merge/StartEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.283     0.632    u_tdc/u_merge/StartEdge_stored[7]_i_2_n_0
    SLICE_X120Y96        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.934     2.496    u_tdc/u_merge/clk
    SLICE_X120Y96        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[6]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.585%)  route 0.488ns (72.415%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X114Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.166     0.307    u_tdc/u_merge/storeStart
    SLICE_X114Y100       LUT3 (Prop_lut3_I2_O)        0.045     0.352 r  u_tdc/u_merge/StartEdge_stored[7]_i_1/O
                         net (fo=8, routed)           0.322     0.674    u_tdc/u_merge/StartEdge_stored[7]_i_1_n_0
    SLICE_X123Y96        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.934     2.496    u_tdc/u_merge/clk
    SLICE_X123Y96        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[2]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.183ns (26.479%)  route 0.508ns (73.521%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X114Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.166     0.307    u_tdc/u_merge/storeStart
    SLICE_X114Y100       LUT3 (Prop_lut3_I0_O)        0.042     0.349 r  u_tdc/u_merge/StartEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.342     0.691    u_tdc/u_merge/StartEdge_stored[7]_i_2_n_0
    SLICE_X121Y96        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.934     2.496    u_tdc/u_merge/clk
    SLICE_X121Y96        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[0]/C

Slack:                    inf
  Source:                 u_tdc/u_merge/storeStart_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tdc/u_merge/StartEdge_stored_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.183ns (26.067%)  route 0.519ns (73.933%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDCE                         0.000     0.000 r  u_tdc/u_merge/storeStart_reg/C
    SLICE_X114Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_tdc/u_merge/storeStart_reg/Q
                         net (fo=2, routed)           0.166     0.307    u_tdc/u_merge/storeStart
    SLICE_X114Y100       LUT3 (Prop_lut3_I0_O)        0.042     0.349 r  u_tdc/u_merge/StartEdge_stored[7]_i_2/O
                         net (fo=8, routed)           0.353     0.702    u_tdc/u_merge/StartEdge_stored[7]_i_2_n_0
    SLICE_X123Y96        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=802, routed)         0.934     2.496    u_tdc/u_merge/clk
    SLICE_X123Y96        FDRE                                         r  u_tdc/u_merge/StartEdge_stored_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 0.738ns (20.185%)  route 2.919ns (79.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          2.919     3.658    startReading_IBUF
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.449     4.906    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[11]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 0.738ns (20.185%)  route 2.919ns (79.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          2.919     3.658    startReading_IBUF
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.449     4.906    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[15]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 0.738ns (20.185%)  route 2.919ns (79.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          2.919     3.658    startReading_IBUF
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.449     4.906    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[25]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 0.738ns (20.185%)  route 2.919ns (79.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          2.919     3.658    startReading_IBUF
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.449     4.906    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[27]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 0.738ns (20.185%)  route 2.919ns (79.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          2.919     3.658    startReading_IBUF
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.449     4.906    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[29]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 0.738ns (20.185%)  route 2.919ns (79.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          2.919     3.658    startReading_IBUF
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.449     4.906    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[31]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 0.738ns (20.185%)  route 2.919ns (79.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          2.919     3.658    startReading_IBUF
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.449     4.906    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[7]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 0.738ns (20.185%)  route 2.919ns (79.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          2.919     3.658    startReading_IBUF
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.449     4.906    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[9]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.434ns  (logic 0.738ns (21.502%)  route 2.695ns (78.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          2.695     3.434    startReading_IBUF
    SLICE_X104Y97        FDRE                                         r  mem_buffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.449     4.906    clkWizard
    SLICE_X104Y97        FDRE                                         r  mem_buffer_reg[12]/C

Slack:                    inf
  Source:                 startReading
                            (input port)
  Destination:            mem_buffer_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.434ns  (logic 0.738ns (21.502%)  route 2.695ns (78.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  startReading (IN)
                         net (fo=0)                   0.000     0.000    startReading
    P6                   IBUF (Prop_ibuf_I_O)         0.738     0.738 r  startReading_IBUF_inst/O
                         net (fo=34, routed)          2.695     3.434    startReading_IBUF
    SLICE_X104Y97        FDRE                                         r  mem_buffer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.854    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.928 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.380    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.457 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          1.449     4.906    clkWizard
    SLICE_X104Y97        FDRE                                         r  mem_buffer_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.204ns (43.298%)  route 0.267ns (56.702%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y19         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[15])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[15]
                         net (fo=1, routed)           0.267     0.471    mem_output[15]
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.931     2.493    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[15]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.204ns (43.281%)  route 0.267ns (56.719%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y19         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[13])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[13]
                         net (fo=1, routed)           0.267     0.471    mem_output[13]
    SLICE_X104Y98        FDRE                                         r  mem_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.931     2.493    clkWizard
    SLICE_X104Y98        FDRE                                         r  mem_buffer_reg[13]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.129%)  route 0.269ns (56.871%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y19         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[23])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[23]
                         net (fo=1, routed)           0.269     0.473    mem_output[23]
    SLICE_X104Y98        FDRE                                         r  mem_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.931     2.493    clkWizard
    SLICE_X104Y98        FDRE                                         r  mem_buffer_reg[23]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.129%)  route 0.269ns (56.871%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y19         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[26])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[26]
                         net (fo=1, routed)           0.269     0.473    mem_output[26]
    SLICE_X104Y96        FDRE                                         r  mem_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.930     2.492    clkWizard
    SLICE_X104Y96        FDRE                                         r  mem_buffer_reg[26]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.129%)  route 0.269ns (56.871%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y19         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[29])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[29]
                         net (fo=1, routed)           0.269     0.473    mem_output[29]
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.931     2.493    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[29]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.028%)  route 0.270ns (56.972%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y19         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[14])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[14]
                         net (fo=1, routed)           0.270     0.474    mem_output[14]
    SLICE_X104Y97        FDRE                                         r  mem_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.931     2.493    clkWizard
    SLICE_X104Y97        FDRE                                         r  mem_buffer_reg[14]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.028%)  route 0.270ns (56.972%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y19         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[19])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[19]
                         net (fo=1, routed)           0.270     0.474    mem_output[19]
    SLICE_X104Y98        FDRE                                         r  mem_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.931     2.493    clkWizard
    SLICE_X104Y98        FDRE                                         r  mem_buffer_reg[19]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.028%)  route 0.270ns (56.972%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y19         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[25])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[25]
                         net (fo=1, routed)           0.270     0.474    mem_output[25]
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.931     2.493    clkWizard
    SLICE_X104Y99        FDRE                                         r  mem_buffer_reg[25]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            mem_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.204ns (42.862%)  route 0.272ns (57.138%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y19         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[28])
                                                      0.204     0.204 r  u_memory/u_FIFO36E1/DO[28]
                         net (fo=1, routed)           0.272     0.476    mem_output[28]
    SLICE_X104Y97        FDRE                                         r  mem_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.931     2.493    clkWizard
    SLICE_X104Y97        FDRE                                         r  mem_buffer_reg[28]/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            ledRE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@67.813ns period=135.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.269ns (52.774%)  route 0.241ns (47.226%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X6Y19         FIFO36E1 (Prop_fifo36e1_RDCLK_RDERR)
                                                      0.269     0.269 r  u_memory/u_FIFO36E1/RDERR
                         net (fo=1, routed)           0.241     0.510    mem_readerr
    SLICE_X100Y97        FDRE                                         r  ledRE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.955 r  u_clk/block_clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.534    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.563 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=39, routed)          0.925     2.487    clkWizard
    SLICE_X100Y97        FDRE                                         r  ledRE_reg/C





