

================================================================
== Vitis HLS Report for 'axil_conv2D0'
================================================================
* Date:           Mon May 16 17:55:06 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        HLS
* Solution:       project1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.602 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   122401|   122401|  1.224 ms|  1.224 ms|  122402|  122402|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_orow_loop_ocol  |   122400|   122400|        34|          -|          -|  3600|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 5 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%orow_V = alloca i32 1"   --->   Operation 6 'alloca' 'orow_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%bias_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %bias"   --->   Operation 8 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc_V_2_loc = alloca i64 1"   --->   Operation 9 'alloca' 'acc_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %img_in, i64 666, i64 207, i64 1"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %img_out, i64 666, i64 207, i64 1"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %weights, i64 666, i64 207, i64 1"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%acc_V = trunc i32 %bias_read"   --->   Operation 27 'trunc' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln23 = store i12 0, i12 %indvar_flatten7" [HLS_base_image_conv/axil_conv2D0.cpp:23]   --->   Operation 28 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln23 = store i6 0, i6 %orow_V" [HLS_base_image_conv/axil_conv2D0.cpp:23]   --->   Operation 29 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln23 = store i6 0, i6 %rhs" [HLS_base_image_conv/axil_conv2D0.cpp:23]   --->   Operation 30 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [HLS_base_image_conv/axil_conv2D0.cpp:23]   --->   Operation 31 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%orow_V_1 = load i6 %orow_V"   --->   Operation 32 'load' 'orow_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i12 %indvar_flatten7"   --->   Operation 33 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %orow_V_1, i6 0"   --->   Operation 34 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %orow_V_1, i2 0"   --->   Operation 35 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %p_shl1"   --->   Operation 36 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.54ns)   --->   "%lhs = sub i12 %p_shl, i12 %p_shl1_cast"   --->   Operation 37 'sub' 'lhs' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.99ns)   --->   "%icmp_ln1072_1 = icmp_eq  i12 %indvar_flatten7_load, i12 3600"   --->   Operation 38 'icmp' 'icmp_ln1072_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.54ns)   --->   "%add_ln1072 = add i12 %indvar_flatten7_load, i12 1"   --->   Operation 39 'add' 'add_ln1072' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1072 = br i1 %icmp_ln1072_1, void %.split6, void"   --->   Operation 40 'br' 'br_ln1072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_load = load i6 %rhs"   --->   Operation 41 'load' 'rhs_load' <Predicate = (!icmp_ln1072_1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.42ns)   --->   "%icmp_ln1072 = icmp_eq  i6 %rhs_load, i6 60"   --->   Operation 42 'icmp' 'icmp_ln1072' <Predicate = (!icmp_ln1072_1)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.18ns)   --->   "%select_ln23 = select i1 %icmp_ln1072, i6 0, i6 %rhs_load" [HLS_base_image_conv/axil_conv2D0.cpp:23]   --->   Operation 43 'select' 'select_ln23' <Predicate = (!icmp_ln1072_1)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln885 = add i6 %orow_V_1, i6 1"   --->   Operation 44 'add' 'add_ln885' <Predicate = (!icmp_ln1072_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln885, i6 0"   --->   Operation 45 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln1072_1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln885, i2 0"   --->   Operation 46 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln1072_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i8 %p_shl1_mid1"   --->   Operation 47 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln1072_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.54ns)   --->   "%lhs_mid1 = sub i12 %p_shl_mid1, i12 %p_shl1_cast_mid1"   --->   Operation 48 'sub' 'lhs_mid1' <Predicate = (!icmp_ln1072_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%select_ln23_1 = select i1 %icmp_ln1072, i12 %lhs_mid1, i12 %lhs" [HLS_base_image_conv/axil_conv2D0.cpp:23]   --->   Operation 49 'select' 'select_ln23_1' <Predicate = (!icmp_ln1072_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.18ns)   --->   "%select_ln1072 = select i1 %icmp_ln1072, i6 %add_ln885, i6 %orow_V_1"   --->   Operation 50 'select' 'select_ln1072' <Predicate = (!icmp_ln1072_1)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [2/2] (1.58ns)   --->   "%call_ln1072 = call void @axil_conv2D0_Pipeline_loop_k1_loop_k2, i21 %acc_V, i6 %select_ln1072, i6 %select_ln23, i8 %weights, i8 %img_in, i21 %acc_V_2_loc"   --->   Operation 51 'call' 'call_ln1072' <Predicate = (!icmp_ln1072_1)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%zext_ln1540 = zext i6 %select_ln23"   --->   Operation 52 'zext' 'zext_ln1540' <Predicate = (!icmp_ln1072_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.54ns) (out node of the LUT)   --->   "%ret = add i12 %select_ln23_1, i12 %zext_ln1540"   --->   Operation 53 'add' 'ret' <Predicate = (!icmp_ln1072_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.82ns)   --->   "%add_ln885_1 = add i6 %select_ln23, i6 1"   --->   Operation 54 'add' 'add_ln885_1' <Predicate = (!icmp_ln1072_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln1072 = store i12 %add_ln1072, i12 %indvar_flatten7"   --->   Operation 55 'store' 'store_ln1072' <Predicate = (!icmp_ln1072_1)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln1072 = store i6 %select_ln1072, i6 %orow_V"   --->   Operation 56 'store' 'store_ln1072' <Predicate = (!icmp_ln1072_1)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln885 = store i6 %add_ln885_1, i6 %rhs"   --->   Operation 57 'store' 'store_ln885' <Predicate = (!icmp_ln1072_1)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [HLS_base_image_conv/axil_conv2D0.cpp:41]   --->   Operation 58 'ret' 'ret_ln41' <Predicate = (icmp_ln1072_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln1072 = call void @axil_conv2D0_Pipeline_loop_k1_loop_k2, i21 %acc_V, i6 %select_ln1072, i6 %select_ln23, i8 %weights, i8 %img_in, i21 %acc_V_2_loc"   --->   Operation 59 'call' 'call_ln1072' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_orow_loop_ocol_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3600, i64 3600, i64 3600"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [HLS_base_image_conv/axil_conv2D0.cpp:25]   --->   Operation 62 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%acc_V_2_loc_load = load i21 %acc_V_2_loc"   --->   Operation 63 'load' 'acc_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %acc_V_2_loc_load, i32 8, i32 20"   --->   Operation 64 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.09ns)   --->   "%icmp_ln1080 = icmp_sgt  i13 %tmp, i13 0"   --->   Operation 65 'icmp' 'icmp_ln1080' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %acc_V_2_loc_load, i32 20"   --->   Operation 66 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%trunc_ln229 = trunc i21 %acc_V_2_loc_load"   --->   Operation 67 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%select_ln1080 = select i1 %icmp_ln1080, i8 255, i8 0"   --->   Operation 68 'select' 'select_ln1080' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%or_ln1080 = or i1 %icmp_ln1080, i1 %tmp_1"   --->   Operation 69 'or' 'or_ln1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.24ns) (out node of the LUT)   --->   "%acc_sat = select i1 %or_ln1080, i8 %select_ln1080, i8 %trunc_ln229"   --->   Operation 70 'select' 'acc_sat' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i12 %ret"   --->   Operation 71 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%img_out_addr = getelementptr i8 %img_out, i64 0, i64 %zext_ln587" [HLS_base_image_conv/axil_conv2D0.cpp:38]   --->   Operation 72 'getelementptr' 'img_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln38 = store i8 %acc_sat, i12 %img_out_addr" [HLS_base_image_conv/axil_conv2D0.cpp:38]   --->   Operation 73 'store' 'store_ln38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3600> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten7') [7]  (0 ns)
	'store' operation ('store_ln23', HLS_base_image_conv/axil_conv2D0.cpp:23) of constant 0 on local variable 'indvar_flatten7' [28]  (1.59 ns)

 <State 2>: 6.03ns
The critical path consists of the following:
	'load' operation ('rhs_load') on local variable 'rhs' [43]  (0 ns)
	'icmp' operation ('icmp_ln1072') [46]  (1.43 ns)
	'select' operation ('select_ln23', HLS_base_image_conv/axil_conv2D0.cpp:23) [47]  (1.19 ns)
	'add' operation ('add_ln885_1') [70]  (1.83 ns)
	'store' operation ('store_ln885') of variable 'add_ln885_1' on local variable 'rhs' [73]  (1.59 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 6.6ns
The critical path consists of the following:
	'load' operation ('acc_V_2_loc_load') on local variable 'acc_V_2_loc' [57]  (0 ns)
	'icmp' operation ('icmp_ln1080') [59]  (2.1 ns)
	'select' operation ('select_ln1080') [62]  (0 ns)
	'select' operation ('acc_sat') [64]  (1.25 ns)
	'store' operation ('store_ln38', HLS_base_image_conv/axil_conv2D0.cpp:38) of variable 'acc_sat' on array 'img_out' [69]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
