
DAC_Single_753.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ea44  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800ecdc  0800ecdc  0000fcdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ed64  0800ed64  0000fd64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ed6c  0800ed6c  0000fd6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800ed70  0800ed70  0000fd70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000134  24000000  0800ed74  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004bbc  24000134  0800eea8  00010134  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24004cf0  0800eea8  00010cf0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00010134  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001e3ad  00000000  00000000  00010162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004074  00000000  00000000  0002e50f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001570  00000000  00000000  00032588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000107b  00000000  00000000  00033af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a4b0  00000000  00000000  00034b73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00021769  00000000  00000000  0006f023  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00161862  00000000  00000000  0009078c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f1fee  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005994  00000000  00000000  001f2034  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004d  00000000  00000000  001f79c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000134 	.word	0x24000134
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800ecc4 	.word	0x0800ecc4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000138 	.word	0x24000138
 80002d4:	0800ecc4 	.word	0x0800ecc4

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <transmitAudioData.0>:
        playbuf2[i] = (int32_t) i;  // count

    }


  void transmitAudioData(SAI_HandleTypeDef *hsai, uint32_t *data){
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	60f8      	str	r0, [r7, #12]
 80005d0:	60b9      	str	r1, [r7, #8]
 80005d2:	f8c7 c004 	str.w	ip, [r7, #4]
	    if (HAL_SAI_Transmit_DMA(hsai, (uint8_t*) data, AUDIO_BUFFER_SIZE) != HAL_OK)
 80005d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005da:	68b9      	ldr	r1, [r7, #8]
 80005dc:	68f8      	ldr	r0, [r7, #12]
 80005de:	f009 f883 	bl	80096e8 <HAL_SAI_Transmit_DMA>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <transmitAudioData.0+0x24>
	    {
	        Error_Handler();
 80005e8:	f000 fbd0 	bl	8000d8c <Error_Handler>
	    }
  }
 80005ec:	bf00      	nop
 80005ee:	3710      	adds	r7, #16
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <main>:
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	f5ad 5dc0 	sub.w	sp, sp, #6144	@ 0x1800
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
int main(void)
 80005fe:	f641 0310 	movw	r3, #6160	@ 0x1810
 8000602:	443b      	add	r3, r7
 8000604:	f507 52c0 	add.w	r2, r7, #6144	@ 0x1800
 8000608:	6013      	str	r3, [r2, #0]
  HAL_Init();
 800060a:	f001 f823 	bl	8001654 <HAL_Init>
  SystemClock_Config();
 800060e:	f000 f887 	bl	8000720 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000612:	f000 f901 	bl	8000818 <PeriphCommonClock_Config>
  MX_GPIO_Init();
 8000616:	f000 fadd 	bl	8000bd4 <MX_GPIO_Init>
  MX_DMA_Init();
 800061a:	f000 faa3 	bl	8000b64 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800061e:	f000 fa55 	bl	8000acc <MX_USART3_UART_Init>
  MX_SAI1_Init();
 8000622:	f000 f993 	bl	800094c <MX_SAI1_Init>
  MX_USB_DEVICE_Init();
 8000626:	f00d fe4d 	bl	800e2c4 <MX_USB_DEVICE_Init>
  MX_I2S1_Init();
 800062a:	f000 f927 	bl	800087c <MX_I2S1_Init>
  MX_I2S2_Init();
 800062e:	f000 f959 	bl	80008e4 <MX_I2S2_Init>
  MX_SAI2_Init();
 8000632:	f000 f9f9 	bl	8000a28 <MX_SAI2_Init>
  uint32_t sheesh[AUDIO_BUFFER_SIZE] = {0};
 8000636:	f607 0308 	addw	r3, r7, #2056	@ 0x808
 800063a:	3b08      	subs	r3, #8
 800063c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000640:	2100      	movs	r1, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f00e fb12 	bl	800ec6c <memset>
  for (int i = 0; i < AUDIO_BUFFER_SIZE; i++) {
 8000648:	2300      	movs	r3, #0
 800064a:	f641 0204 	movw	r2, #6148	@ 0x1804
 800064e:	443a      	add	r2, r7
 8000650:	6013      	str	r3, [r2, #0]
 8000652:	e025      	b.n	80006a0 <main+0xac>
        playbuf[i] = (int32_t) i;  // count
 8000654:	f641 0304 	movw	r3, #6148	@ 0x1804
 8000658:	443b      	add	r3, r7
 800065a:	6819      	ldr	r1, [r3, #0]
 800065c:	f641 0308 	movw	r3, #6152	@ 0x1808
 8000660:	443b      	add	r3, r7
 8000662:	f6a3 0308 	subw	r3, r3, #2056	@ 0x808
 8000666:	f641 0204 	movw	r2, #6148	@ 0x1804
 800066a:	443a      	add	r2, r7
 800066c:	6812      	ldr	r2, [r2, #0]
 800066e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        playbuf2[i] = (int32_t) i;  // count
 8000672:	f641 0304 	movw	r3, #6148	@ 0x1804
 8000676:	443b      	add	r3, r7
 8000678:	6819      	ldr	r1, [r3, #0]
 800067a:	f607 0308 	addw	r3, r7, #2056	@ 0x808
 800067e:	f6a3 0308 	subw	r3, r3, #2056	@ 0x808
 8000682:	f641 0204 	movw	r2, #6148	@ 0x1804
 8000686:	443a      	add	r2, r7
 8000688:	6812      	ldr	r2, [r2, #0]
 800068a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (int i = 0; i < AUDIO_BUFFER_SIZE; i++) {
 800068e:	f641 0304 	movw	r3, #6148	@ 0x1804
 8000692:	443b      	add	r3, r7
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	3301      	adds	r3, #1
 8000698:	f641 0204 	movw	r2, #6148	@ 0x1804
 800069c:	443a      	add	r2, r7
 800069e:	6013      	str	r3, [r2, #0]
 80006a0:	f641 0304 	movw	r3, #6148	@ 0x1804
 80006a4:	443b      	add	r3, r7
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80006ac:	dbd2      	blt.n	8000654 <main+0x60>



  transmitAudioData(&hsai_BlockA2, playbuf2);
 80006ae:	4b17      	ldr	r3, [pc, #92]	@ (800070c <main+0x118>)
 80006b0:	f503 53c0 	add.w	r3, r3, #6144	@ 0x1800
 80006b4:	f103 0308 	add.w	r3, r3, #8
 80006b8:	443b      	add	r3, r7
 80006ba:	f507 52c0 	add.w	r2, r7, #6144	@ 0x1800
 80006be:	4694      	mov	ip, r2
 80006c0:	4619      	mov	r1, r3
 80006c2:	4813      	ldr	r0, [pc, #76]	@ (8000710 <main+0x11c>)
 80006c4:	f7ff ff80 	bl	80005c8 <transmitAudioData.0>
  transmitAudioData(&hsai_BlockB2, playbuf2);
 80006c8:	4b10      	ldr	r3, [pc, #64]	@ (800070c <main+0x118>)
 80006ca:	f503 53c0 	add.w	r3, r3, #6144	@ 0x1800
 80006ce:	f103 0308 	add.w	r3, r3, #8
 80006d2:	443b      	add	r3, r7
 80006d4:	f507 52c0 	add.w	r2, r7, #6144	@ 0x1800
 80006d8:	4694      	mov	ip, r2
 80006da:	4619      	mov	r1, r3
 80006dc:	480d      	ldr	r0, [pc, #52]	@ (8000714 <main+0x120>)
 80006de:	f7ff ff73 	bl	80005c8 <transmitAudioData.0>
  transmitAudioData(&hsai_BlockB1, playbuf);
 80006e2:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80006e6:	f507 52c0 	add.w	r2, r7, #6144	@ 0x1800
 80006ea:	4694      	mov	ip, r2
 80006ec:	4619      	mov	r1, r3
 80006ee:	480a      	ldr	r0, [pc, #40]	@ (8000718 <main+0x124>)
 80006f0:	f7ff ff6a 	bl	80005c8 <transmitAudioData.0>
  transmitAudioData(&hsai_BlockA1, playbuf); // call master block last for proper synchronization
 80006f4:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80006f8:	f507 52c0 	add.w	r2, r7, #6144	@ 0x1800
 80006fc:	4694      	mov	ip, r2
 80006fe:	4619      	mov	r1, r3
 8000700:	4806      	ldr	r0, [pc, #24]	@ (800071c <main+0x128>)
 8000702:	f7ff ff61 	bl	80005c8 <transmitAudioData.0>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000706:	bf00      	nop
 8000708:	e7fd      	b.n	8000706 <main+0x112>
 800070a:	bf00      	nop
 800070c:	ffffe7f8 	.word	0xffffe7f8
 8000710:	24000328 	.word	0x24000328
 8000714:	240003c0 	.word	0x240003c0
 8000718:	24000290 	.word	0x24000290
 800071c:	240001f8 	.word	0x240001f8

08000720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b09c      	sub	sp, #112	@ 0x70
 8000724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000726:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800072a:	224c      	movs	r2, #76	@ 0x4c
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f00e fa9c 	bl	800ec6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	2220      	movs	r2, #32
 8000738:	2100      	movs	r1, #0
 800073a:	4618      	mov	r0, r3
 800073c:	f00e fa96 	bl	800ec6c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000740:	2002      	movs	r0, #2
 8000742:	f004 ffc7 	bl	80056d4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000746:	2300      	movs	r3, #0
 8000748:	603b      	str	r3, [r7, #0]
 800074a:	4b31      	ldr	r3, [pc, #196]	@ (8000810 <SystemClock_Config+0xf0>)
 800074c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800074e:	4a30      	ldr	r2, [pc, #192]	@ (8000810 <SystemClock_Config+0xf0>)
 8000750:	f023 0301 	bic.w	r3, r3, #1
 8000754:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000756:	4b2e      	ldr	r3, [pc, #184]	@ (8000810 <SystemClock_Config+0xf0>)
 8000758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800075a:	f003 0301 	and.w	r3, r3, #1
 800075e:	603b      	str	r3, [r7, #0]
 8000760:	4b2c      	ldr	r3, [pc, #176]	@ (8000814 <SystemClock_Config+0xf4>)
 8000762:	699b      	ldr	r3, [r3, #24]
 8000764:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000768:	4a2a      	ldr	r2, [pc, #168]	@ (8000814 <SystemClock_Config+0xf4>)
 800076a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800076e:	6193      	str	r3, [r2, #24]
 8000770:	4b28      	ldr	r3, [pc, #160]	@ (8000814 <SystemClock_Config+0xf4>)
 8000772:	699b      	ldr	r3, [r3, #24]
 8000774:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000778:	603b      	str	r3, [r7, #0]
 800077a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800077c:	bf00      	nop
 800077e:	4b25      	ldr	r3, [pc, #148]	@ (8000814 <SystemClock_Config+0xf4>)
 8000780:	699b      	ldr	r3, [r3, #24]
 8000782:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000786:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800078a:	d1f8      	bne.n	800077e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800078c:	2301      	movs	r3, #1
 800078e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000790:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000794:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000796:	2302      	movs	r3, #2
 8000798:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800079a:	2302      	movs	r3, #2
 800079c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800079e:	2301      	movs	r3, #1
 80007a0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 80007a2:	2328      	movs	r3, #40	@ 0x28
 80007a4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 4;
 80007a6:	2304      	movs	r3, #4
 80007a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80007aa:	2305      	movs	r3, #5
 80007ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007ae:	2302      	movs	r3, #2
 80007b0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007b2:	230c      	movs	r3, #12
 80007b4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007b6:	2300      	movs	r3, #0
 80007b8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007ba:	2300      	movs	r3, #0
 80007bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007c2:	4618      	mov	r0, r3
 80007c4:	f004 ffd0 	bl	8005768 <HAL_RCC_OscConfig>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80007ce:	f000 fadd 	bl	8000d8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d2:	233f      	movs	r3, #63	@ 0x3f
 80007d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d6:	2303      	movs	r3, #3
 80007d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80007de:	2300      	movs	r3, #0
 80007e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80007ea:	2300      	movs	r3, #0
 80007ec:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80007ee:	2300      	movs	r3, #0
 80007f0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007f2:	1d3b      	adds	r3, r7, #4
 80007f4:	2101      	movs	r1, #1
 80007f6:	4618      	mov	r0, r3
 80007f8:	f005 fc10 	bl	800601c <HAL_RCC_ClockConfig>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000802:	f000 fac3 	bl	8000d8c <Error_Handler>
  }
}
 8000806:	bf00      	nop
 8000808:	3770      	adds	r7, #112	@ 0x70
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	58000400 	.word	0x58000400
 8000814:	58024800 	.word	0x58024800

08000818 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b0b0      	sub	sp, #192	@ 0xc0
 800081c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800081e:	463b      	mov	r3, r7
 8000820:	22c0      	movs	r2, #192	@ 0xc0
 8000822:	2100      	movs	r1, #0
 8000824:	4618      	mov	r0, r3
 8000826:	f00e fa21 	bl	800ec6c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2
 800082a:	f240 3202 	movw	r2, #770	@ 0x302
 800082e:	f04f 0300 	mov.w	r3, #0
 8000832:	e9c7 2300 	strd	r2, r3, [r7]
                              |RCC_PERIPHCLK_USART3;
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000836:	2302      	movs	r3, #2
 8000838:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 125;
 800083a:	237d      	movs	r3, #125	@ 0x7d
 800083c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 16;
 800083e:	2310      	movs	r3, #16
 8000840:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 8;
 8000842:	2308      	movs	r3, #8
 8000844:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000846:	2302      	movs	r3, #2
 8000848:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 800084a:	2380      	movs	r3, #128	@ 0x80
 800084c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800084e:	2300      	movs	r3, #0
 8000850:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 8000856:	2301      	movs	r3, #1
 8000858:	65bb      	str	r3, [r7, #88]	@ 0x58
  PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL2;
 800085a:	2340      	movs	r3, #64	@ 0x40
 800085c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL2;
 800085e:	2301      	movs	r3, #1
 8000860:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000862:	463b      	mov	r3, r7
 8000864:	4618      	mov	r0, r3
 8000866:	f005 ff65 	bl	8006734 <HAL_RCCEx_PeriphCLKConfig>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8000870:	f000 fa8c 	bl	8000d8c <Error_Handler>
  }
}
 8000874:	bf00      	nop
 8000876:	37c0      	adds	r7, #192	@ 0xc0
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}

0800087c <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000880:	4b16      	ldr	r3, [pc, #88]	@ (80008dc <MX_I2S1_Init+0x60>)
 8000882:	4a17      	ldr	r2, [pc, #92]	@ (80008e0 <MX_I2S1_Init+0x64>)
 8000884:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8000886:	4b15      	ldr	r3, [pc, #84]	@ (80008dc <MX_I2S1_Init+0x60>)
 8000888:	2204      	movs	r2, #4
 800088a:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 800088c:	4b13      	ldr	r3, [pc, #76]	@ (80008dc <MX_I2S1_Init+0x60>)
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_32B;
 8000892:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <MX_I2S1_Init+0x60>)
 8000894:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000898:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800089a:	4b10      	ldr	r3, [pc, #64]	@ (80008dc <MX_I2S1_Init+0x60>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 80008a0:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <MX_I2S1_Init+0x60>)
 80008a2:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80008a6:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 80008a8:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <MX_I2S1_Init+0x60>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 80008ae:	4b0b      	ldr	r3, [pc, #44]	@ (80008dc <MX_I2S1_Init+0x60>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 80008b4:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <MX_I2S1_Init+0x60>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 80008ba:	4b08      	ldr	r3, [pc, #32]	@ (80008dc <MX_I2S1_Init+0x60>)
 80008bc:	2200      	movs	r2, #0
 80008be:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 80008c0:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <MX_I2S1_Init+0x60>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 80008c6:	4805      	ldr	r0, [pc, #20]	@ (80008dc <MX_I2S1_Init+0x60>)
 80008c8:	f003 fb44 	bl	8003f54 <HAL_I2S_Init>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <MX_I2S1_Init+0x5a>
  {
    Error_Handler();
 80008d2:	f000 fa5b 	bl	8000d8c <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	24000150 	.word	0x24000150
 80008e0:	40013000 	.word	0x40013000

080008e4 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80008e8:	4b16      	ldr	r3, [pc, #88]	@ (8000944 <MX_I2S2_Init+0x60>)
 80008ea:	4a17      	ldr	r2, [pc, #92]	@ (8000948 <MX_I2S2_Init+0x64>)
 80008ec:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_SLAVE_TX;
 80008ee:	4b15      	ldr	r3, [pc, #84]	@ (8000944 <MX_I2S2_Init+0x60>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80008f4:	4b13      	ldr	r3, [pc, #76]	@ (8000944 <MX_I2S2_Init+0x60>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_32B;
 80008fa:	4b12      	ldr	r3, [pc, #72]	@ (8000944 <MX_I2S2_Init+0x60>)
 80008fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000900:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000902:	4b10      	ldr	r3, [pc, #64]	@ (8000944 <MX_I2S2_Init+0x60>)
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000908:	4b0e      	ldr	r3, [pc, #56]	@ (8000944 <MX_I2S2_Init+0x60>)
 800090a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800090e:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000910:	4b0c      	ldr	r3, [pc, #48]	@ (8000944 <MX_I2S2_Init+0x60>)
 8000912:	2200      	movs	r2, #0
 8000914:	619a      	str	r2, [r3, #24]
  hi2s2.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000916:	4b0b      	ldr	r3, [pc, #44]	@ (8000944 <MX_I2S2_Init+0x60>)
 8000918:	2200      	movs	r2, #0
 800091a:	61da      	str	r2, [r3, #28]
  hi2s2.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 800091c:	4b09      	ldr	r3, [pc, #36]	@ (8000944 <MX_I2S2_Init+0x60>)
 800091e:	2200      	movs	r2, #0
 8000920:	621a      	str	r2, [r3, #32]
  hi2s2.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000922:	4b08      	ldr	r3, [pc, #32]	@ (8000944 <MX_I2S2_Init+0x60>)
 8000924:	2200      	movs	r2, #0
 8000926:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s2.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000928:	4b06      	ldr	r3, [pc, #24]	@ (8000944 <MX_I2S2_Init+0x60>)
 800092a:	2200      	movs	r2, #0
 800092c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800092e:	4805      	ldr	r0, [pc, #20]	@ (8000944 <MX_I2S2_Init+0x60>)
 8000930:	f003 fb10 	bl	8003f54 <HAL_I2S_Init>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_I2S2_Init+0x5a>
  {
    Error_Handler();
 800093a:	f000 fa27 	bl	8000d8c <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	240001a4 	.word	0x240001a4
 8000948:	40003800 	.word	0x40003800

0800094c <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000950:	4b30      	ldr	r3, [pc, #192]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 8000952:	4a31      	ldr	r2, [pc, #196]	@ (8000a18 <MX_SAI1_Init+0xcc>)
 8000954:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000956:	4b2f      	ldr	r3, [pc, #188]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 8000958:	2200      	movs	r2, #0
 800095a:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800095c:	4b2d      	ldr	r3, [pc, #180]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000962:	4b2c      	ldr	r3, [pc, #176]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 8000964:	2200      	movs	r2, #0
 8000966:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000968:	4b2a      	ldr	r3, [pc, #168]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 800096a:	2200      	movs	r2, #0
 800096c:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800096e:	4b29      	ldr	r3, [pc, #164]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 8000970:	2200      	movs	r2, #0
 8000972:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000974:	4b27      	ldr	r3, [pc, #156]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 8000976:	4a29      	ldr	r2, [pc, #164]	@ (8000a1c <MX_SAI1_Init+0xd0>)
 8000978:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800097a:	4b26      	ldr	r3, [pc, #152]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 800097c:	2200      	movs	r2, #0
 800097e:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000980:	4b24      	ldr	r3, [pc, #144]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 8000982:	2200      	movs	r2, #0
 8000984:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000986:	4b23      	ldr	r3, [pc, #140]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 8000988:	2200      	movs	r2, #0
 800098a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800098c:	4b21      	ldr	r3, [pc, #132]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 800098e:	2200      	movs	r2, #0
 8000990:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 8000992:	2302      	movs	r3, #2
 8000994:	2203      	movs	r2, #3
 8000996:	2100      	movs	r1, #0
 8000998:	481e      	ldr	r0, [pc, #120]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 800099a:	f008 fbc9 	bl	8009130 <HAL_SAI_InitProtocol>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_SAI1_Init+0x5c>
  {
    Error_Handler();
 80009a4:	f000 f9f2 	bl	8000d8c <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80009a8:	4b1d      	ldr	r3, [pc, #116]	@ (8000a20 <MX_SAI1_Init+0xd4>)
 80009aa:	4a1e      	ldr	r2, [pc, #120]	@ (8000a24 <MX_SAI1_Init+0xd8>)
 80009ac:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_TX;
 80009ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000a20 <MX_SAI1_Init+0xd4>)
 80009b0:	2202      	movs	r2, #2
 80009b2:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 80009b4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a20 <MX_SAI1_Init+0xd4>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80009ba:	4b19      	ldr	r3, [pc, #100]	@ (8000a20 <MX_SAI1_Init+0xd4>)
 80009bc:	2200      	movs	r2, #0
 80009be:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80009c0:	4b17      	ldr	r3, [pc, #92]	@ (8000a20 <MX_SAI1_Init+0xd4>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80009c6:	4b16      	ldr	r3, [pc, #88]	@ (8000a20 <MX_SAI1_Init+0xd4>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 80009cc:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <MX_SAI1_Init+0xd4>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 80009d2:	4b13      	ldr	r3, [pc, #76]	@ (8000a20 <MX_SAI1_Init+0xd4>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80009d8:	4b11      	ldr	r3, [pc, #68]	@ (8000a20 <MX_SAI1_Init+0xd4>)
 80009da:	2200      	movs	r2, #0
 80009dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 80009de:	2302      	movs	r3, #2
 80009e0:	2203      	movs	r2, #3
 80009e2:	2100      	movs	r1, #0
 80009e4:	480e      	ldr	r0, [pc, #56]	@ (8000a20 <MX_SAI1_Init+0xd4>)
 80009e6:	f008 fba3 	bl	8009130 <HAL_SAI_InitProtocol>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_SAI1_Init+0xa8>
  {
    Error_Handler();
 80009f0:	f000 f9cc 	bl	8000d8c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_OUTBLOCKA_ENABLE; //SET BLOCK A TO
 80009f4:	4b07      	ldr	r3, [pc, #28]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 80009f6:	2201      	movs	r2, #1
 80009f8:	60da      	str	r2, [r3, #12]
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 80009fa:	2302      	movs	r3, #2
 80009fc:	2203      	movs	r2, #3
 80009fe:	2100      	movs	r1, #0
 8000a00:	4804      	ldr	r0, [pc, #16]	@ (8000a14 <MX_SAI1_Init+0xc8>)
 8000a02:	f008 fb95 	bl	8009130 <HAL_SAI_InitProtocol>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 8000a0c:	f000 f9be 	bl	8000d8c <Error_Handler>
  }

  /* USER CODE END SAI1_Init 2 */

}
 8000a10:	bf00      	nop
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	240001f8 	.word	0x240001f8
 8000a18:	40015804 	.word	0x40015804
 8000a1c:	0002ee00 	.word	0x0002ee00
 8000a20:	24000290 	.word	0x24000290
 8000a24:	40015824 	.word	0x40015824

08000a28 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000a2c:	4b23      	ldr	r3, [pc, #140]	@ (8000abc <MX_SAI2_Init+0x94>)
 8000a2e:	4a24      	ldr	r2, [pc, #144]	@ (8000ac0 <MX_SAI2_Init+0x98>)
 8000a30:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODESLAVE_TX;
 8000a32:	4b22      	ldr	r3, [pc, #136]	@ (8000abc <MX_SAI2_Init+0x94>)
 8000a34:	2202      	movs	r2, #2
 8000a36:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_SYNCHRONOUS_EXT_SAI1;
 8000a38:	4b20      	ldr	r3, [pc, #128]	@ (8000abc <MX_SAI2_Init+0x94>)
 8000a3a:	2202      	movs	r2, #2
 8000a3c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000a3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000abc <MX_SAI2_Init+0x94>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000a44:	4b1d      	ldr	r3, [pc, #116]	@ (8000abc <MX_SAI2_Init+0x94>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000a4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000abc <MX_SAI2_Init+0x94>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000a50:	4b1a      	ldr	r3, [pc, #104]	@ (8000abc <MX_SAI2_Init+0x94>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000a56:	4b19      	ldr	r3, [pc, #100]	@ (8000abc <MX_SAI2_Init+0x94>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	2203      	movs	r2, #3
 8000a60:	2100      	movs	r1, #0
 8000a62:	4816      	ldr	r0, [pc, #88]	@ (8000abc <MX_SAI2_Init+0x94>)
 8000a64:	f008 fb64 	bl	8009130 <HAL_SAI_InitProtocol>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_SAI2_Init+0x4a>
  {
    Error_Handler();
 8000a6e:	f000 f98d 	bl	8000d8c <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000a72:	4b14      	ldr	r3, [pc, #80]	@ (8000ac4 <MX_SAI2_Init+0x9c>)
 8000a74:	4a14      	ldr	r2, [pc, #80]	@ (8000ac8 <MX_SAI2_Init+0xa0>)
 8000a76:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_TX;
 8000a78:	4b12      	ldr	r3, [pc, #72]	@ (8000ac4 <MX_SAI2_Init+0x9c>)
 8000a7a:	2202      	movs	r2, #2
 8000a7c:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS_EXT_SAI1;
 8000a7e:	4b11      	ldr	r3, [pc, #68]	@ (8000ac4 <MX_SAI2_Init+0x9c>)
 8000a80:	2202      	movs	r2, #2
 8000a82:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000a84:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac4 <MX_SAI2_Init+0x9c>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	615a      	str	r2, [r3, #20]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac4 <MX_SAI2_Init+0x9c>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	61da      	str	r2, [r3, #28]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000a90:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac4 <MX_SAI2_Init+0x9c>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000a96:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac4 <MX_SAI2_Init+0x9c>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000a9c:	4b09      	ldr	r3, [pc, #36]	@ (8000ac4 <MX_SAI2_Init+0x9c>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	2203      	movs	r2, #3
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4806      	ldr	r0, [pc, #24]	@ (8000ac4 <MX_SAI2_Init+0x9c>)
 8000aaa:	f008 fb41 	bl	8009130 <HAL_SAI_InitProtocol>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_SAI2_Init+0x90>
  {
    Error_Handler();
 8000ab4:	f000 f96a 	bl	8000d8c <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000ab8:	bf00      	nop
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	24000328 	.word	0x24000328
 8000ac0:	40015c04 	.word	0x40015c04
 8000ac4:	240003c0 	.word	0x240003c0
 8000ac8:	40015c24 	.word	0x40015c24

08000acc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ad0:	4b22      	ldr	r3, [pc, #136]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000ad2:	4a23      	ldr	r2, [pc, #140]	@ (8000b60 <MX_USART3_UART_Init+0x94>)
 8000ad4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ad6:	4b21      	ldr	r3, [pc, #132]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000ad8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000adc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ade:	4b1f      	ldr	r3, [pc, #124]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ae4:	4b1d      	ldr	r3, [pc, #116]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000aea:	4b1c      	ldr	r3, [pc, #112]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000af0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000af2:	220c      	movs	r2, #12
 8000af4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af6:	4b19      	ldr	r3, [pc, #100]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000afc:	4b17      	ldr	r3, [pc, #92]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b02:	4b16      	ldr	r3, [pc, #88]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b08:	4b14      	ldr	r3, [pc, #80]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b0e:	4b13      	ldr	r3, [pc, #76]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b14:	4811      	ldr	r0, [pc, #68]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000b16:	f009 f8ce 	bl	8009cb6 <HAL_UART_Init>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000b20:	f000 f934 	bl	8000d8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b24:	2100      	movs	r1, #0
 8000b26:	480d      	ldr	r0, [pc, #52]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000b28:	f00a f8d7 	bl	800acda <HAL_UARTEx_SetTxFifoThreshold>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000b32:	f000 f92b 	bl	8000d8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b36:	2100      	movs	r1, #0
 8000b38:	4808      	ldr	r0, [pc, #32]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000b3a:	f00a f90c 	bl	800ad56 <HAL_UARTEx_SetRxFifoThreshold>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000b44:	f000 f922 	bl	8000d8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000b48:	4804      	ldr	r0, [pc, #16]	@ (8000b5c <MX_USART3_UART_Init+0x90>)
 8000b4a:	f00a f88d 	bl	800ac68 <HAL_UARTEx_DisableFifoMode>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000b54:	f000 f91a 	bl	8000d8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b58:	bf00      	nop
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	24000638 	.word	0x24000638
 8000b60:	40004800 	.word	0x40004800

08000b64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b6a:	4b19      	ldr	r3, [pc, #100]	@ (8000bd0 <MX_DMA_Init+0x6c>)
 8000b6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b70:	4a17      	ldr	r2, [pc, #92]	@ (8000bd0 <MX_DMA_Init+0x6c>)
 8000b72:	f043 0301 	orr.w	r3, r3, #1
 8000b76:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b7a:	4b15      	ldr	r3, [pc, #84]	@ (8000bd0 <MX_DMA_Init+0x6c>)
 8000b7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b80:	f003 0301 	and.w	r3, r3, #1
 8000b84:	607b      	str	r3, [r7, #4]
 8000b86:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	200b      	movs	r0, #11
 8000b8e:	f000 fefe 	bl	800198e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b92:	200b      	movs	r0, #11
 8000b94:	f000 ff15 	bl	80019c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000b98:	2200      	movs	r2, #0
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	200c      	movs	r0, #12
 8000b9e:	f000 fef6 	bl	800198e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ba2:	200c      	movs	r0, #12
 8000ba4:	f000 ff0d 	bl	80019c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2100      	movs	r1, #0
 8000bac:	200d      	movs	r0, #13
 8000bae:	f000 feee 	bl	800198e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000bb2:	200d      	movs	r0, #13
 8000bb4:	f000 ff05 	bl	80019c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	2100      	movs	r1, #0
 8000bbc:	200e      	movs	r0, #14
 8000bbe:	f000 fee6 	bl	800198e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000bc2:	200e      	movs	r0, #14
 8000bc4:	f000 fefd 	bl	80019c2 <HAL_NVIC_EnableIRQ>

}
 8000bc8:	bf00      	nop
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	58024400 	.word	0x58024400

08000bd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08c      	sub	sp, #48	@ 0x30
 8000bd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bda:	f107 031c 	add.w	r3, r7, #28
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
 8000be6:	60da      	str	r2, [r3, #12]
 8000be8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bea:	4b62      	ldr	r3, [pc, #392]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000bec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bf0:	4a60      	ldr	r2, [pc, #384]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000bf2:	f043 0310 	orr.w	r3, r3, #16
 8000bf6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bfa:	4b5e      	ldr	r3, [pc, #376]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c00:	f003 0310 	and.w	r3, r3, #16
 8000c04:	61bb      	str	r3, [r7, #24]
 8000c06:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c08:	4b5a      	ldr	r3, [pc, #360]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0e:	4a59      	ldr	r2, [pc, #356]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c10:	f043 0304 	orr.w	r3, r3, #4
 8000c14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c18:	4b56      	ldr	r3, [pc, #344]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1e:	f003 0304 	and.w	r3, r3, #4
 8000c22:	617b      	str	r3, [r7, #20]
 8000c24:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c26:	4b53      	ldr	r3, [pc, #332]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2c:	4a51      	ldr	r2, [pc, #324]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c36:	4b4f      	ldr	r3, [pc, #316]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c40:	613b      	str	r3, [r7, #16]
 8000c42:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c44:	4b4b      	ldr	r3, [pc, #300]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4a:	4a4a      	ldr	r2, [pc, #296]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c54:	4b47      	ldr	r3, [pc, #284]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c62:	4b44      	ldr	r3, [pc, #272]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c68:	4a42      	ldr	r2, [pc, #264]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c6a:	f043 0302 	orr.w	r3, r3, #2
 8000c6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c72:	4b40      	ldr	r3, [pc, #256]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c78:	f003 0302 	and.w	r3, r3, #2
 8000c7c:	60bb      	str	r3, [r7, #8]
 8000c7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c80:	4b3c      	ldr	r3, [pc, #240]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c86:	4a3b      	ldr	r2, [pc, #236]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c88:	f043 0308 	orr.w	r3, r3, #8
 8000c8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c90:	4b38      	ldr	r3, [pc, #224]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000c92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c96:	f003 0308 	and.w	r3, r3, #8
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c9e:	4b35      	ldr	r3, [pc, #212]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000ca0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca4:	4a33      	ldr	r2, [pc, #204]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000ca6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000caa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cae:	4b31      	ldr	r3, [pc, #196]	@ (8000d74 <MX_GPIO_Init+0x1a0>)
 8000cb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cb8:	603b      	str	r3, [r7, #0]
 8000cba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000cc2:	482d      	ldr	r0, [pc, #180]	@ (8000d78 <MX_GPIO_Init+0x1a4>)
 8000cc4:	f003 f92c 	bl	8003f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000cce:	482b      	ldr	r0, [pc, #172]	@ (8000d7c <MX_GPIO_Init+0x1a8>)
 8000cd0:	f003 f926 	bl	8003f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2102      	movs	r1, #2
 8000cd8:	4829      	ldr	r0, [pc, #164]	@ (8000d80 <MX_GPIO_Init+0x1ac>)
 8000cda:	f003 f921 	bl	8003f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ce2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cec:	f107 031c 	add.w	r3, r7, #28
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4824      	ldr	r0, [pc, #144]	@ (8000d84 <MX_GPIO_Init+0x1b0>)
 8000cf4:	f002 ff64 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000cf8:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000cfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d02:	2300      	movs	r3, #0
 8000d04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d06:	2300      	movs	r3, #0
 8000d08:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d0a:	f107 031c 	add.w	r3, r7, #28
 8000d0e:	4619      	mov	r1, r3
 8000d10:	4819      	ldr	r0, [pc, #100]	@ (8000d78 <MX_GPIO_Init+0x1a4>)
 8000d12:	f002 ff55 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000d16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d20:	2300      	movs	r3, #0
 8000d22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d24:	2300      	movs	r3, #0
 8000d26:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000d28:	f107 031c 	add.w	r3, r7, #28
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4813      	ldr	r0, [pc, #76]	@ (8000d7c <MX_GPIO_Init+0x1a8>)
 8000d30:	f002 ff46 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000d34:	2380      	movs	r3, #128	@ 0x80
 8000d36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d38:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000d42:	f107 031c 	add.w	r3, r7, #28
 8000d46:	4619      	mov	r1, r3
 8000d48:	480f      	ldr	r0, [pc, #60]	@ (8000d88 <MX_GPIO_Init+0x1b4>)
 8000d4a:	f002 ff39 	bl	8003bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d4e:	2302      	movs	r3, #2
 8000d50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d52:	2301      	movs	r3, #1
 8000d54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d5e:	f107 031c 	add.w	r3, r7, #28
 8000d62:	4619      	mov	r1, r3
 8000d64:	4806      	ldr	r0, [pc, #24]	@ (8000d80 <MX_GPIO_Init+0x1ac>)
 8000d66:	f002 ff2b 	bl	8003bc0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d6a:	bf00      	nop
 8000d6c:	3730      	adds	r7, #48	@ 0x30
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	58024400 	.word	0x58024400
 8000d78:	58020400 	.word	0x58020400
 8000d7c:	58020c00 	.word	0x58020c00
 8000d80:	58021000 	.word	0x58021000
 8000d84:	58020800 	.word	0x58020800
 8000d88:	58021800 	.word	0x58021800

08000d8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d90:	b672      	cpsid	i
}
 8000d92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);
 8000d94:	2201      	movs	r2, #1
 8000d96:	2101      	movs	r1, #1
 8000d98:	4801      	ldr	r0, [pc, #4]	@ (8000da0 <Error_Handler+0x14>)
 8000d9a:	f003 f8c1 	bl	8003f20 <HAL_GPIO_WritePin>
 8000d9e:	e7f9      	b.n	8000d94 <Error_Handler+0x8>
 8000da0:	58020400 	.word	0x58020400

08000da4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000daa:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd4 <HAL_MspInit+0x30>)
 8000dac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000db0:	4a08      	ldr	r2, [pc, #32]	@ (8000dd4 <HAL_MspInit+0x30>)
 8000db2:	f043 0302 	orr.w	r3, r3, #2
 8000db6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000dba:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <HAL_MspInit+0x30>)
 8000dbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000dc0:	f003 0302 	and.w	r3, r3, #2
 8000dc4:	607b      	str	r3, [r7, #4]
 8000dc6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	58024400 	.word	0x58024400

08000dd8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b0be      	sub	sp, #248	@ 0xf8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000df0:	f107 0320 	add.w	r3, r7, #32
 8000df4:	22c0      	movs	r2, #192	@ 0xc0
 8000df6:	2100      	movs	r1, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f00d ff37 	bl	800ec6c <memset>
  if(hi2s->Instance==SPI1)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a71      	ldr	r2, [pc, #452]	@ (8000fc8 <HAL_I2S_MspInit+0x1f0>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d16a      	bne.n	8000ede <HAL_I2S_MspInit+0x106>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000e08:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e0c:	f04f 0300 	mov.w	r3, #0
 8000e10:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e1a:	f107 0320 	add.w	r3, r7, #32
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f005 fc88 	bl	8006734 <HAL_RCCEx_PeriphCLKConfig>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <HAL_I2S_MspInit+0x56>
    {
      Error_Handler();
 8000e2a:	f7ff ffaf 	bl	8000d8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e2e:	4b67      	ldr	r3, [pc, #412]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000e30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000e34:	4a65      	ldr	r2, [pc, #404]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000e36:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000e3e:	4b63      	ldr	r3, [pc, #396]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000e40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000e44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e48:	61fb      	str	r3, [r7, #28]
 8000e4a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4c:	4b5f      	ldr	r3, [pc, #380]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000e4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e52:	4a5e      	ldr	r2, [pc, #376]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e5c:	4b5b      	ldr	r3, [pc, #364]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000e5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e62:	f003 0301 	and.w	r3, r3, #1
 8000e66:	61bb      	str	r3, [r7, #24]
 8000e68:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e6a:	4b58      	ldr	r3, [pc, #352]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000e6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e70:	4a56      	ldr	r2, [pc, #344]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000e72:	f043 0308 	orr.w	r3, r3, #8
 8000e76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e7a:	4b54      	ldr	r3, [pc, #336]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000e7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e80:	f003 0308 	and.w	r3, r3, #8
 8000e84:	617b      	str	r3, [r7, #20]
 8000e86:	697b      	ldr	r3, [r7, #20]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PD7     ------> I2S1_SDO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000e88:	2330      	movs	r3, #48	@ 0x30
 8000e8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ea0:	2305      	movs	r3, #5
 8000ea2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4848      	ldr	r0, [pc, #288]	@ (8000fd0 <HAL_I2S_MspInit+0x1f8>)
 8000eae:	f002 fe87 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000eb2:	2380      	movs	r3, #128	@ 0x80
 8000eb4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000eca:	2305      	movs	r3, #5
 8000ecc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ed0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	483f      	ldr	r0, [pc, #252]	@ (8000fd4 <HAL_I2S_MspInit+0x1fc>)
 8000ed8:	f002 fe72 	bl	8003bc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000edc:	e06f      	b.n	8000fbe <HAL_I2S_MspInit+0x1e6>
  else if(hi2s->Instance==SPI2)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a3d      	ldr	r2, [pc, #244]	@ (8000fd8 <HAL_I2S_MspInit+0x200>)
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	d16a      	bne.n	8000fbe <HAL_I2S_MspInit+0x1e6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000ee8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000eec:	f04f 0300 	mov.w	r3, #0
 8000ef0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000efa:	f107 0320 	add.w	r3, r7, #32
 8000efe:	4618      	mov	r0, r3
 8000f00:	f005 fc18 	bl	8006734 <HAL_RCCEx_PeriphCLKConfig>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <HAL_I2S_MspInit+0x136>
      Error_Handler();
 8000f0a:	f7ff ff3f 	bl	8000d8c <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000f0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000f10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f14:	4a2d      	ldr	r2, [pc, #180]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000f16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f1a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000f20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f28:	613b      	str	r3, [r7, #16]
 8000f2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2c:	4b27      	ldr	r3, [pc, #156]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000f2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f32:	4a26      	ldr	r2, [pc, #152]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000f34:	f043 0304 	orr.w	r3, r3, #4
 8000f38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f3c:	4b23      	ldr	r3, [pc, #140]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000f3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f42:	f003 0304 	and.w	r3, r3, #4
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4a:	4b20      	ldr	r3, [pc, #128]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000f4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f50:	4a1e      	ldr	r2, [pc, #120]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000f52:	f043 0302 	orr.w	r3, r3, #2
 8000f56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000fcc <HAL_I2S_MspInit+0x1f4>)
 8000f5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f60:	f003 0302 	and.w	r3, r3, #2
 8000f64:	60bb      	str	r3, [r7, #8]
 8000f66:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f80:	2305      	movs	r3, #5
 8000f82:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f86:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4813      	ldr	r0, [pc, #76]	@ (8000fdc <HAL_I2S_MspInit+0x204>)
 8000f8e:	f002 fe17 	bl	8003bc0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000f92:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000fac:	2305      	movs	r3, #5
 8000fae:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4809      	ldr	r0, [pc, #36]	@ (8000fe0 <HAL_I2S_MspInit+0x208>)
 8000fba:	f002 fe01 	bl	8003bc0 <HAL_GPIO_Init>
}
 8000fbe:	bf00      	nop
 8000fc0:	37f8      	adds	r7, #248	@ 0xf8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40013000 	.word	0x40013000
 8000fcc:	58024400 	.word	0x58024400
 8000fd0:	58020000 	.word	0x58020000
 8000fd4:	58020c00 	.word	0x58020c00
 8000fd8:	40003800 	.word	0x40003800
 8000fdc:	58020800 	.word	0x58020800
 8000fe0:	58020400 	.word	0x58020400

08000fe4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08a      	sub	sp, #40	@ 0x28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fec:	f107 0314 	add.w	r3, r7, #20
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	609a      	str	r2, [r3, #8]
 8000ff8:	60da      	str	r2, [r3, #12]
 8000ffa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a1a      	ldr	r2, [pc, #104]	@ (800106c <HAL_UART_MspInit+0x88>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d12e      	bne.n	8001064 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001006:	4b1a      	ldr	r3, [pc, #104]	@ (8001070 <HAL_UART_MspInit+0x8c>)
 8001008:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800100c:	4a18      	ldr	r2, [pc, #96]	@ (8001070 <HAL_UART_MspInit+0x8c>)
 800100e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001012:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001016:	4b16      	ldr	r3, [pc, #88]	@ (8001070 <HAL_UART_MspInit+0x8c>)
 8001018:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800101c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001024:	4b12      	ldr	r3, [pc, #72]	@ (8001070 <HAL_UART_MspInit+0x8c>)
 8001026:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800102a:	4a11      	ldr	r2, [pc, #68]	@ (8001070 <HAL_UART_MspInit+0x8c>)
 800102c:	f043 0308 	orr.w	r3, r3, #8
 8001030:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001034:	4b0e      	ldr	r3, [pc, #56]	@ (8001070 <HAL_UART_MspInit+0x8c>)
 8001036:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800103a:	f003 0308 	and.w	r3, r3, #8
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001042:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001046:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001048:	2302      	movs	r3, #2
 800104a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001050:	2300      	movs	r3, #0
 8001052:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001054:	2307      	movs	r3, #7
 8001056:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001058:	f107 0314 	add.w	r3, r7, #20
 800105c:	4619      	mov	r1, r3
 800105e:	4805      	ldr	r0, [pc, #20]	@ (8001074 <HAL_UART_MspInit+0x90>)
 8001060:	f002 fdae 	bl	8003bc0 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001064:	bf00      	nop
 8001066:	3728      	adds	r7, #40	@ 0x28
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40004800 	.word	0x40004800
 8001070:	58024400 	.word	0x58024400
 8001074:	58020c00 	.word	0x58020c00

08001078 <HAL_SAI_MspInit>:

static uint32_t SAI1_client =0;
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08c      	sub	sp, #48	@ 0x30
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4aa2      	ldr	r2, [pc, #648]	@ (8001310 <HAL_SAI_MspInit+0x298>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d170      	bne.n	800116c <HAL_SAI_MspInit+0xf4>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 800108a:	4ba2      	ldr	r3, [pc, #648]	@ (8001314 <HAL_SAI_MspInit+0x29c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d10e      	bne.n	80010b0 <HAL_SAI_MspInit+0x38>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001092:	4ba1      	ldr	r3, [pc, #644]	@ (8001318 <HAL_SAI_MspInit+0x2a0>)
 8001094:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001098:	4a9f      	ldr	r2, [pc, #636]	@ (8001318 <HAL_SAI_MspInit+0x2a0>)
 800109a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800109e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80010a2:	4b9d      	ldr	r3, [pc, #628]	@ (8001318 <HAL_SAI_MspInit+0x2a0>)
 80010a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80010a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010ac:	61bb      	str	r3, [r7, #24]
 80010ae:	69bb      	ldr	r3, [r7, #24]
    }
    SAI1_client ++;
 80010b0:	4b98      	ldr	r3, [pc, #608]	@ (8001314 <HAL_SAI_MspInit+0x29c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	3301      	adds	r3, #1
 80010b6:	4a97      	ldr	r2, [pc, #604]	@ (8001314 <HAL_SAI_MspInit+0x29c>)
 80010b8:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
 80010ba:	2334      	movs	r3, #52	@ 0x34
 80010bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010be:	2302      	movs	r3, #2
 80010c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010c2:	2301      	movs	r3, #1
 80010c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80010c6:	2301      	movs	r3, #1
 80010c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80010ca:	2306      	movs	r3, #6
 80010cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010ce:	f107 031c 	add.w	r3, r7, #28
 80010d2:	4619      	mov	r1, r3
 80010d4:	4891      	ldr	r0, [pc, #580]	@ (800131c <HAL_SAI_MspInit+0x2a4>)
 80010d6:	f002 fd73 	bl	8003bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80010da:	2340      	movs	r3, #64	@ 0x40
 80010dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010de:	2302      	movs	r3, #2
 80010e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010e2:	2301      	movs	r3, #1
 80010e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010e6:	2302      	movs	r3, #2
 80010e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80010ea:	2306      	movs	r3, #6
 80010ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010ee:	f107 031c 	add.w	r3, r7, #28
 80010f2:	4619      	mov	r1, r3
 80010f4:	4889      	ldr	r0, [pc, #548]	@ (800131c <HAL_SAI_MspInit+0x2a4>)
 80010f6:	f002 fd63 	bl	8003bc0 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 80010fa:	4b89      	ldr	r3, [pc, #548]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 80010fc:	4a89      	ldr	r2, [pc, #548]	@ (8001324 <HAL_SAI_MspInit+0x2ac>)
 80010fe:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8001100:	4b87      	ldr	r3, [pc, #540]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 8001102:	2257      	movs	r2, #87	@ 0x57
 8001104:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001106:	4b86      	ldr	r3, [pc, #536]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 8001108:	2240      	movs	r2, #64	@ 0x40
 800110a:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800110c:	4b84      	ldr	r3, [pc, #528]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8001112:	4b83      	ldr	r3, [pc, #524]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 8001114:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001118:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800111a:	4b81      	ldr	r3, [pc, #516]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 800111c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001120:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001122:	4b7f      	ldr	r3, [pc, #508]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 8001124:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001128:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800112a:	4b7d      	ldr	r3, [pc, #500]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 800112c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001130:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001132:	4b7b      	ldr	r3, [pc, #492]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 8001134:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001138:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800113a:	4b79      	ldr	r3, [pc, #484]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 800113c:	2200      	movs	r2, #0
 800113e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001140:	4877      	ldr	r0, [pc, #476]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 8001142:	f000 fc59 	bl	80019f8 <HAL_DMA_Init>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <HAL_SAI_MspInit+0xd8>
    {
      Error_Handler();
 800114c:	f7ff fe1e 	bl	8000d8c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4a73      	ldr	r2, [pc, #460]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 8001154:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8001158:	4a71      	ldr	r2, [pc, #452]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a6f      	ldr	r2, [pc, #444]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 8001162:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001166:	4a6e      	ldr	r2, [pc, #440]	@ (8001320 <HAL_SAI_MspInit+0x2a8>)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI1_Block_B)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a6d      	ldr	r2, [pc, #436]	@ (8001328 <HAL_SAI_MspInit+0x2b0>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d160      	bne.n	8001238 <HAL_SAI_MspInit+0x1c0>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8001176:	4b67      	ldr	r3, [pc, #412]	@ (8001314 <HAL_SAI_MspInit+0x29c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d10e      	bne.n	800119c <HAL_SAI_MspInit+0x124>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800117e:	4b66      	ldr	r3, [pc, #408]	@ (8001318 <HAL_SAI_MspInit+0x2a0>)
 8001180:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001184:	4a64      	ldr	r2, [pc, #400]	@ (8001318 <HAL_SAI_MspInit+0x2a0>)
 8001186:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800118a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800118e:	4b62      	ldr	r3, [pc, #392]	@ (8001318 <HAL_SAI_MspInit+0x2a0>)
 8001190:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001194:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001198:	617b      	str	r3, [r7, #20]
 800119a:	697b      	ldr	r3, [r7, #20]
      }
    SAI1_client ++;
 800119c:	4b5d      	ldr	r3, [pc, #372]	@ (8001314 <HAL_SAI_MspInit+0x29c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	3301      	adds	r3, #1
 80011a2:	4a5c      	ldr	r2, [pc, #368]	@ (8001314 <HAL_SAI_MspInit+0x29c>)
 80011a4:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011a6:	2308      	movs	r3, #8
 80011a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011aa:	2302      	movs	r3, #2
 80011ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011ae:	2301      	movs	r3, #1
 80011b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80011b2:	2301      	movs	r3, #1
 80011b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80011b6:	2306      	movs	r3, #6
 80011b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011ba:	f107 031c 	add.w	r3, r7, #28
 80011be:	4619      	mov	r1, r3
 80011c0:	4856      	ldr	r0, [pc, #344]	@ (800131c <HAL_SAI_MspInit+0x2a4>)
 80011c2:	f002 fcfd 	bl	8003bc0 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 80011c6:	4b59      	ldr	r3, [pc, #356]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 80011c8:	4a59      	ldr	r2, [pc, #356]	@ (8001330 <HAL_SAI_MspInit+0x2b8>)
 80011ca:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 80011cc:	4b57      	ldr	r3, [pc, #348]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 80011ce:	2258      	movs	r2, #88	@ 0x58
 80011d0:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011d2:	4b56      	ldr	r3, [pc, #344]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 80011d4:	2240      	movs	r2, #64	@ 0x40
 80011d6:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 80011d8:	4b54      	ldr	r3, [pc, #336]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 80011da:	2200      	movs	r2, #0
 80011dc:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 80011de:	4b53      	ldr	r3, [pc, #332]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 80011e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011e4:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80011e6:	4b51      	ldr	r3, [pc, #324]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 80011e8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011ec:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80011ee:	4b4f      	ldr	r3, [pc, #316]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 80011f0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011f4:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 80011f6:	4b4d      	ldr	r3, [pc, #308]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 80011f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011fc:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_MEDIUM;
 80011fe:	4b4b      	ldr	r3, [pc, #300]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 8001200:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001204:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001206:	4b49      	ldr	r3, [pc, #292]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 8001208:	2200      	movs	r2, #0
 800120a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 800120c:	4847      	ldr	r0, [pc, #284]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 800120e:	f000 fbf3 	bl	80019f8 <HAL_DMA_Init>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <HAL_SAI_MspInit+0x1a4>
    {
      Error_Handler();
 8001218:	f7ff fdb8 	bl	8000d8c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4a43      	ldr	r2, [pc, #268]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 8001220:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8001224:	4a41      	ldr	r2, [pc, #260]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4a3f      	ldr	r2, [pc, #252]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 800122e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001232:	4a3e      	ldr	r2, [pc, #248]	@ (800132c <HAL_SAI_MspInit+0x2b4>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6393      	str	r3, [r2, #56]	@ 0x38
    }
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a3d      	ldr	r2, [pc, #244]	@ (8001334 <HAL_SAI_MspInit+0x2bc>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d161      	bne.n	8001306 <HAL_SAI_MspInit+0x28e>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8001242:	4b3d      	ldr	r3, [pc, #244]	@ (8001338 <HAL_SAI_MspInit+0x2c0>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10e      	bne.n	8001268 <HAL_SAI_MspInit+0x1f0>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800124a:	4b33      	ldr	r3, [pc, #204]	@ (8001318 <HAL_SAI_MspInit+0x2a0>)
 800124c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001250:	4a31      	ldr	r2, [pc, #196]	@ (8001318 <HAL_SAI_MspInit+0x2a0>)
 8001252:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001256:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800125a:	4b2f      	ldr	r3, [pc, #188]	@ (8001318 <HAL_SAI_MspInit+0x2a0>)
 800125c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001260:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8001268:	4b33      	ldr	r3, [pc, #204]	@ (8001338 <HAL_SAI_MspInit+0x2c0>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	3301      	adds	r3, #1
 800126e:	4a32      	ldr	r2, [pc, #200]	@ (8001338 <HAL_SAI_MspInit+0x2c0>)
 8001270:	6013      	str	r3, [r2, #0]

    /**SAI2_A_Block_A GPIO Configuration
    PD11     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001272:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001276:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001278:	2302      	movs	r3, #2
 800127a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800127c:	2301      	movs	r3, #1
 800127e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001280:	2301      	movs	r3, #1
 8001282:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001284:	230a      	movs	r3, #10
 8001286:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001288:	f107 031c 	add.w	r3, r7, #28
 800128c:	4619      	mov	r1, r3
 800128e:	482b      	ldr	r0, [pc, #172]	@ (800133c <HAL_SAI_MspInit+0x2c4>)
 8001290:	f002 fc96 	bl	8003bc0 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Stream2;
 8001294:	4b2a      	ldr	r3, [pc, #168]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 8001296:	4a2b      	ldr	r2, [pc, #172]	@ (8001344 <HAL_SAI_MspInit+0x2cc>)
 8001298:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_SAI2_A;
 800129a:	4b29      	ldr	r3, [pc, #164]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 800129c:	2259      	movs	r2, #89	@ 0x59
 800129e:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012a0:	4b27      	ldr	r3, [pc, #156]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 80012a2:	2240      	movs	r2, #64	@ 0x40
 80012a4:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80012a6:	4b26      	ldr	r3, [pc, #152]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 80012ac:	4b24      	ldr	r3, [pc, #144]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 80012ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012b2:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80012b4:	4b22      	ldr	r3, [pc, #136]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 80012b6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012ba:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80012bc:	4b20      	ldr	r3, [pc, #128]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 80012be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012c2:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 80012c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 80012c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012ca:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 80012cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 80012ce:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80012d2:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 80012da:	4819      	ldr	r0, [pc, #100]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 80012dc:	f000 fb8c 	bl	80019f8 <HAL_DMA_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <HAL_SAI_MspInit+0x272>
    {
      Error_Handler();
 80012e6:	f7ff fd51 	bl	8000d8c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a14      	ldr	r2, [pc, #80]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 80012ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80012f2:	4a13      	ldr	r2, [pc, #76]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	4a11      	ldr	r2, [pc, #68]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 80012fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001300:	4a0f      	ldr	r2, [pc, #60]	@ (8001340 <HAL_SAI_MspInit+0x2c8>)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a0f      	ldr	r2, [pc, #60]	@ (8001348 <HAL_SAI_MspInit+0x2d0>)
 800130c:	4293      	cmp	r3, r2
 800130e:	e01d      	b.n	800134c <HAL_SAI_MspInit+0x2d4>
 8001310:	40015804 	.word	0x40015804
 8001314:	240006cc 	.word	0x240006cc
 8001318:	58024400 	.word	0x58024400
 800131c:	58021000 	.word	0x58021000
 8001320:	24000458 	.word	0x24000458
 8001324:	40020010 	.word	0x40020010
 8001328:	40015824 	.word	0x40015824
 800132c:	240004d0 	.word	0x240004d0
 8001330:	40020028 	.word	0x40020028
 8001334:	40015c04 	.word	0x40015c04
 8001338:	240006d0 	.word	0x240006d0
 800133c:	58020c00 	.word	0x58020c00
 8001340:	24000548 	.word	0x24000548
 8001344:	40020040 	.word	0x40020040
 8001348:	40015c24 	.word	0x40015c24
 800134c:	d160      	bne.n	8001410 <HAL_SAI_MspInit+0x398>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 800134e:	4b32      	ldr	r3, [pc, #200]	@ (8001418 <HAL_SAI_MspInit+0x3a0>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d10e      	bne.n	8001374 <HAL_SAI_MspInit+0x2fc>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001356:	4b31      	ldr	r3, [pc, #196]	@ (800141c <HAL_SAI_MspInit+0x3a4>)
 8001358:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800135c:	4a2f      	ldr	r2, [pc, #188]	@ (800141c <HAL_SAI_MspInit+0x3a4>)
 800135e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001362:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001366:	4b2d      	ldr	r3, [pc, #180]	@ (800141c <HAL_SAI_MspInit+0x3a4>)
 8001368:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800136c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001370:	60fb      	str	r3, [r7, #12]
 8001372:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8001374:	4b28      	ldr	r3, [pc, #160]	@ (8001418 <HAL_SAI_MspInit+0x3a0>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	3301      	adds	r3, #1
 800137a:	4a27      	ldr	r2, [pc, #156]	@ (8001418 <HAL_SAI_MspInit+0x3a0>)
 800137c:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PA0     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800137e:	2301      	movs	r3, #1
 8001380:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001382:	2302      	movs	r3, #2
 8001384:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001386:	2301      	movs	r3, #1
 8001388:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800138a:	2301      	movs	r3, #1
 800138c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800138e:	230a      	movs	r3, #10
 8001390:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001392:	f107 031c 	add.w	r3, r7, #28
 8001396:	4619      	mov	r1, r3
 8001398:	4821      	ldr	r0, [pc, #132]	@ (8001420 <HAL_SAI_MspInit+0x3a8>)
 800139a:	f002 fc11 	bl	8003bc0 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Stream3;
 800139e:	4b21      	ldr	r3, [pc, #132]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013a0:	4a21      	ldr	r2, [pc, #132]	@ (8001428 <HAL_SAI_MspInit+0x3b0>)
 80013a2:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_SAI2_B;
 80013a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013a6:	225a      	movs	r2, #90	@ 0x5a
 80013a8:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013ac:	2240      	movs	r2, #64	@ 0x40
 80013ae:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 80013b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 80013b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013bc:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80013be:	4b19      	ldr	r3, [pc, #100]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013c0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013c4:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80013c6:	4b17      	ldr	r3, [pc, #92]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013c8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013cc:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 80013ce:	4b15      	ldr	r3, [pc, #84]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013d4:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_HIGH;
 80013d6:	4b13      	ldr	r3, [pc, #76]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013d8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80013dc:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013de:	4b11      	ldr	r3, [pc, #68]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 80013e4:	480f      	ldr	r0, [pc, #60]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013e6:	f000 fb07 	bl	80019f8 <HAL_DMA_Init>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <HAL_SAI_MspInit+0x37c>
    {
      Error_Handler();
 80013f0:	f7ff fccc 	bl	8000d8c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4a0b      	ldr	r2, [pc, #44]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80013fc:	4a09      	ldr	r2, [pc, #36]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a07      	ldr	r2, [pc, #28]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 8001406:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800140a:	4a06      	ldr	r2, [pc, #24]	@ (8001424 <HAL_SAI_MspInit+0x3ac>)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8001410:	bf00      	nop
 8001412:	3730      	adds	r7, #48	@ 0x30
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	240006d0 	.word	0x240006d0
 800141c:	58024400 	.word	0x58024400
 8001420:	58020000 	.word	0x58020000
 8001424:	240005c0 	.word	0x240005c0
 8001428:	40020058 	.word	0x40020058

0800142c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <NMI_Handler+0x4>

08001434 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001438:	bf00      	nop
 800143a:	e7fd      	b.n	8001438 <HardFault_Handler+0x4>

0800143c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001440:	bf00      	nop
 8001442:	e7fd      	b.n	8001440 <MemManage_Handler+0x4>

08001444 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <BusFault_Handler+0x4>

0800144c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001450:	bf00      	nop
 8001452:	e7fd      	b.n	8001450 <UsageFault_Handler+0x4>

08001454 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr

08001462 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001474:	bf00      	nop
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr

0800147e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001482:	f000 f959 	bl	8001738 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
	...

0800148c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8001490:	4802      	ldr	r0, [pc, #8]	@ (800149c <DMA1_Stream0_IRQHandler+0x10>)
 8001492:	f001 f877 	bl	8002584 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	24000458 	.word	0x24000458

080014a0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 80014a4:	4802      	ldr	r0, [pc, #8]	@ (80014b0 <DMA1_Stream1_IRQHandler+0x10>)
 80014a6:	f001 f86d 	bl	8002584 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	240004d0 	.word	0x240004d0

080014b4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 80014b8:	4802      	ldr	r0, [pc, #8]	@ (80014c4 <DMA1_Stream2_IRQHandler+0x10>)
 80014ba:	f001 f863 	bl	8002584 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	24000548 	.word	0x24000548

080014c8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 80014cc:	4802      	ldr	r0, [pc, #8]	@ (80014d8 <DMA1_Stream3_IRQHandler+0x10>)
 80014ce:	f001 f859 	bl	8002584 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	240005c0 	.word	0x240005c0

080014dc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80014e0:	4802      	ldr	r0, [pc, #8]	@ (80014ec <OTG_FS_IRQHandler+0x10>)
 80014e2:	f002 ff9a 	bl	800441a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	24000bb8 	.word	0x24000bb8

080014f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80014f4:	4b37      	ldr	r3, [pc, #220]	@ (80015d4 <SystemInit+0xe4>)
 80014f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014fa:	4a36      	ldr	r2, [pc, #216]	@ (80015d4 <SystemInit+0xe4>)
 80014fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001500:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001504:	4b34      	ldr	r3, [pc, #208]	@ (80015d8 <SystemInit+0xe8>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 030f 	and.w	r3, r3, #15
 800150c:	2b06      	cmp	r3, #6
 800150e:	d807      	bhi.n	8001520 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001510:	4b31      	ldr	r3, [pc, #196]	@ (80015d8 <SystemInit+0xe8>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f023 030f 	bic.w	r3, r3, #15
 8001518:	4a2f      	ldr	r2, [pc, #188]	@ (80015d8 <SystemInit+0xe8>)
 800151a:	f043 0307 	orr.w	r3, r3, #7
 800151e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001520:	4b2e      	ldr	r3, [pc, #184]	@ (80015dc <SystemInit+0xec>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a2d      	ldr	r2, [pc, #180]	@ (80015dc <SystemInit+0xec>)
 8001526:	f043 0301 	orr.w	r3, r3, #1
 800152a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800152c:	4b2b      	ldr	r3, [pc, #172]	@ (80015dc <SystemInit+0xec>)
 800152e:	2200      	movs	r2, #0
 8001530:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001532:	4b2a      	ldr	r3, [pc, #168]	@ (80015dc <SystemInit+0xec>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	4929      	ldr	r1, [pc, #164]	@ (80015dc <SystemInit+0xec>)
 8001538:	4b29      	ldr	r3, [pc, #164]	@ (80015e0 <SystemInit+0xf0>)
 800153a:	4013      	ands	r3, r2
 800153c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800153e:	4b26      	ldr	r3, [pc, #152]	@ (80015d8 <SystemInit+0xe8>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0308 	and.w	r3, r3, #8
 8001546:	2b00      	cmp	r3, #0
 8001548:	d007      	beq.n	800155a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800154a:	4b23      	ldr	r3, [pc, #140]	@ (80015d8 <SystemInit+0xe8>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f023 030f 	bic.w	r3, r3, #15
 8001552:	4a21      	ldr	r2, [pc, #132]	@ (80015d8 <SystemInit+0xe8>)
 8001554:	f043 0307 	orr.w	r3, r3, #7
 8001558:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800155a:	4b20      	ldr	r3, [pc, #128]	@ (80015dc <SystemInit+0xec>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001560:	4b1e      	ldr	r3, [pc, #120]	@ (80015dc <SystemInit+0xec>)
 8001562:	2200      	movs	r2, #0
 8001564:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001566:	4b1d      	ldr	r3, [pc, #116]	@ (80015dc <SystemInit+0xec>)
 8001568:	2200      	movs	r2, #0
 800156a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800156c:	4b1b      	ldr	r3, [pc, #108]	@ (80015dc <SystemInit+0xec>)
 800156e:	4a1d      	ldr	r2, [pc, #116]	@ (80015e4 <SystemInit+0xf4>)
 8001570:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001572:	4b1a      	ldr	r3, [pc, #104]	@ (80015dc <SystemInit+0xec>)
 8001574:	4a1c      	ldr	r2, [pc, #112]	@ (80015e8 <SystemInit+0xf8>)
 8001576:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001578:	4b18      	ldr	r3, [pc, #96]	@ (80015dc <SystemInit+0xec>)
 800157a:	4a1c      	ldr	r2, [pc, #112]	@ (80015ec <SystemInit+0xfc>)
 800157c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800157e:	4b17      	ldr	r3, [pc, #92]	@ (80015dc <SystemInit+0xec>)
 8001580:	2200      	movs	r2, #0
 8001582:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001584:	4b15      	ldr	r3, [pc, #84]	@ (80015dc <SystemInit+0xec>)
 8001586:	4a19      	ldr	r2, [pc, #100]	@ (80015ec <SystemInit+0xfc>)
 8001588:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800158a:	4b14      	ldr	r3, [pc, #80]	@ (80015dc <SystemInit+0xec>)
 800158c:	2200      	movs	r2, #0
 800158e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001590:	4b12      	ldr	r3, [pc, #72]	@ (80015dc <SystemInit+0xec>)
 8001592:	4a16      	ldr	r2, [pc, #88]	@ (80015ec <SystemInit+0xfc>)
 8001594:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001596:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <SystemInit+0xec>)
 8001598:	2200      	movs	r2, #0
 800159a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800159c:	4b0f      	ldr	r3, [pc, #60]	@ (80015dc <SystemInit+0xec>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a0e      	ldr	r2, [pc, #56]	@ (80015dc <SystemInit+0xec>)
 80015a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80015a8:	4b0c      	ldr	r3, [pc, #48]	@ (80015dc <SystemInit+0xec>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80015ae:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <SystemInit+0x100>)
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	4b10      	ldr	r3, [pc, #64]	@ (80015f4 <SystemInit+0x104>)
 80015b4:	4013      	ands	r3, r2
 80015b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80015ba:	d202      	bcs.n	80015c2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80015bc:	4b0e      	ldr	r3, [pc, #56]	@ (80015f8 <SystemInit+0x108>)
 80015be:	2201      	movs	r2, #1
 80015c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80015c2:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <SystemInit+0x10c>)
 80015c4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80015c8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	e000ed00 	.word	0xe000ed00
 80015d8:	52002000 	.word	0x52002000
 80015dc:	58024400 	.word	0x58024400
 80015e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80015e4:	02020200 	.word	0x02020200
 80015e8:	01ff0000 	.word	0x01ff0000
 80015ec:	01010280 	.word	0x01010280
 80015f0:	5c001000 	.word	0x5c001000
 80015f4:	ffff0000 	.word	0xffff0000
 80015f8:	51008108 	.word	0x51008108
 80015fc:	52004000 	.word	0x52004000

08001600 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001600:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001638 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001604:	f7ff ff74 	bl	80014f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001608:	480c      	ldr	r0, [pc, #48]	@ (800163c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800160a:	490d      	ldr	r1, [pc, #52]	@ (8001640 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800160c:	4a0d      	ldr	r2, [pc, #52]	@ (8001644 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800160e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001610:	e002      	b.n	8001618 <LoopCopyDataInit>

08001612 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001612:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001614:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001616:	3304      	adds	r3, #4

08001618 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001618:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800161a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800161c:	d3f9      	bcc.n	8001612 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800161e:	4a0a      	ldr	r2, [pc, #40]	@ (8001648 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001620:	4c0a      	ldr	r4, [pc, #40]	@ (800164c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001622:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001624:	e001      	b.n	800162a <LoopFillZerobss>

08001626 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001626:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001628:	3204      	adds	r2, #4

0800162a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800162a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800162c:	d3fb      	bcc.n	8001626 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800162e:	f00d fb25 	bl	800ec7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001632:	f7fe ffdf 	bl	80005f4 <main>
  bx  lr
 8001636:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001638:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800163c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001640:	24000134 	.word	0x24000134
  ldr r2, =_sidata
 8001644:	0800ed74 	.word	0x0800ed74
  ldr r2, =_sbss
 8001648:	24000134 	.word	0x24000134
  ldr r4, =_ebss
 800164c:	24004cf0 	.word	0x24004cf0

08001650 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001650:	e7fe      	b.n	8001650 <ADC3_IRQHandler>
	...

08001654 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800165a:	2003      	movs	r0, #3
 800165c:	f000 f98c 	bl	8001978 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001660:	f004 fe92 	bl	8006388 <HAL_RCC_GetSysClockFreq>
 8001664:	4602      	mov	r2, r0
 8001666:	4b15      	ldr	r3, [pc, #84]	@ (80016bc <HAL_Init+0x68>)
 8001668:	699b      	ldr	r3, [r3, #24]
 800166a:	0a1b      	lsrs	r3, r3, #8
 800166c:	f003 030f 	and.w	r3, r3, #15
 8001670:	4913      	ldr	r1, [pc, #76]	@ (80016c0 <HAL_Init+0x6c>)
 8001672:	5ccb      	ldrb	r3, [r1, r3]
 8001674:	f003 031f 	and.w	r3, r3, #31
 8001678:	fa22 f303 	lsr.w	r3, r2, r3
 800167c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800167e:	4b0f      	ldr	r3, [pc, #60]	@ (80016bc <HAL_Init+0x68>)
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	f003 030f 	and.w	r3, r3, #15
 8001686:	4a0e      	ldr	r2, [pc, #56]	@ (80016c0 <HAL_Init+0x6c>)
 8001688:	5cd3      	ldrb	r3, [r2, r3]
 800168a:	f003 031f 	and.w	r3, r3, #31
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	fa22 f303 	lsr.w	r3, r2, r3
 8001694:	4a0b      	ldr	r2, [pc, #44]	@ (80016c4 <HAL_Init+0x70>)
 8001696:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001698:	4a0b      	ldr	r2, [pc, #44]	@ (80016c8 <HAL_Init+0x74>)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800169e:	2000      	movs	r0, #0
 80016a0:	f000 f814 	bl	80016cc <HAL_InitTick>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e002      	b.n	80016b4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80016ae:	f7ff fb79 	bl	8000da4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016b2:	2300      	movs	r3, #0
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	58024400 	.word	0x58024400
 80016c0:	0800ed24 	.word	0x0800ed24
 80016c4:	24000004 	.word	0x24000004
 80016c8:	24000000 	.word	0x24000000

080016cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80016d4:	4b15      	ldr	r3, [pc, #84]	@ (800172c <HAL_InitTick+0x60>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d101      	bne.n	80016e0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e021      	b.n	8001724 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80016e0:	4b13      	ldr	r3, [pc, #76]	@ (8001730 <HAL_InitTick+0x64>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4b11      	ldr	r3, [pc, #68]	@ (800172c <HAL_InitTick+0x60>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	4619      	mov	r1, r3
 80016ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80016f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f6:	4618      	mov	r0, r3
 80016f8:	f000 f971 	bl	80019de <HAL_SYSTICK_Config>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e00e      	b.n	8001724 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b0f      	cmp	r3, #15
 800170a:	d80a      	bhi.n	8001722 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800170c:	2200      	movs	r2, #0
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	f04f 30ff 	mov.w	r0, #4294967295
 8001714:	f000 f93b 	bl	800198e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001718:	4a06      	ldr	r2, [pc, #24]	@ (8001734 <HAL_InitTick+0x68>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800171e:	2300      	movs	r3, #0
 8001720:	e000      	b.n	8001724 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
}
 8001724:	4618      	mov	r0, r3
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	2400000c 	.word	0x2400000c
 8001730:	24000000 	.word	0x24000000
 8001734:	24000008 	.word	0x24000008

08001738 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800173c:	4b06      	ldr	r3, [pc, #24]	@ (8001758 <HAL_IncTick+0x20>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	461a      	mov	r2, r3
 8001742:	4b06      	ldr	r3, [pc, #24]	@ (800175c <HAL_IncTick+0x24>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4413      	add	r3, r2
 8001748:	4a04      	ldr	r2, [pc, #16]	@ (800175c <HAL_IncTick+0x24>)
 800174a:	6013      	str	r3, [r2, #0]
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	2400000c 	.word	0x2400000c
 800175c:	240006d4 	.word	0x240006d4

08001760 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return uwTick;
 8001764:	4b03      	ldr	r3, [pc, #12]	@ (8001774 <HAL_GetTick+0x14>)
 8001766:	681b      	ldr	r3, [r3, #0]
}
 8001768:	4618      	mov	r0, r3
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	240006d4 	.word	0x240006d4

08001778 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001780:	f7ff ffee 	bl	8001760 <HAL_GetTick>
 8001784:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001790:	d005      	beq.n	800179e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001792:	4b0a      	ldr	r3, [pc, #40]	@ (80017bc <HAL_Delay+0x44>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	461a      	mov	r2, r3
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	4413      	add	r3, r2
 800179c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800179e:	bf00      	nop
 80017a0:	f7ff ffde 	bl	8001760 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	68fa      	ldr	r2, [r7, #12]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d8f7      	bhi.n	80017a0 <HAL_Delay+0x28>
  {
  }
}
 80017b0:	bf00      	nop
 80017b2:	bf00      	nop
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	2400000c 	.word	0x2400000c

080017c0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80017c4:	4b03      	ldr	r3, [pc, #12]	@ (80017d4 <HAL_GetREVID+0x14>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	0c1b      	lsrs	r3, r3, #16
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr
 80017d4:	5c001000 	.word	0x5c001000

080017d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f003 0307 	and.w	r3, r3, #7
 80017e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <__NVIC_SetPriorityGrouping+0x40>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017f4:	4013      	ands	r3, r2
 80017f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001800:	4b06      	ldr	r3, [pc, #24]	@ (800181c <__NVIC_SetPriorityGrouping+0x44>)
 8001802:	4313      	orrs	r3, r2
 8001804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001806:	4a04      	ldr	r2, [pc, #16]	@ (8001818 <__NVIC_SetPriorityGrouping+0x40>)
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	60d3      	str	r3, [r2, #12]
}
 800180c:	bf00      	nop
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	e000ed00 	.word	0xe000ed00
 800181c:	05fa0000 	.word	0x05fa0000

08001820 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001824:	4b04      	ldr	r3, [pc, #16]	@ (8001838 <__NVIC_GetPriorityGrouping+0x18>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	0a1b      	lsrs	r3, r3, #8
 800182a:	f003 0307 	and.w	r3, r3, #7
}
 800182e:	4618      	mov	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001846:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800184a:	2b00      	cmp	r3, #0
 800184c:	db0b      	blt.n	8001866 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800184e:	88fb      	ldrh	r3, [r7, #6]
 8001850:	f003 021f 	and.w	r2, r3, #31
 8001854:	4907      	ldr	r1, [pc, #28]	@ (8001874 <__NVIC_EnableIRQ+0x38>)
 8001856:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800185a:	095b      	lsrs	r3, r3, #5
 800185c:	2001      	movs	r0, #1
 800185e:	fa00 f202 	lsl.w	r2, r0, r2
 8001862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001866:	bf00      	nop
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	e000e100 	.word	0xe000e100

08001878 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	6039      	str	r1, [r7, #0]
 8001882:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001884:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001888:	2b00      	cmp	r3, #0
 800188a:	db0a      	blt.n	80018a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	b2da      	uxtb	r2, r3
 8001890:	490c      	ldr	r1, [pc, #48]	@ (80018c4 <__NVIC_SetPriority+0x4c>)
 8001892:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001896:	0112      	lsls	r2, r2, #4
 8001898:	b2d2      	uxtb	r2, r2
 800189a:	440b      	add	r3, r1
 800189c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018a0:	e00a      	b.n	80018b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	b2da      	uxtb	r2, r3
 80018a6:	4908      	ldr	r1, [pc, #32]	@ (80018c8 <__NVIC_SetPriority+0x50>)
 80018a8:	88fb      	ldrh	r3, [r7, #6]
 80018aa:	f003 030f 	and.w	r3, r3, #15
 80018ae:	3b04      	subs	r3, #4
 80018b0:	0112      	lsls	r2, r2, #4
 80018b2:	b2d2      	uxtb	r2, r2
 80018b4:	440b      	add	r3, r1
 80018b6:	761a      	strb	r2, [r3, #24]
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	e000e100 	.word	0xe000e100
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b089      	sub	sp, #36	@ 0x24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f003 0307 	and.w	r3, r3, #7
 80018de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	f1c3 0307 	rsb	r3, r3, #7
 80018e6:	2b04      	cmp	r3, #4
 80018e8:	bf28      	it	cs
 80018ea:	2304      	movcs	r3, #4
 80018ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	3304      	adds	r3, #4
 80018f2:	2b06      	cmp	r3, #6
 80018f4:	d902      	bls.n	80018fc <NVIC_EncodePriority+0x30>
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	3b03      	subs	r3, #3
 80018fa:	e000      	b.n	80018fe <NVIC_EncodePriority+0x32>
 80018fc:	2300      	movs	r3, #0
 80018fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001900:	f04f 32ff 	mov.w	r2, #4294967295
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	fa02 f303 	lsl.w	r3, r2, r3
 800190a:	43da      	mvns	r2, r3
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	401a      	ands	r2, r3
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001914:	f04f 31ff 	mov.w	r1, #4294967295
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	fa01 f303 	lsl.w	r3, r1, r3
 800191e:	43d9      	mvns	r1, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001924:	4313      	orrs	r3, r2
         );
}
 8001926:	4618      	mov	r0, r3
 8001928:	3724      	adds	r7, #36	@ 0x24
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
	...

08001934 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	3b01      	subs	r3, #1
 8001940:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001944:	d301      	bcc.n	800194a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001946:	2301      	movs	r3, #1
 8001948:	e00f      	b.n	800196a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800194a:	4a0a      	ldr	r2, [pc, #40]	@ (8001974 <SysTick_Config+0x40>)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3b01      	subs	r3, #1
 8001950:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001952:	210f      	movs	r1, #15
 8001954:	f04f 30ff 	mov.w	r0, #4294967295
 8001958:	f7ff ff8e 	bl	8001878 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800195c:	4b05      	ldr	r3, [pc, #20]	@ (8001974 <SysTick_Config+0x40>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001962:	4b04      	ldr	r3, [pc, #16]	@ (8001974 <SysTick_Config+0x40>)
 8001964:	2207      	movs	r2, #7
 8001966:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	e000e010 	.word	0xe000e010

08001978 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff ff29 	bl	80017d8 <__NVIC_SetPriorityGrouping>
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	b086      	sub	sp, #24
 8001992:	af00      	add	r7, sp, #0
 8001994:	4603      	mov	r3, r0
 8001996:	60b9      	str	r1, [r7, #8]
 8001998:	607a      	str	r2, [r7, #4]
 800199a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800199c:	f7ff ff40 	bl	8001820 <__NVIC_GetPriorityGrouping>
 80019a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	68b9      	ldr	r1, [r7, #8]
 80019a6:	6978      	ldr	r0, [r7, #20]
 80019a8:	f7ff ff90 	bl	80018cc <NVIC_EncodePriority>
 80019ac:	4602      	mov	r2, r0
 80019ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019b2:	4611      	mov	r1, r2
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff ff5f 	bl	8001878 <__NVIC_SetPriority>
}
 80019ba:	bf00      	nop
 80019bc:	3718      	adds	r7, #24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b082      	sub	sp, #8
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	4603      	mov	r3, r0
 80019ca:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff ff33 	bl	800183c <__NVIC_EnableIRQ>
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b082      	sub	sp, #8
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f7ff ffa4 	bl	8001934 <SysTick_Config>
 80019ec:	4603      	mov	r3, r0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b086      	sub	sp, #24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001a00:	f7ff feae 	bl	8001760 <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d101      	bne.n	8001a10 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e316      	b.n	800203e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a66      	ldr	r2, [pc, #408]	@ (8001bb0 <HAL_DMA_Init+0x1b8>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d04a      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a65      	ldr	r2, [pc, #404]	@ (8001bb4 <HAL_DMA_Init+0x1bc>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d045      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a63      	ldr	r2, [pc, #396]	@ (8001bb8 <HAL_DMA_Init+0x1c0>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d040      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a62      	ldr	r2, [pc, #392]	@ (8001bbc <HAL_DMA_Init+0x1c4>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d03b      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a60      	ldr	r2, [pc, #384]	@ (8001bc0 <HAL_DMA_Init+0x1c8>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d036      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a5f      	ldr	r2, [pc, #380]	@ (8001bc4 <HAL_DMA_Init+0x1cc>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d031      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a5d      	ldr	r2, [pc, #372]	@ (8001bc8 <HAL_DMA_Init+0x1d0>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d02c      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a5c      	ldr	r2, [pc, #368]	@ (8001bcc <HAL_DMA_Init+0x1d4>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d027      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a5a      	ldr	r2, [pc, #360]	@ (8001bd0 <HAL_DMA_Init+0x1d8>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d022      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a59      	ldr	r2, [pc, #356]	@ (8001bd4 <HAL_DMA_Init+0x1dc>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d01d      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a57      	ldr	r2, [pc, #348]	@ (8001bd8 <HAL_DMA_Init+0x1e0>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d018      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a56      	ldr	r2, [pc, #344]	@ (8001bdc <HAL_DMA_Init+0x1e4>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d013      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a54      	ldr	r2, [pc, #336]	@ (8001be0 <HAL_DMA_Init+0x1e8>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d00e      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a53      	ldr	r2, [pc, #332]	@ (8001be4 <HAL_DMA_Init+0x1ec>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d009      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a51      	ldr	r2, [pc, #324]	@ (8001be8 <HAL_DMA_Init+0x1f0>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d004      	beq.n	8001ab0 <HAL_DMA_Init+0xb8>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a50      	ldr	r2, [pc, #320]	@ (8001bec <HAL_DMA_Init+0x1f4>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d101      	bne.n	8001ab4 <HAL_DMA_Init+0xbc>
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e000      	b.n	8001ab6 <HAL_DMA_Init+0xbe>
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	f000 813b 	beq.w	8001d32 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2202      	movs	r2, #2
 8001ac0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a37      	ldr	r2, [pc, #220]	@ (8001bb0 <HAL_DMA_Init+0x1b8>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d04a      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a36      	ldr	r2, [pc, #216]	@ (8001bb4 <HAL_DMA_Init+0x1bc>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d045      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a34      	ldr	r2, [pc, #208]	@ (8001bb8 <HAL_DMA_Init+0x1c0>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d040      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a33      	ldr	r2, [pc, #204]	@ (8001bbc <HAL_DMA_Init+0x1c4>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d03b      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a31      	ldr	r2, [pc, #196]	@ (8001bc0 <HAL_DMA_Init+0x1c8>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d036      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a30      	ldr	r2, [pc, #192]	@ (8001bc4 <HAL_DMA_Init+0x1cc>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d031      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a2e      	ldr	r2, [pc, #184]	@ (8001bc8 <HAL_DMA_Init+0x1d0>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d02c      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a2d      	ldr	r2, [pc, #180]	@ (8001bcc <HAL_DMA_Init+0x1d4>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d027      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a2b      	ldr	r2, [pc, #172]	@ (8001bd0 <HAL_DMA_Init+0x1d8>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d022      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a2a      	ldr	r2, [pc, #168]	@ (8001bd4 <HAL_DMA_Init+0x1dc>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d01d      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a28      	ldr	r2, [pc, #160]	@ (8001bd8 <HAL_DMA_Init+0x1e0>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d018      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a27      	ldr	r2, [pc, #156]	@ (8001bdc <HAL_DMA_Init+0x1e4>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d013      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a25      	ldr	r2, [pc, #148]	@ (8001be0 <HAL_DMA_Init+0x1e8>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d00e      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a24      	ldr	r2, [pc, #144]	@ (8001be4 <HAL_DMA_Init+0x1ec>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d009      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a22      	ldr	r2, [pc, #136]	@ (8001be8 <HAL_DMA_Init+0x1f0>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d004      	beq.n	8001b6c <HAL_DMA_Init+0x174>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a21      	ldr	r2, [pc, #132]	@ (8001bec <HAL_DMA_Init+0x1f4>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d108      	bne.n	8001b7e <HAL_DMA_Init+0x186>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f022 0201 	bic.w	r2, r2, #1
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	e007      	b.n	8001b8e <HAL_DMA_Init+0x196>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f022 0201 	bic.w	r2, r2, #1
 8001b8c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001b8e:	e02f      	b.n	8001bf0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b90:	f7ff fde6 	bl	8001760 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b05      	cmp	r3, #5
 8001b9c:	d928      	bls.n	8001bf0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2220      	movs	r2, #32
 8001ba2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2203      	movs	r2, #3
 8001ba8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e246      	b.n	800203e <HAL_DMA_Init+0x646>
 8001bb0:	40020010 	.word	0x40020010
 8001bb4:	40020028 	.word	0x40020028
 8001bb8:	40020040 	.word	0x40020040
 8001bbc:	40020058 	.word	0x40020058
 8001bc0:	40020070 	.word	0x40020070
 8001bc4:	40020088 	.word	0x40020088
 8001bc8:	400200a0 	.word	0x400200a0
 8001bcc:	400200b8 	.word	0x400200b8
 8001bd0:	40020410 	.word	0x40020410
 8001bd4:	40020428 	.word	0x40020428
 8001bd8:	40020440 	.word	0x40020440
 8001bdc:	40020458 	.word	0x40020458
 8001be0:	40020470 	.word	0x40020470
 8001be4:	40020488 	.word	0x40020488
 8001be8:	400204a0 	.word	0x400204a0
 8001bec:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1c8      	bne.n	8001b90 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c06:	697a      	ldr	r2, [r7, #20]
 8001c08:	4b83      	ldr	r3, [pc, #524]	@ (8001e18 <HAL_DMA_Init+0x420>)
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001c16:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	691b      	ldr	r3, [r3, #16]
 8001c1c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c22:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c2e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a1b      	ldr	r3, [r3, #32]
 8001c34:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001c36:	697a      	ldr	r2, [r7, #20]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c40:	2b04      	cmp	r3, #4
 8001c42:	d107      	bne.n	8001c54 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	697a      	ldr	r2, [r7, #20]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001c54:	4b71      	ldr	r3, [pc, #452]	@ (8001e1c <HAL_DMA_Init+0x424>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	4b71      	ldr	r3, [pc, #452]	@ (8001e20 <HAL_DMA_Init+0x428>)
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001c60:	d328      	bcc.n	8001cb4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b28      	cmp	r3, #40	@ 0x28
 8001c68:	d903      	bls.n	8001c72 <HAL_DMA_Init+0x27a>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	2b2e      	cmp	r3, #46	@ 0x2e
 8001c70:	d917      	bls.n	8001ca2 <HAL_DMA_Init+0x2aa>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	2b3e      	cmp	r3, #62	@ 0x3e
 8001c78:	d903      	bls.n	8001c82 <HAL_DMA_Init+0x28a>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	2b42      	cmp	r3, #66	@ 0x42
 8001c80:	d90f      	bls.n	8001ca2 <HAL_DMA_Init+0x2aa>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	2b46      	cmp	r3, #70	@ 0x46
 8001c88:	d903      	bls.n	8001c92 <HAL_DMA_Init+0x29a>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	2b48      	cmp	r3, #72	@ 0x48
 8001c90:	d907      	bls.n	8001ca2 <HAL_DMA_Init+0x2aa>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	2b4e      	cmp	r3, #78	@ 0x4e
 8001c98:	d905      	bls.n	8001ca6 <HAL_DMA_Init+0x2ae>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	2b52      	cmp	r3, #82	@ 0x52
 8001ca0:	d801      	bhi.n	8001ca6 <HAL_DMA_Init+0x2ae>
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e000      	b.n	8001ca8 <HAL_DMA_Init+0x2b0>
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001cb2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	697a      	ldr	r2, [r7, #20]
 8001cba:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	695b      	ldr	r3, [r3, #20]
 8001cc2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	f023 0307 	bic.w	r3, r3, #7
 8001cca:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cda:	2b04      	cmp	r3, #4
 8001cdc:	d117      	bne.n	8001d0e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce2:	697a      	ldr	r2, [r7, #20]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00e      	beq.n	8001d0e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f001 fddb 	bl	80038ac <DMA_CheckFifoParam>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d008      	beq.n	8001d0e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2240      	movs	r2, #64	@ 0x40
 8001d00:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2201      	movs	r2, #1
 8001d06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e197      	b.n	800203e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	697a      	ldr	r2, [r7, #20]
 8001d14:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f001 fd16 	bl	8003748 <DMA_CalcBaseAndBitshift>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d24:	f003 031f 	and.w	r3, r3, #31
 8001d28:	223f      	movs	r2, #63	@ 0x3f
 8001d2a:	409a      	lsls	r2, r3
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	e0cd      	b.n	8001ece <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a3b      	ldr	r2, [pc, #236]	@ (8001e24 <HAL_DMA_Init+0x42c>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d022      	beq.n	8001d82 <HAL_DMA_Init+0x38a>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a39      	ldr	r2, [pc, #228]	@ (8001e28 <HAL_DMA_Init+0x430>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d01d      	beq.n	8001d82 <HAL_DMA_Init+0x38a>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a38      	ldr	r2, [pc, #224]	@ (8001e2c <HAL_DMA_Init+0x434>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d018      	beq.n	8001d82 <HAL_DMA_Init+0x38a>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a36      	ldr	r2, [pc, #216]	@ (8001e30 <HAL_DMA_Init+0x438>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d013      	beq.n	8001d82 <HAL_DMA_Init+0x38a>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a35      	ldr	r2, [pc, #212]	@ (8001e34 <HAL_DMA_Init+0x43c>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d00e      	beq.n	8001d82 <HAL_DMA_Init+0x38a>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a33      	ldr	r2, [pc, #204]	@ (8001e38 <HAL_DMA_Init+0x440>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d009      	beq.n	8001d82 <HAL_DMA_Init+0x38a>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a32      	ldr	r2, [pc, #200]	@ (8001e3c <HAL_DMA_Init+0x444>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d004      	beq.n	8001d82 <HAL_DMA_Init+0x38a>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a30      	ldr	r2, [pc, #192]	@ (8001e40 <HAL_DMA_Init+0x448>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d101      	bne.n	8001d86 <HAL_DMA_Init+0x38e>
 8001d82:	2301      	movs	r3, #1
 8001d84:	e000      	b.n	8001d88 <HAL_DMA_Init+0x390>
 8001d86:	2300      	movs	r3, #0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	f000 8097 	beq.w	8001ebc <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a24      	ldr	r2, [pc, #144]	@ (8001e24 <HAL_DMA_Init+0x42c>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d021      	beq.n	8001ddc <HAL_DMA_Init+0x3e4>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a22      	ldr	r2, [pc, #136]	@ (8001e28 <HAL_DMA_Init+0x430>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d01c      	beq.n	8001ddc <HAL_DMA_Init+0x3e4>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a21      	ldr	r2, [pc, #132]	@ (8001e2c <HAL_DMA_Init+0x434>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d017      	beq.n	8001ddc <HAL_DMA_Init+0x3e4>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a1f      	ldr	r2, [pc, #124]	@ (8001e30 <HAL_DMA_Init+0x438>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d012      	beq.n	8001ddc <HAL_DMA_Init+0x3e4>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a1e      	ldr	r2, [pc, #120]	@ (8001e34 <HAL_DMA_Init+0x43c>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d00d      	beq.n	8001ddc <HAL_DMA_Init+0x3e4>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a1c      	ldr	r2, [pc, #112]	@ (8001e38 <HAL_DMA_Init+0x440>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d008      	beq.n	8001ddc <HAL_DMA_Init+0x3e4>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a1b      	ldr	r2, [pc, #108]	@ (8001e3c <HAL_DMA_Init+0x444>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d003      	beq.n	8001ddc <HAL_DMA_Init+0x3e4>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a19      	ldr	r2, [pc, #100]	@ (8001e40 <HAL_DMA_Init+0x448>)
 8001dda:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2202      	movs	r2, #2
 8001de0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001df4:	697a      	ldr	r2, [r7, #20]
 8001df6:	4b13      	ldr	r3, [pc, #76]	@ (8001e44 <HAL_DMA_Init+0x44c>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	2b40      	cmp	r3, #64	@ 0x40
 8001e02:	d021      	beq.n	8001e48 <HAL_DMA_Init+0x450>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	2b80      	cmp	r3, #128	@ 0x80
 8001e0a:	d102      	bne.n	8001e12 <HAL_DMA_Init+0x41a>
 8001e0c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e10:	e01b      	b.n	8001e4a <HAL_DMA_Init+0x452>
 8001e12:	2300      	movs	r3, #0
 8001e14:	e019      	b.n	8001e4a <HAL_DMA_Init+0x452>
 8001e16:	bf00      	nop
 8001e18:	fe10803f 	.word	0xfe10803f
 8001e1c:	5c001000 	.word	0x5c001000
 8001e20:	ffff0000 	.word	0xffff0000
 8001e24:	58025408 	.word	0x58025408
 8001e28:	5802541c 	.word	0x5802541c
 8001e2c:	58025430 	.word	0x58025430
 8001e30:	58025444 	.word	0x58025444
 8001e34:	58025458 	.word	0x58025458
 8001e38:	5802546c 	.word	0x5802546c
 8001e3c:	58025480 	.word	0x58025480
 8001e40:	58025494 	.word	0x58025494
 8001e44:	fffe000f 	.word	0xfffe000f
 8001e48:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	68d2      	ldr	r2, [r2, #12]
 8001e4e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001e50:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	691b      	ldr	r3, [r3, #16]
 8001e56:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001e58:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001e60:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001e68:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	69db      	ldr	r3, [r3, #28]
 8001e6e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001e70:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001e78:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	697a      	ldr	r2, [r7, #20]
 8001e86:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	4b6e      	ldr	r3, [pc, #440]	@ (8002048 <HAL_DMA_Init+0x650>)
 8001e90:	4413      	add	r3, r2
 8001e92:	4a6e      	ldr	r2, [pc, #440]	@ (800204c <HAL_DMA_Init+0x654>)
 8001e94:	fba2 2303 	umull	r2, r3, r2, r3
 8001e98:	091b      	lsrs	r3, r3, #4
 8001e9a:	009a      	lsls	r2, r3, #2
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f001 fc51 	bl	8003748 <DMA_CalcBaseAndBitshift>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eae:	f003 031f 	and.w	r3, r3, #31
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	409a      	lsls	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	e008      	b.n	8001ece <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2240      	movs	r2, #64	@ 0x40
 8001ec0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2203      	movs	r2, #3
 8001ec6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e0b7      	b.n	800203e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a5f      	ldr	r2, [pc, #380]	@ (8002050 <HAL_DMA_Init+0x658>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d072      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a5d      	ldr	r2, [pc, #372]	@ (8002054 <HAL_DMA_Init+0x65c>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d06d      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a5c      	ldr	r2, [pc, #368]	@ (8002058 <HAL_DMA_Init+0x660>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d068      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a5a      	ldr	r2, [pc, #360]	@ (800205c <HAL_DMA_Init+0x664>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d063      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a59      	ldr	r2, [pc, #356]	@ (8002060 <HAL_DMA_Init+0x668>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d05e      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a57      	ldr	r2, [pc, #348]	@ (8002064 <HAL_DMA_Init+0x66c>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d059      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a56      	ldr	r2, [pc, #344]	@ (8002068 <HAL_DMA_Init+0x670>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d054      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a54      	ldr	r2, [pc, #336]	@ (800206c <HAL_DMA_Init+0x674>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d04f      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a53      	ldr	r2, [pc, #332]	@ (8002070 <HAL_DMA_Init+0x678>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d04a      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a51      	ldr	r2, [pc, #324]	@ (8002074 <HAL_DMA_Init+0x67c>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d045      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a50      	ldr	r2, [pc, #320]	@ (8002078 <HAL_DMA_Init+0x680>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d040      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a4e      	ldr	r2, [pc, #312]	@ (800207c <HAL_DMA_Init+0x684>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d03b      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a4d      	ldr	r2, [pc, #308]	@ (8002080 <HAL_DMA_Init+0x688>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d036      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a4b      	ldr	r2, [pc, #300]	@ (8002084 <HAL_DMA_Init+0x68c>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d031      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a4a      	ldr	r2, [pc, #296]	@ (8002088 <HAL_DMA_Init+0x690>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d02c      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a48      	ldr	r2, [pc, #288]	@ (800208c <HAL_DMA_Init+0x694>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d027      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a47      	ldr	r2, [pc, #284]	@ (8002090 <HAL_DMA_Init+0x698>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d022      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a45      	ldr	r2, [pc, #276]	@ (8002094 <HAL_DMA_Init+0x69c>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d01d      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a44      	ldr	r2, [pc, #272]	@ (8002098 <HAL_DMA_Init+0x6a0>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d018      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a42      	ldr	r2, [pc, #264]	@ (800209c <HAL_DMA_Init+0x6a4>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d013      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a41      	ldr	r2, [pc, #260]	@ (80020a0 <HAL_DMA_Init+0x6a8>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d00e      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a3f      	ldr	r2, [pc, #252]	@ (80020a4 <HAL_DMA_Init+0x6ac>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d009      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a3e      	ldr	r2, [pc, #248]	@ (80020a8 <HAL_DMA_Init+0x6b0>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d004      	beq.n	8001fbe <HAL_DMA_Init+0x5c6>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a3c      	ldr	r2, [pc, #240]	@ (80020ac <HAL_DMA_Init+0x6b4>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d101      	bne.n	8001fc2 <HAL_DMA_Init+0x5ca>
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e000      	b.n	8001fc4 <HAL_DMA_Init+0x5cc>
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d032      	beq.n	800202e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f001 fceb 	bl	80039a4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	2b80      	cmp	r3, #128	@ 0x80
 8001fd4:	d102      	bne.n	8001fdc <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685a      	ldr	r2, [r3, #4]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fe4:	b2d2      	uxtb	r2, r2
 8001fe6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001ff0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d010      	beq.n	800201c <HAL_DMA_Init+0x624>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	2b08      	cmp	r3, #8
 8002000:	d80c      	bhi.n	800201c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f001 fd68 	bl	8003ad8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	e008      	b.n	800202e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3718      	adds	r7, #24
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	a7fdabf8 	.word	0xa7fdabf8
 800204c:	cccccccd 	.word	0xcccccccd
 8002050:	40020010 	.word	0x40020010
 8002054:	40020028 	.word	0x40020028
 8002058:	40020040 	.word	0x40020040
 800205c:	40020058 	.word	0x40020058
 8002060:	40020070 	.word	0x40020070
 8002064:	40020088 	.word	0x40020088
 8002068:	400200a0 	.word	0x400200a0
 800206c:	400200b8 	.word	0x400200b8
 8002070:	40020410 	.word	0x40020410
 8002074:	40020428 	.word	0x40020428
 8002078:	40020440 	.word	0x40020440
 800207c:	40020458 	.word	0x40020458
 8002080:	40020470 	.word	0x40020470
 8002084:	40020488 	.word	0x40020488
 8002088:	400204a0 	.word	0x400204a0
 800208c:	400204b8 	.word	0x400204b8
 8002090:	58025408 	.word	0x58025408
 8002094:	5802541c 	.word	0x5802541c
 8002098:	58025430 	.word	0x58025430
 800209c:	58025444 	.word	0x58025444
 80020a0:	58025458 	.word	0x58025458
 80020a4:	5802546c 	.word	0x5802546c
 80020a8:	58025480 	.word	0x58025480
 80020ac:	58025494 	.word	0x58025494

080020b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
 80020bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020be:	2300      	movs	r3, #0
 80020c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d101      	bne.n	80020cc <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e226      	b.n	800251a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d101      	bne.n	80020da <HAL_DMA_Start_IT+0x2a>
 80020d6:	2302      	movs	r3, #2
 80020d8:	e21f      	b.n	800251a <HAL_DMA_Start_IT+0x46a>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2201      	movs	r2, #1
 80020de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	f040 820a 	bne.w	8002504 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2202      	movs	r2, #2
 80020f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2200      	movs	r2, #0
 80020fc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a68      	ldr	r2, [pc, #416]	@ (80022a4 <HAL_DMA_Start_IT+0x1f4>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d04a      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a66      	ldr	r2, [pc, #408]	@ (80022a8 <HAL_DMA_Start_IT+0x1f8>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d045      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a65      	ldr	r2, [pc, #404]	@ (80022ac <HAL_DMA_Start_IT+0x1fc>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d040      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a63      	ldr	r2, [pc, #396]	@ (80022b0 <HAL_DMA_Start_IT+0x200>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d03b      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a62      	ldr	r2, [pc, #392]	@ (80022b4 <HAL_DMA_Start_IT+0x204>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d036      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a60      	ldr	r2, [pc, #384]	@ (80022b8 <HAL_DMA_Start_IT+0x208>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d031      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a5f      	ldr	r2, [pc, #380]	@ (80022bc <HAL_DMA_Start_IT+0x20c>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d02c      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a5d      	ldr	r2, [pc, #372]	@ (80022c0 <HAL_DMA_Start_IT+0x210>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d027      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a5c      	ldr	r2, [pc, #368]	@ (80022c4 <HAL_DMA_Start_IT+0x214>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d022      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a5a      	ldr	r2, [pc, #360]	@ (80022c8 <HAL_DMA_Start_IT+0x218>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d01d      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a59      	ldr	r2, [pc, #356]	@ (80022cc <HAL_DMA_Start_IT+0x21c>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d018      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a57      	ldr	r2, [pc, #348]	@ (80022d0 <HAL_DMA_Start_IT+0x220>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d013      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a56      	ldr	r2, [pc, #344]	@ (80022d4 <HAL_DMA_Start_IT+0x224>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d00e      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a54      	ldr	r2, [pc, #336]	@ (80022d8 <HAL_DMA_Start_IT+0x228>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d009      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a53      	ldr	r2, [pc, #332]	@ (80022dc <HAL_DMA_Start_IT+0x22c>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d004      	beq.n	800219e <HAL_DMA_Start_IT+0xee>
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a51      	ldr	r2, [pc, #324]	@ (80022e0 <HAL_DMA_Start_IT+0x230>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d108      	bne.n	80021b0 <HAL_DMA_Start_IT+0x100>
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f022 0201 	bic.w	r2, r2, #1
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	e007      	b.n	80021c0 <HAL_DMA_Start_IT+0x110>
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f022 0201 	bic.w	r2, r2, #1
 80021be:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	68b9      	ldr	r1, [r7, #8]
 80021c6:	68f8      	ldr	r0, [r7, #12]
 80021c8:	f001 f912 	bl	80033f0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a34      	ldr	r2, [pc, #208]	@ (80022a4 <HAL_DMA_Start_IT+0x1f4>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d04a      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a33      	ldr	r2, [pc, #204]	@ (80022a8 <HAL_DMA_Start_IT+0x1f8>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d045      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a31      	ldr	r2, [pc, #196]	@ (80022ac <HAL_DMA_Start_IT+0x1fc>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d040      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a30      	ldr	r2, [pc, #192]	@ (80022b0 <HAL_DMA_Start_IT+0x200>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d03b      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a2e      	ldr	r2, [pc, #184]	@ (80022b4 <HAL_DMA_Start_IT+0x204>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d036      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a2d      	ldr	r2, [pc, #180]	@ (80022b8 <HAL_DMA_Start_IT+0x208>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d031      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a2b      	ldr	r2, [pc, #172]	@ (80022bc <HAL_DMA_Start_IT+0x20c>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d02c      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a2a      	ldr	r2, [pc, #168]	@ (80022c0 <HAL_DMA_Start_IT+0x210>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d027      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a28      	ldr	r2, [pc, #160]	@ (80022c4 <HAL_DMA_Start_IT+0x214>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d022      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a27      	ldr	r2, [pc, #156]	@ (80022c8 <HAL_DMA_Start_IT+0x218>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d01d      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a25      	ldr	r2, [pc, #148]	@ (80022cc <HAL_DMA_Start_IT+0x21c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d018      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a24      	ldr	r2, [pc, #144]	@ (80022d0 <HAL_DMA_Start_IT+0x220>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d013      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a22      	ldr	r2, [pc, #136]	@ (80022d4 <HAL_DMA_Start_IT+0x224>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d00e      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a21      	ldr	r2, [pc, #132]	@ (80022d8 <HAL_DMA_Start_IT+0x228>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d009      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a1f      	ldr	r2, [pc, #124]	@ (80022dc <HAL_DMA_Start_IT+0x22c>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d004      	beq.n	800226c <HAL_DMA_Start_IT+0x1bc>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a1e      	ldr	r2, [pc, #120]	@ (80022e0 <HAL_DMA_Start_IT+0x230>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d101      	bne.n	8002270 <HAL_DMA_Start_IT+0x1c0>
 800226c:	2301      	movs	r3, #1
 800226e:	e000      	b.n	8002272 <HAL_DMA_Start_IT+0x1c2>
 8002270:	2300      	movs	r3, #0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d036      	beq.n	80022e4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f023 021e 	bic.w	r2, r3, #30
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f042 0216 	orr.w	r2, r2, #22
 8002288:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228e:	2b00      	cmp	r3, #0
 8002290:	d03e      	beq.n	8002310 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f042 0208 	orr.w	r2, r2, #8
 80022a0:	601a      	str	r2, [r3, #0]
 80022a2:	e035      	b.n	8002310 <HAL_DMA_Start_IT+0x260>
 80022a4:	40020010 	.word	0x40020010
 80022a8:	40020028 	.word	0x40020028
 80022ac:	40020040 	.word	0x40020040
 80022b0:	40020058 	.word	0x40020058
 80022b4:	40020070 	.word	0x40020070
 80022b8:	40020088 	.word	0x40020088
 80022bc:	400200a0 	.word	0x400200a0
 80022c0:	400200b8 	.word	0x400200b8
 80022c4:	40020410 	.word	0x40020410
 80022c8:	40020428 	.word	0x40020428
 80022cc:	40020440 	.word	0x40020440
 80022d0:	40020458 	.word	0x40020458
 80022d4:	40020470 	.word	0x40020470
 80022d8:	40020488 	.word	0x40020488
 80022dc:	400204a0 	.word	0x400204a0
 80022e0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f023 020e 	bic.w	r2, r3, #14
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f042 020a 	orr.w	r2, r2, #10
 80022f6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d007      	beq.n	8002310 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f042 0204 	orr.w	r2, r2, #4
 800230e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a83      	ldr	r2, [pc, #524]	@ (8002524 <HAL_DMA_Start_IT+0x474>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d072      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a82      	ldr	r2, [pc, #520]	@ (8002528 <HAL_DMA_Start_IT+0x478>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d06d      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a80      	ldr	r2, [pc, #512]	@ (800252c <HAL_DMA_Start_IT+0x47c>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d068      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a7f      	ldr	r2, [pc, #508]	@ (8002530 <HAL_DMA_Start_IT+0x480>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d063      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a7d      	ldr	r2, [pc, #500]	@ (8002534 <HAL_DMA_Start_IT+0x484>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d05e      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a7c      	ldr	r2, [pc, #496]	@ (8002538 <HAL_DMA_Start_IT+0x488>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d059      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a7a      	ldr	r2, [pc, #488]	@ (800253c <HAL_DMA_Start_IT+0x48c>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d054      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a79      	ldr	r2, [pc, #484]	@ (8002540 <HAL_DMA_Start_IT+0x490>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d04f      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a77      	ldr	r2, [pc, #476]	@ (8002544 <HAL_DMA_Start_IT+0x494>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d04a      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a76      	ldr	r2, [pc, #472]	@ (8002548 <HAL_DMA_Start_IT+0x498>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d045      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a74      	ldr	r2, [pc, #464]	@ (800254c <HAL_DMA_Start_IT+0x49c>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d040      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a73      	ldr	r2, [pc, #460]	@ (8002550 <HAL_DMA_Start_IT+0x4a0>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d03b      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a71      	ldr	r2, [pc, #452]	@ (8002554 <HAL_DMA_Start_IT+0x4a4>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d036      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a70      	ldr	r2, [pc, #448]	@ (8002558 <HAL_DMA_Start_IT+0x4a8>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d031      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a6e      	ldr	r2, [pc, #440]	@ (800255c <HAL_DMA_Start_IT+0x4ac>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d02c      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a6d      	ldr	r2, [pc, #436]	@ (8002560 <HAL_DMA_Start_IT+0x4b0>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d027      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a6b      	ldr	r2, [pc, #428]	@ (8002564 <HAL_DMA_Start_IT+0x4b4>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d022      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a6a      	ldr	r2, [pc, #424]	@ (8002568 <HAL_DMA_Start_IT+0x4b8>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d01d      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a68      	ldr	r2, [pc, #416]	@ (800256c <HAL_DMA_Start_IT+0x4bc>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d018      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a67      	ldr	r2, [pc, #412]	@ (8002570 <HAL_DMA_Start_IT+0x4c0>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d013      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a65      	ldr	r2, [pc, #404]	@ (8002574 <HAL_DMA_Start_IT+0x4c4>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d00e      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a64      	ldr	r2, [pc, #400]	@ (8002578 <HAL_DMA_Start_IT+0x4c8>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d009      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a62      	ldr	r2, [pc, #392]	@ (800257c <HAL_DMA_Start_IT+0x4cc>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d004      	beq.n	8002400 <HAL_DMA_Start_IT+0x350>
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a61      	ldr	r2, [pc, #388]	@ (8002580 <HAL_DMA_Start_IT+0x4d0>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d101      	bne.n	8002404 <HAL_DMA_Start_IT+0x354>
 8002400:	2301      	movs	r3, #1
 8002402:	e000      	b.n	8002406 <HAL_DMA_Start_IT+0x356>
 8002404:	2300      	movs	r3, #0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d01a      	beq.n	8002440 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d007      	beq.n	8002428 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002422:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002426:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800242c:	2b00      	cmp	r3, #0
 800242e:	d007      	beq.n	8002440 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800243a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800243e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a37      	ldr	r2, [pc, #220]	@ (8002524 <HAL_DMA_Start_IT+0x474>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d04a      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a36      	ldr	r2, [pc, #216]	@ (8002528 <HAL_DMA_Start_IT+0x478>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d045      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a34      	ldr	r2, [pc, #208]	@ (800252c <HAL_DMA_Start_IT+0x47c>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d040      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a33      	ldr	r2, [pc, #204]	@ (8002530 <HAL_DMA_Start_IT+0x480>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d03b      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a31      	ldr	r2, [pc, #196]	@ (8002534 <HAL_DMA_Start_IT+0x484>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d036      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a30      	ldr	r2, [pc, #192]	@ (8002538 <HAL_DMA_Start_IT+0x488>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d031      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a2e      	ldr	r2, [pc, #184]	@ (800253c <HAL_DMA_Start_IT+0x48c>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d02c      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a2d      	ldr	r2, [pc, #180]	@ (8002540 <HAL_DMA_Start_IT+0x490>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d027      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a2b      	ldr	r2, [pc, #172]	@ (8002544 <HAL_DMA_Start_IT+0x494>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d022      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a2a      	ldr	r2, [pc, #168]	@ (8002548 <HAL_DMA_Start_IT+0x498>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d01d      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a28      	ldr	r2, [pc, #160]	@ (800254c <HAL_DMA_Start_IT+0x49c>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d018      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a27      	ldr	r2, [pc, #156]	@ (8002550 <HAL_DMA_Start_IT+0x4a0>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d013      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a25      	ldr	r2, [pc, #148]	@ (8002554 <HAL_DMA_Start_IT+0x4a4>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d00e      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a24      	ldr	r2, [pc, #144]	@ (8002558 <HAL_DMA_Start_IT+0x4a8>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d009      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a22      	ldr	r2, [pc, #136]	@ (800255c <HAL_DMA_Start_IT+0x4ac>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d004      	beq.n	80024e0 <HAL_DMA_Start_IT+0x430>
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a21      	ldr	r2, [pc, #132]	@ (8002560 <HAL_DMA_Start_IT+0x4b0>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d108      	bne.n	80024f2 <HAL_DMA_Start_IT+0x442>
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f042 0201 	orr.w	r2, r2, #1
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	e012      	b.n	8002518 <HAL_DMA_Start_IT+0x468>
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f042 0201 	orr.w	r2, r2, #1
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	e009      	b.n	8002518 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800250a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002518:	7dfb      	ldrb	r3, [r7, #23]
}
 800251a:	4618      	mov	r0, r3
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	40020010 	.word	0x40020010
 8002528:	40020028 	.word	0x40020028
 800252c:	40020040 	.word	0x40020040
 8002530:	40020058 	.word	0x40020058
 8002534:	40020070 	.word	0x40020070
 8002538:	40020088 	.word	0x40020088
 800253c:	400200a0 	.word	0x400200a0
 8002540:	400200b8 	.word	0x400200b8
 8002544:	40020410 	.word	0x40020410
 8002548:	40020428 	.word	0x40020428
 800254c:	40020440 	.word	0x40020440
 8002550:	40020458 	.word	0x40020458
 8002554:	40020470 	.word	0x40020470
 8002558:	40020488 	.word	0x40020488
 800255c:	400204a0 	.word	0x400204a0
 8002560:	400204b8 	.word	0x400204b8
 8002564:	58025408 	.word	0x58025408
 8002568:	5802541c 	.word	0x5802541c
 800256c:	58025430 	.word	0x58025430
 8002570:	58025444 	.word	0x58025444
 8002574:	58025458 	.word	0x58025458
 8002578:	5802546c 	.word	0x5802546c
 800257c:	58025480 	.word	0x58025480
 8002580:	58025494 	.word	0x58025494

08002584 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b08a      	sub	sp, #40	@ 0x28
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800258c:	2300      	movs	r3, #0
 800258e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002590:	4b67      	ldr	r3, [pc, #412]	@ (8002730 <HAL_DMA_IRQHandler+0x1ac>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a67      	ldr	r2, [pc, #412]	@ (8002734 <HAL_DMA_IRQHandler+0x1b0>)
 8002596:	fba2 2303 	umull	r2, r3, r2, r3
 800259a:	0a9b      	lsrs	r3, r3, #10
 800259c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80025aa:	6a3b      	ldr	r3, [r7, #32]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a5f      	ldr	r2, [pc, #380]	@ (8002738 <HAL_DMA_IRQHandler+0x1b4>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d04a      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a5d      	ldr	r2, [pc, #372]	@ (800273c <HAL_DMA_IRQHandler+0x1b8>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d045      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a5c      	ldr	r2, [pc, #368]	@ (8002740 <HAL_DMA_IRQHandler+0x1bc>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d040      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a5a      	ldr	r2, [pc, #360]	@ (8002744 <HAL_DMA_IRQHandler+0x1c0>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d03b      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a59      	ldr	r2, [pc, #356]	@ (8002748 <HAL_DMA_IRQHandler+0x1c4>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d036      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a57      	ldr	r2, [pc, #348]	@ (800274c <HAL_DMA_IRQHandler+0x1c8>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d031      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a56      	ldr	r2, [pc, #344]	@ (8002750 <HAL_DMA_IRQHandler+0x1cc>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d02c      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a54      	ldr	r2, [pc, #336]	@ (8002754 <HAL_DMA_IRQHandler+0x1d0>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d027      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a53      	ldr	r2, [pc, #332]	@ (8002758 <HAL_DMA_IRQHandler+0x1d4>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d022      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a51      	ldr	r2, [pc, #324]	@ (800275c <HAL_DMA_IRQHandler+0x1d8>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d01d      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a50      	ldr	r2, [pc, #320]	@ (8002760 <HAL_DMA_IRQHandler+0x1dc>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d018      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a4e      	ldr	r2, [pc, #312]	@ (8002764 <HAL_DMA_IRQHandler+0x1e0>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d013      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a4d      	ldr	r2, [pc, #308]	@ (8002768 <HAL_DMA_IRQHandler+0x1e4>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d00e      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a4b      	ldr	r2, [pc, #300]	@ (800276c <HAL_DMA_IRQHandler+0x1e8>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d009      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a4a      	ldr	r2, [pc, #296]	@ (8002770 <HAL_DMA_IRQHandler+0x1ec>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d004      	beq.n	8002656 <HAL_DMA_IRQHandler+0xd2>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a48      	ldr	r2, [pc, #288]	@ (8002774 <HAL_DMA_IRQHandler+0x1f0>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d101      	bne.n	800265a <HAL_DMA_IRQHandler+0xd6>
 8002656:	2301      	movs	r3, #1
 8002658:	e000      	b.n	800265c <HAL_DMA_IRQHandler+0xd8>
 800265a:	2300      	movs	r3, #0
 800265c:	2b00      	cmp	r3, #0
 800265e:	f000 842b 	beq.w	8002eb8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002666:	f003 031f 	and.w	r3, r3, #31
 800266a:	2208      	movs	r2, #8
 800266c:	409a      	lsls	r2, r3
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	4013      	ands	r3, r2
 8002672:	2b00      	cmp	r3, #0
 8002674:	f000 80a2 	beq.w	80027bc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a2e      	ldr	r2, [pc, #184]	@ (8002738 <HAL_DMA_IRQHandler+0x1b4>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d04a      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a2d      	ldr	r2, [pc, #180]	@ (800273c <HAL_DMA_IRQHandler+0x1b8>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d045      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a2b      	ldr	r2, [pc, #172]	@ (8002740 <HAL_DMA_IRQHandler+0x1bc>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d040      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a2a      	ldr	r2, [pc, #168]	@ (8002744 <HAL_DMA_IRQHandler+0x1c0>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d03b      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a28      	ldr	r2, [pc, #160]	@ (8002748 <HAL_DMA_IRQHandler+0x1c4>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d036      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a27      	ldr	r2, [pc, #156]	@ (800274c <HAL_DMA_IRQHandler+0x1c8>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d031      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a25      	ldr	r2, [pc, #148]	@ (8002750 <HAL_DMA_IRQHandler+0x1cc>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d02c      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a24      	ldr	r2, [pc, #144]	@ (8002754 <HAL_DMA_IRQHandler+0x1d0>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d027      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a22      	ldr	r2, [pc, #136]	@ (8002758 <HAL_DMA_IRQHandler+0x1d4>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d022      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a21      	ldr	r2, [pc, #132]	@ (800275c <HAL_DMA_IRQHandler+0x1d8>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d01d      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a1f      	ldr	r2, [pc, #124]	@ (8002760 <HAL_DMA_IRQHandler+0x1dc>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d018      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a1e      	ldr	r2, [pc, #120]	@ (8002764 <HAL_DMA_IRQHandler+0x1e0>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d013      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a1c      	ldr	r2, [pc, #112]	@ (8002768 <HAL_DMA_IRQHandler+0x1e4>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d00e      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a1b      	ldr	r2, [pc, #108]	@ (800276c <HAL_DMA_IRQHandler+0x1e8>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d009      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a19      	ldr	r2, [pc, #100]	@ (8002770 <HAL_DMA_IRQHandler+0x1ec>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d004      	beq.n	8002718 <HAL_DMA_IRQHandler+0x194>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a18      	ldr	r2, [pc, #96]	@ (8002774 <HAL_DMA_IRQHandler+0x1f0>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d12f      	bne.n	8002778 <HAL_DMA_IRQHandler+0x1f4>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0304 	and.w	r3, r3, #4
 8002722:	2b00      	cmp	r3, #0
 8002724:	bf14      	ite	ne
 8002726:	2301      	movne	r3, #1
 8002728:	2300      	moveq	r3, #0
 800272a:	b2db      	uxtb	r3, r3
 800272c:	e02e      	b.n	800278c <HAL_DMA_IRQHandler+0x208>
 800272e:	bf00      	nop
 8002730:	24000000 	.word	0x24000000
 8002734:	1b4e81b5 	.word	0x1b4e81b5
 8002738:	40020010 	.word	0x40020010
 800273c:	40020028 	.word	0x40020028
 8002740:	40020040 	.word	0x40020040
 8002744:	40020058 	.word	0x40020058
 8002748:	40020070 	.word	0x40020070
 800274c:	40020088 	.word	0x40020088
 8002750:	400200a0 	.word	0x400200a0
 8002754:	400200b8 	.word	0x400200b8
 8002758:	40020410 	.word	0x40020410
 800275c:	40020428 	.word	0x40020428
 8002760:	40020440 	.word	0x40020440
 8002764:	40020458 	.word	0x40020458
 8002768:	40020470 	.word	0x40020470
 800276c:	40020488 	.word	0x40020488
 8002770:	400204a0 	.word	0x400204a0
 8002774:	400204b8 	.word	0x400204b8
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0308 	and.w	r3, r3, #8
 8002782:	2b00      	cmp	r3, #0
 8002784:	bf14      	ite	ne
 8002786:	2301      	movne	r3, #1
 8002788:	2300      	moveq	r3, #0
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b00      	cmp	r3, #0
 800278e:	d015      	beq.n	80027bc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f022 0204 	bic.w	r2, r2, #4
 800279e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a4:	f003 031f 	and.w	r3, r3, #31
 80027a8:	2208      	movs	r2, #8
 80027aa:	409a      	lsls	r2, r3
 80027ac:	6a3b      	ldr	r3, [r7, #32]
 80027ae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b4:	f043 0201 	orr.w	r2, r3, #1
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c0:	f003 031f 	and.w	r3, r3, #31
 80027c4:	69ba      	ldr	r2, [r7, #24]
 80027c6:	fa22 f303 	lsr.w	r3, r2, r3
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d06e      	beq.n	80028b0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a69      	ldr	r2, [pc, #420]	@ (800297c <HAL_DMA_IRQHandler+0x3f8>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d04a      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a67      	ldr	r2, [pc, #412]	@ (8002980 <HAL_DMA_IRQHandler+0x3fc>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d045      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a66      	ldr	r2, [pc, #408]	@ (8002984 <HAL_DMA_IRQHandler+0x400>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d040      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a64      	ldr	r2, [pc, #400]	@ (8002988 <HAL_DMA_IRQHandler+0x404>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d03b      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a63      	ldr	r2, [pc, #396]	@ (800298c <HAL_DMA_IRQHandler+0x408>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d036      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a61      	ldr	r2, [pc, #388]	@ (8002990 <HAL_DMA_IRQHandler+0x40c>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d031      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a60      	ldr	r2, [pc, #384]	@ (8002994 <HAL_DMA_IRQHandler+0x410>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d02c      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a5e      	ldr	r2, [pc, #376]	@ (8002998 <HAL_DMA_IRQHandler+0x414>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d027      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a5d      	ldr	r2, [pc, #372]	@ (800299c <HAL_DMA_IRQHandler+0x418>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d022      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a5b      	ldr	r2, [pc, #364]	@ (80029a0 <HAL_DMA_IRQHandler+0x41c>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d01d      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a5a      	ldr	r2, [pc, #360]	@ (80029a4 <HAL_DMA_IRQHandler+0x420>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d018      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a58      	ldr	r2, [pc, #352]	@ (80029a8 <HAL_DMA_IRQHandler+0x424>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d013      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a57      	ldr	r2, [pc, #348]	@ (80029ac <HAL_DMA_IRQHandler+0x428>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d00e      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a55      	ldr	r2, [pc, #340]	@ (80029b0 <HAL_DMA_IRQHandler+0x42c>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d009      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a54      	ldr	r2, [pc, #336]	@ (80029b4 <HAL_DMA_IRQHandler+0x430>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d004      	beq.n	8002872 <HAL_DMA_IRQHandler+0x2ee>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a52      	ldr	r2, [pc, #328]	@ (80029b8 <HAL_DMA_IRQHandler+0x434>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d10a      	bne.n	8002888 <HAL_DMA_IRQHandler+0x304>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800287c:	2b00      	cmp	r3, #0
 800287e:	bf14      	ite	ne
 8002880:	2301      	movne	r3, #1
 8002882:	2300      	moveq	r3, #0
 8002884:	b2db      	uxtb	r3, r3
 8002886:	e003      	b.n	8002890 <HAL_DMA_IRQHandler+0x30c>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2300      	movs	r3, #0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d00d      	beq.n	80028b0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002898:	f003 031f 	and.w	r3, r3, #31
 800289c:	2201      	movs	r2, #1
 800289e:	409a      	lsls	r2, r3
 80028a0:	6a3b      	ldr	r3, [r7, #32]
 80028a2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a8:	f043 0202 	orr.w	r2, r3, #2
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b4:	f003 031f 	and.w	r3, r3, #31
 80028b8:	2204      	movs	r2, #4
 80028ba:	409a      	lsls	r2, r3
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	4013      	ands	r3, r2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 808f 	beq.w	80029e4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a2c      	ldr	r2, [pc, #176]	@ (800297c <HAL_DMA_IRQHandler+0x3f8>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d04a      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a2a      	ldr	r2, [pc, #168]	@ (8002980 <HAL_DMA_IRQHandler+0x3fc>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d045      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a29      	ldr	r2, [pc, #164]	@ (8002984 <HAL_DMA_IRQHandler+0x400>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d040      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a27      	ldr	r2, [pc, #156]	@ (8002988 <HAL_DMA_IRQHandler+0x404>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d03b      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a26      	ldr	r2, [pc, #152]	@ (800298c <HAL_DMA_IRQHandler+0x408>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d036      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a24      	ldr	r2, [pc, #144]	@ (8002990 <HAL_DMA_IRQHandler+0x40c>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d031      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a23      	ldr	r2, [pc, #140]	@ (8002994 <HAL_DMA_IRQHandler+0x410>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d02c      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a21      	ldr	r2, [pc, #132]	@ (8002998 <HAL_DMA_IRQHandler+0x414>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d027      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a20      	ldr	r2, [pc, #128]	@ (800299c <HAL_DMA_IRQHandler+0x418>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d022      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a1e      	ldr	r2, [pc, #120]	@ (80029a0 <HAL_DMA_IRQHandler+0x41c>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d01d      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a1d      	ldr	r2, [pc, #116]	@ (80029a4 <HAL_DMA_IRQHandler+0x420>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d018      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a1b      	ldr	r2, [pc, #108]	@ (80029a8 <HAL_DMA_IRQHandler+0x424>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d013      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a1a      	ldr	r2, [pc, #104]	@ (80029ac <HAL_DMA_IRQHandler+0x428>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d00e      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a18      	ldr	r2, [pc, #96]	@ (80029b0 <HAL_DMA_IRQHandler+0x42c>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d009      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a17      	ldr	r2, [pc, #92]	@ (80029b4 <HAL_DMA_IRQHandler+0x430>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d004      	beq.n	8002966 <HAL_DMA_IRQHandler+0x3e2>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a15      	ldr	r2, [pc, #84]	@ (80029b8 <HAL_DMA_IRQHandler+0x434>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d12a      	bne.n	80029bc <HAL_DMA_IRQHandler+0x438>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	bf14      	ite	ne
 8002974:	2301      	movne	r3, #1
 8002976:	2300      	moveq	r3, #0
 8002978:	b2db      	uxtb	r3, r3
 800297a:	e023      	b.n	80029c4 <HAL_DMA_IRQHandler+0x440>
 800297c:	40020010 	.word	0x40020010
 8002980:	40020028 	.word	0x40020028
 8002984:	40020040 	.word	0x40020040
 8002988:	40020058 	.word	0x40020058
 800298c:	40020070 	.word	0x40020070
 8002990:	40020088 	.word	0x40020088
 8002994:	400200a0 	.word	0x400200a0
 8002998:	400200b8 	.word	0x400200b8
 800299c:	40020410 	.word	0x40020410
 80029a0:	40020428 	.word	0x40020428
 80029a4:	40020440 	.word	0x40020440
 80029a8:	40020458 	.word	0x40020458
 80029ac:	40020470 	.word	0x40020470
 80029b0:	40020488 	.word	0x40020488
 80029b4:	400204a0 	.word	0x400204a0
 80029b8:	400204b8 	.word	0x400204b8
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2300      	movs	r3, #0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d00d      	beq.n	80029e4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029cc:	f003 031f 	and.w	r3, r3, #31
 80029d0:	2204      	movs	r2, #4
 80029d2:	409a      	lsls	r2, r3
 80029d4:	6a3b      	ldr	r3, [r7, #32]
 80029d6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029dc:	f043 0204 	orr.w	r2, r3, #4
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e8:	f003 031f 	and.w	r3, r3, #31
 80029ec:	2210      	movs	r2, #16
 80029ee:	409a      	lsls	r2, r3
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	4013      	ands	r3, r2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f000 80a6 	beq.w	8002b46 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a85      	ldr	r2, [pc, #532]	@ (8002c14 <HAL_DMA_IRQHandler+0x690>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d04a      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a83      	ldr	r2, [pc, #524]	@ (8002c18 <HAL_DMA_IRQHandler+0x694>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d045      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a82      	ldr	r2, [pc, #520]	@ (8002c1c <HAL_DMA_IRQHandler+0x698>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d040      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a80      	ldr	r2, [pc, #512]	@ (8002c20 <HAL_DMA_IRQHandler+0x69c>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d03b      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a7f      	ldr	r2, [pc, #508]	@ (8002c24 <HAL_DMA_IRQHandler+0x6a0>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d036      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a7d      	ldr	r2, [pc, #500]	@ (8002c28 <HAL_DMA_IRQHandler+0x6a4>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d031      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a7c      	ldr	r2, [pc, #496]	@ (8002c2c <HAL_DMA_IRQHandler+0x6a8>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d02c      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a7a      	ldr	r2, [pc, #488]	@ (8002c30 <HAL_DMA_IRQHandler+0x6ac>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d027      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a79      	ldr	r2, [pc, #484]	@ (8002c34 <HAL_DMA_IRQHandler+0x6b0>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d022      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a77      	ldr	r2, [pc, #476]	@ (8002c38 <HAL_DMA_IRQHandler+0x6b4>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d01d      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a76      	ldr	r2, [pc, #472]	@ (8002c3c <HAL_DMA_IRQHandler+0x6b8>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d018      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a74      	ldr	r2, [pc, #464]	@ (8002c40 <HAL_DMA_IRQHandler+0x6bc>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d013      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a73      	ldr	r2, [pc, #460]	@ (8002c44 <HAL_DMA_IRQHandler+0x6c0>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d00e      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a71      	ldr	r2, [pc, #452]	@ (8002c48 <HAL_DMA_IRQHandler+0x6c4>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d009      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a70      	ldr	r2, [pc, #448]	@ (8002c4c <HAL_DMA_IRQHandler+0x6c8>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d004      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x516>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a6e      	ldr	r2, [pc, #440]	@ (8002c50 <HAL_DMA_IRQHandler+0x6cc>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d10a      	bne.n	8002ab0 <HAL_DMA_IRQHandler+0x52c>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0308 	and.w	r3, r3, #8
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	bf14      	ite	ne
 8002aa8:	2301      	movne	r3, #1
 8002aaa:	2300      	moveq	r3, #0
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	e009      	b.n	8002ac4 <HAL_DMA_IRQHandler+0x540>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0304 	and.w	r3, r3, #4
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	bf14      	ite	ne
 8002abe:	2301      	movne	r3, #1
 8002ac0:	2300      	moveq	r3, #0
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d03e      	beq.n	8002b46 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002acc:	f003 031f 	and.w	r3, r3, #31
 8002ad0:	2210      	movs	r2, #16
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	6a3b      	ldr	r3, [r7, #32]
 8002ad6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d018      	beq.n	8002b18 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d108      	bne.n	8002b06 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d024      	beq.n	8002b46 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	4798      	blx	r3
 8002b04:	e01f      	b.n	8002b46 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d01b      	beq.n	8002b46 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	4798      	blx	r3
 8002b16:	e016      	b.n	8002b46 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d107      	bne.n	8002b36 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f022 0208 	bic.w	r2, r2, #8
 8002b34:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d003      	beq.n	8002b46 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b4a:	f003 031f 	and.w	r3, r3, #31
 8002b4e:	2220      	movs	r2, #32
 8002b50:	409a      	lsls	r2, r3
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	4013      	ands	r3, r2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 8110 	beq.w	8002d7c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a2c      	ldr	r2, [pc, #176]	@ (8002c14 <HAL_DMA_IRQHandler+0x690>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d04a      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a2b      	ldr	r2, [pc, #172]	@ (8002c18 <HAL_DMA_IRQHandler+0x694>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d045      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a29      	ldr	r2, [pc, #164]	@ (8002c1c <HAL_DMA_IRQHandler+0x698>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d040      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a28      	ldr	r2, [pc, #160]	@ (8002c20 <HAL_DMA_IRQHandler+0x69c>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d03b      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a26      	ldr	r2, [pc, #152]	@ (8002c24 <HAL_DMA_IRQHandler+0x6a0>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d036      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a25      	ldr	r2, [pc, #148]	@ (8002c28 <HAL_DMA_IRQHandler+0x6a4>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d031      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a23      	ldr	r2, [pc, #140]	@ (8002c2c <HAL_DMA_IRQHandler+0x6a8>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d02c      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a22      	ldr	r2, [pc, #136]	@ (8002c30 <HAL_DMA_IRQHandler+0x6ac>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d027      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a20      	ldr	r2, [pc, #128]	@ (8002c34 <HAL_DMA_IRQHandler+0x6b0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d022      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a1f      	ldr	r2, [pc, #124]	@ (8002c38 <HAL_DMA_IRQHandler+0x6b4>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d01d      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a1d      	ldr	r2, [pc, #116]	@ (8002c3c <HAL_DMA_IRQHandler+0x6b8>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d018      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a1c      	ldr	r2, [pc, #112]	@ (8002c40 <HAL_DMA_IRQHandler+0x6bc>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d013      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a1a      	ldr	r2, [pc, #104]	@ (8002c44 <HAL_DMA_IRQHandler+0x6c0>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d00e      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a19      	ldr	r2, [pc, #100]	@ (8002c48 <HAL_DMA_IRQHandler+0x6c4>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d009      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a17      	ldr	r2, [pc, #92]	@ (8002c4c <HAL_DMA_IRQHandler+0x6c8>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d004      	beq.n	8002bfc <HAL_DMA_IRQHandler+0x678>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a16      	ldr	r2, [pc, #88]	@ (8002c50 <HAL_DMA_IRQHandler+0x6cc>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d12b      	bne.n	8002c54 <HAL_DMA_IRQHandler+0x6d0>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0310 	and.w	r3, r3, #16
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	bf14      	ite	ne
 8002c0a:	2301      	movne	r3, #1
 8002c0c:	2300      	moveq	r3, #0
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	e02a      	b.n	8002c68 <HAL_DMA_IRQHandler+0x6e4>
 8002c12:	bf00      	nop
 8002c14:	40020010 	.word	0x40020010
 8002c18:	40020028 	.word	0x40020028
 8002c1c:	40020040 	.word	0x40020040
 8002c20:	40020058 	.word	0x40020058
 8002c24:	40020070 	.word	0x40020070
 8002c28:	40020088 	.word	0x40020088
 8002c2c:	400200a0 	.word	0x400200a0
 8002c30:	400200b8 	.word	0x400200b8
 8002c34:	40020410 	.word	0x40020410
 8002c38:	40020428 	.word	0x40020428
 8002c3c:	40020440 	.word	0x40020440
 8002c40:	40020458 	.word	0x40020458
 8002c44:	40020470 	.word	0x40020470
 8002c48:	40020488 	.word	0x40020488
 8002c4c:	400204a0 	.word	0x400204a0
 8002c50:	400204b8 	.word	0x400204b8
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	bf14      	ite	ne
 8002c62:	2301      	movne	r3, #1
 8002c64:	2300      	moveq	r3, #0
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	f000 8087 	beq.w	8002d7c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c72:	f003 031f 	and.w	r3, r3, #31
 8002c76:	2220      	movs	r2, #32
 8002c78:	409a      	lsls	r2, r3
 8002c7a:	6a3b      	ldr	r3, [r7, #32]
 8002c7c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b04      	cmp	r3, #4
 8002c88:	d139      	bne.n	8002cfe <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f022 0216 	bic.w	r2, r2, #22
 8002c98:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	695a      	ldr	r2, [r3, #20]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ca8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d103      	bne.n	8002cba <HAL_DMA_IRQHandler+0x736>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d007      	beq.n	8002cca <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0208 	bic.w	r2, r2, #8
 8002cc8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cce:	f003 031f 	and.w	r3, r3, #31
 8002cd2:	223f      	movs	r2, #63	@ 0x3f
 8002cd4:	409a      	lsls	r2, r3
 8002cd6:	6a3b      	ldr	r3, [r7, #32]
 8002cd8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 834a 	beq.w	8003388 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	4798      	blx	r3
          }
          return;
 8002cfc:	e344      	b.n	8003388 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d018      	beq.n	8002d3e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d108      	bne.n	8002d2c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d02c      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	4798      	blx	r3
 8002d2a:	e027      	b.n	8002d7c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d023      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	4798      	blx	r3
 8002d3c:	e01e      	b.n	8002d7c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10f      	bne.n	8002d6c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f022 0210 	bic.w	r2, r2, #16
 8002d5a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d003      	beq.n	8002d7c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	f000 8306 	beq.w	8003392 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	f000 8088 	beq.w	8002ea4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2204      	movs	r2, #4
 8002d98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a7a      	ldr	r2, [pc, #488]	@ (8002f8c <HAL_DMA_IRQHandler+0xa08>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d04a      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a79      	ldr	r2, [pc, #484]	@ (8002f90 <HAL_DMA_IRQHandler+0xa0c>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d045      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a77      	ldr	r2, [pc, #476]	@ (8002f94 <HAL_DMA_IRQHandler+0xa10>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d040      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a76      	ldr	r2, [pc, #472]	@ (8002f98 <HAL_DMA_IRQHandler+0xa14>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d03b      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a74      	ldr	r2, [pc, #464]	@ (8002f9c <HAL_DMA_IRQHandler+0xa18>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d036      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a73      	ldr	r2, [pc, #460]	@ (8002fa0 <HAL_DMA_IRQHandler+0xa1c>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d031      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a71      	ldr	r2, [pc, #452]	@ (8002fa4 <HAL_DMA_IRQHandler+0xa20>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d02c      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a70      	ldr	r2, [pc, #448]	@ (8002fa8 <HAL_DMA_IRQHandler+0xa24>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d027      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a6e      	ldr	r2, [pc, #440]	@ (8002fac <HAL_DMA_IRQHandler+0xa28>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d022      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a6d      	ldr	r2, [pc, #436]	@ (8002fb0 <HAL_DMA_IRQHandler+0xa2c>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d01d      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a6b      	ldr	r2, [pc, #428]	@ (8002fb4 <HAL_DMA_IRQHandler+0xa30>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d018      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a6a      	ldr	r2, [pc, #424]	@ (8002fb8 <HAL_DMA_IRQHandler+0xa34>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d013      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a68      	ldr	r2, [pc, #416]	@ (8002fbc <HAL_DMA_IRQHandler+0xa38>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d00e      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a67      	ldr	r2, [pc, #412]	@ (8002fc0 <HAL_DMA_IRQHandler+0xa3c>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d009      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a65      	ldr	r2, [pc, #404]	@ (8002fc4 <HAL_DMA_IRQHandler+0xa40>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d004      	beq.n	8002e3c <HAL_DMA_IRQHandler+0x8b8>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a64      	ldr	r2, [pc, #400]	@ (8002fc8 <HAL_DMA_IRQHandler+0xa44>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d108      	bne.n	8002e4e <HAL_DMA_IRQHandler+0x8ca>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 0201 	bic.w	r2, r2, #1
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	e007      	b.n	8002e5e <HAL_DMA_IRQHandler+0x8da>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0201 	bic.w	r2, r2, #1
 8002e5c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	3301      	adds	r3, #1
 8002e62:	60fb      	str	r3, [r7, #12]
 8002e64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d307      	bcc.n	8002e7a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0301 	and.w	r3, r3, #1
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1f2      	bne.n	8002e5e <HAL_DMA_IRQHandler+0x8da>
 8002e78:	e000      	b.n	8002e7c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002e7a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d004      	beq.n	8002e94 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2203      	movs	r2, #3
 8002e8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002e92:	e003      	b.n	8002e9c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 8272 	beq.w	8003392 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	4798      	blx	r3
 8002eb6:	e26c      	b.n	8003392 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a43      	ldr	r2, [pc, #268]	@ (8002fcc <HAL_DMA_IRQHandler+0xa48>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d022      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x984>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a42      	ldr	r2, [pc, #264]	@ (8002fd0 <HAL_DMA_IRQHandler+0xa4c>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d01d      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x984>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a40      	ldr	r2, [pc, #256]	@ (8002fd4 <HAL_DMA_IRQHandler+0xa50>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d018      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x984>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a3f      	ldr	r2, [pc, #252]	@ (8002fd8 <HAL_DMA_IRQHandler+0xa54>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d013      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x984>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a3d      	ldr	r2, [pc, #244]	@ (8002fdc <HAL_DMA_IRQHandler+0xa58>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d00e      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x984>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a3c      	ldr	r2, [pc, #240]	@ (8002fe0 <HAL_DMA_IRQHandler+0xa5c>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d009      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x984>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a3a      	ldr	r2, [pc, #232]	@ (8002fe4 <HAL_DMA_IRQHandler+0xa60>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d004      	beq.n	8002f08 <HAL_DMA_IRQHandler+0x984>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a39      	ldr	r2, [pc, #228]	@ (8002fe8 <HAL_DMA_IRQHandler+0xa64>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d101      	bne.n	8002f0c <HAL_DMA_IRQHandler+0x988>
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e000      	b.n	8002f0e <HAL_DMA_IRQHandler+0x98a>
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	f000 823f 	beq.w	8003392 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f20:	f003 031f 	and.w	r3, r3, #31
 8002f24:	2204      	movs	r2, #4
 8002f26:	409a      	lsls	r2, r3
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f000 80cd 	beq.w	80030cc <HAL_DMA_IRQHandler+0xb48>
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	f003 0304 	and.w	r3, r3, #4
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	f000 80c7 	beq.w	80030cc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f42:	f003 031f 	and.w	r3, r3, #31
 8002f46:	2204      	movs	r2, #4
 8002f48:	409a      	lsls	r2, r3
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d049      	beq.n	8002fec <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d109      	bne.n	8002f76 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	f000 8210 	beq.w	800338c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f74:	e20a      	b.n	800338c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f000 8206 	beq.w	800338c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f88:	e200      	b.n	800338c <HAL_DMA_IRQHandler+0xe08>
 8002f8a:	bf00      	nop
 8002f8c:	40020010 	.word	0x40020010
 8002f90:	40020028 	.word	0x40020028
 8002f94:	40020040 	.word	0x40020040
 8002f98:	40020058 	.word	0x40020058
 8002f9c:	40020070 	.word	0x40020070
 8002fa0:	40020088 	.word	0x40020088
 8002fa4:	400200a0 	.word	0x400200a0
 8002fa8:	400200b8 	.word	0x400200b8
 8002fac:	40020410 	.word	0x40020410
 8002fb0:	40020428 	.word	0x40020428
 8002fb4:	40020440 	.word	0x40020440
 8002fb8:	40020458 	.word	0x40020458
 8002fbc:	40020470 	.word	0x40020470
 8002fc0:	40020488 	.word	0x40020488
 8002fc4:	400204a0 	.word	0x400204a0
 8002fc8:	400204b8 	.word	0x400204b8
 8002fcc:	58025408 	.word	0x58025408
 8002fd0:	5802541c 	.word	0x5802541c
 8002fd4:	58025430 	.word	0x58025430
 8002fd8:	58025444 	.word	0x58025444
 8002fdc:	58025458 	.word	0x58025458
 8002fe0:	5802546c 	.word	0x5802546c
 8002fe4:	58025480 	.word	0x58025480
 8002fe8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	f003 0320 	and.w	r3, r3, #32
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d160      	bne.n	80030b8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a7f      	ldr	r2, [pc, #508]	@ (80031f8 <HAL_DMA_IRQHandler+0xc74>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d04a      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a7d      	ldr	r2, [pc, #500]	@ (80031fc <HAL_DMA_IRQHandler+0xc78>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d045      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a7c      	ldr	r2, [pc, #496]	@ (8003200 <HAL_DMA_IRQHandler+0xc7c>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d040      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a7a      	ldr	r2, [pc, #488]	@ (8003204 <HAL_DMA_IRQHandler+0xc80>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d03b      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a79      	ldr	r2, [pc, #484]	@ (8003208 <HAL_DMA_IRQHandler+0xc84>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d036      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a77      	ldr	r2, [pc, #476]	@ (800320c <HAL_DMA_IRQHandler+0xc88>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d031      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a76      	ldr	r2, [pc, #472]	@ (8003210 <HAL_DMA_IRQHandler+0xc8c>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d02c      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a74      	ldr	r2, [pc, #464]	@ (8003214 <HAL_DMA_IRQHandler+0xc90>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d027      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a73      	ldr	r2, [pc, #460]	@ (8003218 <HAL_DMA_IRQHandler+0xc94>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d022      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a71      	ldr	r2, [pc, #452]	@ (800321c <HAL_DMA_IRQHandler+0xc98>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d01d      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a70      	ldr	r2, [pc, #448]	@ (8003220 <HAL_DMA_IRQHandler+0xc9c>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d018      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a6e      	ldr	r2, [pc, #440]	@ (8003224 <HAL_DMA_IRQHandler+0xca0>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d013      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a6d      	ldr	r2, [pc, #436]	@ (8003228 <HAL_DMA_IRQHandler+0xca4>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d00e      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a6b      	ldr	r2, [pc, #428]	@ (800322c <HAL_DMA_IRQHandler+0xca8>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d009      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a6a      	ldr	r2, [pc, #424]	@ (8003230 <HAL_DMA_IRQHandler+0xcac>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d004      	beq.n	8003096 <HAL_DMA_IRQHandler+0xb12>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a68      	ldr	r2, [pc, #416]	@ (8003234 <HAL_DMA_IRQHandler+0xcb0>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d108      	bne.n	80030a8 <HAL_DMA_IRQHandler+0xb24>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0208 	bic.w	r2, r2, #8
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	e007      	b.n	80030b8 <HAL_DMA_IRQHandler+0xb34>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 0204 	bic.w	r2, r2, #4
 80030b6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030bc:	2b00      	cmp	r3, #0
 80030be:	f000 8165 	beq.w	800338c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80030ca:	e15f      	b.n	800338c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d0:	f003 031f 	and.w	r3, r3, #31
 80030d4:	2202      	movs	r2, #2
 80030d6:	409a      	lsls	r2, r3
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	4013      	ands	r3, r2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f000 80c5 	beq.w	800326c <HAL_DMA_IRQHandler+0xce8>
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	f003 0302 	and.w	r3, r3, #2
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 80bf 	beq.w	800326c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f2:	f003 031f 	and.w	r3, r3, #31
 80030f6:	2202      	movs	r2, #2
 80030f8:	409a      	lsls	r2, r3
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d018      	beq.n	800313a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d109      	bne.n	8003126 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003116:	2b00      	cmp	r3, #0
 8003118:	f000 813a 	beq.w	8003390 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003124:	e134      	b.n	8003390 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800312a:	2b00      	cmp	r3, #0
 800312c:	f000 8130 	beq.w	8003390 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003138:	e12a      	b.n	8003390 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	f003 0320 	and.w	r3, r3, #32
 8003140:	2b00      	cmp	r3, #0
 8003142:	f040 8089 	bne.w	8003258 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a2b      	ldr	r2, [pc, #172]	@ (80031f8 <HAL_DMA_IRQHandler+0xc74>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d04a      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a29      	ldr	r2, [pc, #164]	@ (80031fc <HAL_DMA_IRQHandler+0xc78>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d045      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a28      	ldr	r2, [pc, #160]	@ (8003200 <HAL_DMA_IRQHandler+0xc7c>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d040      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a26      	ldr	r2, [pc, #152]	@ (8003204 <HAL_DMA_IRQHandler+0xc80>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d03b      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a25      	ldr	r2, [pc, #148]	@ (8003208 <HAL_DMA_IRQHandler+0xc84>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d036      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a23      	ldr	r2, [pc, #140]	@ (800320c <HAL_DMA_IRQHandler+0xc88>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d031      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a22      	ldr	r2, [pc, #136]	@ (8003210 <HAL_DMA_IRQHandler+0xc8c>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d02c      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a20      	ldr	r2, [pc, #128]	@ (8003214 <HAL_DMA_IRQHandler+0xc90>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d027      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a1f      	ldr	r2, [pc, #124]	@ (8003218 <HAL_DMA_IRQHandler+0xc94>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d022      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a1d      	ldr	r2, [pc, #116]	@ (800321c <HAL_DMA_IRQHandler+0xc98>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d01d      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003220 <HAL_DMA_IRQHandler+0xc9c>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d018      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a1a      	ldr	r2, [pc, #104]	@ (8003224 <HAL_DMA_IRQHandler+0xca0>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d013      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a19      	ldr	r2, [pc, #100]	@ (8003228 <HAL_DMA_IRQHandler+0xca4>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d00e      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a17      	ldr	r2, [pc, #92]	@ (800322c <HAL_DMA_IRQHandler+0xca8>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d009      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a16      	ldr	r2, [pc, #88]	@ (8003230 <HAL_DMA_IRQHandler+0xcac>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d004      	beq.n	80031e6 <HAL_DMA_IRQHandler+0xc62>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a14      	ldr	r2, [pc, #80]	@ (8003234 <HAL_DMA_IRQHandler+0xcb0>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d128      	bne.n	8003238 <HAL_DMA_IRQHandler+0xcb4>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 0214 	bic.w	r2, r2, #20
 80031f4:	601a      	str	r2, [r3, #0]
 80031f6:	e027      	b.n	8003248 <HAL_DMA_IRQHandler+0xcc4>
 80031f8:	40020010 	.word	0x40020010
 80031fc:	40020028 	.word	0x40020028
 8003200:	40020040 	.word	0x40020040
 8003204:	40020058 	.word	0x40020058
 8003208:	40020070 	.word	0x40020070
 800320c:	40020088 	.word	0x40020088
 8003210:	400200a0 	.word	0x400200a0
 8003214:	400200b8 	.word	0x400200b8
 8003218:	40020410 	.word	0x40020410
 800321c:	40020428 	.word	0x40020428
 8003220:	40020440 	.word	0x40020440
 8003224:	40020458 	.word	0x40020458
 8003228:	40020470 	.word	0x40020470
 800322c:	40020488 	.word	0x40020488
 8003230:	400204a0 	.word	0x400204a0
 8003234:	400204b8 	.word	0x400204b8
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 020a 	bic.w	r2, r2, #10
 8003246:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800325c:	2b00      	cmp	r3, #0
 800325e:	f000 8097 	beq.w	8003390 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800326a:	e091      	b.n	8003390 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003270:	f003 031f 	and.w	r3, r3, #31
 8003274:	2208      	movs	r2, #8
 8003276:	409a      	lsls	r2, r3
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	4013      	ands	r3, r2
 800327c:	2b00      	cmp	r3, #0
 800327e:	f000 8088 	beq.w	8003392 <HAL_DMA_IRQHandler+0xe0e>
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	f003 0308 	and.w	r3, r3, #8
 8003288:	2b00      	cmp	r3, #0
 800328a:	f000 8082 	beq.w	8003392 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a41      	ldr	r2, [pc, #260]	@ (8003398 <HAL_DMA_IRQHandler+0xe14>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d04a      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a3f      	ldr	r2, [pc, #252]	@ (800339c <HAL_DMA_IRQHandler+0xe18>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d045      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a3e      	ldr	r2, [pc, #248]	@ (80033a0 <HAL_DMA_IRQHandler+0xe1c>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d040      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a3c      	ldr	r2, [pc, #240]	@ (80033a4 <HAL_DMA_IRQHandler+0xe20>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d03b      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a3b      	ldr	r2, [pc, #236]	@ (80033a8 <HAL_DMA_IRQHandler+0xe24>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d036      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a39      	ldr	r2, [pc, #228]	@ (80033ac <HAL_DMA_IRQHandler+0xe28>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d031      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a38      	ldr	r2, [pc, #224]	@ (80033b0 <HAL_DMA_IRQHandler+0xe2c>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d02c      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a36      	ldr	r2, [pc, #216]	@ (80033b4 <HAL_DMA_IRQHandler+0xe30>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d027      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a35      	ldr	r2, [pc, #212]	@ (80033b8 <HAL_DMA_IRQHandler+0xe34>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d022      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a33      	ldr	r2, [pc, #204]	@ (80033bc <HAL_DMA_IRQHandler+0xe38>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d01d      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a32      	ldr	r2, [pc, #200]	@ (80033c0 <HAL_DMA_IRQHandler+0xe3c>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d018      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a30      	ldr	r2, [pc, #192]	@ (80033c4 <HAL_DMA_IRQHandler+0xe40>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d013      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a2f      	ldr	r2, [pc, #188]	@ (80033c8 <HAL_DMA_IRQHandler+0xe44>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d00e      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a2d      	ldr	r2, [pc, #180]	@ (80033cc <HAL_DMA_IRQHandler+0xe48>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d009      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a2c      	ldr	r2, [pc, #176]	@ (80033d0 <HAL_DMA_IRQHandler+0xe4c>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d004      	beq.n	800332e <HAL_DMA_IRQHandler+0xdaa>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a2a      	ldr	r2, [pc, #168]	@ (80033d4 <HAL_DMA_IRQHandler+0xe50>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d108      	bne.n	8003340 <HAL_DMA_IRQHandler+0xdbc>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f022 021c 	bic.w	r2, r2, #28
 800333c:	601a      	str	r2, [r3, #0]
 800333e:	e007      	b.n	8003350 <HAL_DMA_IRQHandler+0xdcc>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 020e 	bic.w	r2, r2, #14
 800334e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003354:	f003 031f 	and.w	r3, r3, #31
 8003358:	2201      	movs	r2, #1
 800335a:	409a      	lsls	r2, r3
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800337a:	2b00      	cmp	r3, #0
 800337c:	d009      	beq.n	8003392 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	4798      	blx	r3
 8003386:	e004      	b.n	8003392 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003388:	bf00      	nop
 800338a:	e002      	b.n	8003392 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800338c:	bf00      	nop
 800338e:	e000      	b.n	8003392 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003390:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003392:	3728      	adds	r7, #40	@ 0x28
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	40020010 	.word	0x40020010
 800339c:	40020028 	.word	0x40020028
 80033a0:	40020040 	.word	0x40020040
 80033a4:	40020058 	.word	0x40020058
 80033a8:	40020070 	.word	0x40020070
 80033ac:	40020088 	.word	0x40020088
 80033b0:	400200a0 	.word	0x400200a0
 80033b4:	400200b8 	.word	0x400200b8
 80033b8:	40020410 	.word	0x40020410
 80033bc:	40020428 	.word	0x40020428
 80033c0:	40020440 	.word	0x40020440
 80033c4:	40020458 	.word	0x40020458
 80033c8:	40020470 	.word	0x40020470
 80033cc:	40020488 	.word	0x40020488
 80033d0:	400204a0 	.word	0x400204a0
 80033d4:	400204b8 	.word	0x400204b8

080033d8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b087      	sub	sp, #28
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]
 80033fc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003402:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003408:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a7f      	ldr	r2, [pc, #508]	@ (800360c <DMA_SetConfig+0x21c>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d072      	beq.n	80034fa <DMA_SetConfig+0x10a>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a7d      	ldr	r2, [pc, #500]	@ (8003610 <DMA_SetConfig+0x220>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d06d      	beq.n	80034fa <DMA_SetConfig+0x10a>
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a7c      	ldr	r2, [pc, #496]	@ (8003614 <DMA_SetConfig+0x224>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d068      	beq.n	80034fa <DMA_SetConfig+0x10a>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a7a      	ldr	r2, [pc, #488]	@ (8003618 <DMA_SetConfig+0x228>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d063      	beq.n	80034fa <DMA_SetConfig+0x10a>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a79      	ldr	r2, [pc, #484]	@ (800361c <DMA_SetConfig+0x22c>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d05e      	beq.n	80034fa <DMA_SetConfig+0x10a>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a77      	ldr	r2, [pc, #476]	@ (8003620 <DMA_SetConfig+0x230>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d059      	beq.n	80034fa <DMA_SetConfig+0x10a>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a76      	ldr	r2, [pc, #472]	@ (8003624 <DMA_SetConfig+0x234>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d054      	beq.n	80034fa <DMA_SetConfig+0x10a>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a74      	ldr	r2, [pc, #464]	@ (8003628 <DMA_SetConfig+0x238>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d04f      	beq.n	80034fa <DMA_SetConfig+0x10a>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a73      	ldr	r2, [pc, #460]	@ (800362c <DMA_SetConfig+0x23c>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d04a      	beq.n	80034fa <DMA_SetConfig+0x10a>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a71      	ldr	r2, [pc, #452]	@ (8003630 <DMA_SetConfig+0x240>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d045      	beq.n	80034fa <DMA_SetConfig+0x10a>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a70      	ldr	r2, [pc, #448]	@ (8003634 <DMA_SetConfig+0x244>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d040      	beq.n	80034fa <DMA_SetConfig+0x10a>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a6e      	ldr	r2, [pc, #440]	@ (8003638 <DMA_SetConfig+0x248>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d03b      	beq.n	80034fa <DMA_SetConfig+0x10a>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a6d      	ldr	r2, [pc, #436]	@ (800363c <DMA_SetConfig+0x24c>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d036      	beq.n	80034fa <DMA_SetConfig+0x10a>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a6b      	ldr	r2, [pc, #428]	@ (8003640 <DMA_SetConfig+0x250>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d031      	beq.n	80034fa <DMA_SetConfig+0x10a>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a6a      	ldr	r2, [pc, #424]	@ (8003644 <DMA_SetConfig+0x254>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d02c      	beq.n	80034fa <DMA_SetConfig+0x10a>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a68      	ldr	r2, [pc, #416]	@ (8003648 <DMA_SetConfig+0x258>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d027      	beq.n	80034fa <DMA_SetConfig+0x10a>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a67      	ldr	r2, [pc, #412]	@ (800364c <DMA_SetConfig+0x25c>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d022      	beq.n	80034fa <DMA_SetConfig+0x10a>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a65      	ldr	r2, [pc, #404]	@ (8003650 <DMA_SetConfig+0x260>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d01d      	beq.n	80034fa <DMA_SetConfig+0x10a>
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a64      	ldr	r2, [pc, #400]	@ (8003654 <DMA_SetConfig+0x264>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d018      	beq.n	80034fa <DMA_SetConfig+0x10a>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a62      	ldr	r2, [pc, #392]	@ (8003658 <DMA_SetConfig+0x268>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d013      	beq.n	80034fa <DMA_SetConfig+0x10a>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a61      	ldr	r2, [pc, #388]	@ (800365c <DMA_SetConfig+0x26c>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d00e      	beq.n	80034fa <DMA_SetConfig+0x10a>
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a5f      	ldr	r2, [pc, #380]	@ (8003660 <DMA_SetConfig+0x270>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d009      	beq.n	80034fa <DMA_SetConfig+0x10a>
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a5e      	ldr	r2, [pc, #376]	@ (8003664 <DMA_SetConfig+0x274>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d004      	beq.n	80034fa <DMA_SetConfig+0x10a>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a5c      	ldr	r2, [pc, #368]	@ (8003668 <DMA_SetConfig+0x278>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d101      	bne.n	80034fe <DMA_SetConfig+0x10e>
 80034fa:	2301      	movs	r3, #1
 80034fc:	e000      	b.n	8003500 <DMA_SetConfig+0x110>
 80034fe:	2300      	movs	r3, #0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d00d      	beq.n	8003520 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003508:	68fa      	ldr	r2, [r7, #12]
 800350a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800350c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003512:	2b00      	cmp	r3, #0
 8003514:	d004      	beq.n	8003520 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800351e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a39      	ldr	r2, [pc, #228]	@ (800360c <DMA_SetConfig+0x21c>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d04a      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a38      	ldr	r2, [pc, #224]	@ (8003610 <DMA_SetConfig+0x220>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d045      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a36      	ldr	r2, [pc, #216]	@ (8003614 <DMA_SetConfig+0x224>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d040      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a35      	ldr	r2, [pc, #212]	@ (8003618 <DMA_SetConfig+0x228>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d03b      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a33      	ldr	r2, [pc, #204]	@ (800361c <DMA_SetConfig+0x22c>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d036      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a32      	ldr	r2, [pc, #200]	@ (8003620 <DMA_SetConfig+0x230>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d031      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a30      	ldr	r2, [pc, #192]	@ (8003624 <DMA_SetConfig+0x234>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d02c      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a2f      	ldr	r2, [pc, #188]	@ (8003628 <DMA_SetConfig+0x238>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d027      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a2d      	ldr	r2, [pc, #180]	@ (800362c <DMA_SetConfig+0x23c>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d022      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a2c      	ldr	r2, [pc, #176]	@ (8003630 <DMA_SetConfig+0x240>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d01d      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a2a      	ldr	r2, [pc, #168]	@ (8003634 <DMA_SetConfig+0x244>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d018      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a29      	ldr	r2, [pc, #164]	@ (8003638 <DMA_SetConfig+0x248>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d013      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a27      	ldr	r2, [pc, #156]	@ (800363c <DMA_SetConfig+0x24c>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d00e      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a26      	ldr	r2, [pc, #152]	@ (8003640 <DMA_SetConfig+0x250>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d009      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a24      	ldr	r2, [pc, #144]	@ (8003644 <DMA_SetConfig+0x254>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d004      	beq.n	80035c0 <DMA_SetConfig+0x1d0>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a23      	ldr	r2, [pc, #140]	@ (8003648 <DMA_SetConfig+0x258>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d101      	bne.n	80035c4 <DMA_SetConfig+0x1d4>
 80035c0:	2301      	movs	r3, #1
 80035c2:	e000      	b.n	80035c6 <DMA_SetConfig+0x1d6>
 80035c4:	2300      	movs	r3, #0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d059      	beq.n	800367e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ce:	f003 031f 	and.w	r3, r3, #31
 80035d2:	223f      	movs	r2, #63	@ 0x3f
 80035d4:	409a      	lsls	r2, r3
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80035e8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	2b40      	cmp	r3, #64	@ 0x40
 80035f8:	d138      	bne.n	800366c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800360a:	e086      	b.n	800371a <DMA_SetConfig+0x32a>
 800360c:	40020010 	.word	0x40020010
 8003610:	40020028 	.word	0x40020028
 8003614:	40020040 	.word	0x40020040
 8003618:	40020058 	.word	0x40020058
 800361c:	40020070 	.word	0x40020070
 8003620:	40020088 	.word	0x40020088
 8003624:	400200a0 	.word	0x400200a0
 8003628:	400200b8 	.word	0x400200b8
 800362c:	40020410 	.word	0x40020410
 8003630:	40020428 	.word	0x40020428
 8003634:	40020440 	.word	0x40020440
 8003638:	40020458 	.word	0x40020458
 800363c:	40020470 	.word	0x40020470
 8003640:	40020488 	.word	0x40020488
 8003644:	400204a0 	.word	0x400204a0
 8003648:	400204b8 	.word	0x400204b8
 800364c:	58025408 	.word	0x58025408
 8003650:	5802541c 	.word	0x5802541c
 8003654:	58025430 	.word	0x58025430
 8003658:	58025444 	.word	0x58025444
 800365c:	58025458 	.word	0x58025458
 8003660:	5802546c 	.word	0x5802546c
 8003664:	58025480 	.word	0x58025480
 8003668:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68ba      	ldr	r2, [r7, #8]
 8003672:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	60da      	str	r2, [r3, #12]
}
 800367c:	e04d      	b.n	800371a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a29      	ldr	r2, [pc, #164]	@ (8003728 <DMA_SetConfig+0x338>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d022      	beq.n	80036ce <DMA_SetConfig+0x2de>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a27      	ldr	r2, [pc, #156]	@ (800372c <DMA_SetConfig+0x33c>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d01d      	beq.n	80036ce <DMA_SetConfig+0x2de>
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a26      	ldr	r2, [pc, #152]	@ (8003730 <DMA_SetConfig+0x340>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d018      	beq.n	80036ce <DMA_SetConfig+0x2de>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a24      	ldr	r2, [pc, #144]	@ (8003734 <DMA_SetConfig+0x344>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d013      	beq.n	80036ce <DMA_SetConfig+0x2de>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a23      	ldr	r2, [pc, #140]	@ (8003738 <DMA_SetConfig+0x348>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d00e      	beq.n	80036ce <DMA_SetConfig+0x2de>
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a21      	ldr	r2, [pc, #132]	@ (800373c <DMA_SetConfig+0x34c>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d009      	beq.n	80036ce <DMA_SetConfig+0x2de>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a20      	ldr	r2, [pc, #128]	@ (8003740 <DMA_SetConfig+0x350>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d004      	beq.n	80036ce <DMA_SetConfig+0x2de>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a1e      	ldr	r2, [pc, #120]	@ (8003744 <DMA_SetConfig+0x354>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d101      	bne.n	80036d2 <DMA_SetConfig+0x2e2>
 80036ce:	2301      	movs	r3, #1
 80036d0:	e000      	b.n	80036d4 <DMA_SetConfig+0x2e4>
 80036d2:	2300      	movs	r3, #0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d020      	beq.n	800371a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036dc:	f003 031f 	and.w	r3, r3, #31
 80036e0:	2201      	movs	r2, #1
 80036e2:	409a      	lsls	r2, r3
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	683a      	ldr	r2, [r7, #0]
 80036ee:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	2b40      	cmp	r3, #64	@ 0x40
 80036f6:	d108      	bne.n	800370a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	60da      	str	r2, [r3, #12]
}
 8003708:	e007      	b.n	800371a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68ba      	ldr	r2, [r7, #8]
 8003710:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	60da      	str	r2, [r3, #12]
}
 800371a:	bf00      	nop
 800371c:	371c      	adds	r7, #28
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	58025408 	.word	0x58025408
 800372c:	5802541c 	.word	0x5802541c
 8003730:	58025430 	.word	0x58025430
 8003734:	58025444 	.word	0x58025444
 8003738:	58025458 	.word	0x58025458
 800373c:	5802546c 	.word	0x5802546c
 8003740:	58025480 	.word	0x58025480
 8003744:	58025494 	.word	0x58025494

08003748 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a42      	ldr	r2, [pc, #264]	@ (8003860 <DMA_CalcBaseAndBitshift+0x118>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d04a      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a41      	ldr	r2, [pc, #260]	@ (8003864 <DMA_CalcBaseAndBitshift+0x11c>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d045      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a3f      	ldr	r2, [pc, #252]	@ (8003868 <DMA_CalcBaseAndBitshift+0x120>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d040      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a3e      	ldr	r2, [pc, #248]	@ (800386c <DMA_CalcBaseAndBitshift+0x124>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d03b      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a3c      	ldr	r2, [pc, #240]	@ (8003870 <DMA_CalcBaseAndBitshift+0x128>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d036      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a3b      	ldr	r2, [pc, #236]	@ (8003874 <DMA_CalcBaseAndBitshift+0x12c>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d031      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a39      	ldr	r2, [pc, #228]	@ (8003878 <DMA_CalcBaseAndBitshift+0x130>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d02c      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a38      	ldr	r2, [pc, #224]	@ (800387c <DMA_CalcBaseAndBitshift+0x134>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d027      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a36      	ldr	r2, [pc, #216]	@ (8003880 <DMA_CalcBaseAndBitshift+0x138>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d022      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a35      	ldr	r2, [pc, #212]	@ (8003884 <DMA_CalcBaseAndBitshift+0x13c>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d01d      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a33      	ldr	r2, [pc, #204]	@ (8003888 <DMA_CalcBaseAndBitshift+0x140>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d018      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a32      	ldr	r2, [pc, #200]	@ (800388c <DMA_CalcBaseAndBitshift+0x144>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d013      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a30      	ldr	r2, [pc, #192]	@ (8003890 <DMA_CalcBaseAndBitshift+0x148>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d00e      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a2f      	ldr	r2, [pc, #188]	@ (8003894 <DMA_CalcBaseAndBitshift+0x14c>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d009      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a2d      	ldr	r2, [pc, #180]	@ (8003898 <DMA_CalcBaseAndBitshift+0x150>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d004      	beq.n	80037f0 <DMA_CalcBaseAndBitshift+0xa8>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a2c      	ldr	r2, [pc, #176]	@ (800389c <DMA_CalcBaseAndBitshift+0x154>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d101      	bne.n	80037f4 <DMA_CalcBaseAndBitshift+0xac>
 80037f0:	2301      	movs	r3, #1
 80037f2:	e000      	b.n	80037f6 <DMA_CalcBaseAndBitshift+0xae>
 80037f4:	2300      	movs	r3, #0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d024      	beq.n	8003844 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	3b10      	subs	r3, #16
 8003802:	4a27      	ldr	r2, [pc, #156]	@ (80038a0 <DMA_CalcBaseAndBitshift+0x158>)
 8003804:	fba2 2303 	umull	r2, r3, r2, r3
 8003808:	091b      	lsrs	r3, r3, #4
 800380a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f003 0307 	and.w	r3, r3, #7
 8003812:	4a24      	ldr	r2, [pc, #144]	@ (80038a4 <DMA_CalcBaseAndBitshift+0x15c>)
 8003814:	5cd3      	ldrb	r3, [r2, r3]
 8003816:	461a      	mov	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2b03      	cmp	r3, #3
 8003820:	d908      	bls.n	8003834 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	461a      	mov	r2, r3
 8003828:	4b1f      	ldr	r3, [pc, #124]	@ (80038a8 <DMA_CalcBaseAndBitshift+0x160>)
 800382a:	4013      	ands	r3, r2
 800382c:	1d1a      	adds	r2, r3, #4
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	659a      	str	r2, [r3, #88]	@ 0x58
 8003832:	e00d      	b.n	8003850 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	461a      	mov	r2, r3
 800383a:	4b1b      	ldr	r3, [pc, #108]	@ (80038a8 <DMA_CalcBaseAndBitshift+0x160>)
 800383c:	4013      	ands	r3, r2
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	6593      	str	r3, [r2, #88]	@ 0x58
 8003842:	e005      	b.n	8003850 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003854:	4618      	mov	r0, r3
 8003856:	3714      	adds	r7, #20
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	40020010 	.word	0x40020010
 8003864:	40020028 	.word	0x40020028
 8003868:	40020040 	.word	0x40020040
 800386c:	40020058 	.word	0x40020058
 8003870:	40020070 	.word	0x40020070
 8003874:	40020088 	.word	0x40020088
 8003878:	400200a0 	.word	0x400200a0
 800387c:	400200b8 	.word	0x400200b8
 8003880:	40020410 	.word	0x40020410
 8003884:	40020428 	.word	0x40020428
 8003888:	40020440 	.word	0x40020440
 800388c:	40020458 	.word	0x40020458
 8003890:	40020470 	.word	0x40020470
 8003894:	40020488 	.word	0x40020488
 8003898:	400204a0 	.word	0x400204a0
 800389c:	400204b8 	.word	0x400204b8
 80038a0:	aaaaaaab 	.word	0xaaaaaaab
 80038a4:	0800ed34 	.word	0x0800ed34
 80038a8:	fffffc00 	.word	0xfffffc00

080038ac <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b085      	sub	sp, #20
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038b4:	2300      	movs	r3, #0
 80038b6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d120      	bne.n	8003902 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c4:	2b03      	cmp	r3, #3
 80038c6:	d858      	bhi.n	800397a <DMA_CheckFifoParam+0xce>
 80038c8:	a201      	add	r2, pc, #4	@ (adr r2, 80038d0 <DMA_CheckFifoParam+0x24>)
 80038ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ce:	bf00      	nop
 80038d0:	080038e1 	.word	0x080038e1
 80038d4:	080038f3 	.word	0x080038f3
 80038d8:	080038e1 	.word	0x080038e1
 80038dc:	0800397b 	.word	0x0800397b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d048      	beq.n	800397e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80038f0:	e045      	b.n	800397e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80038fa:	d142      	bne.n	8003982 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003900:	e03f      	b.n	8003982 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800390a:	d123      	bne.n	8003954 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003910:	2b03      	cmp	r3, #3
 8003912:	d838      	bhi.n	8003986 <DMA_CheckFifoParam+0xda>
 8003914:	a201      	add	r2, pc, #4	@ (adr r2, 800391c <DMA_CheckFifoParam+0x70>)
 8003916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800391a:	bf00      	nop
 800391c:	0800392d 	.word	0x0800392d
 8003920:	08003933 	.word	0x08003933
 8003924:	0800392d 	.word	0x0800392d
 8003928:	08003945 	.word	0x08003945
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	73fb      	strb	r3, [r7, #15]
        break;
 8003930:	e030      	b.n	8003994 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003936:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d025      	beq.n	800398a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003942:	e022      	b.n	800398a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003948:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800394c:	d11f      	bne.n	800398e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003952:	e01c      	b.n	800398e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003958:	2b02      	cmp	r3, #2
 800395a:	d902      	bls.n	8003962 <DMA_CheckFifoParam+0xb6>
 800395c:	2b03      	cmp	r3, #3
 800395e:	d003      	beq.n	8003968 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003960:	e018      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	73fb      	strb	r3, [r7, #15]
        break;
 8003966:	e015      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00e      	beq.n	8003992 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	73fb      	strb	r3, [r7, #15]
    break;
 8003978:	e00b      	b.n	8003992 <DMA_CheckFifoParam+0xe6>
        break;
 800397a:	bf00      	nop
 800397c:	e00a      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
        break;
 800397e:	bf00      	nop
 8003980:	e008      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
        break;
 8003982:	bf00      	nop
 8003984:	e006      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
        break;
 8003986:	bf00      	nop
 8003988:	e004      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
        break;
 800398a:	bf00      	nop
 800398c:	e002      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
        break;
 800398e:	bf00      	nop
 8003990:	e000      	b.n	8003994 <DMA_CheckFifoParam+0xe8>
    break;
 8003992:	bf00      	nop
    }
  }

  return status;
 8003994:	7bfb      	ldrb	r3, [r7, #15]
}
 8003996:	4618      	mov	r0, r3
 8003998:	3714      	adds	r7, #20
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop

080039a4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a38      	ldr	r2, [pc, #224]	@ (8003a98 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d022      	beq.n	8003a02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a36      	ldr	r2, [pc, #216]	@ (8003a9c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d01d      	beq.n	8003a02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a35      	ldr	r2, [pc, #212]	@ (8003aa0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d018      	beq.n	8003a02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a33      	ldr	r2, [pc, #204]	@ (8003aa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d013      	beq.n	8003a02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a32      	ldr	r2, [pc, #200]	@ (8003aa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d00e      	beq.n	8003a02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a30      	ldr	r2, [pc, #192]	@ (8003aac <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d009      	beq.n	8003a02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a2f      	ldr	r2, [pc, #188]	@ (8003ab0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d004      	beq.n	8003a02 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a2d      	ldr	r2, [pc, #180]	@ (8003ab4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d101      	bne.n	8003a06 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003a02:	2301      	movs	r3, #1
 8003a04:	e000      	b.n	8003a08 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003a06:	2300      	movs	r3, #0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d01a      	beq.n	8003a42 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	3b08      	subs	r3, #8
 8003a14:	4a28      	ldr	r2, [pc, #160]	@ (8003ab8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003a16:	fba2 2303 	umull	r2, r3, r2, r3
 8003a1a:	091b      	lsrs	r3, r3, #4
 8003a1c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	4b26      	ldr	r3, [pc, #152]	@ (8003abc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003a22:	4413      	add	r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	461a      	mov	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a24      	ldr	r2, [pc, #144]	@ (8003ac0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003a30:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f003 031f 	and.w	r3, r3, #31
 8003a38:	2201      	movs	r2, #1
 8003a3a:	409a      	lsls	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003a40:	e024      	b.n	8003a8c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	3b10      	subs	r3, #16
 8003a4a:	4a1e      	ldr	r2, [pc, #120]	@ (8003ac4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a50:	091b      	lsrs	r3, r3, #4
 8003a52:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	4a1c      	ldr	r2, [pc, #112]	@ (8003ac8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d806      	bhi.n	8003a6a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	4a1b      	ldr	r2, [pc, #108]	@ (8003acc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d902      	bls.n	8003a6a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	3308      	adds	r3, #8
 8003a68:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	4b18      	ldr	r3, [pc, #96]	@ (8003ad0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003a6e:	4413      	add	r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	461a      	mov	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a16      	ldr	r2, [pc, #88]	@ (8003ad4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003a7c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f003 031f 	and.w	r3, r3, #31
 8003a84:	2201      	movs	r2, #1
 8003a86:	409a      	lsls	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003a8c:	bf00      	nop
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr
 8003a98:	58025408 	.word	0x58025408
 8003a9c:	5802541c 	.word	0x5802541c
 8003aa0:	58025430 	.word	0x58025430
 8003aa4:	58025444 	.word	0x58025444
 8003aa8:	58025458 	.word	0x58025458
 8003aac:	5802546c 	.word	0x5802546c
 8003ab0:	58025480 	.word	0x58025480
 8003ab4:	58025494 	.word	0x58025494
 8003ab8:	cccccccd 	.word	0xcccccccd
 8003abc:	16009600 	.word	0x16009600
 8003ac0:	58025880 	.word	0x58025880
 8003ac4:	aaaaaaab 	.word	0xaaaaaaab
 8003ac8:	400204b8 	.word	0x400204b8
 8003acc:	4002040f 	.word	0x4002040f
 8003ad0:	10008200 	.word	0x10008200
 8003ad4:	40020880 	.word	0x40020880

08003ad8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d04a      	beq.n	8003b84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2b08      	cmp	r3, #8
 8003af2:	d847      	bhi.n	8003b84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a25      	ldr	r2, [pc, #148]	@ (8003b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d022      	beq.n	8003b44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a24      	ldr	r2, [pc, #144]	@ (8003b94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d01d      	beq.n	8003b44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a22      	ldr	r2, [pc, #136]	@ (8003b98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d018      	beq.n	8003b44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a21      	ldr	r2, [pc, #132]	@ (8003b9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d013      	beq.n	8003b44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a1f      	ldr	r2, [pc, #124]	@ (8003ba0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d00e      	beq.n	8003b44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a1e      	ldr	r2, [pc, #120]	@ (8003ba4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d009      	beq.n	8003b44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a1c      	ldr	r2, [pc, #112]	@ (8003ba8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d004      	beq.n	8003b44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a1b      	ldr	r2, [pc, #108]	@ (8003bac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d101      	bne.n	8003b48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003b44:	2301      	movs	r3, #1
 8003b46:	e000      	b.n	8003b4a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003b48:	2300      	movs	r3, #0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d00a      	beq.n	8003b64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	4b17      	ldr	r3, [pc, #92]	@ (8003bb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003b52:	4413      	add	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	461a      	mov	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a15      	ldr	r2, [pc, #84]	@ (8003bb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003b60:	671a      	str	r2, [r3, #112]	@ 0x70
 8003b62:	e009      	b.n	8003b78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	4b14      	ldr	r3, [pc, #80]	@ (8003bb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003b68:	4413      	add	r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a11      	ldr	r2, [pc, #68]	@ (8003bbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003b76:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	409a      	lsls	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8003b84:	bf00      	nop
 8003b86:	3714      	adds	r7, #20
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	58025408 	.word	0x58025408
 8003b94:	5802541c 	.word	0x5802541c
 8003b98:	58025430 	.word	0x58025430
 8003b9c:	58025444 	.word	0x58025444
 8003ba0:	58025458 	.word	0x58025458
 8003ba4:	5802546c 	.word	0x5802546c
 8003ba8:	58025480 	.word	0x58025480
 8003bac:	58025494 	.word	0x58025494
 8003bb0:	1600963f 	.word	0x1600963f
 8003bb4:	58025940 	.word	0x58025940
 8003bb8:	1000823f 	.word	0x1000823f
 8003bbc:	40020940 	.word	0x40020940

08003bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b089      	sub	sp, #36	@ 0x24
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003bce:	4b89      	ldr	r3, [pc, #548]	@ (8003df4 <HAL_GPIO_Init+0x234>)
 8003bd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003bd2:	e194      	b.n	8003efe <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	2101      	movs	r1, #1
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8003be0:	4013      	ands	r3, r2
 8003be2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	f000 8186 	beq.w	8003ef8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f003 0303 	and.w	r3, r3, #3
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d005      	beq.n	8003c04 <HAL_GPIO_Init+0x44>
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f003 0303 	and.w	r3, r3, #3
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d130      	bne.n	8003c66 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	2203      	movs	r2, #3
 8003c10:	fa02 f303 	lsl.w	r3, r2, r3
 8003c14:	43db      	mvns	r3, r3
 8003c16:	69ba      	ldr	r2, [r7, #24]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	68da      	ldr	r2, [r3, #12]
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	005b      	lsls	r3, r3, #1
 8003c24:	fa02 f303 	lsl.w	r3, r2, r3
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c42:	43db      	mvns	r3, r3
 8003c44:	69ba      	ldr	r2, [r7, #24]
 8003c46:	4013      	ands	r3, r2
 8003c48:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	091b      	lsrs	r3, r3, #4
 8003c50:	f003 0201 	and.w	r2, r3, #1
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f003 0303 	and.w	r3, r3, #3
 8003c6e:	2b03      	cmp	r3, #3
 8003c70:	d017      	beq.n	8003ca2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	005b      	lsls	r3, r3, #1
 8003c7c:	2203      	movs	r2, #3
 8003c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c82:	43db      	mvns	r3, r3
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	4013      	ands	r3, r2
 8003c88:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	689a      	ldr	r2, [r3, #8]
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	005b      	lsls	r3, r3, #1
 8003c92:	fa02 f303 	lsl.w	r3, r2, r3
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	69ba      	ldr	r2, [r7, #24]
 8003ca0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f003 0303 	and.w	r3, r3, #3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d123      	bne.n	8003cf6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	08da      	lsrs	r2, r3, #3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	3208      	adds	r2, #8
 8003cb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	220f      	movs	r2, #15
 8003cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cca:	43db      	mvns	r3, r3
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	691a      	ldr	r2, [r3, #16]
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	f003 0307 	and.w	r3, r3, #7
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce2:	69ba      	ldr	r2, [r7, #24]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	08da      	lsrs	r2, r3, #3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	3208      	adds	r2, #8
 8003cf0:	69b9      	ldr	r1, [r7, #24]
 8003cf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	2203      	movs	r2, #3
 8003d02:	fa02 f303 	lsl.w	r3, r2, r3
 8003d06:	43db      	mvns	r3, r3
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f003 0203 	and.w	r2, r3, #3
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	69ba      	ldr	r2, [r7, #24]
 8003d28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	f000 80e0 	beq.w	8003ef8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d38:	4b2f      	ldr	r3, [pc, #188]	@ (8003df8 <HAL_GPIO_Init+0x238>)
 8003d3a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003d3e:	4a2e      	ldr	r2, [pc, #184]	@ (8003df8 <HAL_GPIO_Init+0x238>)
 8003d40:	f043 0302 	orr.w	r3, r3, #2
 8003d44:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003d48:	4b2b      	ldr	r3, [pc, #172]	@ (8003df8 <HAL_GPIO_Init+0x238>)
 8003d4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d56:	4a29      	ldr	r2, [pc, #164]	@ (8003dfc <HAL_GPIO_Init+0x23c>)
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	089b      	lsrs	r3, r3, #2
 8003d5c:	3302      	adds	r3, #2
 8003d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	f003 0303 	and.w	r3, r3, #3
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	220f      	movs	r2, #15
 8003d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d72:	43db      	mvns	r3, r3
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	4013      	ands	r3, r2
 8003d78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a20      	ldr	r2, [pc, #128]	@ (8003e00 <HAL_GPIO_Init+0x240>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d052      	beq.n	8003e28 <HAL_GPIO_Init+0x268>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a1f      	ldr	r2, [pc, #124]	@ (8003e04 <HAL_GPIO_Init+0x244>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d031      	beq.n	8003dee <HAL_GPIO_Init+0x22e>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a1e      	ldr	r2, [pc, #120]	@ (8003e08 <HAL_GPIO_Init+0x248>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d02b      	beq.n	8003dea <HAL_GPIO_Init+0x22a>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a1d      	ldr	r2, [pc, #116]	@ (8003e0c <HAL_GPIO_Init+0x24c>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d025      	beq.n	8003de6 <HAL_GPIO_Init+0x226>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a1c      	ldr	r2, [pc, #112]	@ (8003e10 <HAL_GPIO_Init+0x250>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d01f      	beq.n	8003de2 <HAL_GPIO_Init+0x222>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a1b      	ldr	r2, [pc, #108]	@ (8003e14 <HAL_GPIO_Init+0x254>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d019      	beq.n	8003dde <HAL_GPIO_Init+0x21e>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a1a      	ldr	r2, [pc, #104]	@ (8003e18 <HAL_GPIO_Init+0x258>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d013      	beq.n	8003dda <HAL_GPIO_Init+0x21a>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a19      	ldr	r2, [pc, #100]	@ (8003e1c <HAL_GPIO_Init+0x25c>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d00d      	beq.n	8003dd6 <HAL_GPIO_Init+0x216>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a18      	ldr	r2, [pc, #96]	@ (8003e20 <HAL_GPIO_Init+0x260>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d007      	beq.n	8003dd2 <HAL_GPIO_Init+0x212>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a17      	ldr	r2, [pc, #92]	@ (8003e24 <HAL_GPIO_Init+0x264>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d101      	bne.n	8003dce <HAL_GPIO_Init+0x20e>
 8003dca:	2309      	movs	r3, #9
 8003dcc:	e02d      	b.n	8003e2a <HAL_GPIO_Init+0x26a>
 8003dce:	230a      	movs	r3, #10
 8003dd0:	e02b      	b.n	8003e2a <HAL_GPIO_Init+0x26a>
 8003dd2:	2308      	movs	r3, #8
 8003dd4:	e029      	b.n	8003e2a <HAL_GPIO_Init+0x26a>
 8003dd6:	2307      	movs	r3, #7
 8003dd8:	e027      	b.n	8003e2a <HAL_GPIO_Init+0x26a>
 8003dda:	2306      	movs	r3, #6
 8003ddc:	e025      	b.n	8003e2a <HAL_GPIO_Init+0x26a>
 8003dde:	2305      	movs	r3, #5
 8003de0:	e023      	b.n	8003e2a <HAL_GPIO_Init+0x26a>
 8003de2:	2304      	movs	r3, #4
 8003de4:	e021      	b.n	8003e2a <HAL_GPIO_Init+0x26a>
 8003de6:	2303      	movs	r3, #3
 8003de8:	e01f      	b.n	8003e2a <HAL_GPIO_Init+0x26a>
 8003dea:	2302      	movs	r3, #2
 8003dec:	e01d      	b.n	8003e2a <HAL_GPIO_Init+0x26a>
 8003dee:	2301      	movs	r3, #1
 8003df0:	e01b      	b.n	8003e2a <HAL_GPIO_Init+0x26a>
 8003df2:	bf00      	nop
 8003df4:	58000080 	.word	0x58000080
 8003df8:	58024400 	.word	0x58024400
 8003dfc:	58000400 	.word	0x58000400
 8003e00:	58020000 	.word	0x58020000
 8003e04:	58020400 	.word	0x58020400
 8003e08:	58020800 	.word	0x58020800
 8003e0c:	58020c00 	.word	0x58020c00
 8003e10:	58021000 	.word	0x58021000
 8003e14:	58021400 	.word	0x58021400
 8003e18:	58021800 	.word	0x58021800
 8003e1c:	58021c00 	.word	0x58021c00
 8003e20:	58022000 	.word	0x58022000
 8003e24:	58022400 	.word	0x58022400
 8003e28:	2300      	movs	r3, #0
 8003e2a:	69fa      	ldr	r2, [r7, #28]
 8003e2c:	f002 0203 	and.w	r2, r2, #3
 8003e30:	0092      	lsls	r2, r2, #2
 8003e32:	4093      	lsls	r3, r2
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e3a:	4938      	ldr	r1, [pc, #224]	@ (8003f1c <HAL_GPIO_Init+0x35c>)
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	089b      	lsrs	r3, r3, #2
 8003e40:	3302      	adds	r3, #2
 8003e42:	69ba      	ldr	r2, [r7, #24]
 8003e44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	43db      	mvns	r3, r3
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	4013      	ands	r3, r2
 8003e58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d003      	beq.n	8003e6e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003e66:	69ba      	ldr	r2, [r7, #24]
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003e6e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003e72:	69bb      	ldr	r3, [r7, #24]
 8003e74:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003e76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	43db      	mvns	r3, r3
 8003e82:	69ba      	ldr	r2, [r7, #24]
 8003e84:	4013      	ands	r3, r2
 8003e86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003e9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	43db      	mvns	r3, r3
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d003      	beq.n	8003ec8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	43db      	mvns	r3, r3
 8003ed8:	69ba      	ldr	r2, [r7, #24]
 8003eda:	4013      	ands	r3, r2
 8003edc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d003      	beq.n	8003ef2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003eea:	69ba      	ldr	r2, [r7, #24]
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	3301      	adds	r3, #1
 8003efc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	fa22 f303 	lsr.w	r3, r2, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f47f ae63 	bne.w	8003bd4 <HAL_GPIO_Init+0x14>
  }
}
 8003f0e:	bf00      	nop
 8003f10:	bf00      	nop
 8003f12:	3724      	adds	r7, #36	@ 0x24
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	58000400 	.word	0x58000400

08003f20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	460b      	mov	r3, r1
 8003f2a:	807b      	strh	r3, [r7, #2]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f30:	787b      	ldrb	r3, [r7, #1]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f36:	887a      	ldrh	r2, [r7, #2]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003f3c:	e003      	b.n	8003f46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003f3e:	887b      	ldrh	r3, [r7, #2]
 8003f40:	041a      	lsls	r2, r3, #16
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	619a      	str	r2, [r3, #24]
}
 8003f46:	bf00      	nop
 8003f48:	370c      	adds	r7, #12
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
	...

08003f54 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b088      	sub	sp, #32
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e10d      	b.n	8004182 <HAL_I2S_Init+0x22e>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d106      	bne.n	8003f80 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7fc ff2c 	bl	8000dd8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d107      	bne.n	8003fa6 <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0201 	bic.w	r2, r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2200      	movs	r2, #0
 8003fac:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d008      	beq.n	8003fc8 <HAL_I2S_Init+0x74>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	2b06      	cmp	r3, #6
 8003fbc:	d004      	beq.n	8003fc8 <HAL_I2S_Init+0x74>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	2b0a      	cmp	r3, #10
 8003fc4:	f040 8087 	bne.w	80040d6 <HAL_I2S_Init+0x182>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d05a      	beq.n	8004086 <HAL_I2S_Init+0x132>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d002      	beq.n	8003fde <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 8003fd8:	2302      	movs	r3, #2
 8003fda:	617b      	str	r3, [r7, #20]
 8003fdc:	e001      	b.n	8003fe2 <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	2b30      	cmp	r3, #48	@ 0x30
 8003fe8:	d003      	beq.n	8003ff2 <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8003fee:	2bb0      	cmp	r3, #176	@ 0xb0
 8003ff0:	d102      	bne.n	8003ff8 <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	60fb      	str	r3, [r7, #12]
 8003ff6:	e001      	b.n	8003ffc <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 8003ffc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004000:	f04f 0100 	mov.w	r1, #0
 8004004:	f003 fda0 	bl	8007b48 <HAL_RCCEx_GetPeriphCLKFreq>
 8004008:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004012:	d113      	bne.n	800403c <HAL_I2S_Init+0xe8>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8004014:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	fa22 f303 	lsr.w	r3, r2, r3
 800401e:	68ba      	ldr	r2, [r7, #8]
 8004020:	fbb2 f2f3 	udiv	r2, r2, r3
 8004024:	4613      	mov	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	4413      	add	r3, r2
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	461a      	mov	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	695b      	ldr	r3, [r3, #20]
 8004032:	fbb2 f3f3 	udiv	r3, r2, r3
 8004036:	3305      	adds	r3, #5
 8004038:	613b      	str	r3, [r7, #16]
 800403a:	e014      	b.n	8004066 <HAL_I2S_Init+0x112>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 800403c:	2220      	movs	r2, #32
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	fa22 f303 	lsr.w	r3, r2, r3
 8004044:	697a      	ldr	r2, [r7, #20]
 8004046:	fb02 f303 	mul.w	r3, r2, r3
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004050:	4613      	mov	r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	4413      	add	r3, r2
 8004056:	005b      	lsls	r3, r3, #1
 8004058:	461a      	mov	r2, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004062:	3305      	adds	r3, #5
 8004064:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	4a48      	ldr	r2, [pc, #288]	@ (800418c <HAL_I2S_Init+0x238>)
 800406a:	fba2 2303 	umull	r2, r3, r2, r3
 800406e:	08db      	lsrs	r3, r3, #3
 8004070:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	085b      	lsrs	r3, r3, #1
 8004082:	61fb      	str	r3, [r7, #28]
 8004084:	e003      	b.n	800408e <HAL_I2S_Init+0x13a>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 8004086:	2302      	movs	r3, #2
 8004088:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 800408a:	2300      	movs	r3, #0
 800408c:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	2b01      	cmp	r3, #1
 8004092:	d102      	bne.n	800409a <HAL_I2S_Init+0x146>
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d002      	beq.n	80040a0 <HAL_I2S_Init+0x14c>
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	2bff      	cmp	r3, #255	@ 0xff
 800409e:	d907      	bls.n	80040b0 <HAL_I2S_Init+0x15c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040a4:	f043 0210 	orr.w	r2, r3, #16
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e068      	b.n	8004182 <HAL_I2S_Init+0x22e>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <HAL_I2S_Init+0x166>
    {
      i2sodd = 1UL;
 80040b6:	2301      	movs	r3, #1
 80040b8:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040c0:	4b33      	ldr	r3, [pc, #204]	@ (8004190 <HAL_I2S_Init+0x23c>)
 80040c2:	4013      	ands	r3, r2
 80040c4:	69fa      	ldr	r2, [r7, #28]
 80040c6:	0411      	lsls	r1, r2, #16
 80040c8:	69ba      	ldr	r2, [r7, #24]
 80040ca:	0612      	lsls	r2, r2, #24
 80040cc:	4311      	orrs	r1, r2
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	6812      	ldr	r2, [r2, #0]
 80040d2:	430b      	orrs	r3, r1
 80040d4:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040dc:	4b2d      	ldr	r3, [pc, #180]	@ (8004194 <HAL_I2S_Init+0x240>)
 80040de:	4013      	ands	r3, r2
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	6851      	ldr	r1, [r2, #4]
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	6892      	ldr	r2, [r2, #8]
 80040e8:	4311      	orrs	r1, r2
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	68d2      	ldr	r2, [r2, #12]
 80040ee:	4311      	orrs	r1, r2
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	6992      	ldr	r2, [r2, #24]
 80040f4:	4311      	orrs	r1, r2
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	6a12      	ldr	r2, [r2, #32]
 80040fa:	4311      	orrs	r1, r2
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004100:	4311      	orrs	r1, r2
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	6912      	ldr	r2, [r2, #16]
 8004106:	430a      	orrs	r2, r1
 8004108:	431a      	orrs	r2, r3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f042 0201 	orr.w	r2, r2, #1
 8004112:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f640 72f8 	movw	r2, #4088	@ 0xff8
 800411c:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800412c:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	69da      	ldr	r2, [r3, #28]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	430a      	orrs	r2, r1
 8004142:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	2b04      	cmp	r3, #4
 800414a:	d007      	beq.n	800415c <HAL_I2S_Init+0x208>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	2b06      	cmp	r3, #6
 8004152:	d003      	beq.n	800415c <HAL_I2S_Init+0x208>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	2b0a      	cmp	r3, #10
 800415a:	d10a      	bne.n	8004172 <HAL_I2S_Init+0x21e>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	430a      	orrs	r2, r1
 8004170:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3720      	adds	r7, #32
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	cccccccd 	.word	0xcccccccd
 8004190:	fe00ffff 	.word	0xfe00ffff
 8004194:	fdff9040 	.word	0xfdff9040

08004198 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af02      	add	r7, sp, #8
 800419e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e0fe      	b.n	80043a8 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d106      	bne.n	80041c4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f00a fa1c 	bl	800e5fc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2203      	movs	r2, #3
 80041c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f006 ff72 	bl	800b0ba <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6818      	ldr	r0, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	7c1a      	ldrb	r2, [r3, #16]
 80041de:	f88d 2000 	strb.w	r2, [sp]
 80041e2:	3304      	adds	r3, #4
 80041e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041e6:	f006 fe43 	bl	800ae70 <USB_CoreInit>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d005      	beq.n	80041fc <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2202      	movs	r2, #2
 80041f4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e0d5      	b.n	80043a8 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2100      	movs	r1, #0
 8004202:	4618      	mov	r0, r3
 8004204:	f006 ff6a 	bl	800b0dc <USB_SetCurrentMode>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d005      	beq.n	800421a <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2202      	movs	r2, #2
 8004212:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e0c6      	b.n	80043a8 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800421a:	2300      	movs	r3, #0
 800421c:	73fb      	strb	r3, [r7, #15]
 800421e:	e04a      	b.n	80042b6 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004220:	7bfa      	ldrb	r2, [r7, #15]
 8004222:	6879      	ldr	r1, [r7, #4]
 8004224:	4613      	mov	r3, r2
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	4413      	add	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	440b      	add	r3, r1
 800422e:	3315      	adds	r3, #21
 8004230:	2201      	movs	r2, #1
 8004232:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004234:	7bfa      	ldrb	r2, [r7, #15]
 8004236:	6879      	ldr	r1, [r7, #4]
 8004238:	4613      	mov	r3, r2
 800423a:	00db      	lsls	r3, r3, #3
 800423c:	4413      	add	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	440b      	add	r3, r1
 8004242:	3314      	adds	r3, #20
 8004244:	7bfa      	ldrb	r2, [r7, #15]
 8004246:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004248:	7bfa      	ldrb	r2, [r7, #15]
 800424a:	7bfb      	ldrb	r3, [r7, #15]
 800424c:	b298      	uxth	r0, r3
 800424e:	6879      	ldr	r1, [r7, #4]
 8004250:	4613      	mov	r3, r2
 8004252:	00db      	lsls	r3, r3, #3
 8004254:	4413      	add	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	440b      	add	r3, r1
 800425a:	332e      	adds	r3, #46	@ 0x2e
 800425c:	4602      	mov	r2, r0
 800425e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004260:	7bfa      	ldrb	r2, [r7, #15]
 8004262:	6879      	ldr	r1, [r7, #4]
 8004264:	4613      	mov	r3, r2
 8004266:	00db      	lsls	r3, r3, #3
 8004268:	4413      	add	r3, r2
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	440b      	add	r3, r1
 800426e:	3318      	adds	r3, #24
 8004270:	2200      	movs	r2, #0
 8004272:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004274:	7bfa      	ldrb	r2, [r7, #15]
 8004276:	6879      	ldr	r1, [r7, #4]
 8004278:	4613      	mov	r3, r2
 800427a:	00db      	lsls	r3, r3, #3
 800427c:	4413      	add	r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	440b      	add	r3, r1
 8004282:	331c      	adds	r3, #28
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004288:	7bfa      	ldrb	r2, [r7, #15]
 800428a:	6879      	ldr	r1, [r7, #4]
 800428c:	4613      	mov	r3, r2
 800428e:	00db      	lsls	r3, r3, #3
 8004290:	4413      	add	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	440b      	add	r3, r1
 8004296:	3320      	adds	r3, #32
 8004298:	2200      	movs	r2, #0
 800429a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800429c:	7bfa      	ldrb	r2, [r7, #15]
 800429e:	6879      	ldr	r1, [r7, #4]
 80042a0:	4613      	mov	r3, r2
 80042a2:	00db      	lsls	r3, r3, #3
 80042a4:	4413      	add	r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	440b      	add	r3, r1
 80042aa:	3324      	adds	r3, #36	@ 0x24
 80042ac:	2200      	movs	r2, #0
 80042ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042b0:	7bfb      	ldrb	r3, [r7, #15]
 80042b2:	3301      	adds	r3, #1
 80042b4:	73fb      	strb	r3, [r7, #15]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	791b      	ldrb	r3, [r3, #4]
 80042ba:	7bfa      	ldrb	r2, [r7, #15]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d3af      	bcc.n	8004220 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042c0:	2300      	movs	r3, #0
 80042c2:	73fb      	strb	r3, [r7, #15]
 80042c4:	e044      	b.n	8004350 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80042c6:	7bfa      	ldrb	r2, [r7, #15]
 80042c8:	6879      	ldr	r1, [r7, #4]
 80042ca:	4613      	mov	r3, r2
 80042cc:	00db      	lsls	r3, r3, #3
 80042ce:	4413      	add	r3, r2
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	440b      	add	r3, r1
 80042d4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80042d8:	2200      	movs	r2, #0
 80042da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80042dc:	7bfa      	ldrb	r2, [r7, #15]
 80042de:	6879      	ldr	r1, [r7, #4]
 80042e0:	4613      	mov	r3, r2
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	4413      	add	r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	440b      	add	r3, r1
 80042ea:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80042ee:	7bfa      	ldrb	r2, [r7, #15]
 80042f0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80042f2:	7bfa      	ldrb	r2, [r7, #15]
 80042f4:	6879      	ldr	r1, [r7, #4]
 80042f6:	4613      	mov	r3, r2
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	4413      	add	r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	440b      	add	r3, r1
 8004300:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004304:	2200      	movs	r2, #0
 8004306:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004308:	7bfa      	ldrb	r2, [r7, #15]
 800430a:	6879      	ldr	r1, [r7, #4]
 800430c:	4613      	mov	r3, r2
 800430e:	00db      	lsls	r3, r3, #3
 8004310:	4413      	add	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	440b      	add	r3, r1
 8004316:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800431e:	7bfa      	ldrb	r2, [r7, #15]
 8004320:	6879      	ldr	r1, [r7, #4]
 8004322:	4613      	mov	r3, r2
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	4413      	add	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	440b      	add	r3, r1
 800432c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004330:	2200      	movs	r2, #0
 8004332:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004334:	7bfa      	ldrb	r2, [r7, #15]
 8004336:	6879      	ldr	r1, [r7, #4]
 8004338:	4613      	mov	r3, r2
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	4413      	add	r3, r2
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	440b      	add	r3, r1
 8004342:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004346:	2200      	movs	r2, #0
 8004348:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800434a:	7bfb      	ldrb	r3, [r7, #15]
 800434c:	3301      	adds	r3, #1
 800434e:	73fb      	strb	r3, [r7, #15]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	791b      	ldrb	r3, [r3, #4]
 8004354:	7bfa      	ldrb	r2, [r7, #15]
 8004356:	429a      	cmp	r2, r3
 8004358:	d3b5      	bcc.n	80042c6 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6818      	ldr	r0, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	7c1a      	ldrb	r2, [r3, #16]
 8004362:	f88d 2000 	strb.w	r2, [sp]
 8004366:	3304      	adds	r3, #4
 8004368:	cb0e      	ldmia	r3, {r1, r2, r3}
 800436a:	f006 ff03 	bl	800b174 <USB_DevInit>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d005      	beq.n	8004380 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2202      	movs	r2, #2
 8004378:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e013      	b.n	80043a8 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	7b1b      	ldrb	r3, [r3, #12]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d102      	bne.n	800439c <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f001 f96c 	bl	8005674 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f007 ff42 	bl	800c22a <USB_DevDisconnect>

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3710      	adds	r7, #16
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d101      	bne.n	80043cc <HAL_PCD_Start+0x1c>
 80043c8:	2302      	movs	r3, #2
 80043ca:	e022      	b.n	8004412 <HAL_PCD_Start+0x62>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d009      	beq.n	80043f4 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d105      	bne.n	80043f4 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4618      	mov	r0, r3
 80043fa:	f006 fe4d 	bl	800b098 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4618      	mov	r0, r3
 8004404:	f007 fef0 	bl	800c1e8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}

0800441a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800441a:	b590      	push	{r4, r7, lr}
 800441c:	b08d      	sub	sp, #52	@ 0x34
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004428:	6a3b      	ldr	r3, [r7, #32]
 800442a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4618      	mov	r0, r3
 8004432:	f007 ffae 	bl	800c392 <USB_GetMode>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	f040 84b9 	bne.w	8004db0 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4618      	mov	r0, r3
 8004444:	f007 ff12 	bl	800c26c <USB_ReadInterrupts>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	f000 84af 	beq.w	8004dae <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	0a1b      	lsrs	r3, r3, #8
 800445a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4618      	mov	r0, r3
 800446a:	f007 feff 	bl	800c26c <USB_ReadInterrupts>
 800446e:	4603      	mov	r3, r0
 8004470:	f003 0302 	and.w	r3, r3, #2
 8004474:	2b02      	cmp	r3, #2
 8004476:	d107      	bne.n	8004488 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	695a      	ldr	r2, [r3, #20]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f002 0202 	and.w	r2, r2, #2
 8004486:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4618      	mov	r0, r3
 800448e:	f007 feed 	bl	800c26c <USB_ReadInterrupts>
 8004492:	4603      	mov	r3, r0
 8004494:	f003 0310 	and.w	r3, r3, #16
 8004498:	2b10      	cmp	r3, #16
 800449a:	d161      	bne.n	8004560 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	699a      	ldr	r2, [r3, #24]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f022 0210 	bic.w	r2, r2, #16
 80044aa:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80044ac:	6a3b      	ldr	r3, [r7, #32]
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	f003 020f 	and.w	r2, r3, #15
 80044b8:	4613      	mov	r3, r2
 80044ba:	00db      	lsls	r3, r3, #3
 80044bc:	4413      	add	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	4413      	add	r3, r2
 80044c8:	3304      	adds	r3, #4
 80044ca:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	0c5b      	lsrs	r3, r3, #17
 80044d0:	f003 030f 	and.w	r3, r3, #15
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d124      	bne.n	8004522 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80044d8:	69ba      	ldr	r2, [r7, #24]
 80044da:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80044de:	4013      	ands	r3, r2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d035      	beq.n	8004550 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80044e8:	69bb      	ldr	r3, [r7, #24]
 80044ea:	091b      	lsrs	r3, r3, #4
 80044ec:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80044ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	461a      	mov	r2, r3
 80044f6:	6a38      	ldr	r0, [r7, #32]
 80044f8:	f007 fd24 	bl	800bf44 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	68da      	ldr	r2, [r3, #12]
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	091b      	lsrs	r3, r3, #4
 8004504:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004508:	441a      	add	r2, r3
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	695a      	ldr	r2, [r3, #20]
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	091b      	lsrs	r3, r3, #4
 8004516:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800451a:	441a      	add	r2, r3
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	615a      	str	r2, [r3, #20]
 8004520:	e016      	b.n	8004550 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	0c5b      	lsrs	r3, r3, #17
 8004526:	f003 030f 	and.w	r3, r3, #15
 800452a:	2b06      	cmp	r3, #6
 800452c:	d110      	bne.n	8004550 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004534:	2208      	movs	r2, #8
 8004536:	4619      	mov	r1, r3
 8004538:	6a38      	ldr	r0, [r7, #32]
 800453a:	f007 fd03 	bl	800bf44 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	695a      	ldr	r2, [r3, #20]
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	091b      	lsrs	r3, r3, #4
 8004546:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800454a:	441a      	add	r2, r3
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	699a      	ldr	r2, [r3, #24]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f042 0210 	orr.w	r2, r2, #16
 800455e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4618      	mov	r0, r3
 8004566:	f007 fe81 	bl	800c26c <USB_ReadInterrupts>
 800456a:	4603      	mov	r3, r0
 800456c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004570:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004574:	f040 80a7 	bne.w	80046c6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004578:	2300      	movs	r3, #0
 800457a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4618      	mov	r0, r3
 8004582:	f007 fe86 	bl	800c292 <USB_ReadDevAllOutEpInterrupt>
 8004586:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004588:	e099      	b.n	80046be <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800458a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800458c:	f003 0301 	and.w	r3, r3, #1
 8004590:	2b00      	cmp	r3, #0
 8004592:	f000 808e 	beq.w	80046b2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800459c:	b2d2      	uxtb	r2, r2
 800459e:	4611      	mov	r1, r2
 80045a0:	4618      	mov	r0, r3
 80045a2:	f007 feaa 	bl	800c2fa <USB_ReadDevOutEPInterrupt>
 80045a6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	f003 0301 	and.w	r3, r3, #1
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00c      	beq.n	80045cc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80045b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b4:	015a      	lsls	r2, r3, #5
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	4413      	add	r3, r2
 80045ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045be:	461a      	mov	r2, r3
 80045c0:	2301      	movs	r3, #1
 80045c2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80045c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fece 	bl	8005368 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	f003 0308 	and.w	r3, r3, #8
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00c      	beq.n	80045f0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80045d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d8:	015a      	lsls	r2, r3, #5
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	4413      	add	r3, r2
 80045de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045e2:	461a      	mov	r2, r3
 80045e4:	2308      	movs	r3, #8
 80045e6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80045e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 ffa4 	bl	8005538 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	f003 0310 	and.w	r3, r3, #16
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d008      	beq.n	800460c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80045fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fc:	015a      	lsls	r2, r3, #5
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	4413      	add	r3, r2
 8004602:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004606:	461a      	mov	r2, r3
 8004608:	2310      	movs	r3, #16
 800460a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d030      	beq.n	8004678 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004616:	6a3b      	ldr	r3, [r7, #32]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800461e:	2b80      	cmp	r3, #128	@ 0x80
 8004620:	d109      	bne.n	8004636 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	69fa      	ldr	r2, [r7, #28]
 800462c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004630:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004634:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004638:	4613      	mov	r3, r2
 800463a:	00db      	lsls	r3, r3, #3
 800463c:	4413      	add	r3, r2
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	4413      	add	r3, r2
 8004648:	3304      	adds	r3, #4
 800464a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	78db      	ldrb	r3, [r3, #3]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d108      	bne.n	8004666 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	2200      	movs	r2, #0
 8004658:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800465a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465c:	b2db      	uxtb	r3, r3
 800465e:	4619      	mov	r1, r3
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f00a f8f1 	bl	800e848 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004668:	015a      	lsls	r2, r3, #5
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	4413      	add	r3, r2
 800466e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004672:	461a      	mov	r2, r3
 8004674:	2302      	movs	r3, #2
 8004676:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	f003 0320 	and.w	r3, r3, #32
 800467e:	2b00      	cmp	r3, #0
 8004680:	d008      	beq.n	8004694 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004684:	015a      	lsls	r2, r3, #5
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	4413      	add	r3, r2
 800468a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800468e:	461a      	mov	r2, r3
 8004690:	2320      	movs	r3, #32
 8004692:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d009      	beq.n	80046b2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800469e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a0:	015a      	lsls	r2, r3, #5
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	4413      	add	r3, r2
 80046a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046aa:	461a      	mov	r2, r3
 80046ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80046b0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80046b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b4:	3301      	adds	r3, #1
 80046b6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80046b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ba:	085b      	lsrs	r3, r3, #1
 80046bc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80046be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f47f af62 	bne.w	800458a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4618      	mov	r0, r3
 80046cc:	f007 fdce 	bl	800c26c <USB_ReadInterrupts>
 80046d0:	4603      	mov	r3, r0
 80046d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046da:	f040 80db 	bne.w	8004894 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f007 fdef 	bl	800c2c6 <USB_ReadDevAllInEpInterrupt>
 80046e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80046ea:	2300      	movs	r3, #0
 80046ec:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80046ee:	e0cd      	b.n	800488c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80046f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f000 80c2 	beq.w	8004880 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004702:	b2d2      	uxtb	r2, r2
 8004704:	4611      	mov	r1, r2
 8004706:	4618      	mov	r0, r3
 8004708:	f007 fe15 	bl	800c336 <USB_ReadDevInEPInterrupt>
 800470c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	2b00      	cmp	r3, #0
 8004716:	d057      	beq.n	80047c8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471a:	f003 030f 	and.w	r3, r3, #15
 800471e:	2201      	movs	r2, #1
 8004720:	fa02 f303 	lsl.w	r3, r2, r3
 8004724:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004726:	69fb      	ldr	r3, [r7, #28]
 8004728:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800472c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	43db      	mvns	r3, r3
 8004732:	69f9      	ldr	r1, [r7, #28]
 8004734:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004738:	4013      	ands	r3, r2
 800473a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800473c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800473e:	015a      	lsls	r2, r3, #5
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	4413      	add	r3, r2
 8004744:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004748:	461a      	mov	r2, r3
 800474a:	2301      	movs	r3, #1
 800474c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	799b      	ldrb	r3, [r3, #6]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d132      	bne.n	80047bc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004756:	6879      	ldr	r1, [r7, #4]
 8004758:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800475a:	4613      	mov	r3, r2
 800475c:	00db      	lsls	r3, r3, #3
 800475e:	4413      	add	r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	440b      	add	r3, r1
 8004764:	3320      	adds	r3, #32
 8004766:	6819      	ldr	r1, [r3, #0]
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800476c:	4613      	mov	r3, r2
 800476e:	00db      	lsls	r3, r3, #3
 8004770:	4413      	add	r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	4403      	add	r3, r0
 8004776:	331c      	adds	r3, #28
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4419      	add	r1, r3
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004780:	4613      	mov	r3, r2
 8004782:	00db      	lsls	r3, r3, #3
 8004784:	4413      	add	r3, r2
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	4403      	add	r3, r0
 800478a:	3320      	adds	r3, #32
 800478c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800478e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004790:	2b00      	cmp	r3, #0
 8004792:	d113      	bne.n	80047bc <HAL_PCD_IRQHandler+0x3a2>
 8004794:	6879      	ldr	r1, [r7, #4]
 8004796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004798:	4613      	mov	r3, r2
 800479a:	00db      	lsls	r3, r3, #3
 800479c:	4413      	add	r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	440b      	add	r3, r1
 80047a2:	3324      	adds	r3, #36	@ 0x24
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d108      	bne.n	80047bc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6818      	ldr	r0, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80047b4:	461a      	mov	r2, r3
 80047b6:	2101      	movs	r1, #1
 80047b8:	f007 fe1e 	bl	800c3f8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80047bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	4619      	mov	r1, r3
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f009 ffbb 	bl	800e73e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	f003 0308 	and.w	r3, r3, #8
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d008      	beq.n	80047e4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80047d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d4:	015a      	lsls	r2, r3, #5
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	4413      	add	r3, r2
 80047da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047de:	461a      	mov	r2, r3
 80047e0:	2308      	movs	r3, #8
 80047e2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	f003 0310 	and.w	r3, r3, #16
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d008      	beq.n	8004800 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80047ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f0:	015a      	lsls	r2, r3, #5
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	4413      	add	r3, r2
 80047f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047fa:	461a      	mov	r2, r3
 80047fc:	2310      	movs	r3, #16
 80047fe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004806:	2b00      	cmp	r3, #0
 8004808:	d008      	beq.n	800481c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800480a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480c:	015a      	lsls	r2, r3, #5
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	4413      	add	r3, r2
 8004812:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004816:	461a      	mov	r2, r3
 8004818:	2340      	movs	r3, #64	@ 0x40
 800481a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	f003 0302 	and.w	r3, r3, #2
 8004822:	2b00      	cmp	r3, #0
 8004824:	d023      	beq.n	800486e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004826:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004828:	6a38      	ldr	r0, [r7, #32]
 800482a:	f006 fe01 	bl	800b430 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800482e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004830:	4613      	mov	r3, r2
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	4413      	add	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	3310      	adds	r3, #16
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	4413      	add	r3, r2
 800483e:	3304      	adds	r3, #4
 8004840:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	78db      	ldrb	r3, [r3, #3]
 8004846:	2b01      	cmp	r3, #1
 8004848:	d108      	bne.n	800485c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	2200      	movs	r2, #0
 800484e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004852:	b2db      	uxtb	r3, r3
 8004854:	4619      	mov	r1, r3
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f00a f808 	bl	800e86c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800485c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485e:	015a      	lsls	r2, r3, #5
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	4413      	add	r3, r2
 8004864:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004868:	461a      	mov	r2, r3
 800486a:	2302      	movs	r3, #2
 800486c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004874:	2b00      	cmp	r3, #0
 8004876:	d003      	beq.n	8004880 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004878:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 fce8 	bl	8005250 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004882:	3301      	adds	r3, #1
 8004884:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004888:	085b      	lsrs	r3, r3, #1
 800488a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800488c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488e:	2b00      	cmp	r3, #0
 8004890:	f47f af2e 	bne.w	80046f0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4618      	mov	r0, r3
 800489a:	f007 fce7 	bl	800c26c <USB_ReadInterrupts>
 800489e:	4603      	mov	r3, r0
 80048a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80048a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80048a8:	d122      	bne.n	80048f0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	69fa      	ldr	r2, [r7, #28]
 80048b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048b8:	f023 0301 	bic.w	r3, r3, #1
 80048bc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d108      	bne.n	80048da <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80048d0:	2100      	movs	r1, #0
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 fef2 	bl	80056bc <HAL_PCDEx_LPM_Callback>
 80048d8:	e002      	b.n	80048e0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f009 ffa6 	bl	800e82c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	695a      	ldr	r2, [r3, #20]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80048ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4618      	mov	r0, r3
 80048f6:	f007 fcb9 	bl	800c26c <USB_ReadInterrupts>
 80048fa:	4603      	mov	r3, r0
 80048fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004900:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004904:	d112      	bne.n	800492c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	2b01      	cmp	r3, #1
 8004914:	d102      	bne.n	800491c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f009 ff62 	bl	800e7e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	695a      	ldr	r2, [r3, #20]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800492a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4618      	mov	r0, r3
 8004932:	f007 fc9b 	bl	800c26c <USB_ReadInterrupts>
 8004936:	4603      	mov	r3, r0
 8004938:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800493c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004940:	d121      	bne.n	8004986 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	695a      	ldr	r2, [r3, #20]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8004950:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004958:	2b00      	cmp	r3, #0
 800495a:	d111      	bne.n	8004980 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800496a:	089b      	lsrs	r3, r3, #2
 800496c:	f003 020f 	and.w	r2, r3, #15
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004976:	2101      	movs	r1, #1
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 fe9f 	bl	80056bc <HAL_PCDEx_LPM_Callback>
 800497e:	e002      	b.n	8004986 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f009 ff2d 	bl	800e7e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4618      	mov	r0, r3
 800498c:	f007 fc6e 	bl	800c26c <USB_ReadInterrupts>
 8004990:	4603      	mov	r3, r0
 8004992:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004996:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800499a:	f040 80b7 	bne.w	8004b0c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	69fa      	ldr	r2, [r7, #28]
 80049a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049ac:	f023 0301 	bic.w	r3, r3, #1
 80049b0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2110      	movs	r1, #16
 80049b8:	4618      	mov	r0, r3
 80049ba:	f006 fd39 	bl	800b430 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049be:	2300      	movs	r3, #0
 80049c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049c2:	e046      	b.n	8004a52 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80049c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049c6:	015a      	lsls	r2, r3, #5
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	4413      	add	r3, r2
 80049cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049d0:	461a      	mov	r2, r3
 80049d2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80049d6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80049d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049da:	015a      	lsls	r2, r3, #5
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	4413      	add	r3, r2
 80049e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049e8:	0151      	lsls	r1, r2, #5
 80049ea:	69fa      	ldr	r2, [r7, #28]
 80049ec:	440a      	add	r2, r1
 80049ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80049f6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80049f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049fa:	015a      	lsls	r2, r3, #5
 80049fc:	69fb      	ldr	r3, [r7, #28]
 80049fe:	4413      	add	r3, r2
 8004a00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a04:	461a      	mov	r2, r3
 8004a06:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004a0a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a0e:	015a      	lsls	r2, r3, #5
 8004a10:	69fb      	ldr	r3, [r7, #28]
 8004a12:	4413      	add	r3, r2
 8004a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a1c:	0151      	lsls	r1, r2, #5
 8004a1e:	69fa      	ldr	r2, [r7, #28]
 8004a20:	440a      	add	r2, r1
 8004a22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004a2a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a2e:	015a      	lsls	r2, r3, #5
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	4413      	add	r3, r2
 8004a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a3c:	0151      	lsls	r1, r2, #5
 8004a3e:	69fa      	ldr	r2, [r7, #28]
 8004a40:	440a      	add	r2, r1
 8004a42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a46:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004a4a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a4e:	3301      	adds	r3, #1
 8004a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	791b      	ldrb	r3, [r3, #4]
 8004a56:	461a      	mov	r2, r3
 8004a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d3b2      	bcc.n	80049c4 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	69fa      	ldr	r2, [r7, #28]
 8004a68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a6c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004a70:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	7bdb      	ldrb	r3, [r3, #15]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d016      	beq.n	8004aa8 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a84:	69fa      	ldr	r2, [r7, #28]
 8004a86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a8a:	f043 030b 	orr.w	r3, r3, #11
 8004a8e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a9a:	69fa      	ldr	r2, [r7, #28]
 8004a9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004aa0:	f043 030b 	orr.w	r3, r3, #11
 8004aa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004aa6:	e015      	b.n	8004ad4 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004aa8:	69fb      	ldr	r3, [r7, #28]
 8004aaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004aae:	695a      	ldr	r2, [r3, #20]
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	f242 032b 	movw	r3, #8235	@ 0x202b
 8004abc:	4313      	orrs	r3, r2
 8004abe:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	69fa      	ldr	r2, [r7, #28]
 8004aca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ace:	f043 030b 	orr.w	r3, r3, #11
 8004ad2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	69fa      	ldr	r2, [r7, #28]
 8004ade:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ae2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004ae6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6818      	ldr	r0, [r3, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004af6:	461a      	mov	r2, r3
 8004af8:	f007 fc7e 	bl	800c3f8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	695a      	ldr	r2, [r3, #20]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004b0a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f007 fbab 	bl	800c26c <USB_ReadInterrupts>
 8004b16:	4603      	mov	r3, r0
 8004b18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b20:	d123      	bne.n	8004b6a <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4618      	mov	r0, r3
 8004b28:	f007 fc42 	bl	800c3b0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4618      	mov	r0, r3
 8004b32:	f006 fcf6 	bl	800b522 <USB_GetDevSpeed>
 8004b36:	4603      	mov	r3, r0
 8004b38:	461a      	mov	r2, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681c      	ldr	r4, [r3, #0]
 8004b42:	f001 fd9b 	bl	800667c <HAL_RCC_GetHCLKFreq>
 8004b46:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	4620      	mov	r0, r4
 8004b50:	f006 fa00 	bl	800af54 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f009 fe1a 	bl	800e78e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	695a      	ldr	r2, [r3, #20]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004b68:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f007 fb7c 	bl	800c26c <USB_ReadInterrupts>
 8004b74:	4603      	mov	r3, r0
 8004b76:	f003 0308 	and.w	r3, r3, #8
 8004b7a:	2b08      	cmp	r3, #8
 8004b7c:	d10a      	bne.n	8004b94 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f009 fdf7 	bl	800e772 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	695a      	ldr	r2, [r3, #20]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f002 0208 	and.w	r2, r2, #8
 8004b92:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f007 fb67 	bl	800c26c <USB_ReadInterrupts>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba4:	2b80      	cmp	r3, #128	@ 0x80
 8004ba6:	d123      	bne.n	8004bf0 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004ba8:	6a3b      	ldr	r3, [r7, #32]
 8004baa:	699b      	ldr	r3, [r3, #24]
 8004bac:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bb0:	6a3b      	ldr	r3, [r7, #32]
 8004bb2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bb8:	e014      	b.n	8004be4 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004bba:	6879      	ldr	r1, [r7, #4]
 8004bbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bbe:	4613      	mov	r3, r2
 8004bc0:	00db      	lsls	r3, r3, #3
 8004bc2:	4413      	add	r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	440b      	add	r3, r1
 8004bc8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d105      	bne.n	8004bde <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	4619      	mov	r1, r3
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 fb08 	bl	80051ee <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be0:	3301      	adds	r3, #1
 8004be2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	791b      	ldrb	r3, [r3, #4]
 8004be8:	461a      	mov	r2, r3
 8004bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d3e4      	bcc.n	8004bba <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f007 fb39 	bl	800c26c <USB_ReadInterrupts>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c04:	d13c      	bne.n	8004c80 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c06:	2301      	movs	r3, #1
 8004c08:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c0a:	e02b      	b.n	8004c64 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c0e:	015a      	lsls	r2, r3, #5
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	4413      	add	r3, r2
 8004c14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004c1c:	6879      	ldr	r1, [r7, #4]
 8004c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c20:	4613      	mov	r3, r2
 8004c22:	00db      	lsls	r3, r3, #3
 8004c24:	4413      	add	r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	440b      	add	r3, r1
 8004c2a:	3318      	adds	r3, #24
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d115      	bne.n	8004c5e <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004c32:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	da12      	bge.n	8004c5e <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004c38:	6879      	ldr	r1, [r7, #4]
 8004c3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	00db      	lsls	r3, r3, #3
 8004c40:	4413      	add	r3, r2
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	440b      	add	r3, r1
 8004c46:	3317      	adds	r3, #23
 8004c48:	2201      	movs	r2, #1
 8004c4a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	4619      	mov	r1, r3
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 fac8 	bl	80051ee <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c60:	3301      	adds	r3, #1
 8004c62:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	791b      	ldrb	r3, [r3, #4]
 8004c68:	461a      	mov	r2, r3
 8004c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d3cd      	bcc.n	8004c0c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	695a      	ldr	r2, [r3, #20]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004c7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4618      	mov	r0, r3
 8004c86:	f007 faf1 	bl	800c26c <USB_ReadInterrupts>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c90:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c94:	d156      	bne.n	8004d44 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c96:	2301      	movs	r3, #1
 8004c98:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c9a:	e045      	b.n	8004d28 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9e:	015a      	lsls	r2, r3, #5
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	4413      	add	r3, r2
 8004ca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004cac:	6879      	ldr	r1, [r7, #4]
 8004cae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	00db      	lsls	r3, r3, #3
 8004cb4:	4413      	add	r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	440b      	add	r3, r1
 8004cba:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004cbe:	781b      	ldrb	r3, [r3, #0]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d12e      	bne.n	8004d22 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004cc4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	da2b      	bge.n	8004d22 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004cca:	69bb      	ldr	r3, [r7, #24]
 8004ccc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004cd6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d121      	bne.n	8004d22 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004cde:	6879      	ldr	r1, [r7, #4]
 8004ce0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	00db      	lsls	r3, r3, #3
 8004ce6:	4413      	add	r3, r2
 8004ce8:	009b      	lsls	r3, r3, #2
 8004cea:	440b      	add	r3, r1
 8004cec:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004cf4:	6a3b      	ldr	r3, [r7, #32]
 8004cf6:	699b      	ldr	r3, [r3, #24]
 8004cf8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004cfc:	6a3b      	ldr	r3, [r7, #32]
 8004cfe:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004d00:	6a3b      	ldr	r3, [r7, #32]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d10a      	bne.n	8004d22 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	69fa      	ldr	r2, [r7, #28]
 8004d16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d1e:	6053      	str	r3, [r2, #4]
            break;
 8004d20:	e008      	b.n	8004d34 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d24:	3301      	adds	r3, #1
 8004d26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	791b      	ldrb	r3, [r3, #4]
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d3b3      	bcc.n	8004c9c <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	695a      	ldr	r2, [r3, #20]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004d42:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f007 fa8f 	bl	800c26c <USB_ReadInterrupts>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004d54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d58:	d10a      	bne.n	8004d70 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f009 fd98 	bl	800e890 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	695a      	ldr	r2, [r3, #20]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004d6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f007 fa79 	bl	800c26c <USB_ReadInterrupts>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	f003 0304 	and.w	r3, r3, #4
 8004d80:	2b04      	cmp	r3, #4
 8004d82:	d115      	bne.n	8004db0 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	f003 0304 	and.w	r3, r3, #4
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d002      	beq.n	8004d9c <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f009 fd88 	bl	800e8ac <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	6859      	ldr	r1, [r3, #4]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	69ba      	ldr	r2, [r7, #24]
 8004da8:	430a      	orrs	r2, r1
 8004daa:	605a      	str	r2, [r3, #4]
 8004dac:	e000      	b.n	8004db0 <HAL_PCD_IRQHandler+0x996>
      return;
 8004dae:	bf00      	nop
    }
  }
}
 8004db0:	3734      	adds	r7, #52	@ 0x34
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd90      	pop	{r4, r7, pc}

08004db6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b082      	sub	sp, #8
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d101      	bne.n	8004dd0 <HAL_PCD_SetAddress+0x1a>
 8004dcc:	2302      	movs	r3, #2
 8004dce:	e012      	b.n	8004df6 <HAL_PCD_SetAddress+0x40>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	78fa      	ldrb	r2, [r7, #3]
 8004ddc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	78fa      	ldrb	r2, [r7, #3]
 8004de4:	4611      	mov	r1, r2
 8004de6:	4618      	mov	r0, r3
 8004de8:	f007 f9d8 	bl	800c19c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004df4:	2300      	movs	r3, #0
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3708      	adds	r7, #8
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}

08004dfe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004dfe:	b580      	push	{r7, lr}
 8004e00:	b084      	sub	sp, #16
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	6078      	str	r0, [r7, #4]
 8004e06:	4608      	mov	r0, r1
 8004e08:	4611      	mov	r1, r2
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	70fb      	strb	r3, [r7, #3]
 8004e10:	460b      	mov	r3, r1
 8004e12:	803b      	strh	r3, [r7, #0]
 8004e14:	4613      	mov	r3, r2
 8004e16:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004e1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	da0f      	bge.n	8004e44 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e24:	78fb      	ldrb	r3, [r7, #3]
 8004e26:	f003 020f 	and.w	r2, r3, #15
 8004e2a:	4613      	mov	r3, r2
 8004e2c:	00db      	lsls	r3, r3, #3
 8004e2e:	4413      	add	r3, r2
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	3310      	adds	r3, #16
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	4413      	add	r3, r2
 8004e38:	3304      	adds	r3, #4
 8004e3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	705a      	strb	r2, [r3, #1]
 8004e42:	e00f      	b.n	8004e64 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e44:	78fb      	ldrb	r3, [r7, #3]
 8004e46:	f003 020f 	and.w	r2, r3, #15
 8004e4a:	4613      	mov	r3, r2
 8004e4c:	00db      	lsls	r3, r3, #3
 8004e4e:	4413      	add	r3, r2
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	4413      	add	r3, r2
 8004e5a:	3304      	adds	r3, #4
 8004e5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004e64:	78fb      	ldrb	r3, [r7, #3]
 8004e66:	f003 030f 	and.w	r3, r3, #15
 8004e6a:	b2da      	uxtb	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004e70:	883a      	ldrh	r2, [r7, #0]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	78ba      	ldrb	r2, [r7, #2]
 8004e7a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	785b      	ldrb	r3, [r3, #1]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d004      	beq.n	8004e8e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	461a      	mov	r2, r3
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004e8e:	78bb      	ldrb	r3, [r7, #2]
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d102      	bne.n	8004e9a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d101      	bne.n	8004ea8 <HAL_PCD_EP_Open+0xaa>
 8004ea4:	2302      	movs	r3, #2
 8004ea6:	e00e      	b.n	8004ec6 <HAL_PCD_EP_Open+0xc8>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	68f9      	ldr	r1, [r7, #12]
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f006 fb58 	bl	800b56c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004ec4:	7afb      	ldrb	r3, [r7, #11]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3710      	adds	r7, #16
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}

08004ece <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ece:	b580      	push	{r7, lr}
 8004ed0:	b084      	sub	sp, #16
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	6078      	str	r0, [r7, #4]
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004eda:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	da0f      	bge.n	8004f02 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ee2:	78fb      	ldrb	r3, [r7, #3]
 8004ee4:	f003 020f 	and.w	r2, r3, #15
 8004ee8:	4613      	mov	r3, r2
 8004eea:	00db      	lsls	r3, r3, #3
 8004eec:	4413      	add	r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	3310      	adds	r3, #16
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	3304      	adds	r3, #4
 8004ef8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2201      	movs	r2, #1
 8004efe:	705a      	strb	r2, [r3, #1]
 8004f00:	e00f      	b.n	8004f22 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f02:	78fb      	ldrb	r3, [r7, #3]
 8004f04:	f003 020f 	and.w	r2, r3, #15
 8004f08:	4613      	mov	r3, r2
 8004f0a:	00db      	lsls	r3, r3, #3
 8004f0c:	4413      	add	r3, r2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	4413      	add	r3, r2
 8004f18:	3304      	adds	r3, #4
 8004f1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f22:	78fb      	ldrb	r3, [r7, #3]
 8004f24:	f003 030f 	and.w	r3, r3, #15
 8004f28:	b2da      	uxtb	r2, r3
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d101      	bne.n	8004f3c <HAL_PCD_EP_Close+0x6e>
 8004f38:	2302      	movs	r3, #2
 8004f3a:	e00e      	b.n	8004f5a <HAL_PCD_EP_Close+0x8c>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68f9      	ldr	r1, [r7, #12]
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f006 fb96 	bl	800b67c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3710      	adds	r7, #16
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}

08004f62 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f62:	b580      	push	{r7, lr}
 8004f64:	b086      	sub	sp, #24
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	60f8      	str	r0, [r7, #12]
 8004f6a:	607a      	str	r2, [r7, #4]
 8004f6c:	603b      	str	r3, [r7, #0]
 8004f6e:	460b      	mov	r3, r1
 8004f70:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f72:	7afb      	ldrb	r3, [r7, #11]
 8004f74:	f003 020f 	and.w	r2, r3, #15
 8004f78:	4613      	mov	r3, r2
 8004f7a:	00db      	lsls	r3, r3, #3
 8004f7c:	4413      	add	r3, r2
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	4413      	add	r3, r2
 8004f88:	3304      	adds	r3, #4
 8004f8a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	683a      	ldr	r2, [r7, #0]
 8004f96:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fa4:	7afb      	ldrb	r3, [r7, #11]
 8004fa6:	f003 030f 	and.w	r3, r3, #15
 8004faa:	b2da      	uxtb	r2, r3
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	799b      	ldrb	r3, [r3, #6]
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d102      	bne.n	8004fbe <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6818      	ldr	r0, [r3, #0]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	799b      	ldrb	r3, [r3, #6]
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	6979      	ldr	r1, [r7, #20]
 8004fca:	f006 fc33 	bl	800b834 <USB_EPStartXfer>

  return HAL_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3718      	adds	r7, #24
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004fe4:	78fb      	ldrb	r3, [r7, #3]
 8004fe6:	f003 020f 	and.w	r2, r3, #15
 8004fea:	6879      	ldr	r1, [r7, #4]
 8004fec:	4613      	mov	r3, r2
 8004fee:	00db      	lsls	r3, r3, #3
 8004ff0:	4413      	add	r3, r2
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	440b      	add	r3, r1
 8004ff6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004ffa:	681b      	ldr	r3, [r3, #0]
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr

08005008 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	607a      	str	r2, [r7, #4]
 8005012:	603b      	str	r3, [r7, #0]
 8005014:	460b      	mov	r3, r1
 8005016:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005018:	7afb      	ldrb	r3, [r7, #11]
 800501a:	f003 020f 	and.w	r2, r3, #15
 800501e:	4613      	mov	r3, r2
 8005020:	00db      	lsls	r3, r3, #3
 8005022:	4413      	add	r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	3310      	adds	r3, #16
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	4413      	add	r3, r2
 800502c:	3304      	adds	r3, #4
 800502e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	2200      	movs	r2, #0
 8005040:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	2201      	movs	r2, #1
 8005046:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005048:	7afb      	ldrb	r3, [r7, #11]
 800504a:	f003 030f 	and.w	r3, r3, #15
 800504e:	b2da      	uxtb	r2, r3
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	799b      	ldrb	r3, [r3, #6]
 8005058:	2b01      	cmp	r3, #1
 800505a:	d102      	bne.n	8005062 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6818      	ldr	r0, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	799b      	ldrb	r3, [r3, #6]
 800506a:	461a      	mov	r2, r3
 800506c:	6979      	ldr	r1, [r7, #20]
 800506e:	f006 fbe1 	bl	800b834 <USB_EPStartXfer>

  return HAL_OK;
 8005072:	2300      	movs	r3, #0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3718      	adds	r7, #24
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	460b      	mov	r3, r1
 8005086:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005088:	78fb      	ldrb	r3, [r7, #3]
 800508a:	f003 030f 	and.w	r3, r3, #15
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	7912      	ldrb	r2, [r2, #4]
 8005092:	4293      	cmp	r3, r2
 8005094:	d901      	bls.n	800509a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e04f      	b.n	800513a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800509a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	da0f      	bge.n	80050c2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050a2:	78fb      	ldrb	r3, [r7, #3]
 80050a4:	f003 020f 	and.w	r2, r3, #15
 80050a8:	4613      	mov	r3, r2
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	4413      	add	r3, r2
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	3310      	adds	r3, #16
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	4413      	add	r3, r2
 80050b6:	3304      	adds	r3, #4
 80050b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2201      	movs	r2, #1
 80050be:	705a      	strb	r2, [r3, #1]
 80050c0:	e00d      	b.n	80050de <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80050c2:	78fa      	ldrb	r2, [r7, #3]
 80050c4:	4613      	mov	r3, r2
 80050c6:	00db      	lsls	r3, r3, #3
 80050c8:	4413      	add	r3, r2
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	4413      	add	r3, r2
 80050d4:	3304      	adds	r3, #4
 80050d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2201      	movs	r2, #1
 80050e2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80050e4:	78fb      	ldrb	r3, [r7, #3]
 80050e6:	f003 030f 	and.w	r3, r3, #15
 80050ea:	b2da      	uxtb	r2, r3
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d101      	bne.n	80050fe <HAL_PCD_EP_SetStall+0x82>
 80050fa:	2302      	movs	r3, #2
 80050fc:	e01d      	b.n	800513a <HAL_PCD_EP_SetStall+0xbe>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2201      	movs	r2, #1
 8005102:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68f9      	ldr	r1, [r7, #12]
 800510c:	4618      	mov	r0, r3
 800510e:	f006 ff71 	bl	800bff4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005112:	78fb      	ldrb	r3, [r7, #3]
 8005114:	f003 030f 	and.w	r3, r3, #15
 8005118:	2b00      	cmp	r3, #0
 800511a:	d109      	bne.n	8005130 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6818      	ldr	r0, [r3, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	7999      	ldrb	r1, [r3, #6]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800512a:	461a      	mov	r2, r3
 800512c:	f007 f964 	bl	800c3f8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b084      	sub	sp, #16
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
 800514a:	460b      	mov	r3, r1
 800514c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800514e:	78fb      	ldrb	r3, [r7, #3]
 8005150:	f003 030f 	and.w	r3, r3, #15
 8005154:	687a      	ldr	r2, [r7, #4]
 8005156:	7912      	ldrb	r2, [r2, #4]
 8005158:	4293      	cmp	r3, r2
 800515a:	d901      	bls.n	8005160 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e042      	b.n	80051e6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005160:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005164:	2b00      	cmp	r3, #0
 8005166:	da0f      	bge.n	8005188 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005168:	78fb      	ldrb	r3, [r7, #3]
 800516a:	f003 020f 	and.w	r2, r3, #15
 800516e:	4613      	mov	r3, r2
 8005170:	00db      	lsls	r3, r3, #3
 8005172:	4413      	add	r3, r2
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	3310      	adds	r3, #16
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	4413      	add	r3, r2
 800517c:	3304      	adds	r3, #4
 800517e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2201      	movs	r2, #1
 8005184:	705a      	strb	r2, [r3, #1]
 8005186:	e00f      	b.n	80051a8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005188:	78fb      	ldrb	r3, [r7, #3]
 800518a:	f003 020f 	and.w	r2, r3, #15
 800518e:	4613      	mov	r3, r2
 8005190:	00db      	lsls	r3, r3, #3
 8005192:	4413      	add	r3, r2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	4413      	add	r3, r2
 800519e:	3304      	adds	r3, #4
 80051a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2200      	movs	r2, #0
 80051ac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051ae:	78fb      	ldrb	r3, [r7, #3]
 80051b0:	f003 030f 	and.w	r3, r3, #15
 80051b4:	b2da      	uxtb	r2, r3
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d101      	bne.n	80051c8 <HAL_PCD_EP_ClrStall+0x86>
 80051c4:	2302      	movs	r3, #2
 80051c6:	e00e      	b.n	80051e6 <HAL_PCD_EP_ClrStall+0xa4>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68f9      	ldr	r1, [r7, #12]
 80051d6:	4618      	mov	r0, r3
 80051d8:	f006 ff7a 	bl	800c0d0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b084      	sub	sp, #16
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
 80051f6:	460b      	mov	r3, r1
 80051f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80051fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	da0c      	bge.n	800521c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005202:	78fb      	ldrb	r3, [r7, #3]
 8005204:	f003 020f 	and.w	r2, r3, #15
 8005208:	4613      	mov	r3, r2
 800520a:	00db      	lsls	r3, r3, #3
 800520c:	4413      	add	r3, r2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	3310      	adds	r3, #16
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	4413      	add	r3, r2
 8005216:	3304      	adds	r3, #4
 8005218:	60fb      	str	r3, [r7, #12]
 800521a:	e00c      	b.n	8005236 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800521c:	78fb      	ldrb	r3, [r7, #3]
 800521e:	f003 020f 	and.w	r2, r3, #15
 8005222:	4613      	mov	r3, r2
 8005224:	00db      	lsls	r3, r3, #3
 8005226:	4413      	add	r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	4413      	add	r3, r2
 8005232:	3304      	adds	r3, #4
 8005234:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68f9      	ldr	r1, [r7, #12]
 800523c:	4618      	mov	r0, r3
 800523e:	f006 fd99 	bl	800bd74 <USB_EPStopXfer>
 8005242:	4603      	mov	r3, r0
 8005244:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005246:	7afb      	ldrb	r3, [r7, #11]
}
 8005248:	4618      	mov	r0, r3
 800524a:	3710      	adds	r7, #16
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}

08005250 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b08a      	sub	sp, #40	@ 0x28
 8005254:	af02      	add	r7, sp, #8
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005264:	683a      	ldr	r2, [r7, #0]
 8005266:	4613      	mov	r3, r2
 8005268:	00db      	lsls	r3, r3, #3
 800526a:	4413      	add	r3, r2
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	3310      	adds	r3, #16
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	4413      	add	r3, r2
 8005274:	3304      	adds	r3, #4
 8005276:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	695a      	ldr	r2, [r3, #20]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	691b      	ldr	r3, [r3, #16]
 8005280:	429a      	cmp	r2, r3
 8005282:	d901      	bls.n	8005288 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e06b      	b.n	8005360 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	691a      	ldr	r2, [r3, #16]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	695b      	ldr	r3, [r3, #20]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	69fa      	ldr	r2, [r7, #28]
 800529a:	429a      	cmp	r2, r3
 800529c:	d902      	bls.n	80052a4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	3303      	adds	r3, #3
 80052a8:	089b      	lsrs	r3, r3, #2
 80052aa:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80052ac:	e02a      	b.n	8005304 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	691a      	ldr	r2, [r3, #16]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	695b      	ldr	r3, [r3, #20]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	69fa      	ldr	r2, [r7, #28]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d902      	bls.n	80052ca <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	3303      	adds	r3, #3
 80052ce:	089b      	lsrs	r3, r3, #2
 80052d0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	68d9      	ldr	r1, [r3, #12]
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	b2da      	uxtb	r2, r3
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80052e2:	9300      	str	r3, [sp, #0]
 80052e4:	4603      	mov	r3, r0
 80052e6:	6978      	ldr	r0, [r7, #20]
 80052e8:	f006 fdee 	bl	800bec8 <USB_WritePacket>

    ep->xfer_buff  += len;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	68da      	ldr	r2, [r3, #12]
 80052f0:	69fb      	ldr	r3, [r7, #28]
 80052f2:	441a      	add	r2, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	695a      	ldr	r2, [r3, #20]
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	441a      	add	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	015a      	lsls	r2, r3, #5
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	4413      	add	r3, r2
 800530c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005314:	69ba      	ldr	r2, [r7, #24]
 8005316:	429a      	cmp	r2, r3
 8005318:	d809      	bhi.n	800532e <PCD_WriteEmptyTxFifo+0xde>
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	695a      	ldr	r2, [r3, #20]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005322:	429a      	cmp	r2, r3
 8005324:	d203      	bcs.n	800532e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1bf      	bne.n	80052ae <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	691a      	ldr	r2, [r3, #16]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	695b      	ldr	r3, [r3, #20]
 8005336:	429a      	cmp	r2, r3
 8005338:	d811      	bhi.n	800535e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	f003 030f 	and.w	r3, r3, #15
 8005340:	2201      	movs	r2, #1
 8005342:	fa02 f303 	lsl.w	r3, r2, r3
 8005346:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800534e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	43db      	mvns	r3, r3
 8005354:	6939      	ldr	r1, [r7, #16]
 8005356:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800535a:	4013      	ands	r3, r2
 800535c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	3720      	adds	r7, #32
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b088      	sub	sp, #32
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800537c:	69fb      	ldr	r3, [r7, #28]
 800537e:	333c      	adds	r3, #60	@ 0x3c
 8005380:	3304      	adds	r3, #4
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	015a      	lsls	r2, r3, #5
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	4413      	add	r3, r2
 800538e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	799b      	ldrb	r3, [r3, #6]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d17b      	bne.n	8005496 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	f003 0308 	and.w	r3, r3, #8
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d015      	beq.n	80053d4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	4a61      	ldr	r2, [pc, #388]	@ (8005530 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	f240 80b9 	bls.w	8005524 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	f000 80b3 	beq.w	8005524 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	015a      	lsls	r2, r3, #5
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	4413      	add	r3, r2
 80053c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053ca:	461a      	mov	r2, r3
 80053cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053d0:	6093      	str	r3, [r2, #8]
 80053d2:	e0a7      	b.n	8005524 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	f003 0320 	and.w	r3, r3, #32
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d009      	beq.n	80053f2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	015a      	lsls	r2, r3, #5
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	4413      	add	r3, r2
 80053e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053ea:	461a      	mov	r2, r3
 80053ec:	2320      	movs	r3, #32
 80053ee:	6093      	str	r3, [r2, #8]
 80053f0:	e098      	b.n	8005524 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	f040 8093 	bne.w	8005524 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	4a4b      	ldr	r2, [pc, #300]	@ (8005530 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d90f      	bls.n	8005426 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00a      	beq.n	8005426 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	015a      	lsls	r2, r3, #5
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	4413      	add	r3, r2
 8005418:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800541c:	461a      	mov	r2, r3
 800541e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005422:	6093      	str	r3, [r2, #8]
 8005424:	e07e      	b.n	8005524 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005426:	683a      	ldr	r2, [r7, #0]
 8005428:	4613      	mov	r3, r2
 800542a:	00db      	lsls	r3, r3, #3
 800542c:	4413      	add	r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	4413      	add	r3, r2
 8005438:	3304      	adds	r3, #4
 800543a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6a1a      	ldr	r2, [r3, #32]
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	0159      	lsls	r1, r3, #5
 8005444:	69bb      	ldr	r3, [r7, #24]
 8005446:	440b      	add	r3, r1
 8005448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005452:	1ad2      	subs	r2, r2, r3
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d114      	bne.n	8005488 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d109      	bne.n	800547a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6818      	ldr	r0, [r3, #0]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005470:	461a      	mov	r2, r3
 8005472:	2101      	movs	r1, #1
 8005474:	f006 ffc0 	bl	800c3f8 <USB_EP0_OutStart>
 8005478:	e006      	b.n	8005488 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	68da      	ldr	r2, [r3, #12]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	441a      	add	r2, r3
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	b2db      	uxtb	r3, r3
 800548c:	4619      	mov	r1, r3
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f009 f93a 	bl	800e708 <HAL_PCD_DataOutStageCallback>
 8005494:	e046      	b.n	8005524 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	4a26      	ldr	r2, [pc, #152]	@ (8005534 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d124      	bne.n	80054e8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00a      	beq.n	80054be <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	015a      	lsls	r2, r3, #5
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	4413      	add	r3, r2
 80054b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054b4:	461a      	mov	r2, r3
 80054b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054ba:	6093      	str	r3, [r2, #8]
 80054bc:	e032      	b.n	8005524 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	f003 0320 	and.w	r3, r3, #32
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d008      	beq.n	80054da <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	015a      	lsls	r2, r3, #5
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	4413      	add	r3, r2
 80054d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054d4:	461a      	mov	r2, r3
 80054d6:	2320      	movs	r3, #32
 80054d8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	4619      	mov	r1, r3
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f009 f911 	bl	800e708 <HAL_PCD_DataOutStageCallback>
 80054e6:	e01d      	b.n	8005524 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d114      	bne.n	8005518 <PCD_EP_OutXfrComplete_int+0x1b0>
 80054ee:	6879      	ldr	r1, [r7, #4]
 80054f0:	683a      	ldr	r2, [r7, #0]
 80054f2:	4613      	mov	r3, r2
 80054f4:	00db      	lsls	r3, r3, #3
 80054f6:	4413      	add	r3, r2
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	440b      	add	r3, r1
 80054fc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d108      	bne.n	8005518 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6818      	ldr	r0, [r3, #0]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005510:	461a      	mov	r2, r3
 8005512:	2100      	movs	r1, #0
 8005514:	f006 ff70 	bl	800c3f8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	b2db      	uxtb	r3, r3
 800551c:	4619      	mov	r1, r3
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f009 f8f2 	bl	800e708 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005524:	2300      	movs	r3, #0
}
 8005526:	4618      	mov	r0, r3
 8005528:	3720      	adds	r7, #32
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	4f54300a 	.word	0x4f54300a
 8005534:	4f54310a 	.word	0x4f54310a

08005538 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b086      	sub	sp, #24
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	333c      	adds	r3, #60	@ 0x3c
 8005550:	3304      	adds	r3, #4
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	015a      	lsls	r2, r3, #5
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	4413      	add	r3, r2
 800555e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	4a15      	ldr	r2, [pc, #84]	@ (80055c0 <PCD_EP_OutSetupPacket_int+0x88>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d90e      	bls.n	800558c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005574:	2b00      	cmp	r3, #0
 8005576:	d009      	beq.n	800558c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	015a      	lsls	r2, r3, #5
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	4413      	add	r3, r2
 8005580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005584:	461a      	mov	r2, r3
 8005586:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800558a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f009 f8a9 	bl	800e6e4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	4a0a      	ldr	r2, [pc, #40]	@ (80055c0 <PCD_EP_OutSetupPacket_int+0x88>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d90c      	bls.n	80055b4 <PCD_EP_OutSetupPacket_int+0x7c>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	799b      	ldrb	r3, [r3, #6]
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d108      	bne.n	80055b4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6818      	ldr	r0, [r3, #0]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80055ac:	461a      	mov	r2, r3
 80055ae:	2101      	movs	r1, #1
 80055b0:	f006 ff22 	bl	800c3f8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3718      	adds	r7, #24
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	4f54300a 	.word	0x4f54300a

080055c4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	460b      	mov	r3, r1
 80055ce:	70fb      	strb	r3, [r7, #3]
 80055d0:	4613      	mov	r3, r2
 80055d2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055da:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80055dc:	78fb      	ldrb	r3, [r7, #3]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d107      	bne.n	80055f2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80055e2:	883b      	ldrh	r3, [r7, #0]
 80055e4:	0419      	lsls	r1, r3, #16
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68ba      	ldr	r2, [r7, #8]
 80055ec:	430a      	orrs	r2, r1
 80055ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80055f0:	e028      	b.n	8005644 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f8:	0c1b      	lsrs	r3, r3, #16
 80055fa:	68ba      	ldr	r2, [r7, #8]
 80055fc:	4413      	add	r3, r2
 80055fe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005600:	2300      	movs	r3, #0
 8005602:	73fb      	strb	r3, [r7, #15]
 8005604:	e00d      	b.n	8005622 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	7bfb      	ldrb	r3, [r7, #15]
 800560c:	3340      	adds	r3, #64	@ 0x40
 800560e:	009b      	lsls	r3, r3, #2
 8005610:	4413      	add	r3, r2
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	0c1b      	lsrs	r3, r3, #16
 8005616:	68ba      	ldr	r2, [r7, #8]
 8005618:	4413      	add	r3, r2
 800561a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800561c:	7bfb      	ldrb	r3, [r7, #15]
 800561e:	3301      	adds	r3, #1
 8005620:	73fb      	strb	r3, [r7, #15]
 8005622:	7bfa      	ldrb	r2, [r7, #15]
 8005624:	78fb      	ldrb	r3, [r7, #3]
 8005626:	3b01      	subs	r3, #1
 8005628:	429a      	cmp	r2, r3
 800562a:	d3ec      	bcc.n	8005606 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800562c:	883b      	ldrh	r3, [r7, #0]
 800562e:	0418      	lsls	r0, r3, #16
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6819      	ldr	r1, [r3, #0]
 8005634:	78fb      	ldrb	r3, [r7, #3]
 8005636:	3b01      	subs	r3, #1
 8005638:	68ba      	ldr	r2, [r7, #8]
 800563a:	4302      	orrs	r2, r0
 800563c:	3340      	adds	r3, #64	@ 0x40
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	440b      	add	r3, r1
 8005642:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	3714      	adds	r7, #20
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr

08005652 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005652:	b480      	push	{r7}
 8005654:	b083      	sub	sp, #12
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
 800565a:	460b      	mov	r3, r1
 800565c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	887a      	ldrh	r2, [r7, #2]
 8005664:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005666:	2300      	movs	r3, #0
}
 8005668:	4618      	mov	r0, r3
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005674:	b480      	push	{r7}
 8005676:	b085      	sub	sp, #20
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2201      	movs	r2, #1
 8005686:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80056a2:	4b05      	ldr	r3, [pc, #20]	@ (80056b8 <HAL_PCDEx_ActivateLPM+0x44>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	68fa      	ldr	r2, [r7, #12]
 80056a8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80056aa:	2300      	movs	r3, #0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3714      	adds	r7, #20
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr
 80056b8:	10000003 	.word	0x10000003

080056bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	460b      	mov	r3, r1
 80056c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80056c8:	bf00      	nop
 80056ca:	370c      	adds	r7, #12
 80056cc:	46bd      	mov	sp, r7
 80056ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d2:	4770      	bx	lr

080056d4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80056dc:	4b19      	ldr	r3, [pc, #100]	@ (8005744 <HAL_PWREx_ConfigSupply+0x70>)
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	f003 0304 	and.w	r3, r3, #4
 80056e4:	2b04      	cmp	r3, #4
 80056e6:	d00a      	beq.n	80056fe <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80056e8:	4b16      	ldr	r3, [pc, #88]	@ (8005744 <HAL_PWREx_ConfigSupply+0x70>)
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	f003 0307 	and.w	r3, r3, #7
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d001      	beq.n	80056fa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e01f      	b.n	800573a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80056fa:	2300      	movs	r3, #0
 80056fc:	e01d      	b.n	800573a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80056fe:	4b11      	ldr	r3, [pc, #68]	@ (8005744 <HAL_PWREx_ConfigSupply+0x70>)
 8005700:	68db      	ldr	r3, [r3, #12]
 8005702:	f023 0207 	bic.w	r2, r3, #7
 8005706:	490f      	ldr	r1, [pc, #60]	@ (8005744 <HAL_PWREx_ConfigSupply+0x70>)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4313      	orrs	r3, r2
 800570c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800570e:	f7fc f827 	bl	8001760 <HAL_GetTick>
 8005712:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005714:	e009      	b.n	800572a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005716:	f7fc f823 	bl	8001760 <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005724:	d901      	bls.n	800572a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e007      	b.n	800573a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800572a:	4b06      	ldr	r3, [pc, #24]	@ (8005744 <HAL_PWREx_ConfigSupply+0x70>)
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005732:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005736:	d1ee      	bne.n	8005716 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3710      	adds	r7, #16
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	58024800 	.word	0x58024800

08005748 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005748:	b480      	push	{r7}
 800574a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800574c:	4b05      	ldr	r3, [pc, #20]	@ (8005764 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	4a04      	ldr	r2, [pc, #16]	@ (8005764 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005752:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005756:	60d3      	str	r3, [r2, #12]
}
 8005758:	bf00      	nop
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	58024800 	.word	0x58024800

08005768 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b08c      	sub	sp, #48	@ 0x30
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d102      	bne.n	800577c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	f000 bc48 	b.w	800600c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0301 	and.w	r3, r3, #1
 8005784:	2b00      	cmp	r3, #0
 8005786:	f000 8088 	beq.w	800589a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800578a:	4b99      	ldr	r3, [pc, #612]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005792:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005794:	4b96      	ldr	r3, [pc, #600]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 8005796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005798:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800579a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800579c:	2b10      	cmp	r3, #16
 800579e:	d007      	beq.n	80057b0 <HAL_RCC_OscConfig+0x48>
 80057a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057a2:	2b18      	cmp	r3, #24
 80057a4:	d111      	bne.n	80057ca <HAL_RCC_OscConfig+0x62>
 80057a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a8:	f003 0303 	and.w	r3, r3, #3
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	d10c      	bne.n	80057ca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057b0:	4b8f      	ldr	r3, [pc, #572]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d06d      	beq.n	8005898 <HAL_RCC_OscConfig+0x130>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d169      	bne.n	8005898 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	f000 bc21 	b.w	800600c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057d2:	d106      	bne.n	80057e2 <HAL_RCC_OscConfig+0x7a>
 80057d4:	4b86      	ldr	r3, [pc, #536]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a85      	ldr	r2, [pc, #532]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80057da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057de:	6013      	str	r3, [r2, #0]
 80057e0:	e02e      	b.n	8005840 <HAL_RCC_OscConfig+0xd8>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10c      	bne.n	8005804 <HAL_RCC_OscConfig+0x9c>
 80057ea:	4b81      	ldr	r3, [pc, #516]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a80      	ldr	r2, [pc, #512]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80057f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057f4:	6013      	str	r3, [r2, #0]
 80057f6:	4b7e      	ldr	r3, [pc, #504]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a7d      	ldr	r2, [pc, #500]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80057fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005800:	6013      	str	r3, [r2, #0]
 8005802:	e01d      	b.n	8005840 <HAL_RCC_OscConfig+0xd8>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800580c:	d10c      	bne.n	8005828 <HAL_RCC_OscConfig+0xc0>
 800580e:	4b78      	ldr	r3, [pc, #480]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a77      	ldr	r2, [pc, #476]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 8005814:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005818:	6013      	str	r3, [r2, #0]
 800581a:	4b75      	ldr	r3, [pc, #468]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a74      	ldr	r2, [pc, #464]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 8005820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005824:	6013      	str	r3, [r2, #0]
 8005826:	e00b      	b.n	8005840 <HAL_RCC_OscConfig+0xd8>
 8005828:	4b71      	ldr	r3, [pc, #452]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a70      	ldr	r2, [pc, #448]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 800582e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005832:	6013      	str	r3, [r2, #0]
 8005834:	4b6e      	ldr	r3, [pc, #440]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a6d      	ldr	r2, [pc, #436]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 800583a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800583e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d013      	beq.n	8005870 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005848:	f7fb ff8a 	bl	8001760 <HAL_GetTick>
 800584c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800584e:	e008      	b.n	8005862 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005850:	f7fb ff86 	bl	8001760 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	2b64      	cmp	r3, #100	@ 0x64
 800585c:	d901      	bls.n	8005862 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e3d4      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005862:	4b63      	ldr	r3, [pc, #396]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800586a:	2b00      	cmp	r3, #0
 800586c:	d0f0      	beq.n	8005850 <HAL_RCC_OscConfig+0xe8>
 800586e:	e014      	b.n	800589a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005870:	f7fb ff76 	bl	8001760 <HAL_GetTick>
 8005874:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005876:	e008      	b.n	800588a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005878:	f7fb ff72 	bl	8001760 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b64      	cmp	r3, #100	@ 0x64
 8005884:	d901      	bls.n	800588a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e3c0      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800588a:	4b59      	ldr	r3, [pc, #356]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1f0      	bne.n	8005878 <HAL_RCC_OscConfig+0x110>
 8005896:	e000      	b.n	800589a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005898:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0302 	and.w	r3, r3, #2
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f000 80ca 	beq.w	8005a3c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058a8:	4b51      	ldr	r3, [pc, #324]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058b0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80058b2:	4b4f      	ldr	r3, [pc, #316]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80058b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80058b8:	6a3b      	ldr	r3, [r7, #32]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d007      	beq.n	80058ce <HAL_RCC_OscConfig+0x166>
 80058be:	6a3b      	ldr	r3, [r7, #32]
 80058c0:	2b18      	cmp	r3, #24
 80058c2:	d156      	bne.n	8005972 <HAL_RCC_OscConfig+0x20a>
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	f003 0303 	and.w	r3, r3, #3
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d151      	bne.n	8005972 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058ce:	4b48      	ldr	r3, [pc, #288]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0304 	and.w	r3, r3, #4
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d005      	beq.n	80058e6 <HAL_RCC_OscConfig+0x17e>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d101      	bne.n	80058e6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e392      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80058e6:	4b42      	ldr	r3, [pc, #264]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f023 0219 	bic.w	r2, r3, #25
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	493f      	ldr	r1, [pc, #252]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80058f4:	4313      	orrs	r3, r2
 80058f6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058f8:	f7fb ff32 	bl	8001760 <HAL_GetTick>
 80058fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80058fe:	e008      	b.n	8005912 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005900:	f7fb ff2e 	bl	8001760 <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	2b02      	cmp	r3, #2
 800590c:	d901      	bls.n	8005912 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e37c      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005912:	4b37      	ldr	r3, [pc, #220]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0304 	and.w	r3, r3, #4
 800591a:	2b00      	cmp	r3, #0
 800591c:	d0f0      	beq.n	8005900 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800591e:	f7fb ff4f 	bl	80017c0 <HAL_GetREVID>
 8005922:	4603      	mov	r3, r0
 8005924:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005928:	4293      	cmp	r3, r2
 800592a:	d817      	bhi.n	800595c <HAL_RCC_OscConfig+0x1f4>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	691b      	ldr	r3, [r3, #16]
 8005930:	2b40      	cmp	r3, #64	@ 0x40
 8005932:	d108      	bne.n	8005946 <HAL_RCC_OscConfig+0x1de>
 8005934:	4b2e      	ldr	r3, [pc, #184]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800593c:	4a2c      	ldr	r2, [pc, #176]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 800593e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005942:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005944:	e07a      	b.n	8005a3c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005946:	4b2a      	ldr	r3, [pc, #168]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	031b      	lsls	r3, r3, #12
 8005954:	4926      	ldr	r1, [pc, #152]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 8005956:	4313      	orrs	r3, r2
 8005958:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800595a:	e06f      	b.n	8005a3c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800595c:	4b24      	ldr	r3, [pc, #144]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	691b      	ldr	r3, [r3, #16]
 8005968:	061b      	lsls	r3, r3, #24
 800596a:	4921      	ldr	r1, [pc, #132]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 800596c:	4313      	orrs	r3, r2
 800596e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005970:	e064      	b.n	8005a3c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d047      	beq.n	8005a0a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800597a:	4b1d      	ldr	r3, [pc, #116]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f023 0219 	bic.w	r2, r3, #25
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	491a      	ldr	r1, [pc, #104]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 8005988:	4313      	orrs	r3, r2
 800598a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800598c:	f7fb fee8 	bl	8001760 <HAL_GetTick>
 8005990:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005992:	e008      	b.n	80059a6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005994:	f7fb fee4 	bl	8001760 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	2b02      	cmp	r3, #2
 80059a0:	d901      	bls.n	80059a6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e332      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059a6:	4b12      	ldr	r3, [pc, #72]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0304 	and.w	r3, r3, #4
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d0f0      	beq.n	8005994 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059b2:	f7fb ff05 	bl	80017c0 <HAL_GetREVID>
 80059b6:	4603      	mov	r3, r0
 80059b8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80059bc:	4293      	cmp	r3, r2
 80059be:	d819      	bhi.n	80059f4 <HAL_RCC_OscConfig+0x28c>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	691b      	ldr	r3, [r3, #16]
 80059c4:	2b40      	cmp	r3, #64	@ 0x40
 80059c6:	d108      	bne.n	80059da <HAL_RCC_OscConfig+0x272>
 80059c8:	4b09      	ldr	r3, [pc, #36]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80059d0:	4a07      	ldr	r2, [pc, #28]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80059d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059d6:	6053      	str	r3, [r2, #4]
 80059d8:	e030      	b.n	8005a3c <HAL_RCC_OscConfig+0x2d4>
 80059da:	4b05      	ldr	r3, [pc, #20]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	031b      	lsls	r3, r3, #12
 80059e8:	4901      	ldr	r1, [pc, #4]	@ (80059f0 <HAL_RCC_OscConfig+0x288>)
 80059ea:	4313      	orrs	r3, r2
 80059ec:	604b      	str	r3, [r1, #4]
 80059ee:	e025      	b.n	8005a3c <HAL_RCC_OscConfig+0x2d4>
 80059f0:	58024400 	.word	0x58024400
 80059f4:	4b9a      	ldr	r3, [pc, #616]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	691b      	ldr	r3, [r3, #16]
 8005a00:	061b      	lsls	r3, r3, #24
 8005a02:	4997      	ldr	r1, [pc, #604]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	604b      	str	r3, [r1, #4]
 8005a08:	e018      	b.n	8005a3c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a0a:	4b95      	ldr	r3, [pc, #596]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a94      	ldr	r2, [pc, #592]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005a10:	f023 0301 	bic.w	r3, r3, #1
 8005a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a16:	f7fb fea3 	bl	8001760 <HAL_GetTick>
 8005a1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005a1c:	e008      	b.n	8005a30 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a1e:	f7fb fe9f 	bl	8001760 <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	2b02      	cmp	r3, #2
 8005a2a:	d901      	bls.n	8005a30 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e2ed      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005a30:	4b8b      	ldr	r3, [pc, #556]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0304 	and.w	r3, r3, #4
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1f0      	bne.n	8005a1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 0310 	and.w	r3, r3, #16
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f000 80a9 	beq.w	8005b9c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a4a:	4b85      	ldr	r3, [pc, #532]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a52:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005a54:	4b82      	ldr	r3, [pc, #520]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a58:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005a5a:	69bb      	ldr	r3, [r7, #24]
 8005a5c:	2b08      	cmp	r3, #8
 8005a5e:	d007      	beq.n	8005a70 <HAL_RCC_OscConfig+0x308>
 8005a60:	69bb      	ldr	r3, [r7, #24]
 8005a62:	2b18      	cmp	r3, #24
 8005a64:	d13a      	bne.n	8005adc <HAL_RCC_OscConfig+0x374>
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	f003 0303 	and.w	r3, r3, #3
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d135      	bne.n	8005adc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005a70:	4b7b      	ldr	r3, [pc, #492]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d005      	beq.n	8005a88 <HAL_RCC_OscConfig+0x320>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	69db      	ldr	r3, [r3, #28]
 8005a80:	2b80      	cmp	r3, #128	@ 0x80
 8005a82:	d001      	beq.n	8005a88 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	e2c1      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005a88:	f7fb fe9a 	bl	80017c0 <HAL_GetREVID>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d817      	bhi.n	8005ac6 <HAL_RCC_OscConfig+0x35e>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	2b20      	cmp	r3, #32
 8005a9c:	d108      	bne.n	8005ab0 <HAL_RCC_OscConfig+0x348>
 8005a9e:	4b70      	ldr	r3, [pc, #448]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005aa6:	4a6e      	ldr	r2, [pc, #440]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005aa8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005aac:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005aae:	e075      	b.n	8005b9c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005ab0:	4b6b      	ldr	r3, [pc, #428]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6a1b      	ldr	r3, [r3, #32]
 8005abc:	069b      	lsls	r3, r3, #26
 8005abe:	4968      	ldr	r1, [pc, #416]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005ac4:	e06a      	b.n	8005b9c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005ac6:	4b66      	ldr	r3, [pc, #408]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a1b      	ldr	r3, [r3, #32]
 8005ad2:	061b      	lsls	r3, r3, #24
 8005ad4:	4962      	ldr	r1, [pc, #392]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005ada:	e05f      	b.n	8005b9c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	69db      	ldr	r3, [r3, #28]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d042      	beq.n	8005b6a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005ae4:	4b5e      	ldr	r3, [pc, #376]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a5d      	ldr	r2, [pc, #372]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005aea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005aee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005af0:	f7fb fe36 	bl	8001760 <HAL_GetTick>
 8005af4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005af6:	e008      	b.n	8005b0a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005af8:	f7fb fe32 	bl	8001760 <HAL_GetTick>
 8005afc:	4602      	mov	r2, r0
 8005afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d901      	bls.n	8005b0a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e280      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005b0a:	4b55      	ldr	r3, [pc, #340]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d0f0      	beq.n	8005af8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005b16:	f7fb fe53 	bl	80017c0 <HAL_GetREVID>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d817      	bhi.n	8005b54 <HAL_RCC_OscConfig+0x3ec>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a1b      	ldr	r3, [r3, #32]
 8005b28:	2b20      	cmp	r3, #32
 8005b2a:	d108      	bne.n	8005b3e <HAL_RCC_OscConfig+0x3d6>
 8005b2c:	4b4c      	ldr	r3, [pc, #304]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005b34:	4a4a      	ldr	r2, [pc, #296]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005b36:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005b3a:	6053      	str	r3, [r2, #4]
 8005b3c:	e02e      	b.n	8005b9c <HAL_RCC_OscConfig+0x434>
 8005b3e:	4b48      	ldr	r3, [pc, #288]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a1b      	ldr	r3, [r3, #32]
 8005b4a:	069b      	lsls	r3, r3, #26
 8005b4c:	4944      	ldr	r1, [pc, #272]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	604b      	str	r3, [r1, #4]
 8005b52:	e023      	b.n	8005b9c <HAL_RCC_OscConfig+0x434>
 8005b54:	4b42      	ldr	r3, [pc, #264]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a1b      	ldr	r3, [r3, #32]
 8005b60:	061b      	lsls	r3, r3, #24
 8005b62:	493f      	ldr	r1, [pc, #252]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	60cb      	str	r3, [r1, #12]
 8005b68:	e018      	b.n	8005b9c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005b6a:	4b3d      	ldr	r3, [pc, #244]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a3c      	ldr	r2, [pc, #240]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005b70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b76:	f7fb fdf3 	bl	8001760 <HAL_GetTick>
 8005b7a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005b7c:	e008      	b.n	8005b90 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005b7e:	f7fb fdef 	bl	8001760 <HAL_GetTick>
 8005b82:	4602      	mov	r2, r0
 8005b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d901      	bls.n	8005b90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005b8c:	2303      	movs	r3, #3
 8005b8e:	e23d      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005b90:	4b33      	ldr	r3, [pc, #204]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d1f0      	bne.n	8005b7e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f003 0308 	and.w	r3, r3, #8
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d036      	beq.n	8005c16 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	695b      	ldr	r3, [r3, #20]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d019      	beq.n	8005be4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bb0:	4b2b      	ldr	r3, [pc, #172]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005bb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bb4:	4a2a      	ldr	r2, [pc, #168]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005bb6:	f043 0301 	orr.w	r3, r3, #1
 8005bba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bbc:	f7fb fdd0 	bl	8001760 <HAL_GetTick>
 8005bc0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005bc2:	e008      	b.n	8005bd6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bc4:	f7fb fdcc 	bl	8001760 <HAL_GetTick>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bcc:	1ad3      	subs	r3, r2, r3
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d901      	bls.n	8005bd6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	e21a      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005bd6:	4b22      	ldr	r3, [pc, #136]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bda:	f003 0302 	and.w	r3, r3, #2
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d0f0      	beq.n	8005bc4 <HAL_RCC_OscConfig+0x45c>
 8005be2:	e018      	b.n	8005c16 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005be4:	4b1e      	ldr	r3, [pc, #120]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005be6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005be8:	4a1d      	ldr	r2, [pc, #116]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005bea:	f023 0301 	bic.w	r3, r3, #1
 8005bee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bf0:	f7fb fdb6 	bl	8001760 <HAL_GetTick>
 8005bf4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005bf6:	e008      	b.n	8005c0a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bf8:	f7fb fdb2 	bl	8001760 <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	2b02      	cmp	r3, #2
 8005c04:	d901      	bls.n	8005c0a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005c06:	2303      	movs	r3, #3
 8005c08:	e200      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005c0a:	4b15      	ldr	r3, [pc, #84]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005c0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c0e:	f003 0302 	and.w	r3, r3, #2
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1f0      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0320 	and.w	r3, r3, #32
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d039      	beq.n	8005c96 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d01c      	beq.n	8005c64 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a0c      	ldr	r2, [pc, #48]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005c30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005c34:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005c36:	f7fb fd93 	bl	8001760 <HAL_GetTick>
 8005c3a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005c3c:	e008      	b.n	8005c50 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c3e:	f7fb fd8f 	bl	8001760 <HAL_GetTick>
 8005c42:	4602      	mov	r2, r0
 8005c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c46:	1ad3      	subs	r3, r2, r3
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	d901      	bls.n	8005c50 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e1dd      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005c50:	4b03      	ldr	r3, [pc, #12]	@ (8005c60 <HAL_RCC_OscConfig+0x4f8>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d0f0      	beq.n	8005c3e <HAL_RCC_OscConfig+0x4d6>
 8005c5c:	e01b      	b.n	8005c96 <HAL_RCC_OscConfig+0x52e>
 8005c5e:	bf00      	nop
 8005c60:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005c64:	4b9b      	ldr	r3, [pc, #620]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a9a      	ldr	r2, [pc, #616]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005c6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c6e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005c70:	f7fb fd76 	bl	8001760 <HAL_GetTick>
 8005c74:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005c76:	e008      	b.n	8005c8a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c78:	f7fb fd72 	bl	8001760 <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d901      	bls.n	8005c8a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e1c0      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005c8a:	4b92      	ldr	r3, [pc, #584]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d1f0      	bne.n	8005c78 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 0304 	and.w	r3, r3, #4
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f000 8081 	beq.w	8005da6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005ca4:	4b8c      	ldr	r3, [pc, #560]	@ (8005ed8 <HAL_RCC_OscConfig+0x770>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a8b      	ldr	r2, [pc, #556]	@ (8005ed8 <HAL_RCC_OscConfig+0x770>)
 8005caa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005cb0:	f7fb fd56 	bl	8001760 <HAL_GetTick>
 8005cb4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005cb6:	e008      	b.n	8005cca <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cb8:	f7fb fd52 	bl	8001760 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b64      	cmp	r3, #100	@ 0x64
 8005cc4:	d901      	bls.n	8005cca <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e1a0      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005cca:	4b83      	ldr	r3, [pc, #524]	@ (8005ed8 <HAL_RCC_OscConfig+0x770>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d0f0      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d106      	bne.n	8005cec <HAL_RCC_OscConfig+0x584>
 8005cde:	4b7d      	ldr	r3, [pc, #500]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ce2:	4a7c      	ldr	r2, [pc, #496]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005ce4:	f043 0301 	orr.w	r3, r3, #1
 8005ce8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cea:	e02d      	b.n	8005d48 <HAL_RCC_OscConfig+0x5e0>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d10c      	bne.n	8005d0e <HAL_RCC_OscConfig+0x5a6>
 8005cf4:	4b77      	ldr	r3, [pc, #476]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005cf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cf8:	4a76      	ldr	r2, [pc, #472]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005cfa:	f023 0301 	bic.w	r3, r3, #1
 8005cfe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d00:	4b74      	ldr	r3, [pc, #464]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005d02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d04:	4a73      	ldr	r2, [pc, #460]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005d06:	f023 0304 	bic.w	r3, r3, #4
 8005d0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d0c:	e01c      	b.n	8005d48 <HAL_RCC_OscConfig+0x5e0>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	2b05      	cmp	r3, #5
 8005d14:	d10c      	bne.n	8005d30 <HAL_RCC_OscConfig+0x5c8>
 8005d16:	4b6f      	ldr	r3, [pc, #444]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d1a:	4a6e      	ldr	r2, [pc, #440]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005d1c:	f043 0304 	orr.w	r3, r3, #4
 8005d20:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d22:	4b6c      	ldr	r3, [pc, #432]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d26:	4a6b      	ldr	r2, [pc, #428]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005d28:	f043 0301 	orr.w	r3, r3, #1
 8005d2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d2e:	e00b      	b.n	8005d48 <HAL_RCC_OscConfig+0x5e0>
 8005d30:	4b68      	ldr	r3, [pc, #416]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005d32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d34:	4a67      	ldr	r2, [pc, #412]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005d36:	f023 0301 	bic.w	r3, r3, #1
 8005d3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005d3c:	4b65      	ldr	r3, [pc, #404]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005d3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d40:	4a64      	ldr	r2, [pc, #400]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005d42:	f023 0304 	bic.w	r3, r3, #4
 8005d46:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d015      	beq.n	8005d7c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d50:	f7fb fd06 	bl	8001760 <HAL_GetTick>
 8005d54:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d56:	e00a      	b.n	8005d6e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d58:	f7fb fd02 	bl	8001760 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d901      	bls.n	8005d6e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	e14e      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d6e:	4b59      	ldr	r3, [pc, #356]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d72:	f003 0302 	and.w	r3, r3, #2
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d0ee      	beq.n	8005d58 <HAL_RCC_OscConfig+0x5f0>
 8005d7a:	e014      	b.n	8005da6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d7c:	f7fb fcf0 	bl	8001760 <HAL_GetTick>
 8005d80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005d82:	e00a      	b.n	8005d9a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d84:	f7fb fcec 	bl	8001760 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d901      	bls.n	8005d9a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e138      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005d9a:	4b4e      	ldr	r3, [pc, #312]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d9e:	f003 0302 	and.w	r3, r3, #2
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d1ee      	bne.n	8005d84 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	f000 812d 	beq.w	800600a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005db0:	4b48      	ldr	r3, [pc, #288]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005db2:	691b      	ldr	r3, [r3, #16]
 8005db4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005db8:	2b18      	cmp	r3, #24
 8005dba:	f000 80bd 	beq.w	8005f38 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	f040 809e 	bne.w	8005f04 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dc8:	4b42      	ldr	r3, [pc, #264]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a41      	ldr	r2, [pc, #260]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005dce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005dd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dd4:	f7fb fcc4 	bl	8001760 <HAL_GetTick>
 8005dd8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005dda:	e008      	b.n	8005dee <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ddc:	f7fb fcc0 	bl	8001760 <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d901      	bls.n	8005dee <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e10e      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005dee:	4b39      	ldr	r3, [pc, #228]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1f0      	bne.n	8005ddc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005dfa:	4b36      	ldr	r3, [pc, #216]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005dfc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005dfe:	4b37      	ldr	r3, [pc, #220]	@ (8005edc <HAL_RCC_OscConfig+0x774>)
 8005e00:	4013      	ands	r3, r2
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005e0a:	0112      	lsls	r2, r2, #4
 8005e0c:	430a      	orrs	r2, r1
 8005e0e:	4931      	ldr	r1, [pc, #196]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e10:	4313      	orrs	r3, r2
 8005e12:	628b      	str	r3, [r1, #40]	@ 0x28
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e18:	3b01      	subs	r3, #1
 8005e1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e22:	3b01      	subs	r3, #1
 8005e24:	025b      	lsls	r3, r3, #9
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	431a      	orrs	r2, r3
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e2e:	3b01      	subs	r3, #1
 8005e30:	041b      	lsls	r3, r3, #16
 8005e32:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005e36:	431a      	orrs	r2, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e3c:	3b01      	subs	r3, #1
 8005e3e:	061b      	lsls	r3, r3, #24
 8005e40:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005e44:	4923      	ldr	r1, [pc, #140]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005e4a:	4b22      	ldr	r3, [pc, #136]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e4e:	4a21      	ldr	r2, [pc, #132]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e50:	f023 0301 	bic.w	r3, r3, #1
 8005e54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005e56:	4b1f      	ldr	r3, [pc, #124]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e5a:	4b21      	ldr	r3, [pc, #132]	@ (8005ee0 <HAL_RCC_OscConfig+0x778>)
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005e62:	00d2      	lsls	r2, r2, #3
 8005e64:	491b      	ldr	r1, [pc, #108]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e6e:	f023 020c 	bic.w	r2, r3, #12
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e76:	4917      	ldr	r1, [pc, #92]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005e7c:	4b15      	ldr	r3, [pc, #84]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e80:	f023 0202 	bic.w	r2, r3, #2
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e88:	4912      	ldr	r1, [pc, #72]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005e8e:	4b11      	ldr	r3, [pc, #68]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e92:	4a10      	ldr	r2, [pc, #64]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9e:	4a0d      	ldr	r2, [pc, #52]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005ea0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ea4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005eac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005eb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005eb2:	4b08      	ldr	r3, [pc, #32]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb6:	4a07      	ldr	r2, [pc, #28]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005eb8:	f043 0301 	orr.w	r3, r3, #1
 8005ebc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ebe:	4b05      	ldr	r3, [pc, #20]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a04      	ldr	r2, [pc, #16]	@ (8005ed4 <HAL_RCC_OscConfig+0x76c>)
 8005ec4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ec8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eca:	f7fb fc49 	bl	8001760 <HAL_GetTick>
 8005ece:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005ed0:	e011      	b.n	8005ef6 <HAL_RCC_OscConfig+0x78e>
 8005ed2:	bf00      	nop
 8005ed4:	58024400 	.word	0x58024400
 8005ed8:	58024800 	.word	0x58024800
 8005edc:	fffffc0c 	.word	0xfffffc0c
 8005ee0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ee4:	f7fb fc3c 	bl	8001760 <HAL_GetTick>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	2b02      	cmp	r3, #2
 8005ef0:	d901      	bls.n	8005ef6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	e08a      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005ef6:	4b47      	ldr	r3, [pc, #284]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d0f0      	beq.n	8005ee4 <HAL_RCC_OscConfig+0x77c>
 8005f02:	e082      	b.n	800600a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f04:	4b43      	ldr	r3, [pc, #268]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a42      	ldr	r2, [pc, #264]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8005f0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f10:	f7fb fc26 	bl	8001760 <HAL_GetTick>
 8005f14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f16:	e008      	b.n	8005f2a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f18:	f7fb fc22 	bl	8001760 <HAL_GetTick>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d901      	bls.n	8005f2a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e070      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f2a:	4b3a      	ldr	r3, [pc, #232]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d1f0      	bne.n	8005f18 <HAL_RCC_OscConfig+0x7b0>
 8005f36:	e068      	b.n	800600a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005f38:	4b36      	ldr	r3, [pc, #216]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8005f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f3c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005f3e:	4b35      	ldr	r3, [pc, #212]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8005f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f42:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d031      	beq.n	8005fb0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	f003 0203 	and.w	r2, r3, #3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f56:	429a      	cmp	r2, r3
 8005f58:	d12a      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	091b      	lsrs	r3, r3, #4
 8005f5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d122      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f74:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d11a      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	0a5b      	lsrs	r3, r3, #9
 8005f7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f86:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d111      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	0c1b      	lsrs	r3, r3, #16
 8005f90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f98:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d108      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	0e1b      	lsrs	r3, r3, #24
 8005fa2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005faa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d001      	beq.n	8005fb4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e02b      	b.n	800600c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005fb4:	4b17      	ldr	r3, [pc, #92]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8005fb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fb8:	08db      	lsrs	r3, r3, #3
 8005fba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005fbe:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d01f      	beq.n	800600a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005fca:	4b12      	ldr	r3, [pc, #72]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8005fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fce:	4a11      	ldr	r2, [pc, #68]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8005fd0:	f023 0301 	bic.w	r3, r3, #1
 8005fd4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005fd6:	f7fb fbc3 	bl	8001760 <HAL_GetTick>
 8005fda:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005fdc:	bf00      	nop
 8005fde:	f7fb fbbf 	bl	8001760 <HAL_GetTick>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d0f9      	beq.n	8005fde <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005fea:	4b0a      	ldr	r3, [pc, #40]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8005fec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005fee:	4b0a      	ldr	r3, [pc, #40]	@ (8006018 <HAL_RCC_OscConfig+0x8b0>)
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005ff6:	00d2      	lsls	r2, r2, #3
 8005ff8:	4906      	ldr	r1, [pc, #24]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005ffe:	4b05      	ldr	r3, [pc, #20]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8006000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006002:	4a04      	ldr	r2, [pc, #16]	@ (8006014 <HAL_RCC_OscConfig+0x8ac>)
 8006004:	f043 0301 	orr.w	r3, r3, #1
 8006008:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800600a:	2300      	movs	r3, #0
}
 800600c:	4618      	mov	r0, r3
 800600e:	3730      	adds	r7, #48	@ 0x30
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}
 8006014:	58024400 	.word	0x58024400
 8006018:	ffff0007 	.word	0xffff0007

0800601c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b086      	sub	sp, #24
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d101      	bne.n	8006030 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e19c      	b.n	800636a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006030:	4b8a      	ldr	r3, [pc, #552]	@ (800625c <HAL_RCC_ClockConfig+0x240>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 030f 	and.w	r3, r3, #15
 8006038:	683a      	ldr	r2, [r7, #0]
 800603a:	429a      	cmp	r2, r3
 800603c:	d910      	bls.n	8006060 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800603e:	4b87      	ldr	r3, [pc, #540]	@ (800625c <HAL_RCC_ClockConfig+0x240>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f023 020f 	bic.w	r2, r3, #15
 8006046:	4985      	ldr	r1, [pc, #532]	@ (800625c <HAL_RCC_ClockConfig+0x240>)
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	4313      	orrs	r3, r2
 800604c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800604e:	4b83      	ldr	r3, [pc, #524]	@ (800625c <HAL_RCC_ClockConfig+0x240>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 030f 	and.w	r3, r3, #15
 8006056:	683a      	ldr	r2, [r7, #0]
 8006058:	429a      	cmp	r2, r3
 800605a:	d001      	beq.n	8006060 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e184      	b.n	800636a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 0304 	and.w	r3, r3, #4
 8006068:	2b00      	cmp	r3, #0
 800606a:	d010      	beq.n	800608e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	691a      	ldr	r2, [r3, #16]
 8006070:	4b7b      	ldr	r3, [pc, #492]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006078:	429a      	cmp	r2, r3
 800607a:	d908      	bls.n	800608e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800607c:	4b78      	ldr	r3, [pc, #480]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 800607e:	699b      	ldr	r3, [r3, #24]
 8006080:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	4975      	ldr	r1, [pc, #468]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 800608a:	4313      	orrs	r3, r2
 800608c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0308 	and.w	r3, r3, #8
 8006096:	2b00      	cmp	r3, #0
 8006098:	d010      	beq.n	80060bc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	695a      	ldr	r2, [r3, #20]
 800609e:	4b70      	ldr	r3, [pc, #448]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 80060a0:	69db      	ldr	r3, [r3, #28]
 80060a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d908      	bls.n	80060bc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80060aa:	4b6d      	ldr	r3, [pc, #436]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 80060ac:	69db      	ldr	r3, [r3, #28]
 80060ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	496a      	ldr	r1, [pc, #424]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 80060b8:	4313      	orrs	r3, r2
 80060ba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 0310 	and.w	r3, r3, #16
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d010      	beq.n	80060ea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	699a      	ldr	r2, [r3, #24]
 80060cc:	4b64      	ldr	r3, [pc, #400]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 80060ce:	69db      	ldr	r3, [r3, #28]
 80060d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d908      	bls.n	80060ea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80060d8:	4b61      	ldr	r3, [pc, #388]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 80060da:	69db      	ldr	r3, [r3, #28]
 80060dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	495e      	ldr	r1, [pc, #376]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 80060e6:	4313      	orrs	r3, r2
 80060e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f003 0320 	and.w	r3, r3, #32
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d010      	beq.n	8006118 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	69da      	ldr	r2, [r3, #28]
 80060fa:	4b59      	ldr	r3, [pc, #356]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006102:	429a      	cmp	r2, r3
 8006104:	d908      	bls.n	8006118 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006106:	4b56      	ldr	r3, [pc, #344]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	69db      	ldr	r3, [r3, #28]
 8006112:	4953      	ldr	r1, [pc, #332]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 8006114:	4313      	orrs	r3, r2
 8006116:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 0302 	and.w	r3, r3, #2
 8006120:	2b00      	cmp	r3, #0
 8006122:	d010      	beq.n	8006146 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	68da      	ldr	r2, [r3, #12]
 8006128:	4b4d      	ldr	r3, [pc, #308]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 800612a:	699b      	ldr	r3, [r3, #24]
 800612c:	f003 030f 	and.w	r3, r3, #15
 8006130:	429a      	cmp	r2, r3
 8006132:	d908      	bls.n	8006146 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006134:	4b4a      	ldr	r3, [pc, #296]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 8006136:	699b      	ldr	r3, [r3, #24]
 8006138:	f023 020f 	bic.w	r2, r3, #15
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	4947      	ldr	r1, [pc, #284]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 8006142:	4313      	orrs	r3, r2
 8006144:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	2b00      	cmp	r3, #0
 8006150:	d055      	beq.n	80061fe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006152:	4b43      	ldr	r3, [pc, #268]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 8006154:	699b      	ldr	r3, [r3, #24]
 8006156:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	4940      	ldr	r1, [pc, #256]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 8006160:	4313      	orrs	r3, r2
 8006162:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	2b02      	cmp	r3, #2
 800616a:	d107      	bne.n	800617c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800616c:	4b3c      	ldr	r3, [pc, #240]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d121      	bne.n	80061bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e0f6      	b.n	800636a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	2b03      	cmp	r3, #3
 8006182:	d107      	bne.n	8006194 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006184:	4b36      	ldr	r3, [pc, #216]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800618c:	2b00      	cmp	r3, #0
 800618e:	d115      	bne.n	80061bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e0ea      	b.n	800636a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	2b01      	cmp	r3, #1
 800619a:	d107      	bne.n	80061ac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800619c:	4b30      	ldr	r3, [pc, #192]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d109      	bne.n	80061bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e0de      	b.n	800636a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80061ac:	4b2c      	ldr	r3, [pc, #176]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0304 	and.w	r3, r3, #4
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d101      	bne.n	80061bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e0d6      	b.n	800636a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80061bc:	4b28      	ldr	r3, [pc, #160]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	f023 0207 	bic.w	r2, r3, #7
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	4925      	ldr	r1, [pc, #148]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061ce:	f7fb fac7 	bl	8001760 <HAL_GetTick>
 80061d2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061d4:	e00a      	b.n	80061ec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061d6:	f7fb fac3 	bl	8001760 <HAL_GetTick>
 80061da:	4602      	mov	r2, r0
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d901      	bls.n	80061ec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80061e8:	2303      	movs	r3, #3
 80061ea:	e0be      	b.n	800636a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061ec:	4b1c      	ldr	r3, [pc, #112]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 80061ee:	691b      	ldr	r3, [r3, #16]
 80061f0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	00db      	lsls	r3, r3, #3
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d1eb      	bne.n	80061d6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0302 	and.w	r3, r3, #2
 8006206:	2b00      	cmp	r3, #0
 8006208:	d010      	beq.n	800622c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	68da      	ldr	r2, [r3, #12]
 800620e:	4b14      	ldr	r3, [pc, #80]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	f003 030f 	and.w	r3, r3, #15
 8006216:	429a      	cmp	r2, r3
 8006218:	d208      	bcs.n	800622c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800621a:	4b11      	ldr	r3, [pc, #68]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 800621c:	699b      	ldr	r3, [r3, #24]
 800621e:	f023 020f 	bic.w	r2, r3, #15
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	490e      	ldr	r1, [pc, #56]	@ (8006260 <HAL_RCC_ClockConfig+0x244>)
 8006228:	4313      	orrs	r3, r2
 800622a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800622c:	4b0b      	ldr	r3, [pc, #44]	@ (800625c <HAL_RCC_ClockConfig+0x240>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 030f 	and.w	r3, r3, #15
 8006234:	683a      	ldr	r2, [r7, #0]
 8006236:	429a      	cmp	r2, r3
 8006238:	d214      	bcs.n	8006264 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800623a:	4b08      	ldr	r3, [pc, #32]	@ (800625c <HAL_RCC_ClockConfig+0x240>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f023 020f 	bic.w	r2, r3, #15
 8006242:	4906      	ldr	r1, [pc, #24]	@ (800625c <HAL_RCC_ClockConfig+0x240>)
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	4313      	orrs	r3, r2
 8006248:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800624a:	4b04      	ldr	r3, [pc, #16]	@ (800625c <HAL_RCC_ClockConfig+0x240>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f003 030f 	and.w	r3, r3, #15
 8006252:	683a      	ldr	r2, [r7, #0]
 8006254:	429a      	cmp	r2, r3
 8006256:	d005      	beq.n	8006264 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	e086      	b.n	800636a <HAL_RCC_ClockConfig+0x34e>
 800625c:	52002000 	.word	0x52002000
 8006260:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f003 0304 	and.w	r3, r3, #4
 800626c:	2b00      	cmp	r3, #0
 800626e:	d010      	beq.n	8006292 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	691a      	ldr	r2, [r3, #16]
 8006274:	4b3f      	ldr	r3, [pc, #252]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 8006276:	699b      	ldr	r3, [r3, #24]
 8006278:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800627c:	429a      	cmp	r2, r3
 800627e:	d208      	bcs.n	8006292 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006280:	4b3c      	ldr	r3, [pc, #240]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 8006282:	699b      	ldr	r3, [r3, #24]
 8006284:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	691b      	ldr	r3, [r3, #16]
 800628c:	4939      	ldr	r1, [pc, #228]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 800628e:	4313      	orrs	r3, r2
 8006290:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0308 	and.w	r3, r3, #8
 800629a:	2b00      	cmp	r3, #0
 800629c:	d010      	beq.n	80062c0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	695a      	ldr	r2, [r3, #20]
 80062a2:	4b34      	ldr	r3, [pc, #208]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 80062a4:	69db      	ldr	r3, [r3, #28]
 80062a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d208      	bcs.n	80062c0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80062ae:	4b31      	ldr	r3, [pc, #196]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 80062b0:	69db      	ldr	r3, [r3, #28]
 80062b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	492e      	ldr	r1, [pc, #184]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 80062bc:	4313      	orrs	r3, r2
 80062be:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0310 	and.w	r3, r3, #16
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d010      	beq.n	80062ee <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	699a      	ldr	r2, [r3, #24]
 80062d0:	4b28      	ldr	r3, [pc, #160]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 80062d2:	69db      	ldr	r3, [r3, #28]
 80062d4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80062d8:	429a      	cmp	r2, r3
 80062da:	d208      	bcs.n	80062ee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80062dc:	4b25      	ldr	r3, [pc, #148]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 80062de:	69db      	ldr	r3, [r3, #28]
 80062e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	699b      	ldr	r3, [r3, #24]
 80062e8:	4922      	ldr	r1, [pc, #136]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 80062ea:	4313      	orrs	r3, r2
 80062ec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 0320 	and.w	r3, r3, #32
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d010      	beq.n	800631c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	69da      	ldr	r2, [r3, #28]
 80062fe:	4b1d      	ldr	r3, [pc, #116]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 8006300:	6a1b      	ldr	r3, [r3, #32]
 8006302:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006306:	429a      	cmp	r2, r3
 8006308:	d208      	bcs.n	800631c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800630a:	4b1a      	ldr	r3, [pc, #104]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 800630c:	6a1b      	ldr	r3, [r3, #32]
 800630e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	69db      	ldr	r3, [r3, #28]
 8006316:	4917      	ldr	r1, [pc, #92]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 8006318:	4313      	orrs	r3, r2
 800631a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800631c:	f000 f834 	bl	8006388 <HAL_RCC_GetSysClockFreq>
 8006320:	4602      	mov	r2, r0
 8006322:	4b14      	ldr	r3, [pc, #80]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	0a1b      	lsrs	r3, r3, #8
 8006328:	f003 030f 	and.w	r3, r3, #15
 800632c:	4912      	ldr	r1, [pc, #72]	@ (8006378 <HAL_RCC_ClockConfig+0x35c>)
 800632e:	5ccb      	ldrb	r3, [r1, r3]
 8006330:	f003 031f 	and.w	r3, r3, #31
 8006334:	fa22 f303 	lsr.w	r3, r2, r3
 8006338:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800633a:	4b0e      	ldr	r3, [pc, #56]	@ (8006374 <HAL_RCC_ClockConfig+0x358>)
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	f003 030f 	and.w	r3, r3, #15
 8006342:	4a0d      	ldr	r2, [pc, #52]	@ (8006378 <HAL_RCC_ClockConfig+0x35c>)
 8006344:	5cd3      	ldrb	r3, [r2, r3]
 8006346:	f003 031f 	and.w	r3, r3, #31
 800634a:	693a      	ldr	r2, [r7, #16]
 800634c:	fa22 f303 	lsr.w	r3, r2, r3
 8006350:	4a0a      	ldr	r2, [pc, #40]	@ (800637c <HAL_RCC_ClockConfig+0x360>)
 8006352:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006354:	4a0a      	ldr	r2, [pc, #40]	@ (8006380 <HAL_RCC_ClockConfig+0x364>)
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800635a:	4b0a      	ldr	r3, [pc, #40]	@ (8006384 <HAL_RCC_ClockConfig+0x368>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4618      	mov	r0, r3
 8006360:	f7fb f9b4 	bl	80016cc <HAL_InitTick>
 8006364:	4603      	mov	r3, r0
 8006366:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006368:	7bfb      	ldrb	r3, [r7, #15]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3718      	adds	r7, #24
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	58024400 	.word	0x58024400
 8006378:	0800ed24 	.word	0x0800ed24
 800637c:	24000004 	.word	0x24000004
 8006380:	24000000 	.word	0x24000000
 8006384:	24000008 	.word	0x24000008

08006388 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006388:	b480      	push	{r7}
 800638a:	b089      	sub	sp, #36	@ 0x24
 800638c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800638e:	4bb3      	ldr	r3, [pc, #716]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006396:	2b18      	cmp	r3, #24
 8006398:	f200 8155 	bhi.w	8006646 <HAL_RCC_GetSysClockFreq+0x2be>
 800639c:	a201      	add	r2, pc, #4	@ (adr r2, 80063a4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800639e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a2:	bf00      	nop
 80063a4:	08006409 	.word	0x08006409
 80063a8:	08006647 	.word	0x08006647
 80063ac:	08006647 	.word	0x08006647
 80063b0:	08006647 	.word	0x08006647
 80063b4:	08006647 	.word	0x08006647
 80063b8:	08006647 	.word	0x08006647
 80063bc:	08006647 	.word	0x08006647
 80063c0:	08006647 	.word	0x08006647
 80063c4:	0800642f 	.word	0x0800642f
 80063c8:	08006647 	.word	0x08006647
 80063cc:	08006647 	.word	0x08006647
 80063d0:	08006647 	.word	0x08006647
 80063d4:	08006647 	.word	0x08006647
 80063d8:	08006647 	.word	0x08006647
 80063dc:	08006647 	.word	0x08006647
 80063e0:	08006647 	.word	0x08006647
 80063e4:	08006435 	.word	0x08006435
 80063e8:	08006647 	.word	0x08006647
 80063ec:	08006647 	.word	0x08006647
 80063f0:	08006647 	.word	0x08006647
 80063f4:	08006647 	.word	0x08006647
 80063f8:	08006647 	.word	0x08006647
 80063fc:	08006647 	.word	0x08006647
 8006400:	08006647 	.word	0x08006647
 8006404:	0800643b 	.word	0x0800643b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006408:	4b94      	ldr	r3, [pc, #592]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f003 0320 	and.w	r3, r3, #32
 8006410:	2b00      	cmp	r3, #0
 8006412:	d009      	beq.n	8006428 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006414:	4b91      	ldr	r3, [pc, #580]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	08db      	lsrs	r3, r3, #3
 800641a:	f003 0303 	and.w	r3, r3, #3
 800641e:	4a90      	ldr	r2, [pc, #576]	@ (8006660 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006420:	fa22 f303 	lsr.w	r3, r2, r3
 8006424:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006426:	e111      	b.n	800664c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006428:	4b8d      	ldr	r3, [pc, #564]	@ (8006660 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800642a:	61bb      	str	r3, [r7, #24]
      break;
 800642c:	e10e      	b.n	800664c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800642e:	4b8d      	ldr	r3, [pc, #564]	@ (8006664 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006430:	61bb      	str	r3, [r7, #24]
      break;
 8006432:	e10b      	b.n	800664c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006434:	4b8c      	ldr	r3, [pc, #560]	@ (8006668 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006436:	61bb      	str	r3, [r7, #24]
      break;
 8006438:	e108      	b.n	800664c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800643a:	4b88      	ldr	r3, [pc, #544]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800643c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643e:	f003 0303 	and.w	r3, r3, #3
 8006442:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006444:	4b85      	ldr	r3, [pc, #532]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006448:	091b      	lsrs	r3, r3, #4
 800644a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800644e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006450:	4b82      	ldr	r3, [pc, #520]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006454:	f003 0301 	and.w	r3, r3, #1
 8006458:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800645a:	4b80      	ldr	r3, [pc, #512]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800645c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800645e:	08db      	lsrs	r3, r3, #3
 8006460:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	fb02 f303 	mul.w	r3, r2, r3
 800646a:	ee07 3a90 	vmov	s15, r3
 800646e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006472:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	2b00      	cmp	r3, #0
 800647a:	f000 80e1 	beq.w	8006640 <HAL_RCC_GetSysClockFreq+0x2b8>
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	2b02      	cmp	r3, #2
 8006482:	f000 8083 	beq.w	800658c <HAL_RCC_GetSysClockFreq+0x204>
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	2b02      	cmp	r3, #2
 800648a:	f200 80a1 	bhi.w	80065d0 <HAL_RCC_GetSysClockFreq+0x248>
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d003      	beq.n	800649c <HAL_RCC_GetSysClockFreq+0x114>
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	2b01      	cmp	r3, #1
 8006498:	d056      	beq.n	8006548 <HAL_RCC_GetSysClockFreq+0x1c0>
 800649a:	e099      	b.n	80065d0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800649c:	4b6f      	ldr	r3, [pc, #444]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0320 	and.w	r3, r3, #32
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d02d      	beq.n	8006504 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064a8:	4b6c      	ldr	r3, [pc, #432]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	08db      	lsrs	r3, r3, #3
 80064ae:	f003 0303 	and.w	r3, r3, #3
 80064b2:	4a6b      	ldr	r2, [pc, #428]	@ (8006660 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80064b4:	fa22 f303 	lsr.w	r3, r2, r3
 80064b8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	ee07 3a90 	vmov	s15, r3
 80064c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	ee07 3a90 	vmov	s15, r3
 80064ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064d2:	4b62      	ldr	r3, [pc, #392]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064da:	ee07 3a90 	vmov	s15, r3
 80064de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80064e6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800666c <HAL_RCC_GetSysClockFreq+0x2e4>
 80064ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064fe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006502:	e087      	b.n	8006614 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	ee07 3a90 	vmov	s15, r3
 800650a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800650e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006670 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006512:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006516:	4b51      	ldr	r3, [pc, #324]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800651a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800651e:	ee07 3a90 	vmov	s15, r3
 8006522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006526:	ed97 6a02 	vldr	s12, [r7, #8]
 800652a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800666c <HAL_RCC_GetSysClockFreq+0x2e4>
 800652e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006532:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006536:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800653a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800653e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006542:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006546:	e065      	b.n	8006614 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	ee07 3a90 	vmov	s15, r3
 800654e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006552:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006674 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800655a:	4b40      	ldr	r3, [pc, #256]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800655c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800655e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006562:	ee07 3a90 	vmov	s15, r3
 8006566:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800656a:	ed97 6a02 	vldr	s12, [r7, #8]
 800656e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800666c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006572:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006576:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800657a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800657e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006586:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800658a:	e043      	b.n	8006614 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	ee07 3a90 	vmov	s15, r3
 8006592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006596:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006678 <HAL_RCC_GetSysClockFreq+0x2f0>
 800659a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800659e:	4b2f      	ldr	r3, [pc, #188]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065a6:	ee07 3a90 	vmov	s15, r3
 80065aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80065b2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800666c <HAL_RCC_GetSysClockFreq+0x2e4>
 80065b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80065ce:	e021      	b.n	8006614 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	ee07 3a90 	vmov	s15, r3
 80065d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065da:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006674 <HAL_RCC_GetSysClockFreq+0x2ec>
 80065de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065e2:	4b1e      	ldr	r3, [pc, #120]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065ea:	ee07 3a90 	vmov	s15, r3
 80065ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80065f6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800666c <HAL_RCC_GetSysClockFreq+0x2e4>
 80065fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800660a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800660e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006612:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006614:	4b11      	ldr	r3, [pc, #68]	@ (800665c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006618:	0a5b      	lsrs	r3, r3, #9
 800661a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800661e:	3301      	adds	r3, #1
 8006620:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	ee07 3a90 	vmov	s15, r3
 8006628:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800662c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006630:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006634:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006638:	ee17 3a90 	vmov	r3, s15
 800663c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800663e:	e005      	b.n	800664c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006640:	2300      	movs	r3, #0
 8006642:	61bb      	str	r3, [r7, #24]
      break;
 8006644:	e002      	b.n	800664c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006646:	4b07      	ldr	r3, [pc, #28]	@ (8006664 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006648:	61bb      	str	r3, [r7, #24]
      break;
 800664a:	bf00      	nop
  }

  return sysclockfreq;
 800664c:	69bb      	ldr	r3, [r7, #24]
}
 800664e:	4618      	mov	r0, r3
 8006650:	3724      	adds	r7, #36	@ 0x24
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop
 800665c:	58024400 	.word	0x58024400
 8006660:	03d09000 	.word	0x03d09000
 8006664:	003d0900 	.word	0x003d0900
 8006668:	007a1200 	.word	0x007a1200
 800666c:	46000000 	.word	0x46000000
 8006670:	4c742400 	.word	0x4c742400
 8006674:	4a742400 	.word	0x4a742400
 8006678:	4af42400 	.word	0x4af42400

0800667c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006682:	f7ff fe81 	bl	8006388 <HAL_RCC_GetSysClockFreq>
 8006686:	4602      	mov	r2, r0
 8006688:	4b10      	ldr	r3, [pc, #64]	@ (80066cc <HAL_RCC_GetHCLKFreq+0x50>)
 800668a:	699b      	ldr	r3, [r3, #24]
 800668c:	0a1b      	lsrs	r3, r3, #8
 800668e:	f003 030f 	and.w	r3, r3, #15
 8006692:	490f      	ldr	r1, [pc, #60]	@ (80066d0 <HAL_RCC_GetHCLKFreq+0x54>)
 8006694:	5ccb      	ldrb	r3, [r1, r3]
 8006696:	f003 031f 	and.w	r3, r3, #31
 800669a:	fa22 f303 	lsr.w	r3, r2, r3
 800669e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80066a0:	4b0a      	ldr	r3, [pc, #40]	@ (80066cc <HAL_RCC_GetHCLKFreq+0x50>)
 80066a2:	699b      	ldr	r3, [r3, #24]
 80066a4:	f003 030f 	and.w	r3, r3, #15
 80066a8:	4a09      	ldr	r2, [pc, #36]	@ (80066d0 <HAL_RCC_GetHCLKFreq+0x54>)
 80066aa:	5cd3      	ldrb	r3, [r2, r3]
 80066ac:	f003 031f 	and.w	r3, r3, #31
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	fa22 f303 	lsr.w	r3, r2, r3
 80066b6:	4a07      	ldr	r2, [pc, #28]	@ (80066d4 <HAL_RCC_GetHCLKFreq+0x58>)
 80066b8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80066ba:	4a07      	ldr	r2, [pc, #28]	@ (80066d8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80066c0:	4b04      	ldr	r3, [pc, #16]	@ (80066d4 <HAL_RCC_GetHCLKFreq+0x58>)
 80066c2:	681b      	ldr	r3, [r3, #0]
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3708      	adds	r7, #8
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	58024400 	.word	0x58024400
 80066d0:	0800ed24 	.word	0x0800ed24
 80066d4:	24000004 	.word	0x24000004
 80066d8:	24000000 	.word	0x24000000

080066dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80066e0:	f7ff ffcc 	bl	800667c <HAL_RCC_GetHCLKFreq>
 80066e4:	4602      	mov	r2, r0
 80066e6:	4b06      	ldr	r3, [pc, #24]	@ (8006700 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066e8:	69db      	ldr	r3, [r3, #28]
 80066ea:	091b      	lsrs	r3, r3, #4
 80066ec:	f003 0307 	and.w	r3, r3, #7
 80066f0:	4904      	ldr	r1, [pc, #16]	@ (8006704 <HAL_RCC_GetPCLK1Freq+0x28>)
 80066f2:	5ccb      	ldrb	r3, [r1, r3]
 80066f4:	f003 031f 	and.w	r3, r3, #31
 80066f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	58024400 	.word	0x58024400
 8006704:	0800ed24 	.word	0x0800ed24

08006708 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800670c:	f7ff ffb6 	bl	800667c <HAL_RCC_GetHCLKFreq>
 8006710:	4602      	mov	r2, r0
 8006712:	4b06      	ldr	r3, [pc, #24]	@ (800672c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006714:	69db      	ldr	r3, [r3, #28]
 8006716:	0a1b      	lsrs	r3, r3, #8
 8006718:	f003 0307 	and.w	r3, r3, #7
 800671c:	4904      	ldr	r1, [pc, #16]	@ (8006730 <HAL_RCC_GetPCLK2Freq+0x28>)
 800671e:	5ccb      	ldrb	r3, [r1, r3]
 8006720:	f003 031f 	and.w	r3, r3, #31
 8006724:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006728:	4618      	mov	r0, r3
 800672a:	bd80      	pop	{r7, pc}
 800672c:	58024400 	.word	0x58024400
 8006730:	0800ed24 	.word	0x0800ed24

08006734 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006734:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006738:	b0ca      	sub	sp, #296	@ 0x128
 800673a:	af00      	add	r7, sp, #0
 800673c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006740:	2300      	movs	r3, #0
 8006742:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006746:	2300      	movs	r3, #0
 8006748:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800674c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006754:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006758:	2500      	movs	r5, #0
 800675a:	ea54 0305 	orrs.w	r3, r4, r5
 800675e:	d049      	beq.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006764:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006766:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800676a:	d02f      	beq.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800676c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006770:	d828      	bhi.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006772:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006776:	d01a      	beq.n	80067ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006778:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800677c:	d822      	bhi.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800677e:	2b00      	cmp	r3, #0
 8006780:	d003      	beq.n	800678a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006782:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006786:	d007      	beq.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006788:	e01c      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800678a:	4bb8      	ldr	r3, [pc, #736]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800678c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678e:	4ab7      	ldr	r2, [pc, #732]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006790:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006794:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006796:	e01a      	b.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800679c:	3308      	adds	r3, #8
 800679e:	2102      	movs	r1, #2
 80067a0:	4618      	mov	r0, r3
 80067a2:	f002 fb61 	bl	8008e68 <RCCEx_PLL2_Config>
 80067a6:	4603      	mov	r3, r0
 80067a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80067ac:	e00f      	b.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80067ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067b2:	3328      	adds	r3, #40	@ 0x28
 80067b4:	2102      	movs	r1, #2
 80067b6:	4618      	mov	r0, r3
 80067b8:	f002 fc08 	bl	8008fcc <RCCEx_PLL3_Config>
 80067bc:	4603      	mov	r3, r0
 80067be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80067c2:	e004      	b.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067ca:	e000      	b.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80067cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d10a      	bne.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80067d6:	4ba5      	ldr	r3, [pc, #660]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80067de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80067e4:	4aa1      	ldr	r2, [pc, #644]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067e6:	430b      	orrs	r3, r1
 80067e8:	6513      	str	r3, [r2, #80]	@ 0x50
 80067ea:	e003      	b.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80067f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067fc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006800:	f04f 0900 	mov.w	r9, #0
 8006804:	ea58 0309 	orrs.w	r3, r8, r9
 8006808:	d047      	beq.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800680a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800680e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006810:	2b04      	cmp	r3, #4
 8006812:	d82a      	bhi.n	800686a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006814:	a201      	add	r2, pc, #4	@ (adr r2, 800681c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800681a:	bf00      	nop
 800681c:	08006831 	.word	0x08006831
 8006820:	0800683f 	.word	0x0800683f
 8006824:	08006855 	.word	0x08006855
 8006828:	08006873 	.word	0x08006873
 800682c:	08006873 	.word	0x08006873
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006830:	4b8e      	ldr	r3, [pc, #568]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006834:	4a8d      	ldr	r2, [pc, #564]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006836:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800683a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800683c:	e01a      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800683e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006842:	3308      	adds	r3, #8
 8006844:	2100      	movs	r1, #0
 8006846:	4618      	mov	r0, r3
 8006848:	f002 fb0e 	bl	8008e68 <RCCEx_PLL2_Config>
 800684c:	4603      	mov	r3, r0
 800684e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006852:	e00f      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006858:	3328      	adds	r3, #40	@ 0x28
 800685a:	2100      	movs	r1, #0
 800685c:	4618      	mov	r0, r3
 800685e:	f002 fbb5 	bl	8008fcc <RCCEx_PLL3_Config>
 8006862:	4603      	mov	r3, r0
 8006864:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006868:	e004      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006870:	e000      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006872:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006874:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006878:	2b00      	cmp	r3, #0
 800687a:	d10a      	bne.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800687c:	4b7b      	ldr	r3, [pc, #492]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800687e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006880:	f023 0107 	bic.w	r1, r3, #7
 8006884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800688a:	4a78      	ldr	r2, [pc, #480]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800688c:	430b      	orrs	r3, r1
 800688e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006890:	e003      	b.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006892:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006896:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800689a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800689e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80068a6:	f04f 0b00 	mov.w	fp, #0
 80068aa:	ea5a 030b 	orrs.w	r3, sl, fp
 80068ae:	d04c      	beq.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80068b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068ba:	d030      	beq.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80068bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068c0:	d829      	bhi.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80068c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80068c4:	d02d      	beq.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80068c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80068c8:	d825      	bhi.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80068ca:	2b80      	cmp	r3, #128	@ 0x80
 80068cc:	d018      	beq.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80068ce:	2b80      	cmp	r3, #128	@ 0x80
 80068d0:	d821      	bhi.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d002      	beq.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80068d6:	2b40      	cmp	r3, #64	@ 0x40
 80068d8:	d007      	beq.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80068da:	e01c      	b.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068dc:	4b63      	ldr	r3, [pc, #396]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e0:	4a62      	ldr	r2, [pc, #392]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80068e8:	e01c      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80068ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ee:	3308      	adds	r3, #8
 80068f0:	2100      	movs	r1, #0
 80068f2:	4618      	mov	r0, r3
 80068f4:	f002 fab8 	bl	8008e68 <RCCEx_PLL2_Config>
 80068f8:	4603      	mov	r3, r0
 80068fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80068fe:	e011      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006904:	3328      	adds	r3, #40	@ 0x28
 8006906:	2100      	movs	r1, #0
 8006908:	4618      	mov	r0, r3
 800690a:	f002 fb5f 	bl	8008fcc <RCCEx_PLL3_Config>
 800690e:	4603      	mov	r3, r0
 8006910:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006914:	e006      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800691c:	e002      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800691e:	bf00      	nop
 8006920:	e000      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006922:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006924:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006928:	2b00      	cmp	r3, #0
 800692a:	d10a      	bne.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800692c:	4b4f      	ldr	r3, [pc, #316]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800692e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006930:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800693a:	4a4c      	ldr	r2, [pc, #304]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800693c:	430b      	orrs	r3, r1
 800693e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006940:	e003      	b.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006946:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800694a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800694e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006952:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006956:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800695a:	2300      	movs	r3, #0
 800695c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006960:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006964:	460b      	mov	r3, r1
 8006966:	4313      	orrs	r3, r2
 8006968:	d053      	beq.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800696a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800696e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006972:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006976:	d035      	beq.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006978:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800697c:	d82e      	bhi.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800697e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006982:	d031      	beq.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006984:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006988:	d828      	bhi.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800698a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800698e:	d01a      	beq.n	80069c6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006990:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006994:	d822      	bhi.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006996:	2b00      	cmp	r3, #0
 8006998:	d003      	beq.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800699a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800699e:	d007      	beq.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80069a0:	e01c      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069a2:	4b32      	ldr	r3, [pc, #200]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a6:	4a31      	ldr	r2, [pc, #196]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80069ae:	e01c      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80069b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069b4:	3308      	adds	r3, #8
 80069b6:	2100      	movs	r1, #0
 80069b8:	4618      	mov	r0, r3
 80069ba:	f002 fa55 	bl	8008e68 <RCCEx_PLL2_Config>
 80069be:	4603      	mov	r3, r0
 80069c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80069c4:	e011      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069ca:	3328      	adds	r3, #40	@ 0x28
 80069cc:	2100      	movs	r1, #0
 80069ce:	4618      	mov	r0, r3
 80069d0:	f002 fafc 	bl	8008fcc <RCCEx_PLL3_Config>
 80069d4:	4603      	mov	r3, r0
 80069d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80069da:	e006      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069e2:	e002      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80069e4:	bf00      	nop
 80069e6:	e000      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80069e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d10b      	bne.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80069f2:	4b1e      	ldr	r3, [pc, #120]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069f6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80069fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006a02:	4a1a      	ldr	r2, [pc, #104]	@ (8006a6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a04:	430b      	orrs	r3, r1
 8006a06:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a08:	e003      	b.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006a1e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006a22:	2300      	movs	r3, #0
 8006a24:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006a28:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	d056      	beq.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a36:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006a3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a3e:	d038      	beq.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006a40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a44:	d831      	bhi.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a46:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006a4a:	d034      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006a4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006a50:	d82b      	bhi.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a56:	d01d      	beq.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006a58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a5c:	d825      	bhi.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d006      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006a62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a66:	d00a      	beq.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006a68:	e01f      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a6a:	bf00      	nop
 8006a6c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a70:	4ba2      	ldr	r3, [pc, #648]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a74:	4aa1      	ldr	r2, [pc, #644]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a7c:	e01c      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a82:	3308      	adds	r3, #8
 8006a84:	2100      	movs	r1, #0
 8006a86:	4618      	mov	r0, r3
 8006a88:	f002 f9ee 	bl	8008e68 <RCCEx_PLL2_Config>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006a92:	e011      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a98:	3328      	adds	r3, #40	@ 0x28
 8006a9a:	2100      	movs	r1, #0
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f002 fa95 	bl	8008fcc <RCCEx_PLL3_Config>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006aa8:	e006      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ab0:	e002      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006ab2:	bf00      	nop
 8006ab4:	e000      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006ab6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ab8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d10b      	bne.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006ac0:	4b8e      	ldr	r3, [pc, #568]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ac4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006acc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006ad0:	4a8a      	ldr	r2, [pc, #552]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ad2:	430b      	orrs	r3, r1
 8006ad4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ad6:	e003      	b.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ad8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006adc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006aec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006af0:	2300      	movs	r3, #0
 8006af2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006af6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006afa:	460b      	mov	r3, r1
 8006afc:	4313      	orrs	r3, r2
 8006afe:	d03a      	beq.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006b00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b06:	2b30      	cmp	r3, #48	@ 0x30
 8006b08:	d01f      	beq.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006b0a:	2b30      	cmp	r3, #48	@ 0x30
 8006b0c:	d819      	bhi.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006b0e:	2b20      	cmp	r3, #32
 8006b10:	d00c      	beq.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006b12:	2b20      	cmp	r3, #32
 8006b14:	d815      	bhi.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d019      	beq.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006b1a:	2b10      	cmp	r3, #16
 8006b1c:	d111      	bne.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b1e:	4b77      	ldr	r3, [pc, #476]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b22:	4a76      	ldr	r2, [pc, #472]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006b2a:	e011      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b30:	3308      	adds	r3, #8
 8006b32:	2102      	movs	r1, #2
 8006b34:	4618      	mov	r0, r3
 8006b36:	f002 f997 	bl	8008e68 <RCCEx_PLL2_Config>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006b40:	e006      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b48:	e002      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006b4a:	bf00      	nop
 8006b4c:	e000      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006b4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d10a      	bne.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006b58:	4b68      	ldr	r3, [pc, #416]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b5c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b66:	4a65      	ldr	r2, [pc, #404]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b68:	430b      	orrs	r3, r1
 8006b6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b6c:	e003      	b.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006b76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006b82:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006b86:	2300      	movs	r3, #0
 8006b88:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006b8c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006b90:	460b      	mov	r3, r1
 8006b92:	4313      	orrs	r3, r2
 8006b94:	d051      	beq.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ba0:	d035      	beq.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006ba2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ba6:	d82e      	bhi.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006ba8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006bac:	d031      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006bae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006bb2:	d828      	bhi.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006bb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bb8:	d01a      	beq.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006bba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bbe:	d822      	bhi.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d003      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006bc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bc8:	d007      	beq.n	8006bda <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006bca:	e01c      	b.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bcc:	4b4b      	ldr	r3, [pc, #300]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd0:	4a4a      	ldr	r2, [pc, #296]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006bd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006bd8:	e01c      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bde:	3308      	adds	r3, #8
 8006be0:	2100      	movs	r1, #0
 8006be2:	4618      	mov	r0, r3
 8006be4:	f002 f940 	bl	8008e68 <RCCEx_PLL2_Config>
 8006be8:	4603      	mov	r3, r0
 8006bea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006bee:	e011      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bf4:	3328      	adds	r3, #40	@ 0x28
 8006bf6:	2100      	movs	r1, #0
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f002 f9e7 	bl	8008fcc <RCCEx_PLL3_Config>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006c04:	e006      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c06:	2301      	movs	r3, #1
 8006c08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c0c:	e002      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006c0e:	bf00      	nop
 8006c10:	e000      	b.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006c12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10a      	bne.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006c1c:	4b37      	ldr	r3, [pc, #220]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c20:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c2a:	4a34      	ldr	r2, [pc, #208]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c2c:	430b      	orrs	r3, r1
 8006c2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c30:	e003      	b.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c42:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006c46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006c50:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006c54:	460b      	mov	r3, r1
 8006c56:	4313      	orrs	r3, r2
 8006c58:	d056      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c64:	d033      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006c66:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c6a:	d82c      	bhi.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006c70:	d02f      	beq.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006c72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006c76:	d826      	bhi.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c78:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c7c:	d02b      	beq.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006c7e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c82:	d820      	bhi.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c88:	d012      	beq.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006c8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c8e:	d81a      	bhi.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d022      	beq.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c98:	d115      	bne.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c9e:	3308      	adds	r3, #8
 8006ca0:	2101      	movs	r1, #1
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f002 f8e0 	bl	8008e68 <RCCEx_PLL2_Config>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006cae:	e015      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cb4:	3328      	adds	r3, #40	@ 0x28
 8006cb6:	2101      	movs	r1, #1
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f002 f987 	bl	8008fcc <RCCEx_PLL3_Config>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006cc4:	e00a      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ccc:	e006      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006cce:	bf00      	nop
 8006cd0:	e004      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006cd2:	bf00      	nop
 8006cd4:	e002      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006cd6:	bf00      	nop
 8006cd8:	e000      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006cda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d10d      	bne.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006ce4:	4b05      	ldr	r3, [pc, #20]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ce8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006cf2:	4a02      	ldr	r2, [pc, #8]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006cf4:	430b      	orrs	r3, r1
 8006cf6:	6513      	str	r3, [r2, #80]	@ 0x50
 8006cf8:	e006      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006cfa:	bf00      	nop
 8006cfc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d10:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006d14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d18:	2300      	movs	r3, #0
 8006d1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d1e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006d22:	460b      	mov	r3, r1
 8006d24:	4313      	orrs	r3, r2
 8006d26:	d055      	beq.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d2c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006d30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006d34:	d033      	beq.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006d36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006d3a:	d82c      	bhi.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d40:	d02f      	beq.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006d42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d46:	d826      	bhi.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d48:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006d4c:	d02b      	beq.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006d4e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006d52:	d820      	bhi.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d58:	d012      	beq.n	8006d80 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006d5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d5e:	d81a      	bhi.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d022      	beq.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006d64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d68:	d115      	bne.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d6e:	3308      	adds	r3, #8
 8006d70:	2101      	movs	r1, #1
 8006d72:	4618      	mov	r0, r3
 8006d74:	f002 f878 	bl	8008e68 <RCCEx_PLL2_Config>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006d7e:	e015      	b.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d84:	3328      	adds	r3, #40	@ 0x28
 8006d86:	2101      	movs	r1, #1
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f002 f91f 	bl	8008fcc <RCCEx_PLL3_Config>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006d94:	e00a      	b.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d9c:	e006      	b.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d9e:	bf00      	nop
 8006da0:	e004      	b.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006da2:	bf00      	nop
 8006da4:	e002      	b.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006da6:	bf00      	nop
 8006da8:	e000      	b.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006daa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d10b      	bne.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006db4:	4ba3      	ldr	r3, [pc, #652]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006db8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006dbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dc0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006dc4:	4a9f      	ldr	r2, [pc, #636]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006dc6:	430b      	orrs	r3, r1
 8006dc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8006dca:	e003      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ddc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006de0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006de4:	2300      	movs	r3, #0
 8006de6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006dea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006dee:	460b      	mov	r3, r1
 8006df0:	4313      	orrs	r3, r2
 8006df2:	d037      	beq.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006dfe:	d00e      	beq.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006e00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e04:	d816      	bhi.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d018      	beq.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006e0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e0e:	d111      	bne.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e10:	4b8c      	ldr	r3, [pc, #560]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e14:	4a8b      	ldr	r2, [pc, #556]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006e1c:	e00f      	b.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e22:	3308      	adds	r3, #8
 8006e24:	2101      	movs	r1, #1
 8006e26:	4618      	mov	r0, r3
 8006e28:	f002 f81e 	bl	8008e68 <RCCEx_PLL2_Config>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006e32:	e004      	b.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e3a:	e000      	b.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006e3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d10a      	bne.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006e46:	4b7f      	ldr	r3, [pc, #508]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e4a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e54:	4a7b      	ldr	r2, [pc, #492]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e56:	430b      	orrs	r3, r1
 8006e58:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e5a:	e003      	b.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e6c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006e70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e74:	2300      	movs	r3, #0
 8006e76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006e7a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006e7e:	460b      	mov	r3, r1
 8006e80:	4313      	orrs	r3, r2
 8006e82:	d039      	beq.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e8a:	2b03      	cmp	r3, #3
 8006e8c:	d81c      	bhi.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e94 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e94:	08006ed1 	.word	0x08006ed1
 8006e98:	08006ea5 	.word	0x08006ea5
 8006e9c:	08006eb3 	.word	0x08006eb3
 8006ea0:	08006ed1 	.word	0x08006ed1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ea4:	4b67      	ldr	r3, [pc, #412]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ea8:	4a66      	ldr	r2, [pc, #408]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006eaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006eae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006eb0:	e00f      	b.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eb6:	3308      	adds	r3, #8
 8006eb8:	2102      	movs	r1, #2
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f001 ffd4 	bl	8008e68 <RCCEx_PLL2_Config>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006ec6:	e004      	b.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ece:	e000      	b.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006ed0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d10a      	bne.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006eda:	4b5a      	ldr	r3, [pc, #360]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ede:	f023 0103 	bic.w	r1, r3, #3
 8006ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ee8:	4a56      	ldr	r2, [pc, #344]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006eea:	430b      	orrs	r3, r1
 8006eec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006eee:	e003      	b.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ef0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ef4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f00:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006f04:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f08:	2300      	movs	r3, #0
 8006f0a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006f0e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006f12:	460b      	mov	r3, r1
 8006f14:	4313      	orrs	r3, r2
 8006f16:	f000 809f 	beq.w	8007058 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f1a:	4b4b      	ldr	r3, [pc, #300]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a4a      	ldr	r2, [pc, #296]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006f20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f24:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f26:	f7fa fc1b 	bl	8001760 <HAL_GetTick>
 8006f2a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f2e:	e00b      	b.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f30:	f7fa fc16 	bl	8001760 <HAL_GetTick>
 8006f34:	4602      	mov	r2, r0
 8006f36:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006f3a:	1ad3      	subs	r3, r2, r3
 8006f3c:	2b64      	cmp	r3, #100	@ 0x64
 8006f3e:	d903      	bls.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006f40:	2303      	movs	r3, #3
 8006f42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f46:	e005      	b.n	8006f54 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f48:	4b3f      	ldr	r3, [pc, #252]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d0ed      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006f54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d179      	bne.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006f5c:	4b39      	ldr	r3, [pc, #228]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f5e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f64:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006f68:	4053      	eors	r3, r2
 8006f6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d015      	beq.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f72:	4b34      	ldr	r3, [pc, #208]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f7a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006f7e:	4b31      	ldr	r3, [pc, #196]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f82:	4a30      	ldr	r2, [pc, #192]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f88:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006f8a:	4b2e      	ldr	r3, [pc, #184]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f8e:	4a2d      	ldr	r2, [pc, #180]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f94:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006f96:	4a2b      	ldr	r2, [pc, #172]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f98:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006f9c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fa2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006fa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006faa:	d118      	bne.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fac:	f7fa fbd8 	bl	8001760 <HAL_GetTick>
 8006fb0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006fb4:	e00d      	b.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fb6:	f7fa fbd3 	bl	8001760 <HAL_GetTick>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006fc0:	1ad2      	subs	r2, r2, r3
 8006fc2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d903      	bls.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006fca:	2303      	movs	r3, #3
 8006fcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006fd0:	e005      	b.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006fd2:	4b1c      	ldr	r3, [pc, #112]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fd6:	f003 0302 	and.w	r3, r3, #2
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d0eb      	beq.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006fde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d129      	bne.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006fee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ff2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ff6:	d10e      	bne.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006ff8:	4b12      	ldr	r3, [pc, #72]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ffa:	691b      	ldr	r3, [r3, #16]
 8006ffc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007004:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007008:	091a      	lsrs	r2, r3, #4
 800700a:	4b10      	ldr	r3, [pc, #64]	@ (800704c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800700c:	4013      	ands	r3, r2
 800700e:	4a0d      	ldr	r2, [pc, #52]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007010:	430b      	orrs	r3, r1
 8007012:	6113      	str	r3, [r2, #16]
 8007014:	e005      	b.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8007016:	4b0b      	ldr	r3, [pc, #44]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	4a0a      	ldr	r2, [pc, #40]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800701c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007020:	6113      	str	r3, [r2, #16]
 8007022:	4b08      	ldr	r3, [pc, #32]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007024:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800702a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800702e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007032:	4a04      	ldr	r2, [pc, #16]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007034:	430b      	orrs	r3, r1
 8007036:	6713      	str	r3, [r2, #112]	@ 0x70
 8007038:	e00e      	b.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800703a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800703e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007042:	e009      	b.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007044:	58024400 	.word	0x58024400
 8007048:	58024800 	.word	0x58024800
 800704c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007050:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007054:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800705c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007060:	f002 0301 	and.w	r3, r2, #1
 8007064:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007068:	2300      	movs	r3, #0
 800706a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800706e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007072:	460b      	mov	r3, r1
 8007074:	4313      	orrs	r3, r2
 8007076:	f000 8089 	beq.w	800718c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800707a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800707e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007080:	2b28      	cmp	r3, #40	@ 0x28
 8007082:	d86b      	bhi.n	800715c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007084:	a201      	add	r2, pc, #4	@ (adr r2, 800708c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800708a:	bf00      	nop
 800708c:	08007165 	.word	0x08007165
 8007090:	0800715d 	.word	0x0800715d
 8007094:	0800715d 	.word	0x0800715d
 8007098:	0800715d 	.word	0x0800715d
 800709c:	0800715d 	.word	0x0800715d
 80070a0:	0800715d 	.word	0x0800715d
 80070a4:	0800715d 	.word	0x0800715d
 80070a8:	0800715d 	.word	0x0800715d
 80070ac:	08007131 	.word	0x08007131
 80070b0:	0800715d 	.word	0x0800715d
 80070b4:	0800715d 	.word	0x0800715d
 80070b8:	0800715d 	.word	0x0800715d
 80070bc:	0800715d 	.word	0x0800715d
 80070c0:	0800715d 	.word	0x0800715d
 80070c4:	0800715d 	.word	0x0800715d
 80070c8:	0800715d 	.word	0x0800715d
 80070cc:	08007147 	.word	0x08007147
 80070d0:	0800715d 	.word	0x0800715d
 80070d4:	0800715d 	.word	0x0800715d
 80070d8:	0800715d 	.word	0x0800715d
 80070dc:	0800715d 	.word	0x0800715d
 80070e0:	0800715d 	.word	0x0800715d
 80070e4:	0800715d 	.word	0x0800715d
 80070e8:	0800715d 	.word	0x0800715d
 80070ec:	08007165 	.word	0x08007165
 80070f0:	0800715d 	.word	0x0800715d
 80070f4:	0800715d 	.word	0x0800715d
 80070f8:	0800715d 	.word	0x0800715d
 80070fc:	0800715d 	.word	0x0800715d
 8007100:	0800715d 	.word	0x0800715d
 8007104:	0800715d 	.word	0x0800715d
 8007108:	0800715d 	.word	0x0800715d
 800710c:	08007165 	.word	0x08007165
 8007110:	0800715d 	.word	0x0800715d
 8007114:	0800715d 	.word	0x0800715d
 8007118:	0800715d 	.word	0x0800715d
 800711c:	0800715d 	.word	0x0800715d
 8007120:	0800715d 	.word	0x0800715d
 8007124:	0800715d 	.word	0x0800715d
 8007128:	0800715d 	.word	0x0800715d
 800712c:	08007165 	.word	0x08007165
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007130:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007134:	3308      	adds	r3, #8
 8007136:	2101      	movs	r1, #1
 8007138:	4618      	mov	r0, r3
 800713a:	f001 fe95 	bl	8008e68 <RCCEx_PLL2_Config>
 800713e:	4603      	mov	r3, r0
 8007140:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007144:	e00f      	b.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800714a:	3328      	adds	r3, #40	@ 0x28
 800714c:	2101      	movs	r1, #1
 800714e:	4618      	mov	r0, r3
 8007150:	f001 ff3c 	bl	8008fcc <RCCEx_PLL3_Config>
 8007154:	4603      	mov	r3, r0
 8007156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800715a:	e004      	b.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007162:	e000      	b.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007164:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800716a:	2b00      	cmp	r3, #0
 800716c:	d10a      	bne.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800716e:	4bbf      	ldr	r3, [pc, #764]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007172:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800717a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800717c:	4abb      	ldr	r2, [pc, #748]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800717e:	430b      	orrs	r3, r1
 8007180:	6553      	str	r3, [r2, #84]	@ 0x54
 8007182:	e003      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007184:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007188:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800718c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007194:	f002 0302 	and.w	r3, r2, #2
 8007198:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800719c:	2300      	movs	r3, #0
 800719e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80071a2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80071a6:	460b      	mov	r3, r1
 80071a8:	4313      	orrs	r3, r2
 80071aa:	d041      	beq.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80071ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071b2:	2b05      	cmp	r3, #5
 80071b4:	d824      	bhi.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80071b6:	a201      	add	r2, pc, #4	@ (adr r2, 80071bc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80071b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071bc:	08007209 	.word	0x08007209
 80071c0:	080071d5 	.word	0x080071d5
 80071c4:	080071eb 	.word	0x080071eb
 80071c8:	08007209 	.word	0x08007209
 80071cc:	08007209 	.word	0x08007209
 80071d0:	08007209 	.word	0x08007209
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80071d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071d8:	3308      	adds	r3, #8
 80071da:	2101      	movs	r1, #1
 80071dc:	4618      	mov	r0, r3
 80071de:	f001 fe43 	bl	8008e68 <RCCEx_PLL2_Config>
 80071e2:	4603      	mov	r3, r0
 80071e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80071e8:	e00f      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80071ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071ee:	3328      	adds	r3, #40	@ 0x28
 80071f0:	2101      	movs	r1, #1
 80071f2:	4618      	mov	r0, r3
 80071f4:	f001 feea 	bl	8008fcc <RCCEx_PLL3_Config>
 80071f8:	4603      	mov	r3, r0
 80071fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80071fe:	e004      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007206:	e000      	b.n	800720a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007208:	bf00      	nop
    }

    if (ret == HAL_OK)
 800720a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800720e:	2b00      	cmp	r3, #0
 8007210:	d10a      	bne.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007212:	4b96      	ldr	r3, [pc, #600]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007216:	f023 0107 	bic.w	r1, r3, #7
 800721a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800721e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007220:	4a92      	ldr	r2, [pc, #584]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007222:	430b      	orrs	r3, r1
 8007224:	6553      	str	r3, [r2, #84]	@ 0x54
 8007226:	e003      	b.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007228:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800722c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007238:	f002 0304 	and.w	r3, r2, #4
 800723c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007240:	2300      	movs	r3, #0
 8007242:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007246:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800724a:	460b      	mov	r3, r1
 800724c:	4313      	orrs	r3, r2
 800724e:	d044      	beq.n	80072da <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007254:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007258:	2b05      	cmp	r3, #5
 800725a:	d825      	bhi.n	80072a8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800725c:	a201      	add	r2, pc, #4	@ (adr r2, 8007264 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800725e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007262:	bf00      	nop
 8007264:	080072b1 	.word	0x080072b1
 8007268:	0800727d 	.word	0x0800727d
 800726c:	08007293 	.word	0x08007293
 8007270:	080072b1 	.word	0x080072b1
 8007274:	080072b1 	.word	0x080072b1
 8007278:	080072b1 	.word	0x080072b1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800727c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007280:	3308      	adds	r3, #8
 8007282:	2101      	movs	r1, #1
 8007284:	4618      	mov	r0, r3
 8007286:	f001 fdef 	bl	8008e68 <RCCEx_PLL2_Config>
 800728a:	4603      	mov	r3, r0
 800728c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007290:	e00f      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007296:	3328      	adds	r3, #40	@ 0x28
 8007298:	2101      	movs	r1, #1
 800729a:	4618      	mov	r0, r3
 800729c:	f001 fe96 	bl	8008fcc <RCCEx_PLL3_Config>
 80072a0:	4603      	mov	r3, r0
 80072a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80072a6:	e004      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072ae:	e000      	b.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80072b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d10b      	bne.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80072ba:	4b6c      	ldr	r3, [pc, #432]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80072bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072be:	f023 0107 	bic.w	r1, r3, #7
 80072c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072ca:	4a68      	ldr	r2, [pc, #416]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80072cc:	430b      	orrs	r3, r1
 80072ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80072d0:	e003      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80072da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e2:	f002 0320 	and.w	r3, r2, #32
 80072e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80072ea:	2300      	movs	r3, #0
 80072ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80072f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80072f4:	460b      	mov	r3, r1
 80072f6:	4313      	orrs	r3, r2
 80072f8:	d055      	beq.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80072fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007302:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007306:	d033      	beq.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007308:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800730c:	d82c      	bhi.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800730e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007312:	d02f      	beq.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007314:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007318:	d826      	bhi.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800731a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800731e:	d02b      	beq.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007320:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007324:	d820      	bhi.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007326:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800732a:	d012      	beq.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800732c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007330:	d81a      	bhi.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007332:	2b00      	cmp	r3, #0
 8007334:	d022      	beq.n	800737c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007336:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800733a:	d115      	bne.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800733c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007340:	3308      	adds	r3, #8
 8007342:	2100      	movs	r1, #0
 8007344:	4618      	mov	r0, r3
 8007346:	f001 fd8f 	bl	8008e68 <RCCEx_PLL2_Config>
 800734a:	4603      	mov	r3, r0
 800734c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007350:	e015      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007356:	3328      	adds	r3, #40	@ 0x28
 8007358:	2102      	movs	r1, #2
 800735a:	4618      	mov	r0, r3
 800735c:	f001 fe36 	bl	8008fcc <RCCEx_PLL3_Config>
 8007360:	4603      	mov	r3, r0
 8007362:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007366:	e00a      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800736e:	e006      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007370:	bf00      	nop
 8007372:	e004      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007374:	bf00      	nop
 8007376:	e002      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007378:	bf00      	nop
 800737a:	e000      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800737c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800737e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007382:	2b00      	cmp	r3, #0
 8007384:	d10b      	bne.n	800739e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007386:	4b39      	ldr	r3, [pc, #228]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800738a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800738e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007392:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007396:	4a35      	ldr	r2, [pc, #212]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007398:	430b      	orrs	r3, r1
 800739a:	6553      	str	r3, [r2, #84]	@ 0x54
 800739c:	e003      	b.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800739e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80073a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ae:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80073b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80073b6:	2300      	movs	r3, #0
 80073b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80073bc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80073c0:	460b      	mov	r3, r1
 80073c2:	4313      	orrs	r3, r2
 80073c4:	d058      	beq.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80073c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073ce:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80073d2:	d033      	beq.n	800743c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80073d4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80073d8:	d82c      	bhi.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80073da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073de:	d02f      	beq.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80073e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073e4:	d826      	bhi.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80073e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80073ea:	d02b      	beq.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80073ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80073f0:	d820      	bhi.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80073f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073f6:	d012      	beq.n	800741e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80073f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073fc:	d81a      	bhi.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d022      	beq.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007406:	d115      	bne.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800740c:	3308      	adds	r3, #8
 800740e:	2100      	movs	r1, #0
 8007410:	4618      	mov	r0, r3
 8007412:	f001 fd29 	bl	8008e68 <RCCEx_PLL2_Config>
 8007416:	4603      	mov	r3, r0
 8007418:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800741c:	e015      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800741e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007422:	3328      	adds	r3, #40	@ 0x28
 8007424:	2102      	movs	r1, #2
 8007426:	4618      	mov	r0, r3
 8007428:	f001 fdd0 	bl	8008fcc <RCCEx_PLL3_Config>
 800742c:	4603      	mov	r3, r0
 800742e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007432:	e00a      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800743a:	e006      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800743c:	bf00      	nop
 800743e:	e004      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007440:	bf00      	nop
 8007442:	e002      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007444:	bf00      	nop
 8007446:	e000      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007448:	bf00      	nop
    }

    if (ret == HAL_OK)
 800744a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800744e:	2b00      	cmp	r3, #0
 8007450:	d10e      	bne.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007452:	4b06      	ldr	r3, [pc, #24]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007456:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800745a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800745e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007462:	4a02      	ldr	r2, [pc, #8]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007464:	430b      	orrs	r3, r1
 8007466:	6593      	str	r3, [r2, #88]	@ 0x58
 8007468:	e006      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800746a:	bf00      	nop
 800746c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007470:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007474:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800747c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007480:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007484:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007488:	2300      	movs	r3, #0
 800748a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800748e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007492:	460b      	mov	r3, r1
 8007494:	4313      	orrs	r3, r2
 8007496:	d055      	beq.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800749c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80074a0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80074a4:	d033      	beq.n	800750e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80074a6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80074aa:	d82c      	bhi.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80074ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074b0:	d02f      	beq.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80074b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074b6:	d826      	bhi.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80074b8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80074bc:	d02b      	beq.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80074be:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80074c2:	d820      	bhi.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80074c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074c8:	d012      	beq.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80074ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074ce:	d81a      	bhi.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d022      	beq.n	800751a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80074d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074d8:	d115      	bne.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80074da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074de:	3308      	adds	r3, #8
 80074e0:	2100      	movs	r1, #0
 80074e2:	4618      	mov	r0, r3
 80074e4:	f001 fcc0 	bl	8008e68 <RCCEx_PLL2_Config>
 80074e8:	4603      	mov	r3, r0
 80074ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80074ee:	e015      	b.n	800751c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80074f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074f4:	3328      	adds	r3, #40	@ 0x28
 80074f6:	2102      	movs	r1, #2
 80074f8:	4618      	mov	r0, r3
 80074fa:	f001 fd67 	bl	8008fcc <RCCEx_PLL3_Config>
 80074fe:	4603      	mov	r3, r0
 8007500:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007504:	e00a      	b.n	800751c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800750c:	e006      	b.n	800751c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800750e:	bf00      	nop
 8007510:	e004      	b.n	800751c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007512:	bf00      	nop
 8007514:	e002      	b.n	800751c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007516:	bf00      	nop
 8007518:	e000      	b.n	800751c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800751a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800751c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007520:	2b00      	cmp	r3, #0
 8007522:	d10b      	bne.n	800753c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007524:	4ba1      	ldr	r3, [pc, #644]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007528:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800752c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007530:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007534:	4a9d      	ldr	r2, [pc, #628]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007536:	430b      	orrs	r3, r1
 8007538:	6593      	str	r3, [r2, #88]	@ 0x58
 800753a:	e003      	b.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800753c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007540:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800754c:	f002 0308 	and.w	r3, r2, #8
 8007550:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007554:	2300      	movs	r3, #0
 8007556:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800755a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800755e:	460b      	mov	r3, r1
 8007560:	4313      	orrs	r3, r2
 8007562:	d01e      	beq.n	80075a2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007568:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800756c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007570:	d10c      	bne.n	800758c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007576:	3328      	adds	r3, #40	@ 0x28
 8007578:	2102      	movs	r1, #2
 800757a:	4618      	mov	r0, r3
 800757c:	f001 fd26 	bl	8008fcc <RCCEx_PLL3_Config>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d002      	beq.n	800758c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800758c:	4b87      	ldr	r3, [pc, #540]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800758e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007590:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007598:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800759c:	4a83      	ldr	r2, [pc, #524]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800759e:	430b      	orrs	r3, r1
 80075a0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80075a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075aa:	f002 0310 	and.w	r3, r2, #16
 80075ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80075b2:	2300      	movs	r3, #0
 80075b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80075b8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80075bc:	460b      	mov	r3, r1
 80075be:	4313      	orrs	r3, r2
 80075c0:	d01e      	beq.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80075c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80075ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075ce:	d10c      	bne.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80075d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075d4:	3328      	adds	r3, #40	@ 0x28
 80075d6:	2102      	movs	r1, #2
 80075d8:	4618      	mov	r0, r3
 80075da:	f001 fcf7 	bl	8008fcc <RCCEx_PLL3_Config>
 80075de:	4603      	mov	r3, r0
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d002      	beq.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80075e4:	2301      	movs	r3, #1
 80075e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80075ea:	4b70      	ldr	r3, [pc, #448]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80075f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80075fa:	4a6c      	ldr	r2, [pc, #432]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075fc:	430b      	orrs	r3, r1
 80075fe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007608:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800760c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007610:	2300      	movs	r3, #0
 8007612:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007616:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800761a:	460b      	mov	r3, r1
 800761c:	4313      	orrs	r3, r2
 800761e:	d03e      	beq.n	800769e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007624:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007628:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800762c:	d022      	beq.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800762e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007632:	d81b      	bhi.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007634:	2b00      	cmp	r3, #0
 8007636:	d003      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007638:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800763c:	d00b      	beq.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800763e:	e015      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007644:	3308      	adds	r3, #8
 8007646:	2100      	movs	r1, #0
 8007648:	4618      	mov	r0, r3
 800764a:	f001 fc0d 	bl	8008e68 <RCCEx_PLL2_Config>
 800764e:	4603      	mov	r3, r0
 8007650:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007654:	e00f      	b.n	8007676 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800765a:	3328      	adds	r3, #40	@ 0x28
 800765c:	2102      	movs	r1, #2
 800765e:	4618      	mov	r0, r3
 8007660:	f001 fcb4 	bl	8008fcc <RCCEx_PLL3_Config>
 8007664:	4603      	mov	r3, r0
 8007666:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800766a:	e004      	b.n	8007676 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007672:	e000      	b.n	8007676 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007674:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007676:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800767a:	2b00      	cmp	r3, #0
 800767c:	d10b      	bne.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800767e:	4b4b      	ldr	r3, [pc, #300]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007682:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800768a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800768e:	4a47      	ldr	r2, [pc, #284]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007690:	430b      	orrs	r3, r1
 8007692:	6593      	str	r3, [r2, #88]	@ 0x58
 8007694:	e003      	b.n	800769e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007696:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800769a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800769e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80076aa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80076ac:	2300      	movs	r3, #0
 80076ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80076b0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80076b4:	460b      	mov	r3, r1
 80076b6:	4313      	orrs	r3, r2
 80076b8:	d03b      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80076ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80076c6:	d01f      	beq.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80076c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80076cc:	d818      	bhi.n	8007700 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80076ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076d2:	d003      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80076d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80076d8:	d007      	beq.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80076da:	e011      	b.n	8007700 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076dc:	4b33      	ldr	r3, [pc, #204]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e0:	4a32      	ldr	r2, [pc, #200]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80076e8:	e00f      	b.n	800770a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80076ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ee:	3328      	adds	r3, #40	@ 0x28
 80076f0:	2101      	movs	r1, #1
 80076f2:	4618      	mov	r0, r3
 80076f4:	f001 fc6a 	bl	8008fcc <RCCEx_PLL3_Config>
 80076f8:	4603      	mov	r3, r0
 80076fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80076fe:	e004      	b.n	800770a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007706:	e000      	b.n	800770a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007708:	bf00      	nop
    }

    if (ret == HAL_OK)
 800770a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800770e:	2b00      	cmp	r3, #0
 8007710:	d10b      	bne.n	800772a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007712:	4b26      	ldr	r3, [pc, #152]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007716:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800771a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800771e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007722:	4a22      	ldr	r2, [pc, #136]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007724:	430b      	orrs	r3, r1
 8007726:	6553      	str	r3, [r2, #84]	@ 0x54
 8007728:	e003      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800772a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800772e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800773e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007740:	2300      	movs	r3, #0
 8007742:	677b      	str	r3, [r7, #116]	@ 0x74
 8007744:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007748:	460b      	mov	r3, r1
 800774a:	4313      	orrs	r3, r2
 800774c:	d034      	beq.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800774e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007754:	2b00      	cmp	r3, #0
 8007756:	d003      	beq.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007758:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800775c:	d007      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800775e:	e011      	b.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007760:	4b12      	ldr	r3, [pc, #72]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007764:	4a11      	ldr	r2, [pc, #68]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007766:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800776a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800776c:	e00e      	b.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800776e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007772:	3308      	adds	r3, #8
 8007774:	2102      	movs	r1, #2
 8007776:	4618      	mov	r0, r3
 8007778:	f001 fb76 	bl	8008e68 <RCCEx_PLL2_Config>
 800777c:	4603      	mov	r3, r0
 800777e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007782:	e003      	b.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800778a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800778c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007790:	2b00      	cmp	r3, #0
 8007792:	d10d      	bne.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007794:	4b05      	ldr	r3, [pc, #20]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007798:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800779c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077a2:	4a02      	ldr	r2, [pc, #8]	@ (80077ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80077a4:	430b      	orrs	r3, r1
 80077a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077a8:	e006      	b.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80077aa:	bf00      	nop
 80077ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80077b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80077c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80077c6:	2300      	movs	r3, #0
 80077c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80077ca:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80077ce:	460b      	mov	r3, r1
 80077d0:	4313      	orrs	r3, r2
 80077d2:	d00c      	beq.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80077d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077d8:	3328      	adds	r3, #40	@ 0x28
 80077da:	2102      	movs	r1, #2
 80077dc:	4618      	mov	r0, r3
 80077de:	f001 fbf5 	bl	8008fcc <RCCEx_PLL3_Config>
 80077e2:	4603      	mov	r3, r0
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d002      	beq.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80077e8:	2301      	movs	r3, #1
 80077ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80077ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80077fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80077fc:	2300      	movs	r3, #0
 80077fe:	667b      	str	r3, [r7, #100]	@ 0x64
 8007800:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007804:	460b      	mov	r3, r1
 8007806:	4313      	orrs	r3, r2
 8007808:	d038      	beq.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800780a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800780e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007812:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007816:	d018      	beq.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007818:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800781c:	d811      	bhi.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800781e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007822:	d014      	beq.n	800784e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007824:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007828:	d80b      	bhi.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800782a:	2b00      	cmp	r3, #0
 800782c:	d011      	beq.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800782e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007832:	d106      	bne.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007834:	4bc3      	ldr	r3, [pc, #780]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007838:	4ac2      	ldr	r2, [pc, #776]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800783a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800783e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007840:	e008      	b.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007848:	e004      	b.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800784a:	bf00      	nop
 800784c:	e002      	b.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800784e:	bf00      	nop
 8007850:	e000      	b.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007852:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007854:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007858:	2b00      	cmp	r3, #0
 800785a:	d10b      	bne.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800785c:	4bb9      	ldr	r3, [pc, #740]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800785e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007860:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007868:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800786c:	4ab5      	ldr	r2, [pc, #724]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800786e:	430b      	orrs	r3, r1
 8007870:	6553      	str	r3, [r2, #84]	@ 0x54
 8007872:	e003      	b.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007874:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007878:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800787c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007884:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007888:	65bb      	str	r3, [r7, #88]	@ 0x58
 800788a:	2300      	movs	r3, #0
 800788c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800788e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007892:	460b      	mov	r3, r1
 8007894:	4313      	orrs	r3, r2
 8007896:	d009      	beq.n	80078ac <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007898:	4baa      	ldr	r3, [pc, #680]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800789a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800789c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80078a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078a6:	4aa7      	ldr	r2, [pc, #668]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078a8:	430b      	orrs	r3, r1
 80078aa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80078ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80078b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80078ba:	2300      	movs	r3, #0
 80078bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80078be:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80078c2:	460b      	mov	r3, r1
 80078c4:	4313      	orrs	r3, r2
 80078c6:	d00a      	beq.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80078c8:	4b9e      	ldr	r3, [pc, #632]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078ca:	691b      	ldr	r3, [r3, #16]
 80078cc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80078d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078d4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80078d8:	4a9a      	ldr	r2, [pc, #616]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078da:	430b      	orrs	r3, r1
 80078dc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80078de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80078ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078ec:	2300      	movs	r3, #0
 80078ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078f0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80078f4:	460b      	mov	r3, r1
 80078f6:	4313      	orrs	r3, r2
 80078f8:	d009      	beq.n	800790e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80078fa:	4b92      	ldr	r3, [pc, #584]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078fe:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007906:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007908:	4a8e      	ldr	r2, [pc, #568]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800790a:	430b      	orrs	r3, r1
 800790c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800790e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007916:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800791a:	643b      	str	r3, [r7, #64]	@ 0x40
 800791c:	2300      	movs	r3, #0
 800791e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007920:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007924:	460b      	mov	r3, r1
 8007926:	4313      	orrs	r3, r2
 8007928:	d00e      	beq.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800792a:	4b86      	ldr	r3, [pc, #536]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800792c:	691b      	ldr	r3, [r3, #16]
 800792e:	4a85      	ldr	r2, [pc, #532]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007930:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007934:	6113      	str	r3, [r2, #16]
 8007936:	4b83      	ldr	r3, [pc, #524]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007938:	6919      	ldr	r1, [r3, #16]
 800793a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800793e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007942:	4a80      	ldr	r2, [pc, #512]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007944:	430b      	orrs	r3, r1
 8007946:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800794c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007950:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007954:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007956:	2300      	movs	r3, #0
 8007958:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800795a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800795e:	460b      	mov	r3, r1
 8007960:	4313      	orrs	r3, r2
 8007962:	d009      	beq.n	8007978 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007964:	4b77      	ldr	r3, [pc, #476]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007966:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007968:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800796c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007972:	4a74      	ldr	r2, [pc, #464]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007974:	430b      	orrs	r3, r1
 8007976:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800797c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007980:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007984:	633b      	str	r3, [r7, #48]	@ 0x30
 8007986:	2300      	movs	r3, #0
 8007988:	637b      	str	r3, [r7, #52]	@ 0x34
 800798a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800798e:	460b      	mov	r3, r1
 8007990:	4313      	orrs	r3, r2
 8007992:	d00a      	beq.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007994:	4b6b      	ldr	r3, [pc, #428]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007998:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800799c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079a4:	4a67      	ldr	r2, [pc, #412]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80079a6:	430b      	orrs	r3, r1
 80079a8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80079aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b2:	2100      	movs	r1, #0
 80079b4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80079b6:	f003 0301 	and.w	r3, r3, #1
 80079ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079bc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80079c0:	460b      	mov	r3, r1
 80079c2:	4313      	orrs	r3, r2
 80079c4:	d011      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ca:	3308      	adds	r3, #8
 80079cc:	2100      	movs	r1, #0
 80079ce:	4618      	mov	r0, r3
 80079d0:	f001 fa4a 	bl	8008e68 <RCCEx_PLL2_Config>
 80079d4:	4603      	mov	r3, r0
 80079d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80079da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d003      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80079ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f2:	2100      	movs	r1, #0
 80079f4:	6239      	str	r1, [r7, #32]
 80079f6:	f003 0302 	and.w	r3, r3, #2
 80079fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80079fc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007a00:	460b      	mov	r3, r1
 8007a02:	4313      	orrs	r3, r2
 8007a04:	d011      	beq.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a0a:	3308      	adds	r3, #8
 8007a0c:	2101      	movs	r1, #1
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f001 fa2a 	bl	8008e68 <RCCEx_PLL2_Config>
 8007a14:	4603      	mov	r3, r0
 8007a16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007a1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d003      	beq.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a32:	2100      	movs	r1, #0
 8007a34:	61b9      	str	r1, [r7, #24]
 8007a36:	f003 0304 	and.w	r3, r3, #4
 8007a3a:	61fb      	str	r3, [r7, #28]
 8007a3c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007a40:	460b      	mov	r3, r1
 8007a42:	4313      	orrs	r3, r2
 8007a44:	d011      	beq.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a4a:	3308      	adds	r3, #8
 8007a4c:	2102      	movs	r1, #2
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f001 fa0a 	bl	8008e68 <RCCEx_PLL2_Config>
 8007a54:	4603      	mov	r3, r0
 8007a56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007a5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d003      	beq.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a72:	2100      	movs	r1, #0
 8007a74:	6139      	str	r1, [r7, #16]
 8007a76:	f003 0308 	and.w	r3, r3, #8
 8007a7a:	617b      	str	r3, [r7, #20]
 8007a7c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007a80:	460b      	mov	r3, r1
 8007a82:	4313      	orrs	r3, r2
 8007a84:	d011      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a8a:	3328      	adds	r3, #40	@ 0x28
 8007a8c:	2100      	movs	r1, #0
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f001 fa9c 	bl	8008fcc <RCCEx_PLL3_Config>
 8007a94:	4603      	mov	r3, r0
 8007a96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007a9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d003      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007aa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007aa6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab2:	2100      	movs	r1, #0
 8007ab4:	60b9      	str	r1, [r7, #8]
 8007ab6:	f003 0310 	and.w	r3, r3, #16
 8007aba:	60fb      	str	r3, [r7, #12]
 8007abc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007ac0:	460b      	mov	r3, r1
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	d011      	beq.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aca:	3328      	adds	r3, #40	@ 0x28
 8007acc:	2101      	movs	r1, #1
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f001 fa7c 	bl	8008fcc <RCCEx_PLL3_Config>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007ada:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d003      	beq.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ae2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ae6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af2:	2100      	movs	r1, #0
 8007af4:	6039      	str	r1, [r7, #0]
 8007af6:	f003 0320 	and.w	r3, r3, #32
 8007afa:	607b      	str	r3, [r7, #4]
 8007afc:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007b00:	460b      	mov	r3, r1
 8007b02:	4313      	orrs	r3, r2
 8007b04:	d011      	beq.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b0a:	3328      	adds	r3, #40	@ 0x28
 8007b0c:	2102      	movs	r1, #2
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f001 fa5c 	bl	8008fcc <RCCEx_PLL3_Config>
 8007b14:	4603      	mov	r3, r0
 8007b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007b1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d003      	beq.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007b2a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d101      	bne.n	8007b36 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007b32:	2300      	movs	r3, #0
 8007b34:	e000      	b.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007b36:	2301      	movs	r3, #1
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b44:	58024400 	.word	0x58024400

08007b48 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b090      	sub	sp, #64	@ 0x40
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007b52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b56:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8007b5a:	430b      	orrs	r3, r1
 8007b5c:	f040 8094 	bne.w	8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8007b60:	4b9e      	ldr	r3, [pc, #632]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b64:	f003 0307 	and.w	r3, r3, #7
 8007b68:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6c:	2b04      	cmp	r3, #4
 8007b6e:	f200 8087 	bhi.w	8007c80 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007b72:	a201      	add	r2, pc, #4	@ (adr r2, 8007b78 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8007b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b78:	08007b8d 	.word	0x08007b8d
 8007b7c:	08007bb5 	.word	0x08007bb5
 8007b80:	08007bdd 	.word	0x08007bdd
 8007b84:	08007c79 	.word	0x08007c79
 8007b88:	08007c05 	.word	0x08007c05
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007b8c:	4b93      	ldr	r3, [pc, #588]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b98:	d108      	bne.n	8007bac <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f001 f810 	bl	8008bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ba8:	f000 bd45 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bac:	2300      	movs	r3, #0
 8007bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bb0:	f000 bd41 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007bb4:	4b89      	ldr	r3, [pc, #548]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007bc0:	d108      	bne.n	8007bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007bc2:	f107 0318 	add.w	r3, r7, #24
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f000 fd54 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007bcc:	69bb      	ldr	r3, [r7, #24]
 8007bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007bd0:	f000 bd31 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bd8:	f000 bd2d 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007bdc:	4b7f      	ldr	r3, [pc, #508]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007be4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007be8:	d108      	bne.n	8007bfc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007bea:	f107 030c 	add.w	r3, r7, #12
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f000 fe94 	bl	800891c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007bf8:	f000 bd1d 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c00:	f000 bd19 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007c04:	4b75      	ldr	r3, [pc, #468]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007c0c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007c0e:	4b73      	ldr	r3, [pc, #460]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f003 0304 	and.w	r3, r3, #4
 8007c16:	2b04      	cmp	r3, #4
 8007c18:	d10c      	bne.n	8007c34 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d109      	bne.n	8007c34 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007c20:	4b6e      	ldr	r3, [pc, #440]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	08db      	lsrs	r3, r3, #3
 8007c26:	f003 0303 	and.w	r3, r3, #3
 8007c2a:	4a6d      	ldr	r2, [pc, #436]	@ (8007de0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8007c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c32:	e01f      	b.n	8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007c34:	4b69      	ldr	r3, [pc, #420]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c40:	d106      	bne.n	8007c50 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8007c42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c48:	d102      	bne.n	8007c50 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007c4a:	4b66      	ldr	r3, [pc, #408]	@ (8007de4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c4e:	e011      	b.n	8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007c50:	4b62      	ldr	r3, [pc, #392]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c5c:	d106      	bne.n	8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8007c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c64:	d102      	bne.n	8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007c66:	4b60      	ldr	r3, [pc, #384]	@ (8007de8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c6a:	e003      	b.n	8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007c70:	f000 bce1 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007c74:	f000 bcdf 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007c78:	4b5c      	ldr	r3, [pc, #368]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c7c:	f000 bcdb 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007c80:	2300      	movs	r3, #0
 8007c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c84:	f000 bcd7 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8007c88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c8c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8007c90:	430b      	orrs	r3, r1
 8007c92:	f040 80ad 	bne.w	8007df0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8007c96:	4b51      	ldr	r3, [pc, #324]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007c98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c9a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007c9e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ca6:	d056      	beq.n	8007d56 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8007ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007caa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cae:	f200 8090 	bhi.w	8007dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb4:	2bc0      	cmp	r3, #192	@ 0xc0
 8007cb6:	f000 8088 	beq.w	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8007cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cbc:	2bc0      	cmp	r3, #192	@ 0xc0
 8007cbe:	f200 8088 	bhi.w	8007dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc4:	2b80      	cmp	r3, #128	@ 0x80
 8007cc6:	d032      	beq.n	8007d2e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cca:	2b80      	cmp	r3, #128	@ 0x80
 8007ccc:	f200 8081 	bhi.w	8007dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d003      	beq.n	8007cde <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8007cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd8:	2b40      	cmp	r3, #64	@ 0x40
 8007cda:	d014      	beq.n	8007d06 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8007cdc:	e079      	b.n	8007dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007cde:	4b3f      	ldr	r3, [pc, #252]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ce6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007cea:	d108      	bne.n	8007cfe <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007cec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f000 ff67 	bl	8008bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007cfa:	f000 bc9c 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d02:	f000 bc98 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007d06:	4b35      	ldr	r3, [pc, #212]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d12:	d108      	bne.n	8007d26 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d14:	f107 0318 	add.w	r3, r7, #24
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f000 fcab 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007d1e:	69bb      	ldr	r3, [r7, #24]
 8007d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007d22:	f000 bc88 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007d26:	2300      	movs	r3, #0
 8007d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d2a:	f000 bc84 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007d2e:	4b2b      	ldr	r3, [pc, #172]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d3a:	d108      	bne.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d3c:	f107 030c 	add.w	r3, r7, #12
 8007d40:	4618      	mov	r0, r3
 8007d42:	f000 fdeb 	bl	800891c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007d4a:	f000 bc74 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d52:	f000 bc70 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007d56:	4b21      	ldr	r3, [pc, #132]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d5a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007d5e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007d60:	4b1e      	ldr	r3, [pc, #120]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f003 0304 	and.w	r3, r3, #4
 8007d68:	2b04      	cmp	r3, #4
 8007d6a:	d10c      	bne.n	8007d86 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8007d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d109      	bne.n	8007d86 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007d72:	4b1a      	ldr	r3, [pc, #104]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	08db      	lsrs	r3, r3, #3
 8007d78:	f003 0303 	and.w	r3, r3, #3
 8007d7c:	4a18      	ldr	r2, [pc, #96]	@ (8007de0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007d7e:	fa22 f303 	lsr.w	r3, r2, r3
 8007d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d84:	e01f      	b.n	8007dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007d86:	4b15      	ldr	r3, [pc, #84]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d92:	d106      	bne.n	8007da2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8007d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d9a:	d102      	bne.n	8007da2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007d9c:	4b11      	ldr	r3, [pc, #68]	@ (8007de4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8007d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007da0:	e011      	b.n	8007dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007da2:	4b0e      	ldr	r3, [pc, #56]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007daa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007dae:	d106      	bne.n	8007dbe <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8007db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007db2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007db6:	d102      	bne.n	8007dbe <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007db8:	4b0b      	ldr	r3, [pc, #44]	@ (8007de8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007dbc:	e003      	b.n	8007dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007dc2:	f000 bc38 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007dc6:	f000 bc36 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007dca:	4b08      	ldr	r3, [pc, #32]	@ (8007dec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007dce:	f000 bc32 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007dd6:	f000 bc2e 	b.w	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007dda:	bf00      	nop
 8007ddc:	58024400 	.word	0x58024400
 8007de0:	03d09000 	.word	0x03d09000
 8007de4:	003d0900 	.word	0x003d0900
 8007de8:	007a1200 	.word	0x007a1200
 8007dec:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007df0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007df4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007df8:	430b      	orrs	r3, r1
 8007dfa:	f040 809c 	bne.w	8007f36 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8007dfe:	4b9e      	ldr	r3, [pc, #632]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e02:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007e06:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007e0e:	d054      	beq.n	8007eba <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e12:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007e16:	f200 808b 	bhi.w	8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e1c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007e20:	f000 8083 	beq.w	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8007e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e26:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007e2a:	f200 8081 	bhi.w	8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007e34:	d02f      	beq.n	8007e96 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8007e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007e3c:	d878      	bhi.n	8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d004      	beq.n	8007e4e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8007e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007e4a:	d012      	beq.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8007e4c:	e070      	b.n	8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007e4e:	4b8a      	ldr	r3, [pc, #552]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007e5a:	d107      	bne.n	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007e5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e60:	4618      	mov	r0, r3
 8007e62:	f000 feaf 	bl	8008bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e6a:	e3e4      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e70:	e3e1      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007e72:	4b81      	ldr	r3, [pc, #516]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e7e:	d107      	bne.n	8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e80:	f107 0318 	add.w	r3, r7, #24
 8007e84:	4618      	mov	r0, r3
 8007e86:	f000 fbf5 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e8e:	e3d2      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007e90:	2300      	movs	r3, #0
 8007e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e94:	e3cf      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007e96:	4b78      	ldr	r3, [pc, #480]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ea2:	d107      	bne.n	8007eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ea4:	f107 030c 	add.w	r3, r7, #12
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f000 fd37 	bl	800891c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007eb2:	e3c0      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007eb8:	e3bd      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007eba:	4b6f      	ldr	r3, [pc, #444]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ebe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007ec2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007ec4:	4b6c      	ldr	r3, [pc, #432]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f003 0304 	and.w	r3, r3, #4
 8007ecc:	2b04      	cmp	r3, #4
 8007ece:	d10c      	bne.n	8007eea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8007ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d109      	bne.n	8007eea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007ed6:	4b68      	ldr	r3, [pc, #416]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	08db      	lsrs	r3, r3, #3
 8007edc:	f003 0303 	and.w	r3, r3, #3
 8007ee0:	4a66      	ldr	r2, [pc, #408]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007ee2:	fa22 f303 	lsr.w	r3, r2, r3
 8007ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ee8:	e01e      	b.n	8007f28 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007eea:	4b63      	ldr	r3, [pc, #396]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ef2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ef6:	d106      	bne.n	8007f06 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8007ef8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007efa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007efe:	d102      	bne.n	8007f06 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007f00:	4b5f      	ldr	r3, [pc, #380]	@ (8008080 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f04:	e010      	b.n	8007f28 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007f06:	4b5c      	ldr	r3, [pc, #368]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f12:	d106      	bne.n	8007f22 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8007f14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f1a:	d102      	bne.n	8007f22 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007f1c:	4b59      	ldr	r3, [pc, #356]	@ (8008084 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f20:	e002      	b.n	8007f28 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007f22:	2300      	movs	r3, #0
 8007f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007f26:	e386      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007f28:	e385      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007f2a:	4b57      	ldr	r3, [pc, #348]	@ (8008088 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f2e:	e382      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007f30:	2300      	movs	r3, #0
 8007f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f34:	e37f      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007f36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f3a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007f3e:	430b      	orrs	r3, r1
 8007f40:	f040 80a7 	bne.w	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007f44:	4b4c      	ldr	r3, [pc, #304]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f48:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007f4c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007f54:	d055      	beq.n	8008002 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8007f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f58:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007f5c:	f200 8096 	bhi.w	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f62:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007f66:	f000 8084 	beq.w	8008072 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8007f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f6c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007f70:	f200 808c 	bhi.w	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f7a:	d030      	beq.n	8007fde <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8007f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f82:	f200 8083 	bhi.w	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d004      	beq.n	8007f96 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8007f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f92:	d012      	beq.n	8007fba <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8007f94:	e07a      	b.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007f96:	4b38      	ldr	r3, [pc, #224]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007fa2:	d107      	bne.n	8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007fa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f000 fe0b 	bl	8008bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007fb2:	e340      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fb8:	e33d      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007fba:	4b2f      	ldr	r3, [pc, #188]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007fc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007fc6:	d107      	bne.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007fc8:	f107 0318 	add.w	r3, r7, #24
 8007fcc:	4618      	mov	r0, r3
 8007fce:	f000 fb51 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007fd2:	69bb      	ldr	r3, [r7, #24]
 8007fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007fd6:	e32e      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fdc:	e32b      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007fde:	4b26      	ldr	r3, [pc, #152]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007fe6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fea:	d107      	bne.n	8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fec:	f107 030c 	add.w	r3, r7, #12
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f000 fc93 	bl	800891c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ffa:	e31c      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008000:	e319      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008002:	4b1d      	ldr	r3, [pc, #116]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008006:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800800a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800800c:	4b1a      	ldr	r3, [pc, #104]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f003 0304 	and.w	r3, r3, #4
 8008014:	2b04      	cmp	r3, #4
 8008016:	d10c      	bne.n	8008032 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8008018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800801a:	2b00      	cmp	r3, #0
 800801c:	d109      	bne.n	8008032 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800801e:	4b16      	ldr	r3, [pc, #88]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	08db      	lsrs	r3, r3, #3
 8008024:	f003 0303 	and.w	r3, r3, #3
 8008028:	4a14      	ldr	r2, [pc, #80]	@ (800807c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800802a:	fa22 f303 	lsr.w	r3, r2, r3
 800802e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008030:	e01e      	b.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008032:	4b11      	ldr	r3, [pc, #68]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800803a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800803e:	d106      	bne.n	800804e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008042:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008046:	d102      	bne.n	800804e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008048:	4b0d      	ldr	r3, [pc, #52]	@ (8008080 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800804a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800804c:	e010      	b.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800804e:	4b0a      	ldr	r3, [pc, #40]	@ (8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008056:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800805a:	d106      	bne.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800805c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800805e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008062:	d102      	bne.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008064:	4b07      	ldr	r3, [pc, #28]	@ (8008084 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008066:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008068:	e002      	b.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800806a:	2300      	movs	r3, #0
 800806c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800806e:	e2e2      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008070:	e2e1      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008072:	4b05      	ldr	r3, [pc, #20]	@ (8008088 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008074:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008076:	e2de      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008078:	58024400 	.word	0x58024400
 800807c:	03d09000 	.word	0x03d09000
 8008080:	003d0900 	.word	0x003d0900
 8008084:	007a1200 	.word	0x007a1200
 8008088:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800808c:	2300      	movs	r3, #0
 800808e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008090:	e2d1      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008092:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008096:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800809a:	430b      	orrs	r3, r1
 800809c:	f040 809c 	bne.w	80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80080a0:	4b93      	ldr	r3, [pc, #588]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80080a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080a4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80080a8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80080aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80080b0:	d054      	beq.n	800815c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80080b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80080b8:	f200 808b 	bhi.w	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80080bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80080c2:	f000 8083 	beq.w	80081cc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80080c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80080cc:	f200 8081 	bhi.w	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80080d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080d6:	d02f      	beq.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80080d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080de:	d878      	bhi.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80080e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d004      	beq.n	80080f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80080e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080ec:	d012      	beq.n	8008114 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80080ee:	e070      	b.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80080f0:	4b7f      	ldr	r3, [pc, #508]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80080fc:	d107      	bne.n	800810e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80080fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008102:	4618      	mov	r0, r3
 8008104:	f000 fd5e 	bl	8008bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800810a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800810c:	e293      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800810e:	2300      	movs	r3, #0
 8008110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008112:	e290      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008114:	4b76      	ldr	r3, [pc, #472]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800811c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008120:	d107      	bne.n	8008132 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008122:	f107 0318 	add.w	r3, r7, #24
 8008126:	4618      	mov	r0, r3
 8008128:	f000 faa4 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008130:	e281      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008132:	2300      	movs	r3, #0
 8008134:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008136:	e27e      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008138:	4b6d      	ldr	r3, [pc, #436]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008140:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008144:	d107      	bne.n	8008156 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008146:	f107 030c 	add.w	r3, r7, #12
 800814a:	4618      	mov	r0, r3
 800814c:	f000 fbe6 	bl	800891c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008154:	e26f      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008156:	2300      	movs	r3, #0
 8008158:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800815a:	e26c      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800815c:	4b64      	ldr	r3, [pc, #400]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800815e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008160:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008164:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008166:	4b62      	ldr	r3, [pc, #392]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f003 0304 	and.w	r3, r3, #4
 800816e:	2b04      	cmp	r3, #4
 8008170:	d10c      	bne.n	800818c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8008172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008174:	2b00      	cmp	r3, #0
 8008176:	d109      	bne.n	800818c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008178:	4b5d      	ldr	r3, [pc, #372]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	08db      	lsrs	r3, r3, #3
 800817e:	f003 0303 	and.w	r3, r3, #3
 8008182:	4a5c      	ldr	r2, [pc, #368]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008184:	fa22 f303 	lsr.w	r3, r2, r3
 8008188:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800818a:	e01e      	b.n	80081ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800818c:	4b58      	ldr	r3, [pc, #352]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008194:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008198:	d106      	bne.n	80081a8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800819a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800819c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081a0:	d102      	bne.n	80081a8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80081a2:	4b55      	ldr	r3, [pc, #340]	@ (80082f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80081a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081a6:	e010      	b.n	80081ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80081a8:	4b51      	ldr	r3, [pc, #324]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081b4:	d106      	bne.n	80081c4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80081b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081bc:	d102      	bne.n	80081c4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80081be:	4b4f      	ldr	r3, [pc, #316]	@ (80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80081c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081c2:	e002      	b.n	80081ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80081c4:	2300      	movs	r3, #0
 80081c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80081c8:	e235      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80081ca:	e234      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80081cc:	4b4c      	ldr	r3, [pc, #304]	@ (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80081ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081d0:	e231      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80081d2:	2300      	movs	r3, #0
 80081d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081d6:	e22e      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80081d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081dc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80081e0:	430b      	orrs	r3, r1
 80081e2:	f040 808f 	bne.w	8008304 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80081e6:	4b42      	ldr	r3, [pc, #264]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80081e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081ea:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80081ee:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80081f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80081f6:	d06b      	beq.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80081f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80081fe:	d874      	bhi.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008202:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008206:	d056      	beq.n	80082b6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8008208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800820a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800820e:	d86c      	bhi.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008212:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008216:	d03b      	beq.n	8008290 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8008218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800821a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800821e:	d864      	bhi.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008222:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008226:	d021      	beq.n	800826c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800822a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800822e:	d85c      	bhi.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008232:	2b00      	cmp	r3, #0
 8008234:	d004      	beq.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8008236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008238:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800823c:	d004      	beq.n	8008248 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800823e:	e054      	b.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008240:	f7fe fa4c 	bl	80066dc <HAL_RCC_GetPCLK1Freq>
 8008244:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008246:	e1f6      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008248:	4b29      	ldr	r3, [pc, #164]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008250:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008254:	d107      	bne.n	8008266 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008256:	f107 0318 	add.w	r3, r7, #24
 800825a:	4618      	mov	r0, r3
 800825c:	f000 fa0a 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008264:	e1e7      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008266:	2300      	movs	r3, #0
 8008268:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800826a:	e1e4      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800826c:	4b20      	ldr	r3, [pc, #128]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008274:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008278:	d107      	bne.n	800828a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800827a:	f107 030c 	add.w	r3, r7, #12
 800827e:	4618      	mov	r0, r3
 8008280:	f000 fb4c 	bl	800891c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008288:	e1d5      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800828a:	2300      	movs	r3, #0
 800828c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800828e:	e1d2      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008290:	4b17      	ldr	r3, [pc, #92]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f003 0304 	and.w	r3, r3, #4
 8008298:	2b04      	cmp	r3, #4
 800829a:	d109      	bne.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800829c:	4b14      	ldr	r3, [pc, #80]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	08db      	lsrs	r3, r3, #3
 80082a2:	f003 0303 	and.w	r3, r3, #3
 80082a6:	4a13      	ldr	r2, [pc, #76]	@ (80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80082a8:	fa22 f303 	lsr.w	r3, r2, r3
 80082ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082ae:	e1c2      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082b0:	2300      	movs	r3, #0
 80082b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082b4:	e1bf      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80082b6:	4b0e      	ldr	r3, [pc, #56]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082c2:	d102      	bne.n	80082ca <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80082c4:	4b0c      	ldr	r3, [pc, #48]	@ (80082f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80082c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082c8:	e1b5      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082ca:	2300      	movs	r3, #0
 80082cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082ce:	e1b2      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80082d0:	4b07      	ldr	r3, [pc, #28]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082dc:	d102      	bne.n	80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80082de:	4b07      	ldr	r3, [pc, #28]	@ (80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80082e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082e2:	e1a8      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80082e4:	2300      	movs	r3, #0
 80082e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082e8:	e1a5      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80082ea:	2300      	movs	r3, #0
 80082ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082ee:	e1a2      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80082f0:	58024400 	.word	0x58024400
 80082f4:	03d09000 	.word	0x03d09000
 80082f8:	003d0900 	.word	0x003d0900
 80082fc:	007a1200 	.word	0x007a1200
 8008300:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008304:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008308:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800830c:	430b      	orrs	r3, r1
 800830e:	d173      	bne.n	80083f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008310:	4b9c      	ldr	r3, [pc, #624]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008314:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008318:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800831a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800831c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008320:	d02f      	beq.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008324:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008328:	d863      	bhi.n	80083f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800832a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800832c:	2b00      	cmp	r3, #0
 800832e:	d004      	beq.n	800833a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008332:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008336:	d012      	beq.n	800835e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008338:	e05b      	b.n	80083f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800833a:	4b92      	ldr	r3, [pc, #584]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008342:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008346:	d107      	bne.n	8008358 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008348:	f107 0318 	add.w	r3, r7, #24
 800834c:	4618      	mov	r0, r3
 800834e:	f000 f991 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008352:	69bb      	ldr	r3, [r7, #24]
 8008354:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008356:	e16e      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008358:	2300      	movs	r3, #0
 800835a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800835c:	e16b      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800835e:	4b89      	ldr	r3, [pc, #548]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008366:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800836a:	d107      	bne.n	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800836c:	f107 030c 	add.w	r3, r7, #12
 8008370:	4618      	mov	r0, r3
 8008372:	f000 fad3 	bl	800891c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800837a:	e15c      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800837c:	2300      	movs	r3, #0
 800837e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008380:	e159      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008382:	4b80      	ldr	r3, [pc, #512]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008386:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800838a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800838c:	4b7d      	ldr	r3, [pc, #500]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f003 0304 	and.w	r3, r3, #4
 8008394:	2b04      	cmp	r3, #4
 8008396:	d10c      	bne.n	80083b2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800839a:	2b00      	cmp	r3, #0
 800839c:	d109      	bne.n	80083b2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800839e:	4b79      	ldr	r3, [pc, #484]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	08db      	lsrs	r3, r3, #3
 80083a4:	f003 0303 	and.w	r3, r3, #3
 80083a8:	4a77      	ldr	r2, [pc, #476]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80083aa:	fa22 f303 	lsr.w	r3, r2, r3
 80083ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083b0:	e01e      	b.n	80083f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80083b2:	4b74      	ldr	r3, [pc, #464]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083be:	d106      	bne.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80083c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083c6:	d102      	bne.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80083c8:	4b70      	ldr	r3, [pc, #448]	@ (800858c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80083ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083cc:	e010      	b.n	80083f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80083ce:	4b6d      	ldr	r3, [pc, #436]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083da:	d106      	bne.n	80083ea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80083dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083e2:	d102      	bne.n	80083ea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80083e4:	4b6a      	ldr	r3, [pc, #424]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80083e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083e8:	e002      	b.n	80083f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80083ea:	2300      	movs	r3, #0
 80083ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80083ee:	e122      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80083f0:	e121      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80083f2:	2300      	movs	r3, #0
 80083f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083f6:	e11e      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80083f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083fc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008400:	430b      	orrs	r3, r1
 8008402:	d133      	bne.n	800846c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008404:	4b5f      	ldr	r3, [pc, #380]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008408:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800840c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800840e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008410:	2b00      	cmp	r3, #0
 8008412:	d004      	beq.n	800841e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008416:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800841a:	d012      	beq.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800841c:	e023      	b.n	8008466 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800841e:	4b59      	ldr	r3, [pc, #356]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008426:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800842a:	d107      	bne.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800842c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008430:	4618      	mov	r0, r3
 8008432:	f000 fbc7 	bl	8008bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008438:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800843a:	e0fc      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800843c:	2300      	movs	r3, #0
 800843e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008440:	e0f9      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008442:	4b50      	ldr	r3, [pc, #320]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800844a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800844e:	d107      	bne.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008450:	f107 0318 	add.w	r3, r7, #24
 8008454:	4618      	mov	r0, r3
 8008456:	f000 f90d 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800845a:	6a3b      	ldr	r3, [r7, #32]
 800845c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800845e:	e0ea      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008460:	2300      	movs	r3, #0
 8008462:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008464:	e0e7      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008466:	2300      	movs	r3, #0
 8008468:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800846a:	e0e4      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800846c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008470:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008474:	430b      	orrs	r3, r1
 8008476:	f040 808d 	bne.w	8008594 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800847a:	4b42      	ldr	r3, [pc, #264]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800847c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800847e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008482:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008486:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800848a:	d06b      	beq.n	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800848c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800848e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008492:	d874      	bhi.n	800857e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008496:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800849a:	d056      	beq.n	800854a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800849c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800849e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084a2:	d86c      	bhi.n	800857e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80084a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80084aa:	d03b      	beq.n	8008524 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80084ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80084b2:	d864      	bhi.n	800857e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80084b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084ba:	d021      	beq.n	8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80084bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084c2:	d85c      	bhi.n	800857e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80084c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d004      	beq.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80084ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084d0:	d004      	beq.n	80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80084d2:	e054      	b.n	800857e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80084d4:	f000 f8b8 	bl	8008648 <HAL_RCCEx_GetD3PCLK1Freq>
 80084d8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80084da:	e0ac      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084dc:	4b29      	ldr	r3, [pc, #164]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084e8:	d107      	bne.n	80084fa <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084ea:	f107 0318 	add.w	r3, r7, #24
 80084ee:	4618      	mov	r0, r3
 80084f0:	f000 f8c0 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80084f4:	69fb      	ldr	r3, [r7, #28]
 80084f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084f8:	e09d      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084fa:	2300      	movs	r3, #0
 80084fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084fe:	e09a      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008500:	4b20      	ldr	r3, [pc, #128]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008508:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800850c:	d107      	bne.n	800851e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800850e:	f107 030c 	add.w	r3, r7, #12
 8008512:	4618      	mov	r0, r3
 8008514:	f000 fa02 	bl	800891c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800851c:	e08b      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800851e:	2300      	movs	r3, #0
 8008520:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008522:	e088      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008524:	4b17      	ldr	r3, [pc, #92]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f003 0304 	and.w	r3, r3, #4
 800852c:	2b04      	cmp	r3, #4
 800852e:	d109      	bne.n	8008544 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008530:	4b14      	ldr	r3, [pc, #80]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	08db      	lsrs	r3, r3, #3
 8008536:	f003 0303 	and.w	r3, r3, #3
 800853a:	4a13      	ldr	r2, [pc, #76]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800853c:	fa22 f303 	lsr.w	r3, r2, r3
 8008540:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008542:	e078      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008544:	2300      	movs	r3, #0
 8008546:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008548:	e075      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800854a:	4b0e      	ldr	r3, [pc, #56]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008552:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008556:	d102      	bne.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8008558:	4b0c      	ldr	r3, [pc, #48]	@ (800858c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800855a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800855c:	e06b      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800855e:	2300      	movs	r3, #0
 8008560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008562:	e068      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008564:	4b07      	ldr	r3, [pc, #28]	@ (8008584 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800856c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008570:	d102      	bne.n	8008578 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008572:	4b07      	ldr	r3, [pc, #28]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008574:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008576:	e05e      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008578:	2300      	movs	r3, #0
 800857a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800857c:	e05b      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800857e:	2300      	movs	r3, #0
 8008580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008582:	e058      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008584:	58024400 	.word	0x58024400
 8008588:	03d09000 	.word	0x03d09000
 800858c:	003d0900 	.word	0x003d0900
 8008590:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008594:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008598:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800859c:	430b      	orrs	r3, r1
 800859e:	d148      	bne.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80085a0:	4b27      	ldr	r3, [pc, #156]	@ (8008640 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80085a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085a4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80085a8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80085aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085b0:	d02a      	beq.n	8008608 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80085b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085b8:	d838      	bhi.n	800862c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80085ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d004      	beq.n	80085ca <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80085c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085c6:	d00d      	beq.n	80085e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80085c8:	e030      	b.n	800862c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80085ca:	4b1d      	ldr	r3, [pc, #116]	@ (8008640 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80085d6:	d102      	bne.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80085d8:	4b1a      	ldr	r3, [pc, #104]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80085da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085dc:	e02b      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085de:	2300      	movs	r3, #0
 80085e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085e2:	e028      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80085e4:	4b16      	ldr	r3, [pc, #88]	@ (8008640 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80085f0:	d107      	bne.n	8008602 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80085f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80085f6:	4618      	mov	r0, r3
 80085f8:	f000 fae4 	bl	8008bc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80085fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008600:	e019      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008602:	2300      	movs	r3, #0
 8008604:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008606:	e016      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008608:	4b0d      	ldr	r3, [pc, #52]	@ (8008640 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008610:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008614:	d107      	bne.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008616:	f107 0318 	add.w	r3, r7, #24
 800861a:	4618      	mov	r0, r3
 800861c:	f000 f82a 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008620:	69fb      	ldr	r3, [r7, #28]
 8008622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008624:	e007      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008626:	2300      	movs	r3, #0
 8008628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800862a:	e004      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800862c:	2300      	movs	r3, #0
 800862e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008630:	e001      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008632:	2300      	movs	r3, #0
 8008634:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008638:	4618      	mov	r0, r3
 800863a:	3740      	adds	r7, #64	@ 0x40
 800863c:	46bd      	mov	sp, r7
 800863e:	bd80      	pop	{r7, pc}
 8008640:	58024400 	.word	0x58024400
 8008644:	007a1200 	.word	0x007a1200

08008648 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800864c:	f7fe f816 	bl	800667c <HAL_RCC_GetHCLKFreq>
 8008650:	4602      	mov	r2, r0
 8008652:	4b06      	ldr	r3, [pc, #24]	@ (800866c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008654:	6a1b      	ldr	r3, [r3, #32]
 8008656:	091b      	lsrs	r3, r3, #4
 8008658:	f003 0307 	and.w	r3, r3, #7
 800865c:	4904      	ldr	r1, [pc, #16]	@ (8008670 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800865e:	5ccb      	ldrb	r3, [r1, r3]
 8008660:	f003 031f 	and.w	r3, r3, #31
 8008664:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008668:	4618      	mov	r0, r3
 800866a:	bd80      	pop	{r7, pc}
 800866c:	58024400 	.word	0x58024400
 8008670:	0800ed24 	.word	0x0800ed24

08008674 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008674:	b480      	push	{r7}
 8008676:	b089      	sub	sp, #36	@ 0x24
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800867c:	4ba1      	ldr	r3, [pc, #644]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800867e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008680:	f003 0303 	and.w	r3, r3, #3
 8008684:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008686:	4b9f      	ldr	r3, [pc, #636]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800868a:	0b1b      	lsrs	r3, r3, #12
 800868c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008690:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008692:	4b9c      	ldr	r3, [pc, #624]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008696:	091b      	lsrs	r3, r3, #4
 8008698:	f003 0301 	and.w	r3, r3, #1
 800869c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800869e:	4b99      	ldr	r3, [pc, #612]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086a2:	08db      	lsrs	r3, r3, #3
 80086a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80086a8:	693a      	ldr	r2, [r7, #16]
 80086aa:	fb02 f303 	mul.w	r3, r2, r3
 80086ae:	ee07 3a90 	vmov	s15, r3
 80086b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086b6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	f000 8111 	beq.w	80088e4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80086c2:	69bb      	ldr	r3, [r7, #24]
 80086c4:	2b02      	cmp	r3, #2
 80086c6:	f000 8083 	beq.w	80087d0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	2b02      	cmp	r3, #2
 80086ce:	f200 80a1 	bhi.w	8008814 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d003      	beq.n	80086e0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80086d8:	69bb      	ldr	r3, [r7, #24]
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d056      	beq.n	800878c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80086de:	e099      	b.n	8008814 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086e0:	4b88      	ldr	r3, [pc, #544]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 0320 	and.w	r3, r3, #32
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d02d      	beq.n	8008748 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086ec:	4b85      	ldr	r3, [pc, #532]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	08db      	lsrs	r3, r3, #3
 80086f2:	f003 0303 	and.w	r3, r3, #3
 80086f6:	4a84      	ldr	r2, [pc, #528]	@ (8008908 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80086f8:	fa22 f303 	lsr.w	r3, r2, r3
 80086fc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	ee07 3a90 	vmov	s15, r3
 8008704:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	ee07 3a90 	vmov	s15, r3
 800870e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008716:	4b7b      	ldr	r3, [pc, #492]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800871a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800871e:	ee07 3a90 	vmov	s15, r3
 8008722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008726:	ed97 6a03 	vldr	s12, [r7, #12]
 800872a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800890c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800872e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008736:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800873a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800873e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008742:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008746:	e087      	b.n	8008858 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	ee07 3a90 	vmov	s15, r3
 800874e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008752:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008910 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800875a:	4b6a      	ldr	r3, [pc, #424]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800875c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800875e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008762:	ee07 3a90 	vmov	s15, r3
 8008766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800876a:	ed97 6a03 	vldr	s12, [r7, #12]
 800876e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800890c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800877a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800877e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008786:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800878a:	e065      	b.n	8008858 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	ee07 3a90 	vmov	s15, r3
 8008792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008796:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008914 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800879a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800879e:	4b59      	ldr	r3, [pc, #356]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087a6:	ee07 3a90 	vmov	s15, r3
 80087aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80087b2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800890c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80087ce:	e043      	b.n	8008858 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	ee07 3a90 	vmov	s15, r3
 80087d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087da:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008918 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80087de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087e2:	4b48      	ldr	r3, [pc, #288]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087ea:	ee07 3a90 	vmov	s15, r3
 80087ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80087f6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800890c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800880a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800880e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008812:	e021      	b.n	8008858 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	ee07 3a90 	vmov	s15, r3
 800881a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800881e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008914 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008826:	4b37      	ldr	r3, [pc, #220]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800882a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800882e:	ee07 3a90 	vmov	s15, r3
 8008832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008836:	ed97 6a03 	vldr	s12, [r7, #12]
 800883a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800890c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800883e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800884a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800884e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008852:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008856:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008858:	4b2a      	ldr	r3, [pc, #168]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800885a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800885c:	0a5b      	lsrs	r3, r3, #9
 800885e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008862:	ee07 3a90 	vmov	s15, r3
 8008866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800886a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800886e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008872:	edd7 6a07 	vldr	s13, [r7, #28]
 8008876:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800887a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800887e:	ee17 2a90 	vmov	r2, s15
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008886:	4b1f      	ldr	r3, [pc, #124]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800888a:	0c1b      	lsrs	r3, r3, #16
 800888c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008890:	ee07 3a90 	vmov	s15, r3
 8008894:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008898:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800889c:	ee37 7a87 	vadd.f32	s14, s15, s14
 80088a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80088a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80088ac:	ee17 2a90 	vmov	r2, s15
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80088b4:	4b13      	ldr	r3, [pc, #76]	@ (8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088b8:	0e1b      	lsrs	r3, r3, #24
 80088ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088be:	ee07 3a90 	vmov	s15, r3
 80088c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80088ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80088ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80088d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80088da:	ee17 2a90 	vmov	r2, s15
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80088e2:	e008      	b.n	80088f6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2200      	movs	r2, #0
 80088e8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	609a      	str	r2, [r3, #8]
}
 80088f6:	bf00      	nop
 80088f8:	3724      	adds	r7, #36	@ 0x24
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr
 8008902:	bf00      	nop
 8008904:	58024400 	.word	0x58024400
 8008908:	03d09000 	.word	0x03d09000
 800890c:	46000000 	.word	0x46000000
 8008910:	4c742400 	.word	0x4c742400
 8008914:	4a742400 	.word	0x4a742400
 8008918:	4af42400 	.word	0x4af42400

0800891c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800891c:	b480      	push	{r7}
 800891e:	b089      	sub	sp, #36	@ 0x24
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008924:	4ba1      	ldr	r3, [pc, #644]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008928:	f003 0303 	and.w	r3, r3, #3
 800892c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800892e:	4b9f      	ldr	r3, [pc, #636]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008932:	0d1b      	lsrs	r3, r3, #20
 8008934:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008938:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800893a:	4b9c      	ldr	r3, [pc, #624]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800893c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800893e:	0a1b      	lsrs	r3, r3, #8
 8008940:	f003 0301 	and.w	r3, r3, #1
 8008944:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008946:	4b99      	ldr	r3, [pc, #612]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800894a:	08db      	lsrs	r3, r3, #3
 800894c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008950:	693a      	ldr	r2, [r7, #16]
 8008952:	fb02 f303 	mul.w	r3, r2, r3
 8008956:	ee07 3a90 	vmov	s15, r3
 800895a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800895e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008962:	697b      	ldr	r3, [r7, #20]
 8008964:	2b00      	cmp	r3, #0
 8008966:	f000 8111 	beq.w	8008b8c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	2b02      	cmp	r3, #2
 800896e:	f000 8083 	beq.w	8008a78 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008972:	69bb      	ldr	r3, [r7, #24]
 8008974:	2b02      	cmp	r3, #2
 8008976:	f200 80a1 	bhi.w	8008abc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800897a:	69bb      	ldr	r3, [r7, #24]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d003      	beq.n	8008988 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008980:	69bb      	ldr	r3, [r7, #24]
 8008982:	2b01      	cmp	r3, #1
 8008984:	d056      	beq.n	8008a34 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008986:	e099      	b.n	8008abc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008988:	4b88      	ldr	r3, [pc, #544]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f003 0320 	and.w	r3, r3, #32
 8008990:	2b00      	cmp	r3, #0
 8008992:	d02d      	beq.n	80089f0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008994:	4b85      	ldr	r3, [pc, #532]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	08db      	lsrs	r3, r3, #3
 800899a:	f003 0303 	and.w	r3, r3, #3
 800899e:	4a84      	ldr	r2, [pc, #528]	@ (8008bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80089a0:	fa22 f303 	lsr.w	r3, r2, r3
 80089a4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	ee07 3a90 	vmov	s15, r3
 80089ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	ee07 3a90 	vmov	s15, r3
 80089b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089be:	4b7b      	ldr	r3, [pc, #492]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089c6:	ee07 3a90 	vmov	s15, r3
 80089ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80089d2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80089d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80089ee:	e087      	b.n	8008b00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	ee07 3a90 	vmov	s15, r3
 80089f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089fa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80089fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a02:	4b6a      	ldr	r3, [pc, #424]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a0a:	ee07 3a90 	vmov	s15, r3
 8008a0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a12:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a16:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a32:	e065      	b.n	8008b00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	ee07 3a90 	vmov	s15, r3
 8008a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a3e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008bbc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a46:	4b59      	ldr	r3, [pc, #356]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a4e:	ee07 3a90 	vmov	s15, r3
 8008a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a56:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a5a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a76:	e043      	b.n	8008b00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	ee07 3a90 	vmov	s15, r3
 8008a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a82:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a8a:	4b48      	ldr	r3, [pc, #288]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a92:	ee07 3a90 	vmov	s15, r3
 8008a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a9e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008aaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ab6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008aba:	e021      	b.n	8008b00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	ee07 3a90 	vmov	s15, r3
 8008ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ac6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008bbc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ace:	4b37      	ldr	r3, [pc, #220]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ad6:	ee07 3a90 	vmov	s15, r3
 8008ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ade:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ae2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008aee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008afa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008afe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008b00:	4b2a      	ldr	r3, [pc, #168]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b04:	0a5b      	lsrs	r3, r3, #9
 8008b06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b0a:	ee07 3a90 	vmov	s15, r3
 8008b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b26:	ee17 2a90 	vmov	r2, s15
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b32:	0c1b      	lsrs	r3, r3, #16
 8008b34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b38:	ee07 3a90 	vmov	s15, r3
 8008b3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b48:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b54:	ee17 2a90 	vmov	r2, s15
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008b5c:	4b13      	ldr	r3, [pc, #76]	@ (8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b60:	0e1b      	lsrs	r3, r3, #24
 8008b62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b66:	ee07 3a90 	vmov	s15, r3
 8008b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b76:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b82:	ee17 2a90 	vmov	r2, s15
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008b8a:	e008      	b.n	8008b9e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2200      	movs	r2, #0
 8008b96:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	609a      	str	r2, [r3, #8]
}
 8008b9e:	bf00      	nop
 8008ba0:	3724      	adds	r7, #36	@ 0x24
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr
 8008baa:	bf00      	nop
 8008bac:	58024400 	.word	0x58024400
 8008bb0:	03d09000 	.word	0x03d09000
 8008bb4:	46000000 	.word	0x46000000
 8008bb8:	4c742400 	.word	0x4c742400
 8008bbc:	4a742400 	.word	0x4a742400
 8008bc0:	4af42400 	.word	0x4af42400

08008bc4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b089      	sub	sp, #36	@ 0x24
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008bcc:	4ba0      	ldr	r3, [pc, #640]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bd0:	f003 0303 	and.w	r3, r3, #3
 8008bd4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8008bd6:	4b9e      	ldr	r3, [pc, #632]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bda:	091b      	lsrs	r3, r3, #4
 8008bdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008be0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008be2:	4b9b      	ldr	r3, [pc, #620]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008be6:	f003 0301 	and.w	r3, r3, #1
 8008bea:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008bec:	4b98      	ldr	r3, [pc, #608]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bf0:	08db      	lsrs	r3, r3, #3
 8008bf2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008bf6:	693a      	ldr	r2, [r7, #16]
 8008bf8:	fb02 f303 	mul.w	r3, r2, r3
 8008bfc:	ee07 3a90 	vmov	s15, r3
 8008c00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c04:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	f000 8111 	beq.w	8008e32 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008c10:	69bb      	ldr	r3, [r7, #24]
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	f000 8083 	beq.w	8008d1e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008c18:	69bb      	ldr	r3, [r7, #24]
 8008c1a:	2b02      	cmp	r3, #2
 8008c1c:	f200 80a1 	bhi.w	8008d62 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008c20:	69bb      	ldr	r3, [r7, #24]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d003      	beq.n	8008c2e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008c26:	69bb      	ldr	r3, [r7, #24]
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d056      	beq.n	8008cda <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008c2c:	e099      	b.n	8008d62 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008c2e:	4b88      	ldr	r3, [pc, #544]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f003 0320 	and.w	r3, r3, #32
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d02d      	beq.n	8008c96 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c3a:	4b85      	ldr	r3, [pc, #532]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	08db      	lsrs	r3, r3, #3
 8008c40:	f003 0303 	and.w	r3, r3, #3
 8008c44:	4a83      	ldr	r2, [pc, #524]	@ (8008e54 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008c46:	fa22 f303 	lsr.w	r3, r2, r3
 8008c4a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	ee07 3a90 	vmov	s15, r3
 8008c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	ee07 3a90 	vmov	s15, r3
 8008c5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c64:	4b7a      	ldr	r3, [pc, #488]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c6c:	ee07 3a90 	vmov	s15, r3
 8008c70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c74:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c78:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8008e58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008c7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c90:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008c94:	e087      	b.n	8008da6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	ee07 3a90 	vmov	s15, r3
 8008c9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ca0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8008e5c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008ca4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ca8:	4b69      	ldr	r3, [pc, #420]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cb0:	ee07 3a90 	vmov	s15, r3
 8008cb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cb8:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cbc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8008e58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008cc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cc8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ccc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cd4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008cd8:	e065      	b.n	8008da6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	ee07 3a90 	vmov	s15, r3
 8008ce0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ce4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8008e60 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008ce8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cec:	4b58      	ldr	r3, [pc, #352]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cf4:	ee07 3a90 	vmov	s15, r3
 8008cf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cfc:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d00:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8008e58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008d04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d0c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d18:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d1c:	e043      	b.n	8008da6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	ee07 3a90 	vmov	s15, r3
 8008d24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d28:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8008e64 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008d2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d30:	4b47      	ldr	r3, [pc, #284]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d38:	ee07 3a90 	vmov	s15, r3
 8008d3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d40:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d44:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8008e58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008d48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d50:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d5c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d60:	e021      	b.n	8008da6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	ee07 3a90 	vmov	s15, r3
 8008d68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d6c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8008e5c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008d70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d74:	4b36      	ldr	r3, [pc, #216]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d7c:	ee07 3a90 	vmov	s15, r3
 8008d80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d84:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d88:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008e58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008d8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d94:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008da0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008da4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8008da6:	4b2a      	ldr	r3, [pc, #168]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008daa:	0a5b      	lsrs	r3, r3, #9
 8008dac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008db0:	ee07 3a90 	vmov	s15, r3
 8008db4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008db8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008dbc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008dc0:	edd7 6a07 	vldr	s13, [r7, #28]
 8008dc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008dc8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008dcc:	ee17 2a90 	vmov	r2, s15
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008dd4:	4b1e      	ldr	r3, [pc, #120]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dd8:	0c1b      	lsrs	r3, r3, #16
 8008dda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dde:	ee07 3a90 	vmov	s15, r3
 8008de2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008de6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008dea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008dee:	edd7 6a07 	vldr	s13, [r7, #28]
 8008df2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008df6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008dfa:	ee17 2a90 	vmov	r2, s15
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8008e02:	4b13      	ldr	r3, [pc, #76]	@ (8008e50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e06:	0e1b      	lsrs	r3, r3, #24
 8008e08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e0c:	ee07 3a90 	vmov	s15, r3
 8008e10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e14:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008e18:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008e1c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e28:	ee17 2a90 	vmov	r2, s15
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008e30:	e008      	b.n	8008e44 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2200      	movs	r2, #0
 8008e36:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2200      	movs	r2, #0
 8008e42:	609a      	str	r2, [r3, #8]
}
 8008e44:	bf00      	nop
 8008e46:	3724      	adds	r7, #36	@ 0x24
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr
 8008e50:	58024400 	.word	0x58024400
 8008e54:	03d09000 	.word	0x03d09000
 8008e58:	46000000 	.word	0x46000000
 8008e5c:	4c742400 	.word	0x4c742400
 8008e60:	4a742400 	.word	0x4a742400
 8008e64:	4af42400 	.word	0x4af42400

08008e68 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008e72:	2300      	movs	r3, #0
 8008e74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008e76:	4b53      	ldr	r3, [pc, #332]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e7a:	f003 0303 	and.w	r3, r3, #3
 8008e7e:	2b03      	cmp	r3, #3
 8008e80:	d101      	bne.n	8008e86 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008e82:	2301      	movs	r3, #1
 8008e84:	e099      	b.n	8008fba <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008e86:	4b4f      	ldr	r3, [pc, #316]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4a4e      	ldr	r2, [pc, #312]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008e8c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008e90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e92:	f7f8 fc65 	bl	8001760 <HAL_GetTick>
 8008e96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e98:	e008      	b.n	8008eac <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e9a:	f7f8 fc61 	bl	8001760 <HAL_GetTick>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	1ad3      	subs	r3, r2, r3
 8008ea4:	2b02      	cmp	r3, #2
 8008ea6:	d901      	bls.n	8008eac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008ea8:	2303      	movs	r3, #3
 8008eaa:	e086      	b.n	8008fba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008eac:	4b45      	ldr	r3, [pc, #276]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d1f0      	bne.n	8008e9a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008eb8:	4b42      	ldr	r3, [pc, #264]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ebc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	031b      	lsls	r3, r3, #12
 8008ec6:	493f      	ldr	r1, [pc, #252]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008ec8:	4313      	orrs	r3, r2
 8008eca:	628b      	str	r3, [r1, #40]	@ 0x28
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	685b      	ldr	r3, [r3, #4]
 8008ed0:	3b01      	subs	r3, #1
 8008ed2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	689b      	ldr	r3, [r3, #8]
 8008eda:	3b01      	subs	r3, #1
 8008edc:	025b      	lsls	r3, r3, #9
 8008ede:	b29b      	uxth	r3, r3
 8008ee0:	431a      	orrs	r2, r3
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	68db      	ldr	r3, [r3, #12]
 8008ee6:	3b01      	subs	r3, #1
 8008ee8:	041b      	lsls	r3, r3, #16
 8008eea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008eee:	431a      	orrs	r2, r3
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	691b      	ldr	r3, [r3, #16]
 8008ef4:	3b01      	subs	r3, #1
 8008ef6:	061b      	lsls	r3, r3, #24
 8008ef8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008efc:	4931      	ldr	r1, [pc, #196]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008efe:	4313      	orrs	r3, r2
 8008f00:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008f02:	4b30      	ldr	r3, [pc, #192]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f06:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	695b      	ldr	r3, [r3, #20]
 8008f0e:	492d      	ldr	r1, [pc, #180]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f10:	4313      	orrs	r3, r2
 8008f12:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008f14:	4b2b      	ldr	r3, [pc, #172]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f18:	f023 0220 	bic.w	r2, r3, #32
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	699b      	ldr	r3, [r3, #24]
 8008f20:	4928      	ldr	r1, [pc, #160]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f22:	4313      	orrs	r3, r2
 8008f24:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008f26:	4b27      	ldr	r3, [pc, #156]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f2a:	4a26      	ldr	r2, [pc, #152]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f2c:	f023 0310 	bic.w	r3, r3, #16
 8008f30:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008f32:	4b24      	ldr	r3, [pc, #144]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f36:	4b24      	ldr	r3, [pc, #144]	@ (8008fc8 <RCCEx_PLL2_Config+0x160>)
 8008f38:	4013      	ands	r3, r2
 8008f3a:	687a      	ldr	r2, [r7, #4]
 8008f3c:	69d2      	ldr	r2, [r2, #28]
 8008f3e:	00d2      	lsls	r2, r2, #3
 8008f40:	4920      	ldr	r1, [pc, #128]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f42:	4313      	orrs	r3, r2
 8008f44:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008f46:	4b1f      	ldr	r3, [pc, #124]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f4a:	4a1e      	ldr	r2, [pc, #120]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f4c:	f043 0310 	orr.w	r3, r3, #16
 8008f50:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d106      	bne.n	8008f66 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008f58:	4b1a      	ldr	r3, [pc, #104]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f5c:	4a19      	ldr	r2, [pc, #100]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f5e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008f62:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008f64:	e00f      	b.n	8008f86 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d106      	bne.n	8008f7a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008f6c:	4b15      	ldr	r3, [pc, #84]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f70:	4a14      	ldr	r2, [pc, #80]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f76:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008f78:	e005      	b.n	8008f86 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008f7a:	4b12      	ldr	r3, [pc, #72]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f7e:	4a11      	ldr	r2, [pc, #68]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f80:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008f84:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008f86:	4b0f      	ldr	r3, [pc, #60]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4a0e      	ldr	r2, [pc, #56]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008f8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008f90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f92:	f7f8 fbe5 	bl	8001760 <HAL_GetTick>
 8008f96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008f98:	e008      	b.n	8008fac <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008f9a:	f7f8 fbe1 	bl	8001760 <HAL_GetTick>
 8008f9e:	4602      	mov	r2, r0
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	1ad3      	subs	r3, r2, r3
 8008fa4:	2b02      	cmp	r3, #2
 8008fa6:	d901      	bls.n	8008fac <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008fa8:	2303      	movs	r3, #3
 8008faa:	e006      	b.n	8008fba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008fac:	4b05      	ldr	r3, [pc, #20]	@ (8008fc4 <RCCEx_PLL2_Config+0x15c>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d0f0      	beq.n	8008f9a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	3710      	adds	r7, #16
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}
 8008fc2:	bf00      	nop
 8008fc4:	58024400 	.word	0x58024400
 8008fc8:	ffff0007 	.word	0xffff0007

08008fcc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b084      	sub	sp, #16
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
 8008fd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008fda:	4b53      	ldr	r3, [pc, #332]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 8008fdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fde:	f003 0303 	and.w	r3, r3, #3
 8008fe2:	2b03      	cmp	r3, #3
 8008fe4:	d101      	bne.n	8008fea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	e099      	b.n	800911e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008fea:	4b4f      	ldr	r3, [pc, #316]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a4e      	ldr	r2, [pc, #312]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 8008ff0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ff4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ff6:	f7f8 fbb3 	bl	8001760 <HAL_GetTick>
 8008ffa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008ffc:	e008      	b.n	8009010 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008ffe:	f7f8 fbaf 	bl	8001760 <HAL_GetTick>
 8009002:	4602      	mov	r2, r0
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	1ad3      	subs	r3, r2, r3
 8009008:	2b02      	cmp	r3, #2
 800900a:	d901      	bls.n	8009010 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800900c:	2303      	movs	r3, #3
 800900e:	e086      	b.n	800911e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009010:	4b45      	ldr	r3, [pc, #276]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009018:	2b00      	cmp	r3, #0
 800901a:	d1f0      	bne.n	8008ffe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800901c:	4b42      	ldr	r3, [pc, #264]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 800901e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009020:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	051b      	lsls	r3, r3, #20
 800902a:	493f      	ldr	r1, [pc, #252]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 800902c:	4313      	orrs	r3, r2
 800902e:	628b      	str	r3, [r1, #40]	@ 0x28
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	685b      	ldr	r3, [r3, #4]
 8009034:	3b01      	subs	r3, #1
 8009036:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	689b      	ldr	r3, [r3, #8]
 800903e:	3b01      	subs	r3, #1
 8009040:	025b      	lsls	r3, r3, #9
 8009042:	b29b      	uxth	r3, r3
 8009044:	431a      	orrs	r2, r3
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	68db      	ldr	r3, [r3, #12]
 800904a:	3b01      	subs	r3, #1
 800904c:	041b      	lsls	r3, r3, #16
 800904e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009052:	431a      	orrs	r2, r3
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	691b      	ldr	r3, [r3, #16]
 8009058:	3b01      	subs	r3, #1
 800905a:	061b      	lsls	r3, r3, #24
 800905c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009060:	4931      	ldr	r1, [pc, #196]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 8009062:	4313      	orrs	r3, r2
 8009064:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009066:	4b30      	ldr	r3, [pc, #192]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 8009068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800906a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	695b      	ldr	r3, [r3, #20]
 8009072:	492d      	ldr	r1, [pc, #180]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 8009074:	4313      	orrs	r3, r2
 8009076:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009078:	4b2b      	ldr	r3, [pc, #172]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 800907a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800907c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	699b      	ldr	r3, [r3, #24]
 8009084:	4928      	ldr	r1, [pc, #160]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 8009086:	4313      	orrs	r3, r2
 8009088:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800908a:	4b27      	ldr	r3, [pc, #156]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 800908c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800908e:	4a26      	ldr	r2, [pc, #152]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 8009090:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009094:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009096:	4b24      	ldr	r3, [pc, #144]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 8009098:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800909a:	4b24      	ldr	r3, [pc, #144]	@ (800912c <RCCEx_PLL3_Config+0x160>)
 800909c:	4013      	ands	r3, r2
 800909e:	687a      	ldr	r2, [r7, #4]
 80090a0:	69d2      	ldr	r2, [r2, #28]
 80090a2:	00d2      	lsls	r2, r2, #3
 80090a4:	4920      	ldr	r1, [pc, #128]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 80090a6:	4313      	orrs	r3, r2
 80090a8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80090aa:	4b1f      	ldr	r3, [pc, #124]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 80090ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ae:	4a1e      	ldr	r2, [pc, #120]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 80090b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80090b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d106      	bne.n	80090ca <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80090bc:	4b1a      	ldr	r3, [pc, #104]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 80090be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090c0:	4a19      	ldr	r2, [pc, #100]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 80090c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80090c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80090c8:	e00f      	b.n	80090ea <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d106      	bne.n	80090de <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80090d0:	4b15      	ldr	r3, [pc, #84]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 80090d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090d4:	4a14      	ldr	r2, [pc, #80]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 80090d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80090da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80090dc:	e005      	b.n	80090ea <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80090de:	4b12      	ldr	r3, [pc, #72]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 80090e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090e2:	4a11      	ldr	r2, [pc, #68]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 80090e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80090e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80090ea:	4b0f      	ldr	r3, [pc, #60]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4a0e      	ldr	r2, [pc, #56]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 80090f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80090f6:	f7f8 fb33 	bl	8001760 <HAL_GetTick>
 80090fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80090fc:	e008      	b.n	8009110 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80090fe:	f7f8 fb2f 	bl	8001760 <HAL_GetTick>
 8009102:	4602      	mov	r2, r0
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	1ad3      	subs	r3, r2, r3
 8009108:	2b02      	cmp	r3, #2
 800910a:	d901      	bls.n	8009110 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800910c:	2303      	movs	r3, #3
 800910e:	e006      	b.n	800911e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009110:	4b05      	ldr	r3, [pc, #20]	@ (8009128 <RCCEx_PLL3_Config+0x15c>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009118:	2b00      	cmp	r3, #0
 800911a:	d0f0      	beq.n	80090fe <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800911c:	7bfb      	ldrb	r3, [r7, #15]
}
 800911e:	4618      	mov	r0, r3
 8009120:	3710      	adds	r7, #16
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}
 8009126:	bf00      	nop
 8009128:	58024400 	.word	0x58024400
 800912c:	ffff0007 	.word	0xffff0007

08009130 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b086      	sub	sp, #24
 8009134:	af00      	add	r7, sp, #0
 8009136:	60f8      	str	r0, [r7, #12]
 8009138:	60b9      	str	r1, [r7, #8]
 800913a:	607a      	str	r2, [r7, #4]
 800913c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800913e:	68bb      	ldr	r3, [r7, #8]
 8009140:	2b02      	cmp	r3, #2
 8009142:	d904      	bls.n	800914e <HAL_SAI_InitProtocol+0x1e>
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	3b03      	subs	r3, #3
 8009148:	2b01      	cmp	r3, #1
 800914a:	d812      	bhi.n	8009172 <HAL_SAI_InitProtocol+0x42>
 800914c:	e008      	b.n	8009160 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	687a      	ldr	r2, [r7, #4]
 8009152:	68b9      	ldr	r1, [r7, #8]
 8009154:	68f8      	ldr	r0, [r7, #12]
 8009156:	f000 fb9b 	bl	8009890 <SAI_InitI2S>
 800915a:	4603      	mov	r3, r0
 800915c:	75fb      	strb	r3, [r7, #23]
      break;
 800915e:	e00b      	b.n	8009178 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	687a      	ldr	r2, [r7, #4]
 8009164:	68b9      	ldr	r1, [r7, #8]
 8009166:	68f8      	ldr	r0, [r7, #12]
 8009168:	f000 fc44 	bl	80099f4 <SAI_InitPCM>
 800916c:	4603      	mov	r3, r0
 800916e:	75fb      	strb	r3, [r7, #23]
      break;
 8009170:	e002      	b.n	8009178 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8009172:	2301      	movs	r3, #1
 8009174:	75fb      	strb	r3, [r7, #23]
      break;
 8009176:	bf00      	nop
  }

  if (status == HAL_OK)
 8009178:	7dfb      	ldrb	r3, [r7, #23]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d104      	bne.n	8009188 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800917e:	68f8      	ldr	r0, [r7, #12]
 8009180:	f000 f808 	bl	8009194 <HAL_SAI_Init>
 8009184:	4603      	mov	r3, r0
 8009186:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009188:	7dfb      	ldrb	r3, [r7, #23]
}
 800918a:	4618      	mov	r0, r3
 800918c:	3718      	adds	r7, #24
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}
	...

08009194 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b08a      	sub	sp, #40	@ 0x28
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d101      	bne.n	80091a6 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	e28e      	b.n	80096c4 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 80091a6:	f7f8 fb0b 	bl	80017c0 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80091b0:	2b01      	cmp	r3, #1
 80091b2:	d113      	bne.n	80091dc <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	4a96      	ldr	r2, [pc, #600]	@ (8009414 <HAL_SAI_Init+0x280>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d004      	beq.n	80091c8 <HAL_SAI_Init+0x34>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4a95      	ldr	r2, [pc, #596]	@ (8009418 <HAL_SAI_Init+0x284>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d107      	bne.n	80091d8 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d103      	bne.n	80091d8 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d001      	beq.n	80091dc <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 80091d8:	2301      	movs	r3, #1
 80091da:	e273      	b.n	80096c4 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a8c      	ldr	r2, [pc, #560]	@ (8009414 <HAL_SAI_Init+0x280>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d004      	beq.n	80091f0 <HAL_SAI_Init+0x5c>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	4a8c      	ldr	r2, [pc, #560]	@ (800941c <HAL_SAI_Init+0x288>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d102      	bne.n	80091f6 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 80091f0:	4b8b      	ldr	r3, [pc, #556]	@ (8009420 <HAL_SAI_Init+0x28c>)
 80091f2:	61bb      	str	r3, [r7, #24]
 80091f4:	e028      	b.n	8009248 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	4a8a      	ldr	r2, [pc, #552]	@ (8009424 <HAL_SAI_Init+0x290>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d004      	beq.n	800920a <HAL_SAI_Init+0x76>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	4a88      	ldr	r2, [pc, #544]	@ (8009428 <HAL_SAI_Init+0x294>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d102      	bne.n	8009210 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800920a:	4b88      	ldr	r3, [pc, #544]	@ (800942c <HAL_SAI_Init+0x298>)
 800920c:	61bb      	str	r3, [r7, #24]
 800920e:	e01b      	b.n	8009248 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a86      	ldr	r2, [pc, #536]	@ (8009430 <HAL_SAI_Init+0x29c>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d004      	beq.n	8009224 <HAL_SAI_Init+0x90>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	4a85      	ldr	r2, [pc, #532]	@ (8009434 <HAL_SAI_Init+0x2a0>)
 8009220:	4293      	cmp	r3, r2
 8009222:	d102      	bne.n	800922a <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8009224:	4b84      	ldr	r3, [pc, #528]	@ (8009438 <HAL_SAI_Init+0x2a4>)
 8009226:	61bb      	str	r3, [r7, #24]
 8009228:	e00e      	b.n	8009248 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	4a7a      	ldr	r2, [pc, #488]	@ (8009418 <HAL_SAI_Init+0x284>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d004      	beq.n	800923e <HAL_SAI_Init+0xaa>
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	4a80      	ldr	r2, [pc, #512]	@ (800943c <HAL_SAI_Init+0x2a8>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d102      	bne.n	8009244 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800923e:	4b80      	ldr	r3, [pc, #512]	@ (8009440 <HAL_SAI_Init+0x2ac>)
 8009240:	61bb      	str	r3, [r7, #24]
 8009242:	e001      	b.n	8009248 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8009244:	2301      	movs	r3, #1
 8009246:	e23d      	b.n	80096c4 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800924e:	b2db      	uxtb	r3, r3
 8009250:	2b00      	cmp	r3, #0
 8009252:	d106      	bne.n	8009262 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f7f7 ff0b 	bl	8001078 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 fc80 	bl	8009b68 <SAI_Disable>
 8009268:	4603      	mov	r3, r0
 800926a:	2b00      	cmp	r3, #0
 800926c:	d001      	beq.n	8009272 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	e228      	b.n	80096c4 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2202      	movs	r2, #2
 8009276:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	68db      	ldr	r3, [r3, #12]
 800927e:	2b02      	cmp	r3, #2
 8009280:	d00c      	beq.n	800929c <HAL_SAI_Init+0x108>
 8009282:	2b02      	cmp	r3, #2
 8009284:	d80d      	bhi.n	80092a2 <HAL_SAI_Init+0x10e>
 8009286:	2b00      	cmp	r3, #0
 8009288:	d002      	beq.n	8009290 <HAL_SAI_Init+0xfc>
 800928a:	2b01      	cmp	r3, #1
 800928c:	d003      	beq.n	8009296 <HAL_SAI_Init+0x102>
 800928e:	e008      	b.n	80092a2 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8009290:	2300      	movs	r3, #0
 8009292:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009294:	e008      	b.n	80092a8 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8009296:	2310      	movs	r3, #16
 8009298:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800929a:	e005      	b.n	80092a8 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800929c:	2320      	movs	r3, #32
 800929e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80092a0:	e002      	b.n	80092a8 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 80092a2:	2300      	movs	r3, #0
 80092a4:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80092a6:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	2b05      	cmp	r3, #5
 80092ae:	d832      	bhi.n	8009316 <HAL_SAI_Init+0x182>
 80092b0:	a201      	add	r2, pc, #4	@ (adr r2, 80092b8 <HAL_SAI_Init+0x124>)
 80092b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092b6:	bf00      	nop
 80092b8:	080092d1 	.word	0x080092d1
 80092bc:	080092d7 	.word	0x080092d7
 80092c0:	080092df 	.word	0x080092df
 80092c4:	080092e7 	.word	0x080092e7
 80092c8:	080092f7 	.word	0x080092f7
 80092cc:	08009307 	.word	0x08009307
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80092d0:	2300      	movs	r3, #0
 80092d2:	61fb      	str	r3, [r7, #28]
      break;
 80092d4:	e022      	b.n	800931c <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80092d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092da:	61fb      	str	r3, [r7, #28]
      break;
 80092dc:	e01e      	b.n	800931c <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80092de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80092e2:	61fb      	str	r3, [r7, #28]
      break;
 80092e4:	e01a      	b.n	800931c <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80092e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80092ea:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80092ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ee:	f043 0301 	orr.w	r3, r3, #1
 80092f2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80092f4:	e012      	b.n	800931c <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80092f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80092fa:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 80092fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092fe:	f043 0302 	orr.w	r3, r3, #2
 8009302:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009304:	e00a      	b.n	800931c <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009306:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800930a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800930c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800930e:	f043 0303 	orr.w	r3, r3, #3
 8009312:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009314:	e002      	b.n	800931c <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8009316:	2300      	movs	r3, #0
 8009318:	61fb      	str	r3, [r7, #28]
      break;
 800931a:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009320:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6a1b      	ldr	r3, [r3, #32]
 8009326:	2b00      	cmp	r3, #0
 8009328:	f000 80c5 	beq.w	80094b6 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800932c:	2300      	movs	r3, #0
 800932e:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a37      	ldr	r2, [pc, #220]	@ (8009414 <HAL_SAI_Init+0x280>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d004      	beq.n	8009344 <HAL_SAI_Init+0x1b0>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4a37      	ldr	r2, [pc, #220]	@ (800941c <HAL_SAI_Init+0x288>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d106      	bne.n	8009352 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8009344:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8009348:	f04f 0100 	mov.w	r1, #0
 800934c:	f7fe fbfc 	bl	8007b48 <HAL_RCCEx_GetPeriphCLKFreq>
 8009350:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	4a33      	ldr	r2, [pc, #204]	@ (8009424 <HAL_SAI_Init+0x290>)
 8009358:	4293      	cmp	r3, r2
 800935a:	d004      	beq.n	8009366 <HAL_SAI_Init+0x1d2>
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	4a31      	ldr	r2, [pc, #196]	@ (8009428 <HAL_SAI_Init+0x294>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d106      	bne.n	8009374 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8009366:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800936a:	f04f 0100 	mov.w	r1, #0
 800936e:	f7fe fbeb 	bl	8007b48 <HAL_RCCEx_GetPeriphCLKFreq>
 8009372:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a2d      	ldr	r2, [pc, #180]	@ (8009430 <HAL_SAI_Init+0x29c>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d004      	beq.n	8009388 <HAL_SAI_Init+0x1f4>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a2c      	ldr	r2, [pc, #176]	@ (8009434 <HAL_SAI_Init+0x2a0>)
 8009384:	4293      	cmp	r3, r2
 8009386:	d106      	bne.n	8009396 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8009388:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800938c:	f04f 0100 	mov.w	r1, #0
 8009390:	f7fe fbda 	bl	8007b48 <HAL_RCCEx_GetPeriphCLKFreq>
 8009394:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4a1f      	ldr	r2, [pc, #124]	@ (8009418 <HAL_SAI_Init+0x284>)
 800939c:	4293      	cmp	r3, r2
 800939e:	d106      	bne.n	80093ae <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 80093a0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80093a4:	f04f 0100 	mov.w	r1, #0
 80093a8:	f7fe fbce 	bl	8007b48 <HAL_RCCEx_GetPeriphCLKFreq>
 80093ac:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4a22      	ldr	r2, [pc, #136]	@ (800943c <HAL_SAI_Init+0x2a8>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d106      	bne.n	80093c6 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 80093b8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80093bc:	f04f 0100 	mov.w	r1, #0
 80093c0:	f7fe fbc2 	bl	8007b48 <HAL_RCCEx_GetPeriphCLKFreq>
 80093c4:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	699b      	ldr	r3, [r3, #24]
 80093ca:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80093ce:	d139      	bne.n	8009444 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093d4:	2b04      	cmp	r3, #4
 80093d6:	d102      	bne.n	80093de <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 80093d8:	2340      	movs	r3, #64	@ 0x40
 80093da:	60fb      	str	r3, [r7, #12]
 80093dc:	e00a      	b.n	80093f4 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093e2:	2b08      	cmp	r3, #8
 80093e4:	d103      	bne.n	80093ee <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 80093e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80093ea:	60fb      	str	r3, [r7, #12]
 80093ec:	e002      	b.n	80093f4 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093f2:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 80093f4:	697a      	ldr	r2, [r7, #20]
 80093f6:	4613      	mov	r3, r2
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	4413      	add	r3, r2
 80093fc:	005b      	lsls	r3, r3, #1
 80093fe:	4619      	mov	r1, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6a1b      	ldr	r3, [r3, #32]
 8009404:	68fa      	ldr	r2, [r7, #12]
 8009406:	fb02 f303 	mul.w	r3, r2, r3
 800940a:	fbb1 f3f3 	udiv	r3, r1, r3
 800940e:	613b      	str	r3, [r7, #16]
 8009410:	e030      	b.n	8009474 <HAL_SAI_Init+0x2e0>
 8009412:	bf00      	nop
 8009414:	40015804 	.word	0x40015804
 8009418:	58005404 	.word	0x58005404
 800941c:	40015824 	.word	0x40015824
 8009420:	40015800 	.word	0x40015800
 8009424:	40015c04 	.word	0x40015c04
 8009428:	40015c24 	.word	0x40015c24
 800942c:	40015c00 	.word	0x40015c00
 8009430:	40016004 	.word	0x40016004
 8009434:	40016024 	.word	0x40016024
 8009438:	40016000 	.word	0x40016000
 800943c:	58005424 	.word	0x58005424
 8009440:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009448:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800944c:	d101      	bne.n	8009452 <HAL_SAI_Init+0x2be>
 800944e:	2302      	movs	r3, #2
 8009450:	e000      	b.n	8009454 <HAL_SAI_Init+0x2c0>
 8009452:	2301      	movs	r3, #1
 8009454:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8009456:	697a      	ldr	r2, [r7, #20]
 8009458:	4613      	mov	r3, r2
 800945a:	009b      	lsls	r3, r3, #2
 800945c:	4413      	add	r3, r2
 800945e:	005b      	lsls	r3, r3, #1
 8009460:	4619      	mov	r1, r3
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6a1b      	ldr	r3, [r3, #32]
 8009466:	68ba      	ldr	r2, [r7, #8]
 8009468:	fb02 f303 	mul.w	r3, r2, r3
 800946c:	021b      	lsls	r3, r3, #8
 800946e:	fbb1 f3f3 	udiv	r3, r1, r3
 8009472:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	4a95      	ldr	r2, [pc, #596]	@ (80096cc <HAL_SAI_Init+0x538>)
 8009478:	fba2 2303 	umull	r2, r3, r2, r3
 800947c:	08da      	lsrs	r2, r3, #3
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8009482:	6939      	ldr	r1, [r7, #16]
 8009484:	4b91      	ldr	r3, [pc, #580]	@ (80096cc <HAL_SAI_Init+0x538>)
 8009486:	fba3 2301 	umull	r2, r3, r3, r1
 800948a:	08da      	lsrs	r2, r3, #3
 800948c:	4613      	mov	r3, r2
 800948e:	009b      	lsls	r3, r3, #2
 8009490:	4413      	add	r3, r2
 8009492:	005b      	lsls	r3, r3, #1
 8009494:	1aca      	subs	r2, r1, r3
 8009496:	2a08      	cmp	r2, #8
 8009498:	d904      	bls.n	80094a4 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800949e:	1c5a      	adds	r2, r3, #1
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094a8:	2b04      	cmp	r3, #4
 80094aa:	d104      	bne.n	80094b6 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094b0:	085a      	lsrs	r2, r3, #1
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	685b      	ldr	r3, [r3, #4]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d003      	beq.n	80094c6 <HAL_SAI_Init+0x332>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	2b02      	cmp	r3, #2
 80094c4:	d109      	bne.n	80094da <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094ca:	2b01      	cmp	r3, #1
 80094cc:	d101      	bne.n	80094d2 <HAL_SAI_Init+0x33e>
 80094ce:	2300      	movs	r3, #0
 80094d0:	e001      	b.n	80094d6 <HAL_SAI_Init+0x342>
 80094d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80094d6:	623b      	str	r3, [r7, #32]
 80094d8:	e008      	b.n	80094ec <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094de:	2b01      	cmp	r3, #1
 80094e0:	d102      	bne.n	80094e8 <HAL_SAI_Init+0x354>
 80094e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80094e6:	e000      	b.n	80094ea <HAL_SAI_Init+0x356>
 80094e8:	2300      	movs	r3, #0
 80094ea:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 80094ec:	f7f8 f968 	bl	80017c0 <HAL_GetREVID>
 80094f0:	4603      	mov	r3, r0
 80094f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80094f6:	d331      	bcc.n	800955c <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	6819      	ldr	r1, [r3, #0]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681a      	ldr	r2, [r3, #0]
 8009502:	4b73      	ldr	r3, [pc, #460]	@ (80096d0 <HAL_SAI_Init+0x53c>)
 8009504:	400b      	ands	r3, r1
 8009506:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	6819      	ldr	r1, [r3, #0]
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	685a      	ldr	r2, [r3, #4]
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009516:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800951c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009522:	431a      	orrs	r2, r3
 8009524:	6a3b      	ldr	r3, [r7, #32]
 8009526:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8009528:	69fb      	ldr	r3, [r7, #28]
 800952a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8009530:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	695b      	ldr	r3, [r3, #20]
 8009536:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800953c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009542:	051b      	lsls	r3, r3, #20
 8009544:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800954a:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	691b      	ldr	r3, [r3, #16]
 8009550:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	430a      	orrs	r2, r1
 8009558:	601a      	str	r2, [r3, #0]
 800955a:	e02d      	b.n	80095b8 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	6819      	ldr	r1, [r3, #0]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681a      	ldr	r2, [r3, #0]
 8009566:	4b5b      	ldr	r3, [pc, #364]	@ (80096d4 <HAL_SAI_Init+0x540>)
 8009568:	400b      	ands	r3, r1
 800956a:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	6819      	ldr	r1, [r3, #0]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	685a      	ldr	r2, [r3, #4]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800957a:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009580:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009586:	431a      	orrs	r2, r3
 8009588:	6a3b      	ldr	r3, [r7, #32]
 800958a:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800958c:	69fb      	ldr	r3, [r7, #28]
 800958e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8009594:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	695b      	ldr	r3, [r3, #20]
 800959a:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80095a0:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095a6:	051b      	lsls	r3, r3, #20
 80095a8:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80095ae:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	430a      	orrs	r2, r1
 80095b6:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	6859      	ldr	r1, [r3, #4]
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681a      	ldr	r2, [r3, #0]
 80095c2:	4b45      	ldr	r3, [pc, #276]	@ (80096d8 <HAL_SAI_Init+0x544>)
 80095c4:	400b      	ands	r3, r1
 80095c6:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	6859      	ldr	r1, [r3, #4]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	69da      	ldr	r2, [r3, #28]
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095d6:	431a      	orrs	r2, r3
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095dc:	431a      	orrs	r2, r3
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	430a      	orrs	r2, r1
 80095e4:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	6899      	ldr	r1, [r3, #8]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681a      	ldr	r2, [r3, #0]
 80095f0:	4b3a      	ldr	r3, [pc, #232]	@ (80096dc <HAL_SAI_Init+0x548>)
 80095f2:	400b      	ands	r3, r1
 80095f4:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	6899      	ldr	r1, [r3, #8]
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009600:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009606:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800960c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8009612:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009618:	3b01      	subs	r3, #1
 800961a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800961c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	430a      	orrs	r2, r1
 8009624:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	68d9      	ldr	r1, [r3, #12]
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681a      	ldr	r2, [r3, #0]
 8009630:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8009634:	400b      	ands	r3, r1
 8009636:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	68d9      	ldr	r1, [r3, #12]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009646:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800964c:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800964e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009654:	3b01      	subs	r3, #1
 8009656:	021b      	lsls	r3, r3, #8
 8009658:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	430a      	orrs	r2, r1
 8009660:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a1e      	ldr	r2, [pc, #120]	@ (80096e0 <HAL_SAI_Init+0x54c>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d004      	beq.n	8009676 <HAL_SAI_Init+0x4e2>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	4a1c      	ldr	r2, [pc, #112]	@ (80096e4 <HAL_SAI_Init+0x550>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d119      	bne.n	80096aa <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8009676:	69bb      	ldr	r3, [r7, #24]
 8009678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800967a:	f023 0201 	bic.w	r2, r3, #1
 800967e:	69bb      	ldr	r3, [r7, #24]
 8009680:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009688:	2b01      	cmp	r3, #1
 800968a:	d10e      	bne.n	80096aa <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009694:	3b01      	subs	r3, #1
 8009696:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8009698:	431a      	orrs	r2, r3
 800969a:	69bb      	ldr	r3, [r7, #24]
 800969c:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800969e:	69bb      	ldr	r3, [r7, #24]
 80096a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096a2:	f043 0201 	orr.w	r2, r3, #1
 80096a6:	69bb      	ldr	r3, [r7, #24]
 80096a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2200      	movs	r2, #0
 80096ae:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2201      	movs	r2, #1
 80096b6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2200      	movs	r2, #0
 80096be:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 80096c2:	2300      	movs	r3, #0
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	3728      	adds	r7, #40	@ 0x28
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}
 80096cc:	cccccccd 	.word	0xcccccccd
 80096d0:	f005c010 	.word	0xf005c010
 80096d4:	f805c010 	.word	0xf805c010
 80096d8:	ffff1ff0 	.word	0xffff1ff0
 80096dc:	fff88000 	.word	0xfff88000
 80096e0:	40015804 	.word	0x40015804
 80096e4:	58005404 	.word	0x58005404

080096e8 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b086      	sub	sp, #24
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	60f8      	str	r0, [r7, #12]
 80096f0:	60b9      	str	r1, [r7, #8]
 80096f2:	4613      	mov	r3, r2
 80096f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 80096f6:	f7f8 f833 	bl	8001760 <HAL_GetTick>
 80096fa:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d002      	beq.n	8009708 <HAL_SAI_Transmit_DMA+0x20>
 8009702:	88fb      	ldrh	r3, [r7, #6]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d101      	bne.n	800970c <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8009708:	2301      	movs	r3, #1
 800970a:	e098      	b.n	800983e <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009712:	b2db      	uxtb	r3, r3
 8009714:	2b01      	cmp	r3, #1
 8009716:	f040 8091 	bne.w	800983c <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8009720:	2b01      	cmp	r3, #1
 8009722:	d101      	bne.n	8009728 <HAL_SAI_Transmit_DMA+0x40>
 8009724:	2302      	movs	r3, #2
 8009726:	e08a      	b.n	800983e <HAL_SAI_Transmit_DMA+0x156>
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	2201      	movs	r2, #1
 800972c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	68ba      	ldr	r2, [r7, #8]
 8009734:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	88fa      	ldrh	r2, [r7, #6]
 800973a:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	88fa      	ldrh	r2, [r7, #6]
 8009742:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2200      	movs	r2, #0
 800974a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2212      	movs	r2, #18
 8009752:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800975c:	4a3a      	ldr	r2, [pc, #232]	@ (8009848 <HAL_SAI_Transmit_DMA+0x160>)
 800975e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009766:	4a39      	ldr	r2, [pc, #228]	@ (800984c <HAL_SAI_Transmit_DMA+0x164>)
 8009768:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009770:	4a37      	ldr	r2, [pc, #220]	@ (8009850 <HAL_SAI_Transmit_DMA+0x168>)
 8009772:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800977a:	2200      	movs	r2, #0
 800977c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009788:	4619      	mov	r1, r3
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	331c      	adds	r3, #28
 8009790:	461a      	mov	r2, r3
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8009798:	f7f8 fc8a 	bl	80020b0 <HAL_DMA_Start_IT>
 800979c:	4603      	mov	r3, r0
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d005      	beq.n	80097ae <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2200      	movs	r2, #0
 80097a6:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 80097aa:	2301      	movs	r3, #1
 80097ac:	e047      	b.n	800983e <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80097ae:	2100      	movs	r1, #0
 80097b0:	68f8      	ldr	r0, [r7, #12]
 80097b2:	f000 f9a1 	bl	8009af8 <SAI_InterruptFlag>
 80097b6:	4601      	mov	r1, r0
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	691a      	ldr	r2, [r3, #16]
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	430a      	orrs	r2, r1
 80097c4:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	681a      	ldr	r2, [r3, #0]
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80097d4:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80097d6:	e015      	b.n	8009804 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 80097d8:	f7f7 ffc2 	bl	8001760 <HAL_GetTick>
 80097dc:	4602      	mov	r2, r0
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	1ad3      	subs	r3, r2, r3
 80097e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80097e6:	d90d      	bls.n	8009804 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80097ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2200      	movs	r2, #0
 80097fc:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 8009800:	2303      	movs	r3, #3
 8009802:	e01c      	b.n	800983e <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	695b      	ldr	r3, [r3, #20]
 800980a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800980e:	2b00      	cmp	r3, #0
 8009810:	d0e2      	beq.n	80097d8 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800981c:	2b00      	cmp	r3, #0
 800981e:	d107      	bne.n	8009830 <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	681a      	ldr	r2, [r3, #0]
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800982e:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	2200      	movs	r2, #0
 8009834:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 8009838:	2300      	movs	r3, #0
 800983a:	e000      	b.n	800983e <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 800983c:	2302      	movs	r3, #2
  }
}
 800983e:	4618      	mov	r0, r3
 8009840:	3718      	adds	r7, #24
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}
 8009846:	bf00      	nop
 8009848:	08009c3d 	.word	0x08009c3d
 800984c:	08009bdd 	.word	0x08009bdd
 8009850:	08009c59 	.word	0x08009c59

08009854 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009854:	b480      	push	{r7}
 8009856:	b083      	sub	sp, #12
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 800985c:	bf00      	nop
 800985e:	370c      	adds	r7, #12
 8009860:	46bd      	mov	sp, r7
 8009862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009866:	4770      	bx	lr

08009868 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8009868:	b480      	push	{r7}
 800986a:	b083      	sub	sp, #12
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009870:	bf00      	nop
 8009872:	370c      	adds	r7, #12
 8009874:	46bd      	mov	sp, r7
 8009876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987a:	4770      	bx	lr

0800987c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800987c:	b480      	push	{r7}
 800987e:	b083      	sub	sp, #12
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8009884:	bf00      	nop
 8009886:	370c      	adds	r7, #12
 8009888:	46bd      	mov	sp, r7
 800988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988e:	4770      	bx	lr

08009890 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8009890:	b480      	push	{r7}
 8009892:	b087      	sub	sp, #28
 8009894:	af00      	add	r7, sp, #0
 8009896:	60f8      	str	r0, [r7, #12]
 8009898:	60b9      	str	r1, [r7, #8]
 800989a:	607a      	str	r2, [r7, #4]
 800989c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800989e:	2300      	movs	r3, #0
 80098a0:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	2200      	movs	r2, #0
 80098a6:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2200      	movs	r2, #0
 80098ac:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d003      	beq.n	80098be <SAI_InitI2S+0x2e>
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	2b02      	cmp	r3, #2
 80098bc:	d103      	bne.n	80098c6 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	2200      	movs	r2, #0
 80098c2:	651a      	str	r2, [r3, #80]	@ 0x50
 80098c4:	e002      	b.n	80098cc <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2201      	movs	r2, #1
 80098ca:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80098d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80098da:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2200      	movs	r2, #0
 80098e0:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	683a      	ldr	r2, [r7, #0]
 80098e6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	f003 0301 	and.w	r3, r3, #1
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d001      	beq.n	80098f6 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80098f2:	2301      	movs	r3, #1
 80098f4:	e077      	b.n	80099e6 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d107      	bne.n	800990c <SAI_InitI2S+0x7c>
  {
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	2200      	movs	r2, #0
 8009900:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009908:	665a      	str	r2, [r3, #100]	@ 0x64
 800990a:	e006      	b.n	800991a <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
      hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009912:	661a      	str	r2, [r3, #96]	@ 0x60
      hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	2200      	movs	r2, #0
 8009918:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2b03      	cmp	r3, #3
 800991e:	d84f      	bhi.n	80099c0 <SAI_InitI2S+0x130>
 8009920:	a201      	add	r2, pc, #4	@ (adr r2, 8009928 <SAI_InitI2S+0x98>)
 8009922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009926:	bf00      	nop
 8009928:	08009939 	.word	0x08009939
 800992c:	0800995b 	.word	0x0800995b
 8009930:	0800997d 	.word	0x0800997d
 8009934:	0800999f 	.word	0x0800999f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2280      	movs	r2, #128	@ 0x80
 800993c:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	085b      	lsrs	r3, r3, #1
 8009942:	015a      	lsls	r2, r3, #5
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	085b      	lsrs	r3, r3, #1
 800994c:	011a      	lsls	r2, r3, #4
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	2240      	movs	r2, #64	@ 0x40
 8009956:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009958:	e035      	b.n	80099c6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	2280      	movs	r2, #128	@ 0x80
 800995e:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	085b      	lsrs	r3, r3, #1
 8009964:	019a      	lsls	r2, r3, #6
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	085b      	lsrs	r3, r3, #1
 800996e:	015a      	lsls	r2, r3, #5
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2280      	movs	r2, #128	@ 0x80
 8009978:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800997a:	e024      	b.n	80099c6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	22c0      	movs	r2, #192	@ 0xc0
 8009980:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	085b      	lsrs	r3, r3, #1
 8009986:	019a      	lsls	r2, r3, #6
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	085b      	lsrs	r3, r3, #1
 8009990:	015a      	lsls	r2, r3, #5
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2280      	movs	r2, #128	@ 0x80
 800999a:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 800999c:	e013      	b.n	80099c6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	22e0      	movs	r2, #224	@ 0xe0
 80099a2:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	085b      	lsrs	r3, r3, #1
 80099a8:	019a      	lsls	r2, r3, #6
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	085b      	lsrs	r3, r3, #1
 80099b2:	015a      	lsls	r2, r3, #5
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2280      	movs	r2, #128	@ 0x80
 80099bc:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80099be:	e002      	b.n	80099c6 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80099c0:	2301      	movs	r3, #1
 80099c2:	75fb      	strb	r3, [r7, #23]
      break;
 80099c4:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	2b02      	cmp	r3, #2
 80099ca:	d10b      	bne.n	80099e4 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d102      	bne.n	80099d8 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	2210      	movs	r2, #16
 80099d6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2b02      	cmp	r3, #2
 80099dc:	d102      	bne.n	80099e4 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	2208      	movs	r2, #8
 80099e2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 80099e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	371c      	adds	r7, #28
 80099ea:	46bd      	mov	sp, r7
 80099ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f0:	4770      	bx	lr
 80099f2:	bf00      	nop

080099f4 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80099f4:	b480      	push	{r7}
 80099f6:	b087      	sub	sp, #28
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	60f8      	str	r0, [r7, #12]
 80099fc:	60b9      	str	r1, [r7, #8]
 80099fe:	607a      	str	r2, [r7, #4]
 8009a00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009a02:	2300      	movs	r3, #0
 8009a04:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d003      	beq.n	8009a22 <SAI_InitPCM+0x2e>
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	2b02      	cmp	r3, #2
 8009a20:	d103      	bne.n	8009a2a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	2201      	movs	r2, #1
 8009a26:	651a      	str	r2, [r3, #80]	@ 0x50
 8009a28:	e002      	b.n	8009a30 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	2200      	movs	r2, #0
 8009a34:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009a3c:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009a44:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	683a      	ldr	r2, [r7, #0]
 8009a50:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009a58:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	2b04      	cmp	r3, #4
 8009a5e:	d103      	bne.n	8009a68 <SAI_InitPCM+0x74>
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	2201      	movs	r2, #1
 8009a64:	659a      	str	r2, [r3, #88]	@ 0x58
 8009a66:	e002      	b.n	8009a6e <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	220d      	movs	r2, #13
 8009a6c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2b03      	cmp	r3, #3
 8009a72:	d837      	bhi.n	8009ae4 <SAI_InitPCM+0xf0>
 8009a74:	a201      	add	r2, pc, #4	@ (adr r2, 8009a7c <SAI_InitPCM+0x88>)
 8009a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a7a:	bf00      	nop
 8009a7c:	08009a8d 	.word	0x08009a8d
 8009a80:	08009aa3 	.word	0x08009aa3
 8009a84:	08009ab9 	.word	0x08009ab9
 8009a88:	08009acf 	.word	0x08009acf
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	2280      	movs	r2, #128	@ 0x80
 8009a90:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	011a      	lsls	r2, r3, #4
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2240      	movs	r2, #64	@ 0x40
 8009a9e:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009aa0:	e023      	b.n	8009aea <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2280      	movs	r2, #128	@ 0x80
 8009aa6:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	015a      	lsls	r2, r3, #5
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2280      	movs	r2, #128	@ 0x80
 8009ab4:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009ab6:	e018      	b.n	8009aea <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	22c0      	movs	r2, #192	@ 0xc0
 8009abc:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	015a      	lsls	r2, r3, #5
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	2280      	movs	r2, #128	@ 0x80
 8009aca:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009acc:	e00d      	b.n	8009aea <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	22e0      	movs	r2, #224	@ 0xe0
 8009ad2:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	015a      	lsls	r2, r3, #5
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2280      	movs	r2, #128	@ 0x80
 8009ae0:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8009ae2:	e002      	b.n	8009aea <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	75fb      	strb	r3, [r7, #23]
      break;
 8009ae8:	bf00      	nop
  }

  return status;
 8009aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	371c      	adds	r7, #28
 8009af0:	46bd      	mov	sp, r7
 8009af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af6:	4770      	bx	lr

08009af8 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b085      	sub	sp, #20
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	460b      	mov	r3, r1
 8009b02:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8009b04:	2301      	movs	r3, #1
 8009b06:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8009b08:	78fb      	ldrb	r3, [r7, #3]
 8009b0a:	2b01      	cmp	r3, #1
 8009b0c:	d103      	bne.n	8009b16 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	f043 0308 	orr.w	r3, r3, #8
 8009b14:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b1a:	2b08      	cmp	r3, #8
 8009b1c:	d10b      	bne.n	8009b36 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8009b22:	2b03      	cmp	r3, #3
 8009b24:	d003      	beq.n	8009b2e <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	685b      	ldr	r3, [r3, #4]
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	d103      	bne.n	8009b36 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	f043 0310 	orr.w	r3, r3, #16
 8009b34:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	2b03      	cmp	r3, #3
 8009b3c:	d003      	beq.n	8009b46 <SAI_InterruptFlag+0x4e>
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	685b      	ldr	r3, [r3, #4]
 8009b42:	2b02      	cmp	r3, #2
 8009b44:	d104      	bne.n	8009b50 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009b4c:	60fb      	str	r3, [r7, #12]
 8009b4e:	e003      	b.n	8009b58 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	f043 0304 	orr.w	r3, r3, #4
 8009b56:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8009b58:	68fb      	ldr	r3, [r7, #12]
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3714      	adds	r7, #20
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b64:	4770      	bx	lr
	...

08009b68 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b085      	sub	sp, #20
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8009b70:	4b18      	ldr	r3, [pc, #96]	@ (8009bd4 <SAI_Disable+0x6c>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a18      	ldr	r2, [pc, #96]	@ (8009bd8 <SAI_Disable+0x70>)
 8009b76:	fba2 2303 	umull	r2, r3, r2, r3
 8009b7a:	0b1b      	lsrs	r3, r3, #12
 8009b7c:	009b      	lsls	r3, r3, #2
 8009b7e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8009b80:	2300      	movs	r3, #0
 8009b82:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009b92:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d10a      	bne.n	8009bb0 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ba0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 8009baa:	2303      	movs	r3, #3
 8009bac:	72fb      	strb	r3, [r7, #11]
      break;
 8009bae:	e009      	b.n	8009bc4 <SAI_Disable+0x5c>
    }
    count--;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	3b01      	subs	r3, #1
 8009bb4:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d1e7      	bne.n	8009b94 <SAI_Disable+0x2c>

  return status;
 8009bc4:	7afb      	ldrb	r3, [r7, #11]
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3714      	adds	r7, #20
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd0:	4770      	bx	lr
 8009bd2:	bf00      	nop
 8009bd4:	24000000 	.word	0x24000000
 8009bd8:	95cbec1b 	.word	0x95cbec1b

08009bdc <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b084      	sub	sp, #16
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009be8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	69db      	ldr	r3, [r3, #28]
 8009bee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bf2:	d01c      	beq.n	8009c2e <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	681a      	ldr	r2, [r3, #0]
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009c0a:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009c0c:	2100      	movs	r1, #0
 8009c0e:	68f8      	ldr	r0, [r7, #12]
 8009c10:	f7ff ff72 	bl	8009af8 <SAI_InterruptFlag>
 8009c14:	4603      	mov	r3, r0
 8009c16:	43d9      	mvns	r1, r3
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	691a      	ldr	r2, [r3, #16]
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	400a      	ands	r2, r1
 8009c24:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2201      	movs	r2, #1
 8009c2a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8009c2e:	68f8      	ldr	r0, [r7, #12]
 8009c30:	f7ff fe10 	bl	8009854 <HAL_SAI_TxCpltCallback>
#endif
}
 8009c34:	bf00      	nop
 8009c36:	3710      	adds	r7, #16
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	bd80      	pop	{r7, pc}

08009c3c <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b084      	sub	sp, #16
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c48:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8009c4a:	68f8      	ldr	r0, [r7, #12]
 8009c4c:	f7ff fe0c 	bl	8009868 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8009c50:	bf00      	nop
 8009c52:	3710      	adds	r7, #16
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}

08009c58 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b084      	sub	sp, #16
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c64:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f7f9 fbb6 	bl	80033d8 <HAL_DMA_GetError>
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	2b02      	cmp	r3, #2
 8009c70:	d01d      	beq.n	8009cae <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c78:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	681a      	ldr	r2, [r3, #0]
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009c90:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8009c92:	68f8      	ldr	r0, [r7, #12]
 8009c94:	f7ff ff68 	bl	8009b68 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 8009ca8:	68f8      	ldr	r0, [r7, #12]
 8009caa:	f7ff fde7 	bl	800987c <HAL_SAI_ErrorCallback>
#endif
  }
}
 8009cae:	bf00      	nop
 8009cb0:	3710      	adds	r7, #16
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bd80      	pop	{r7, pc}

08009cb6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009cb6:	b580      	push	{r7, lr}
 8009cb8:	b082      	sub	sp, #8
 8009cba:	af00      	add	r7, sp, #0
 8009cbc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d101      	bne.n	8009cc8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	e042      	b.n	8009d4e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d106      	bne.n	8009ce0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f7f7 f982 	bl	8000fe4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2224      	movs	r2, #36	@ 0x24
 8009ce4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	681a      	ldr	r2, [r3, #0]
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f022 0201 	bic.w	r2, r2, #1
 8009cf6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d002      	beq.n	8009d06 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 fd91 	bl	800a828 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f000 f826 	bl	8009d58 <UART_SetConfig>
 8009d0c:	4603      	mov	r3, r0
 8009d0e:	2b01      	cmp	r3, #1
 8009d10:	d101      	bne.n	8009d16 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009d12:	2301      	movs	r3, #1
 8009d14:	e01b      	b.n	8009d4e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	685a      	ldr	r2, [r3, #4]
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009d24:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	689a      	ldr	r2, [r3, #8]
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009d34:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	681a      	ldr	r2, [r3, #0]
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f042 0201 	orr.w	r2, r2, #1
 8009d44:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 fe10 	bl	800a96c <UART_CheckIdleState>
 8009d4c:	4603      	mov	r3, r0
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3708      	adds	r7, #8
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}
	...

08009d58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009d58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009d5c:	b092      	sub	sp, #72	@ 0x48
 8009d5e:	af00      	add	r7, sp, #0
 8009d60:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009d62:	2300      	movs	r3, #0
 8009d64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009d68:	697b      	ldr	r3, [r7, #20]
 8009d6a:	689a      	ldr	r2, [r3, #8]
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	691b      	ldr	r3, [r3, #16]
 8009d70:	431a      	orrs	r2, r3
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	695b      	ldr	r3, [r3, #20]
 8009d76:	431a      	orrs	r2, r3
 8009d78:	697b      	ldr	r3, [r7, #20]
 8009d7a:	69db      	ldr	r3, [r3, #28]
 8009d7c:	4313      	orrs	r3, r2
 8009d7e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	681a      	ldr	r2, [r3, #0]
 8009d86:	4bbe      	ldr	r3, [pc, #760]	@ (800a080 <UART_SetConfig+0x328>)
 8009d88:	4013      	ands	r3, r2
 8009d8a:	697a      	ldr	r2, [r7, #20]
 8009d8c:	6812      	ldr	r2, [r2, #0]
 8009d8e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009d90:	430b      	orrs	r3, r1
 8009d92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009d94:	697b      	ldr	r3, [r7, #20]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	685b      	ldr	r3, [r3, #4]
 8009d9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	68da      	ldr	r2, [r3, #12]
 8009da2:	697b      	ldr	r3, [r7, #20]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	430a      	orrs	r2, r1
 8009da8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	699b      	ldr	r3, [r3, #24]
 8009dae:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009db0:	697b      	ldr	r3, [r7, #20]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	4ab3      	ldr	r2, [pc, #716]	@ (800a084 <UART_SetConfig+0x32c>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d004      	beq.n	8009dc4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	6a1b      	ldr	r3, [r3, #32]
 8009dbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009dc4:	697b      	ldr	r3, [r7, #20]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	689a      	ldr	r2, [r3, #8]
 8009dca:	4baf      	ldr	r3, [pc, #700]	@ (800a088 <UART_SetConfig+0x330>)
 8009dcc:	4013      	ands	r3, r2
 8009dce:	697a      	ldr	r2, [r7, #20]
 8009dd0:	6812      	ldr	r2, [r2, #0]
 8009dd2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009dd4:	430b      	orrs	r3, r1
 8009dd6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009dd8:	697b      	ldr	r3, [r7, #20]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dde:	f023 010f 	bic.w	r1, r3, #15
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009de6:	697b      	ldr	r3, [r7, #20]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	430a      	orrs	r2, r1
 8009dec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4aa6      	ldr	r2, [pc, #664]	@ (800a08c <UART_SetConfig+0x334>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d177      	bne.n	8009ee8 <UART_SetConfig+0x190>
 8009df8:	4ba5      	ldr	r3, [pc, #660]	@ (800a090 <UART_SetConfig+0x338>)
 8009dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dfc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009e00:	2b28      	cmp	r3, #40	@ 0x28
 8009e02:	d86d      	bhi.n	8009ee0 <UART_SetConfig+0x188>
 8009e04:	a201      	add	r2, pc, #4	@ (adr r2, 8009e0c <UART_SetConfig+0xb4>)
 8009e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e0a:	bf00      	nop
 8009e0c:	08009eb1 	.word	0x08009eb1
 8009e10:	08009ee1 	.word	0x08009ee1
 8009e14:	08009ee1 	.word	0x08009ee1
 8009e18:	08009ee1 	.word	0x08009ee1
 8009e1c:	08009ee1 	.word	0x08009ee1
 8009e20:	08009ee1 	.word	0x08009ee1
 8009e24:	08009ee1 	.word	0x08009ee1
 8009e28:	08009ee1 	.word	0x08009ee1
 8009e2c:	08009eb9 	.word	0x08009eb9
 8009e30:	08009ee1 	.word	0x08009ee1
 8009e34:	08009ee1 	.word	0x08009ee1
 8009e38:	08009ee1 	.word	0x08009ee1
 8009e3c:	08009ee1 	.word	0x08009ee1
 8009e40:	08009ee1 	.word	0x08009ee1
 8009e44:	08009ee1 	.word	0x08009ee1
 8009e48:	08009ee1 	.word	0x08009ee1
 8009e4c:	08009ec1 	.word	0x08009ec1
 8009e50:	08009ee1 	.word	0x08009ee1
 8009e54:	08009ee1 	.word	0x08009ee1
 8009e58:	08009ee1 	.word	0x08009ee1
 8009e5c:	08009ee1 	.word	0x08009ee1
 8009e60:	08009ee1 	.word	0x08009ee1
 8009e64:	08009ee1 	.word	0x08009ee1
 8009e68:	08009ee1 	.word	0x08009ee1
 8009e6c:	08009ec9 	.word	0x08009ec9
 8009e70:	08009ee1 	.word	0x08009ee1
 8009e74:	08009ee1 	.word	0x08009ee1
 8009e78:	08009ee1 	.word	0x08009ee1
 8009e7c:	08009ee1 	.word	0x08009ee1
 8009e80:	08009ee1 	.word	0x08009ee1
 8009e84:	08009ee1 	.word	0x08009ee1
 8009e88:	08009ee1 	.word	0x08009ee1
 8009e8c:	08009ed1 	.word	0x08009ed1
 8009e90:	08009ee1 	.word	0x08009ee1
 8009e94:	08009ee1 	.word	0x08009ee1
 8009e98:	08009ee1 	.word	0x08009ee1
 8009e9c:	08009ee1 	.word	0x08009ee1
 8009ea0:	08009ee1 	.word	0x08009ee1
 8009ea4:	08009ee1 	.word	0x08009ee1
 8009ea8:	08009ee1 	.word	0x08009ee1
 8009eac:	08009ed9 	.word	0x08009ed9
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eb6:	e222      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009eb8:	2304      	movs	r3, #4
 8009eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ebe:	e21e      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009ec0:	2308      	movs	r3, #8
 8009ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ec6:	e21a      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009ec8:	2310      	movs	r3, #16
 8009eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ece:	e216      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009ed0:	2320      	movs	r3, #32
 8009ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ed6:	e212      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009ed8:	2340      	movs	r3, #64	@ 0x40
 8009eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ede:	e20e      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009ee0:	2380      	movs	r3, #128	@ 0x80
 8009ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ee6:	e20a      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009ee8:	697b      	ldr	r3, [r7, #20]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	4a69      	ldr	r2, [pc, #420]	@ (800a094 <UART_SetConfig+0x33c>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d130      	bne.n	8009f54 <UART_SetConfig+0x1fc>
 8009ef2:	4b67      	ldr	r3, [pc, #412]	@ (800a090 <UART_SetConfig+0x338>)
 8009ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ef6:	f003 0307 	and.w	r3, r3, #7
 8009efa:	2b05      	cmp	r3, #5
 8009efc:	d826      	bhi.n	8009f4c <UART_SetConfig+0x1f4>
 8009efe:	a201      	add	r2, pc, #4	@ (adr r2, 8009f04 <UART_SetConfig+0x1ac>)
 8009f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f04:	08009f1d 	.word	0x08009f1d
 8009f08:	08009f25 	.word	0x08009f25
 8009f0c:	08009f2d 	.word	0x08009f2d
 8009f10:	08009f35 	.word	0x08009f35
 8009f14:	08009f3d 	.word	0x08009f3d
 8009f18:	08009f45 	.word	0x08009f45
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f22:	e1ec      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009f24:	2304      	movs	r3, #4
 8009f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f2a:	e1e8      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009f2c:	2308      	movs	r3, #8
 8009f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f32:	e1e4      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009f34:	2310      	movs	r3, #16
 8009f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f3a:	e1e0      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009f3c:	2320      	movs	r3, #32
 8009f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f42:	e1dc      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009f44:	2340      	movs	r3, #64	@ 0x40
 8009f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f4a:	e1d8      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009f4c:	2380      	movs	r3, #128	@ 0x80
 8009f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f52:	e1d4      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a4f      	ldr	r2, [pc, #316]	@ (800a098 <UART_SetConfig+0x340>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d130      	bne.n	8009fc0 <UART_SetConfig+0x268>
 8009f5e:	4b4c      	ldr	r3, [pc, #304]	@ (800a090 <UART_SetConfig+0x338>)
 8009f60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f62:	f003 0307 	and.w	r3, r3, #7
 8009f66:	2b05      	cmp	r3, #5
 8009f68:	d826      	bhi.n	8009fb8 <UART_SetConfig+0x260>
 8009f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8009f70 <UART_SetConfig+0x218>)
 8009f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f70:	08009f89 	.word	0x08009f89
 8009f74:	08009f91 	.word	0x08009f91
 8009f78:	08009f99 	.word	0x08009f99
 8009f7c:	08009fa1 	.word	0x08009fa1
 8009f80:	08009fa9 	.word	0x08009fa9
 8009f84:	08009fb1 	.word	0x08009fb1
 8009f88:	2300      	movs	r3, #0
 8009f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f8e:	e1b6      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009f90:	2304      	movs	r3, #4
 8009f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f96:	e1b2      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009f98:	2308      	movs	r3, #8
 8009f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f9e:	e1ae      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009fa0:	2310      	movs	r3, #16
 8009fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fa6:	e1aa      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009fa8:	2320      	movs	r3, #32
 8009faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fae:	e1a6      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009fb0:	2340      	movs	r3, #64	@ 0x40
 8009fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fb6:	e1a2      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009fb8:	2380      	movs	r3, #128	@ 0x80
 8009fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fbe:	e19e      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009fc0:	697b      	ldr	r3, [r7, #20]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	4a35      	ldr	r2, [pc, #212]	@ (800a09c <UART_SetConfig+0x344>)
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d130      	bne.n	800a02c <UART_SetConfig+0x2d4>
 8009fca:	4b31      	ldr	r3, [pc, #196]	@ (800a090 <UART_SetConfig+0x338>)
 8009fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fce:	f003 0307 	and.w	r3, r3, #7
 8009fd2:	2b05      	cmp	r3, #5
 8009fd4:	d826      	bhi.n	800a024 <UART_SetConfig+0x2cc>
 8009fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8009fdc <UART_SetConfig+0x284>)
 8009fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fdc:	08009ff5 	.word	0x08009ff5
 8009fe0:	08009ffd 	.word	0x08009ffd
 8009fe4:	0800a005 	.word	0x0800a005
 8009fe8:	0800a00d 	.word	0x0800a00d
 8009fec:	0800a015 	.word	0x0800a015
 8009ff0:	0800a01d 	.word	0x0800a01d
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ffa:	e180      	b.n	800a2fe <UART_SetConfig+0x5a6>
 8009ffc:	2304      	movs	r3, #4
 8009ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a002:	e17c      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a004:	2308      	movs	r3, #8
 800a006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a00a:	e178      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a00c:	2310      	movs	r3, #16
 800a00e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a012:	e174      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a014:	2320      	movs	r3, #32
 800a016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a01a:	e170      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a01c:	2340      	movs	r3, #64	@ 0x40
 800a01e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a022:	e16c      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a024:	2380      	movs	r3, #128	@ 0x80
 800a026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a02a:	e168      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4a1b      	ldr	r2, [pc, #108]	@ (800a0a0 <UART_SetConfig+0x348>)
 800a032:	4293      	cmp	r3, r2
 800a034:	d142      	bne.n	800a0bc <UART_SetConfig+0x364>
 800a036:	4b16      	ldr	r3, [pc, #88]	@ (800a090 <UART_SetConfig+0x338>)
 800a038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a03a:	f003 0307 	and.w	r3, r3, #7
 800a03e:	2b05      	cmp	r3, #5
 800a040:	d838      	bhi.n	800a0b4 <UART_SetConfig+0x35c>
 800a042:	a201      	add	r2, pc, #4	@ (adr r2, 800a048 <UART_SetConfig+0x2f0>)
 800a044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a048:	0800a061 	.word	0x0800a061
 800a04c:	0800a069 	.word	0x0800a069
 800a050:	0800a071 	.word	0x0800a071
 800a054:	0800a079 	.word	0x0800a079
 800a058:	0800a0a5 	.word	0x0800a0a5
 800a05c:	0800a0ad 	.word	0x0800a0ad
 800a060:	2300      	movs	r3, #0
 800a062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a066:	e14a      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a068:	2304      	movs	r3, #4
 800a06a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a06e:	e146      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a070:	2308      	movs	r3, #8
 800a072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a076:	e142      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a078:	2310      	movs	r3, #16
 800a07a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a07e:	e13e      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a080:	cfff69f3 	.word	0xcfff69f3
 800a084:	58000c00 	.word	0x58000c00
 800a088:	11fff4ff 	.word	0x11fff4ff
 800a08c:	40011000 	.word	0x40011000
 800a090:	58024400 	.word	0x58024400
 800a094:	40004400 	.word	0x40004400
 800a098:	40004800 	.word	0x40004800
 800a09c:	40004c00 	.word	0x40004c00
 800a0a0:	40005000 	.word	0x40005000
 800a0a4:	2320      	movs	r3, #32
 800a0a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0aa:	e128      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a0ac:	2340      	movs	r3, #64	@ 0x40
 800a0ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0b2:	e124      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a0b4:	2380      	movs	r3, #128	@ 0x80
 800a0b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0ba:	e120      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4acb      	ldr	r2, [pc, #812]	@ (800a3f0 <UART_SetConfig+0x698>)
 800a0c2:	4293      	cmp	r3, r2
 800a0c4:	d176      	bne.n	800a1b4 <UART_SetConfig+0x45c>
 800a0c6:	4bcb      	ldr	r3, [pc, #812]	@ (800a3f4 <UART_SetConfig+0x69c>)
 800a0c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a0ce:	2b28      	cmp	r3, #40	@ 0x28
 800a0d0:	d86c      	bhi.n	800a1ac <UART_SetConfig+0x454>
 800a0d2:	a201      	add	r2, pc, #4	@ (adr r2, 800a0d8 <UART_SetConfig+0x380>)
 800a0d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0d8:	0800a17d 	.word	0x0800a17d
 800a0dc:	0800a1ad 	.word	0x0800a1ad
 800a0e0:	0800a1ad 	.word	0x0800a1ad
 800a0e4:	0800a1ad 	.word	0x0800a1ad
 800a0e8:	0800a1ad 	.word	0x0800a1ad
 800a0ec:	0800a1ad 	.word	0x0800a1ad
 800a0f0:	0800a1ad 	.word	0x0800a1ad
 800a0f4:	0800a1ad 	.word	0x0800a1ad
 800a0f8:	0800a185 	.word	0x0800a185
 800a0fc:	0800a1ad 	.word	0x0800a1ad
 800a100:	0800a1ad 	.word	0x0800a1ad
 800a104:	0800a1ad 	.word	0x0800a1ad
 800a108:	0800a1ad 	.word	0x0800a1ad
 800a10c:	0800a1ad 	.word	0x0800a1ad
 800a110:	0800a1ad 	.word	0x0800a1ad
 800a114:	0800a1ad 	.word	0x0800a1ad
 800a118:	0800a18d 	.word	0x0800a18d
 800a11c:	0800a1ad 	.word	0x0800a1ad
 800a120:	0800a1ad 	.word	0x0800a1ad
 800a124:	0800a1ad 	.word	0x0800a1ad
 800a128:	0800a1ad 	.word	0x0800a1ad
 800a12c:	0800a1ad 	.word	0x0800a1ad
 800a130:	0800a1ad 	.word	0x0800a1ad
 800a134:	0800a1ad 	.word	0x0800a1ad
 800a138:	0800a195 	.word	0x0800a195
 800a13c:	0800a1ad 	.word	0x0800a1ad
 800a140:	0800a1ad 	.word	0x0800a1ad
 800a144:	0800a1ad 	.word	0x0800a1ad
 800a148:	0800a1ad 	.word	0x0800a1ad
 800a14c:	0800a1ad 	.word	0x0800a1ad
 800a150:	0800a1ad 	.word	0x0800a1ad
 800a154:	0800a1ad 	.word	0x0800a1ad
 800a158:	0800a19d 	.word	0x0800a19d
 800a15c:	0800a1ad 	.word	0x0800a1ad
 800a160:	0800a1ad 	.word	0x0800a1ad
 800a164:	0800a1ad 	.word	0x0800a1ad
 800a168:	0800a1ad 	.word	0x0800a1ad
 800a16c:	0800a1ad 	.word	0x0800a1ad
 800a170:	0800a1ad 	.word	0x0800a1ad
 800a174:	0800a1ad 	.word	0x0800a1ad
 800a178:	0800a1a5 	.word	0x0800a1a5
 800a17c:	2301      	movs	r3, #1
 800a17e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a182:	e0bc      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a184:	2304      	movs	r3, #4
 800a186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a18a:	e0b8      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a18c:	2308      	movs	r3, #8
 800a18e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a192:	e0b4      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a194:	2310      	movs	r3, #16
 800a196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a19a:	e0b0      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a19c:	2320      	movs	r3, #32
 800a19e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1a2:	e0ac      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a1a4:	2340      	movs	r3, #64	@ 0x40
 800a1a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1aa:	e0a8      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a1ac:	2380      	movs	r3, #128	@ 0x80
 800a1ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1b2:	e0a4      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4a8f      	ldr	r2, [pc, #572]	@ (800a3f8 <UART_SetConfig+0x6a0>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d130      	bne.n	800a220 <UART_SetConfig+0x4c8>
 800a1be:	4b8d      	ldr	r3, [pc, #564]	@ (800a3f4 <UART_SetConfig+0x69c>)
 800a1c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1c2:	f003 0307 	and.w	r3, r3, #7
 800a1c6:	2b05      	cmp	r3, #5
 800a1c8:	d826      	bhi.n	800a218 <UART_SetConfig+0x4c0>
 800a1ca:	a201      	add	r2, pc, #4	@ (adr r2, 800a1d0 <UART_SetConfig+0x478>)
 800a1cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1d0:	0800a1e9 	.word	0x0800a1e9
 800a1d4:	0800a1f1 	.word	0x0800a1f1
 800a1d8:	0800a1f9 	.word	0x0800a1f9
 800a1dc:	0800a201 	.word	0x0800a201
 800a1e0:	0800a209 	.word	0x0800a209
 800a1e4:	0800a211 	.word	0x0800a211
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1ee:	e086      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a1f0:	2304      	movs	r3, #4
 800a1f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1f6:	e082      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a1f8:	2308      	movs	r3, #8
 800a1fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1fe:	e07e      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a200:	2310      	movs	r3, #16
 800a202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a206:	e07a      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a208:	2320      	movs	r3, #32
 800a20a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a20e:	e076      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a210:	2340      	movs	r3, #64	@ 0x40
 800a212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a216:	e072      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a218:	2380      	movs	r3, #128	@ 0x80
 800a21a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a21e:	e06e      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	4a75      	ldr	r2, [pc, #468]	@ (800a3fc <UART_SetConfig+0x6a4>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d130      	bne.n	800a28c <UART_SetConfig+0x534>
 800a22a:	4b72      	ldr	r3, [pc, #456]	@ (800a3f4 <UART_SetConfig+0x69c>)
 800a22c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a22e:	f003 0307 	and.w	r3, r3, #7
 800a232:	2b05      	cmp	r3, #5
 800a234:	d826      	bhi.n	800a284 <UART_SetConfig+0x52c>
 800a236:	a201      	add	r2, pc, #4	@ (adr r2, 800a23c <UART_SetConfig+0x4e4>)
 800a238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a23c:	0800a255 	.word	0x0800a255
 800a240:	0800a25d 	.word	0x0800a25d
 800a244:	0800a265 	.word	0x0800a265
 800a248:	0800a26d 	.word	0x0800a26d
 800a24c:	0800a275 	.word	0x0800a275
 800a250:	0800a27d 	.word	0x0800a27d
 800a254:	2300      	movs	r3, #0
 800a256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a25a:	e050      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a25c:	2304      	movs	r3, #4
 800a25e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a262:	e04c      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a264:	2308      	movs	r3, #8
 800a266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a26a:	e048      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a26c:	2310      	movs	r3, #16
 800a26e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a272:	e044      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a274:	2320      	movs	r3, #32
 800a276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a27a:	e040      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a27c:	2340      	movs	r3, #64	@ 0x40
 800a27e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a282:	e03c      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a284:	2380      	movs	r3, #128	@ 0x80
 800a286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a28a:	e038      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a5b      	ldr	r2, [pc, #364]	@ (800a400 <UART_SetConfig+0x6a8>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d130      	bne.n	800a2f8 <UART_SetConfig+0x5a0>
 800a296:	4b57      	ldr	r3, [pc, #348]	@ (800a3f4 <UART_SetConfig+0x69c>)
 800a298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a29a:	f003 0307 	and.w	r3, r3, #7
 800a29e:	2b05      	cmp	r3, #5
 800a2a0:	d826      	bhi.n	800a2f0 <UART_SetConfig+0x598>
 800a2a2:	a201      	add	r2, pc, #4	@ (adr r2, 800a2a8 <UART_SetConfig+0x550>)
 800a2a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2a8:	0800a2c1 	.word	0x0800a2c1
 800a2ac:	0800a2c9 	.word	0x0800a2c9
 800a2b0:	0800a2d1 	.word	0x0800a2d1
 800a2b4:	0800a2d9 	.word	0x0800a2d9
 800a2b8:	0800a2e1 	.word	0x0800a2e1
 800a2bc:	0800a2e9 	.word	0x0800a2e9
 800a2c0:	2302      	movs	r3, #2
 800a2c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2c6:	e01a      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a2c8:	2304      	movs	r3, #4
 800a2ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2ce:	e016      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a2d0:	2308      	movs	r3, #8
 800a2d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2d6:	e012      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a2d8:	2310      	movs	r3, #16
 800a2da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2de:	e00e      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a2e0:	2320      	movs	r3, #32
 800a2e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2e6:	e00a      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a2e8:	2340      	movs	r3, #64	@ 0x40
 800a2ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2ee:	e006      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a2f0:	2380      	movs	r3, #128	@ 0x80
 800a2f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2f6:	e002      	b.n	800a2fe <UART_SetConfig+0x5a6>
 800a2f8:	2380      	movs	r3, #128	@ 0x80
 800a2fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a2fe:	697b      	ldr	r3, [r7, #20]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	4a3f      	ldr	r2, [pc, #252]	@ (800a400 <UART_SetConfig+0x6a8>)
 800a304:	4293      	cmp	r3, r2
 800a306:	f040 80f8 	bne.w	800a4fa <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a30a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a30e:	2b20      	cmp	r3, #32
 800a310:	dc46      	bgt.n	800a3a0 <UART_SetConfig+0x648>
 800a312:	2b02      	cmp	r3, #2
 800a314:	f2c0 8082 	blt.w	800a41c <UART_SetConfig+0x6c4>
 800a318:	3b02      	subs	r3, #2
 800a31a:	2b1e      	cmp	r3, #30
 800a31c:	d87e      	bhi.n	800a41c <UART_SetConfig+0x6c4>
 800a31e:	a201      	add	r2, pc, #4	@ (adr r2, 800a324 <UART_SetConfig+0x5cc>)
 800a320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a324:	0800a3a7 	.word	0x0800a3a7
 800a328:	0800a41d 	.word	0x0800a41d
 800a32c:	0800a3af 	.word	0x0800a3af
 800a330:	0800a41d 	.word	0x0800a41d
 800a334:	0800a41d 	.word	0x0800a41d
 800a338:	0800a41d 	.word	0x0800a41d
 800a33c:	0800a3bf 	.word	0x0800a3bf
 800a340:	0800a41d 	.word	0x0800a41d
 800a344:	0800a41d 	.word	0x0800a41d
 800a348:	0800a41d 	.word	0x0800a41d
 800a34c:	0800a41d 	.word	0x0800a41d
 800a350:	0800a41d 	.word	0x0800a41d
 800a354:	0800a41d 	.word	0x0800a41d
 800a358:	0800a41d 	.word	0x0800a41d
 800a35c:	0800a3cf 	.word	0x0800a3cf
 800a360:	0800a41d 	.word	0x0800a41d
 800a364:	0800a41d 	.word	0x0800a41d
 800a368:	0800a41d 	.word	0x0800a41d
 800a36c:	0800a41d 	.word	0x0800a41d
 800a370:	0800a41d 	.word	0x0800a41d
 800a374:	0800a41d 	.word	0x0800a41d
 800a378:	0800a41d 	.word	0x0800a41d
 800a37c:	0800a41d 	.word	0x0800a41d
 800a380:	0800a41d 	.word	0x0800a41d
 800a384:	0800a41d 	.word	0x0800a41d
 800a388:	0800a41d 	.word	0x0800a41d
 800a38c:	0800a41d 	.word	0x0800a41d
 800a390:	0800a41d 	.word	0x0800a41d
 800a394:	0800a41d 	.word	0x0800a41d
 800a398:	0800a41d 	.word	0x0800a41d
 800a39c:	0800a40f 	.word	0x0800a40f
 800a3a0:	2b40      	cmp	r3, #64	@ 0x40
 800a3a2:	d037      	beq.n	800a414 <UART_SetConfig+0x6bc>
 800a3a4:	e03a      	b.n	800a41c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a3a6:	f7fe f94f 	bl	8008648 <HAL_RCCEx_GetD3PCLK1Freq>
 800a3aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a3ac:	e03c      	b.n	800a428 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f7fe f95e 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a3b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3bc:	e034      	b.n	800a428 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3be:	f107 0318 	add.w	r3, r7, #24
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f7fe faaa 	bl	800891c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a3c8:	69fb      	ldr	r3, [r7, #28]
 800a3ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3cc:	e02c      	b.n	800a428 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a3ce:	4b09      	ldr	r3, [pc, #36]	@ (800a3f4 <UART_SetConfig+0x69c>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	f003 0320 	and.w	r3, r3, #32
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d016      	beq.n	800a408 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a3da:	4b06      	ldr	r3, [pc, #24]	@ (800a3f4 <UART_SetConfig+0x69c>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	08db      	lsrs	r3, r3, #3
 800a3e0:	f003 0303 	and.w	r3, r3, #3
 800a3e4:	4a07      	ldr	r2, [pc, #28]	@ (800a404 <UART_SetConfig+0x6ac>)
 800a3e6:	fa22 f303 	lsr.w	r3, r2, r3
 800a3ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a3ec:	e01c      	b.n	800a428 <UART_SetConfig+0x6d0>
 800a3ee:	bf00      	nop
 800a3f0:	40011400 	.word	0x40011400
 800a3f4:	58024400 	.word	0x58024400
 800a3f8:	40007800 	.word	0x40007800
 800a3fc:	40007c00 	.word	0x40007c00
 800a400:	58000c00 	.word	0x58000c00
 800a404:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a408:	4b9d      	ldr	r3, [pc, #628]	@ (800a680 <UART_SetConfig+0x928>)
 800a40a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a40c:	e00c      	b.n	800a428 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a40e:	4b9d      	ldr	r3, [pc, #628]	@ (800a684 <UART_SetConfig+0x92c>)
 800a410:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a412:	e009      	b.n	800a428 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a414:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a418:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a41a:	e005      	b.n	800a428 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a41c:	2300      	movs	r3, #0
 800a41e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a420:	2301      	movs	r3, #1
 800a422:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a426:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	f000 81de 	beq.w	800a7ec <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a434:	4a94      	ldr	r2, [pc, #592]	@ (800a688 <UART_SetConfig+0x930>)
 800a436:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a43a:	461a      	mov	r2, r3
 800a43c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a43e:	fbb3 f3f2 	udiv	r3, r3, r2
 800a442:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a444:	697b      	ldr	r3, [r7, #20]
 800a446:	685a      	ldr	r2, [r3, #4]
 800a448:	4613      	mov	r3, r2
 800a44a:	005b      	lsls	r3, r3, #1
 800a44c:	4413      	add	r3, r2
 800a44e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a450:	429a      	cmp	r2, r3
 800a452:	d305      	bcc.n	800a460 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a45a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a45c:	429a      	cmp	r2, r3
 800a45e:	d903      	bls.n	800a468 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a460:	2301      	movs	r3, #1
 800a462:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a466:	e1c1      	b.n	800a7ec <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a468:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a46a:	2200      	movs	r2, #0
 800a46c:	60bb      	str	r3, [r7, #8]
 800a46e:	60fa      	str	r2, [r7, #12]
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a474:	4a84      	ldr	r2, [pc, #528]	@ (800a688 <UART_SetConfig+0x930>)
 800a476:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a47a:	b29b      	uxth	r3, r3
 800a47c:	2200      	movs	r2, #0
 800a47e:	603b      	str	r3, [r7, #0]
 800a480:	607a      	str	r2, [r7, #4]
 800a482:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a486:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a48a:	f7f5 ff25 	bl	80002d8 <__aeabi_uldivmod>
 800a48e:	4602      	mov	r2, r0
 800a490:	460b      	mov	r3, r1
 800a492:	4610      	mov	r0, r2
 800a494:	4619      	mov	r1, r3
 800a496:	f04f 0200 	mov.w	r2, #0
 800a49a:	f04f 0300 	mov.w	r3, #0
 800a49e:	020b      	lsls	r3, r1, #8
 800a4a0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a4a4:	0202      	lsls	r2, r0, #8
 800a4a6:	6979      	ldr	r1, [r7, #20]
 800a4a8:	6849      	ldr	r1, [r1, #4]
 800a4aa:	0849      	lsrs	r1, r1, #1
 800a4ac:	2000      	movs	r0, #0
 800a4ae:	460c      	mov	r4, r1
 800a4b0:	4605      	mov	r5, r0
 800a4b2:	eb12 0804 	adds.w	r8, r2, r4
 800a4b6:	eb43 0905 	adc.w	r9, r3, r5
 800a4ba:	697b      	ldr	r3, [r7, #20]
 800a4bc:	685b      	ldr	r3, [r3, #4]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	469a      	mov	sl, r3
 800a4c2:	4693      	mov	fp, r2
 800a4c4:	4652      	mov	r2, sl
 800a4c6:	465b      	mov	r3, fp
 800a4c8:	4640      	mov	r0, r8
 800a4ca:	4649      	mov	r1, r9
 800a4cc:	f7f5 ff04 	bl	80002d8 <__aeabi_uldivmod>
 800a4d0:	4602      	mov	r2, r0
 800a4d2:	460b      	mov	r3, r1
 800a4d4:	4613      	mov	r3, r2
 800a4d6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a4d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a4de:	d308      	bcc.n	800a4f2 <UART_SetConfig+0x79a>
 800a4e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a4e6:	d204      	bcs.n	800a4f2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a4ee:	60da      	str	r2, [r3, #12]
 800a4f0:	e17c      	b.n	800a7ec <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a4f2:	2301      	movs	r3, #1
 800a4f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a4f8:	e178      	b.n	800a7ec <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4fa:	697b      	ldr	r3, [r7, #20]
 800a4fc:	69db      	ldr	r3, [r3, #28]
 800a4fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a502:	f040 80c5 	bne.w	800a690 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a506:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a50a:	2b20      	cmp	r3, #32
 800a50c:	dc48      	bgt.n	800a5a0 <UART_SetConfig+0x848>
 800a50e:	2b00      	cmp	r3, #0
 800a510:	db7b      	blt.n	800a60a <UART_SetConfig+0x8b2>
 800a512:	2b20      	cmp	r3, #32
 800a514:	d879      	bhi.n	800a60a <UART_SetConfig+0x8b2>
 800a516:	a201      	add	r2, pc, #4	@ (adr r2, 800a51c <UART_SetConfig+0x7c4>)
 800a518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a51c:	0800a5a7 	.word	0x0800a5a7
 800a520:	0800a5af 	.word	0x0800a5af
 800a524:	0800a60b 	.word	0x0800a60b
 800a528:	0800a60b 	.word	0x0800a60b
 800a52c:	0800a5b7 	.word	0x0800a5b7
 800a530:	0800a60b 	.word	0x0800a60b
 800a534:	0800a60b 	.word	0x0800a60b
 800a538:	0800a60b 	.word	0x0800a60b
 800a53c:	0800a5c7 	.word	0x0800a5c7
 800a540:	0800a60b 	.word	0x0800a60b
 800a544:	0800a60b 	.word	0x0800a60b
 800a548:	0800a60b 	.word	0x0800a60b
 800a54c:	0800a60b 	.word	0x0800a60b
 800a550:	0800a60b 	.word	0x0800a60b
 800a554:	0800a60b 	.word	0x0800a60b
 800a558:	0800a60b 	.word	0x0800a60b
 800a55c:	0800a5d7 	.word	0x0800a5d7
 800a560:	0800a60b 	.word	0x0800a60b
 800a564:	0800a60b 	.word	0x0800a60b
 800a568:	0800a60b 	.word	0x0800a60b
 800a56c:	0800a60b 	.word	0x0800a60b
 800a570:	0800a60b 	.word	0x0800a60b
 800a574:	0800a60b 	.word	0x0800a60b
 800a578:	0800a60b 	.word	0x0800a60b
 800a57c:	0800a60b 	.word	0x0800a60b
 800a580:	0800a60b 	.word	0x0800a60b
 800a584:	0800a60b 	.word	0x0800a60b
 800a588:	0800a60b 	.word	0x0800a60b
 800a58c:	0800a60b 	.word	0x0800a60b
 800a590:	0800a60b 	.word	0x0800a60b
 800a594:	0800a60b 	.word	0x0800a60b
 800a598:	0800a60b 	.word	0x0800a60b
 800a59c:	0800a5fd 	.word	0x0800a5fd
 800a5a0:	2b40      	cmp	r3, #64	@ 0x40
 800a5a2:	d02e      	beq.n	800a602 <UART_SetConfig+0x8aa>
 800a5a4:	e031      	b.n	800a60a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a5a6:	f7fc f899 	bl	80066dc <HAL_RCC_GetPCLK1Freq>
 800a5aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a5ac:	e033      	b.n	800a616 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a5ae:	f7fc f8ab 	bl	8006708 <HAL_RCC_GetPCLK2Freq>
 800a5b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a5b4:	e02f      	b.n	800a616 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a5b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f7fe f85a 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a5c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5c4:	e027      	b.n	800a616 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a5c6:	f107 0318 	add.w	r3, r7, #24
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f7fe f9a6 	bl	800891c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a5d0:	69fb      	ldr	r3, [r7, #28]
 800a5d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5d4:	e01f      	b.n	800a616 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a5d6:	4b2d      	ldr	r3, [pc, #180]	@ (800a68c <UART_SetConfig+0x934>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f003 0320 	and.w	r3, r3, #32
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d009      	beq.n	800a5f6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a5e2:	4b2a      	ldr	r3, [pc, #168]	@ (800a68c <UART_SetConfig+0x934>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	08db      	lsrs	r3, r3, #3
 800a5e8:	f003 0303 	and.w	r3, r3, #3
 800a5ec:	4a24      	ldr	r2, [pc, #144]	@ (800a680 <UART_SetConfig+0x928>)
 800a5ee:	fa22 f303 	lsr.w	r3, r2, r3
 800a5f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a5f4:	e00f      	b.n	800a616 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a5f6:	4b22      	ldr	r3, [pc, #136]	@ (800a680 <UART_SetConfig+0x928>)
 800a5f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5fa:	e00c      	b.n	800a616 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a5fc:	4b21      	ldr	r3, [pc, #132]	@ (800a684 <UART_SetConfig+0x92c>)
 800a5fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a600:	e009      	b.n	800a616 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a602:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a606:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a608:	e005      	b.n	800a616 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a60a:	2300      	movs	r3, #0
 800a60c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a60e:	2301      	movs	r3, #1
 800a610:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a614:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a618:	2b00      	cmp	r3, #0
 800a61a:	f000 80e7 	beq.w	800a7ec <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a622:	4a19      	ldr	r2, [pc, #100]	@ (800a688 <UART_SetConfig+0x930>)
 800a624:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a628:	461a      	mov	r2, r3
 800a62a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a62c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a630:	005a      	lsls	r2, r3, #1
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	685b      	ldr	r3, [r3, #4]
 800a636:	085b      	lsrs	r3, r3, #1
 800a638:	441a      	add	r2, r3
 800a63a:	697b      	ldr	r3, [r7, #20]
 800a63c:	685b      	ldr	r3, [r3, #4]
 800a63e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a642:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a646:	2b0f      	cmp	r3, #15
 800a648:	d916      	bls.n	800a678 <UART_SetConfig+0x920>
 800a64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a64c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a650:	d212      	bcs.n	800a678 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a654:	b29b      	uxth	r3, r3
 800a656:	f023 030f 	bic.w	r3, r3, #15
 800a65a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a65c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a65e:	085b      	lsrs	r3, r3, #1
 800a660:	b29b      	uxth	r3, r3
 800a662:	f003 0307 	and.w	r3, r3, #7
 800a666:	b29a      	uxth	r2, r3
 800a668:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a66a:	4313      	orrs	r3, r2
 800a66c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a66e:	697b      	ldr	r3, [r7, #20]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a674:	60da      	str	r2, [r3, #12]
 800a676:	e0b9      	b.n	800a7ec <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a678:	2301      	movs	r3, #1
 800a67a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a67e:	e0b5      	b.n	800a7ec <UART_SetConfig+0xa94>
 800a680:	03d09000 	.word	0x03d09000
 800a684:	003d0900 	.word	0x003d0900
 800a688:	0800ed3c 	.word	0x0800ed3c
 800a68c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a690:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a694:	2b20      	cmp	r3, #32
 800a696:	dc49      	bgt.n	800a72c <UART_SetConfig+0x9d4>
 800a698:	2b00      	cmp	r3, #0
 800a69a:	db7c      	blt.n	800a796 <UART_SetConfig+0xa3e>
 800a69c:	2b20      	cmp	r3, #32
 800a69e:	d87a      	bhi.n	800a796 <UART_SetConfig+0xa3e>
 800a6a0:	a201      	add	r2, pc, #4	@ (adr r2, 800a6a8 <UART_SetConfig+0x950>)
 800a6a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6a6:	bf00      	nop
 800a6a8:	0800a733 	.word	0x0800a733
 800a6ac:	0800a73b 	.word	0x0800a73b
 800a6b0:	0800a797 	.word	0x0800a797
 800a6b4:	0800a797 	.word	0x0800a797
 800a6b8:	0800a743 	.word	0x0800a743
 800a6bc:	0800a797 	.word	0x0800a797
 800a6c0:	0800a797 	.word	0x0800a797
 800a6c4:	0800a797 	.word	0x0800a797
 800a6c8:	0800a753 	.word	0x0800a753
 800a6cc:	0800a797 	.word	0x0800a797
 800a6d0:	0800a797 	.word	0x0800a797
 800a6d4:	0800a797 	.word	0x0800a797
 800a6d8:	0800a797 	.word	0x0800a797
 800a6dc:	0800a797 	.word	0x0800a797
 800a6e0:	0800a797 	.word	0x0800a797
 800a6e4:	0800a797 	.word	0x0800a797
 800a6e8:	0800a763 	.word	0x0800a763
 800a6ec:	0800a797 	.word	0x0800a797
 800a6f0:	0800a797 	.word	0x0800a797
 800a6f4:	0800a797 	.word	0x0800a797
 800a6f8:	0800a797 	.word	0x0800a797
 800a6fc:	0800a797 	.word	0x0800a797
 800a700:	0800a797 	.word	0x0800a797
 800a704:	0800a797 	.word	0x0800a797
 800a708:	0800a797 	.word	0x0800a797
 800a70c:	0800a797 	.word	0x0800a797
 800a710:	0800a797 	.word	0x0800a797
 800a714:	0800a797 	.word	0x0800a797
 800a718:	0800a797 	.word	0x0800a797
 800a71c:	0800a797 	.word	0x0800a797
 800a720:	0800a797 	.word	0x0800a797
 800a724:	0800a797 	.word	0x0800a797
 800a728:	0800a789 	.word	0x0800a789
 800a72c:	2b40      	cmp	r3, #64	@ 0x40
 800a72e:	d02e      	beq.n	800a78e <UART_SetConfig+0xa36>
 800a730:	e031      	b.n	800a796 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a732:	f7fb ffd3 	bl	80066dc <HAL_RCC_GetPCLK1Freq>
 800a736:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a738:	e033      	b.n	800a7a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a73a:	f7fb ffe5 	bl	8006708 <HAL_RCC_GetPCLK2Freq>
 800a73e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a740:	e02f      	b.n	800a7a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a742:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a746:	4618      	mov	r0, r3
 800a748:	f7fd ff94 	bl	8008674 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a74c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a74e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a750:	e027      	b.n	800a7a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a752:	f107 0318 	add.w	r3, r7, #24
 800a756:	4618      	mov	r0, r3
 800a758:	f7fe f8e0 	bl	800891c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a75c:	69fb      	ldr	r3, [r7, #28]
 800a75e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a760:	e01f      	b.n	800a7a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a762:	4b2d      	ldr	r3, [pc, #180]	@ (800a818 <UART_SetConfig+0xac0>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f003 0320 	and.w	r3, r3, #32
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d009      	beq.n	800a782 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a76e:	4b2a      	ldr	r3, [pc, #168]	@ (800a818 <UART_SetConfig+0xac0>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	08db      	lsrs	r3, r3, #3
 800a774:	f003 0303 	and.w	r3, r3, #3
 800a778:	4a28      	ldr	r2, [pc, #160]	@ (800a81c <UART_SetConfig+0xac4>)
 800a77a:	fa22 f303 	lsr.w	r3, r2, r3
 800a77e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a780:	e00f      	b.n	800a7a2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800a782:	4b26      	ldr	r3, [pc, #152]	@ (800a81c <UART_SetConfig+0xac4>)
 800a784:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a786:	e00c      	b.n	800a7a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a788:	4b25      	ldr	r3, [pc, #148]	@ (800a820 <UART_SetConfig+0xac8>)
 800a78a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a78c:	e009      	b.n	800a7a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a78e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a792:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a794:	e005      	b.n	800a7a2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800a796:	2300      	movs	r3, #0
 800a798:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a79a:	2301      	movs	r3, #1
 800a79c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a7a0:	bf00      	nop
    }

    if (pclk != 0U)
 800a7a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d021      	beq.n	800a7ec <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7ac:	4a1d      	ldr	r2, [pc, #116]	@ (800a824 <UART_SetConfig+0xacc>)
 800a7ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a7b2:	461a      	mov	r2, r3
 800a7b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7b6:	fbb3 f2f2 	udiv	r2, r3, r2
 800a7ba:	697b      	ldr	r3, [r7, #20]
 800a7bc:	685b      	ldr	r3, [r3, #4]
 800a7be:	085b      	lsrs	r3, r3, #1
 800a7c0:	441a      	add	r2, r3
 800a7c2:	697b      	ldr	r3, [r7, #20]
 800a7c4:	685b      	ldr	r3, [r3, #4]
 800a7c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ce:	2b0f      	cmp	r3, #15
 800a7d0:	d909      	bls.n	800a7e6 <UART_SetConfig+0xa8e>
 800a7d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a7d8:	d205      	bcs.n	800a7e6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a7da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7dc:	b29a      	uxth	r2, r3
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	60da      	str	r2, [r3, #12]
 800a7e4:	e002      	b.n	800a7ec <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a7ec:	697b      	ldr	r3, [r7, #20]
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a7fc:	697b      	ldr	r3, [r7, #20]
 800a7fe:	2200      	movs	r2, #0
 800a800:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	2200      	movs	r2, #0
 800a806:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a808:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3748      	adds	r7, #72	@ 0x48
 800a810:	46bd      	mov	sp, r7
 800a812:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a816:	bf00      	nop
 800a818:	58024400 	.word	0x58024400
 800a81c:	03d09000 	.word	0x03d09000
 800a820:	003d0900 	.word	0x003d0900
 800a824:	0800ed3c 	.word	0x0800ed3c

0800a828 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a828:	b480      	push	{r7}
 800a82a:	b083      	sub	sp, #12
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a834:	f003 0308 	and.w	r3, r3, #8
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d00a      	beq.n	800a852 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	685b      	ldr	r3, [r3, #4]
 800a842:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	430a      	orrs	r2, r1
 800a850:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a856:	f003 0301 	and.w	r3, r3, #1
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d00a      	beq.n	800a874 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	685b      	ldr	r3, [r3, #4]
 800a864:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	430a      	orrs	r2, r1
 800a872:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a878:	f003 0302 	and.w	r3, r3, #2
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d00a      	beq.n	800a896 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	685b      	ldr	r3, [r3, #4]
 800a886:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	430a      	orrs	r2, r1
 800a894:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a89a:	f003 0304 	and.w	r3, r3, #4
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d00a      	beq.n	800a8b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	685b      	ldr	r3, [r3, #4]
 800a8a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	430a      	orrs	r2, r1
 800a8b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8bc:	f003 0310 	and.w	r3, r3, #16
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d00a      	beq.n	800a8da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	689b      	ldr	r3, [r3, #8]
 800a8ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	430a      	orrs	r2, r1
 800a8d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8de:	f003 0320 	and.w	r3, r3, #32
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d00a      	beq.n	800a8fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	689b      	ldr	r3, [r3, #8]
 800a8ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	430a      	orrs	r2, r1
 800a8fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a904:	2b00      	cmp	r3, #0
 800a906:	d01a      	beq.n	800a93e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	685b      	ldr	r3, [r3, #4]
 800a90e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	430a      	orrs	r2, r1
 800a91c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a922:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a926:	d10a      	bne.n	800a93e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	685b      	ldr	r3, [r3, #4]
 800a92e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	430a      	orrs	r2, r1
 800a93c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a946:	2b00      	cmp	r3, #0
 800a948:	d00a      	beq.n	800a960 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	685b      	ldr	r3, [r3, #4]
 800a950:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	430a      	orrs	r2, r1
 800a95e:	605a      	str	r2, [r3, #4]
  }
}
 800a960:	bf00      	nop
 800a962:	370c      	adds	r7, #12
 800a964:	46bd      	mov	sp, r7
 800a966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96a:	4770      	bx	lr

0800a96c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b098      	sub	sp, #96	@ 0x60
 800a970:	af02      	add	r7, sp, #8
 800a972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2200      	movs	r2, #0
 800a978:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a97c:	f7f6 fef0 	bl	8001760 <HAL_GetTick>
 800a980:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f003 0308 	and.w	r3, r3, #8
 800a98c:	2b08      	cmp	r3, #8
 800a98e:	d12f      	bne.n	800a9f0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a990:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a994:	9300      	str	r3, [sp, #0]
 800a996:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a998:	2200      	movs	r2, #0
 800a99a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f000 f88e 	bl	800aac0 <UART_WaitOnFlagUntilTimeout>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d022      	beq.n	800a9f0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9b2:	e853 3f00 	ldrex	r3, [r3]
 800a9b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a9b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a9be:	653b      	str	r3, [r7, #80]	@ 0x50
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	461a      	mov	r2, r3
 800a9c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9c8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a9ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a9ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a9d0:	e841 2300 	strex	r3, r2, [r1]
 800a9d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a9d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d1e6      	bne.n	800a9aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2220      	movs	r2, #32
 800a9e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a9ec:	2303      	movs	r3, #3
 800a9ee:	e063      	b.n	800aab8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	f003 0304 	and.w	r3, r3, #4
 800a9fa:	2b04      	cmp	r3, #4
 800a9fc:	d149      	bne.n	800aa92 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a9fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aa02:	9300      	str	r3, [sp, #0]
 800aa04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aa06:	2200      	movs	r2, #0
 800aa08:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f000 f857 	bl	800aac0 <UART_WaitOnFlagUntilTimeout>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d03c      	beq.n	800aa92 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa20:	e853 3f00 	ldrex	r3, [r3]
 800aa24:	623b      	str	r3, [r7, #32]
   return(result);
 800aa26:	6a3b      	ldr	r3, [r7, #32]
 800aa28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aa2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	461a      	mov	r2, r3
 800aa34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa36:	633b      	str	r3, [r7, #48]	@ 0x30
 800aa38:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa3e:	e841 2300 	strex	r3, r2, [r1]
 800aa42:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aa44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d1e6      	bne.n	800aa18 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	3308      	adds	r3, #8
 800aa50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	e853 3f00 	ldrex	r3, [r3]
 800aa58:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	f023 0301 	bic.w	r3, r3, #1
 800aa60:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	3308      	adds	r3, #8
 800aa68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa6a:	61fa      	str	r2, [r7, #28]
 800aa6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa6e:	69b9      	ldr	r1, [r7, #24]
 800aa70:	69fa      	ldr	r2, [r7, #28]
 800aa72:	e841 2300 	strex	r3, r2, [r1]
 800aa76:	617b      	str	r3, [r7, #20]
   return(result);
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d1e5      	bne.n	800aa4a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	2220      	movs	r2, #32
 800aa82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aa8e:	2303      	movs	r3, #3
 800aa90:	e012      	b.n	800aab8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2220      	movs	r2, #32
 800aa96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2220      	movs	r2, #32
 800aa9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2200      	movs	r2, #0
 800aab2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aab6:	2300      	movs	r3, #0
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3758      	adds	r7, #88	@ 0x58
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}

0800aac0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b084      	sub	sp, #16
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	60f8      	str	r0, [r7, #12]
 800aac8:	60b9      	str	r1, [r7, #8]
 800aaca:	603b      	str	r3, [r7, #0]
 800aacc:	4613      	mov	r3, r2
 800aace:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aad0:	e04f      	b.n	800ab72 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aad2:	69bb      	ldr	r3, [r7, #24]
 800aad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aad8:	d04b      	beq.n	800ab72 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aada:	f7f6 fe41 	bl	8001760 <HAL_GetTick>
 800aade:	4602      	mov	r2, r0
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	1ad3      	subs	r3, r2, r3
 800aae4:	69ba      	ldr	r2, [r7, #24]
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d302      	bcc.n	800aaf0 <UART_WaitOnFlagUntilTimeout+0x30>
 800aaea:	69bb      	ldr	r3, [r7, #24]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d101      	bne.n	800aaf4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aaf0:	2303      	movs	r3, #3
 800aaf2:	e04e      	b.n	800ab92 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f003 0304 	and.w	r3, r3, #4
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d037      	beq.n	800ab72 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	2b80      	cmp	r3, #128	@ 0x80
 800ab06:	d034      	beq.n	800ab72 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	2b40      	cmp	r3, #64	@ 0x40
 800ab0c:	d031      	beq.n	800ab72 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	69db      	ldr	r3, [r3, #28]
 800ab14:	f003 0308 	and.w	r3, r3, #8
 800ab18:	2b08      	cmp	r3, #8
 800ab1a:	d110      	bne.n	800ab3e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	2208      	movs	r2, #8
 800ab22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ab24:	68f8      	ldr	r0, [r7, #12]
 800ab26:	f000 f839 	bl	800ab9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	2208      	movs	r2, #8
 800ab2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	2200      	movs	r2, #0
 800ab36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	e029      	b.n	800ab92 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	69db      	ldr	r3, [r3, #28]
 800ab44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ab48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ab4c:	d111      	bne.n	800ab72 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ab56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ab58:	68f8      	ldr	r0, [r7, #12]
 800ab5a:	f000 f81f 	bl	800ab9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2220      	movs	r2, #32
 800ab62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	2200      	movs	r2, #0
 800ab6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ab6e:	2303      	movs	r3, #3
 800ab70:	e00f      	b.n	800ab92 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	69da      	ldr	r2, [r3, #28]
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	4013      	ands	r3, r2
 800ab7c:	68ba      	ldr	r2, [r7, #8]
 800ab7e:	429a      	cmp	r2, r3
 800ab80:	bf0c      	ite	eq
 800ab82:	2301      	moveq	r3, #1
 800ab84:	2300      	movne	r3, #0
 800ab86:	b2db      	uxtb	r3, r3
 800ab88:	461a      	mov	r2, r3
 800ab8a:	79fb      	ldrb	r3, [r7, #7]
 800ab8c:	429a      	cmp	r2, r3
 800ab8e:	d0a0      	beq.n	800aad2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ab90:	2300      	movs	r3, #0
}
 800ab92:	4618      	mov	r0, r3
 800ab94:	3710      	adds	r7, #16
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}
	...

0800ab9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b095      	sub	sp, #84	@ 0x54
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abac:	e853 3f00 	ldrex	r3, [r3]
 800abb0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800abb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800abb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	461a      	mov	r2, r3
 800abc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abc2:	643b      	str	r3, [r7, #64]	@ 0x40
 800abc4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abc6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800abc8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800abca:	e841 2300 	strex	r3, r2, [r1]
 800abce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800abd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d1e6      	bne.n	800aba4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	3308      	adds	r3, #8
 800abdc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abde:	6a3b      	ldr	r3, [r7, #32]
 800abe0:	e853 3f00 	ldrex	r3, [r3]
 800abe4:	61fb      	str	r3, [r7, #28]
   return(result);
 800abe6:	69fa      	ldr	r2, [r7, #28]
 800abe8:	4b1e      	ldr	r3, [pc, #120]	@ (800ac64 <UART_EndRxTransfer+0xc8>)
 800abea:	4013      	ands	r3, r2
 800abec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	3308      	adds	r3, #8
 800abf4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800abf6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800abf8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800abfc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abfe:	e841 2300 	strex	r3, r2, [r1]
 800ac02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ac04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d1e5      	bne.n	800abd6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac0e:	2b01      	cmp	r3, #1
 800ac10:	d118      	bne.n	800ac44 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	e853 3f00 	ldrex	r3, [r3]
 800ac1e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac20:	68bb      	ldr	r3, [r7, #8]
 800ac22:	f023 0310 	bic.w	r3, r3, #16
 800ac26:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	461a      	mov	r2, r3
 800ac2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac30:	61bb      	str	r3, [r7, #24]
 800ac32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac34:	6979      	ldr	r1, [r7, #20]
 800ac36:	69ba      	ldr	r2, [r7, #24]
 800ac38:	e841 2300 	strex	r3, r2, [r1]
 800ac3c:	613b      	str	r3, [r7, #16]
   return(result);
 800ac3e:	693b      	ldr	r3, [r7, #16]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d1e6      	bne.n	800ac12 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2220      	movs	r2, #32
 800ac48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2200      	movs	r2, #0
 800ac50:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	2200      	movs	r2, #0
 800ac56:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ac58:	bf00      	nop
 800ac5a:	3754      	adds	r7, #84	@ 0x54
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac62:	4770      	bx	lr
 800ac64:	effffffe 	.word	0xeffffffe

0800ac68 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ac68:	b480      	push	{r7}
 800ac6a:	b085      	sub	sp, #20
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ac76:	2b01      	cmp	r3, #1
 800ac78:	d101      	bne.n	800ac7e <HAL_UARTEx_DisableFifoMode+0x16>
 800ac7a:	2302      	movs	r3, #2
 800ac7c:	e027      	b.n	800acce <HAL_UARTEx_DisableFifoMode+0x66>
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2201      	movs	r2, #1
 800ac82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2224      	movs	r2, #36	@ 0x24
 800ac8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	681a      	ldr	r2, [r3, #0]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f022 0201 	bic.w	r2, r2, #1
 800aca4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800acac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2200      	movs	r2, #0
 800acb2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	68fa      	ldr	r2, [r7, #12]
 800acba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2220      	movs	r2, #32
 800acc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2200      	movs	r2, #0
 800acc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800accc:	2300      	movs	r3, #0
}
 800acce:	4618      	mov	r0, r3
 800acd0:	3714      	adds	r7, #20
 800acd2:	46bd      	mov	sp, r7
 800acd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd8:	4770      	bx	lr

0800acda <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800acda:	b580      	push	{r7, lr}
 800acdc:	b084      	sub	sp, #16
 800acde:	af00      	add	r7, sp, #0
 800ace0:	6078      	str	r0, [r7, #4]
 800ace2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800acea:	2b01      	cmp	r3, #1
 800acec:	d101      	bne.n	800acf2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800acee:	2302      	movs	r3, #2
 800acf0:	e02d      	b.n	800ad4e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2201      	movs	r2, #1
 800acf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2224      	movs	r2, #36	@ 0x24
 800acfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	681a      	ldr	r2, [r3, #0]
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	f022 0201 	bic.w	r2, r2, #1
 800ad18:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	689b      	ldr	r3, [r3, #8]
 800ad20:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	683a      	ldr	r2, [r7, #0]
 800ad2a:	430a      	orrs	r2, r1
 800ad2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f000 f850 	bl	800add4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	68fa      	ldr	r2, [r7, #12]
 800ad3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2220      	movs	r2, #32
 800ad40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2200      	movs	r2, #0
 800ad48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad4c:	2300      	movs	r3, #0
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3710      	adds	r7, #16
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}

0800ad56 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ad56:	b580      	push	{r7, lr}
 800ad58:	b084      	sub	sp, #16
 800ad5a:	af00      	add	r7, sp, #0
 800ad5c:	6078      	str	r0, [r7, #4]
 800ad5e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ad66:	2b01      	cmp	r3, #1
 800ad68:	d101      	bne.n	800ad6e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ad6a:	2302      	movs	r3, #2
 800ad6c:	e02d      	b.n	800adca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2201      	movs	r2, #1
 800ad72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2224      	movs	r2, #36	@ 0x24
 800ad7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	681a      	ldr	r2, [r3, #0]
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f022 0201 	bic.w	r2, r2, #1
 800ad94:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	689b      	ldr	r3, [r3, #8]
 800ad9c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	683a      	ldr	r2, [r7, #0]
 800ada6:	430a      	orrs	r2, r1
 800ada8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f000 f812 	bl	800add4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	68fa      	ldr	r2, [r7, #12]
 800adb6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2220      	movs	r2, #32
 800adbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	2200      	movs	r2, #0
 800adc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800adc8:	2300      	movs	r3, #0
}
 800adca:	4618      	mov	r0, r3
 800adcc:	3710      	adds	r7, #16
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}
	...

0800add4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800add4:	b480      	push	{r7}
 800add6:	b085      	sub	sp, #20
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d108      	bne.n	800adf6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2201      	movs	r2, #1
 800ade8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2201      	movs	r2, #1
 800adf0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800adf4:	e031      	b.n	800ae5a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800adf6:	2310      	movs	r3, #16
 800adf8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800adfa:	2310      	movs	r3, #16
 800adfc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	689b      	ldr	r3, [r3, #8]
 800ae04:	0e5b      	lsrs	r3, r3, #25
 800ae06:	b2db      	uxtb	r3, r3
 800ae08:	f003 0307 	and.w	r3, r3, #7
 800ae0c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	689b      	ldr	r3, [r3, #8]
 800ae14:	0f5b      	lsrs	r3, r3, #29
 800ae16:	b2db      	uxtb	r3, r3
 800ae18:	f003 0307 	and.w	r3, r3, #7
 800ae1c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ae1e:	7bbb      	ldrb	r3, [r7, #14]
 800ae20:	7b3a      	ldrb	r2, [r7, #12]
 800ae22:	4911      	ldr	r1, [pc, #68]	@ (800ae68 <UARTEx_SetNbDataToProcess+0x94>)
 800ae24:	5c8a      	ldrb	r2, [r1, r2]
 800ae26:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ae2a:	7b3a      	ldrb	r2, [r7, #12]
 800ae2c:	490f      	ldr	r1, [pc, #60]	@ (800ae6c <UARTEx_SetNbDataToProcess+0x98>)
 800ae2e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ae30:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae34:	b29a      	uxth	r2, r3
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae3c:	7bfb      	ldrb	r3, [r7, #15]
 800ae3e:	7b7a      	ldrb	r2, [r7, #13]
 800ae40:	4909      	ldr	r1, [pc, #36]	@ (800ae68 <UARTEx_SetNbDataToProcess+0x94>)
 800ae42:	5c8a      	ldrb	r2, [r1, r2]
 800ae44:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ae48:	7b7a      	ldrb	r2, [r7, #13]
 800ae4a:	4908      	ldr	r1, [pc, #32]	@ (800ae6c <UARTEx_SetNbDataToProcess+0x98>)
 800ae4c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae4e:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae52:	b29a      	uxth	r2, r3
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ae5a:	bf00      	nop
 800ae5c:	3714      	adds	r7, #20
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae64:	4770      	bx	lr
 800ae66:	bf00      	nop
 800ae68:	0800ed54 	.word	0x0800ed54
 800ae6c:	0800ed5c 	.word	0x0800ed5c

0800ae70 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ae70:	b084      	sub	sp, #16
 800ae72:	b580      	push	{r7, lr}
 800ae74:	b084      	sub	sp, #16
 800ae76:	af00      	add	r7, sp, #0
 800ae78:	6078      	str	r0, [r7, #4]
 800ae7a:	f107 001c 	add.w	r0, r7, #28
 800ae7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ae82:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ae86:	2b01      	cmp	r3, #1
 800ae88:	d121      	bne.n	800aece <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae8e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	68da      	ldr	r2, [r3, #12]
 800ae9a:	4b2c      	ldr	r3, [pc, #176]	@ (800af4c <USB_CoreInit+0xdc>)
 800ae9c:	4013      	ands	r3, r2
 800ae9e:	687a      	ldr	r2, [r7, #4]
 800aea0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	68db      	ldr	r3, [r3, #12]
 800aea6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800aeae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800aeb2:	2b01      	cmp	r3, #1
 800aeb4:	d105      	bne.n	800aec2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	68db      	ldr	r3, [r3, #12]
 800aeba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f001 faf6 	bl	800c4b4 <USB_CoreReset>
 800aec8:	4603      	mov	r3, r0
 800aeca:	73fb      	strb	r3, [r7, #15]
 800aecc:	e01b      	b.n	800af06 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	68db      	ldr	r3, [r3, #12]
 800aed2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	f001 faea 	bl	800c4b4 <USB_CoreReset>
 800aee0:	4603      	mov	r3, r0
 800aee2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800aee4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d106      	bne.n	800aefa <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aef0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	639a      	str	r2, [r3, #56]	@ 0x38
 800aef8:	e005      	b.n	800af06 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aefe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800af06:	7fbb      	ldrb	r3, [r7, #30]
 800af08:	2b01      	cmp	r3, #1
 800af0a:	d116      	bne.n	800af3a <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af10:	b29a      	uxth	r2, r3
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800af1a:	4b0d      	ldr	r3, [pc, #52]	@ (800af50 <USB_CoreInit+0xe0>)
 800af1c:	4313      	orrs	r3, r2
 800af1e:	687a      	ldr	r2, [r7, #4]
 800af20:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	689b      	ldr	r3, [r3, #8]
 800af26:	f043 0206 	orr.w	r2, r3, #6
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	689b      	ldr	r3, [r3, #8]
 800af32:	f043 0220 	orr.w	r2, r3, #32
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800af3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800af3c:	4618      	mov	r0, r3
 800af3e:	3710      	adds	r7, #16
 800af40:	46bd      	mov	sp, r7
 800af42:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800af46:	b004      	add	sp, #16
 800af48:	4770      	bx	lr
 800af4a:	bf00      	nop
 800af4c:	ffbdffbf 	.word	0xffbdffbf
 800af50:	03ee0000 	.word	0x03ee0000

0800af54 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800af54:	b480      	push	{r7}
 800af56:	b087      	sub	sp, #28
 800af58:	af00      	add	r7, sp, #0
 800af5a:	60f8      	str	r0, [r7, #12]
 800af5c:	60b9      	str	r1, [r7, #8]
 800af5e:	4613      	mov	r3, r2
 800af60:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800af62:	79fb      	ldrb	r3, [r7, #7]
 800af64:	2b02      	cmp	r3, #2
 800af66:	d165      	bne.n	800b034 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	4a41      	ldr	r2, [pc, #260]	@ (800b070 <USB_SetTurnaroundTime+0x11c>)
 800af6c:	4293      	cmp	r3, r2
 800af6e:	d906      	bls.n	800af7e <USB_SetTurnaroundTime+0x2a>
 800af70:	68bb      	ldr	r3, [r7, #8]
 800af72:	4a40      	ldr	r2, [pc, #256]	@ (800b074 <USB_SetTurnaroundTime+0x120>)
 800af74:	4293      	cmp	r3, r2
 800af76:	d202      	bcs.n	800af7e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800af78:	230f      	movs	r3, #15
 800af7a:	617b      	str	r3, [r7, #20]
 800af7c:	e062      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	4a3c      	ldr	r2, [pc, #240]	@ (800b074 <USB_SetTurnaroundTime+0x120>)
 800af82:	4293      	cmp	r3, r2
 800af84:	d306      	bcc.n	800af94 <USB_SetTurnaroundTime+0x40>
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	4a3b      	ldr	r2, [pc, #236]	@ (800b078 <USB_SetTurnaroundTime+0x124>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d202      	bcs.n	800af94 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800af8e:	230e      	movs	r3, #14
 800af90:	617b      	str	r3, [r7, #20]
 800af92:	e057      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	4a38      	ldr	r2, [pc, #224]	@ (800b078 <USB_SetTurnaroundTime+0x124>)
 800af98:	4293      	cmp	r3, r2
 800af9a:	d306      	bcc.n	800afaa <USB_SetTurnaroundTime+0x56>
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	4a37      	ldr	r2, [pc, #220]	@ (800b07c <USB_SetTurnaroundTime+0x128>)
 800afa0:	4293      	cmp	r3, r2
 800afa2:	d202      	bcs.n	800afaa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800afa4:	230d      	movs	r3, #13
 800afa6:	617b      	str	r3, [r7, #20]
 800afa8:	e04c      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	4a33      	ldr	r2, [pc, #204]	@ (800b07c <USB_SetTurnaroundTime+0x128>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d306      	bcc.n	800afc0 <USB_SetTurnaroundTime+0x6c>
 800afb2:	68bb      	ldr	r3, [r7, #8]
 800afb4:	4a32      	ldr	r2, [pc, #200]	@ (800b080 <USB_SetTurnaroundTime+0x12c>)
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d802      	bhi.n	800afc0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800afba:	230c      	movs	r3, #12
 800afbc:	617b      	str	r3, [r7, #20]
 800afbe:	e041      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800afc0:	68bb      	ldr	r3, [r7, #8]
 800afc2:	4a2f      	ldr	r2, [pc, #188]	@ (800b080 <USB_SetTurnaroundTime+0x12c>)
 800afc4:	4293      	cmp	r3, r2
 800afc6:	d906      	bls.n	800afd6 <USB_SetTurnaroundTime+0x82>
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	4a2e      	ldr	r2, [pc, #184]	@ (800b084 <USB_SetTurnaroundTime+0x130>)
 800afcc:	4293      	cmp	r3, r2
 800afce:	d802      	bhi.n	800afd6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800afd0:	230b      	movs	r3, #11
 800afd2:	617b      	str	r3, [r7, #20]
 800afd4:	e036      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	4a2a      	ldr	r2, [pc, #168]	@ (800b084 <USB_SetTurnaroundTime+0x130>)
 800afda:	4293      	cmp	r3, r2
 800afdc:	d906      	bls.n	800afec <USB_SetTurnaroundTime+0x98>
 800afde:	68bb      	ldr	r3, [r7, #8]
 800afe0:	4a29      	ldr	r2, [pc, #164]	@ (800b088 <USB_SetTurnaroundTime+0x134>)
 800afe2:	4293      	cmp	r3, r2
 800afe4:	d802      	bhi.n	800afec <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800afe6:	230a      	movs	r3, #10
 800afe8:	617b      	str	r3, [r7, #20]
 800afea:	e02b      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	4a26      	ldr	r2, [pc, #152]	@ (800b088 <USB_SetTurnaroundTime+0x134>)
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d906      	bls.n	800b002 <USB_SetTurnaroundTime+0xae>
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	4a25      	ldr	r2, [pc, #148]	@ (800b08c <USB_SetTurnaroundTime+0x138>)
 800aff8:	4293      	cmp	r3, r2
 800affa:	d202      	bcs.n	800b002 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800affc:	2309      	movs	r3, #9
 800affe:	617b      	str	r3, [r7, #20]
 800b000:	e020      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	4a21      	ldr	r2, [pc, #132]	@ (800b08c <USB_SetTurnaroundTime+0x138>)
 800b006:	4293      	cmp	r3, r2
 800b008:	d306      	bcc.n	800b018 <USB_SetTurnaroundTime+0xc4>
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	4a20      	ldr	r2, [pc, #128]	@ (800b090 <USB_SetTurnaroundTime+0x13c>)
 800b00e:	4293      	cmp	r3, r2
 800b010:	d802      	bhi.n	800b018 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b012:	2308      	movs	r3, #8
 800b014:	617b      	str	r3, [r7, #20]
 800b016:	e015      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	4a1d      	ldr	r2, [pc, #116]	@ (800b090 <USB_SetTurnaroundTime+0x13c>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d906      	bls.n	800b02e <USB_SetTurnaroundTime+0xda>
 800b020:	68bb      	ldr	r3, [r7, #8]
 800b022:	4a1c      	ldr	r2, [pc, #112]	@ (800b094 <USB_SetTurnaroundTime+0x140>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d202      	bcs.n	800b02e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b028:	2307      	movs	r3, #7
 800b02a:	617b      	str	r3, [r7, #20]
 800b02c:	e00a      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b02e:	2306      	movs	r3, #6
 800b030:	617b      	str	r3, [r7, #20]
 800b032:	e007      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b034:	79fb      	ldrb	r3, [r7, #7]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d102      	bne.n	800b040 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b03a:	2309      	movs	r3, #9
 800b03c:	617b      	str	r3, [r7, #20]
 800b03e:	e001      	b.n	800b044 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b040:	2309      	movs	r3, #9
 800b042:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	68db      	ldr	r3, [r3, #12]
 800b048:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	68da      	ldr	r2, [r3, #12]
 800b054:	697b      	ldr	r3, [r7, #20]
 800b056:	029b      	lsls	r3, r3, #10
 800b058:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b05c:	431a      	orrs	r2, r3
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b062:	2300      	movs	r3, #0
}
 800b064:	4618      	mov	r0, r3
 800b066:	371c      	adds	r7, #28
 800b068:	46bd      	mov	sp, r7
 800b06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06e:	4770      	bx	lr
 800b070:	00d8acbf 	.word	0x00d8acbf
 800b074:	00e4e1c0 	.word	0x00e4e1c0
 800b078:	00f42400 	.word	0x00f42400
 800b07c:	01067380 	.word	0x01067380
 800b080:	011a499f 	.word	0x011a499f
 800b084:	01312cff 	.word	0x01312cff
 800b088:	014ca43f 	.word	0x014ca43f
 800b08c:	016e3600 	.word	0x016e3600
 800b090:	01a6ab1f 	.word	0x01a6ab1f
 800b094:	01e84800 	.word	0x01e84800

0800b098 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b098:	b480      	push	{r7}
 800b09a:	b083      	sub	sp, #12
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	689b      	ldr	r3, [r3, #8]
 800b0a4:	f043 0201 	orr.w	r2, r3, #1
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b0ac:	2300      	movs	r3, #0
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	370c      	adds	r7, #12
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b8:	4770      	bx	lr

0800b0ba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b0ba:	b480      	push	{r7}
 800b0bc:	b083      	sub	sp, #12
 800b0be:	af00      	add	r7, sp, #0
 800b0c0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	689b      	ldr	r3, [r3, #8]
 800b0c6:	f023 0201 	bic.w	r2, r3, #1
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b0ce:	2300      	movs	r3, #0
}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	370c      	adds	r7, #12
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0da:	4770      	bx	lr

0800b0dc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b084      	sub	sp, #16
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
 800b0e4:	460b      	mov	r3, r1
 800b0e6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	68db      	ldr	r3, [r3, #12]
 800b0f0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b0f8:	78fb      	ldrb	r3, [r7, #3]
 800b0fa:	2b01      	cmp	r3, #1
 800b0fc:	d115      	bne.n	800b12a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	68db      	ldr	r3, [r3, #12]
 800b102:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b10a:	200a      	movs	r0, #10
 800b10c:	f7f6 fb34 	bl	8001778 <HAL_Delay>
      ms += 10U;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	330a      	adds	r3, #10
 800b114:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f001 f93b 	bl	800c392 <USB_GetMode>
 800b11c:	4603      	mov	r3, r0
 800b11e:	2b01      	cmp	r3, #1
 800b120:	d01e      	beq.n	800b160 <USB_SetCurrentMode+0x84>
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	2bc7      	cmp	r3, #199	@ 0xc7
 800b126:	d9f0      	bls.n	800b10a <USB_SetCurrentMode+0x2e>
 800b128:	e01a      	b.n	800b160 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b12a:	78fb      	ldrb	r3, [r7, #3]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d115      	bne.n	800b15c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	68db      	ldr	r3, [r3, #12]
 800b134:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b13c:	200a      	movs	r0, #10
 800b13e:	f7f6 fb1b 	bl	8001778 <HAL_Delay>
      ms += 10U;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	330a      	adds	r3, #10
 800b146:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f001 f922 	bl	800c392 <USB_GetMode>
 800b14e:	4603      	mov	r3, r0
 800b150:	2b00      	cmp	r3, #0
 800b152:	d005      	beq.n	800b160 <USB_SetCurrentMode+0x84>
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	2bc7      	cmp	r3, #199	@ 0xc7
 800b158:	d9f0      	bls.n	800b13c <USB_SetCurrentMode+0x60>
 800b15a:	e001      	b.n	800b160 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b15c:	2301      	movs	r3, #1
 800b15e:	e005      	b.n	800b16c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	2bc8      	cmp	r3, #200	@ 0xc8
 800b164:	d101      	bne.n	800b16a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b166:	2301      	movs	r3, #1
 800b168:	e000      	b.n	800b16c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b16a:	2300      	movs	r3, #0
}
 800b16c:	4618      	mov	r0, r3
 800b16e:	3710      	adds	r7, #16
 800b170:	46bd      	mov	sp, r7
 800b172:	bd80      	pop	{r7, pc}

0800b174 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b174:	b084      	sub	sp, #16
 800b176:	b580      	push	{r7, lr}
 800b178:	b086      	sub	sp, #24
 800b17a:	af00      	add	r7, sp, #0
 800b17c:	6078      	str	r0, [r7, #4]
 800b17e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b182:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b186:	2300      	movs	r3, #0
 800b188:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b18e:	2300      	movs	r3, #0
 800b190:	613b      	str	r3, [r7, #16]
 800b192:	e009      	b.n	800b1a8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b194:	687a      	ldr	r2, [r7, #4]
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	3340      	adds	r3, #64	@ 0x40
 800b19a:	009b      	lsls	r3, r3, #2
 800b19c:	4413      	add	r3, r2
 800b19e:	2200      	movs	r2, #0
 800b1a0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b1a2:	693b      	ldr	r3, [r7, #16]
 800b1a4:	3301      	adds	r3, #1
 800b1a6:	613b      	str	r3, [r7, #16]
 800b1a8:	693b      	ldr	r3, [r7, #16]
 800b1aa:	2b0e      	cmp	r3, #14
 800b1ac:	d9f2      	bls.n	800b194 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b1ae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d11c      	bne.n	800b1f0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1bc:	685b      	ldr	r3, [r3, #4]
 800b1be:	68fa      	ldr	r2, [r7, #12]
 800b1c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b1c4:	f043 0302 	orr.w	r3, r3, #2
 800b1c8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1ce:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	601a      	str	r2, [r3, #0]
 800b1ee:	e005      	b.n	800b1fc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1f4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b202:	461a      	mov	r2, r3
 800b204:	2300      	movs	r3, #0
 800b206:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b208:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b20c:	2b01      	cmp	r3, #1
 800b20e:	d10d      	bne.n	800b22c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b210:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b214:	2b00      	cmp	r3, #0
 800b216:	d104      	bne.n	800b222 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b218:	2100      	movs	r1, #0
 800b21a:	6878      	ldr	r0, [r7, #4]
 800b21c:	f000 f968 	bl	800b4f0 <USB_SetDevSpeed>
 800b220:	e008      	b.n	800b234 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b222:	2101      	movs	r1, #1
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f000 f963 	bl	800b4f0 <USB_SetDevSpeed>
 800b22a:	e003      	b.n	800b234 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b22c:	2103      	movs	r1, #3
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f000 f95e 	bl	800b4f0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b234:	2110      	movs	r1, #16
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f000 f8fa 	bl	800b430 <USB_FlushTxFifo>
 800b23c:	4603      	mov	r3, r0
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d001      	beq.n	800b246 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800b242:	2301      	movs	r3, #1
 800b244:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	f000 f924 	bl	800b494 <USB_FlushRxFifo>
 800b24c:	4603      	mov	r3, r0
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d001      	beq.n	800b256 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800b252:	2301      	movs	r3, #1
 800b254:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b25c:	461a      	mov	r2, r3
 800b25e:	2300      	movs	r3, #0
 800b260:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b268:	461a      	mov	r2, r3
 800b26a:	2300      	movs	r3, #0
 800b26c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b274:	461a      	mov	r2, r3
 800b276:	2300      	movs	r3, #0
 800b278:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b27a:	2300      	movs	r3, #0
 800b27c:	613b      	str	r3, [r7, #16]
 800b27e:	e043      	b.n	800b308 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b280:	693b      	ldr	r3, [r7, #16]
 800b282:	015a      	lsls	r2, r3, #5
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	4413      	add	r3, r2
 800b288:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b292:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b296:	d118      	bne.n	800b2ca <USB_DevInit+0x156>
    {
      if (i == 0U)
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d10a      	bne.n	800b2b4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b29e:	693b      	ldr	r3, [r7, #16]
 800b2a0:	015a      	lsls	r2, r3, #5
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	4413      	add	r3, r2
 800b2a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2aa:	461a      	mov	r2, r3
 800b2ac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b2b0:	6013      	str	r3, [r2, #0]
 800b2b2:	e013      	b.n	800b2dc <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b2b4:	693b      	ldr	r3, [r7, #16]
 800b2b6:	015a      	lsls	r2, r3, #5
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	4413      	add	r3, r2
 800b2bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2c0:	461a      	mov	r2, r3
 800b2c2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b2c6:	6013      	str	r3, [r2, #0]
 800b2c8:	e008      	b.n	800b2dc <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b2ca:	693b      	ldr	r3, [r7, #16]
 800b2cc:	015a      	lsls	r2, r3, #5
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	4413      	add	r3, r2
 800b2d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2d6:	461a      	mov	r2, r3
 800b2d8:	2300      	movs	r3, #0
 800b2da:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	015a      	lsls	r2, r3, #5
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	4413      	add	r3, r2
 800b2e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2e8:	461a      	mov	r2, r3
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b2ee:	693b      	ldr	r3, [r7, #16]
 800b2f0:	015a      	lsls	r2, r3, #5
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	4413      	add	r3, r2
 800b2f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2fa:	461a      	mov	r2, r3
 800b2fc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b300:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	3301      	adds	r3, #1
 800b306:	613b      	str	r3, [r7, #16]
 800b308:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b30c:	461a      	mov	r2, r3
 800b30e:	693b      	ldr	r3, [r7, #16]
 800b310:	4293      	cmp	r3, r2
 800b312:	d3b5      	bcc.n	800b280 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b314:	2300      	movs	r3, #0
 800b316:	613b      	str	r3, [r7, #16]
 800b318:	e043      	b.n	800b3a2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b31a:	693b      	ldr	r3, [r7, #16]
 800b31c:	015a      	lsls	r2, r3, #5
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	4413      	add	r3, r2
 800b322:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b32c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b330:	d118      	bne.n	800b364 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d10a      	bne.n	800b34e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b338:	693b      	ldr	r3, [r7, #16]
 800b33a:	015a      	lsls	r2, r3, #5
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	4413      	add	r3, r2
 800b340:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b344:	461a      	mov	r2, r3
 800b346:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b34a:	6013      	str	r3, [r2, #0]
 800b34c:	e013      	b.n	800b376 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	015a      	lsls	r2, r3, #5
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	4413      	add	r3, r2
 800b356:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b35a:	461a      	mov	r2, r3
 800b35c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b360:	6013      	str	r3, [r2, #0]
 800b362:	e008      	b.n	800b376 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	015a      	lsls	r2, r3, #5
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	4413      	add	r3, r2
 800b36c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b370:	461a      	mov	r2, r3
 800b372:	2300      	movs	r3, #0
 800b374:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b376:	693b      	ldr	r3, [r7, #16]
 800b378:	015a      	lsls	r2, r3, #5
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	4413      	add	r3, r2
 800b37e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b382:	461a      	mov	r2, r3
 800b384:	2300      	movs	r3, #0
 800b386:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b388:	693b      	ldr	r3, [r7, #16]
 800b38a:	015a      	lsls	r2, r3, #5
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	4413      	add	r3, r2
 800b390:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b394:	461a      	mov	r2, r3
 800b396:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b39a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b39c:	693b      	ldr	r3, [r7, #16]
 800b39e:	3301      	adds	r3, #1
 800b3a0:	613b      	str	r3, [r7, #16]
 800b3a2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b3a6:	461a      	mov	r2, r3
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	4293      	cmp	r3, r2
 800b3ac:	d3b5      	bcc.n	800b31a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3b4:	691b      	ldr	r3, [r3, #16]
 800b3b6:	68fa      	ldr	r2, [r7, #12]
 800b3b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b3bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b3c0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b3ce:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b3d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d105      	bne.n	800b3e4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	699b      	ldr	r3, [r3, #24]
 800b3dc:	f043 0210 	orr.w	r2, r3, #16
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	699a      	ldr	r2, [r3, #24]
 800b3e8:	4b0f      	ldr	r3, [pc, #60]	@ (800b428 <USB_DevInit+0x2b4>)
 800b3ea:	4313      	orrs	r3, r2
 800b3ec:	687a      	ldr	r2, [r7, #4]
 800b3ee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b3f0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d005      	beq.n	800b404 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	699b      	ldr	r3, [r3, #24]
 800b3fc:	f043 0208 	orr.w	r2, r3, #8
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b404:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b408:	2b01      	cmp	r3, #1
 800b40a:	d105      	bne.n	800b418 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	699a      	ldr	r2, [r3, #24]
 800b410:	4b06      	ldr	r3, [pc, #24]	@ (800b42c <USB_DevInit+0x2b8>)
 800b412:	4313      	orrs	r3, r2
 800b414:	687a      	ldr	r2, [r7, #4]
 800b416:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b418:	7dfb      	ldrb	r3, [r7, #23]
}
 800b41a:	4618      	mov	r0, r3
 800b41c:	3718      	adds	r7, #24
 800b41e:	46bd      	mov	sp, r7
 800b420:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b424:	b004      	add	sp, #16
 800b426:	4770      	bx	lr
 800b428:	803c3800 	.word	0x803c3800
 800b42c:	40000004 	.word	0x40000004

0800b430 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b430:	b480      	push	{r7}
 800b432:	b085      	sub	sp, #20
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
 800b438:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b43a:	2300      	movs	r3, #0
 800b43c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	3301      	adds	r3, #1
 800b442:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b44a:	d901      	bls.n	800b450 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b44c:	2303      	movs	r3, #3
 800b44e:	e01b      	b.n	800b488 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	691b      	ldr	r3, [r3, #16]
 800b454:	2b00      	cmp	r3, #0
 800b456:	daf2      	bge.n	800b43e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b458:	2300      	movs	r3, #0
 800b45a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	019b      	lsls	r3, r3, #6
 800b460:	f043 0220 	orr.w	r2, r3, #32
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	3301      	adds	r3, #1
 800b46c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b474:	d901      	bls.n	800b47a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b476:	2303      	movs	r3, #3
 800b478:	e006      	b.n	800b488 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	691b      	ldr	r3, [r3, #16]
 800b47e:	f003 0320 	and.w	r3, r3, #32
 800b482:	2b20      	cmp	r3, #32
 800b484:	d0f0      	beq.n	800b468 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b486:	2300      	movs	r3, #0
}
 800b488:	4618      	mov	r0, r3
 800b48a:	3714      	adds	r7, #20
 800b48c:	46bd      	mov	sp, r7
 800b48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b492:	4770      	bx	lr

0800b494 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b494:	b480      	push	{r7}
 800b496:	b085      	sub	sp, #20
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b49c:	2300      	movs	r3, #0
 800b49e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	3301      	adds	r3, #1
 800b4a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b4ac:	d901      	bls.n	800b4b2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b4ae:	2303      	movs	r3, #3
 800b4b0:	e018      	b.n	800b4e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	691b      	ldr	r3, [r3, #16]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	daf2      	bge.n	800b4a0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2210      	movs	r2, #16
 800b4c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	3301      	adds	r3, #1
 800b4c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b4d0:	d901      	bls.n	800b4d6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b4d2:	2303      	movs	r3, #3
 800b4d4:	e006      	b.n	800b4e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	691b      	ldr	r3, [r3, #16]
 800b4da:	f003 0310 	and.w	r3, r3, #16
 800b4de:	2b10      	cmp	r3, #16
 800b4e0:	d0f0      	beq.n	800b4c4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b4e2:	2300      	movs	r3, #0
}
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	3714      	adds	r7, #20
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ee:	4770      	bx	lr

0800b4f0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b085      	sub	sp, #20
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
 800b4f8:	460b      	mov	r3, r1
 800b4fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b506:	681a      	ldr	r2, [r3, #0]
 800b508:	78fb      	ldrb	r3, [r7, #3]
 800b50a:	68f9      	ldr	r1, [r7, #12]
 800b50c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b510:	4313      	orrs	r3, r2
 800b512:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b514:	2300      	movs	r3, #0
}
 800b516:	4618      	mov	r0, r3
 800b518:	3714      	adds	r7, #20
 800b51a:	46bd      	mov	sp, r7
 800b51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b520:	4770      	bx	lr

0800b522 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800b522:	b480      	push	{r7}
 800b524:	b087      	sub	sp, #28
 800b526:	af00      	add	r7, sp, #0
 800b528:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b52e:	693b      	ldr	r3, [r7, #16]
 800b530:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b534:	689b      	ldr	r3, [r3, #8]
 800b536:	f003 0306 	and.w	r3, r3, #6
 800b53a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d102      	bne.n	800b548 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b542:	2300      	movs	r3, #0
 800b544:	75fb      	strb	r3, [r7, #23]
 800b546:	e00a      	b.n	800b55e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	2b02      	cmp	r3, #2
 800b54c:	d002      	beq.n	800b554 <USB_GetDevSpeed+0x32>
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	2b06      	cmp	r3, #6
 800b552:	d102      	bne.n	800b55a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b554:	2302      	movs	r3, #2
 800b556:	75fb      	strb	r3, [r7, #23]
 800b558:	e001      	b.n	800b55e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b55a:	230f      	movs	r3, #15
 800b55c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b55e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b560:	4618      	mov	r0, r3
 800b562:	371c      	adds	r7, #28
 800b564:	46bd      	mov	sp, r7
 800b566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56a:	4770      	bx	lr

0800b56c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b56c:	b480      	push	{r7}
 800b56e:	b085      	sub	sp, #20
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
 800b574:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	781b      	ldrb	r3, [r3, #0]
 800b57e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	785b      	ldrb	r3, [r3, #1]
 800b584:	2b01      	cmp	r3, #1
 800b586:	d139      	bne.n	800b5fc <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b58e:	69da      	ldr	r2, [r3, #28]
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	781b      	ldrb	r3, [r3, #0]
 800b594:	f003 030f 	and.w	r3, r3, #15
 800b598:	2101      	movs	r1, #1
 800b59a:	fa01 f303 	lsl.w	r3, r1, r3
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	68f9      	ldr	r1, [r7, #12]
 800b5a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b5a6:	4313      	orrs	r3, r2
 800b5a8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	015a      	lsls	r2, r3, #5
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	4413      	add	r3, r2
 800b5b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d153      	bne.n	800b668 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b5c0:	68bb      	ldr	r3, [r7, #8]
 800b5c2:	015a      	lsls	r2, r3, #5
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	4413      	add	r3, r2
 800b5c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5cc:	681a      	ldr	r2, [r3, #0]
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	689b      	ldr	r3, [r3, #8]
 800b5d2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	791b      	ldrb	r3, [r3, #4]
 800b5da:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b5dc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b5de:	68bb      	ldr	r3, [r7, #8]
 800b5e0:	059b      	lsls	r3, r3, #22
 800b5e2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b5e4:	431a      	orrs	r2, r3
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	0159      	lsls	r1, r3, #5
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	440b      	add	r3, r1
 800b5ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5f2:	4619      	mov	r1, r3
 800b5f4:	4b20      	ldr	r3, [pc, #128]	@ (800b678 <USB_ActivateEndpoint+0x10c>)
 800b5f6:	4313      	orrs	r3, r2
 800b5f8:	600b      	str	r3, [r1, #0]
 800b5fa:	e035      	b.n	800b668 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b602:	69da      	ldr	r2, [r3, #28]
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	781b      	ldrb	r3, [r3, #0]
 800b608:	f003 030f 	and.w	r3, r3, #15
 800b60c:	2101      	movs	r1, #1
 800b60e:	fa01 f303 	lsl.w	r3, r1, r3
 800b612:	041b      	lsls	r3, r3, #16
 800b614:	68f9      	ldr	r1, [r7, #12]
 800b616:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b61a:	4313      	orrs	r3, r2
 800b61c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b61e:	68bb      	ldr	r3, [r7, #8]
 800b620:	015a      	lsls	r2, r3, #5
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	4413      	add	r3, r2
 800b626:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b630:	2b00      	cmp	r3, #0
 800b632:	d119      	bne.n	800b668 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	015a      	lsls	r2, r3, #5
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	4413      	add	r3, r2
 800b63c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b640:	681a      	ldr	r2, [r3, #0]
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	689b      	ldr	r3, [r3, #8]
 800b646:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b64a:	683b      	ldr	r3, [r7, #0]
 800b64c:	791b      	ldrb	r3, [r3, #4]
 800b64e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b650:	430b      	orrs	r3, r1
 800b652:	431a      	orrs	r2, r3
 800b654:	68bb      	ldr	r3, [r7, #8]
 800b656:	0159      	lsls	r1, r3, #5
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	440b      	add	r3, r1
 800b65c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b660:	4619      	mov	r1, r3
 800b662:	4b05      	ldr	r3, [pc, #20]	@ (800b678 <USB_ActivateEndpoint+0x10c>)
 800b664:	4313      	orrs	r3, r2
 800b666:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b668:	2300      	movs	r3, #0
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	3714      	adds	r7, #20
 800b66e:	46bd      	mov	sp, r7
 800b670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b674:	4770      	bx	lr
 800b676:	bf00      	nop
 800b678:	10008000 	.word	0x10008000

0800b67c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b67c:	b480      	push	{r7}
 800b67e:	b085      	sub	sp, #20
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
 800b684:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	781b      	ldrb	r3, [r3, #0]
 800b68e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	785b      	ldrb	r3, [r3, #1]
 800b694:	2b01      	cmp	r3, #1
 800b696:	d161      	bne.n	800b75c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	015a      	lsls	r2, r3, #5
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	4413      	add	r3, r2
 800b6a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b6aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b6ae:	d11f      	bne.n	800b6f0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	015a      	lsls	r2, r3, #5
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	4413      	add	r3, r2
 800b6b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	68ba      	ldr	r2, [r7, #8]
 800b6c0:	0151      	lsls	r1, r2, #5
 800b6c2:	68fa      	ldr	r2, [r7, #12]
 800b6c4:	440a      	add	r2, r1
 800b6c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6ca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b6ce:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b6d0:	68bb      	ldr	r3, [r7, #8]
 800b6d2:	015a      	lsls	r2, r3, #5
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	4413      	add	r3, r2
 800b6d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	68ba      	ldr	r2, [r7, #8]
 800b6e0:	0151      	lsls	r1, r2, #5
 800b6e2:	68fa      	ldr	r2, [r7, #12]
 800b6e4:	440a      	add	r2, r1
 800b6e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6ea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b6ee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b6f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	781b      	ldrb	r3, [r3, #0]
 800b6fc:	f003 030f 	and.w	r3, r3, #15
 800b700:	2101      	movs	r1, #1
 800b702:	fa01 f303 	lsl.w	r3, r1, r3
 800b706:	b29b      	uxth	r3, r3
 800b708:	43db      	mvns	r3, r3
 800b70a:	68f9      	ldr	r1, [r7, #12]
 800b70c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b710:	4013      	ands	r3, r2
 800b712:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b71a:	69da      	ldr	r2, [r3, #28]
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	781b      	ldrb	r3, [r3, #0]
 800b720:	f003 030f 	and.w	r3, r3, #15
 800b724:	2101      	movs	r1, #1
 800b726:	fa01 f303 	lsl.w	r3, r1, r3
 800b72a:	b29b      	uxth	r3, r3
 800b72c:	43db      	mvns	r3, r3
 800b72e:	68f9      	ldr	r1, [r7, #12]
 800b730:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b734:	4013      	ands	r3, r2
 800b736:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	015a      	lsls	r2, r3, #5
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	4413      	add	r3, r2
 800b740:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b744:	681a      	ldr	r2, [r3, #0]
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	0159      	lsls	r1, r3, #5
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	440b      	add	r3, r1
 800b74e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b752:	4619      	mov	r1, r3
 800b754:	4b35      	ldr	r3, [pc, #212]	@ (800b82c <USB_DeactivateEndpoint+0x1b0>)
 800b756:	4013      	ands	r3, r2
 800b758:	600b      	str	r3, [r1, #0]
 800b75a:	e060      	b.n	800b81e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	015a      	lsls	r2, r3, #5
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	4413      	add	r3, r2
 800b764:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b76e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b772:	d11f      	bne.n	800b7b4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b774:	68bb      	ldr	r3, [r7, #8]
 800b776:	015a      	lsls	r2, r3, #5
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	4413      	add	r3, r2
 800b77c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	68ba      	ldr	r2, [r7, #8]
 800b784:	0151      	lsls	r1, r2, #5
 800b786:	68fa      	ldr	r2, [r7, #12]
 800b788:	440a      	add	r2, r1
 800b78a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b78e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b792:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b794:	68bb      	ldr	r3, [r7, #8]
 800b796:	015a      	lsls	r2, r3, #5
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	4413      	add	r3, r2
 800b79c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	68ba      	ldr	r2, [r7, #8]
 800b7a4:	0151      	lsls	r1, r2, #5
 800b7a6:	68fa      	ldr	r2, [r7, #12]
 800b7a8:	440a      	add	r2, r1
 800b7aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b7ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b7b2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	781b      	ldrb	r3, [r3, #0]
 800b7c0:	f003 030f 	and.w	r3, r3, #15
 800b7c4:	2101      	movs	r1, #1
 800b7c6:	fa01 f303 	lsl.w	r3, r1, r3
 800b7ca:	041b      	lsls	r3, r3, #16
 800b7cc:	43db      	mvns	r3, r3
 800b7ce:	68f9      	ldr	r1, [r7, #12]
 800b7d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b7d4:	4013      	ands	r3, r2
 800b7d6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7de:	69da      	ldr	r2, [r3, #28]
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	781b      	ldrb	r3, [r3, #0]
 800b7e4:	f003 030f 	and.w	r3, r3, #15
 800b7e8:	2101      	movs	r1, #1
 800b7ea:	fa01 f303 	lsl.w	r3, r1, r3
 800b7ee:	041b      	lsls	r3, r3, #16
 800b7f0:	43db      	mvns	r3, r3
 800b7f2:	68f9      	ldr	r1, [r7, #12]
 800b7f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b7f8:	4013      	ands	r3, r2
 800b7fa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b7fc:	68bb      	ldr	r3, [r7, #8]
 800b7fe:	015a      	lsls	r2, r3, #5
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	4413      	add	r3, r2
 800b804:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b808:	681a      	ldr	r2, [r3, #0]
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	0159      	lsls	r1, r3, #5
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	440b      	add	r3, r1
 800b812:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b816:	4619      	mov	r1, r3
 800b818:	4b05      	ldr	r3, [pc, #20]	@ (800b830 <USB_DeactivateEndpoint+0x1b4>)
 800b81a:	4013      	ands	r3, r2
 800b81c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b81e:	2300      	movs	r3, #0
}
 800b820:	4618      	mov	r0, r3
 800b822:	3714      	adds	r7, #20
 800b824:	46bd      	mov	sp, r7
 800b826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82a:	4770      	bx	lr
 800b82c:	ec337800 	.word	0xec337800
 800b830:	eff37800 	.word	0xeff37800

0800b834 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b08a      	sub	sp, #40	@ 0x28
 800b838:	af02      	add	r7, sp, #8
 800b83a:	60f8      	str	r0, [r7, #12]
 800b83c:	60b9      	str	r1, [r7, #8]
 800b83e:	4613      	mov	r3, r2
 800b840:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	781b      	ldrb	r3, [r3, #0]
 800b84a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	785b      	ldrb	r3, [r3, #1]
 800b850:	2b01      	cmp	r3, #1
 800b852:	f040 8181 	bne.w	800bb58 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	691b      	ldr	r3, [r3, #16]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d132      	bne.n	800b8c4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b85e:	69bb      	ldr	r3, [r7, #24]
 800b860:	015a      	lsls	r2, r3, #5
 800b862:	69fb      	ldr	r3, [r7, #28]
 800b864:	4413      	add	r3, r2
 800b866:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b86a:	691a      	ldr	r2, [r3, #16]
 800b86c:	69bb      	ldr	r3, [r7, #24]
 800b86e:	0159      	lsls	r1, r3, #5
 800b870:	69fb      	ldr	r3, [r7, #28]
 800b872:	440b      	add	r3, r1
 800b874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b878:	4619      	mov	r1, r3
 800b87a:	4ba5      	ldr	r3, [pc, #660]	@ (800bb10 <USB_EPStartXfer+0x2dc>)
 800b87c:	4013      	ands	r3, r2
 800b87e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b880:	69bb      	ldr	r3, [r7, #24]
 800b882:	015a      	lsls	r2, r3, #5
 800b884:	69fb      	ldr	r3, [r7, #28]
 800b886:	4413      	add	r3, r2
 800b888:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b88c:	691b      	ldr	r3, [r3, #16]
 800b88e:	69ba      	ldr	r2, [r7, #24]
 800b890:	0151      	lsls	r1, r2, #5
 800b892:	69fa      	ldr	r2, [r7, #28]
 800b894:	440a      	add	r2, r1
 800b896:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b89a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b89e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b8a0:	69bb      	ldr	r3, [r7, #24]
 800b8a2:	015a      	lsls	r2, r3, #5
 800b8a4:	69fb      	ldr	r3, [r7, #28]
 800b8a6:	4413      	add	r3, r2
 800b8a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8ac:	691a      	ldr	r2, [r3, #16]
 800b8ae:	69bb      	ldr	r3, [r7, #24]
 800b8b0:	0159      	lsls	r1, r3, #5
 800b8b2:	69fb      	ldr	r3, [r7, #28]
 800b8b4:	440b      	add	r3, r1
 800b8b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8ba:	4619      	mov	r1, r3
 800b8bc:	4b95      	ldr	r3, [pc, #596]	@ (800bb14 <USB_EPStartXfer+0x2e0>)
 800b8be:	4013      	ands	r3, r2
 800b8c0:	610b      	str	r3, [r1, #16]
 800b8c2:	e092      	b.n	800b9ea <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b8c4:	69bb      	ldr	r3, [r7, #24]
 800b8c6:	015a      	lsls	r2, r3, #5
 800b8c8:	69fb      	ldr	r3, [r7, #28]
 800b8ca:	4413      	add	r3, r2
 800b8cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8d0:	691a      	ldr	r2, [r3, #16]
 800b8d2:	69bb      	ldr	r3, [r7, #24]
 800b8d4:	0159      	lsls	r1, r3, #5
 800b8d6:	69fb      	ldr	r3, [r7, #28]
 800b8d8:	440b      	add	r3, r1
 800b8da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8de:	4619      	mov	r1, r3
 800b8e0:	4b8c      	ldr	r3, [pc, #560]	@ (800bb14 <USB_EPStartXfer+0x2e0>)
 800b8e2:	4013      	ands	r3, r2
 800b8e4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b8e6:	69bb      	ldr	r3, [r7, #24]
 800b8e8:	015a      	lsls	r2, r3, #5
 800b8ea:	69fb      	ldr	r3, [r7, #28]
 800b8ec:	4413      	add	r3, r2
 800b8ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8f2:	691a      	ldr	r2, [r3, #16]
 800b8f4:	69bb      	ldr	r3, [r7, #24]
 800b8f6:	0159      	lsls	r1, r3, #5
 800b8f8:	69fb      	ldr	r3, [r7, #28]
 800b8fa:	440b      	add	r3, r1
 800b8fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b900:	4619      	mov	r1, r3
 800b902:	4b83      	ldr	r3, [pc, #524]	@ (800bb10 <USB_EPStartXfer+0x2dc>)
 800b904:	4013      	ands	r3, r2
 800b906:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800b908:	69bb      	ldr	r3, [r7, #24]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d11a      	bne.n	800b944 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	691a      	ldr	r2, [r3, #16]
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	689b      	ldr	r3, [r3, #8]
 800b916:	429a      	cmp	r2, r3
 800b918:	d903      	bls.n	800b922 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	689a      	ldr	r2, [r3, #8]
 800b91e:	68bb      	ldr	r3, [r7, #8]
 800b920:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b922:	69bb      	ldr	r3, [r7, #24]
 800b924:	015a      	lsls	r2, r3, #5
 800b926:	69fb      	ldr	r3, [r7, #28]
 800b928:	4413      	add	r3, r2
 800b92a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b92e:	691b      	ldr	r3, [r3, #16]
 800b930:	69ba      	ldr	r2, [r7, #24]
 800b932:	0151      	lsls	r1, r2, #5
 800b934:	69fa      	ldr	r2, [r7, #28]
 800b936:	440a      	add	r2, r1
 800b938:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b93c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b940:	6113      	str	r3, [r2, #16]
 800b942:	e01b      	b.n	800b97c <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b944:	69bb      	ldr	r3, [r7, #24]
 800b946:	015a      	lsls	r2, r3, #5
 800b948:	69fb      	ldr	r3, [r7, #28]
 800b94a:	4413      	add	r3, r2
 800b94c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b950:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	6919      	ldr	r1, [r3, #16]
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	689b      	ldr	r3, [r3, #8]
 800b95a:	440b      	add	r3, r1
 800b95c:	1e59      	subs	r1, r3, #1
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	689b      	ldr	r3, [r3, #8]
 800b962:	fbb1 f3f3 	udiv	r3, r1, r3
 800b966:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b968:	4b6b      	ldr	r3, [pc, #428]	@ (800bb18 <USB_EPStartXfer+0x2e4>)
 800b96a:	400b      	ands	r3, r1
 800b96c:	69b9      	ldr	r1, [r7, #24]
 800b96e:	0148      	lsls	r0, r1, #5
 800b970:	69f9      	ldr	r1, [r7, #28]
 800b972:	4401      	add	r1, r0
 800b974:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b978:	4313      	orrs	r3, r2
 800b97a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b97c:	69bb      	ldr	r3, [r7, #24]
 800b97e:	015a      	lsls	r2, r3, #5
 800b980:	69fb      	ldr	r3, [r7, #28]
 800b982:	4413      	add	r3, r2
 800b984:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b988:	691a      	ldr	r2, [r3, #16]
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	691b      	ldr	r3, [r3, #16]
 800b98e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b992:	69b9      	ldr	r1, [r7, #24]
 800b994:	0148      	lsls	r0, r1, #5
 800b996:	69f9      	ldr	r1, [r7, #28]
 800b998:	4401      	add	r1, r0
 800b99a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b99e:	4313      	orrs	r3, r2
 800b9a0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	791b      	ldrb	r3, [r3, #4]
 800b9a6:	2b01      	cmp	r3, #1
 800b9a8:	d11f      	bne.n	800b9ea <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b9aa:	69bb      	ldr	r3, [r7, #24]
 800b9ac:	015a      	lsls	r2, r3, #5
 800b9ae:	69fb      	ldr	r3, [r7, #28]
 800b9b0:	4413      	add	r3, r2
 800b9b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9b6:	691b      	ldr	r3, [r3, #16]
 800b9b8:	69ba      	ldr	r2, [r7, #24]
 800b9ba:	0151      	lsls	r1, r2, #5
 800b9bc:	69fa      	ldr	r2, [r7, #28]
 800b9be:	440a      	add	r2, r1
 800b9c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b9c4:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800b9c8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b9ca:	69bb      	ldr	r3, [r7, #24]
 800b9cc:	015a      	lsls	r2, r3, #5
 800b9ce:	69fb      	ldr	r3, [r7, #28]
 800b9d0:	4413      	add	r3, r2
 800b9d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9d6:	691b      	ldr	r3, [r3, #16]
 800b9d8:	69ba      	ldr	r2, [r7, #24]
 800b9da:	0151      	lsls	r1, r2, #5
 800b9dc:	69fa      	ldr	r2, [r7, #28]
 800b9de:	440a      	add	r2, r1
 800b9e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b9e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b9e8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800b9ea:	79fb      	ldrb	r3, [r7, #7]
 800b9ec:	2b01      	cmp	r3, #1
 800b9ee:	d14b      	bne.n	800ba88 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	69db      	ldr	r3, [r3, #28]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d009      	beq.n	800ba0c <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b9f8:	69bb      	ldr	r3, [r7, #24]
 800b9fa:	015a      	lsls	r2, r3, #5
 800b9fc:	69fb      	ldr	r3, [r7, #28]
 800b9fe:	4413      	add	r3, r2
 800ba00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba04:	461a      	mov	r2, r3
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	69db      	ldr	r3, [r3, #28]
 800ba0a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ba0c:	68bb      	ldr	r3, [r7, #8]
 800ba0e:	791b      	ldrb	r3, [r3, #4]
 800ba10:	2b01      	cmp	r3, #1
 800ba12:	d128      	bne.n	800ba66 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ba14:	69fb      	ldr	r3, [r7, #28]
 800ba16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba1a:	689b      	ldr	r3, [r3, #8]
 800ba1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d110      	bne.n	800ba46 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ba24:	69bb      	ldr	r3, [r7, #24]
 800ba26:	015a      	lsls	r2, r3, #5
 800ba28:	69fb      	ldr	r3, [r7, #28]
 800ba2a:	4413      	add	r3, r2
 800ba2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	69ba      	ldr	r2, [r7, #24]
 800ba34:	0151      	lsls	r1, r2, #5
 800ba36:	69fa      	ldr	r2, [r7, #28]
 800ba38:	440a      	add	r2, r1
 800ba3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba3e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ba42:	6013      	str	r3, [r2, #0]
 800ba44:	e00f      	b.n	800ba66 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ba46:	69bb      	ldr	r3, [r7, #24]
 800ba48:	015a      	lsls	r2, r3, #5
 800ba4a:	69fb      	ldr	r3, [r7, #28]
 800ba4c:	4413      	add	r3, r2
 800ba4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	69ba      	ldr	r2, [r7, #24]
 800ba56:	0151      	lsls	r1, r2, #5
 800ba58:	69fa      	ldr	r2, [r7, #28]
 800ba5a:	440a      	add	r2, r1
 800ba5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ba64:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ba66:	69bb      	ldr	r3, [r7, #24]
 800ba68:	015a      	lsls	r2, r3, #5
 800ba6a:	69fb      	ldr	r3, [r7, #28]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	69ba      	ldr	r2, [r7, #24]
 800ba76:	0151      	lsls	r1, r2, #5
 800ba78:	69fa      	ldr	r2, [r7, #28]
 800ba7a:	440a      	add	r2, r1
 800ba7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba80:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ba84:	6013      	str	r3, [r2, #0]
 800ba86:	e16a      	b.n	800bd5e <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ba88:	69bb      	ldr	r3, [r7, #24]
 800ba8a:	015a      	lsls	r2, r3, #5
 800ba8c:	69fb      	ldr	r3, [r7, #28]
 800ba8e:	4413      	add	r3, r2
 800ba90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	69ba      	ldr	r2, [r7, #24]
 800ba98:	0151      	lsls	r1, r2, #5
 800ba9a:	69fa      	ldr	r2, [r7, #28]
 800ba9c:	440a      	add	r2, r1
 800ba9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800baa2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800baa6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800baa8:	68bb      	ldr	r3, [r7, #8]
 800baaa:	791b      	ldrb	r3, [r3, #4]
 800baac:	2b01      	cmp	r3, #1
 800baae:	d015      	beq.n	800badc <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800bab0:	68bb      	ldr	r3, [r7, #8]
 800bab2:	691b      	ldr	r3, [r3, #16]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	f000 8152 	beq.w	800bd5e <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800baba:	69fb      	ldr	r3, [r7, #28]
 800babc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bac0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bac2:	68bb      	ldr	r3, [r7, #8]
 800bac4:	781b      	ldrb	r3, [r3, #0]
 800bac6:	f003 030f 	and.w	r3, r3, #15
 800baca:	2101      	movs	r1, #1
 800bacc:	fa01 f303 	lsl.w	r3, r1, r3
 800bad0:	69f9      	ldr	r1, [r7, #28]
 800bad2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bad6:	4313      	orrs	r3, r2
 800bad8:	634b      	str	r3, [r1, #52]	@ 0x34
 800bada:	e140      	b.n	800bd5e <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800badc:	69fb      	ldr	r3, [r7, #28]
 800bade:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bae2:	689b      	ldr	r3, [r3, #8]
 800bae4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d117      	bne.n	800bb1c <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800baec:	69bb      	ldr	r3, [r7, #24]
 800baee:	015a      	lsls	r2, r3, #5
 800baf0:	69fb      	ldr	r3, [r7, #28]
 800baf2:	4413      	add	r3, r2
 800baf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	69ba      	ldr	r2, [r7, #24]
 800bafc:	0151      	lsls	r1, r2, #5
 800bafe:	69fa      	ldr	r2, [r7, #28]
 800bb00:	440a      	add	r2, r1
 800bb02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb06:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bb0a:	6013      	str	r3, [r2, #0]
 800bb0c:	e016      	b.n	800bb3c <USB_EPStartXfer+0x308>
 800bb0e:	bf00      	nop
 800bb10:	e007ffff 	.word	0xe007ffff
 800bb14:	fff80000 	.word	0xfff80000
 800bb18:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bb1c:	69bb      	ldr	r3, [r7, #24]
 800bb1e:	015a      	lsls	r2, r3, #5
 800bb20:	69fb      	ldr	r3, [r7, #28]
 800bb22:	4413      	add	r3, r2
 800bb24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	69ba      	ldr	r2, [r7, #24]
 800bb2c:	0151      	lsls	r1, r2, #5
 800bb2e:	69fa      	ldr	r2, [r7, #28]
 800bb30:	440a      	add	r2, r1
 800bb32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bb3a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800bb3c:	68bb      	ldr	r3, [r7, #8]
 800bb3e:	68d9      	ldr	r1, [r3, #12]
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	781a      	ldrb	r2, [r3, #0]
 800bb44:	68bb      	ldr	r3, [r7, #8]
 800bb46:	691b      	ldr	r3, [r3, #16]
 800bb48:	b298      	uxth	r0, r3
 800bb4a:	79fb      	ldrb	r3, [r7, #7]
 800bb4c:	9300      	str	r3, [sp, #0]
 800bb4e:	4603      	mov	r3, r0
 800bb50:	68f8      	ldr	r0, [r7, #12]
 800bb52:	f000 f9b9 	bl	800bec8 <USB_WritePacket>
 800bb56:	e102      	b.n	800bd5e <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bb58:	69bb      	ldr	r3, [r7, #24]
 800bb5a:	015a      	lsls	r2, r3, #5
 800bb5c:	69fb      	ldr	r3, [r7, #28]
 800bb5e:	4413      	add	r3, r2
 800bb60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb64:	691a      	ldr	r2, [r3, #16]
 800bb66:	69bb      	ldr	r3, [r7, #24]
 800bb68:	0159      	lsls	r1, r3, #5
 800bb6a:	69fb      	ldr	r3, [r7, #28]
 800bb6c:	440b      	add	r3, r1
 800bb6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb72:	4619      	mov	r1, r3
 800bb74:	4b7c      	ldr	r3, [pc, #496]	@ (800bd68 <USB_EPStartXfer+0x534>)
 800bb76:	4013      	ands	r3, r2
 800bb78:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800bb7a:	69bb      	ldr	r3, [r7, #24]
 800bb7c:	015a      	lsls	r2, r3, #5
 800bb7e:	69fb      	ldr	r3, [r7, #28]
 800bb80:	4413      	add	r3, r2
 800bb82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb86:	691a      	ldr	r2, [r3, #16]
 800bb88:	69bb      	ldr	r3, [r7, #24]
 800bb8a:	0159      	lsls	r1, r3, #5
 800bb8c:	69fb      	ldr	r3, [r7, #28]
 800bb8e:	440b      	add	r3, r1
 800bb90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb94:	4619      	mov	r1, r3
 800bb96:	4b75      	ldr	r3, [pc, #468]	@ (800bd6c <USB_EPStartXfer+0x538>)
 800bb98:	4013      	ands	r3, r2
 800bb9a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800bb9c:	69bb      	ldr	r3, [r7, #24]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d12f      	bne.n	800bc02 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800bba2:	68bb      	ldr	r3, [r7, #8]
 800bba4:	691b      	ldr	r3, [r3, #16]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d003      	beq.n	800bbb2 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800bbaa:	68bb      	ldr	r3, [r7, #8]
 800bbac:	689a      	ldr	r2, [r3, #8]
 800bbae:	68bb      	ldr	r3, [r7, #8]
 800bbb0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	689a      	ldr	r2, [r3, #8]
 800bbb6:	68bb      	ldr	r3, [r7, #8]
 800bbb8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800bbba:	69bb      	ldr	r3, [r7, #24]
 800bbbc:	015a      	lsls	r2, r3, #5
 800bbbe:	69fb      	ldr	r3, [r7, #28]
 800bbc0:	4413      	add	r3, r2
 800bbc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbc6:	691a      	ldr	r2, [r3, #16]
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	6a1b      	ldr	r3, [r3, #32]
 800bbcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bbd0:	69b9      	ldr	r1, [r7, #24]
 800bbd2:	0148      	lsls	r0, r1, #5
 800bbd4:	69f9      	ldr	r1, [r7, #28]
 800bbd6:	4401      	add	r1, r0
 800bbd8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bbdc:	4313      	orrs	r3, r2
 800bbde:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bbe0:	69bb      	ldr	r3, [r7, #24]
 800bbe2:	015a      	lsls	r2, r3, #5
 800bbe4:	69fb      	ldr	r3, [r7, #28]
 800bbe6:	4413      	add	r3, r2
 800bbe8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbec:	691b      	ldr	r3, [r3, #16]
 800bbee:	69ba      	ldr	r2, [r7, #24]
 800bbf0:	0151      	lsls	r1, r2, #5
 800bbf2:	69fa      	ldr	r2, [r7, #28]
 800bbf4:	440a      	add	r2, r1
 800bbf6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bbfa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bbfe:	6113      	str	r3, [r2, #16]
 800bc00:	e05f      	b.n	800bcc2 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800bc02:	68bb      	ldr	r3, [r7, #8]
 800bc04:	691b      	ldr	r3, [r3, #16]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d123      	bne.n	800bc52 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800bc0a:	69bb      	ldr	r3, [r7, #24]
 800bc0c:	015a      	lsls	r2, r3, #5
 800bc0e:	69fb      	ldr	r3, [r7, #28]
 800bc10:	4413      	add	r3, r2
 800bc12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc16:	691a      	ldr	r2, [r3, #16]
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	689b      	ldr	r3, [r3, #8]
 800bc1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc20:	69b9      	ldr	r1, [r7, #24]
 800bc22:	0148      	lsls	r0, r1, #5
 800bc24:	69f9      	ldr	r1, [r7, #28]
 800bc26:	4401      	add	r1, r0
 800bc28:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bc2c:	4313      	orrs	r3, r2
 800bc2e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bc30:	69bb      	ldr	r3, [r7, #24]
 800bc32:	015a      	lsls	r2, r3, #5
 800bc34:	69fb      	ldr	r3, [r7, #28]
 800bc36:	4413      	add	r3, r2
 800bc38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc3c:	691b      	ldr	r3, [r3, #16]
 800bc3e:	69ba      	ldr	r2, [r7, #24]
 800bc40:	0151      	lsls	r1, r2, #5
 800bc42:	69fa      	ldr	r2, [r7, #28]
 800bc44:	440a      	add	r2, r1
 800bc46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bc4a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bc4e:	6113      	str	r3, [r2, #16]
 800bc50:	e037      	b.n	800bcc2 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	691a      	ldr	r2, [r3, #16]
 800bc56:	68bb      	ldr	r3, [r7, #8]
 800bc58:	689b      	ldr	r3, [r3, #8]
 800bc5a:	4413      	add	r3, r2
 800bc5c:	1e5a      	subs	r2, r3, #1
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	689b      	ldr	r3, [r3, #8]
 800bc62:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc66:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800bc68:	68bb      	ldr	r3, [r7, #8]
 800bc6a:	689b      	ldr	r3, [r3, #8]
 800bc6c:	8afa      	ldrh	r2, [r7, #22]
 800bc6e:	fb03 f202 	mul.w	r2, r3, r2
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bc76:	69bb      	ldr	r3, [r7, #24]
 800bc78:	015a      	lsls	r2, r3, #5
 800bc7a:	69fb      	ldr	r3, [r7, #28]
 800bc7c:	4413      	add	r3, r2
 800bc7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bc82:	691a      	ldr	r2, [r3, #16]
 800bc84:	8afb      	ldrh	r3, [r7, #22]
 800bc86:	04d9      	lsls	r1, r3, #19
 800bc88:	4b39      	ldr	r3, [pc, #228]	@ (800bd70 <USB_EPStartXfer+0x53c>)
 800bc8a:	400b      	ands	r3, r1
 800bc8c:	69b9      	ldr	r1, [r7, #24]
 800bc8e:	0148      	lsls	r0, r1, #5
 800bc90:	69f9      	ldr	r1, [r7, #28]
 800bc92:	4401      	add	r1, r0
 800bc94:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bc98:	4313      	orrs	r3, r2
 800bc9a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800bc9c:	69bb      	ldr	r3, [r7, #24]
 800bc9e:	015a      	lsls	r2, r3, #5
 800bca0:	69fb      	ldr	r3, [r7, #28]
 800bca2:	4413      	add	r3, r2
 800bca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bca8:	691a      	ldr	r2, [r3, #16]
 800bcaa:	68bb      	ldr	r3, [r7, #8]
 800bcac:	6a1b      	ldr	r3, [r3, #32]
 800bcae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bcb2:	69b9      	ldr	r1, [r7, #24]
 800bcb4:	0148      	lsls	r0, r1, #5
 800bcb6:	69f9      	ldr	r1, [r7, #28]
 800bcb8:	4401      	add	r1, r0
 800bcba:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bcbe:	4313      	orrs	r3, r2
 800bcc0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800bcc2:	79fb      	ldrb	r3, [r7, #7]
 800bcc4:	2b01      	cmp	r3, #1
 800bcc6:	d10d      	bne.n	800bce4 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bcc8:	68bb      	ldr	r3, [r7, #8]
 800bcca:	68db      	ldr	r3, [r3, #12]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d009      	beq.n	800bce4 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bcd0:	68bb      	ldr	r3, [r7, #8]
 800bcd2:	68d9      	ldr	r1, [r3, #12]
 800bcd4:	69bb      	ldr	r3, [r7, #24]
 800bcd6:	015a      	lsls	r2, r3, #5
 800bcd8:	69fb      	ldr	r3, [r7, #28]
 800bcda:	4413      	add	r3, r2
 800bcdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bce0:	460a      	mov	r2, r1
 800bce2:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800bce4:	68bb      	ldr	r3, [r7, #8]
 800bce6:	791b      	ldrb	r3, [r3, #4]
 800bce8:	2b01      	cmp	r3, #1
 800bcea:	d128      	bne.n	800bd3e <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bcec:	69fb      	ldr	r3, [r7, #28]
 800bcee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcf2:	689b      	ldr	r3, [r3, #8]
 800bcf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d110      	bne.n	800bd1e <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800bcfc:	69bb      	ldr	r3, [r7, #24]
 800bcfe:	015a      	lsls	r2, r3, #5
 800bd00:	69fb      	ldr	r3, [r7, #28]
 800bd02:	4413      	add	r3, r2
 800bd04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	69ba      	ldr	r2, [r7, #24]
 800bd0c:	0151      	lsls	r1, r2, #5
 800bd0e:	69fa      	ldr	r2, [r7, #28]
 800bd10:	440a      	add	r2, r1
 800bd12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd16:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bd1a:	6013      	str	r3, [r2, #0]
 800bd1c:	e00f      	b.n	800bd3e <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800bd1e:	69bb      	ldr	r3, [r7, #24]
 800bd20:	015a      	lsls	r2, r3, #5
 800bd22:	69fb      	ldr	r3, [r7, #28]
 800bd24:	4413      	add	r3, r2
 800bd26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	69ba      	ldr	r2, [r7, #24]
 800bd2e:	0151      	lsls	r1, r2, #5
 800bd30:	69fa      	ldr	r2, [r7, #28]
 800bd32:	440a      	add	r2, r1
 800bd34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd3c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bd3e:	69bb      	ldr	r3, [r7, #24]
 800bd40:	015a      	lsls	r2, r3, #5
 800bd42:	69fb      	ldr	r3, [r7, #28]
 800bd44:	4413      	add	r3, r2
 800bd46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	69ba      	ldr	r2, [r7, #24]
 800bd4e:	0151      	lsls	r1, r2, #5
 800bd50:	69fa      	ldr	r2, [r7, #28]
 800bd52:	440a      	add	r2, r1
 800bd54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd58:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bd5c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bd5e:	2300      	movs	r3, #0
}
 800bd60:	4618      	mov	r0, r3
 800bd62:	3720      	adds	r7, #32
 800bd64:	46bd      	mov	sp, r7
 800bd66:	bd80      	pop	{r7, pc}
 800bd68:	fff80000 	.word	0xfff80000
 800bd6c:	e007ffff 	.word	0xe007ffff
 800bd70:	1ff80000 	.word	0x1ff80000

0800bd74 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bd74:	b480      	push	{r7}
 800bd76:	b087      	sub	sp, #28
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
 800bd7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800bd82:	2300      	movs	r3, #0
 800bd84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	785b      	ldrb	r3, [r3, #1]
 800bd8e:	2b01      	cmp	r3, #1
 800bd90:	d14a      	bne.n	800be28 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	781b      	ldrb	r3, [r3, #0]
 800bd96:	015a      	lsls	r2, r3, #5
 800bd98:	693b      	ldr	r3, [r7, #16]
 800bd9a:	4413      	add	r3, r2
 800bd9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bda6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bdaa:	f040 8086 	bne.w	800beba <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	781b      	ldrb	r3, [r3, #0]
 800bdb2:	015a      	lsls	r2, r3, #5
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	4413      	add	r3, r2
 800bdb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	683a      	ldr	r2, [r7, #0]
 800bdc0:	7812      	ldrb	r2, [r2, #0]
 800bdc2:	0151      	lsls	r1, r2, #5
 800bdc4:	693a      	ldr	r2, [r7, #16]
 800bdc6:	440a      	add	r2, r1
 800bdc8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bdcc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bdd0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800bdd2:	683b      	ldr	r3, [r7, #0]
 800bdd4:	781b      	ldrb	r3, [r3, #0]
 800bdd6:	015a      	lsls	r2, r3, #5
 800bdd8:	693b      	ldr	r3, [r7, #16]
 800bdda:	4413      	add	r3, r2
 800bddc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	683a      	ldr	r2, [r7, #0]
 800bde4:	7812      	ldrb	r2, [r2, #0]
 800bde6:	0151      	lsls	r1, r2, #5
 800bde8:	693a      	ldr	r2, [r7, #16]
 800bdea:	440a      	add	r2, r1
 800bdec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bdf0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bdf4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	3301      	adds	r3, #1
 800bdfa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	f242 7210 	movw	r2, #10000	@ 0x2710
 800be02:	4293      	cmp	r3, r2
 800be04:	d902      	bls.n	800be0c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800be06:	2301      	movs	r3, #1
 800be08:	75fb      	strb	r3, [r7, #23]
          break;
 800be0a:	e056      	b.n	800beba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	781b      	ldrb	r3, [r3, #0]
 800be10:	015a      	lsls	r2, r3, #5
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	4413      	add	r3, r2
 800be16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800be20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800be24:	d0e7      	beq.n	800bdf6 <USB_EPStopXfer+0x82>
 800be26:	e048      	b.n	800beba <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	781b      	ldrb	r3, [r3, #0]
 800be2c:	015a      	lsls	r2, r3, #5
 800be2e:	693b      	ldr	r3, [r7, #16]
 800be30:	4413      	add	r3, r2
 800be32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800be3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800be40:	d13b      	bne.n	800beba <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	781b      	ldrb	r3, [r3, #0]
 800be46:	015a      	lsls	r2, r3, #5
 800be48:	693b      	ldr	r3, [r7, #16]
 800be4a:	4413      	add	r3, r2
 800be4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	683a      	ldr	r2, [r7, #0]
 800be54:	7812      	ldrb	r2, [r2, #0]
 800be56:	0151      	lsls	r1, r2, #5
 800be58:	693a      	ldr	r2, [r7, #16]
 800be5a:	440a      	add	r2, r1
 800be5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be60:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800be64:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800be66:	683b      	ldr	r3, [r7, #0]
 800be68:	781b      	ldrb	r3, [r3, #0]
 800be6a:	015a      	lsls	r2, r3, #5
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	4413      	add	r3, r2
 800be70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	683a      	ldr	r2, [r7, #0]
 800be78:	7812      	ldrb	r2, [r2, #0]
 800be7a:	0151      	lsls	r1, r2, #5
 800be7c:	693a      	ldr	r2, [r7, #16]
 800be7e:	440a      	add	r2, r1
 800be80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be84:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800be88:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	3301      	adds	r3, #1
 800be8e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	f242 7210 	movw	r2, #10000	@ 0x2710
 800be96:	4293      	cmp	r3, r2
 800be98:	d902      	bls.n	800bea0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800be9a:	2301      	movs	r3, #1
 800be9c:	75fb      	strb	r3, [r7, #23]
          break;
 800be9e:	e00c      	b.n	800beba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	781b      	ldrb	r3, [r3, #0]
 800bea4:	015a      	lsls	r2, r3, #5
 800bea6:	693b      	ldr	r3, [r7, #16]
 800bea8:	4413      	add	r3, r2
 800beaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800beb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800beb8:	d0e7      	beq.n	800be8a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800beba:	7dfb      	ldrb	r3, [r7, #23]
}
 800bebc:	4618      	mov	r0, r3
 800bebe:	371c      	adds	r7, #28
 800bec0:	46bd      	mov	sp, r7
 800bec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec6:	4770      	bx	lr

0800bec8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bec8:	b480      	push	{r7}
 800beca:	b089      	sub	sp, #36	@ 0x24
 800becc:	af00      	add	r7, sp, #0
 800bece:	60f8      	str	r0, [r7, #12]
 800bed0:	60b9      	str	r1, [r7, #8]
 800bed2:	4611      	mov	r1, r2
 800bed4:	461a      	mov	r2, r3
 800bed6:	460b      	mov	r3, r1
 800bed8:	71fb      	strb	r3, [r7, #7]
 800beda:	4613      	mov	r3, r2
 800bedc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800bee6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800beea:	2b00      	cmp	r3, #0
 800beec:	d123      	bne.n	800bf36 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800beee:	88bb      	ldrh	r3, [r7, #4]
 800bef0:	3303      	adds	r3, #3
 800bef2:	089b      	lsrs	r3, r3, #2
 800bef4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bef6:	2300      	movs	r3, #0
 800bef8:	61bb      	str	r3, [r7, #24]
 800befa:	e018      	b.n	800bf2e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800befc:	79fb      	ldrb	r3, [r7, #7]
 800befe:	031a      	lsls	r2, r3, #12
 800bf00:	697b      	ldr	r3, [r7, #20]
 800bf02:	4413      	add	r3, r2
 800bf04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bf08:	461a      	mov	r2, r3
 800bf0a:	69fb      	ldr	r3, [r7, #28]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bf10:	69fb      	ldr	r3, [r7, #28]
 800bf12:	3301      	adds	r3, #1
 800bf14:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bf16:	69fb      	ldr	r3, [r7, #28]
 800bf18:	3301      	adds	r3, #1
 800bf1a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bf1c:	69fb      	ldr	r3, [r7, #28]
 800bf1e:	3301      	adds	r3, #1
 800bf20:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bf22:	69fb      	ldr	r3, [r7, #28]
 800bf24:	3301      	adds	r3, #1
 800bf26:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bf28:	69bb      	ldr	r3, [r7, #24]
 800bf2a:	3301      	adds	r3, #1
 800bf2c:	61bb      	str	r3, [r7, #24]
 800bf2e:	69ba      	ldr	r2, [r7, #24]
 800bf30:	693b      	ldr	r3, [r7, #16]
 800bf32:	429a      	cmp	r2, r3
 800bf34:	d3e2      	bcc.n	800befc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bf36:	2300      	movs	r3, #0
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	3724      	adds	r7, #36	@ 0x24
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf42:	4770      	bx	lr

0800bf44 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bf44:	b480      	push	{r7}
 800bf46:	b08b      	sub	sp, #44	@ 0x2c
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	60f8      	str	r0, [r7, #12]
 800bf4c:	60b9      	str	r1, [r7, #8]
 800bf4e:	4613      	mov	r3, r2
 800bf50:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800bf5a:	88fb      	ldrh	r3, [r7, #6]
 800bf5c:	089b      	lsrs	r3, r3, #2
 800bf5e:	b29b      	uxth	r3, r3
 800bf60:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800bf62:	88fb      	ldrh	r3, [r7, #6]
 800bf64:	f003 0303 	and.w	r3, r3, #3
 800bf68:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	623b      	str	r3, [r7, #32]
 800bf6e:	e014      	b.n	800bf9a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bf70:	69bb      	ldr	r3, [r7, #24]
 800bf72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bf76:	681a      	ldr	r2, [r3, #0]
 800bf78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf7a:	601a      	str	r2, [r3, #0]
    pDest++;
 800bf7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf7e:	3301      	adds	r3, #1
 800bf80:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bf82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf84:	3301      	adds	r3, #1
 800bf86:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bf88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf8a:	3301      	adds	r3, #1
 800bf8c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bf8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf90:	3301      	adds	r3, #1
 800bf92:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800bf94:	6a3b      	ldr	r3, [r7, #32]
 800bf96:	3301      	adds	r3, #1
 800bf98:	623b      	str	r3, [r7, #32]
 800bf9a:	6a3a      	ldr	r2, [r7, #32]
 800bf9c:	697b      	ldr	r3, [r7, #20]
 800bf9e:	429a      	cmp	r2, r3
 800bfa0:	d3e6      	bcc.n	800bf70 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800bfa2:	8bfb      	ldrh	r3, [r7, #30]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d01e      	beq.n	800bfe6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bfac:	69bb      	ldr	r3, [r7, #24]
 800bfae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bfb2:	461a      	mov	r2, r3
 800bfb4:	f107 0310 	add.w	r3, r7, #16
 800bfb8:	6812      	ldr	r2, [r2, #0]
 800bfba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bfbc:	693a      	ldr	r2, [r7, #16]
 800bfbe:	6a3b      	ldr	r3, [r7, #32]
 800bfc0:	b2db      	uxtb	r3, r3
 800bfc2:	00db      	lsls	r3, r3, #3
 800bfc4:	fa22 f303 	lsr.w	r3, r2, r3
 800bfc8:	b2da      	uxtb	r2, r3
 800bfca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfcc:	701a      	strb	r2, [r3, #0]
      i++;
 800bfce:	6a3b      	ldr	r3, [r7, #32]
 800bfd0:	3301      	adds	r3, #1
 800bfd2:	623b      	str	r3, [r7, #32]
      pDest++;
 800bfd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfd6:	3301      	adds	r3, #1
 800bfd8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800bfda:	8bfb      	ldrh	r3, [r7, #30]
 800bfdc:	3b01      	subs	r3, #1
 800bfde:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bfe0:	8bfb      	ldrh	r3, [r7, #30]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d1ea      	bne.n	800bfbc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800bfe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	372c      	adds	r7, #44	@ 0x2c
 800bfec:	46bd      	mov	sp, r7
 800bfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff2:	4770      	bx	lr

0800bff4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bff4:	b480      	push	{r7}
 800bff6:	b085      	sub	sp, #20
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
 800bffc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	781b      	ldrb	r3, [r3, #0]
 800c006:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	785b      	ldrb	r3, [r3, #1]
 800c00c:	2b01      	cmp	r3, #1
 800c00e:	d12c      	bne.n	800c06a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c010:	68bb      	ldr	r3, [r7, #8]
 800c012:	015a      	lsls	r2, r3, #5
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	4413      	add	r3, r2
 800c018:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	db12      	blt.n	800c048 <USB_EPSetStall+0x54>
 800c022:	68bb      	ldr	r3, [r7, #8]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d00f      	beq.n	800c048 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	015a      	lsls	r2, r3, #5
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	4413      	add	r3, r2
 800c030:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	68ba      	ldr	r2, [r7, #8]
 800c038:	0151      	lsls	r1, r2, #5
 800c03a:	68fa      	ldr	r2, [r7, #12]
 800c03c:	440a      	add	r2, r1
 800c03e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c042:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c046:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	015a      	lsls	r2, r3, #5
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	4413      	add	r3, r2
 800c050:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	68ba      	ldr	r2, [r7, #8]
 800c058:	0151      	lsls	r1, r2, #5
 800c05a:	68fa      	ldr	r2, [r7, #12]
 800c05c:	440a      	add	r2, r1
 800c05e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c062:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c066:	6013      	str	r3, [r2, #0]
 800c068:	e02b      	b.n	800c0c2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	015a      	lsls	r2, r3, #5
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	4413      	add	r3, r2
 800c072:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	db12      	blt.n	800c0a2 <USB_EPSetStall+0xae>
 800c07c:	68bb      	ldr	r3, [r7, #8]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d00f      	beq.n	800c0a2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	015a      	lsls	r2, r3, #5
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	4413      	add	r3, r2
 800c08a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	68ba      	ldr	r2, [r7, #8]
 800c092:	0151      	lsls	r1, r2, #5
 800c094:	68fa      	ldr	r2, [r7, #12]
 800c096:	440a      	add	r2, r1
 800c098:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c09c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c0a0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	015a      	lsls	r2, r3, #5
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	4413      	add	r3, r2
 800c0aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	68ba      	ldr	r2, [r7, #8]
 800c0b2:	0151      	lsls	r1, r2, #5
 800c0b4:	68fa      	ldr	r2, [r7, #12]
 800c0b6:	440a      	add	r2, r1
 800c0b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c0bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c0c0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c0c2:	2300      	movs	r3, #0
}
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	3714      	adds	r7, #20
 800c0c8:	46bd      	mov	sp, r7
 800c0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ce:	4770      	bx	lr

0800c0d0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c0d0:	b480      	push	{r7}
 800c0d2:	b085      	sub	sp, #20
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	6078      	str	r0, [r7, #4]
 800c0d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c0de:	683b      	ldr	r3, [r7, #0]
 800c0e0:	781b      	ldrb	r3, [r3, #0]
 800c0e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c0e4:	683b      	ldr	r3, [r7, #0]
 800c0e6:	785b      	ldrb	r3, [r3, #1]
 800c0e8:	2b01      	cmp	r3, #1
 800c0ea:	d128      	bne.n	800c13e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	015a      	lsls	r2, r3, #5
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	4413      	add	r3, r2
 800c0f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	68ba      	ldr	r2, [r7, #8]
 800c0fc:	0151      	lsls	r1, r2, #5
 800c0fe:	68fa      	ldr	r2, [r7, #12]
 800c100:	440a      	add	r2, r1
 800c102:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c106:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c10a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c10c:	683b      	ldr	r3, [r7, #0]
 800c10e:	791b      	ldrb	r3, [r3, #4]
 800c110:	2b03      	cmp	r3, #3
 800c112:	d003      	beq.n	800c11c <USB_EPClearStall+0x4c>
 800c114:	683b      	ldr	r3, [r7, #0]
 800c116:	791b      	ldrb	r3, [r3, #4]
 800c118:	2b02      	cmp	r3, #2
 800c11a:	d138      	bne.n	800c18e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c11c:	68bb      	ldr	r3, [r7, #8]
 800c11e:	015a      	lsls	r2, r3, #5
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	4413      	add	r3, r2
 800c124:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	68ba      	ldr	r2, [r7, #8]
 800c12c:	0151      	lsls	r1, r2, #5
 800c12e:	68fa      	ldr	r2, [r7, #12]
 800c130:	440a      	add	r2, r1
 800c132:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c136:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c13a:	6013      	str	r3, [r2, #0]
 800c13c:	e027      	b.n	800c18e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	015a      	lsls	r2, r3, #5
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	4413      	add	r3, r2
 800c146:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	68ba      	ldr	r2, [r7, #8]
 800c14e:	0151      	lsls	r1, r2, #5
 800c150:	68fa      	ldr	r2, [r7, #12]
 800c152:	440a      	add	r2, r1
 800c154:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c158:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c15c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	791b      	ldrb	r3, [r3, #4]
 800c162:	2b03      	cmp	r3, #3
 800c164:	d003      	beq.n	800c16e <USB_EPClearStall+0x9e>
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	791b      	ldrb	r3, [r3, #4]
 800c16a:	2b02      	cmp	r3, #2
 800c16c:	d10f      	bne.n	800c18e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c16e:	68bb      	ldr	r3, [r7, #8]
 800c170:	015a      	lsls	r2, r3, #5
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	4413      	add	r3, r2
 800c176:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	68ba      	ldr	r2, [r7, #8]
 800c17e:	0151      	lsls	r1, r2, #5
 800c180:	68fa      	ldr	r2, [r7, #12]
 800c182:	440a      	add	r2, r1
 800c184:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c188:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c18c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c18e:	2300      	movs	r3, #0
}
 800c190:	4618      	mov	r0, r3
 800c192:	3714      	adds	r7, #20
 800c194:	46bd      	mov	sp, r7
 800c196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19a:	4770      	bx	lr

0800c19c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c19c:	b480      	push	{r7}
 800c19e:	b085      	sub	sp, #20
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
 800c1a4:	460b      	mov	r3, r1
 800c1a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	68fa      	ldr	r2, [r7, #12]
 800c1b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c1ba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c1be:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c1c6:	681a      	ldr	r2, [r3, #0]
 800c1c8:	78fb      	ldrb	r3, [r7, #3]
 800c1ca:	011b      	lsls	r3, r3, #4
 800c1cc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800c1d0:	68f9      	ldr	r1, [r7, #12]
 800c1d2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c1d6:	4313      	orrs	r3, r2
 800c1d8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c1da:	2300      	movs	r3, #0
}
 800c1dc:	4618      	mov	r0, r3
 800c1de:	3714      	adds	r7, #20
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e6:	4770      	bx	lr

0800c1e8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c1e8:	b480      	push	{r7}
 800c1ea:	b085      	sub	sp, #20
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	68fa      	ldr	r2, [r7, #12]
 800c1fe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c202:	f023 0303 	bic.w	r3, r3, #3
 800c206:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c20e:	685b      	ldr	r3, [r3, #4]
 800c210:	68fa      	ldr	r2, [r7, #12]
 800c212:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c216:	f023 0302 	bic.w	r3, r3, #2
 800c21a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c21c:	2300      	movs	r3, #0
}
 800c21e:	4618      	mov	r0, r3
 800c220:	3714      	adds	r7, #20
 800c222:	46bd      	mov	sp, r7
 800c224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c228:	4770      	bx	lr

0800c22a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c22a:	b480      	push	{r7}
 800c22c:	b085      	sub	sp, #20
 800c22e:	af00      	add	r7, sp, #0
 800c230:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	68fa      	ldr	r2, [r7, #12]
 800c240:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c244:	f023 0303 	bic.w	r3, r3, #3
 800c248:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c250:	685b      	ldr	r3, [r3, #4]
 800c252:	68fa      	ldr	r2, [r7, #12]
 800c254:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c258:	f043 0302 	orr.w	r3, r3, #2
 800c25c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c25e:	2300      	movs	r3, #0
}
 800c260:	4618      	mov	r0, r3
 800c262:	3714      	adds	r7, #20
 800c264:	46bd      	mov	sp, r7
 800c266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26a:	4770      	bx	lr

0800c26c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800c26c:	b480      	push	{r7}
 800c26e:	b085      	sub	sp, #20
 800c270:	af00      	add	r7, sp, #0
 800c272:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	695b      	ldr	r3, [r3, #20]
 800c278:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	699b      	ldr	r3, [r3, #24]
 800c27e:	68fa      	ldr	r2, [r7, #12]
 800c280:	4013      	ands	r3, r2
 800c282:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c284:	68fb      	ldr	r3, [r7, #12]
}
 800c286:	4618      	mov	r0, r3
 800c288:	3714      	adds	r7, #20
 800c28a:	46bd      	mov	sp, r7
 800c28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c290:	4770      	bx	lr

0800c292 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c292:	b480      	push	{r7}
 800c294:	b085      	sub	sp, #20
 800c296:	af00      	add	r7, sp, #0
 800c298:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2a4:	699b      	ldr	r3, [r3, #24]
 800c2a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2ae:	69db      	ldr	r3, [r3, #28]
 800c2b0:	68ba      	ldr	r2, [r7, #8]
 800c2b2:	4013      	ands	r3, r2
 800c2b4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c2b6:	68bb      	ldr	r3, [r7, #8]
 800c2b8:	0c1b      	lsrs	r3, r3, #16
}
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	3714      	adds	r7, #20
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c4:	4770      	bx	lr

0800c2c6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c2c6:	b480      	push	{r7}
 800c2c8:	b085      	sub	sp, #20
 800c2ca:	af00      	add	r7, sp, #0
 800c2cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2d8:	699b      	ldr	r3, [r3, #24]
 800c2da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2e2:	69db      	ldr	r3, [r3, #28]
 800c2e4:	68ba      	ldr	r2, [r7, #8]
 800c2e6:	4013      	ands	r3, r2
 800c2e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c2ea:	68bb      	ldr	r3, [r7, #8]
 800c2ec:	b29b      	uxth	r3, r3
}
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	3714      	adds	r7, #20
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f8:	4770      	bx	lr

0800c2fa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c2fa:	b480      	push	{r7}
 800c2fc:	b085      	sub	sp, #20
 800c2fe:	af00      	add	r7, sp, #0
 800c300:	6078      	str	r0, [r7, #4]
 800c302:	460b      	mov	r3, r1
 800c304:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c30a:	78fb      	ldrb	r3, [r7, #3]
 800c30c:	015a      	lsls	r2, r3, #5
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	4413      	add	r3, r2
 800c312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c316:	689b      	ldr	r3, [r3, #8]
 800c318:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c320:	695b      	ldr	r3, [r3, #20]
 800c322:	68ba      	ldr	r2, [r7, #8]
 800c324:	4013      	ands	r3, r2
 800c326:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c328:	68bb      	ldr	r3, [r7, #8]
}
 800c32a:	4618      	mov	r0, r3
 800c32c:	3714      	adds	r7, #20
 800c32e:	46bd      	mov	sp, r7
 800c330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c334:	4770      	bx	lr

0800c336 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c336:	b480      	push	{r7}
 800c338:	b087      	sub	sp, #28
 800c33a:	af00      	add	r7, sp, #0
 800c33c:	6078      	str	r0, [r7, #4]
 800c33e:	460b      	mov	r3, r1
 800c340:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c346:	697b      	ldr	r3, [r7, #20]
 800c348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c34c:	691b      	ldr	r3, [r3, #16]
 800c34e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c350:	697b      	ldr	r3, [r7, #20]
 800c352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c358:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c35a:	78fb      	ldrb	r3, [r7, #3]
 800c35c:	f003 030f 	and.w	r3, r3, #15
 800c360:	68fa      	ldr	r2, [r7, #12]
 800c362:	fa22 f303 	lsr.w	r3, r2, r3
 800c366:	01db      	lsls	r3, r3, #7
 800c368:	b2db      	uxtb	r3, r3
 800c36a:	693a      	ldr	r2, [r7, #16]
 800c36c:	4313      	orrs	r3, r2
 800c36e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c370:	78fb      	ldrb	r3, [r7, #3]
 800c372:	015a      	lsls	r2, r3, #5
 800c374:	697b      	ldr	r3, [r7, #20]
 800c376:	4413      	add	r3, r2
 800c378:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c37c:	689b      	ldr	r3, [r3, #8]
 800c37e:	693a      	ldr	r2, [r7, #16]
 800c380:	4013      	ands	r3, r2
 800c382:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c384:	68bb      	ldr	r3, [r7, #8]
}
 800c386:	4618      	mov	r0, r3
 800c388:	371c      	adds	r7, #28
 800c38a:	46bd      	mov	sp, r7
 800c38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c390:	4770      	bx	lr

0800c392 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800c392:	b480      	push	{r7}
 800c394:	b083      	sub	sp, #12
 800c396:	af00      	add	r7, sp, #0
 800c398:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	695b      	ldr	r3, [r3, #20]
 800c39e:	f003 0301 	and.w	r3, r3, #1
}
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	370c      	adds	r7, #12
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ac:	4770      	bx	lr
	...

0800c3b0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800c3b0:	b480      	push	{r7}
 800c3b2:	b085      	sub	sp, #20
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3c2:	681a      	ldr	r2, [r3, #0]
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3ca:	4619      	mov	r1, r3
 800c3cc:	4b09      	ldr	r3, [pc, #36]	@ (800c3f4 <USB_ActivateSetup+0x44>)
 800c3ce:	4013      	ands	r3, r2
 800c3d0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3d8:	685b      	ldr	r3, [r3, #4]
 800c3da:	68fa      	ldr	r2, [r7, #12]
 800c3dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c3e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c3e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c3e6:	2300      	movs	r3, #0
}
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	3714      	adds	r7, #20
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f2:	4770      	bx	lr
 800c3f4:	fffff800 	.word	0xfffff800

0800c3f8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800c3f8:	b480      	push	{r7}
 800c3fa:	b087      	sub	sp, #28
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	60f8      	str	r0, [r7, #12]
 800c400:	460b      	mov	r3, r1
 800c402:	607a      	str	r2, [r7, #4]
 800c404:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	333c      	adds	r3, #60	@ 0x3c
 800c40e:	3304      	adds	r3, #4
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c414:	693b      	ldr	r3, [r7, #16]
 800c416:	4a26      	ldr	r2, [pc, #152]	@ (800c4b0 <USB_EP0_OutStart+0xb8>)
 800c418:	4293      	cmp	r3, r2
 800c41a:	d90a      	bls.n	800c432 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c41c:	697b      	ldr	r3, [r7, #20]
 800c41e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c428:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c42c:	d101      	bne.n	800c432 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c42e:	2300      	movs	r3, #0
 800c430:	e037      	b.n	800c4a2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c432:	697b      	ldr	r3, [r7, #20]
 800c434:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c438:	461a      	mov	r2, r3
 800c43a:	2300      	movs	r3, #0
 800c43c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c43e:	697b      	ldr	r3, [r7, #20]
 800c440:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c444:	691b      	ldr	r3, [r3, #16]
 800c446:	697a      	ldr	r2, [r7, #20]
 800c448:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c44c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c450:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c452:	697b      	ldr	r3, [r7, #20]
 800c454:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c458:	691b      	ldr	r3, [r3, #16]
 800c45a:	697a      	ldr	r2, [r7, #20]
 800c45c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c460:	f043 0318 	orr.w	r3, r3, #24
 800c464:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c466:	697b      	ldr	r3, [r7, #20]
 800c468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c46c:	691b      	ldr	r3, [r3, #16]
 800c46e:	697a      	ldr	r2, [r7, #20]
 800c470:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c474:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800c478:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c47a:	7afb      	ldrb	r3, [r7, #11]
 800c47c:	2b01      	cmp	r3, #1
 800c47e:	d10f      	bne.n	800c4a0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c480:	697b      	ldr	r3, [r7, #20]
 800c482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c486:	461a      	mov	r2, r3
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c48c:	697b      	ldr	r3, [r7, #20]
 800c48e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	697a      	ldr	r2, [r7, #20]
 800c496:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c49a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800c49e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c4a0:	2300      	movs	r3, #0
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	371c      	adds	r7, #28
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ac:	4770      	bx	lr
 800c4ae:	bf00      	nop
 800c4b0:	4f54300a 	.word	0x4f54300a

0800c4b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b085      	sub	sp, #20
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c4bc:	2300      	movs	r3, #0
 800c4be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	3301      	adds	r3, #1
 800c4c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c4cc:	d901      	bls.n	800c4d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c4ce:	2303      	movs	r3, #3
 800c4d0:	e01b      	b.n	800c50a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	691b      	ldr	r3, [r3, #16]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	daf2      	bge.n	800c4c0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c4da:	2300      	movs	r3, #0
 800c4dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	691b      	ldr	r3, [r3, #16]
 800c4e2:	f043 0201 	orr.w	r2, r3, #1
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	3301      	adds	r3, #1
 800c4ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c4f6:	d901      	bls.n	800c4fc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c4f8:	2303      	movs	r3, #3
 800c4fa:	e006      	b.n	800c50a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	691b      	ldr	r3, [r3, #16]
 800c500:	f003 0301 	and.w	r3, r3, #1
 800c504:	2b01      	cmp	r3, #1
 800c506:	d0f0      	beq.n	800c4ea <USB_CoreReset+0x36>

  return HAL_OK;
 800c508:	2300      	movs	r3, #0
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	3714      	adds	r7, #20
 800c50e:	46bd      	mov	sp, r7
 800c510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c514:	4770      	bx	lr
	...

0800c518 <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b084      	sub	sp, #16
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
 800c520:	460b      	mov	r3, r1
 800c522:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 800c524:	f643 4050 	movw	r0, #15440	@ 0x3c50
 800c528:	f002 fb5c 	bl	800ebe4 <USBD_static_malloc>
 800c52c:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d109      	bne.n	800c548 <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	32b0      	adds	r2, #176	@ 0xb0
 800c53e:	2100      	movs	r1, #0
 800c540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c544:	2302      	movs	r3, #2
 800c546:	e07e      	b.n	800c646 <USBD_AUDIO_Init+0x12e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	32b0      	adds	r2, #176	@ 0xb0
 800c552:	68f9      	ldr	r1, [r7, #12]
 800c554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	32b0      	adds	r2, #176	@ 0xb0
 800c562:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	7c1b      	ldrb	r3, [r3, #16]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d10e      	bne.n	800c592 <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 800c574:	4b36      	ldr	r3, [pc, #216]	@ (800c650 <USBD_AUDIO_Init+0x138>)
 800c576:	781b      	ldrb	r3, [r3, #0]
 800c578:	f003 020f 	and.w	r2, r3, #15
 800c57c:	6879      	ldr	r1, [r7, #4]
 800c57e:	4613      	mov	r3, r2
 800c580:	009b      	lsls	r3, r3, #2
 800c582:	4413      	add	r3, r2
 800c584:	009b      	lsls	r3, r3, #2
 800c586:	440b      	add	r3, r1
 800c588:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800c58c:	2201      	movs	r2, #1
 800c58e:	801a      	strh	r2, [r3, #0]
 800c590:	e00d      	b.n	800c5ae <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 800c592:	4b2f      	ldr	r3, [pc, #188]	@ (800c650 <USBD_AUDIO_Init+0x138>)
 800c594:	781b      	ldrb	r3, [r3, #0]
 800c596:	f003 020f 	and.w	r2, r3, #15
 800c59a:	6879      	ldr	r1, [r7, #4]
 800c59c:	4613      	mov	r3, r2
 800c59e:	009b      	lsls	r3, r3, #2
 800c5a0:	4413      	add	r3, r2
 800c5a2:	009b      	lsls	r3, r3, #2
 800c5a4:	440b      	add	r3, r1
 800c5a6:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800c5aa:	2201      	movs	r2, #1
 800c5ac:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 800c5ae:	4b28      	ldr	r3, [pc, #160]	@ (800c650 <USBD_AUDIO_Init+0x138>)
 800c5b0:	7819      	ldrb	r1, [r3, #0]
 800c5b2:	23c0      	movs	r3, #192	@ 0xc0
 800c5b4:	2201      	movs	r2, #1
 800c5b6:	6878      	ldr	r0, [r7, #4]
 800c5b8:	f002 f9f1 	bl	800e99e <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 800c5bc:	4b24      	ldr	r3, [pc, #144]	@ (800c650 <USBD_AUDIO_Init+0x138>)
 800c5be:	781b      	ldrb	r3, [r3, #0]
 800c5c0:	f003 020f 	and.w	r2, r3, #15
 800c5c4:	6879      	ldr	r1, [r7, #4]
 800c5c6:	4613      	mov	r3, r2
 800c5c8:	009b      	lsls	r3, r3, #2
 800c5ca:	4413      	add	r3, r2
 800c5cc:	009b      	lsls	r3, r3, #2
 800c5ce:	440b      	add	r3, r1
 800c5d0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c5d4:	2201      	movs	r2, #1
 800c5d6:	801a      	strh	r2, [r3, #0]

  haudio->alt_setting = 0U;
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	2200      	movs	r2, #0
 800c5dc:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c5e4:	2203      	movs	r2, #3
 800c5e6:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
  haudio->wr_ptr = 0U;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
  haudio->rd_ptr = 0U;
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c5fc:	2200      	movs	r2, #0
 800c5fe:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
  haudio->rd_enable = 0U;
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c608:	2200      	movs	r2, #0
 800c60a:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c614:	687a      	ldr	r2, [r7, #4]
 800c616:	33b0      	adds	r3, #176	@ 0xb0
 800c618:	009b      	lsls	r3, r3, #2
 800c61a:	4413      	add	r3, r2
 800c61c:	685b      	ldr	r3, [r3, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	2200      	movs	r2, #0
 800c622:	2146      	movs	r1, #70	@ 0x46
 800c624:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 800c628:	4798      	blx	r3
 800c62a:	4603      	mov	r3, r0
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d001      	beq.n	800c634 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 800c630:	2303      	movs	r3, #3
 800c632:	e008      	b.n	800c646 <USBD_AUDIO_Init+0x12e>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 800c634:	4b06      	ldr	r3, [pc, #24]	@ (800c650 <USBD_AUDIO_Init+0x138>)
 800c636:	7819      	ldrb	r1, [r3, #0]
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	1d1a      	adds	r2, r3, #4
 800c63c:	23c0      	movs	r3, #192	@ 0xc0
 800c63e:	6878      	ldr	r0, [r7, #4]
 800c640:	f002 fa9c 	bl	800eb7c <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 800c644:	2300      	movs	r3, #0
}
 800c646:	4618      	mov	r0, r3
 800c648:	3710      	adds	r7, #16
 800c64a:	46bd      	mov	sp, r7
 800c64c:	bd80      	pop	{r7, pc}
 800c64e:	bf00      	nop
 800c650:	240000c2 	.word	0x240000c2

0800c654 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b082      	sub	sp, #8
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
 800c65c:	460b      	mov	r3, r1
 800c65e:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 800c660:	4b28      	ldr	r3, [pc, #160]	@ (800c704 <USBD_AUDIO_DeInit+0xb0>)
 800c662:	781b      	ldrb	r3, [r3, #0]
 800c664:	4619      	mov	r1, r3
 800c666:	6878      	ldr	r0, [r7, #4]
 800c668:	f002 f9bf 	bl	800e9ea <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 800c66c:	4b25      	ldr	r3, [pc, #148]	@ (800c704 <USBD_AUDIO_DeInit+0xb0>)
 800c66e:	781b      	ldrb	r3, [r3, #0]
 800c670:	f003 020f 	and.w	r2, r3, #15
 800c674:	6879      	ldr	r1, [r7, #4]
 800c676:	4613      	mov	r3, r2
 800c678:	009b      	lsls	r3, r3, #2
 800c67a:	4413      	add	r3, r2
 800c67c:	009b      	lsls	r3, r3, #2
 800c67e:	440b      	add	r3, r1
 800c680:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c684:	2200      	movs	r2, #0
 800c686:	801a      	strh	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 800c688:	4b1e      	ldr	r3, [pc, #120]	@ (800c704 <USBD_AUDIO_DeInit+0xb0>)
 800c68a:	781b      	ldrb	r3, [r3, #0]
 800c68c:	f003 020f 	and.w	r2, r3, #15
 800c690:	6879      	ldr	r1, [r7, #4]
 800c692:	4613      	mov	r3, r2
 800c694:	009b      	lsls	r3, r3, #2
 800c696:	4413      	add	r3, r2
 800c698:	009b      	lsls	r3, r3, #2
 800c69a:	440b      	add	r3, r1
 800c69c:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800c6a0:	2200      	movs	r2, #0
 800c6a2:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	32b0      	adds	r2, #176	@ 0xb0
 800c6ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d020      	beq.n	800c6f8 <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c6bc:	687a      	ldr	r2, [r7, #4]
 800c6be:	33b0      	adds	r3, #176	@ 0xb0
 800c6c0:	009b      	lsls	r3, r3, #2
 800c6c2:	4413      	add	r3, r2
 800c6c4:	685b      	ldr	r3, [r3, #4]
 800c6c6:	685b      	ldr	r3, [r3, #4]
 800c6c8:	2000      	movs	r0, #0
 800c6ca:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	32b0      	adds	r2, #176	@ 0xb0
 800c6d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f002 fa90 	bl	800ec00 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	32b0      	adds	r2, #176	@ 0xb0
 800c6ea:	2100      	movs	r1, #0
 800c6ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c6f8:	2300      	movs	r3, #0
}
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	3708      	adds	r7, #8
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}
 800c702:	bf00      	nop
 800c704:	240000c2 	.word	0x240000c2

0800c708 <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b086      	sub	sp, #24
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
 800c710:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800c712:	2300      	movs	r3, #0
 800c714:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 800c716:	2300      	movs	r3, #0
 800c718:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	32b0      	adds	r2, #176	@ 0xb0
 800c724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c728:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d101      	bne.n	800c734 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800c730:	2303      	movs	r3, #3
 800c732:	e0c1      	b.n	800c8b8 <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	781b      	ldrb	r3, [r3, #0]
 800c738:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d01a      	beq.n	800c776 <USBD_AUDIO_Setup+0x6e>
 800c740:	2b20      	cmp	r3, #32
 800c742:	f040 80b1 	bne.w	800c8a8 <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	785b      	ldrb	r3, [r3, #1]
 800c74a:	2b01      	cmp	r3, #1
 800c74c:	d006      	beq.n	800c75c <USBD_AUDIO_Setup+0x54>
 800c74e:	2b81      	cmp	r3, #129	@ 0x81
 800c750:	d109      	bne.n	800c766 <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 800c752:	6839      	ldr	r1, [r7, #0]
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f000 f9f5 	bl	800cb44 <AUDIO_REQ_GetCurrent>
          break;
 800c75a:	e00b      	b.n	800c774 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 800c75c:	6839      	ldr	r1, [r7, #0]
 800c75e:	6878      	ldr	r0, [r7, #4]
 800c760:	f000 fa1c 	bl	800cb9c <AUDIO_REQ_SetCurrent>
          break;
 800c764:	e006      	b.n	800c774 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 800c766:	6839      	ldr	r1, [r7, #0]
 800c768:	6878      	ldr	r0, [r7, #4]
 800c76a:	f001 fcae 	bl	800e0ca <USBD_CtlError>
          ret = USBD_FAIL;
 800c76e:	2303      	movs	r3, #3
 800c770:	75fb      	strb	r3, [r7, #23]
          break;
 800c772:	bf00      	nop
      }
      break;
 800c774:	e09f      	b.n	800c8b6 <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c776:	683b      	ldr	r3, [r7, #0]
 800c778:	785b      	ldrb	r3, [r3, #1]
 800c77a:	2b0b      	cmp	r3, #11
 800c77c:	f200 8089 	bhi.w	800c892 <USBD_AUDIO_Setup+0x18a>
 800c780:	a201      	add	r2, pc, #4	@ (adr r2, 800c788 <USBD_AUDIO_Setup+0x80>)
 800c782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c786:	bf00      	nop
 800c788:	0800c7b9 	.word	0x0800c7b9
 800c78c:	0800c8a1 	.word	0x0800c8a1
 800c790:	0800c893 	.word	0x0800c893
 800c794:	0800c893 	.word	0x0800c893
 800c798:	0800c893 	.word	0x0800c893
 800c79c:	0800c893 	.word	0x0800c893
 800c7a0:	0800c7e3 	.word	0x0800c7e3
 800c7a4:	0800c893 	.word	0x0800c893
 800c7a8:	0800c893 	.word	0x0800c893
 800c7ac:	0800c893 	.word	0x0800c893
 800c7b0:	0800c82b 	.word	0x0800c82b
 800c7b4:	0800c853 	.word	0x0800c853
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c7be:	b2db      	uxtb	r3, r3
 800c7c0:	2b03      	cmp	r3, #3
 800c7c2:	d107      	bne.n	800c7d4 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c7c4:	f107 0308 	add.w	r3, r7, #8
 800c7c8:	2202      	movs	r2, #2
 800c7ca:	4619      	mov	r1, r3
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f001 fcf9 	bl	800e1c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c7d2:	e068      	b.n	800c8a6 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c7d4:	6839      	ldr	r1, [r7, #0]
 800c7d6:	6878      	ldr	r0, [r7, #4]
 800c7d8:	f001 fc77 	bl	800e0ca <USBD_CtlError>
            ret = USBD_FAIL;
 800c7dc:	2303      	movs	r3, #3
 800c7de:	75fb      	strb	r3, [r7, #23]
          break;
 800c7e0:	e061      	b.n	800c8a6 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	885b      	ldrh	r3, [r3, #2]
 800c7e6:	0a1b      	lsrs	r3, r3, #8
 800c7e8:	b29b      	uxth	r3, r3
 800c7ea:	2b21      	cmp	r3, #33	@ 0x21
 800c7ec:	d15a      	bne.n	800c8a4 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	f000 fa3f 	bl	800cc78 <USBD_AUDIO_GetAudioHeaderDesc>
 800c7fa:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d00c      	beq.n	800c81c <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	88db      	ldrh	r3, [r3, #6]
 800c806:	2b09      	cmp	r3, #9
 800c808:	bf28      	it	cs
 800c80a:	2309      	movcs	r3, #9
 800c80c:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 800c80e:	897b      	ldrh	r3, [r7, #10]
 800c810:	461a      	mov	r2, r3
 800c812:	68f9      	ldr	r1, [r7, #12]
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	f001 fcd5 	bl	800e1c4 <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 800c81a:	e043      	b.n	800c8a4 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 800c81c:	6839      	ldr	r1, [r7, #0]
 800c81e:	6878      	ldr	r0, [r7, #4]
 800c820:	f001 fc53 	bl	800e0ca <USBD_CtlError>
              ret = USBD_FAIL;
 800c824:	2303      	movs	r3, #3
 800c826:	75fb      	strb	r3, [r7, #23]
          break;
 800c828:	e03c      	b.n	800c8a4 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c830:	b2db      	uxtb	r3, r3
 800c832:	2b03      	cmp	r3, #3
 800c834:	d106      	bne.n	800c844 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 800c836:	693b      	ldr	r3, [r7, #16]
 800c838:	2201      	movs	r2, #1
 800c83a:	4619      	mov	r1, r3
 800c83c:	6878      	ldr	r0, [r7, #4]
 800c83e:	f001 fcc1 	bl	800e1c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c842:	e030      	b.n	800c8a6 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c844:	6839      	ldr	r1, [r7, #0]
 800c846:	6878      	ldr	r0, [r7, #4]
 800c848:	f001 fc3f 	bl	800e0ca <USBD_CtlError>
            ret = USBD_FAIL;
 800c84c:	2303      	movs	r3, #3
 800c84e:	75fb      	strb	r3, [r7, #23]
          break;
 800c850:	e029      	b.n	800c8a6 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c858:	b2db      	uxtb	r3, r3
 800c85a:	2b03      	cmp	r3, #3
 800c85c:	d112      	bne.n	800c884 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	885b      	ldrh	r3, [r3, #2]
 800c862:	b2db      	uxtb	r3, r3
 800c864:	2b01      	cmp	r3, #1
 800c866:	d806      	bhi.n	800c876 <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 800c868:	683b      	ldr	r3, [r7, #0]
 800c86a:	885b      	ldrh	r3, [r3, #2]
 800c86c:	b2db      	uxtb	r3, r3
 800c86e:	461a      	mov	r2, r3
 800c870:	693b      	ldr	r3, [r7, #16]
 800c872:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c874:	e017      	b.n	800c8a6 <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 800c876:	6839      	ldr	r1, [r7, #0]
 800c878:	6878      	ldr	r0, [r7, #4]
 800c87a:	f001 fc26 	bl	800e0ca <USBD_CtlError>
              ret = USBD_FAIL;
 800c87e:	2303      	movs	r3, #3
 800c880:	75fb      	strb	r3, [r7, #23]
          break;
 800c882:	e010      	b.n	800c8a6 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c884:	6839      	ldr	r1, [r7, #0]
 800c886:	6878      	ldr	r0, [r7, #4]
 800c888:	f001 fc1f 	bl	800e0ca <USBD_CtlError>
            ret = USBD_FAIL;
 800c88c:	2303      	movs	r3, #3
 800c88e:	75fb      	strb	r3, [r7, #23]
          break;
 800c890:	e009      	b.n	800c8a6 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c892:	6839      	ldr	r1, [r7, #0]
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f001 fc18 	bl	800e0ca <USBD_CtlError>
          ret = USBD_FAIL;
 800c89a:	2303      	movs	r3, #3
 800c89c:	75fb      	strb	r3, [r7, #23]
          break;
 800c89e:	e002      	b.n	800c8a6 <USBD_AUDIO_Setup+0x19e>
          break;
 800c8a0:	bf00      	nop
 800c8a2:	e008      	b.n	800c8b6 <USBD_AUDIO_Setup+0x1ae>
          break;
 800c8a4:	bf00      	nop
      }
      break;
 800c8a6:	e006      	b.n	800c8b6 <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 800c8a8:	6839      	ldr	r1, [r7, #0]
 800c8aa:	6878      	ldr	r0, [r7, #4]
 800c8ac:	f001 fc0d 	bl	800e0ca <USBD_CtlError>
      ret = USBD_FAIL;
 800c8b0:	2303      	movs	r3, #3
 800c8b2:	75fb      	strb	r3, [r7, #23]
      break;
 800c8b4:	bf00      	nop
  }

  return (uint8_t)ret;
 800c8b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	3718      	adds	r7, #24
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}

0800c8c0 <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 800c8c0:	b480      	push	{r7}
 800c8c2:	b083      	sub	sp, #12
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	226d      	movs	r2, #109	@ 0x6d
 800c8cc:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 800c8ce:	4b03      	ldr	r3, [pc, #12]	@ (800c8dc <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	370c      	adds	r7, #12
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8da:	4770      	bx	lr
 800c8dc:	24000048 	.word	0x24000048

0800c8e0 <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c8e0:	b480      	push	{r7}
 800c8e2:	b083      	sub	sp, #12
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
 800c8e8:	460b      	mov	r3, r1
 800c8ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 800c8ec:	2300      	movs	r3, #0
}
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	370c      	adds	r7, #12
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f8:	4770      	bx	lr

0800c8fa <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c8fa:	b580      	push	{r7, lr}
 800c8fc:	b084      	sub	sp, #16
 800c8fe:	af00      	add	r7, sp, #0
 800c900:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	32b0      	adds	r2, #176	@ 0xb0
 800c90c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c910:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d101      	bne.n	800c91c <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c918:	2303      	movs	r3, #3
 800c91a:	e02a      	b.n	800c972 <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c922:	f893 3c0a 	ldrb.w	r3, [r3, #3082]	@ 0xc0a
 800c926:	2b01      	cmp	r3, #1
 800c928:	d122      	bne.n	800c970 <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c930:	f893 3c4c 	ldrb.w	r3, [r3, #3148]	@ 0xc4c
 800c934:	2b02      	cmp	r3, #2
 800c936:	d11b      	bne.n	800c970 <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c93e:	687a      	ldr	r2, [r7, #4]
 800c940:	33b0      	adds	r3, #176	@ 0xb0
 800c942:	009b      	lsls	r3, r3, #2
 800c944:	4413      	add	r3, r2
 800c946:	685b      	ldr	r3, [r3, #4]
 800c948:	691b      	ldr	r3, [r3, #16]
 800c94a:	68fa      	ldr	r2, [r7, #12]
 800c94c:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800c950:	f892 2c0b 	ldrb.w	r2, [r2, #3083]	@ 0xc0b
 800c954:	4610      	mov	r0, r2
 800c956:	4798      	blx	r3
      haudio->control.cmd = 0U;
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c95e:	2200      	movs	r2, #0
 800c960:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c96a:	2200      	movs	r2, #0
 800c96c:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    }
  }

  return (uint8_t)USBD_OK;
 800c970:	2300      	movs	r3, #0
}
 800c972:	4618      	mov	r0, r3
 800c974:	3710      	adds	r7, #16
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}

0800c97a <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 800c97a:	b480      	push	{r7}
 800c97c:	b083      	sub	sp, #12
 800c97e:	af00      	add	r7, sp, #0
 800c980:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 800c982:	2300      	movs	r3, #0
}
 800c984:	4618      	mov	r0, r3
 800c986:	370c      	adds	r7, #12
 800c988:	46bd      	mov	sp, r7
 800c98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c98e:	4770      	bx	lr

0800c990 <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 800c990:	b480      	push	{r7}
 800c992:	b083      	sub	sp, #12
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 800c998:	2300      	movs	r3, #0
}
 800c99a:	4618      	mov	r0, r3
 800c99c:	370c      	adds	r7, #12
 800c99e:	46bd      	mov	sp, r7
 800c9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a4:	4770      	bx	lr

0800c9a6 <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c9a6:	b480      	push	{r7}
 800c9a8:	b083      	sub	sp, #12
 800c9aa:	af00      	add	r7, sp, #0
 800c9ac:	6078      	str	r0, [r7, #4]
 800c9ae:	460b      	mov	r3, r1
 800c9b0:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 800c9b2:	2300      	movs	r3, #0
}
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	370c      	adds	r7, #12
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9be:	4770      	bx	lr

0800c9c0 <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c9c0:	b580      	push	{r7, lr}
 800c9c2:	b084      	sub	sp, #16
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
 800c9c8:	460b      	mov	r3, r1
 800c9ca:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	32b0      	adds	r2, #176	@ 0xb0
 800c9d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d101      	bne.n	800c9e2 <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c9de:	2303      	movs	r3, #3
 800c9e0:	e016      	b.n	800ca10 <USBD_AUDIO_IsoOutIncomplete+0x50>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	32b0      	adds	r2, #176	@ 0xb0
 800c9ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9f0:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800c9f8:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800c9fc:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	4413      	add	r3, r2
 800ca02:	1d1a      	adds	r2, r3, #4
 800ca04:	78f9      	ldrb	r1, [r7, #3]
 800ca06:	23c0      	movs	r3, #192	@ 0xc0
 800ca08:	6878      	ldr	r0, [r7, #4]
 800ca0a:	f002 f8b7 	bl	800eb7c <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 800ca0e:	2300      	movs	r3, #0
}
 800ca10:	4618      	mov	r0, r3
 800ca12:	3710      	adds	r7, #16
 800ca14:	46bd      	mov	sp, r7
 800ca16:	bd80      	pop	{r7, pc}

0800ca18 <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b084      	sub	sp, #16
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
 800ca20:	460b      	mov	r3, r1
 800ca22:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	32b0      	adds	r2, #176	@ 0xb0
 800ca2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca32:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d101      	bne.n	800ca3e <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800ca3a:	2303      	movs	r3, #3
 800ca3c:	e07c      	b.n	800cb38 <USBD_AUDIO_DataOut+0x120>
  }

  if (epnum == AUDIOOutEpAdd)
 800ca3e:	4b40      	ldr	r3, [pc, #256]	@ (800cb40 <USBD_AUDIO_DataOut+0x128>)
 800ca40:	781b      	ldrb	r3, [r3, #0]
 800ca42:	78fa      	ldrb	r2, [r7, #3]
 800ca44:	429a      	cmp	r2, r3
 800ca46:	d176      	bne.n	800cb36 <USBD_AUDIO_DataOut+0x11e>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 800ca48:	78fb      	ldrb	r3, [r7, #3]
 800ca4a:	4619      	mov	r1, r3
 800ca4c:	6878      	ldr	r0, [r7, #4]
 800ca4e:	f002 f8b6 	bl	800ebbe <USBD_LL_GetRxDataSize>
 800ca52:	4603      	mov	r3, r0
 800ca54:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ca5c:	687a      	ldr	r2, [r7, #4]
 800ca5e:	33b0      	adds	r3, #176	@ 0xb0
 800ca60:	009b      	lsls	r3, r3, #2
 800ca62:	4413      	add	r3, r2
 800ca64:	685b      	ldr	r3, [r3, #4]
 800ca66:	695b      	ldr	r3, [r3, #20]
 800ca68:	68fa      	ldr	r2, [r7, #12]
 800ca6a:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800ca6e:	f8b2 2c08 	ldrh.w	r2, [r2, #3080]	@ 0xc08
 800ca72:	4611      	mov	r1, r2
 800ca74:	68fa      	ldr	r2, [r7, #12]
 800ca76:	440a      	add	r2, r1
 800ca78:	1d10      	adds	r0, r2, #4
 800ca7a:	8979      	ldrh	r1, [r7, #10]
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800ca86:	f8b3 2c08 	ldrh.w	r2, [r3, #3080]	@ 0xc08
 800ca8a:	897b      	ldrh	r3, [r7, #10]
 800ca8c:	4413      	add	r3, r2
 800ca8e:	b29a      	uxth	r2, r3
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800ca96:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800caa0:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800caa4:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 800caa8:	d321      	bcc.n	800caee <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cab0:	2200      	movs	r2, #0
 800cab2:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cabc:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 800cac0:	2b03      	cmp	r3, #3
 800cac2:	d114      	bne.n	800caee <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800caca:	687a      	ldr	r2, [r7, #4]
 800cacc:	33b0      	adds	r3, #176	@ 0xb0
 800cace:	009b      	lsls	r3, r3, #2
 800cad0:	4413      	add	r3, r2
 800cad2:	685b      	ldr	r3, [r3, #4]
 800cad4:	689b      	ldr	r3, [r3, #8]
 800cad6:	68fa      	ldr	r2, [r7, #12]
 800cad8:	1d10      	adds	r0, r2, #4
 800cada:	2201      	movs	r2, #1
 800cadc:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 800cae0:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cae8:	2200      	movs	r2, #0
 800caea:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
      }
    }

    if (haudio->rd_enable == 0U)
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800caf4:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d10d      	bne.n	800cb18 <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cb02:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800cb06:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 800cb0a:	d105      	bne.n	800cb18 <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cb12:	2201      	movs	r2, #1
 800cb14:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 800cb18:	4b09      	ldr	r3, [pc, #36]	@ (800cb40 <USBD_AUDIO_DataOut+0x128>)
 800cb1a:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cb22:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800cb26:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	4413      	add	r3, r2
 800cb2c:	1d1a      	adds	r2, r3, #4
 800cb2e:	23c0      	movs	r3, #192	@ 0xc0
 800cb30:	6878      	ldr	r0, [r7, #4]
 800cb32:	f002 f823 	bl	800eb7c <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 800cb36:	2300      	movs	r3, #0
}
 800cb38:	4618      	mov	r0, r3
 800cb3a:	3710      	adds	r7, #16
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	bd80      	pop	{r7, pc}
 800cb40:	240000c2 	.word	0x240000c2

0800cb44 <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b084      	sub	sp, #16
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	6078      	str	r0, [r7, #4]
 800cb4c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	32b0      	adds	r2, #176	@ 0xb0
 800cb58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb5c:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d017      	beq.n	800cb94 <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 800cb64:	68fa      	ldr	r2, [r7, #12]
 800cb66:	f643 430b 	movw	r3, #15371	@ 0x3c0b
 800cb6a:	4413      	add	r3, r2
 800cb6c:	2240      	movs	r2, #64	@ 0x40
 800cb6e:	2100      	movs	r1, #0
 800cb70:	4618      	mov	r0, r3
 800cb72:	f002 f87b 	bl	800ec6c <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800cb76:	68fa      	ldr	r2, [r7, #12]
 800cb78:	f643 430b 	movw	r3, #15371	@ 0x3c0b
 800cb7c:	4413      	add	r3, r2
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 800cb7e:	683a      	ldr	r2, [r7, #0]
 800cb80:	88d2      	ldrh	r2, [r2, #6]
 800cb82:	2a40      	cmp	r2, #64	@ 0x40
 800cb84:	bf28      	it	cs
 800cb86:	2240      	movcs	r2, #64	@ 0x40
 800cb88:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800cb8a:	4619      	mov	r1, r3
 800cb8c:	6878      	ldr	r0, [r7, #4]
 800cb8e:	f001 fb19 	bl	800e1c4 <USBD_CtlSendData>
 800cb92:	e000      	b.n	800cb96 <AUDIO_REQ_GetCurrent+0x52>
    return;
 800cb94:	bf00      	nop
}
 800cb96:	3710      	adds	r7, #16
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	bd80      	pop	{r7, pc}

0800cb9c <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b084      	sub	sp, #16
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
 800cba4:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	32b0      	adds	r2, #176	@ 0xb0
 800cbb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbb4:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d02f      	beq.n	800cc1c <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	88db      	ldrh	r3, [r3, #6]
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d02c      	beq.n	800cc1e <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cbca:	2201      	movs	r2, #1
 800cbcc:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	88db      	ldrh	r3, [r3, #6]
 800cbd4:	2b3f      	cmp	r3, #63	@ 0x3f
 800cbd6:	d803      	bhi.n	800cbe0 <AUDIO_REQ_SetCurrent+0x44>
 800cbd8:	683b      	ldr	r3, [r7, #0]
 800cbda:	88db      	ldrh	r3, [r3, #6]
 800cbdc:	b2da      	uxtb	r2, r3
 800cbde:	e000      	b.n	800cbe2 <AUDIO_REQ_SetCurrent+0x46>
 800cbe0:	2240      	movs	r2, #64	@ 0x40
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cbe8:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	889b      	ldrh	r3, [r3, #4]
 800cbf0:	0a1b      	lsrs	r3, r3, #8
 800cbf2:	b29b      	uxth	r3, r3
 800cbf4:	b2da      	uxtb	r2, r3
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800cbfc:	f883 2c4c 	strb.w	r2, [r3, #3148]	@ 0xc4c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 800cc00:	68fa      	ldr	r2, [r7, #12]
 800cc02:	f643 430b 	movw	r3, #15371	@ 0x3c0b
 800cc06:	4413      	add	r3, r2
 800cc08:	68fa      	ldr	r2, [r7, #12]
 800cc0a:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800cc0e:	f892 2c4b 	ldrb.w	r2, [r2, #3147]	@ 0xc4b
 800cc12:	4619      	mov	r1, r3
 800cc14:	6878      	ldr	r0, [r7, #4]
 800cc16:	f001 fb01 	bl	800e21c <USBD_CtlPrepareRx>
 800cc1a:	e000      	b.n	800cc1e <AUDIO_REQ_SetCurrent+0x82>
    return;
 800cc1c:	bf00      	nop
  }
}
 800cc1e:	3710      	adds	r7, #16
 800cc20:	46bd      	mov	sp, r7
 800cc22:	bd80      	pop	{r7, pc}

0800cc24 <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 800cc24:	b480      	push	{r7}
 800cc26:	b083      	sub	sp, #12
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	220a      	movs	r2, #10
 800cc30:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 800cc32:	4b03      	ldr	r3, [pc, #12]	@ (800cc40 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 800cc34:	4618      	mov	r0, r3
 800cc36:	370c      	adds	r7, #12
 800cc38:	46bd      	mov	sp, r7
 800cc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3e:	4770      	bx	lr
 800cc40:	240000b8 	.word	0x240000b8

0800cc44 <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 800cc44:	b480      	push	{r7}
 800cc46:	b083      	sub	sp, #12
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
 800cc4c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d101      	bne.n	800cc58 <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800cc54:	2303      	movs	r3, #3
 800cc56:	e009      	b.n	800cc6c <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cc5e:	687a      	ldr	r2, [r7, #4]
 800cc60:	33b0      	adds	r3, #176	@ 0xb0
 800cc62:	009b      	lsls	r3, r3, #2
 800cc64:	4413      	add	r3, r2
 800cc66:	683a      	ldr	r2, [r7, #0]
 800cc68:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800cc6a:	2300      	movs	r3, #0
}
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	370c      	adds	r7, #12
 800cc70:	46bd      	mov	sp, r7
 800cc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc76:	4770      	bx	lr

0800cc78 <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b086      	sub	sp, #24
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 800cc88:	2300      	movs	r3, #0
 800cc8a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	885b      	ldrh	r3, [r3, #2]
 800cc90:	b29b      	uxth	r3, r3
 800cc92:	68fa      	ldr	r2, [r7, #12]
 800cc94:	7812      	ldrb	r2, [r2, #0]
 800cc96:	4293      	cmp	r3, r2
 800cc98:	d91b      	bls.n	800ccd2 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	781b      	ldrb	r3, [r3, #0]
 800cc9e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800cca0:	e011      	b.n	800ccc6 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800cca2:	f107 030a 	add.w	r3, r7, #10
 800cca6:	4619      	mov	r1, r3
 800cca8:	6978      	ldr	r0, [r7, #20]
 800ccaa:	f000 fbe6 	bl	800d47a <USBD_GetNextDesc>
 800ccae:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 800ccb0:	697b      	ldr	r3, [r7, #20]
 800ccb2:	785b      	ldrb	r3, [r3, #1]
 800ccb4:	2b24      	cmp	r3, #36	@ 0x24
 800ccb6:	d106      	bne.n	800ccc6 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 800ccb8:	697b      	ldr	r3, [r7, #20]
 800ccba:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 800ccbc:	2b01      	cmp	r3, #1
 800ccbe:	d102      	bne.n	800ccc6 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 800ccc0:	697b      	ldr	r3, [r7, #20]
 800ccc2:	613b      	str	r3, [r7, #16]
        break;
 800ccc4:	e005      	b.n	800ccd2 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	885b      	ldrh	r3, [r3, #2]
 800ccca:	b29a      	uxth	r2, r3
 800cccc:	897b      	ldrh	r3, [r7, #10]
 800ccce:	429a      	cmp	r2, r3
 800ccd0:	d8e7      	bhi.n	800cca2 <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 800ccd2:	693b      	ldr	r3, [r7, #16]
}
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	3718      	adds	r7, #24
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	bd80      	pop	{r7, pc}

0800ccdc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ccdc:	b580      	push	{r7, lr}
 800ccde:	b086      	sub	sp, #24
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	60f8      	str	r0, [r7, #12]
 800cce4:	60b9      	str	r1, [r7, #8]
 800cce6:	4613      	mov	r3, r2
 800cce8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d101      	bne.n	800ccf4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ccf0:	2303      	movs	r3, #3
 800ccf2:	e01f      	b.n	800cd34 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	2200      	movs	r2, #0
 800ccf8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	2200      	movs	r2, #0
 800cd00:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	2200      	movs	r2, #0
 800cd08:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cd0c:	68bb      	ldr	r3, [r7, #8]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d003      	beq.n	800cd1a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	68ba      	ldr	r2, [r7, #8]
 800cd16:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	2201      	movs	r2, #1
 800cd1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	79fa      	ldrb	r2, [r7, #7]
 800cd26:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800cd28:	68f8      	ldr	r0, [r7, #12]
 800cd2a:	f001 fdcd 	bl	800e8c8 <USBD_LL_Init>
 800cd2e:	4603      	mov	r3, r0
 800cd30:	75fb      	strb	r3, [r7, #23]

  return ret;
 800cd32:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3718      	adds	r7, #24
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}

0800cd3c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b084      	sub	sp, #16
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
 800cd44:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cd46:	2300      	movs	r3, #0
 800cd48:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d101      	bne.n	800cd54 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800cd50:	2303      	movs	r3, #3
 800cd52:	e025      	b.n	800cda0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	683a      	ldr	r2, [r7, #0]
 800cd58:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	32ae      	adds	r2, #174	@ 0xae
 800cd66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d00f      	beq.n	800cd90 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	32ae      	adds	r2, #174	@ 0xae
 800cd7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd80:	f107 020e 	add.w	r2, r7, #14
 800cd84:	4610      	mov	r0, r2
 800cd86:	4798      	blx	r3
 800cd88:	4602      	mov	r2, r0
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800cd96:	1c5a      	adds	r2, r3, #1
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800cd9e:	2300      	movs	r3, #0
}
 800cda0:	4618      	mov	r0, r3
 800cda2:	3710      	adds	r7, #16
 800cda4:	46bd      	mov	sp, r7
 800cda6:	bd80      	pop	{r7, pc}

0800cda8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b082      	sub	sp, #8
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800cdb0:	6878      	ldr	r0, [r7, #4]
 800cdb2:	f001 fdd9 	bl	800e968 <USBD_LL_Start>
 800cdb6:	4603      	mov	r3, r0
}
 800cdb8:	4618      	mov	r0, r3
 800cdba:	3708      	adds	r7, #8
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	bd80      	pop	{r7, pc}

0800cdc0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800cdc0:	b480      	push	{r7}
 800cdc2:	b083      	sub	sp, #12
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cdc8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800cdca:	4618      	mov	r0, r3
 800cdcc:	370c      	adds	r7, #12
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd4:	4770      	bx	lr

0800cdd6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cdd6:	b580      	push	{r7, lr}
 800cdd8:	b084      	sub	sp, #16
 800cdda:	af00      	add	r7, sp, #0
 800cddc:	6078      	str	r0, [r7, #4]
 800cdde:	460b      	mov	r3, r1
 800cde0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cde2:	2300      	movs	r3, #0
 800cde4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d009      	beq.n	800ce04 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	78fa      	ldrb	r2, [r7, #3]
 800cdfa:	4611      	mov	r1, r2
 800cdfc:	6878      	ldr	r0, [r7, #4]
 800cdfe:	4798      	blx	r3
 800ce00:	4603      	mov	r3, r0
 800ce02:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ce04:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce06:	4618      	mov	r0, r3
 800ce08:	3710      	adds	r7, #16
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	bd80      	pop	{r7, pc}

0800ce0e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ce0e:	b580      	push	{r7, lr}
 800ce10:	b084      	sub	sp, #16
 800ce12:	af00      	add	r7, sp, #0
 800ce14:	6078      	str	r0, [r7, #4]
 800ce16:	460b      	mov	r3, r1
 800ce18:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce24:	685b      	ldr	r3, [r3, #4]
 800ce26:	78fa      	ldrb	r2, [r7, #3]
 800ce28:	4611      	mov	r1, r2
 800ce2a:	6878      	ldr	r0, [r7, #4]
 800ce2c:	4798      	blx	r3
 800ce2e:	4603      	mov	r3, r0
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d001      	beq.n	800ce38 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ce34:	2303      	movs	r3, #3
 800ce36:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ce38:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	3710      	adds	r7, #16
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	bd80      	pop	{r7, pc}

0800ce42 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ce42:	b580      	push	{r7, lr}
 800ce44:	b084      	sub	sp, #16
 800ce46:	af00      	add	r7, sp, #0
 800ce48:	6078      	str	r0, [r7, #4]
 800ce4a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ce52:	6839      	ldr	r1, [r7, #0]
 800ce54:	4618      	mov	r0, r3
 800ce56:	f001 f8fe 	bl	800e056 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2201      	movs	r2, #1
 800ce5e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ce68:	461a      	mov	r2, r3
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ce76:	f003 031f 	and.w	r3, r3, #31
 800ce7a:	2b02      	cmp	r3, #2
 800ce7c:	d01a      	beq.n	800ceb4 <USBD_LL_SetupStage+0x72>
 800ce7e:	2b02      	cmp	r3, #2
 800ce80:	d822      	bhi.n	800cec8 <USBD_LL_SetupStage+0x86>
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d002      	beq.n	800ce8c <USBD_LL_SetupStage+0x4a>
 800ce86:	2b01      	cmp	r3, #1
 800ce88:	d00a      	beq.n	800cea0 <USBD_LL_SetupStage+0x5e>
 800ce8a:	e01d      	b.n	800cec8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ce92:	4619      	mov	r1, r3
 800ce94:	6878      	ldr	r0, [r7, #4]
 800ce96:	f000 fb2b 	bl	800d4f0 <USBD_StdDevReq>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	73fb      	strb	r3, [r7, #15]
      break;
 800ce9e:	e020      	b.n	800cee2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cea6:	4619      	mov	r1, r3
 800cea8:	6878      	ldr	r0, [r7, #4]
 800ceaa:	f000 fb93 	bl	800d5d4 <USBD_StdItfReq>
 800ceae:	4603      	mov	r3, r0
 800ceb0:	73fb      	strb	r3, [r7, #15]
      break;
 800ceb2:	e016      	b.n	800cee2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ceba:	4619      	mov	r1, r3
 800cebc:	6878      	ldr	r0, [r7, #4]
 800cebe:	f000 fbf5 	bl	800d6ac <USBD_StdEPReq>
 800cec2:	4603      	mov	r3, r0
 800cec4:	73fb      	strb	r3, [r7, #15]
      break;
 800cec6:	e00c      	b.n	800cee2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cece:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ced2:	b2db      	uxtb	r3, r3
 800ced4:	4619      	mov	r1, r3
 800ced6:	6878      	ldr	r0, [r7, #4]
 800ced8:	f001 fda6 	bl	800ea28 <USBD_LL_StallEP>
 800cedc:	4603      	mov	r3, r0
 800cede:	73fb      	strb	r3, [r7, #15]
      break;
 800cee0:	bf00      	nop
  }

  return ret;
 800cee2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cee4:	4618      	mov	r0, r3
 800cee6:	3710      	adds	r7, #16
 800cee8:	46bd      	mov	sp, r7
 800ceea:	bd80      	pop	{r7, pc}

0800ceec <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b086      	sub	sp, #24
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	60f8      	str	r0, [r7, #12]
 800cef4:	460b      	mov	r3, r1
 800cef6:	607a      	str	r2, [r7, #4]
 800cef8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800cefa:	2300      	movs	r3, #0
 800cefc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800cefe:	7afb      	ldrb	r3, [r7, #11]
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d16e      	bne.n	800cfe2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800cf0a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cf12:	2b03      	cmp	r3, #3
 800cf14:	f040 8098 	bne.w	800d048 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800cf18:	693b      	ldr	r3, [r7, #16]
 800cf1a:	689a      	ldr	r2, [r3, #8]
 800cf1c:	693b      	ldr	r3, [r7, #16]
 800cf1e:	68db      	ldr	r3, [r3, #12]
 800cf20:	429a      	cmp	r2, r3
 800cf22:	d913      	bls.n	800cf4c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800cf24:	693b      	ldr	r3, [r7, #16]
 800cf26:	689a      	ldr	r2, [r3, #8]
 800cf28:	693b      	ldr	r3, [r7, #16]
 800cf2a:	68db      	ldr	r3, [r3, #12]
 800cf2c:	1ad2      	subs	r2, r2, r3
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800cf32:	693b      	ldr	r3, [r7, #16]
 800cf34:	68da      	ldr	r2, [r3, #12]
 800cf36:	693b      	ldr	r3, [r7, #16]
 800cf38:	689b      	ldr	r3, [r3, #8]
 800cf3a:	4293      	cmp	r3, r2
 800cf3c:	bf28      	it	cs
 800cf3e:	4613      	movcs	r3, r2
 800cf40:	461a      	mov	r2, r3
 800cf42:	6879      	ldr	r1, [r7, #4]
 800cf44:	68f8      	ldr	r0, [r7, #12]
 800cf46:	f001 f986 	bl	800e256 <USBD_CtlContinueRx>
 800cf4a:	e07d      	b.n	800d048 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cf52:	f003 031f 	and.w	r3, r3, #31
 800cf56:	2b02      	cmp	r3, #2
 800cf58:	d014      	beq.n	800cf84 <USBD_LL_DataOutStage+0x98>
 800cf5a:	2b02      	cmp	r3, #2
 800cf5c:	d81d      	bhi.n	800cf9a <USBD_LL_DataOutStage+0xae>
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d002      	beq.n	800cf68 <USBD_LL_DataOutStage+0x7c>
 800cf62:	2b01      	cmp	r3, #1
 800cf64:	d003      	beq.n	800cf6e <USBD_LL_DataOutStage+0x82>
 800cf66:	e018      	b.n	800cf9a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800cf68:	2300      	movs	r3, #0
 800cf6a:	75bb      	strb	r3, [r7, #22]
            break;
 800cf6c:	e018      	b.n	800cfa0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cf74:	b2db      	uxtb	r3, r3
 800cf76:	4619      	mov	r1, r3
 800cf78:	68f8      	ldr	r0, [r7, #12]
 800cf7a:	f000 fa64 	bl	800d446 <USBD_CoreFindIF>
 800cf7e:	4603      	mov	r3, r0
 800cf80:	75bb      	strb	r3, [r7, #22]
            break;
 800cf82:	e00d      	b.n	800cfa0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cf8a:	b2db      	uxtb	r3, r3
 800cf8c:	4619      	mov	r1, r3
 800cf8e:	68f8      	ldr	r0, [r7, #12]
 800cf90:	f000 fa66 	bl	800d460 <USBD_CoreFindEP>
 800cf94:	4603      	mov	r3, r0
 800cf96:	75bb      	strb	r3, [r7, #22]
            break;
 800cf98:	e002      	b.n	800cfa0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800cf9a:	2300      	movs	r3, #0
 800cf9c:	75bb      	strb	r3, [r7, #22]
            break;
 800cf9e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800cfa0:	7dbb      	ldrb	r3, [r7, #22]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d119      	bne.n	800cfda <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cfac:	b2db      	uxtb	r3, r3
 800cfae:	2b03      	cmp	r3, #3
 800cfb0:	d113      	bne.n	800cfda <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800cfb2:	7dba      	ldrb	r2, [r7, #22]
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	32ae      	adds	r2, #174	@ 0xae
 800cfb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfbc:	691b      	ldr	r3, [r3, #16]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d00b      	beq.n	800cfda <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800cfc2:	7dba      	ldrb	r2, [r7, #22]
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800cfca:	7dba      	ldrb	r2, [r7, #22]
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	32ae      	adds	r2, #174	@ 0xae
 800cfd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfd4:	691b      	ldr	r3, [r3, #16]
 800cfd6:	68f8      	ldr	r0, [r7, #12]
 800cfd8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800cfda:	68f8      	ldr	r0, [r7, #12]
 800cfdc:	f001 f94c 	bl	800e278 <USBD_CtlSendStatus>
 800cfe0:	e032      	b.n	800d048 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800cfe2:	7afb      	ldrb	r3, [r7, #11]
 800cfe4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cfe8:	b2db      	uxtb	r3, r3
 800cfea:	4619      	mov	r1, r3
 800cfec:	68f8      	ldr	r0, [r7, #12]
 800cfee:	f000 fa37 	bl	800d460 <USBD_CoreFindEP>
 800cff2:	4603      	mov	r3, r0
 800cff4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cff6:	7dbb      	ldrb	r3, [r7, #22]
 800cff8:	2bff      	cmp	r3, #255	@ 0xff
 800cffa:	d025      	beq.n	800d048 <USBD_LL_DataOutStage+0x15c>
 800cffc:	7dbb      	ldrb	r3, [r7, #22]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d122      	bne.n	800d048 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d008:	b2db      	uxtb	r3, r3
 800d00a:	2b03      	cmp	r3, #3
 800d00c:	d117      	bne.n	800d03e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800d00e:	7dba      	ldrb	r2, [r7, #22]
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	32ae      	adds	r2, #174	@ 0xae
 800d014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d018:	699b      	ldr	r3, [r3, #24]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d00f      	beq.n	800d03e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800d01e:	7dba      	ldrb	r2, [r7, #22]
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800d026:	7dba      	ldrb	r2, [r7, #22]
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	32ae      	adds	r2, #174	@ 0xae
 800d02c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d030:	699b      	ldr	r3, [r3, #24]
 800d032:	7afa      	ldrb	r2, [r7, #11]
 800d034:	4611      	mov	r1, r2
 800d036:	68f8      	ldr	r0, [r7, #12]
 800d038:	4798      	blx	r3
 800d03a:	4603      	mov	r3, r0
 800d03c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800d03e:	7dfb      	ldrb	r3, [r7, #23]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d001      	beq.n	800d048 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800d044:	7dfb      	ldrb	r3, [r7, #23]
 800d046:	e000      	b.n	800d04a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800d048:	2300      	movs	r3, #0
}
 800d04a:	4618      	mov	r0, r3
 800d04c:	3718      	adds	r7, #24
 800d04e:	46bd      	mov	sp, r7
 800d050:	bd80      	pop	{r7, pc}

0800d052 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d052:	b580      	push	{r7, lr}
 800d054:	b086      	sub	sp, #24
 800d056:	af00      	add	r7, sp, #0
 800d058:	60f8      	str	r0, [r7, #12]
 800d05a:	460b      	mov	r3, r1
 800d05c:	607a      	str	r2, [r7, #4]
 800d05e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800d060:	7afb      	ldrb	r3, [r7, #11]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d16f      	bne.n	800d146 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	3314      	adds	r3, #20
 800d06a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d072:	2b02      	cmp	r3, #2
 800d074:	d15a      	bne.n	800d12c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800d076:	693b      	ldr	r3, [r7, #16]
 800d078:	689a      	ldr	r2, [r3, #8]
 800d07a:	693b      	ldr	r3, [r7, #16]
 800d07c:	68db      	ldr	r3, [r3, #12]
 800d07e:	429a      	cmp	r2, r3
 800d080:	d914      	bls.n	800d0ac <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d082:	693b      	ldr	r3, [r7, #16]
 800d084:	689a      	ldr	r2, [r3, #8]
 800d086:	693b      	ldr	r3, [r7, #16]
 800d088:	68db      	ldr	r3, [r3, #12]
 800d08a:	1ad2      	subs	r2, r2, r3
 800d08c:	693b      	ldr	r3, [r7, #16]
 800d08e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d090:	693b      	ldr	r3, [r7, #16]
 800d092:	689b      	ldr	r3, [r3, #8]
 800d094:	461a      	mov	r2, r3
 800d096:	6879      	ldr	r1, [r7, #4]
 800d098:	68f8      	ldr	r0, [r7, #12]
 800d09a:	f001 f8ae 	bl	800e1fa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d09e:	2300      	movs	r3, #0
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	2100      	movs	r1, #0
 800d0a4:	68f8      	ldr	r0, [r7, #12]
 800d0a6:	f001 fd69 	bl	800eb7c <USBD_LL_PrepareReceive>
 800d0aa:	e03f      	b.n	800d12c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d0ac:	693b      	ldr	r3, [r7, #16]
 800d0ae:	68da      	ldr	r2, [r3, #12]
 800d0b0:	693b      	ldr	r3, [r7, #16]
 800d0b2:	689b      	ldr	r3, [r3, #8]
 800d0b4:	429a      	cmp	r2, r3
 800d0b6:	d11c      	bne.n	800d0f2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d0b8:	693b      	ldr	r3, [r7, #16]
 800d0ba:	685a      	ldr	r2, [r3, #4]
 800d0bc:	693b      	ldr	r3, [r7, #16]
 800d0be:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d0c0:	429a      	cmp	r2, r3
 800d0c2:	d316      	bcc.n	800d0f2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d0c4:	693b      	ldr	r3, [r7, #16]
 800d0c6:	685a      	ldr	r2, [r3, #4]
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d0ce:	429a      	cmp	r2, r3
 800d0d0:	d20f      	bcs.n	800d0f2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	2100      	movs	r1, #0
 800d0d6:	68f8      	ldr	r0, [r7, #12]
 800d0d8:	f001 f88f 	bl	800e1fa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	2200      	movs	r2, #0
 800d0e0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	2100      	movs	r1, #0
 800d0ea:	68f8      	ldr	r0, [r7, #12]
 800d0ec:	f001 fd46 	bl	800eb7c <USBD_LL_PrepareReceive>
 800d0f0:	e01c      	b.n	800d12c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0f8:	b2db      	uxtb	r3, r3
 800d0fa:	2b03      	cmp	r3, #3
 800d0fc:	d10f      	bne.n	800d11e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d104:	68db      	ldr	r3, [r3, #12]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d009      	beq.n	800d11e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	2200      	movs	r2, #0
 800d10e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d118:	68db      	ldr	r3, [r3, #12]
 800d11a:	68f8      	ldr	r0, [r7, #12]
 800d11c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d11e:	2180      	movs	r1, #128	@ 0x80
 800d120:	68f8      	ldr	r0, [r7, #12]
 800d122:	f001 fc81 	bl	800ea28 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d126:	68f8      	ldr	r0, [r7, #12]
 800d128:	f001 f8b9 	bl	800e29e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d132:	2b00      	cmp	r3, #0
 800d134:	d03a      	beq.n	800d1ac <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800d136:	68f8      	ldr	r0, [r7, #12]
 800d138:	f7ff fe42 	bl	800cdc0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	2200      	movs	r2, #0
 800d140:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d144:	e032      	b.n	800d1ac <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800d146:	7afb      	ldrb	r3, [r7, #11]
 800d148:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d14c:	b2db      	uxtb	r3, r3
 800d14e:	4619      	mov	r1, r3
 800d150:	68f8      	ldr	r0, [r7, #12]
 800d152:	f000 f985 	bl	800d460 <USBD_CoreFindEP>
 800d156:	4603      	mov	r3, r0
 800d158:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d15a:	7dfb      	ldrb	r3, [r7, #23]
 800d15c:	2bff      	cmp	r3, #255	@ 0xff
 800d15e:	d025      	beq.n	800d1ac <USBD_LL_DataInStage+0x15a>
 800d160:	7dfb      	ldrb	r3, [r7, #23]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d122      	bne.n	800d1ac <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d16c:	b2db      	uxtb	r3, r3
 800d16e:	2b03      	cmp	r3, #3
 800d170:	d11c      	bne.n	800d1ac <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800d172:	7dfa      	ldrb	r2, [r7, #23]
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	32ae      	adds	r2, #174	@ 0xae
 800d178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d17c:	695b      	ldr	r3, [r3, #20]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d014      	beq.n	800d1ac <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800d182:	7dfa      	ldrb	r2, [r7, #23]
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800d18a:	7dfa      	ldrb	r2, [r7, #23]
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	32ae      	adds	r2, #174	@ 0xae
 800d190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d194:	695b      	ldr	r3, [r3, #20]
 800d196:	7afa      	ldrb	r2, [r7, #11]
 800d198:	4611      	mov	r1, r2
 800d19a:	68f8      	ldr	r0, [r7, #12]
 800d19c:	4798      	blx	r3
 800d19e:	4603      	mov	r3, r0
 800d1a0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800d1a2:	7dbb      	ldrb	r3, [r7, #22]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d001      	beq.n	800d1ac <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800d1a8:	7dbb      	ldrb	r3, [r7, #22]
 800d1aa:	e000      	b.n	800d1ae <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800d1ac:	2300      	movs	r3, #0
}
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	3718      	adds	r7, #24
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	bd80      	pop	{r7, pc}

0800d1b6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d1b6:	b580      	push	{r7, lr}
 800d1b8:	b084      	sub	sp, #16
 800d1ba:	af00      	add	r7, sp, #0
 800d1bc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d1be:	2300      	movs	r3, #0
 800d1c0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	2201      	movs	r2, #1
 800d1c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	2200      	movs	r2, #0
 800d1d6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	2200      	movs	r2, #0
 800d1dc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d014      	beq.n	800d21c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1f8:	685b      	ldr	r3, [r3, #4]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d00e      	beq.n	800d21c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d204:	685b      	ldr	r3, [r3, #4]
 800d206:	687a      	ldr	r2, [r7, #4]
 800d208:	6852      	ldr	r2, [r2, #4]
 800d20a:	b2d2      	uxtb	r2, r2
 800d20c:	4611      	mov	r1, r2
 800d20e:	6878      	ldr	r0, [r7, #4]
 800d210:	4798      	blx	r3
 800d212:	4603      	mov	r3, r0
 800d214:	2b00      	cmp	r3, #0
 800d216:	d001      	beq.n	800d21c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d218:	2303      	movs	r3, #3
 800d21a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d21c:	2340      	movs	r3, #64	@ 0x40
 800d21e:	2200      	movs	r2, #0
 800d220:	2100      	movs	r1, #0
 800d222:	6878      	ldr	r0, [r7, #4]
 800d224:	f001 fbbb 	bl	800e99e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	2201      	movs	r2, #1
 800d22c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	2240      	movs	r2, #64	@ 0x40
 800d234:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d238:	2340      	movs	r3, #64	@ 0x40
 800d23a:	2200      	movs	r2, #0
 800d23c:	2180      	movs	r1, #128	@ 0x80
 800d23e:	6878      	ldr	r0, [r7, #4]
 800d240:	f001 fbad 	bl	800e99e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	2201      	movs	r2, #1
 800d248:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	2240      	movs	r2, #64	@ 0x40
 800d24e:	621a      	str	r2, [r3, #32]

  return ret;
 800d250:	7bfb      	ldrb	r3, [r7, #15]
}
 800d252:	4618      	mov	r0, r3
 800d254:	3710      	adds	r7, #16
 800d256:	46bd      	mov	sp, r7
 800d258:	bd80      	pop	{r7, pc}

0800d25a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d25a:	b480      	push	{r7}
 800d25c:	b083      	sub	sp, #12
 800d25e:	af00      	add	r7, sp, #0
 800d260:	6078      	str	r0, [r7, #4]
 800d262:	460b      	mov	r3, r1
 800d264:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	78fa      	ldrb	r2, [r7, #3]
 800d26a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d26c:	2300      	movs	r3, #0
}
 800d26e:	4618      	mov	r0, r3
 800d270:	370c      	adds	r7, #12
 800d272:	46bd      	mov	sp, r7
 800d274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d278:	4770      	bx	lr

0800d27a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d27a:	b480      	push	{r7}
 800d27c:	b083      	sub	sp, #12
 800d27e:	af00      	add	r7, sp, #0
 800d280:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d288:	b2db      	uxtb	r3, r3
 800d28a:	2b04      	cmp	r3, #4
 800d28c:	d006      	beq.n	800d29c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d294:	b2da      	uxtb	r2, r3
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2204      	movs	r2, #4
 800d2a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d2a4:	2300      	movs	r3, #0
}
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	370c      	adds	r7, #12
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b0:	4770      	bx	lr

0800d2b2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d2b2:	b480      	push	{r7}
 800d2b4:	b083      	sub	sp, #12
 800d2b6:	af00      	add	r7, sp, #0
 800d2b8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d2c0:	b2db      	uxtb	r3, r3
 800d2c2:	2b04      	cmp	r3, #4
 800d2c4:	d106      	bne.n	800d2d4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800d2cc:	b2da      	uxtb	r2, r3
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d2d4:	2300      	movs	r3, #0
}
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	370c      	adds	r7, #12
 800d2da:	46bd      	mov	sp, r7
 800d2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e0:	4770      	bx	lr

0800d2e2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d2e2:	b580      	push	{r7, lr}
 800d2e4:	b082      	sub	sp, #8
 800d2e6:	af00      	add	r7, sp, #0
 800d2e8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d2f0:	b2db      	uxtb	r3, r3
 800d2f2:	2b03      	cmp	r3, #3
 800d2f4:	d110      	bne.n	800d318 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d00b      	beq.n	800d318 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d306:	69db      	ldr	r3, [r3, #28]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d005      	beq.n	800d318 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d312:	69db      	ldr	r3, [r3, #28]
 800d314:	6878      	ldr	r0, [r7, #4]
 800d316:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d318:	2300      	movs	r3, #0
}
 800d31a:	4618      	mov	r0, r3
 800d31c:	3708      	adds	r7, #8
 800d31e:	46bd      	mov	sp, r7
 800d320:	bd80      	pop	{r7, pc}

0800d322 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d322:	b580      	push	{r7, lr}
 800d324:	b082      	sub	sp, #8
 800d326:	af00      	add	r7, sp, #0
 800d328:	6078      	str	r0, [r7, #4]
 800d32a:	460b      	mov	r3, r1
 800d32c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	32ae      	adds	r2, #174	@ 0xae
 800d338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d101      	bne.n	800d344 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d340:	2303      	movs	r3, #3
 800d342:	e01c      	b.n	800d37e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d34a:	b2db      	uxtb	r3, r3
 800d34c:	2b03      	cmp	r3, #3
 800d34e:	d115      	bne.n	800d37c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	32ae      	adds	r2, #174	@ 0xae
 800d35a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d35e:	6a1b      	ldr	r3, [r3, #32]
 800d360:	2b00      	cmp	r3, #0
 800d362:	d00b      	beq.n	800d37c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	32ae      	adds	r2, #174	@ 0xae
 800d36e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d372:	6a1b      	ldr	r3, [r3, #32]
 800d374:	78fa      	ldrb	r2, [r7, #3]
 800d376:	4611      	mov	r1, r2
 800d378:	6878      	ldr	r0, [r7, #4]
 800d37a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d37c:	2300      	movs	r3, #0
}
 800d37e:	4618      	mov	r0, r3
 800d380:	3708      	adds	r7, #8
 800d382:	46bd      	mov	sp, r7
 800d384:	bd80      	pop	{r7, pc}

0800d386 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d386:	b580      	push	{r7, lr}
 800d388:	b082      	sub	sp, #8
 800d38a:	af00      	add	r7, sp, #0
 800d38c:	6078      	str	r0, [r7, #4]
 800d38e:	460b      	mov	r3, r1
 800d390:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	32ae      	adds	r2, #174	@ 0xae
 800d39c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d101      	bne.n	800d3a8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d3a4:	2303      	movs	r3, #3
 800d3a6:	e01c      	b.n	800d3e2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d3ae:	b2db      	uxtb	r3, r3
 800d3b0:	2b03      	cmp	r3, #3
 800d3b2:	d115      	bne.n	800d3e0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	32ae      	adds	r2, #174	@ 0xae
 800d3be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d00b      	beq.n	800d3e0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	32ae      	adds	r2, #174	@ 0xae
 800d3d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3d8:	78fa      	ldrb	r2, [r7, #3]
 800d3da:	4611      	mov	r1, r2
 800d3dc:	6878      	ldr	r0, [r7, #4]
 800d3de:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d3e0:	2300      	movs	r3, #0
}
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	3708      	adds	r7, #8
 800d3e6:	46bd      	mov	sp, r7
 800d3e8:	bd80      	pop	{r7, pc}

0800d3ea <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d3ea:	b480      	push	{r7}
 800d3ec:	b083      	sub	sp, #12
 800d3ee:	af00      	add	r7, sp, #0
 800d3f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d3f2:	2300      	movs	r3, #0
}
 800d3f4:	4618      	mov	r0, r3
 800d3f6:	370c      	adds	r7, #12
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fe:	4770      	bx	lr

0800d400 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b084      	sub	sp, #16
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d408:	2300      	movs	r3, #0
 800d40a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	2201      	movs	r2, #1
 800d410:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d00e      	beq.n	800d43c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d424:	685b      	ldr	r3, [r3, #4]
 800d426:	687a      	ldr	r2, [r7, #4]
 800d428:	6852      	ldr	r2, [r2, #4]
 800d42a:	b2d2      	uxtb	r2, r2
 800d42c:	4611      	mov	r1, r2
 800d42e:	6878      	ldr	r0, [r7, #4]
 800d430:	4798      	blx	r3
 800d432:	4603      	mov	r3, r0
 800d434:	2b00      	cmp	r3, #0
 800d436:	d001      	beq.n	800d43c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d438:	2303      	movs	r3, #3
 800d43a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d43c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d43e:	4618      	mov	r0, r3
 800d440:	3710      	adds	r7, #16
 800d442:	46bd      	mov	sp, r7
 800d444:	bd80      	pop	{r7, pc}

0800d446 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d446:	b480      	push	{r7}
 800d448:	b083      	sub	sp, #12
 800d44a:	af00      	add	r7, sp, #0
 800d44c:	6078      	str	r0, [r7, #4]
 800d44e:	460b      	mov	r3, r1
 800d450:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d452:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d454:	4618      	mov	r0, r3
 800d456:	370c      	adds	r7, #12
 800d458:	46bd      	mov	sp, r7
 800d45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45e:	4770      	bx	lr

0800d460 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d460:	b480      	push	{r7}
 800d462:	b083      	sub	sp, #12
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
 800d468:	460b      	mov	r3, r1
 800d46a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d46c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d46e:	4618      	mov	r0, r3
 800d470:	370c      	adds	r7, #12
 800d472:	46bd      	mov	sp, r7
 800d474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d478:	4770      	bx	lr

0800d47a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d47a:	b480      	push	{r7}
 800d47c:	b085      	sub	sp, #20
 800d47e:	af00      	add	r7, sp, #0
 800d480:	6078      	str	r0, [r7, #4]
 800d482:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	881b      	ldrh	r3, [r3, #0]
 800d48c:	68fa      	ldr	r2, [r7, #12]
 800d48e:	7812      	ldrb	r2, [r2, #0]
 800d490:	4413      	add	r3, r2
 800d492:	b29a      	uxth	r2, r3
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	781b      	ldrb	r3, [r3, #0]
 800d49c:	461a      	mov	r2, r3
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	4413      	add	r3, r2
 800d4a2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d4a4:	68fb      	ldr	r3, [r7, #12]
}
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	3714      	adds	r7, #20
 800d4aa:	46bd      	mov	sp, r7
 800d4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b0:	4770      	bx	lr

0800d4b2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d4b2:	b480      	push	{r7}
 800d4b4:	b087      	sub	sp, #28
 800d4b6:	af00      	add	r7, sp, #0
 800d4b8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d4be:	697b      	ldr	r3, [r7, #20]
 800d4c0:	781b      	ldrb	r3, [r3, #0]
 800d4c2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d4c4:	697b      	ldr	r3, [r7, #20]
 800d4c6:	3301      	adds	r3, #1
 800d4c8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d4ca:	697b      	ldr	r3, [r7, #20]
 800d4cc:	781b      	ldrb	r3, [r3, #0]
 800d4ce:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d4d0:	8a3b      	ldrh	r3, [r7, #16]
 800d4d2:	021b      	lsls	r3, r3, #8
 800d4d4:	b21a      	sxth	r2, r3
 800d4d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d4da:	4313      	orrs	r3, r2
 800d4dc:	b21b      	sxth	r3, r3
 800d4de:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d4e0:	89fb      	ldrh	r3, [r7, #14]
}
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	371c      	adds	r7, #28
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ec:	4770      	bx	lr
	...

0800d4f0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b084      	sub	sp, #16
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
 800d4f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d4fa:	2300      	movs	r3, #0
 800d4fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	781b      	ldrb	r3, [r3, #0]
 800d502:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d506:	2b40      	cmp	r3, #64	@ 0x40
 800d508:	d005      	beq.n	800d516 <USBD_StdDevReq+0x26>
 800d50a:	2b40      	cmp	r3, #64	@ 0x40
 800d50c:	d857      	bhi.n	800d5be <USBD_StdDevReq+0xce>
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d00f      	beq.n	800d532 <USBD_StdDevReq+0x42>
 800d512:	2b20      	cmp	r3, #32
 800d514:	d153      	bne.n	800d5be <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	32ae      	adds	r2, #174	@ 0xae
 800d520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d524:	689b      	ldr	r3, [r3, #8]
 800d526:	6839      	ldr	r1, [r7, #0]
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	4798      	blx	r3
 800d52c:	4603      	mov	r3, r0
 800d52e:	73fb      	strb	r3, [r7, #15]
      break;
 800d530:	e04a      	b.n	800d5c8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	785b      	ldrb	r3, [r3, #1]
 800d536:	2b09      	cmp	r3, #9
 800d538:	d83b      	bhi.n	800d5b2 <USBD_StdDevReq+0xc2>
 800d53a:	a201      	add	r2, pc, #4	@ (adr r2, 800d540 <USBD_StdDevReq+0x50>)
 800d53c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d540:	0800d595 	.word	0x0800d595
 800d544:	0800d5a9 	.word	0x0800d5a9
 800d548:	0800d5b3 	.word	0x0800d5b3
 800d54c:	0800d59f 	.word	0x0800d59f
 800d550:	0800d5b3 	.word	0x0800d5b3
 800d554:	0800d573 	.word	0x0800d573
 800d558:	0800d569 	.word	0x0800d569
 800d55c:	0800d5b3 	.word	0x0800d5b3
 800d560:	0800d58b 	.word	0x0800d58b
 800d564:	0800d57d 	.word	0x0800d57d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d568:	6839      	ldr	r1, [r7, #0]
 800d56a:	6878      	ldr	r0, [r7, #4]
 800d56c:	f000 fa3c 	bl	800d9e8 <USBD_GetDescriptor>
          break;
 800d570:	e024      	b.n	800d5bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d572:	6839      	ldr	r1, [r7, #0]
 800d574:	6878      	ldr	r0, [r7, #4]
 800d576:	f000 fbcb 	bl	800dd10 <USBD_SetAddress>
          break;
 800d57a:	e01f      	b.n	800d5bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d57c:	6839      	ldr	r1, [r7, #0]
 800d57e:	6878      	ldr	r0, [r7, #4]
 800d580:	f000 fc0a 	bl	800dd98 <USBD_SetConfig>
 800d584:	4603      	mov	r3, r0
 800d586:	73fb      	strb	r3, [r7, #15]
          break;
 800d588:	e018      	b.n	800d5bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d58a:	6839      	ldr	r1, [r7, #0]
 800d58c:	6878      	ldr	r0, [r7, #4]
 800d58e:	f000 fcad 	bl	800deec <USBD_GetConfig>
          break;
 800d592:	e013      	b.n	800d5bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d594:	6839      	ldr	r1, [r7, #0]
 800d596:	6878      	ldr	r0, [r7, #4]
 800d598:	f000 fcde 	bl	800df58 <USBD_GetStatus>
          break;
 800d59c:	e00e      	b.n	800d5bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d59e:	6839      	ldr	r1, [r7, #0]
 800d5a0:	6878      	ldr	r0, [r7, #4]
 800d5a2:	f000 fd0d 	bl	800dfc0 <USBD_SetFeature>
          break;
 800d5a6:	e009      	b.n	800d5bc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d5a8:	6839      	ldr	r1, [r7, #0]
 800d5aa:	6878      	ldr	r0, [r7, #4]
 800d5ac:	f000 fd31 	bl	800e012 <USBD_ClrFeature>
          break;
 800d5b0:	e004      	b.n	800d5bc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d5b2:	6839      	ldr	r1, [r7, #0]
 800d5b4:	6878      	ldr	r0, [r7, #4]
 800d5b6:	f000 fd88 	bl	800e0ca <USBD_CtlError>
          break;
 800d5ba:	bf00      	nop
      }
      break;
 800d5bc:	e004      	b.n	800d5c8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d5be:	6839      	ldr	r1, [r7, #0]
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	f000 fd82 	bl	800e0ca <USBD_CtlError>
      break;
 800d5c6:	bf00      	nop
  }

  return ret;
 800d5c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	3710      	adds	r7, #16
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	bd80      	pop	{r7, pc}
 800d5d2:	bf00      	nop

0800d5d4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d5d4:	b580      	push	{r7, lr}
 800d5d6:	b084      	sub	sp, #16
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
 800d5dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d5de:	2300      	movs	r3, #0
 800d5e0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	781b      	ldrb	r3, [r3, #0]
 800d5e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d5ea:	2b40      	cmp	r3, #64	@ 0x40
 800d5ec:	d005      	beq.n	800d5fa <USBD_StdItfReq+0x26>
 800d5ee:	2b40      	cmp	r3, #64	@ 0x40
 800d5f0:	d852      	bhi.n	800d698 <USBD_StdItfReq+0xc4>
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d001      	beq.n	800d5fa <USBD_StdItfReq+0x26>
 800d5f6:	2b20      	cmp	r3, #32
 800d5f8:	d14e      	bne.n	800d698 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d600:	b2db      	uxtb	r3, r3
 800d602:	3b01      	subs	r3, #1
 800d604:	2b02      	cmp	r3, #2
 800d606:	d840      	bhi.n	800d68a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d608:	683b      	ldr	r3, [r7, #0]
 800d60a:	889b      	ldrh	r3, [r3, #4]
 800d60c:	b2db      	uxtb	r3, r3
 800d60e:	2b01      	cmp	r3, #1
 800d610:	d836      	bhi.n	800d680 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	889b      	ldrh	r3, [r3, #4]
 800d616:	b2db      	uxtb	r3, r3
 800d618:	4619      	mov	r1, r3
 800d61a:	6878      	ldr	r0, [r7, #4]
 800d61c:	f7ff ff13 	bl	800d446 <USBD_CoreFindIF>
 800d620:	4603      	mov	r3, r0
 800d622:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d624:	7bbb      	ldrb	r3, [r7, #14]
 800d626:	2bff      	cmp	r3, #255	@ 0xff
 800d628:	d01d      	beq.n	800d666 <USBD_StdItfReq+0x92>
 800d62a:	7bbb      	ldrb	r3, [r7, #14]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d11a      	bne.n	800d666 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d630:	7bba      	ldrb	r2, [r7, #14]
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	32ae      	adds	r2, #174	@ 0xae
 800d636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d63a:	689b      	ldr	r3, [r3, #8]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d00f      	beq.n	800d660 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d640:	7bba      	ldrb	r2, [r7, #14]
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d648:	7bba      	ldrb	r2, [r7, #14]
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	32ae      	adds	r2, #174	@ 0xae
 800d64e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d652:	689b      	ldr	r3, [r3, #8]
 800d654:	6839      	ldr	r1, [r7, #0]
 800d656:	6878      	ldr	r0, [r7, #4]
 800d658:	4798      	blx	r3
 800d65a:	4603      	mov	r3, r0
 800d65c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d65e:	e004      	b.n	800d66a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d660:	2303      	movs	r3, #3
 800d662:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d664:	e001      	b.n	800d66a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d666:	2303      	movs	r3, #3
 800d668:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d66a:	683b      	ldr	r3, [r7, #0]
 800d66c:	88db      	ldrh	r3, [r3, #6]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d110      	bne.n	800d694 <USBD_StdItfReq+0xc0>
 800d672:	7bfb      	ldrb	r3, [r7, #15]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d10d      	bne.n	800d694 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d678:	6878      	ldr	r0, [r7, #4]
 800d67a:	f000 fdfd 	bl	800e278 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d67e:	e009      	b.n	800d694 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d680:	6839      	ldr	r1, [r7, #0]
 800d682:	6878      	ldr	r0, [r7, #4]
 800d684:	f000 fd21 	bl	800e0ca <USBD_CtlError>
          break;
 800d688:	e004      	b.n	800d694 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d68a:	6839      	ldr	r1, [r7, #0]
 800d68c:	6878      	ldr	r0, [r7, #4]
 800d68e:	f000 fd1c 	bl	800e0ca <USBD_CtlError>
          break;
 800d692:	e000      	b.n	800d696 <USBD_StdItfReq+0xc2>
          break;
 800d694:	bf00      	nop
      }
      break;
 800d696:	e004      	b.n	800d6a2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d698:	6839      	ldr	r1, [r7, #0]
 800d69a:	6878      	ldr	r0, [r7, #4]
 800d69c:	f000 fd15 	bl	800e0ca <USBD_CtlError>
      break;
 800d6a0:	bf00      	nop
  }

  return ret;
 800d6a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	3710      	adds	r7, #16
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	bd80      	pop	{r7, pc}

0800d6ac <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b084      	sub	sp, #16
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
 800d6b4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d6ba:	683b      	ldr	r3, [r7, #0]
 800d6bc:	889b      	ldrh	r3, [r3, #4]
 800d6be:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	781b      	ldrb	r3, [r3, #0]
 800d6c4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d6c8:	2b40      	cmp	r3, #64	@ 0x40
 800d6ca:	d007      	beq.n	800d6dc <USBD_StdEPReq+0x30>
 800d6cc:	2b40      	cmp	r3, #64	@ 0x40
 800d6ce:	f200 817f 	bhi.w	800d9d0 <USBD_StdEPReq+0x324>
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d02a      	beq.n	800d72c <USBD_StdEPReq+0x80>
 800d6d6:	2b20      	cmp	r3, #32
 800d6d8:	f040 817a 	bne.w	800d9d0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d6dc:	7bbb      	ldrb	r3, [r7, #14]
 800d6de:	4619      	mov	r1, r3
 800d6e0:	6878      	ldr	r0, [r7, #4]
 800d6e2:	f7ff febd 	bl	800d460 <USBD_CoreFindEP>
 800d6e6:	4603      	mov	r3, r0
 800d6e8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d6ea:	7b7b      	ldrb	r3, [r7, #13]
 800d6ec:	2bff      	cmp	r3, #255	@ 0xff
 800d6ee:	f000 8174 	beq.w	800d9da <USBD_StdEPReq+0x32e>
 800d6f2:	7b7b      	ldrb	r3, [r7, #13]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	f040 8170 	bne.w	800d9da <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800d6fa:	7b7a      	ldrb	r2, [r7, #13]
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d702:	7b7a      	ldrb	r2, [r7, #13]
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	32ae      	adds	r2, #174	@ 0xae
 800d708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d70c:	689b      	ldr	r3, [r3, #8]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	f000 8163 	beq.w	800d9da <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d714:	7b7a      	ldrb	r2, [r7, #13]
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	32ae      	adds	r2, #174	@ 0xae
 800d71a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d71e:	689b      	ldr	r3, [r3, #8]
 800d720:	6839      	ldr	r1, [r7, #0]
 800d722:	6878      	ldr	r0, [r7, #4]
 800d724:	4798      	blx	r3
 800d726:	4603      	mov	r3, r0
 800d728:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d72a:	e156      	b.n	800d9da <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d72c:	683b      	ldr	r3, [r7, #0]
 800d72e:	785b      	ldrb	r3, [r3, #1]
 800d730:	2b03      	cmp	r3, #3
 800d732:	d008      	beq.n	800d746 <USBD_StdEPReq+0x9a>
 800d734:	2b03      	cmp	r3, #3
 800d736:	f300 8145 	bgt.w	800d9c4 <USBD_StdEPReq+0x318>
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	f000 809b 	beq.w	800d876 <USBD_StdEPReq+0x1ca>
 800d740:	2b01      	cmp	r3, #1
 800d742:	d03c      	beq.n	800d7be <USBD_StdEPReq+0x112>
 800d744:	e13e      	b.n	800d9c4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d74c:	b2db      	uxtb	r3, r3
 800d74e:	2b02      	cmp	r3, #2
 800d750:	d002      	beq.n	800d758 <USBD_StdEPReq+0xac>
 800d752:	2b03      	cmp	r3, #3
 800d754:	d016      	beq.n	800d784 <USBD_StdEPReq+0xd8>
 800d756:	e02c      	b.n	800d7b2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d758:	7bbb      	ldrb	r3, [r7, #14]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d00d      	beq.n	800d77a <USBD_StdEPReq+0xce>
 800d75e:	7bbb      	ldrb	r3, [r7, #14]
 800d760:	2b80      	cmp	r3, #128	@ 0x80
 800d762:	d00a      	beq.n	800d77a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d764:	7bbb      	ldrb	r3, [r7, #14]
 800d766:	4619      	mov	r1, r3
 800d768:	6878      	ldr	r0, [r7, #4]
 800d76a:	f001 f95d 	bl	800ea28 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d76e:	2180      	movs	r1, #128	@ 0x80
 800d770:	6878      	ldr	r0, [r7, #4]
 800d772:	f001 f959 	bl	800ea28 <USBD_LL_StallEP>
 800d776:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d778:	e020      	b.n	800d7bc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d77a:	6839      	ldr	r1, [r7, #0]
 800d77c:	6878      	ldr	r0, [r7, #4]
 800d77e:	f000 fca4 	bl	800e0ca <USBD_CtlError>
              break;
 800d782:	e01b      	b.n	800d7bc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d784:	683b      	ldr	r3, [r7, #0]
 800d786:	885b      	ldrh	r3, [r3, #2]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d10e      	bne.n	800d7aa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d78c:	7bbb      	ldrb	r3, [r7, #14]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d00b      	beq.n	800d7aa <USBD_StdEPReq+0xfe>
 800d792:	7bbb      	ldrb	r3, [r7, #14]
 800d794:	2b80      	cmp	r3, #128	@ 0x80
 800d796:	d008      	beq.n	800d7aa <USBD_StdEPReq+0xfe>
 800d798:	683b      	ldr	r3, [r7, #0]
 800d79a:	88db      	ldrh	r3, [r3, #6]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d104      	bne.n	800d7aa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d7a0:	7bbb      	ldrb	r3, [r7, #14]
 800d7a2:	4619      	mov	r1, r3
 800d7a4:	6878      	ldr	r0, [r7, #4]
 800d7a6:	f001 f93f 	bl	800ea28 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d7aa:	6878      	ldr	r0, [r7, #4]
 800d7ac:	f000 fd64 	bl	800e278 <USBD_CtlSendStatus>

              break;
 800d7b0:	e004      	b.n	800d7bc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d7b2:	6839      	ldr	r1, [r7, #0]
 800d7b4:	6878      	ldr	r0, [r7, #4]
 800d7b6:	f000 fc88 	bl	800e0ca <USBD_CtlError>
              break;
 800d7ba:	bf00      	nop
          }
          break;
 800d7bc:	e107      	b.n	800d9ce <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7c4:	b2db      	uxtb	r3, r3
 800d7c6:	2b02      	cmp	r3, #2
 800d7c8:	d002      	beq.n	800d7d0 <USBD_StdEPReq+0x124>
 800d7ca:	2b03      	cmp	r3, #3
 800d7cc:	d016      	beq.n	800d7fc <USBD_StdEPReq+0x150>
 800d7ce:	e04b      	b.n	800d868 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d7d0:	7bbb      	ldrb	r3, [r7, #14]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d00d      	beq.n	800d7f2 <USBD_StdEPReq+0x146>
 800d7d6:	7bbb      	ldrb	r3, [r7, #14]
 800d7d8:	2b80      	cmp	r3, #128	@ 0x80
 800d7da:	d00a      	beq.n	800d7f2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d7dc:	7bbb      	ldrb	r3, [r7, #14]
 800d7de:	4619      	mov	r1, r3
 800d7e0:	6878      	ldr	r0, [r7, #4]
 800d7e2:	f001 f921 	bl	800ea28 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d7e6:	2180      	movs	r1, #128	@ 0x80
 800d7e8:	6878      	ldr	r0, [r7, #4]
 800d7ea:	f001 f91d 	bl	800ea28 <USBD_LL_StallEP>
 800d7ee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d7f0:	e040      	b.n	800d874 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d7f2:	6839      	ldr	r1, [r7, #0]
 800d7f4:	6878      	ldr	r0, [r7, #4]
 800d7f6:	f000 fc68 	bl	800e0ca <USBD_CtlError>
              break;
 800d7fa:	e03b      	b.n	800d874 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d7fc:	683b      	ldr	r3, [r7, #0]
 800d7fe:	885b      	ldrh	r3, [r3, #2]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d136      	bne.n	800d872 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d804:	7bbb      	ldrb	r3, [r7, #14]
 800d806:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d004      	beq.n	800d818 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d80e:	7bbb      	ldrb	r3, [r7, #14]
 800d810:	4619      	mov	r1, r3
 800d812:	6878      	ldr	r0, [r7, #4]
 800d814:	f001 f927 	bl	800ea66 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d818:	6878      	ldr	r0, [r7, #4]
 800d81a:	f000 fd2d 	bl	800e278 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d81e:	7bbb      	ldrb	r3, [r7, #14]
 800d820:	4619      	mov	r1, r3
 800d822:	6878      	ldr	r0, [r7, #4]
 800d824:	f7ff fe1c 	bl	800d460 <USBD_CoreFindEP>
 800d828:	4603      	mov	r3, r0
 800d82a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d82c:	7b7b      	ldrb	r3, [r7, #13]
 800d82e:	2bff      	cmp	r3, #255	@ 0xff
 800d830:	d01f      	beq.n	800d872 <USBD_StdEPReq+0x1c6>
 800d832:	7b7b      	ldrb	r3, [r7, #13]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d11c      	bne.n	800d872 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d838:	7b7a      	ldrb	r2, [r7, #13]
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d840:	7b7a      	ldrb	r2, [r7, #13]
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	32ae      	adds	r2, #174	@ 0xae
 800d846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d84a:	689b      	ldr	r3, [r3, #8]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d010      	beq.n	800d872 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d850:	7b7a      	ldrb	r2, [r7, #13]
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	32ae      	adds	r2, #174	@ 0xae
 800d856:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d85a:	689b      	ldr	r3, [r3, #8]
 800d85c:	6839      	ldr	r1, [r7, #0]
 800d85e:	6878      	ldr	r0, [r7, #4]
 800d860:	4798      	blx	r3
 800d862:	4603      	mov	r3, r0
 800d864:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d866:	e004      	b.n	800d872 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d868:	6839      	ldr	r1, [r7, #0]
 800d86a:	6878      	ldr	r0, [r7, #4]
 800d86c:	f000 fc2d 	bl	800e0ca <USBD_CtlError>
              break;
 800d870:	e000      	b.n	800d874 <USBD_StdEPReq+0x1c8>
              break;
 800d872:	bf00      	nop
          }
          break;
 800d874:	e0ab      	b.n	800d9ce <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d87c:	b2db      	uxtb	r3, r3
 800d87e:	2b02      	cmp	r3, #2
 800d880:	d002      	beq.n	800d888 <USBD_StdEPReq+0x1dc>
 800d882:	2b03      	cmp	r3, #3
 800d884:	d032      	beq.n	800d8ec <USBD_StdEPReq+0x240>
 800d886:	e097      	b.n	800d9b8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d888:	7bbb      	ldrb	r3, [r7, #14]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d007      	beq.n	800d89e <USBD_StdEPReq+0x1f2>
 800d88e:	7bbb      	ldrb	r3, [r7, #14]
 800d890:	2b80      	cmp	r3, #128	@ 0x80
 800d892:	d004      	beq.n	800d89e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d894:	6839      	ldr	r1, [r7, #0]
 800d896:	6878      	ldr	r0, [r7, #4]
 800d898:	f000 fc17 	bl	800e0ca <USBD_CtlError>
                break;
 800d89c:	e091      	b.n	800d9c2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d89e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	da0b      	bge.n	800d8be <USBD_StdEPReq+0x212>
 800d8a6:	7bbb      	ldrb	r3, [r7, #14]
 800d8a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d8ac:	4613      	mov	r3, r2
 800d8ae:	009b      	lsls	r3, r3, #2
 800d8b0:	4413      	add	r3, r2
 800d8b2:	009b      	lsls	r3, r3, #2
 800d8b4:	3310      	adds	r3, #16
 800d8b6:	687a      	ldr	r2, [r7, #4]
 800d8b8:	4413      	add	r3, r2
 800d8ba:	3304      	adds	r3, #4
 800d8bc:	e00b      	b.n	800d8d6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d8be:	7bbb      	ldrb	r3, [r7, #14]
 800d8c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d8c4:	4613      	mov	r3, r2
 800d8c6:	009b      	lsls	r3, r3, #2
 800d8c8:	4413      	add	r3, r2
 800d8ca:	009b      	lsls	r3, r3, #2
 800d8cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d8d0:	687a      	ldr	r2, [r7, #4]
 800d8d2:	4413      	add	r3, r2
 800d8d4:	3304      	adds	r3, #4
 800d8d6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d8d8:	68bb      	ldr	r3, [r7, #8]
 800d8da:	2200      	movs	r2, #0
 800d8dc:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d8de:	68bb      	ldr	r3, [r7, #8]
 800d8e0:	2202      	movs	r2, #2
 800d8e2:	4619      	mov	r1, r3
 800d8e4:	6878      	ldr	r0, [r7, #4]
 800d8e6:	f000 fc6d 	bl	800e1c4 <USBD_CtlSendData>
              break;
 800d8ea:	e06a      	b.n	800d9c2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d8ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	da11      	bge.n	800d918 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d8f4:	7bbb      	ldrb	r3, [r7, #14]
 800d8f6:	f003 020f 	and.w	r2, r3, #15
 800d8fa:	6879      	ldr	r1, [r7, #4]
 800d8fc:	4613      	mov	r3, r2
 800d8fe:	009b      	lsls	r3, r3, #2
 800d900:	4413      	add	r3, r2
 800d902:	009b      	lsls	r3, r3, #2
 800d904:	440b      	add	r3, r1
 800d906:	3324      	adds	r3, #36	@ 0x24
 800d908:	881b      	ldrh	r3, [r3, #0]
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d117      	bne.n	800d93e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d90e:	6839      	ldr	r1, [r7, #0]
 800d910:	6878      	ldr	r0, [r7, #4]
 800d912:	f000 fbda 	bl	800e0ca <USBD_CtlError>
                  break;
 800d916:	e054      	b.n	800d9c2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d918:	7bbb      	ldrb	r3, [r7, #14]
 800d91a:	f003 020f 	and.w	r2, r3, #15
 800d91e:	6879      	ldr	r1, [r7, #4]
 800d920:	4613      	mov	r3, r2
 800d922:	009b      	lsls	r3, r3, #2
 800d924:	4413      	add	r3, r2
 800d926:	009b      	lsls	r3, r3, #2
 800d928:	440b      	add	r3, r1
 800d92a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d92e:	881b      	ldrh	r3, [r3, #0]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d104      	bne.n	800d93e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d934:	6839      	ldr	r1, [r7, #0]
 800d936:	6878      	ldr	r0, [r7, #4]
 800d938:	f000 fbc7 	bl	800e0ca <USBD_CtlError>
                  break;
 800d93c:	e041      	b.n	800d9c2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d93e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d942:	2b00      	cmp	r3, #0
 800d944:	da0b      	bge.n	800d95e <USBD_StdEPReq+0x2b2>
 800d946:	7bbb      	ldrb	r3, [r7, #14]
 800d948:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d94c:	4613      	mov	r3, r2
 800d94e:	009b      	lsls	r3, r3, #2
 800d950:	4413      	add	r3, r2
 800d952:	009b      	lsls	r3, r3, #2
 800d954:	3310      	adds	r3, #16
 800d956:	687a      	ldr	r2, [r7, #4]
 800d958:	4413      	add	r3, r2
 800d95a:	3304      	adds	r3, #4
 800d95c:	e00b      	b.n	800d976 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d95e:	7bbb      	ldrb	r3, [r7, #14]
 800d960:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d964:	4613      	mov	r3, r2
 800d966:	009b      	lsls	r3, r3, #2
 800d968:	4413      	add	r3, r2
 800d96a:	009b      	lsls	r3, r3, #2
 800d96c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d970:	687a      	ldr	r2, [r7, #4]
 800d972:	4413      	add	r3, r2
 800d974:	3304      	adds	r3, #4
 800d976:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d978:	7bbb      	ldrb	r3, [r7, #14]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d002      	beq.n	800d984 <USBD_StdEPReq+0x2d8>
 800d97e:	7bbb      	ldrb	r3, [r7, #14]
 800d980:	2b80      	cmp	r3, #128	@ 0x80
 800d982:	d103      	bne.n	800d98c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800d984:	68bb      	ldr	r3, [r7, #8]
 800d986:	2200      	movs	r2, #0
 800d988:	601a      	str	r2, [r3, #0]
 800d98a:	e00e      	b.n	800d9aa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d98c:	7bbb      	ldrb	r3, [r7, #14]
 800d98e:	4619      	mov	r1, r3
 800d990:	6878      	ldr	r0, [r7, #4]
 800d992:	f001 f887 	bl	800eaa4 <USBD_LL_IsStallEP>
 800d996:	4603      	mov	r3, r0
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d003      	beq.n	800d9a4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	2201      	movs	r2, #1
 800d9a0:	601a      	str	r2, [r3, #0]
 800d9a2:	e002      	b.n	800d9aa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800d9a4:	68bb      	ldr	r3, [r7, #8]
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d9aa:	68bb      	ldr	r3, [r7, #8]
 800d9ac:	2202      	movs	r2, #2
 800d9ae:	4619      	mov	r1, r3
 800d9b0:	6878      	ldr	r0, [r7, #4]
 800d9b2:	f000 fc07 	bl	800e1c4 <USBD_CtlSendData>
              break;
 800d9b6:	e004      	b.n	800d9c2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800d9b8:	6839      	ldr	r1, [r7, #0]
 800d9ba:	6878      	ldr	r0, [r7, #4]
 800d9bc:	f000 fb85 	bl	800e0ca <USBD_CtlError>
              break;
 800d9c0:	bf00      	nop
          }
          break;
 800d9c2:	e004      	b.n	800d9ce <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800d9c4:	6839      	ldr	r1, [r7, #0]
 800d9c6:	6878      	ldr	r0, [r7, #4]
 800d9c8:	f000 fb7f 	bl	800e0ca <USBD_CtlError>
          break;
 800d9cc:	bf00      	nop
      }
      break;
 800d9ce:	e005      	b.n	800d9dc <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800d9d0:	6839      	ldr	r1, [r7, #0]
 800d9d2:	6878      	ldr	r0, [r7, #4]
 800d9d4:	f000 fb79 	bl	800e0ca <USBD_CtlError>
      break;
 800d9d8:	e000      	b.n	800d9dc <USBD_StdEPReq+0x330>
      break;
 800d9da:	bf00      	nop
  }

  return ret;
 800d9dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9de:	4618      	mov	r0, r3
 800d9e0:	3710      	adds	r7, #16
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	bd80      	pop	{r7, pc}
	...

0800d9e8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	b084      	sub	sp, #16
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
 800d9f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	885b      	ldrh	r3, [r3, #2]
 800da02:	0a1b      	lsrs	r3, r3, #8
 800da04:	b29b      	uxth	r3, r3
 800da06:	3b01      	subs	r3, #1
 800da08:	2b0e      	cmp	r3, #14
 800da0a:	f200 8152 	bhi.w	800dcb2 <USBD_GetDescriptor+0x2ca>
 800da0e:	a201      	add	r2, pc, #4	@ (adr r2, 800da14 <USBD_GetDescriptor+0x2c>)
 800da10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da14:	0800da85 	.word	0x0800da85
 800da18:	0800da9d 	.word	0x0800da9d
 800da1c:	0800dadd 	.word	0x0800dadd
 800da20:	0800dcb3 	.word	0x0800dcb3
 800da24:	0800dcb3 	.word	0x0800dcb3
 800da28:	0800dc53 	.word	0x0800dc53
 800da2c:	0800dc7f 	.word	0x0800dc7f
 800da30:	0800dcb3 	.word	0x0800dcb3
 800da34:	0800dcb3 	.word	0x0800dcb3
 800da38:	0800dcb3 	.word	0x0800dcb3
 800da3c:	0800dcb3 	.word	0x0800dcb3
 800da40:	0800dcb3 	.word	0x0800dcb3
 800da44:	0800dcb3 	.word	0x0800dcb3
 800da48:	0800dcb3 	.word	0x0800dcb3
 800da4c:	0800da51 	.word	0x0800da51
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da56:	69db      	ldr	r3, [r3, #28]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d00b      	beq.n	800da74 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da62:	69db      	ldr	r3, [r3, #28]
 800da64:	687a      	ldr	r2, [r7, #4]
 800da66:	7c12      	ldrb	r2, [r2, #16]
 800da68:	f107 0108 	add.w	r1, r7, #8
 800da6c:	4610      	mov	r0, r2
 800da6e:	4798      	blx	r3
 800da70:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800da72:	e126      	b.n	800dcc2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800da74:	6839      	ldr	r1, [r7, #0]
 800da76:	6878      	ldr	r0, [r7, #4]
 800da78:	f000 fb27 	bl	800e0ca <USBD_CtlError>
        err++;
 800da7c:	7afb      	ldrb	r3, [r7, #11]
 800da7e:	3301      	adds	r3, #1
 800da80:	72fb      	strb	r3, [r7, #11]
      break;
 800da82:	e11e      	b.n	800dcc2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	687a      	ldr	r2, [r7, #4]
 800da8e:	7c12      	ldrb	r2, [r2, #16]
 800da90:	f107 0108 	add.w	r1, r7, #8
 800da94:	4610      	mov	r0, r2
 800da96:	4798      	blx	r3
 800da98:	60f8      	str	r0, [r7, #12]
      break;
 800da9a:	e112      	b.n	800dcc2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	7c1b      	ldrb	r3, [r3, #16]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d10d      	bne.n	800dac0 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800daaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800daac:	f107 0208 	add.w	r2, r7, #8
 800dab0:	4610      	mov	r0, r2
 800dab2:	4798      	blx	r3
 800dab4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	3301      	adds	r3, #1
 800daba:	2202      	movs	r2, #2
 800dabc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800dabe:	e100      	b.n	800dcc2 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dac8:	f107 0208 	add.w	r2, r7, #8
 800dacc:	4610      	mov	r0, r2
 800dace:	4798      	blx	r3
 800dad0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	3301      	adds	r3, #1
 800dad6:	2202      	movs	r2, #2
 800dad8:	701a      	strb	r2, [r3, #0]
      break;
 800dada:	e0f2      	b.n	800dcc2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	885b      	ldrh	r3, [r3, #2]
 800dae0:	b2db      	uxtb	r3, r3
 800dae2:	2b05      	cmp	r3, #5
 800dae4:	f200 80ac 	bhi.w	800dc40 <USBD_GetDescriptor+0x258>
 800dae8:	a201      	add	r2, pc, #4	@ (adr r2, 800daf0 <USBD_GetDescriptor+0x108>)
 800daea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800daee:	bf00      	nop
 800daf0:	0800db09 	.word	0x0800db09
 800daf4:	0800db3d 	.word	0x0800db3d
 800daf8:	0800db71 	.word	0x0800db71
 800dafc:	0800dba5 	.word	0x0800dba5
 800db00:	0800dbd9 	.word	0x0800dbd9
 800db04:	0800dc0d 	.word	0x0800dc0d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db0e:	685b      	ldr	r3, [r3, #4]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d00b      	beq.n	800db2c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db1a:	685b      	ldr	r3, [r3, #4]
 800db1c:	687a      	ldr	r2, [r7, #4]
 800db1e:	7c12      	ldrb	r2, [r2, #16]
 800db20:	f107 0108 	add.w	r1, r7, #8
 800db24:	4610      	mov	r0, r2
 800db26:	4798      	blx	r3
 800db28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800db2a:	e091      	b.n	800dc50 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800db2c:	6839      	ldr	r1, [r7, #0]
 800db2e:	6878      	ldr	r0, [r7, #4]
 800db30:	f000 facb 	bl	800e0ca <USBD_CtlError>
            err++;
 800db34:	7afb      	ldrb	r3, [r7, #11]
 800db36:	3301      	adds	r3, #1
 800db38:	72fb      	strb	r3, [r7, #11]
          break;
 800db3a:	e089      	b.n	800dc50 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db42:	689b      	ldr	r3, [r3, #8]
 800db44:	2b00      	cmp	r3, #0
 800db46:	d00b      	beq.n	800db60 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db4e:	689b      	ldr	r3, [r3, #8]
 800db50:	687a      	ldr	r2, [r7, #4]
 800db52:	7c12      	ldrb	r2, [r2, #16]
 800db54:	f107 0108 	add.w	r1, r7, #8
 800db58:	4610      	mov	r0, r2
 800db5a:	4798      	blx	r3
 800db5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800db5e:	e077      	b.n	800dc50 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800db60:	6839      	ldr	r1, [r7, #0]
 800db62:	6878      	ldr	r0, [r7, #4]
 800db64:	f000 fab1 	bl	800e0ca <USBD_CtlError>
            err++;
 800db68:	7afb      	ldrb	r3, [r7, #11]
 800db6a:	3301      	adds	r3, #1
 800db6c:	72fb      	strb	r3, [r7, #11]
          break;
 800db6e:	e06f      	b.n	800dc50 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db76:	68db      	ldr	r3, [r3, #12]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d00b      	beq.n	800db94 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db82:	68db      	ldr	r3, [r3, #12]
 800db84:	687a      	ldr	r2, [r7, #4]
 800db86:	7c12      	ldrb	r2, [r2, #16]
 800db88:	f107 0108 	add.w	r1, r7, #8
 800db8c:	4610      	mov	r0, r2
 800db8e:	4798      	blx	r3
 800db90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800db92:	e05d      	b.n	800dc50 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800db94:	6839      	ldr	r1, [r7, #0]
 800db96:	6878      	ldr	r0, [r7, #4]
 800db98:	f000 fa97 	bl	800e0ca <USBD_CtlError>
            err++;
 800db9c:	7afb      	ldrb	r3, [r7, #11]
 800db9e:	3301      	adds	r3, #1
 800dba0:	72fb      	strb	r3, [r7, #11]
          break;
 800dba2:	e055      	b.n	800dc50 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dbaa:	691b      	ldr	r3, [r3, #16]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d00b      	beq.n	800dbc8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dbb6:	691b      	ldr	r3, [r3, #16]
 800dbb8:	687a      	ldr	r2, [r7, #4]
 800dbba:	7c12      	ldrb	r2, [r2, #16]
 800dbbc:	f107 0108 	add.w	r1, r7, #8
 800dbc0:	4610      	mov	r0, r2
 800dbc2:	4798      	blx	r3
 800dbc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dbc6:	e043      	b.n	800dc50 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dbc8:	6839      	ldr	r1, [r7, #0]
 800dbca:	6878      	ldr	r0, [r7, #4]
 800dbcc:	f000 fa7d 	bl	800e0ca <USBD_CtlError>
            err++;
 800dbd0:	7afb      	ldrb	r3, [r7, #11]
 800dbd2:	3301      	adds	r3, #1
 800dbd4:	72fb      	strb	r3, [r7, #11]
          break;
 800dbd6:	e03b      	b.n	800dc50 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dbde:	695b      	ldr	r3, [r3, #20]
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d00b      	beq.n	800dbfc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dbea:	695b      	ldr	r3, [r3, #20]
 800dbec:	687a      	ldr	r2, [r7, #4]
 800dbee:	7c12      	ldrb	r2, [r2, #16]
 800dbf0:	f107 0108 	add.w	r1, r7, #8
 800dbf4:	4610      	mov	r0, r2
 800dbf6:	4798      	blx	r3
 800dbf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dbfa:	e029      	b.n	800dc50 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dbfc:	6839      	ldr	r1, [r7, #0]
 800dbfe:	6878      	ldr	r0, [r7, #4]
 800dc00:	f000 fa63 	bl	800e0ca <USBD_CtlError>
            err++;
 800dc04:	7afb      	ldrb	r3, [r7, #11]
 800dc06:	3301      	adds	r3, #1
 800dc08:	72fb      	strb	r3, [r7, #11]
          break;
 800dc0a:	e021      	b.n	800dc50 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dc12:	699b      	ldr	r3, [r3, #24]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d00b      	beq.n	800dc30 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dc1e:	699b      	ldr	r3, [r3, #24]
 800dc20:	687a      	ldr	r2, [r7, #4]
 800dc22:	7c12      	ldrb	r2, [r2, #16]
 800dc24:	f107 0108 	add.w	r1, r7, #8
 800dc28:	4610      	mov	r0, r2
 800dc2a:	4798      	blx	r3
 800dc2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dc2e:	e00f      	b.n	800dc50 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dc30:	6839      	ldr	r1, [r7, #0]
 800dc32:	6878      	ldr	r0, [r7, #4]
 800dc34:	f000 fa49 	bl	800e0ca <USBD_CtlError>
            err++;
 800dc38:	7afb      	ldrb	r3, [r7, #11]
 800dc3a:	3301      	adds	r3, #1
 800dc3c:	72fb      	strb	r3, [r7, #11]
          break;
 800dc3e:	e007      	b.n	800dc50 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800dc40:	6839      	ldr	r1, [r7, #0]
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f000 fa41 	bl	800e0ca <USBD_CtlError>
          err++;
 800dc48:	7afb      	ldrb	r3, [r7, #11]
 800dc4a:	3301      	adds	r3, #1
 800dc4c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800dc4e:	bf00      	nop
      }
      break;
 800dc50:	e037      	b.n	800dcc2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	7c1b      	ldrb	r3, [r3, #16]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d109      	bne.n	800dc6e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc62:	f107 0208 	add.w	r2, r7, #8
 800dc66:	4610      	mov	r0, r2
 800dc68:	4798      	blx	r3
 800dc6a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dc6c:	e029      	b.n	800dcc2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800dc6e:	6839      	ldr	r1, [r7, #0]
 800dc70:	6878      	ldr	r0, [r7, #4]
 800dc72:	f000 fa2a 	bl	800e0ca <USBD_CtlError>
        err++;
 800dc76:	7afb      	ldrb	r3, [r7, #11]
 800dc78:	3301      	adds	r3, #1
 800dc7a:	72fb      	strb	r3, [r7, #11]
      break;
 800dc7c:	e021      	b.n	800dcc2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	7c1b      	ldrb	r3, [r3, #16]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d10d      	bne.n	800dca2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dc8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc8e:	f107 0208 	add.w	r2, r7, #8
 800dc92:	4610      	mov	r0, r2
 800dc94:	4798      	blx	r3
 800dc96:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	3301      	adds	r3, #1
 800dc9c:	2207      	movs	r2, #7
 800dc9e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dca0:	e00f      	b.n	800dcc2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800dca2:	6839      	ldr	r1, [r7, #0]
 800dca4:	6878      	ldr	r0, [r7, #4]
 800dca6:	f000 fa10 	bl	800e0ca <USBD_CtlError>
        err++;
 800dcaa:	7afb      	ldrb	r3, [r7, #11]
 800dcac:	3301      	adds	r3, #1
 800dcae:	72fb      	strb	r3, [r7, #11]
      break;
 800dcb0:	e007      	b.n	800dcc2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800dcb2:	6839      	ldr	r1, [r7, #0]
 800dcb4:	6878      	ldr	r0, [r7, #4]
 800dcb6:	f000 fa08 	bl	800e0ca <USBD_CtlError>
      err++;
 800dcba:	7afb      	ldrb	r3, [r7, #11]
 800dcbc:	3301      	adds	r3, #1
 800dcbe:	72fb      	strb	r3, [r7, #11]
      break;
 800dcc0:	bf00      	nop
  }

  if (err != 0U)
 800dcc2:	7afb      	ldrb	r3, [r7, #11]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d11e      	bne.n	800dd06 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800dcc8:	683b      	ldr	r3, [r7, #0]
 800dcca:	88db      	ldrh	r3, [r3, #6]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d016      	beq.n	800dcfe <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800dcd0:	893b      	ldrh	r3, [r7, #8]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d00e      	beq.n	800dcf4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800dcd6:	683b      	ldr	r3, [r7, #0]
 800dcd8:	88da      	ldrh	r2, [r3, #6]
 800dcda:	893b      	ldrh	r3, [r7, #8]
 800dcdc:	4293      	cmp	r3, r2
 800dcde:	bf28      	it	cs
 800dce0:	4613      	movcs	r3, r2
 800dce2:	b29b      	uxth	r3, r3
 800dce4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800dce6:	893b      	ldrh	r3, [r7, #8]
 800dce8:	461a      	mov	r2, r3
 800dcea:	68f9      	ldr	r1, [r7, #12]
 800dcec:	6878      	ldr	r0, [r7, #4]
 800dcee:	f000 fa69 	bl	800e1c4 <USBD_CtlSendData>
 800dcf2:	e009      	b.n	800dd08 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800dcf4:	6839      	ldr	r1, [r7, #0]
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f000 f9e7 	bl	800e0ca <USBD_CtlError>
 800dcfc:	e004      	b.n	800dd08 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800dcfe:	6878      	ldr	r0, [r7, #4]
 800dd00:	f000 faba 	bl	800e278 <USBD_CtlSendStatus>
 800dd04:	e000      	b.n	800dd08 <USBD_GetDescriptor+0x320>
    return;
 800dd06:	bf00      	nop
  }
}
 800dd08:	3710      	adds	r7, #16
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	bd80      	pop	{r7, pc}
 800dd0e:	bf00      	nop

0800dd10 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b084      	sub	sp, #16
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
 800dd18:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	889b      	ldrh	r3, [r3, #4]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d131      	bne.n	800dd86 <USBD_SetAddress+0x76>
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	88db      	ldrh	r3, [r3, #6]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d12d      	bne.n	800dd86 <USBD_SetAddress+0x76>
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	885b      	ldrh	r3, [r3, #2]
 800dd2e:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd30:	d829      	bhi.n	800dd86 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800dd32:	683b      	ldr	r3, [r7, #0]
 800dd34:	885b      	ldrh	r3, [r3, #2]
 800dd36:	b2db      	uxtb	r3, r3
 800dd38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd3c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd44:	b2db      	uxtb	r3, r3
 800dd46:	2b03      	cmp	r3, #3
 800dd48:	d104      	bne.n	800dd54 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800dd4a:	6839      	ldr	r1, [r7, #0]
 800dd4c:	6878      	ldr	r0, [r7, #4]
 800dd4e:	f000 f9bc 	bl	800e0ca <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd52:	e01d      	b.n	800dd90 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	7bfa      	ldrb	r2, [r7, #15]
 800dd58:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800dd5c:	7bfb      	ldrb	r3, [r7, #15]
 800dd5e:	4619      	mov	r1, r3
 800dd60:	6878      	ldr	r0, [r7, #4]
 800dd62:	f000 fecb 	bl	800eafc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800dd66:	6878      	ldr	r0, [r7, #4]
 800dd68:	f000 fa86 	bl	800e278 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800dd6c:	7bfb      	ldrb	r3, [r7, #15]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d004      	beq.n	800dd7c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	2202      	movs	r2, #2
 800dd76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd7a:	e009      	b.n	800dd90 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	2201      	movs	r2, #1
 800dd80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd84:	e004      	b.n	800dd90 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800dd86:	6839      	ldr	r1, [r7, #0]
 800dd88:	6878      	ldr	r0, [r7, #4]
 800dd8a:	f000 f99e 	bl	800e0ca <USBD_CtlError>
  }
}
 800dd8e:	bf00      	nop
 800dd90:	bf00      	nop
 800dd92:	3710      	adds	r7, #16
 800dd94:	46bd      	mov	sp, r7
 800dd96:	bd80      	pop	{r7, pc}

0800dd98 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b084      	sub	sp, #16
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
 800dda0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dda2:	2300      	movs	r3, #0
 800dda4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800dda6:	683b      	ldr	r3, [r7, #0]
 800dda8:	885b      	ldrh	r3, [r3, #2]
 800ddaa:	b2da      	uxtb	r2, r3
 800ddac:	4b4e      	ldr	r3, [pc, #312]	@ (800dee8 <USBD_SetConfig+0x150>)
 800ddae:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ddb0:	4b4d      	ldr	r3, [pc, #308]	@ (800dee8 <USBD_SetConfig+0x150>)
 800ddb2:	781b      	ldrb	r3, [r3, #0]
 800ddb4:	2b01      	cmp	r3, #1
 800ddb6:	d905      	bls.n	800ddc4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ddb8:	6839      	ldr	r1, [r7, #0]
 800ddba:	6878      	ldr	r0, [r7, #4]
 800ddbc:	f000 f985 	bl	800e0ca <USBD_CtlError>
    return USBD_FAIL;
 800ddc0:	2303      	movs	r3, #3
 800ddc2:	e08c      	b.n	800dede <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ddca:	b2db      	uxtb	r3, r3
 800ddcc:	2b02      	cmp	r3, #2
 800ddce:	d002      	beq.n	800ddd6 <USBD_SetConfig+0x3e>
 800ddd0:	2b03      	cmp	r3, #3
 800ddd2:	d029      	beq.n	800de28 <USBD_SetConfig+0x90>
 800ddd4:	e075      	b.n	800dec2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ddd6:	4b44      	ldr	r3, [pc, #272]	@ (800dee8 <USBD_SetConfig+0x150>)
 800ddd8:	781b      	ldrb	r3, [r3, #0]
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d020      	beq.n	800de20 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ddde:	4b42      	ldr	r3, [pc, #264]	@ (800dee8 <USBD_SetConfig+0x150>)
 800dde0:	781b      	ldrb	r3, [r3, #0]
 800dde2:	461a      	mov	r2, r3
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dde8:	4b3f      	ldr	r3, [pc, #252]	@ (800dee8 <USBD_SetConfig+0x150>)
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	4619      	mov	r1, r3
 800ddee:	6878      	ldr	r0, [r7, #4]
 800ddf0:	f7fe fff1 	bl	800cdd6 <USBD_SetClassConfig>
 800ddf4:	4603      	mov	r3, r0
 800ddf6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ddf8:	7bfb      	ldrb	r3, [r7, #15]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d008      	beq.n	800de10 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ddfe:	6839      	ldr	r1, [r7, #0]
 800de00:	6878      	ldr	r0, [r7, #4]
 800de02:	f000 f962 	bl	800e0ca <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	2202      	movs	r2, #2
 800de0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800de0e:	e065      	b.n	800dedc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800de10:	6878      	ldr	r0, [r7, #4]
 800de12:	f000 fa31 	bl	800e278 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	2203      	movs	r2, #3
 800de1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800de1e:	e05d      	b.n	800dedc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	f000 fa29 	bl	800e278 <USBD_CtlSendStatus>
      break;
 800de26:	e059      	b.n	800dedc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800de28:	4b2f      	ldr	r3, [pc, #188]	@ (800dee8 <USBD_SetConfig+0x150>)
 800de2a:	781b      	ldrb	r3, [r3, #0]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d112      	bne.n	800de56 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	2202      	movs	r2, #2
 800de34:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800de38:	4b2b      	ldr	r3, [pc, #172]	@ (800dee8 <USBD_SetConfig+0x150>)
 800de3a:	781b      	ldrb	r3, [r3, #0]
 800de3c:	461a      	mov	r2, r3
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800de42:	4b29      	ldr	r3, [pc, #164]	@ (800dee8 <USBD_SetConfig+0x150>)
 800de44:	781b      	ldrb	r3, [r3, #0]
 800de46:	4619      	mov	r1, r3
 800de48:	6878      	ldr	r0, [r7, #4]
 800de4a:	f7fe ffe0 	bl	800ce0e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800de4e:	6878      	ldr	r0, [r7, #4]
 800de50:	f000 fa12 	bl	800e278 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800de54:	e042      	b.n	800dedc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800de56:	4b24      	ldr	r3, [pc, #144]	@ (800dee8 <USBD_SetConfig+0x150>)
 800de58:	781b      	ldrb	r3, [r3, #0]
 800de5a:	461a      	mov	r2, r3
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	685b      	ldr	r3, [r3, #4]
 800de60:	429a      	cmp	r2, r3
 800de62:	d02a      	beq.n	800deba <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	685b      	ldr	r3, [r3, #4]
 800de68:	b2db      	uxtb	r3, r3
 800de6a:	4619      	mov	r1, r3
 800de6c:	6878      	ldr	r0, [r7, #4]
 800de6e:	f7fe ffce 	bl	800ce0e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800de72:	4b1d      	ldr	r3, [pc, #116]	@ (800dee8 <USBD_SetConfig+0x150>)
 800de74:	781b      	ldrb	r3, [r3, #0]
 800de76:	461a      	mov	r2, r3
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800de7c:	4b1a      	ldr	r3, [pc, #104]	@ (800dee8 <USBD_SetConfig+0x150>)
 800de7e:	781b      	ldrb	r3, [r3, #0]
 800de80:	4619      	mov	r1, r3
 800de82:	6878      	ldr	r0, [r7, #4]
 800de84:	f7fe ffa7 	bl	800cdd6 <USBD_SetClassConfig>
 800de88:	4603      	mov	r3, r0
 800de8a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800de8c:	7bfb      	ldrb	r3, [r7, #15]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d00f      	beq.n	800deb2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800de92:	6839      	ldr	r1, [r7, #0]
 800de94:	6878      	ldr	r0, [r7, #4]
 800de96:	f000 f918 	bl	800e0ca <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	685b      	ldr	r3, [r3, #4]
 800de9e:	b2db      	uxtb	r3, r3
 800dea0:	4619      	mov	r1, r3
 800dea2:	6878      	ldr	r0, [r7, #4]
 800dea4:	f7fe ffb3 	bl	800ce0e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	2202      	movs	r2, #2
 800deac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800deb0:	e014      	b.n	800dedc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800deb2:	6878      	ldr	r0, [r7, #4]
 800deb4:	f000 f9e0 	bl	800e278 <USBD_CtlSendStatus>
      break;
 800deb8:	e010      	b.n	800dedc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800deba:	6878      	ldr	r0, [r7, #4]
 800debc:	f000 f9dc 	bl	800e278 <USBD_CtlSendStatus>
      break;
 800dec0:	e00c      	b.n	800dedc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800dec2:	6839      	ldr	r1, [r7, #0]
 800dec4:	6878      	ldr	r0, [r7, #4]
 800dec6:	f000 f900 	bl	800e0ca <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800deca:	4b07      	ldr	r3, [pc, #28]	@ (800dee8 <USBD_SetConfig+0x150>)
 800decc:	781b      	ldrb	r3, [r3, #0]
 800dece:	4619      	mov	r1, r3
 800ded0:	6878      	ldr	r0, [r7, #4]
 800ded2:	f7fe ff9c 	bl	800ce0e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ded6:	2303      	movs	r3, #3
 800ded8:	73fb      	strb	r3, [r7, #15]
      break;
 800deda:	bf00      	nop
  }

  return ret;
 800dedc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dede:	4618      	mov	r0, r3
 800dee0:	3710      	adds	r7, #16
 800dee2:	46bd      	mov	sp, r7
 800dee4:	bd80      	pop	{r7, pc}
 800dee6:	bf00      	nop
 800dee8:	240006d8 	.word	0x240006d8

0800deec <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800deec:	b580      	push	{r7, lr}
 800deee:	b082      	sub	sp, #8
 800def0:	af00      	add	r7, sp, #0
 800def2:	6078      	str	r0, [r7, #4]
 800def4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800def6:	683b      	ldr	r3, [r7, #0]
 800def8:	88db      	ldrh	r3, [r3, #6]
 800defa:	2b01      	cmp	r3, #1
 800defc:	d004      	beq.n	800df08 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800defe:	6839      	ldr	r1, [r7, #0]
 800df00:	6878      	ldr	r0, [r7, #4]
 800df02:	f000 f8e2 	bl	800e0ca <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800df06:	e023      	b.n	800df50 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df0e:	b2db      	uxtb	r3, r3
 800df10:	2b02      	cmp	r3, #2
 800df12:	dc02      	bgt.n	800df1a <USBD_GetConfig+0x2e>
 800df14:	2b00      	cmp	r3, #0
 800df16:	dc03      	bgt.n	800df20 <USBD_GetConfig+0x34>
 800df18:	e015      	b.n	800df46 <USBD_GetConfig+0x5a>
 800df1a:	2b03      	cmp	r3, #3
 800df1c:	d00b      	beq.n	800df36 <USBD_GetConfig+0x4a>
 800df1e:	e012      	b.n	800df46 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	2200      	movs	r2, #0
 800df24:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	3308      	adds	r3, #8
 800df2a:	2201      	movs	r2, #1
 800df2c:	4619      	mov	r1, r3
 800df2e:	6878      	ldr	r0, [r7, #4]
 800df30:	f000 f948 	bl	800e1c4 <USBD_CtlSendData>
        break;
 800df34:	e00c      	b.n	800df50 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	3304      	adds	r3, #4
 800df3a:	2201      	movs	r2, #1
 800df3c:	4619      	mov	r1, r3
 800df3e:	6878      	ldr	r0, [r7, #4]
 800df40:	f000 f940 	bl	800e1c4 <USBD_CtlSendData>
        break;
 800df44:	e004      	b.n	800df50 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800df46:	6839      	ldr	r1, [r7, #0]
 800df48:	6878      	ldr	r0, [r7, #4]
 800df4a:	f000 f8be 	bl	800e0ca <USBD_CtlError>
        break;
 800df4e:	bf00      	nop
}
 800df50:	bf00      	nop
 800df52:	3708      	adds	r7, #8
 800df54:	46bd      	mov	sp, r7
 800df56:	bd80      	pop	{r7, pc}

0800df58 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b082      	sub	sp, #8
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
 800df60:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df68:	b2db      	uxtb	r3, r3
 800df6a:	3b01      	subs	r3, #1
 800df6c:	2b02      	cmp	r3, #2
 800df6e:	d81e      	bhi.n	800dfae <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800df70:	683b      	ldr	r3, [r7, #0]
 800df72:	88db      	ldrh	r3, [r3, #6]
 800df74:	2b02      	cmp	r3, #2
 800df76:	d004      	beq.n	800df82 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800df78:	6839      	ldr	r1, [r7, #0]
 800df7a:	6878      	ldr	r0, [r7, #4]
 800df7c:	f000 f8a5 	bl	800e0ca <USBD_CtlError>
        break;
 800df80:	e01a      	b.n	800dfb8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	2201      	movs	r2, #1
 800df86:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d005      	beq.n	800df9e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	68db      	ldr	r3, [r3, #12]
 800df96:	f043 0202 	orr.w	r2, r3, #2
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	330c      	adds	r3, #12
 800dfa2:	2202      	movs	r2, #2
 800dfa4:	4619      	mov	r1, r3
 800dfa6:	6878      	ldr	r0, [r7, #4]
 800dfa8:	f000 f90c 	bl	800e1c4 <USBD_CtlSendData>
      break;
 800dfac:	e004      	b.n	800dfb8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800dfae:	6839      	ldr	r1, [r7, #0]
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	f000 f88a 	bl	800e0ca <USBD_CtlError>
      break;
 800dfb6:	bf00      	nop
  }
}
 800dfb8:	bf00      	nop
 800dfba:	3708      	adds	r7, #8
 800dfbc:	46bd      	mov	sp, r7
 800dfbe:	bd80      	pop	{r7, pc}

0800dfc0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dfc0:	b580      	push	{r7, lr}
 800dfc2:	b082      	sub	sp, #8
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	6078      	str	r0, [r7, #4]
 800dfc8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dfca:	683b      	ldr	r3, [r7, #0]
 800dfcc:	885b      	ldrh	r3, [r3, #2]
 800dfce:	2b01      	cmp	r3, #1
 800dfd0:	d107      	bne.n	800dfe2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	2201      	movs	r2, #1
 800dfd6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800dfda:	6878      	ldr	r0, [r7, #4]
 800dfdc:	f000 f94c 	bl	800e278 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800dfe0:	e013      	b.n	800e00a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800dfe2:	683b      	ldr	r3, [r7, #0]
 800dfe4:	885b      	ldrh	r3, [r3, #2]
 800dfe6:	2b02      	cmp	r3, #2
 800dfe8:	d10b      	bne.n	800e002 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	889b      	ldrh	r3, [r3, #4]
 800dfee:	0a1b      	lsrs	r3, r3, #8
 800dff0:	b29b      	uxth	r3, r3
 800dff2:	b2da      	uxtb	r2, r3
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800dffa:	6878      	ldr	r0, [r7, #4]
 800dffc:	f000 f93c 	bl	800e278 <USBD_CtlSendStatus>
}
 800e000:	e003      	b.n	800e00a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800e002:	6839      	ldr	r1, [r7, #0]
 800e004:	6878      	ldr	r0, [r7, #4]
 800e006:	f000 f860 	bl	800e0ca <USBD_CtlError>
}
 800e00a:	bf00      	nop
 800e00c:	3708      	adds	r7, #8
 800e00e:	46bd      	mov	sp, r7
 800e010:	bd80      	pop	{r7, pc}

0800e012 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e012:	b580      	push	{r7, lr}
 800e014:	b082      	sub	sp, #8
 800e016:	af00      	add	r7, sp, #0
 800e018:	6078      	str	r0, [r7, #4]
 800e01a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e022:	b2db      	uxtb	r3, r3
 800e024:	3b01      	subs	r3, #1
 800e026:	2b02      	cmp	r3, #2
 800e028:	d80b      	bhi.n	800e042 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	885b      	ldrh	r3, [r3, #2]
 800e02e:	2b01      	cmp	r3, #1
 800e030:	d10c      	bne.n	800e04c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	2200      	movs	r2, #0
 800e036:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e03a:	6878      	ldr	r0, [r7, #4]
 800e03c:	f000 f91c 	bl	800e278 <USBD_CtlSendStatus>
      }
      break;
 800e040:	e004      	b.n	800e04c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e042:	6839      	ldr	r1, [r7, #0]
 800e044:	6878      	ldr	r0, [r7, #4]
 800e046:	f000 f840 	bl	800e0ca <USBD_CtlError>
      break;
 800e04a:	e000      	b.n	800e04e <USBD_ClrFeature+0x3c>
      break;
 800e04c:	bf00      	nop
  }
}
 800e04e:	bf00      	nop
 800e050:	3708      	adds	r7, #8
 800e052:	46bd      	mov	sp, r7
 800e054:	bd80      	pop	{r7, pc}

0800e056 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e056:	b580      	push	{r7, lr}
 800e058:	b084      	sub	sp, #16
 800e05a:	af00      	add	r7, sp, #0
 800e05c:	6078      	str	r0, [r7, #4]
 800e05e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e060:	683b      	ldr	r3, [r7, #0]
 800e062:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	781a      	ldrb	r2, [r3, #0]
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	3301      	adds	r3, #1
 800e070:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	781a      	ldrb	r2, [r3, #0]
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	3301      	adds	r3, #1
 800e07e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e080:	68f8      	ldr	r0, [r7, #12]
 800e082:	f7ff fa16 	bl	800d4b2 <SWAPBYTE>
 800e086:	4603      	mov	r3, r0
 800e088:	461a      	mov	r2, r3
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	3301      	adds	r3, #1
 800e092:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	3301      	adds	r3, #1
 800e098:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e09a:	68f8      	ldr	r0, [r7, #12]
 800e09c:	f7ff fa09 	bl	800d4b2 <SWAPBYTE>
 800e0a0:	4603      	mov	r3, r0
 800e0a2:	461a      	mov	r2, r3
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	3301      	adds	r3, #1
 800e0ac:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	3301      	adds	r3, #1
 800e0b2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e0b4:	68f8      	ldr	r0, [r7, #12]
 800e0b6:	f7ff f9fc 	bl	800d4b2 <SWAPBYTE>
 800e0ba:	4603      	mov	r3, r0
 800e0bc:	461a      	mov	r2, r3
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	80da      	strh	r2, [r3, #6]
}
 800e0c2:	bf00      	nop
 800e0c4:	3710      	adds	r7, #16
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	bd80      	pop	{r7, pc}

0800e0ca <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e0ca:	b580      	push	{r7, lr}
 800e0cc:	b082      	sub	sp, #8
 800e0ce:	af00      	add	r7, sp, #0
 800e0d0:	6078      	str	r0, [r7, #4]
 800e0d2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e0d4:	2180      	movs	r1, #128	@ 0x80
 800e0d6:	6878      	ldr	r0, [r7, #4]
 800e0d8:	f000 fca6 	bl	800ea28 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e0dc:	2100      	movs	r1, #0
 800e0de:	6878      	ldr	r0, [r7, #4]
 800e0e0:	f000 fca2 	bl	800ea28 <USBD_LL_StallEP>
}
 800e0e4:	bf00      	nop
 800e0e6:	3708      	adds	r7, #8
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd80      	pop	{r7, pc}

0800e0ec <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b086      	sub	sp, #24
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	60f8      	str	r0, [r7, #12]
 800e0f4:	60b9      	str	r1, [r7, #8]
 800e0f6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d042      	beq.n	800e188 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800e106:	6938      	ldr	r0, [r7, #16]
 800e108:	f000 f842 	bl	800e190 <USBD_GetLen>
 800e10c:	4603      	mov	r3, r0
 800e10e:	3301      	adds	r3, #1
 800e110:	005b      	lsls	r3, r3, #1
 800e112:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e116:	d808      	bhi.n	800e12a <USBD_GetString+0x3e>
 800e118:	6938      	ldr	r0, [r7, #16]
 800e11a:	f000 f839 	bl	800e190 <USBD_GetLen>
 800e11e:	4603      	mov	r3, r0
 800e120:	3301      	adds	r3, #1
 800e122:	b29b      	uxth	r3, r3
 800e124:	005b      	lsls	r3, r3, #1
 800e126:	b29a      	uxth	r2, r3
 800e128:	e001      	b.n	800e12e <USBD_GetString+0x42>
 800e12a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e132:	7dfb      	ldrb	r3, [r7, #23]
 800e134:	68ba      	ldr	r2, [r7, #8]
 800e136:	4413      	add	r3, r2
 800e138:	687a      	ldr	r2, [r7, #4]
 800e13a:	7812      	ldrb	r2, [r2, #0]
 800e13c:	701a      	strb	r2, [r3, #0]
  idx++;
 800e13e:	7dfb      	ldrb	r3, [r7, #23]
 800e140:	3301      	adds	r3, #1
 800e142:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e144:	7dfb      	ldrb	r3, [r7, #23]
 800e146:	68ba      	ldr	r2, [r7, #8]
 800e148:	4413      	add	r3, r2
 800e14a:	2203      	movs	r2, #3
 800e14c:	701a      	strb	r2, [r3, #0]
  idx++;
 800e14e:	7dfb      	ldrb	r3, [r7, #23]
 800e150:	3301      	adds	r3, #1
 800e152:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e154:	e013      	b.n	800e17e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800e156:	7dfb      	ldrb	r3, [r7, #23]
 800e158:	68ba      	ldr	r2, [r7, #8]
 800e15a:	4413      	add	r3, r2
 800e15c:	693a      	ldr	r2, [r7, #16]
 800e15e:	7812      	ldrb	r2, [r2, #0]
 800e160:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e162:	693b      	ldr	r3, [r7, #16]
 800e164:	3301      	adds	r3, #1
 800e166:	613b      	str	r3, [r7, #16]
    idx++;
 800e168:	7dfb      	ldrb	r3, [r7, #23]
 800e16a:	3301      	adds	r3, #1
 800e16c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e16e:	7dfb      	ldrb	r3, [r7, #23]
 800e170:	68ba      	ldr	r2, [r7, #8]
 800e172:	4413      	add	r3, r2
 800e174:	2200      	movs	r2, #0
 800e176:	701a      	strb	r2, [r3, #0]
    idx++;
 800e178:	7dfb      	ldrb	r3, [r7, #23]
 800e17a:	3301      	adds	r3, #1
 800e17c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e17e:	693b      	ldr	r3, [r7, #16]
 800e180:	781b      	ldrb	r3, [r3, #0]
 800e182:	2b00      	cmp	r3, #0
 800e184:	d1e7      	bne.n	800e156 <USBD_GetString+0x6a>
 800e186:	e000      	b.n	800e18a <USBD_GetString+0x9e>
    return;
 800e188:	bf00      	nop
  }
}
 800e18a:	3718      	adds	r7, #24
 800e18c:	46bd      	mov	sp, r7
 800e18e:	bd80      	pop	{r7, pc}

0800e190 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e190:	b480      	push	{r7}
 800e192:	b085      	sub	sp, #20
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e198:	2300      	movs	r3, #0
 800e19a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e1a0:	e005      	b.n	800e1ae <USBD_GetLen+0x1e>
  {
    len++;
 800e1a2:	7bfb      	ldrb	r3, [r7, #15]
 800e1a4:	3301      	adds	r3, #1
 800e1a6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e1a8:	68bb      	ldr	r3, [r7, #8]
 800e1aa:	3301      	adds	r3, #1
 800e1ac:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e1ae:	68bb      	ldr	r3, [r7, #8]
 800e1b0:	781b      	ldrb	r3, [r3, #0]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d1f5      	bne.n	800e1a2 <USBD_GetLen+0x12>
  }

  return len;
 800e1b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1b8:	4618      	mov	r0, r3
 800e1ba:	3714      	adds	r7, #20
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c2:	4770      	bx	lr

0800e1c4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b084      	sub	sp, #16
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	60f8      	str	r0, [r7, #12]
 800e1cc:	60b9      	str	r1, [r7, #8]
 800e1ce:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	2202      	movs	r2, #2
 800e1d4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	687a      	ldr	r2, [r7, #4]
 800e1dc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	687a      	ldr	r2, [r7, #4]
 800e1e2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	68ba      	ldr	r2, [r7, #8]
 800e1e8:	2100      	movs	r1, #0
 800e1ea:	68f8      	ldr	r0, [r7, #12]
 800e1ec:	f000 fca5 	bl	800eb3a <USBD_LL_Transmit>

  return USBD_OK;
 800e1f0:	2300      	movs	r3, #0
}
 800e1f2:	4618      	mov	r0, r3
 800e1f4:	3710      	adds	r7, #16
 800e1f6:	46bd      	mov	sp, r7
 800e1f8:	bd80      	pop	{r7, pc}

0800e1fa <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e1fa:	b580      	push	{r7, lr}
 800e1fc:	b084      	sub	sp, #16
 800e1fe:	af00      	add	r7, sp, #0
 800e200:	60f8      	str	r0, [r7, #12]
 800e202:	60b9      	str	r1, [r7, #8]
 800e204:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	68ba      	ldr	r2, [r7, #8]
 800e20a:	2100      	movs	r1, #0
 800e20c:	68f8      	ldr	r0, [r7, #12]
 800e20e:	f000 fc94 	bl	800eb3a <USBD_LL_Transmit>

  return USBD_OK;
 800e212:	2300      	movs	r3, #0
}
 800e214:	4618      	mov	r0, r3
 800e216:	3710      	adds	r7, #16
 800e218:	46bd      	mov	sp, r7
 800e21a:	bd80      	pop	{r7, pc}

0800e21c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e21c:	b580      	push	{r7, lr}
 800e21e:	b084      	sub	sp, #16
 800e220:	af00      	add	r7, sp, #0
 800e222:	60f8      	str	r0, [r7, #12]
 800e224:	60b9      	str	r1, [r7, #8]
 800e226:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	2203      	movs	r2, #3
 800e22c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	687a      	ldr	r2, [r7, #4]
 800e234:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	687a      	ldr	r2, [r7, #4]
 800e23c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	68ba      	ldr	r2, [r7, #8]
 800e244:	2100      	movs	r1, #0
 800e246:	68f8      	ldr	r0, [r7, #12]
 800e248:	f000 fc98 	bl	800eb7c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e24c:	2300      	movs	r3, #0
}
 800e24e:	4618      	mov	r0, r3
 800e250:	3710      	adds	r7, #16
 800e252:	46bd      	mov	sp, r7
 800e254:	bd80      	pop	{r7, pc}

0800e256 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e256:	b580      	push	{r7, lr}
 800e258:	b084      	sub	sp, #16
 800e25a:	af00      	add	r7, sp, #0
 800e25c:	60f8      	str	r0, [r7, #12]
 800e25e:	60b9      	str	r1, [r7, #8]
 800e260:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	68ba      	ldr	r2, [r7, #8]
 800e266:	2100      	movs	r1, #0
 800e268:	68f8      	ldr	r0, [r7, #12]
 800e26a:	f000 fc87 	bl	800eb7c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e26e:	2300      	movs	r3, #0
}
 800e270:	4618      	mov	r0, r3
 800e272:	3710      	adds	r7, #16
 800e274:	46bd      	mov	sp, r7
 800e276:	bd80      	pop	{r7, pc}

0800e278 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b082      	sub	sp, #8
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	2204      	movs	r2, #4
 800e284:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e288:	2300      	movs	r3, #0
 800e28a:	2200      	movs	r2, #0
 800e28c:	2100      	movs	r1, #0
 800e28e:	6878      	ldr	r0, [r7, #4]
 800e290:	f000 fc53 	bl	800eb3a <USBD_LL_Transmit>

  return USBD_OK;
 800e294:	2300      	movs	r3, #0
}
 800e296:	4618      	mov	r0, r3
 800e298:	3708      	adds	r7, #8
 800e29a:	46bd      	mov	sp, r7
 800e29c:	bd80      	pop	{r7, pc}

0800e29e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e29e:	b580      	push	{r7, lr}
 800e2a0:	b082      	sub	sp, #8
 800e2a2:	af00      	add	r7, sp, #0
 800e2a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	2205      	movs	r2, #5
 800e2aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e2ae:	2300      	movs	r3, #0
 800e2b0:	2200      	movs	r2, #0
 800e2b2:	2100      	movs	r1, #0
 800e2b4:	6878      	ldr	r0, [r7, #4]
 800e2b6:	f000 fc61 	bl	800eb7c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e2ba:	2300      	movs	r3, #0
}
 800e2bc:	4618      	mov	r0, r3
 800e2be:	3708      	adds	r7, #8
 800e2c0:	46bd      	mov	sp, r7
 800e2c2:	bd80      	pop	{r7, pc}

0800e2c4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	4913      	ldr	r1, [pc, #76]	@ (800e318 <MX_USB_DEVICE_Init+0x54>)
 800e2cc:	4813      	ldr	r0, [pc, #76]	@ (800e31c <MX_USB_DEVICE_Init+0x58>)
 800e2ce:	f7fe fd05 	bl	800ccdc <USBD_Init>
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d001      	beq.n	800e2dc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e2d8:	f7f2 fd58 	bl	8000d8c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 800e2dc:	4910      	ldr	r1, [pc, #64]	@ (800e320 <MX_USB_DEVICE_Init+0x5c>)
 800e2de:	480f      	ldr	r0, [pc, #60]	@ (800e31c <MX_USB_DEVICE_Init+0x58>)
 800e2e0:	f7fe fd2c 	bl	800cd3c <USBD_RegisterClass>
 800e2e4:	4603      	mov	r3, r0
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d001      	beq.n	800e2ee <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e2ea:	f7f2 fd4f 	bl	8000d8c <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 800e2ee:	490d      	ldr	r1, [pc, #52]	@ (800e324 <MX_USB_DEVICE_Init+0x60>)
 800e2f0:	480a      	ldr	r0, [pc, #40]	@ (800e31c <MX_USB_DEVICE_Init+0x58>)
 800e2f2:	f7fe fca7 	bl	800cc44 <USBD_AUDIO_RegisterInterface>
 800e2f6:	4603      	mov	r3, r0
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d001      	beq.n	800e300 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e2fc:	f7f2 fd46 	bl	8000d8c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e300:	4806      	ldr	r0, [pc, #24]	@ (800e31c <MX_USB_DEVICE_Init+0x58>)
 800e302:	f7fe fd51 	bl	800cda8 <USBD_Start>
 800e306:	4603      	mov	r3, r0
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d001      	beq.n	800e310 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e30c:	f7f2 fd3e 	bl	8000d8c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800e310:	f7f7 fa1a 	bl	8005748 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e314:	bf00      	nop
 800e316:	bd80      	pop	{r7, pc}
 800e318:	240000e0 	.word	0x240000e0
 800e31c:	240006dc 	.word	0x240006dc
 800e320:	24000010 	.word	0x24000010
 800e324:	240000c4 	.word	0x240000c4

0800e328 <AUDIO_Init_FS>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 800e328:	b480      	push	{r7}
 800e32a:	b085      	sub	sp, #20
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	60f8      	str	r0, [r7, #12]
 800e330:	60b9      	str	r1, [r7, #8]
 800e332:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 */
  UNUSED(AudioFreq);
  UNUSED(Volume);
  UNUSED(options);
  return (USBD_OK);
 800e334:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 800e336:	4618      	mov	r0, r3
 800e338:	3714      	adds	r7, #20
 800e33a:	46bd      	mov	sp, r7
 800e33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e340:	4770      	bx	lr

0800e342 <AUDIO_DeInit_FS>:
  * @brief  De-Initializes the AUDIO media low layer
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 800e342:	b480      	push	{r7}
 800e344:	b083      	sub	sp, #12
 800e346:	af00      	add	r7, sp, #0
 800e348:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 1 */
  UNUSED(options);
  return (USBD_OK);
 800e34a:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 800e34c:	4618      	mov	r0, r3
 800e34e:	370c      	adds	r7, #12
 800e350:	46bd      	mov	sp, r7
 800e352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e356:	4770      	bx	lr

0800e358 <AUDIO_AudioCmd_FS>:
  * @param  size: Number of data to be sent (in bytes)
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 800e358:	b480      	push	{r7}
 800e35a:	b085      	sub	sp, #20
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	60f8      	str	r0, [r7, #12]
 800e360:	60b9      	str	r1, [r7, #8]
 800e362:	4613      	mov	r3, r2
 800e364:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  switch(cmd)
 800e366:	79fb      	ldrb	r3, [r7, #7]
 800e368:	2b01      	cmp	r3, #1
 800e36a:	d001      	beq.n	800e370 <AUDIO_AudioCmd_FS+0x18>
 800e36c:	2b02      	cmp	r3, #2
  {
    case AUDIO_CMD_START:
    break;

    case AUDIO_CMD_PLAY:
    break;
 800e36e:	e000      	b.n	800e372 <AUDIO_AudioCmd_FS+0x1a>
    break;
 800e370:	bf00      	nop
  }
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
 800e372:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800e374:	4618      	mov	r0, r3
 800e376:	3714      	adds	r7, #20
 800e378:	46bd      	mov	sp, r7
 800e37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e37e:	4770      	bx	lr

0800e380 <AUDIO_VolumeCtl_FS>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: volume level (0..100)
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 800e380:	b480      	push	{r7}
 800e382:	b083      	sub	sp, #12
 800e384:	af00      	add	r7, sp, #0
 800e386:	4603      	mov	r3, r0
 800e388:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */
  UNUSED(vol);
  return (USBD_OK);
 800e38a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e38c:	4618      	mov	r0, r3
 800e38e:	370c      	adds	r7, #12
 800e390:	46bd      	mov	sp, r7
 800e392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e396:	4770      	bx	lr

0800e398 <AUDIO_MuteCtl_FS>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 800e398:	b480      	push	{r7}
 800e39a:	b083      	sub	sp, #12
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	4603      	mov	r3, r0
 800e3a0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(cmd);
  return (USBD_OK);
 800e3a2:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	370c      	adds	r7, #12
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ae:	4770      	bx	lr

0800e3b0 <AUDIO_PeriodicTC_FS>:
  * @brief  AUDIO_PeriodicT_FS
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 800e3b0:	b480      	push	{r7}
 800e3b2:	b085      	sub	sp, #20
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	60f8      	str	r0, [r7, #12]
 800e3b8:	60b9      	str	r1, [r7, #8]
 800e3ba:	4613      	mov	r3, r2
 800e3bc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
 800e3be:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	3714      	adds	r7, #20
 800e3c4:	46bd      	mov	sp, r7
 800e3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ca:	4770      	bx	lr

0800e3cc <AUDIO_GetState_FS>:
/**
  * @brief  Gets AUDIO State.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_GetState_FS(void)
{
 800e3cc:	b480      	push	{r7}
 800e3ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 800e3d0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3da:	4770      	bx	lr

0800e3dc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3dc:	b480      	push	{r7}
 800e3de:	b083      	sub	sp, #12
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	6039      	str	r1, [r7, #0]
 800e3e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e3e8:	683b      	ldr	r3, [r7, #0]
 800e3ea:	2212      	movs	r2, #18
 800e3ec:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e3ee:	4b03      	ldr	r3, [pc, #12]	@ (800e3fc <USBD_FS_DeviceDescriptor+0x20>)
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	370c      	adds	r7, #12
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3fa:	4770      	bx	lr
 800e3fc:	24000100 	.word	0x24000100

0800e400 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e400:	b480      	push	{r7}
 800e402:	b083      	sub	sp, #12
 800e404:	af00      	add	r7, sp, #0
 800e406:	4603      	mov	r3, r0
 800e408:	6039      	str	r1, [r7, #0]
 800e40a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e40c:	683b      	ldr	r3, [r7, #0]
 800e40e:	2204      	movs	r2, #4
 800e410:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e412:	4b03      	ldr	r3, [pc, #12]	@ (800e420 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e414:	4618      	mov	r0, r3
 800e416:	370c      	adds	r7, #12
 800e418:	46bd      	mov	sp, r7
 800e41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41e:	4770      	bx	lr
 800e420:	24000114 	.word	0x24000114

0800e424 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b082      	sub	sp, #8
 800e428:	af00      	add	r7, sp, #0
 800e42a:	4603      	mov	r3, r0
 800e42c:	6039      	str	r1, [r7, #0]
 800e42e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e430:	79fb      	ldrb	r3, [r7, #7]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d105      	bne.n	800e442 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e436:	683a      	ldr	r2, [r7, #0]
 800e438:	4907      	ldr	r1, [pc, #28]	@ (800e458 <USBD_FS_ProductStrDescriptor+0x34>)
 800e43a:	4808      	ldr	r0, [pc, #32]	@ (800e45c <USBD_FS_ProductStrDescriptor+0x38>)
 800e43c:	f7ff fe56 	bl	800e0ec <USBD_GetString>
 800e440:	e004      	b.n	800e44c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e442:	683a      	ldr	r2, [r7, #0]
 800e444:	4904      	ldr	r1, [pc, #16]	@ (800e458 <USBD_FS_ProductStrDescriptor+0x34>)
 800e446:	4805      	ldr	r0, [pc, #20]	@ (800e45c <USBD_FS_ProductStrDescriptor+0x38>)
 800e448:	f7ff fe50 	bl	800e0ec <USBD_GetString>
  }
  return USBD_StrDesc;
 800e44c:	4b02      	ldr	r3, [pc, #8]	@ (800e458 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e44e:	4618      	mov	r0, r3
 800e450:	3708      	adds	r7, #8
 800e452:	46bd      	mov	sp, r7
 800e454:	bd80      	pop	{r7, pc}
 800e456:	bf00      	nop
 800e458:	240009b8 	.word	0x240009b8
 800e45c:	0800ecdc 	.word	0x0800ecdc

0800e460 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e460:	b580      	push	{r7, lr}
 800e462:	b082      	sub	sp, #8
 800e464:	af00      	add	r7, sp, #0
 800e466:	4603      	mov	r3, r0
 800e468:	6039      	str	r1, [r7, #0]
 800e46a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e46c:	683a      	ldr	r2, [r7, #0]
 800e46e:	4904      	ldr	r1, [pc, #16]	@ (800e480 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e470:	4804      	ldr	r0, [pc, #16]	@ (800e484 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e472:	f7ff fe3b 	bl	800e0ec <USBD_GetString>
  return USBD_StrDesc;
 800e476:	4b02      	ldr	r3, [pc, #8]	@ (800e480 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e478:	4618      	mov	r0, r3
 800e47a:	3708      	adds	r7, #8
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}
 800e480:	240009b8 	.word	0x240009b8
 800e484:	0800ecf0 	.word	0x0800ecf0

0800e488 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b082      	sub	sp, #8
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	4603      	mov	r3, r0
 800e490:	6039      	str	r1, [r7, #0]
 800e492:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e494:	683b      	ldr	r3, [r7, #0]
 800e496:	221a      	movs	r2, #26
 800e498:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e49a:	f000 f843 	bl	800e524 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e49e:	4b02      	ldr	r3, [pc, #8]	@ (800e4a8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e4a0:	4618      	mov	r0, r3
 800e4a2:	3708      	adds	r7, #8
 800e4a4:	46bd      	mov	sp, r7
 800e4a6:	bd80      	pop	{r7, pc}
 800e4a8:	24000118 	.word	0x24000118

0800e4ac <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b082      	sub	sp, #8
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	4603      	mov	r3, r0
 800e4b4:	6039      	str	r1, [r7, #0]
 800e4b6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e4b8:	79fb      	ldrb	r3, [r7, #7]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d105      	bne.n	800e4ca <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e4be:	683a      	ldr	r2, [r7, #0]
 800e4c0:	4907      	ldr	r1, [pc, #28]	@ (800e4e0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e4c2:	4808      	ldr	r0, [pc, #32]	@ (800e4e4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e4c4:	f7ff fe12 	bl	800e0ec <USBD_GetString>
 800e4c8:	e004      	b.n	800e4d4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e4ca:	683a      	ldr	r2, [r7, #0]
 800e4cc:	4904      	ldr	r1, [pc, #16]	@ (800e4e0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e4ce:	4805      	ldr	r0, [pc, #20]	@ (800e4e4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e4d0:	f7ff fe0c 	bl	800e0ec <USBD_GetString>
  }
  return USBD_StrDesc;
 800e4d4:	4b02      	ldr	r3, [pc, #8]	@ (800e4e0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	3708      	adds	r7, #8
 800e4da:	46bd      	mov	sp, r7
 800e4dc:	bd80      	pop	{r7, pc}
 800e4de:	bf00      	nop
 800e4e0:	240009b8 	.word	0x240009b8
 800e4e4:	0800ed04 	.word	0x0800ed04

0800e4e8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	b082      	sub	sp, #8
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	4603      	mov	r3, r0
 800e4f0:	6039      	str	r1, [r7, #0]
 800e4f2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e4f4:	79fb      	ldrb	r3, [r7, #7]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d105      	bne.n	800e506 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e4fa:	683a      	ldr	r2, [r7, #0]
 800e4fc:	4907      	ldr	r1, [pc, #28]	@ (800e51c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e4fe:	4808      	ldr	r0, [pc, #32]	@ (800e520 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e500:	f7ff fdf4 	bl	800e0ec <USBD_GetString>
 800e504:	e004      	b.n	800e510 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e506:	683a      	ldr	r2, [r7, #0]
 800e508:	4904      	ldr	r1, [pc, #16]	@ (800e51c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e50a:	4805      	ldr	r0, [pc, #20]	@ (800e520 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e50c:	f7ff fdee 	bl	800e0ec <USBD_GetString>
  }
  return USBD_StrDesc;
 800e510:	4b02      	ldr	r3, [pc, #8]	@ (800e51c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e512:	4618      	mov	r0, r3
 800e514:	3708      	adds	r7, #8
 800e516:	46bd      	mov	sp, r7
 800e518:	bd80      	pop	{r7, pc}
 800e51a:	bf00      	nop
 800e51c:	240009b8 	.word	0x240009b8
 800e520:	0800ed14 	.word	0x0800ed14

0800e524 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e524:	b580      	push	{r7, lr}
 800e526:	b084      	sub	sp, #16
 800e528:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e52a:	4b0f      	ldr	r3, [pc, #60]	@ (800e568 <Get_SerialNum+0x44>)
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e530:	4b0e      	ldr	r3, [pc, #56]	@ (800e56c <Get_SerialNum+0x48>)
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e536:	4b0e      	ldr	r3, [pc, #56]	@ (800e570 <Get_SerialNum+0x4c>)
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e53c:	68fa      	ldr	r2, [r7, #12]
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	4413      	add	r3, r2
 800e542:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	2b00      	cmp	r3, #0
 800e548:	d009      	beq.n	800e55e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e54a:	2208      	movs	r2, #8
 800e54c:	4909      	ldr	r1, [pc, #36]	@ (800e574 <Get_SerialNum+0x50>)
 800e54e:	68f8      	ldr	r0, [r7, #12]
 800e550:	f000 f814 	bl	800e57c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e554:	2204      	movs	r2, #4
 800e556:	4908      	ldr	r1, [pc, #32]	@ (800e578 <Get_SerialNum+0x54>)
 800e558:	68b8      	ldr	r0, [r7, #8]
 800e55a:	f000 f80f 	bl	800e57c <IntToUnicode>
  }
}
 800e55e:	bf00      	nop
 800e560:	3710      	adds	r7, #16
 800e562:	46bd      	mov	sp, r7
 800e564:	bd80      	pop	{r7, pc}
 800e566:	bf00      	nop
 800e568:	1ff1e800 	.word	0x1ff1e800
 800e56c:	1ff1e804 	.word	0x1ff1e804
 800e570:	1ff1e808 	.word	0x1ff1e808
 800e574:	2400011a 	.word	0x2400011a
 800e578:	2400012a 	.word	0x2400012a

0800e57c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e57c:	b480      	push	{r7}
 800e57e:	b087      	sub	sp, #28
 800e580:	af00      	add	r7, sp, #0
 800e582:	60f8      	str	r0, [r7, #12]
 800e584:	60b9      	str	r1, [r7, #8]
 800e586:	4613      	mov	r3, r2
 800e588:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e58a:	2300      	movs	r3, #0
 800e58c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e58e:	2300      	movs	r3, #0
 800e590:	75fb      	strb	r3, [r7, #23]
 800e592:	e027      	b.n	800e5e4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	0f1b      	lsrs	r3, r3, #28
 800e598:	2b09      	cmp	r3, #9
 800e59a:	d80b      	bhi.n	800e5b4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	0f1b      	lsrs	r3, r3, #28
 800e5a0:	b2da      	uxtb	r2, r3
 800e5a2:	7dfb      	ldrb	r3, [r7, #23]
 800e5a4:	005b      	lsls	r3, r3, #1
 800e5a6:	4619      	mov	r1, r3
 800e5a8:	68bb      	ldr	r3, [r7, #8]
 800e5aa:	440b      	add	r3, r1
 800e5ac:	3230      	adds	r2, #48	@ 0x30
 800e5ae:	b2d2      	uxtb	r2, r2
 800e5b0:	701a      	strb	r2, [r3, #0]
 800e5b2:	e00a      	b.n	800e5ca <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	0f1b      	lsrs	r3, r3, #28
 800e5b8:	b2da      	uxtb	r2, r3
 800e5ba:	7dfb      	ldrb	r3, [r7, #23]
 800e5bc:	005b      	lsls	r3, r3, #1
 800e5be:	4619      	mov	r1, r3
 800e5c0:	68bb      	ldr	r3, [r7, #8]
 800e5c2:	440b      	add	r3, r1
 800e5c4:	3237      	adds	r2, #55	@ 0x37
 800e5c6:	b2d2      	uxtb	r2, r2
 800e5c8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	011b      	lsls	r3, r3, #4
 800e5ce:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e5d0:	7dfb      	ldrb	r3, [r7, #23]
 800e5d2:	005b      	lsls	r3, r3, #1
 800e5d4:	3301      	adds	r3, #1
 800e5d6:	68ba      	ldr	r2, [r7, #8]
 800e5d8:	4413      	add	r3, r2
 800e5da:	2200      	movs	r2, #0
 800e5dc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e5de:	7dfb      	ldrb	r3, [r7, #23]
 800e5e0:	3301      	adds	r3, #1
 800e5e2:	75fb      	strb	r3, [r7, #23]
 800e5e4:	7dfa      	ldrb	r2, [r7, #23]
 800e5e6:	79fb      	ldrb	r3, [r7, #7]
 800e5e8:	429a      	cmp	r2, r3
 800e5ea:	d3d3      	bcc.n	800e594 <IntToUnicode+0x18>
  }
}
 800e5ec:	bf00      	nop
 800e5ee:	bf00      	nop
 800e5f0:	371c      	adds	r7, #28
 800e5f2:	46bd      	mov	sp, r7
 800e5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f8:	4770      	bx	lr
	...

0800e5fc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	b0ba      	sub	sp, #232	@ 0xe8
 800e600:	af00      	add	r7, sp, #0
 800e602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e604:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800e608:	2200      	movs	r2, #0
 800e60a:	601a      	str	r2, [r3, #0]
 800e60c:	605a      	str	r2, [r3, #4]
 800e60e:	609a      	str	r2, [r3, #8]
 800e610:	60da      	str	r2, [r3, #12]
 800e612:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800e614:	f107 0310 	add.w	r3, r7, #16
 800e618:	22c0      	movs	r2, #192	@ 0xc0
 800e61a:	2100      	movs	r1, #0
 800e61c:	4618      	mov	r0, r3
 800e61e:	f000 fb25 	bl	800ec6c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	4a2c      	ldr	r2, [pc, #176]	@ (800e6d8 <HAL_PCD_MspInit+0xdc>)
 800e628:	4293      	cmp	r3, r2
 800e62a:	d151      	bne.n	800e6d0 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800e62c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800e630:	f04f 0300 	mov.w	r3, #0
 800e634:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800e638:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800e63c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800e640:	f107 0310 	add.w	r3, r7, #16
 800e644:	4618      	mov	r0, r3
 800e646:	f7f8 f875 	bl	8006734 <HAL_RCCEx_PeriphCLKConfig>
 800e64a:	4603      	mov	r3, r0
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d001      	beq.n	800e654 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800e650:	f7f2 fb9c 	bl	8000d8c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800e654:	f7f7 f878 	bl	8005748 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e658:	4b20      	ldr	r3, [pc, #128]	@ (800e6dc <HAL_PCD_MspInit+0xe0>)
 800e65a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e65e:	4a1f      	ldr	r2, [pc, #124]	@ (800e6dc <HAL_PCD_MspInit+0xe0>)
 800e660:	f043 0301 	orr.w	r3, r3, #1
 800e664:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800e668:	4b1c      	ldr	r3, [pc, #112]	@ (800e6dc <HAL_PCD_MspInit+0xe0>)
 800e66a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800e66e:	f003 0301 	and.w	r3, r3, #1
 800e672:	60fb      	str	r3, [r7, #12]
 800e674:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e676:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800e67a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e67e:	2302      	movs	r3, #2
 800e680:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e684:	2300      	movs	r3, #0
 800e686:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e68a:	2300      	movs	r3, #0
 800e68c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800e690:	230a      	movs	r3, #10
 800e692:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e696:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800e69a:	4619      	mov	r1, r3
 800e69c:	4810      	ldr	r0, [pc, #64]	@ (800e6e0 <HAL_PCD_MspInit+0xe4>)
 800e69e:	f7f5 fa8f 	bl	8003bc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e6a2:	4b0e      	ldr	r3, [pc, #56]	@ (800e6dc <HAL_PCD_MspInit+0xe0>)
 800e6a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800e6a8:	4a0c      	ldr	r2, [pc, #48]	@ (800e6dc <HAL_PCD_MspInit+0xe0>)
 800e6aa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e6ae:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800e6b2:	4b0a      	ldr	r3, [pc, #40]	@ (800e6dc <HAL_PCD_MspInit+0xe0>)
 800e6b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800e6b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e6bc:	60bb      	str	r3, [r7, #8]
 800e6be:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e6c0:	2200      	movs	r2, #0
 800e6c2:	2100      	movs	r1, #0
 800e6c4:	2065      	movs	r0, #101	@ 0x65
 800e6c6:	f7f3 f962 	bl	800198e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e6ca:	2065      	movs	r0, #101	@ 0x65
 800e6cc:	f7f3 f979 	bl	80019c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e6d0:	bf00      	nop
 800e6d2:	37e8      	adds	r7, #232	@ 0xe8
 800e6d4:	46bd      	mov	sp, r7
 800e6d6:	bd80      	pop	{r7, pc}
 800e6d8:	40080000 	.word	0x40080000
 800e6dc:	58024400 	.word	0x58024400
 800e6e0:	58020000 	.word	0x58020000

0800e6e4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b082      	sub	sp, #8
 800e6e8:	af00      	add	r7, sp, #0
 800e6ea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e6f8:	4619      	mov	r1, r3
 800e6fa:	4610      	mov	r0, r2
 800e6fc:	f7fe fba1 	bl	800ce42 <USBD_LL_SetupStage>
}
 800e700:	bf00      	nop
 800e702:	3708      	adds	r7, #8
 800e704:	46bd      	mov	sp, r7
 800e706:	bd80      	pop	{r7, pc}

0800e708 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b082      	sub	sp, #8
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
 800e710:	460b      	mov	r3, r1
 800e712:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e71a:	78fa      	ldrb	r2, [r7, #3]
 800e71c:	6879      	ldr	r1, [r7, #4]
 800e71e:	4613      	mov	r3, r2
 800e720:	00db      	lsls	r3, r3, #3
 800e722:	4413      	add	r3, r2
 800e724:	009b      	lsls	r3, r3, #2
 800e726:	440b      	add	r3, r1
 800e728:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e72c:	681a      	ldr	r2, [r3, #0]
 800e72e:	78fb      	ldrb	r3, [r7, #3]
 800e730:	4619      	mov	r1, r3
 800e732:	f7fe fbdb 	bl	800ceec <USBD_LL_DataOutStage>
}
 800e736:	bf00      	nop
 800e738:	3708      	adds	r7, #8
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}

0800e73e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e73e:	b580      	push	{r7, lr}
 800e740:	b082      	sub	sp, #8
 800e742:	af00      	add	r7, sp, #0
 800e744:	6078      	str	r0, [r7, #4]
 800e746:	460b      	mov	r3, r1
 800e748:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e750:	78fa      	ldrb	r2, [r7, #3]
 800e752:	6879      	ldr	r1, [r7, #4]
 800e754:	4613      	mov	r3, r2
 800e756:	00db      	lsls	r3, r3, #3
 800e758:	4413      	add	r3, r2
 800e75a:	009b      	lsls	r3, r3, #2
 800e75c:	440b      	add	r3, r1
 800e75e:	3320      	adds	r3, #32
 800e760:	681a      	ldr	r2, [r3, #0]
 800e762:	78fb      	ldrb	r3, [r7, #3]
 800e764:	4619      	mov	r1, r3
 800e766:	f7fe fc74 	bl	800d052 <USBD_LL_DataInStage>
}
 800e76a:	bf00      	nop
 800e76c:	3708      	adds	r7, #8
 800e76e:	46bd      	mov	sp, r7
 800e770:	bd80      	pop	{r7, pc}

0800e772 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e772:	b580      	push	{r7, lr}
 800e774:	b082      	sub	sp, #8
 800e776:	af00      	add	r7, sp, #0
 800e778:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e780:	4618      	mov	r0, r3
 800e782:	f7fe fdae 	bl	800d2e2 <USBD_LL_SOF>
}
 800e786:	bf00      	nop
 800e788:	3708      	adds	r7, #8
 800e78a:	46bd      	mov	sp, r7
 800e78c:	bd80      	pop	{r7, pc}

0800e78e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e78e:	b580      	push	{r7, lr}
 800e790:	b084      	sub	sp, #16
 800e792:	af00      	add	r7, sp, #0
 800e794:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e796:	2301      	movs	r3, #1
 800e798:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	79db      	ldrb	r3, [r3, #7]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d102      	bne.n	800e7a8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	73fb      	strb	r3, [r7, #15]
 800e7a6:	e008      	b.n	800e7ba <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	79db      	ldrb	r3, [r3, #7]
 800e7ac:	2b02      	cmp	r3, #2
 800e7ae:	d102      	bne.n	800e7b6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e7b0:	2301      	movs	r3, #1
 800e7b2:	73fb      	strb	r3, [r7, #15]
 800e7b4:	e001      	b.n	800e7ba <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e7b6:	f7f2 fae9 	bl	8000d8c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e7c0:	7bfa      	ldrb	r2, [r7, #15]
 800e7c2:	4611      	mov	r1, r2
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	f7fe fd48 	bl	800d25a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e7d0:	4618      	mov	r0, r3
 800e7d2:	f7fe fcf0 	bl	800d1b6 <USBD_LL_Reset>
}
 800e7d6:	bf00      	nop
 800e7d8:	3710      	adds	r7, #16
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	bd80      	pop	{r7, pc}
	...

0800e7e0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e7e0:	b580      	push	{r7, lr}
 800e7e2:	b082      	sub	sp, #8
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	f7fe fd43 	bl	800d27a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	687a      	ldr	r2, [r7, #4]
 800e800:	6812      	ldr	r2, [r2, #0]
 800e802:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e806:	f043 0301 	orr.w	r3, r3, #1
 800e80a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	7adb      	ldrb	r3, [r3, #11]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d005      	beq.n	800e820 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e814:	4b04      	ldr	r3, [pc, #16]	@ (800e828 <HAL_PCD_SuspendCallback+0x48>)
 800e816:	691b      	ldr	r3, [r3, #16]
 800e818:	4a03      	ldr	r2, [pc, #12]	@ (800e828 <HAL_PCD_SuspendCallback+0x48>)
 800e81a:	f043 0306 	orr.w	r3, r3, #6
 800e81e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e820:	bf00      	nop
 800e822:	3708      	adds	r7, #8
 800e824:	46bd      	mov	sp, r7
 800e826:	bd80      	pop	{r7, pc}
 800e828:	e000ed00 	.word	0xe000ed00

0800e82c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b082      	sub	sp, #8
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e83a:	4618      	mov	r0, r3
 800e83c:	f7fe fd39 	bl	800d2b2 <USBD_LL_Resume>
}
 800e840:	bf00      	nop
 800e842:	3708      	adds	r7, #8
 800e844:	46bd      	mov	sp, r7
 800e846:	bd80      	pop	{r7, pc}

0800e848 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b082      	sub	sp, #8
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
 800e850:	460b      	mov	r3, r1
 800e852:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e85a:	78fa      	ldrb	r2, [r7, #3]
 800e85c:	4611      	mov	r1, r2
 800e85e:	4618      	mov	r0, r3
 800e860:	f7fe fd91 	bl	800d386 <USBD_LL_IsoOUTIncomplete>
}
 800e864:	bf00      	nop
 800e866:	3708      	adds	r7, #8
 800e868:	46bd      	mov	sp, r7
 800e86a:	bd80      	pop	{r7, pc}

0800e86c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b082      	sub	sp, #8
 800e870:	af00      	add	r7, sp, #0
 800e872:	6078      	str	r0, [r7, #4]
 800e874:	460b      	mov	r3, r1
 800e876:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e87e:	78fa      	ldrb	r2, [r7, #3]
 800e880:	4611      	mov	r1, r2
 800e882:	4618      	mov	r0, r3
 800e884:	f7fe fd4d 	bl	800d322 <USBD_LL_IsoINIncomplete>
}
 800e888:	bf00      	nop
 800e88a:	3708      	adds	r7, #8
 800e88c:	46bd      	mov	sp, r7
 800e88e:	bd80      	pop	{r7, pc}

0800e890 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e890:	b580      	push	{r7, lr}
 800e892:	b082      	sub	sp, #8
 800e894:	af00      	add	r7, sp, #0
 800e896:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e89e:	4618      	mov	r0, r3
 800e8a0:	f7fe fda3 	bl	800d3ea <USBD_LL_DevConnected>
}
 800e8a4:	bf00      	nop
 800e8a6:	3708      	adds	r7, #8
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	bd80      	pop	{r7, pc}

0800e8ac <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b082      	sub	sp, #8
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e8ba:	4618      	mov	r0, r3
 800e8bc:	f7fe fda0 	bl	800d400 <USBD_LL_DevDisconnected>
}
 800e8c0:	bf00      	nop
 800e8c2:	3708      	adds	r7, #8
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	bd80      	pop	{r7, pc}

0800e8c8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b082      	sub	sp, #8
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	781b      	ldrb	r3, [r3, #0]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d13e      	bne.n	800e956 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e8d8:	4a21      	ldr	r2, [pc, #132]	@ (800e960 <USBD_LL_Init+0x98>)
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	4a1f      	ldr	r2, [pc, #124]	@ (800e960 <USBD_LL_Init+0x98>)
 800e8e4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e8e8:	4b1d      	ldr	r3, [pc, #116]	@ (800e960 <USBD_LL_Init+0x98>)
 800e8ea:	4a1e      	ldr	r2, [pc, #120]	@ (800e964 <USBD_LL_Init+0x9c>)
 800e8ec:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800e8ee:	4b1c      	ldr	r3, [pc, #112]	@ (800e960 <USBD_LL_Init+0x98>)
 800e8f0:	2209      	movs	r2, #9
 800e8f2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e8f4:	4b1a      	ldr	r3, [pc, #104]	@ (800e960 <USBD_LL_Init+0x98>)
 800e8f6:	2202      	movs	r2, #2
 800e8f8:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e8fa:	4b19      	ldr	r3, [pc, #100]	@ (800e960 <USBD_LL_Init+0x98>)
 800e8fc:	2200      	movs	r2, #0
 800e8fe:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e900:	4b17      	ldr	r3, [pc, #92]	@ (800e960 <USBD_LL_Init+0x98>)
 800e902:	2202      	movs	r2, #2
 800e904:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800e906:	4b16      	ldr	r3, [pc, #88]	@ (800e960 <USBD_LL_Init+0x98>)
 800e908:	2201      	movs	r2, #1
 800e90a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e90c:	4b14      	ldr	r3, [pc, #80]	@ (800e960 <USBD_LL_Init+0x98>)
 800e90e:	2200      	movs	r2, #0
 800e910:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e912:	4b13      	ldr	r3, [pc, #76]	@ (800e960 <USBD_LL_Init+0x98>)
 800e914:	2200      	movs	r2, #0
 800e916:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800e918:	4b11      	ldr	r3, [pc, #68]	@ (800e960 <USBD_LL_Init+0x98>)
 800e91a:	2201      	movs	r2, #1
 800e91c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e91e:	4b10      	ldr	r3, [pc, #64]	@ (800e960 <USBD_LL_Init+0x98>)
 800e920:	2200      	movs	r2, #0
 800e922:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e924:	4b0e      	ldr	r3, [pc, #56]	@ (800e960 <USBD_LL_Init+0x98>)
 800e926:	2200      	movs	r2, #0
 800e928:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e92a:	480d      	ldr	r0, [pc, #52]	@ (800e960 <USBD_LL_Init+0x98>)
 800e92c:	f7f5 fc34 	bl	8004198 <HAL_PCD_Init>
 800e930:	4603      	mov	r3, r0
 800e932:	2b00      	cmp	r3, #0
 800e934:	d001      	beq.n	800e93a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800e936:	f7f2 fa29 	bl	8000d8c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e93a:	2180      	movs	r1, #128	@ 0x80
 800e93c:	4808      	ldr	r0, [pc, #32]	@ (800e960 <USBD_LL_Init+0x98>)
 800e93e:	f7f6 fe88 	bl	8005652 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e942:	2240      	movs	r2, #64	@ 0x40
 800e944:	2100      	movs	r1, #0
 800e946:	4806      	ldr	r0, [pc, #24]	@ (800e960 <USBD_LL_Init+0x98>)
 800e948:	f7f6 fe3c 	bl	80055c4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e94c:	2280      	movs	r2, #128	@ 0x80
 800e94e:	2101      	movs	r1, #1
 800e950:	4803      	ldr	r0, [pc, #12]	@ (800e960 <USBD_LL_Init+0x98>)
 800e952:	f7f6 fe37 	bl	80055c4 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800e956:	2300      	movs	r3, #0
}
 800e958:	4618      	mov	r0, r3
 800e95a:	3708      	adds	r7, #8
 800e95c:	46bd      	mov	sp, r7
 800e95e:	bd80      	pop	{r7, pc}
 800e960:	24000bb8 	.word	0x24000bb8
 800e964:	40080000 	.word	0x40080000

0800e968 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b084      	sub	sp, #16
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e970:	2300      	movs	r3, #0
 800e972:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e974:	2300      	movs	r3, #0
 800e976:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e97e:	4618      	mov	r0, r3
 800e980:	f7f5 fd16 	bl	80043b0 <HAL_PCD_Start>
 800e984:	4603      	mov	r3, r0
 800e986:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e988:	7bfb      	ldrb	r3, [r7, #15]
 800e98a:	4618      	mov	r0, r3
 800e98c:	f000 f942 	bl	800ec14 <USBD_Get_USB_Status>
 800e990:	4603      	mov	r3, r0
 800e992:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e994:	7bbb      	ldrb	r3, [r7, #14]
}
 800e996:	4618      	mov	r0, r3
 800e998:	3710      	adds	r7, #16
 800e99a:	46bd      	mov	sp, r7
 800e99c:	bd80      	pop	{r7, pc}

0800e99e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e99e:	b580      	push	{r7, lr}
 800e9a0:	b084      	sub	sp, #16
 800e9a2:	af00      	add	r7, sp, #0
 800e9a4:	6078      	str	r0, [r7, #4]
 800e9a6:	4608      	mov	r0, r1
 800e9a8:	4611      	mov	r1, r2
 800e9aa:	461a      	mov	r2, r3
 800e9ac:	4603      	mov	r3, r0
 800e9ae:	70fb      	strb	r3, [r7, #3]
 800e9b0:	460b      	mov	r3, r1
 800e9b2:	70bb      	strb	r3, [r7, #2]
 800e9b4:	4613      	mov	r3, r2
 800e9b6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9bc:	2300      	movs	r3, #0
 800e9be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e9c6:	78bb      	ldrb	r3, [r7, #2]
 800e9c8:	883a      	ldrh	r2, [r7, #0]
 800e9ca:	78f9      	ldrb	r1, [r7, #3]
 800e9cc:	f7f6 fa17 	bl	8004dfe <HAL_PCD_EP_Open>
 800e9d0:	4603      	mov	r3, r0
 800e9d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e9d4:	7bfb      	ldrb	r3, [r7, #15]
 800e9d6:	4618      	mov	r0, r3
 800e9d8:	f000 f91c 	bl	800ec14 <USBD_Get_USB_Status>
 800e9dc:	4603      	mov	r3, r0
 800e9de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e9e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	3710      	adds	r7, #16
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}

0800e9ea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e9ea:	b580      	push	{r7, lr}
 800e9ec:	b084      	sub	sp, #16
 800e9ee:	af00      	add	r7, sp, #0
 800e9f0:	6078      	str	r0, [r7, #4]
 800e9f2:	460b      	mov	r3, r1
 800e9f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e9f6:	2300      	movs	r3, #0
 800e9f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ea04:	78fa      	ldrb	r2, [r7, #3]
 800ea06:	4611      	mov	r1, r2
 800ea08:	4618      	mov	r0, r3
 800ea0a:	f7f6 fa60 	bl	8004ece <HAL_PCD_EP_Close>
 800ea0e:	4603      	mov	r3, r0
 800ea10:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea12:	7bfb      	ldrb	r3, [r7, #15]
 800ea14:	4618      	mov	r0, r3
 800ea16:	f000 f8fd 	bl	800ec14 <USBD_Get_USB_Status>
 800ea1a:	4603      	mov	r3, r0
 800ea1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea1e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea20:	4618      	mov	r0, r3
 800ea22:	3710      	adds	r7, #16
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bd80      	pop	{r7, pc}

0800ea28 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b084      	sub	sp, #16
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
 800ea30:	460b      	mov	r3, r1
 800ea32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea34:	2300      	movs	r3, #0
 800ea36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea38:	2300      	movs	r3, #0
 800ea3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ea42:	78fa      	ldrb	r2, [r7, #3]
 800ea44:	4611      	mov	r1, r2
 800ea46:	4618      	mov	r0, r3
 800ea48:	f7f6 fb18 	bl	800507c <HAL_PCD_EP_SetStall>
 800ea4c:	4603      	mov	r3, r0
 800ea4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea50:	7bfb      	ldrb	r3, [r7, #15]
 800ea52:	4618      	mov	r0, r3
 800ea54:	f000 f8de 	bl	800ec14 <USBD_Get_USB_Status>
 800ea58:	4603      	mov	r3, r0
 800ea5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea5c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea5e:	4618      	mov	r0, r3
 800ea60:	3710      	adds	r7, #16
 800ea62:	46bd      	mov	sp, r7
 800ea64:	bd80      	pop	{r7, pc}

0800ea66 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ea66:	b580      	push	{r7, lr}
 800ea68:	b084      	sub	sp, #16
 800ea6a:	af00      	add	r7, sp, #0
 800ea6c:	6078      	str	r0, [r7, #4]
 800ea6e:	460b      	mov	r3, r1
 800ea70:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea72:	2300      	movs	r3, #0
 800ea74:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea76:	2300      	movs	r3, #0
 800ea78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ea80:	78fa      	ldrb	r2, [r7, #3]
 800ea82:	4611      	mov	r1, r2
 800ea84:	4618      	mov	r0, r3
 800ea86:	f7f6 fb5c 	bl	8005142 <HAL_PCD_EP_ClrStall>
 800ea8a:	4603      	mov	r3, r0
 800ea8c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea8e:	7bfb      	ldrb	r3, [r7, #15]
 800ea90:	4618      	mov	r0, r3
 800ea92:	f000 f8bf 	bl	800ec14 <USBD_Get_USB_Status>
 800ea96:	4603      	mov	r3, r0
 800ea98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea9a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	3710      	adds	r7, #16
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	bd80      	pop	{r7, pc}

0800eaa4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eaa4:	b480      	push	{r7}
 800eaa6:	b085      	sub	sp, #20
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
 800eaac:	460b      	mov	r3, r1
 800eaae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800eab6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800eab8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	da0b      	bge.n	800ead8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800eac0:	78fb      	ldrb	r3, [r7, #3]
 800eac2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800eac6:	68f9      	ldr	r1, [r7, #12]
 800eac8:	4613      	mov	r3, r2
 800eaca:	00db      	lsls	r3, r3, #3
 800eacc:	4413      	add	r3, r2
 800eace:	009b      	lsls	r3, r3, #2
 800ead0:	440b      	add	r3, r1
 800ead2:	3316      	adds	r3, #22
 800ead4:	781b      	ldrb	r3, [r3, #0]
 800ead6:	e00b      	b.n	800eaf0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ead8:	78fb      	ldrb	r3, [r7, #3]
 800eada:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800eade:	68f9      	ldr	r1, [r7, #12]
 800eae0:	4613      	mov	r3, r2
 800eae2:	00db      	lsls	r3, r3, #3
 800eae4:	4413      	add	r3, r2
 800eae6:	009b      	lsls	r3, r3, #2
 800eae8:	440b      	add	r3, r1
 800eaea:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800eaee:	781b      	ldrb	r3, [r3, #0]
  }
}
 800eaf0:	4618      	mov	r0, r3
 800eaf2:	3714      	adds	r7, #20
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafa:	4770      	bx	lr

0800eafc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800eafc:	b580      	push	{r7, lr}
 800eafe:	b084      	sub	sp, #16
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	6078      	str	r0, [r7, #4]
 800eb04:	460b      	mov	r3, r1
 800eb06:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb08:	2300      	movs	r3, #0
 800eb0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800eb16:	78fa      	ldrb	r2, [r7, #3]
 800eb18:	4611      	mov	r1, r2
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	f7f6 f94b 	bl	8004db6 <HAL_PCD_SetAddress>
 800eb20:	4603      	mov	r3, r0
 800eb22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb24:	7bfb      	ldrb	r3, [r7, #15]
 800eb26:	4618      	mov	r0, r3
 800eb28:	f000 f874 	bl	800ec14 <USBD_Get_USB_Status>
 800eb2c:	4603      	mov	r3, r0
 800eb2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eb30:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb32:	4618      	mov	r0, r3
 800eb34:	3710      	adds	r7, #16
 800eb36:	46bd      	mov	sp, r7
 800eb38:	bd80      	pop	{r7, pc}

0800eb3a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800eb3a:	b580      	push	{r7, lr}
 800eb3c:	b086      	sub	sp, #24
 800eb3e:	af00      	add	r7, sp, #0
 800eb40:	60f8      	str	r0, [r7, #12]
 800eb42:	607a      	str	r2, [r7, #4]
 800eb44:	603b      	str	r3, [r7, #0]
 800eb46:	460b      	mov	r3, r1
 800eb48:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb4a:	2300      	movs	r3, #0
 800eb4c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb4e:	2300      	movs	r3, #0
 800eb50:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800eb58:	7af9      	ldrb	r1, [r7, #11]
 800eb5a:	683b      	ldr	r3, [r7, #0]
 800eb5c:	687a      	ldr	r2, [r7, #4]
 800eb5e:	f7f6 fa53 	bl	8005008 <HAL_PCD_EP_Transmit>
 800eb62:	4603      	mov	r3, r0
 800eb64:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb66:	7dfb      	ldrb	r3, [r7, #23]
 800eb68:	4618      	mov	r0, r3
 800eb6a:	f000 f853 	bl	800ec14 <USBD_Get_USB_Status>
 800eb6e:	4603      	mov	r3, r0
 800eb70:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800eb72:	7dbb      	ldrb	r3, [r7, #22]
}
 800eb74:	4618      	mov	r0, r3
 800eb76:	3718      	adds	r7, #24
 800eb78:	46bd      	mov	sp, r7
 800eb7a:	bd80      	pop	{r7, pc}

0800eb7c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b086      	sub	sp, #24
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	60f8      	str	r0, [r7, #12]
 800eb84:	607a      	str	r2, [r7, #4]
 800eb86:	603b      	str	r3, [r7, #0]
 800eb88:	460b      	mov	r3, r1
 800eb8a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb90:	2300      	movs	r3, #0
 800eb92:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800eb9a:	7af9      	ldrb	r1, [r7, #11]
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	687a      	ldr	r2, [r7, #4]
 800eba0:	f7f6 f9df 	bl	8004f62 <HAL_PCD_EP_Receive>
 800eba4:	4603      	mov	r3, r0
 800eba6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eba8:	7dfb      	ldrb	r3, [r7, #23]
 800ebaa:	4618      	mov	r0, r3
 800ebac:	f000 f832 	bl	800ec14 <USBD_Get_USB_Status>
 800ebb0:	4603      	mov	r3, r0
 800ebb2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ebb4:	7dbb      	ldrb	r3, [r7, #22]
}
 800ebb6:	4618      	mov	r0, r3
 800ebb8:	3718      	adds	r7, #24
 800ebba:	46bd      	mov	sp, r7
 800ebbc:	bd80      	pop	{r7, pc}

0800ebbe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ebbe:	b580      	push	{r7, lr}
 800ebc0:	b082      	sub	sp, #8
 800ebc2:	af00      	add	r7, sp, #0
 800ebc4:	6078      	str	r0, [r7, #4]
 800ebc6:	460b      	mov	r3, r1
 800ebc8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ebd0:	78fa      	ldrb	r2, [r7, #3]
 800ebd2:	4611      	mov	r1, r2
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	f7f6 f9ff 	bl	8004fd8 <HAL_PCD_EP_GetRxCount>
 800ebda:	4603      	mov	r3, r0
}
 800ebdc:	4618      	mov	r0, r3
 800ebde:	3708      	adds	r7, #8
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bd80      	pop	{r7, pc}

0800ebe4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ebe4:	b480      	push	{r7}
 800ebe6:	b083      	sub	sp, #12
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ebec:	4b03      	ldr	r3, [pc, #12]	@ (800ebfc <USBD_static_malloc+0x18>)
}
 800ebee:	4618      	mov	r0, r3
 800ebf0:	370c      	adds	r7, #12
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf8:	4770      	bx	lr
 800ebfa:	bf00      	nop
 800ebfc:	2400109c 	.word	0x2400109c

0800ec00 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ec00:	b480      	push	{r7}
 800ec02:	b083      	sub	sp, #12
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800ec08:	bf00      	nop
 800ec0a:	370c      	adds	r7, #12
 800ec0c:	46bd      	mov	sp, r7
 800ec0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec12:	4770      	bx	lr

0800ec14 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ec14:	b480      	push	{r7}
 800ec16:	b085      	sub	sp, #20
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	4603      	mov	r3, r0
 800ec1c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec1e:	2300      	movs	r3, #0
 800ec20:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ec22:	79fb      	ldrb	r3, [r7, #7]
 800ec24:	2b03      	cmp	r3, #3
 800ec26:	d817      	bhi.n	800ec58 <USBD_Get_USB_Status+0x44>
 800ec28:	a201      	add	r2, pc, #4	@ (adr r2, 800ec30 <USBD_Get_USB_Status+0x1c>)
 800ec2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec2e:	bf00      	nop
 800ec30:	0800ec41 	.word	0x0800ec41
 800ec34:	0800ec47 	.word	0x0800ec47
 800ec38:	0800ec4d 	.word	0x0800ec4d
 800ec3c:	0800ec53 	.word	0x0800ec53
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ec40:	2300      	movs	r3, #0
 800ec42:	73fb      	strb	r3, [r7, #15]
    break;
 800ec44:	e00b      	b.n	800ec5e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ec46:	2303      	movs	r3, #3
 800ec48:	73fb      	strb	r3, [r7, #15]
    break;
 800ec4a:	e008      	b.n	800ec5e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ec4c:	2301      	movs	r3, #1
 800ec4e:	73fb      	strb	r3, [r7, #15]
    break;
 800ec50:	e005      	b.n	800ec5e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ec52:	2303      	movs	r3, #3
 800ec54:	73fb      	strb	r3, [r7, #15]
    break;
 800ec56:	e002      	b.n	800ec5e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ec58:	2303      	movs	r3, #3
 800ec5a:	73fb      	strb	r3, [r7, #15]
    break;
 800ec5c:	bf00      	nop
  }
  return usb_status;
 800ec5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec60:	4618      	mov	r0, r3
 800ec62:	3714      	adds	r7, #20
 800ec64:	46bd      	mov	sp, r7
 800ec66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec6a:	4770      	bx	lr

0800ec6c <memset>:
 800ec6c:	4402      	add	r2, r0
 800ec6e:	4603      	mov	r3, r0
 800ec70:	4293      	cmp	r3, r2
 800ec72:	d100      	bne.n	800ec76 <memset+0xa>
 800ec74:	4770      	bx	lr
 800ec76:	f803 1b01 	strb.w	r1, [r3], #1
 800ec7a:	e7f9      	b.n	800ec70 <memset+0x4>

0800ec7c <__libc_init_array>:
 800ec7c:	b570      	push	{r4, r5, r6, lr}
 800ec7e:	4d0d      	ldr	r5, [pc, #52]	@ (800ecb4 <__libc_init_array+0x38>)
 800ec80:	4c0d      	ldr	r4, [pc, #52]	@ (800ecb8 <__libc_init_array+0x3c>)
 800ec82:	1b64      	subs	r4, r4, r5
 800ec84:	10a4      	asrs	r4, r4, #2
 800ec86:	2600      	movs	r6, #0
 800ec88:	42a6      	cmp	r6, r4
 800ec8a:	d109      	bne.n	800eca0 <__libc_init_array+0x24>
 800ec8c:	4d0b      	ldr	r5, [pc, #44]	@ (800ecbc <__libc_init_array+0x40>)
 800ec8e:	4c0c      	ldr	r4, [pc, #48]	@ (800ecc0 <__libc_init_array+0x44>)
 800ec90:	f000 f818 	bl	800ecc4 <_init>
 800ec94:	1b64      	subs	r4, r4, r5
 800ec96:	10a4      	asrs	r4, r4, #2
 800ec98:	2600      	movs	r6, #0
 800ec9a:	42a6      	cmp	r6, r4
 800ec9c:	d105      	bne.n	800ecaa <__libc_init_array+0x2e>
 800ec9e:	bd70      	pop	{r4, r5, r6, pc}
 800eca0:	f855 3b04 	ldr.w	r3, [r5], #4
 800eca4:	4798      	blx	r3
 800eca6:	3601      	adds	r6, #1
 800eca8:	e7ee      	b.n	800ec88 <__libc_init_array+0xc>
 800ecaa:	f855 3b04 	ldr.w	r3, [r5], #4
 800ecae:	4798      	blx	r3
 800ecb0:	3601      	adds	r6, #1
 800ecb2:	e7f2      	b.n	800ec9a <__libc_init_array+0x1e>
 800ecb4:	0800ed6c 	.word	0x0800ed6c
 800ecb8:	0800ed6c 	.word	0x0800ed6c
 800ecbc:	0800ed6c 	.word	0x0800ed6c
 800ecc0:	0800ed70 	.word	0x0800ed70

0800ecc4 <_init>:
 800ecc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecc6:	bf00      	nop
 800ecc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ecca:	bc08      	pop	{r3}
 800eccc:	469e      	mov	lr, r3
 800ecce:	4770      	bx	lr

0800ecd0 <_fini>:
 800ecd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecd2:	bf00      	nop
 800ecd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ecd6:	bc08      	pop	{r3}
 800ecd8:	469e      	mov	lr, r3
 800ecda:	4770      	bx	lr
