{
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port PWM_out -pg 1 -y 540 -defaultsOSRD
preplace port DIR_IN -pg 1 -y 260 -defaultsOSRD
preplace port tx_o -pg 1 -y 670 -defaultsOSRD
preplace port PHASE_C_out -pg 1 -y 260 -defaultsOSRD
preplace port PHASE_CH_out -pg 1 -y 320 -defaultsOSRD
preplace port rx_i -pg 1 -y 690 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 50 -defaultsOSRD
preplace port PHASE_A_out -pg 1 -y 220 -defaultsOSRD
preplace port PHASE_B_out -pg 1 -y 240 -defaultsOSRD
preplace port PHASE_AH_out -pg 1 -y 340 -defaultsOSRD
preplace port MTR_START -pg 1 -y 370 -defaultsOSRD
preplace port PHASE_BH_out -pg 1 -y 290 -defaultsOSRD
preplace portBus SENSE -pg 1 -y 210 -defaultsOSRD
preplace portBus leds_o -pg 1 -y 610 -defaultsOSRD
preplace inst BLDC_STATE_CONTROLLER_0 -pg 1 -lvl 11 -y 270 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 10 -y 280 -defaultsOSRD
preplace inst period_smoother_0 -pg 1 -lvl 6 -y 440 -defaultsOSRD
preplace inst PWM_generator_0 -pg 1 -lvl 10 -y 540 -defaultsOSRD
preplace inst DIR_SENSE_0 -pg 1 -lvl 7 -y 200 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 10 -y 360 -defaultsOSRD
preplace inst BLDC_STARTUP_0 -pg 1 -lvl 4 -y 390 -defaultsOSRD
preplace inst vector_splitter_0 -pg 1 -lvl 3 -y 540 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 10 -y 440 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 5 -y 370 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 500 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 8 -y 420 -defaultsOSRD
preplace inst inverter_1 -pg 1 -lvl 5 -y 270 -defaultsOSRD
preplace inst Debouncer_5 -pg 1 -lvl 4 -y 270 -defaultsOSRD
preplace inst Debouncer_6 -pg 1 -lvl 2 -y 380 -defaultsOSRD
preplace inst vector_mux_0 -pg 1 -lvl 5 -y 470 -defaultsOSRD
preplace inst VECTOR_INV_0 -pg 1 -lvl 8 -y 200 -defaultsOSRD
preplace inst inverter_2 -pg 1 -lvl 3 -y 380 -defaultsOSRD
preplace inst Toggler_0 -pg 1 -lvl 6 -y 280 -defaultsOSRD
preplace inst unity_ctrl_0 -pg 1 -lvl 10 -y 680 -defaultsOSRD
preplace inst vector_mux_1 -pg 1 -lvl 9 -y 440 -defaultsOSRD
preplace inst OL_BLDC_Stepper_0 -pg 1 -lvl 7 -y 420 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 100 -defaultsOSRD
preplace netloc xlconstant_1_dout 1 5 6 1560 560 1920 560 NJ 560 NJ 560 2760 210 3080J
preplace netloc BLDC_STATE_CONTROLLER_0_PHASE_A_out 1 11 1 NJ
preplace netloc xlslice_1_Dout 1 10 1 3080J
preplace netloc OL_BLDC_Stepper_0_SENSE_A_out 1 7 1 N
preplace netloc Toggler_0_signal_out 1 6 1 1930
preplace netloc Debouncer_5_OUT_SIG 1 4 1 NJ
preplace netloc vector_splitter_0_vec_3_out 1 3 1 910
preplace netloc BLDC_STATE_CONTROLLER_0_PHASE_B_out 1 11 1 NJ
preplace netloc OL_BLDC_Stepper_0_SENSE_B_out 1 7 1 N
preplace netloc Debouncer_6_OUT_SIG 1 2 1 NJ
preplace netloc MOTOR_BTN_IN_1 1 0 4 NJ 260 NJ 260 NJ 260 NJ
preplace netloc inverter_1_out_sig 1 5 1 1540
preplace netloc DIR_SENSE_0_SENSE_out 1 7 1 NJ
preplace netloc xlconcat_1_dout 1 8 1 N
preplace netloc vector_splitter_0_vec_1_out 1 3 1 900
preplace netloc VECTOR_INV_0_VEC_out 1 8 1 2500
preplace netloc period_smoother_0_period_out 1 6 1 N
preplace netloc unity_ctrl_0_out_addr4 1 2 9 620 210 NJ 210 NJ 210 NJ 210 1910J 260 NJ 260 2490J 230 NJ 230 3070
preplace netloc unity_ctrl_0_leds_o 1 3 9 910 610 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 2790 610 NJ 610 NJ
preplace netloc BLDC_STATE_CONTROLLER_0_PHASE_C_out 1 11 1 NJ
preplace netloc xlconcat_0_dout 1 4 1 1260
preplace netloc BLDC_STARTUP_0_startup_done_out 1 4 5 1250 540 NJ 540 NJ 540 NJ 540 2490
preplace netloc processing_system7_0_FIXED_IO 1 1 11 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ
preplace netloc BLDC_STATE_CONTROLLER_0_PHASE_BH_out 1 11 1 3390
preplace netloc xlslice_2_Dout 1 10 1 3100J
preplace netloc OL_BLDC_Stepper_0_SENSE_C_out 1 7 1 N
preplace netloc inverter_2_out_sig 1 3 1 N
preplace netloc DIR_IN1_1 1 0 2 NJ 370 NJ
preplace netloc PWM_generator_0_PWM_out 1 10 2 3090 540 NJ
preplace netloc vector_mux_1_out_vec 1 9 1 2770
preplace netloc BLDC_STARTUP_0_stepper_period_out 1 4 1 1240
preplace netloc unity_ctrl_0_tx_o 1 10 2 NJ 670 NJ
preplace netloc BLDC_STATE_CONTROLLER_0_PHASE_AH_out 1 11 1 3380
preplace netloc processing_system7_0_FCLK_CLK0 1 0 2 20 200 400
preplace netloc BLDC_STATE_CONTROLLER_0_PHASE_CH_out 1 11 1 NJ
preplace netloc SENSE_1 1 0 7 NJ 210 420J 190 NJ 190 NJ 190 NJ 190 NJ 190 1920J
preplace netloc vector_mux_0_out_vec 1 5 1 1570
preplace netloc processing_system7_0_FCLK_CLK1 1 1 10 410 110 NJ 110 920 110 NJ 110 1550 110 1940 110 NJ 110 NJ 110 2780 110 3090J
preplace netloc xlslice_0_Dout 1 10 1 NJ
preplace netloc vector_splitter_0_vec_2_out 1 3 1 920
preplace netloc rx_i_1 1 0 10 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ
levelinfo -pg 1 0 210 520 760 1080 1400 1740 2080 2360 2630 2930 3240 3410 -top 0 -bot 740
",
}
{
   da_axi4_cnt: "3",
}