# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  4.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\..\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\..\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\..\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\..\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\..\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\..\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\..\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\..\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\..\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\..\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\..\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  5.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
# filter_top.bde: Updating instances of symbol 'input_fifo_net_controller' from library 'Convolution_Layer' (ROW_CONTROLLER)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Error: COMP96_0025: src/input_fifo_net_controller.vhd : (256, 37): Identifier or string literal expected.
# Error: COMP96_0019: src/input_fifo_net_controller.vhd : (261, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/input_fifo_net_controller.vhd : (261, 8): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# filter_top.bde: Updating instances of symbol 'input_fifo_net_controller' from library 'Convolution_Layer' (ROW_CONTROLLER)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde'.
# DRC: Warning: normalizer.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\normalizer.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  3.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 23 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Error: COMP96_0025: src/volume_mux.vhd : (82, 18): Identifier or string literal expected.
# Error: COMP96_0329: src/volume_mux.vhd : (89, 3): Generate statement must have a label.
# Error: COMP96_0019: src/volume_mux.vhd : (89, 81): Keyword 'generate' expected.
# Error: COMP96_0019: src/volume_mux.vhd : (93, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/volume_mux.vhd : (93, 8): Design unit declaration expected.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# Compile failure 5 Errors 0 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
