$date
	Sat Nov 12 20:44:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q1b $end
$var wire 4 ! Y [0:3] $end
$var reg 2 " A [1:0] $end
$var reg 1 # E $end
$var integer 32 $ i [31:0] $end
$scope module d1 $end
$var wire 2 % A [1:0] $end
$var wire 1 # E $end
$var reg 4 & Y [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 &
b0 %
b0 $
1#
b0 "
b1000 !
$end
#10
b100 !
b100 &
b1 "
b1 %
b1 $
#20
b10 !
b10 &
b10 "
b10 %
b10 $
#30
b1 !
b1 &
b11 "
b11 %
b11 $
#40
b0 !
b0 &
b0 "
b0 %
0#
b0 $
#50
b1 "
b1 %
b1 $
#60
b10 "
b10 %
b10 $
#70
b11 "
b11 %
b11 $
#80
b100 $
