// Seed: 3061082810
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output tri0 id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wor id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_18 = -1'h0;
  assign id_9  = 1;
  assign id_16 = id_12;
  wire id_19;
  logic id_20 = 1;
  integer id_21 = -1;
  always force id_8 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd57,
    parameter id_2 = 32'd93,
    parameter id_3 = 32'd31
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  input wire _id_1;
  parameter id_3 = 'b0;
  function void id_4;
    input [(  id_2  &&  -1  ) : id_3] id_5;
    input id_6;
    begin : LABEL_0
      id_5 <= id_4;
    end
  endfunction
  logic [id_1 : id_2] id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
